|FPGA_EP2C
INT0 <= FREQs:inst1.int_equal
clk_channel_a2 => FREQs:inst1.CLK_TEST_HIGH
clk_channel_a2 => impulse:inst9.CLK_TEST_H
clk_25M => CLOCK:inst10.in_25M
clk_channel_a1 => FREQs:inst1.CLK_TEST
clk_channel_a1 => Spans:inst11.CLK_TEST_1
clk_channel_a1 => impulse:inst9.CLK_TEST
NOE => FREQs:inst1.READ
NOE => Spans:inst11.READ
NOE => impulse:inst9.READ
NADV => SAVE_ADDR:inst.NADV
A16 => SAVE_ADDR:inst.A16
A17 => SAVE_ADDR:inst.A17
A18 => SAVE_ADDR:inst.A18
AD_IN[0] <> FREQs:inst1.AD_MIX[0]
AD_IN[0] <> impulse:inst9.AD_MIX[0]
AD_IN[0] <> Spans:inst11.AD_MIX[0]
AD_IN[1] <> FREQs:inst1.AD_MIX[1]
AD_IN[1] <> impulse:inst9.AD_MIX[1]
AD_IN[1] <> Spans:inst11.AD_MIX[1]
AD_IN[2] <> FREQs:inst1.AD_MIX[2]
AD_IN[2] <> impulse:inst9.AD_MIX[2]
AD_IN[2] <> Spans:inst11.AD_MIX[2]
AD_IN[3] <> FREQs:inst1.AD_MIX[3]
AD_IN[3] <> impulse:inst9.AD_MIX[3]
AD_IN[3] <> Spans:inst11.AD_MIX[3]
AD_IN[4] <> FREQs:inst1.AD_MIX[4]
AD_IN[4] <> impulse:inst9.AD_MIX[4]
AD_IN[4] <> Spans:inst11.AD_MIX[4]
AD_IN[5] <> FREQs:inst1.AD_MIX[5]
AD_IN[5] <> impulse:inst9.AD_MIX[5]
AD_IN[5] <> Spans:inst11.AD_MIX[5]
AD_IN[6] <> FREQs:inst1.AD_MIX[6]
AD_IN[6] <> impulse:inst9.AD_MIX[6]
AD_IN[6] <> Spans:inst11.AD_MIX[6]
AD_IN[7] <> FREQs:inst1.AD_MIX[7]
AD_IN[7] <> impulse:inst9.AD_MIX[7]
AD_IN[7] <> Spans:inst11.AD_MIX[7]
AD_IN[8] <> FREQs:inst1.AD_MIX[8]
AD_IN[8] <> impulse:inst9.AD_MIX[8]
AD_IN[8] <> Spans:inst11.AD_MIX[8]
AD_IN[9] <> FREQs:inst1.AD_MIX[9]
AD_IN[9] <> impulse:inst9.AD_MIX[9]
AD_IN[9] <> Spans:inst11.AD_MIX[9]
AD_IN[10] <> FREQs:inst1.AD_MIX[10]
AD_IN[10] <> impulse:inst9.AD_MIX[10]
AD_IN[10] <> Spans:inst11.AD_MIX[10]
AD_IN[11] <> FREQs:inst1.AD_MIX[11]
AD_IN[11] <> impulse:inst9.AD_MIX[11]
AD_IN[11] <> Spans:inst11.AD_MIX[11]
AD_IN[12] <> FREQs:inst1.AD_MIX[12]
AD_IN[12] <> impulse:inst9.AD_MIX[12]
AD_IN[12] <> Spans:inst11.AD_MIX[12]
AD_IN[13] <> FREQs:inst1.AD_MIX[13]
AD_IN[13] <> impulse:inst9.AD_MIX[13]
AD_IN[13] <> Spans:inst11.AD_MIX[13]
AD_IN[14] <> FREQs:inst1.AD_MIX[14]
AD_IN[14] <> impulse:inst9.AD_MIX[14]
AD_IN[14] <> Spans:inst11.AD_MIX[14]
AD_IN[15] <> FREQs:inst1.AD_MIX[15]
AD_IN[15] <> impulse:inst9.AD_MIX[15]
AD_IN[15] <> Spans:inst11.AD_MIX[15]
INT4 <= Spans:inst11.is_out
clk_channel_b => Spans:inst11.CLK_TEST_2
BUF_1 <= <GND>
BUF_2 <= <GND>
BUF_3 <= <GND>
BUF_4 <= <GND>
NWE => BUFF:inst6.write


|FPGA_EP2C|FREQs:inst1
int_equal <= getFreq_equal:inst16.isCount
CLK_EN => getFreq_equal:inst16.clk_en
CLK_EN => getFreq_equal:inst19.clk_en
CLK_EN => HighSpeedSync:inst2.CLK_EN
CLK_BASE => getFreq_equal:inst16.clk_base
CLK_BASE => getFreq_cycle:inst1.clk_base
CLK_BASE => getFreq_equal:inst19.clk_base
CLK_TEST => getFreq_equal:inst16.clk_test
CLK_TEST => getFreq_cycle:inst1.clk_test
int_cycle <= getFreq_cycle:inst1.isCount
int_equal_2 <= getFreq_equal:inst19.isCount
CLK_TEST_HIGH => getFreq_equal:inst19.clk_test
AD_MIX[0] <> BUFF_SEND_DATA:inst12.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst13.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst14.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst15.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst18.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst17.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst24.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst21.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst20.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst23.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst22.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst11.DATA_OUT[0]
AD_MIX[1] <> BUFF_SEND_DATA:inst12.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst13.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst14.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst15.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst18.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst17.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst24.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst21.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst20.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst23.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst22.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst11.DATA_OUT[1]
AD_MIX[2] <> BUFF_SEND_DATA:inst12.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst13.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst14.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst15.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst18.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst17.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst24.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst21.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst20.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst23.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst22.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst11.DATA_OUT[2]
AD_MIX[3] <> BUFF_SEND_DATA:inst12.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst13.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst14.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst15.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst18.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst17.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst24.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst21.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst20.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst23.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst22.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst11.DATA_OUT[3]
AD_MIX[4] <> BUFF_SEND_DATA:inst12.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst13.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst14.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst15.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst18.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst17.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst24.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst21.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst20.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst23.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst22.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst11.DATA_OUT[4]
AD_MIX[5] <> BUFF_SEND_DATA:inst12.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst13.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst14.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst15.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst18.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst17.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst24.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst21.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst20.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst23.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst22.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst11.DATA_OUT[5]
AD_MIX[6] <> BUFF_SEND_DATA:inst12.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst13.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst14.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst15.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst18.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst17.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst24.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst21.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst20.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst23.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst22.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst11.DATA_OUT[6]
AD_MIX[7] <> BUFF_SEND_DATA:inst12.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst13.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst14.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst15.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst18.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst17.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst24.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst21.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst20.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst23.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst22.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst11.DATA_OUT[7]
AD_MIX[8] <> BUFF_SEND_DATA:inst12.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst13.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst14.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst15.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst18.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst17.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst24.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst21.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst20.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst23.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst22.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst11.DATA_OUT[8]
AD_MIX[9] <> BUFF_SEND_DATA:inst12.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst13.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst14.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst15.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst18.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst17.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst24.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst21.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst20.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst23.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst22.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst11.DATA_OUT[9]
AD_MIX[10] <> BUFF_SEND_DATA:inst12.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst13.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst14.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst15.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst18.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst17.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst24.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst21.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst20.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst23.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst22.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst11.DATA_OUT[10]
AD_MIX[11] <> BUFF_SEND_DATA:inst12.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst13.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst14.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst15.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst18.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst17.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst24.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst21.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst20.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst23.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst22.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst11.DATA_OUT[11]
AD_MIX[12] <> BUFF_SEND_DATA:inst12.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst13.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst14.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst15.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst18.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst17.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst24.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst21.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst20.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst23.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst22.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst11.DATA_OUT[12]
AD_MIX[13] <> BUFF_SEND_DATA:inst12.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst13.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst14.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst15.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst18.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst17.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst24.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst21.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst20.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst23.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst22.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst11.DATA_OUT[13]
AD_MIX[14] <> BUFF_SEND_DATA:inst12.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst13.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst14.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst15.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst18.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst17.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst24.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst21.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst20.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst23.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst22.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst11.DATA_OUT[14]
AD_MIX[15] <> BUFF_SEND_DATA:inst12.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst13.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst14.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst15.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst18.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst17.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst24.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst21.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst20.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst23.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst22.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst11.DATA_OUT[15]
READ => BUFF_SEND_DATA:inst12.READ
READ => BUFF_SEND_DATA:inst13.READ
READ => BUFF_SEND_DATA:inst14.READ
READ => BUFF_SEND_DATA:inst15.READ
READ => BUFF_SEND_DATA:inst18.READ
READ => BUFF_SEND_DATA:inst17.READ
READ => BUFF_SEND_DATA:inst24.READ
READ => BUFF_SEND_DATA:inst21.READ
READ => BUFF_SEND_DATA:inst20.READ
READ => BUFF_SEND_DATA:inst23.READ
READ => BUFF_SEND_DATA:inst22.READ
READ => BUFF_SEND_DATA:inst11.READ
en => SELECT_REG:inst3.En
ADDR_IN[0] => SELECT_REG:inst3.ADDR[0]
ADDR_IN[1] => SELECT_REG:inst3.ADDR[1]
ADDR_IN[2] => SELECT_REG:inst3.ADDR[2]
ADDR_IN[3] => SELECT_REG:inst3.ADDR[3]


|FPGA_EP2C|FREQs:inst1|getFreq_equal:inst16
clk_en => isCount~reg0.DATAIN
clk_base => base_count_hide[0].CLK
clk_base => base_count_hide[1].CLK
clk_base => base_count_hide[2].CLK
clk_base => base_count_hide[3].CLK
clk_base => base_count_hide[4].CLK
clk_base => base_count_hide[5].CLK
clk_base => base_count_hide[6].CLK
clk_base => base_count_hide[7].CLK
clk_base => base_count_hide[8].CLK
clk_base => base_count_hide[9].CLK
clk_base => base_count_hide[10].CLK
clk_base => base_count_hide[11].CLK
clk_base => base_count_hide[12].CLK
clk_base => base_count_hide[13].CLK
clk_base => base_count_hide[14].CLK
clk_base => base_count_hide[15].CLK
clk_base => base_count_hide[16].CLK
clk_base => base_count_hide[17].CLK
clk_base => base_count_hide[18].CLK
clk_base => base_count_hide[19].CLK
clk_base => base_count_hide[20].CLK
clk_base => base_count_hide[21].CLK
clk_base => base_count_hide[22].CLK
clk_base => base_count_hide[23].CLK
clk_base => base_count_hide[24].CLK
clk_base => base_count_hide[25].CLK
clk_base => base_count_hide[26].CLK
clk_base => base_count_hide[27].CLK
clk_base => base_count_hide[28].CLK
clk_base => base_count_hide[29].CLK
clk_base => base_count_hide[30].CLK
clk_base => base_count_hide[31].CLK
clk_test => test_count_hide[0].CLK
clk_test => test_count_hide[1].CLK
clk_test => test_count_hide[2].CLK
clk_test => test_count_hide[3].CLK
clk_test => test_count_hide[4].CLK
clk_test => test_count_hide[5].CLK
clk_test => test_count_hide[6].CLK
clk_test => test_count_hide[7].CLK
clk_test => test_count_hide[8].CLK
clk_test => test_count_hide[9].CLK
clk_test => test_count_hide[10].CLK
clk_test => test_count_hide[11].CLK
clk_test => test_count_hide[12].CLK
clk_test => test_count_hide[13].CLK
clk_test => test_count_hide[14].CLK
clk_test => test_count_hide[15].CLK
clk_test => test_count_hide[16].CLK
clk_test => test_count_hide[17].CLK
clk_test => test_count_hide[18].CLK
clk_test => test_count_hide[19].CLK
clk_test => test_count_hide[20].CLK
clk_test => test_count_hide[21].CLK
clk_test => test_count_hide[22].CLK
clk_test => test_count_hide[23].CLK
clk_test => test_count_hide[24].CLK
clk_test => test_count_hide[25].CLK
clk_test => test_count_hide[26].CLK
clk_test => test_count_hide[27].CLK
clk_test => test_count_hide[28].CLK
clk_test => test_count_hide[29].CLK
clk_test => test_count_hide[30].CLK
clk_test => test_count_hide[31].CLK
clk_test => isCount~reg0.CLK
base_count[0] <= base_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[1] <= base_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[2] <= base_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[3] <= base_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[4] <= base_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[5] <= base_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[6] <= base_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[7] <= base_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[8] <= base_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[9] <= base_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[10] <= base_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[11] <= base_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[12] <= base_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[13] <= base_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[14] <= base_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[15] <= base_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[16] <= base_count[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[17] <= base_count[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[18] <= base_count[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[19] <= base_count[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[20] <= base_count[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[21] <= base_count[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[22] <= base_count[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[23] <= base_count[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[24] <= base_count[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[25] <= base_count[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[26] <= base_count[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[27] <= base_count[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[28] <= base_count[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[29] <= base_count[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[30] <= base_count[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[31] <= base_count[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[0] <= test_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[1] <= test_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[2] <= test_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[3] <= test_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[4] <= test_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[5] <= test_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[6] <= test_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[7] <= test_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[8] <= test_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[9] <= test_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[10] <= test_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[11] <= test_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[12] <= test_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[13] <= test_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[14] <= test_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[15] <= test_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[16] <= test_count[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[17] <= test_count[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[18] <= test_count[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[19] <= test_count[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[20] <= test_count[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[21] <= test_count[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[22] <= test_count[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[23] <= test_count[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[24] <= test_count[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[25] <= test_count[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[26] <= test_count[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[27] <= test_count[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[28] <= test_count[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[29] <= test_count[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[30] <= test_count[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[31] <= test_count[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isCount <= isCount~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|getFreq_cycle:inst1
clk_base => base_count_hide[0].CLK
clk_base => base_count_hide[1].CLK
clk_base => base_count_hide[2].CLK
clk_base => base_count_hide[3].CLK
clk_base => base_count_hide[4].CLK
clk_base => base_count_hide[5].CLK
clk_base => base_count_hide[6].CLK
clk_base => base_count_hide[7].CLK
clk_base => base_count_hide[8].CLK
clk_base => base_count_hide[9].CLK
clk_base => base_count_hide[10].CLK
clk_base => base_count_hide[11].CLK
clk_base => base_count_hide[12].CLK
clk_base => base_count_hide[13].CLK
clk_base => base_count_hide[14].CLK
clk_base => base_count_hide[15].CLK
clk_base => base_count_hide[16].CLK
clk_base => base_count_hide[17].CLK
clk_base => base_count_hide[18].CLK
clk_base => base_count_hide[19].CLK
clk_base => base_count_hide[20].CLK
clk_base => base_count_hide[21].CLK
clk_base => base_count_hide[22].CLK
clk_base => base_count_hide[23].CLK
clk_base => base_count_hide[24].CLK
clk_base => base_count_hide[25].CLK
clk_base => base_count_hide[26].CLK
clk_base => base_count_hide[27].CLK
clk_base => base_count_hide[28].CLK
clk_base => base_count_hide[29].CLK
clk_base => base_count_hide[30].CLK
clk_base => base_count_hide[31].CLK
clk_test => isCount~reg0.CLK
base_count[0] <= base_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[1] <= base_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[2] <= base_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[3] <= base_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[4] <= base_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[5] <= base_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[6] <= base_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[7] <= base_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[8] <= base_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[9] <= base_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[10] <= base_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[11] <= base_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[12] <= base_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[13] <= base_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[14] <= base_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[15] <= base_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[16] <= base_count[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[17] <= base_count[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[18] <= base_count[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[19] <= base_count[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[20] <= base_count[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[21] <= base_count[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[22] <= base_count[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[23] <= base_count[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[24] <= base_count[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[25] <= base_count[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[26] <= base_count[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[27] <= base_count[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[28] <= base_count[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[29] <= base_count[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[30] <= base_count[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[31] <= base_count[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isCount <= isCount~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|getFreq_equal:inst19
clk_en => isCount~reg0.DATAIN
clk_base => base_count_hide[0].CLK
clk_base => base_count_hide[1].CLK
clk_base => base_count_hide[2].CLK
clk_base => base_count_hide[3].CLK
clk_base => base_count_hide[4].CLK
clk_base => base_count_hide[5].CLK
clk_base => base_count_hide[6].CLK
clk_base => base_count_hide[7].CLK
clk_base => base_count_hide[8].CLK
clk_base => base_count_hide[9].CLK
clk_base => base_count_hide[10].CLK
clk_base => base_count_hide[11].CLK
clk_base => base_count_hide[12].CLK
clk_base => base_count_hide[13].CLK
clk_base => base_count_hide[14].CLK
clk_base => base_count_hide[15].CLK
clk_base => base_count_hide[16].CLK
clk_base => base_count_hide[17].CLK
clk_base => base_count_hide[18].CLK
clk_base => base_count_hide[19].CLK
clk_base => base_count_hide[20].CLK
clk_base => base_count_hide[21].CLK
clk_base => base_count_hide[22].CLK
clk_base => base_count_hide[23].CLK
clk_base => base_count_hide[24].CLK
clk_base => base_count_hide[25].CLK
clk_base => base_count_hide[26].CLK
clk_base => base_count_hide[27].CLK
clk_base => base_count_hide[28].CLK
clk_base => base_count_hide[29].CLK
clk_base => base_count_hide[30].CLK
clk_base => base_count_hide[31].CLK
clk_test => test_count_hide[0].CLK
clk_test => test_count_hide[1].CLK
clk_test => test_count_hide[2].CLK
clk_test => test_count_hide[3].CLK
clk_test => test_count_hide[4].CLK
clk_test => test_count_hide[5].CLK
clk_test => test_count_hide[6].CLK
clk_test => test_count_hide[7].CLK
clk_test => test_count_hide[8].CLK
clk_test => test_count_hide[9].CLK
clk_test => test_count_hide[10].CLK
clk_test => test_count_hide[11].CLK
clk_test => test_count_hide[12].CLK
clk_test => test_count_hide[13].CLK
clk_test => test_count_hide[14].CLK
clk_test => test_count_hide[15].CLK
clk_test => test_count_hide[16].CLK
clk_test => test_count_hide[17].CLK
clk_test => test_count_hide[18].CLK
clk_test => test_count_hide[19].CLK
clk_test => test_count_hide[20].CLK
clk_test => test_count_hide[21].CLK
clk_test => test_count_hide[22].CLK
clk_test => test_count_hide[23].CLK
clk_test => test_count_hide[24].CLK
clk_test => test_count_hide[25].CLK
clk_test => test_count_hide[26].CLK
clk_test => test_count_hide[27].CLK
clk_test => test_count_hide[28].CLK
clk_test => test_count_hide[29].CLK
clk_test => test_count_hide[30].CLK
clk_test => test_count_hide[31].CLK
clk_test => isCount~reg0.CLK
base_count[0] <= base_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[1] <= base_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[2] <= base_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[3] <= base_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[4] <= base_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[5] <= base_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[6] <= base_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[7] <= base_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[8] <= base_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[9] <= base_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[10] <= base_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[11] <= base_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[12] <= base_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[13] <= base_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[14] <= base_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[15] <= base_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[16] <= base_count[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[17] <= base_count[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[18] <= base_count[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[19] <= base_count[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[20] <= base_count[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[21] <= base_count[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[22] <= base_count[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[23] <= base_count[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[24] <= base_count[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[25] <= base_count[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[26] <= base_count[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[27] <= base_count[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[28] <= base_count[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[29] <= base_count[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[30] <= base_count[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[31] <= base_count[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[0] <= test_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[1] <= test_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[2] <= test_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[3] <= test_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[4] <= test_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[5] <= test_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[6] <= test_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[7] <= test_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[8] <= test_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[9] <= test_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[10] <= test_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[11] <= test_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[12] <= test_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[13] <= test_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[14] <= test_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[15] <= test_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[16] <= test_count[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[17] <= test_count[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[18] <= test_count[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[19] <= test_count[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[20] <= test_count[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[21] <= test_count[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[22] <= test_count[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[23] <= test_count[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[24] <= test_count[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[25] <= test_count[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[26] <= test_count[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[27] <= test_count[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[28] <= test_count[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[29] <= test_count[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[30] <= test_count[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_count[31] <= test_count[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isCount <= isCount~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst12
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3
ADDR[0] => Decoder0.IN3
ADDR[1] => Decoder0.IN2
ADDR[2] => Decoder0.IN1
ADDR[3] => Decoder0.IN0
En => READ_EQU_BH_L$latch.ACLR
En => READ_EQU_BH_H$latch.ACLR
En => READ_EQU_TH_L$latch.ACLR
En => READ_EQU_TH_H$latch.ACLR
En => READ_EQU_BL_L$latch.ACLR
En => READ_EQU_BL_H$latch.ACLR
En => READ_EQU_TL_L$latch.ACLR
En => READ_EQU_TL_H$latch.ACLR
En => READ_EQU_B2_L$latch.ACLR
En => READ_EQU_B2_H$latch.ACLR
En => IRQ_REGISTER_1$latch.ACLR
En => IRQ_REGISTER_2$latch.ACLR
READ_EQU_BH_L <= READ_EQU_BH_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_BH_H <= READ_EQU_BH_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TH_L <= READ_EQU_TH_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TH_H <= READ_EQU_TH_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_BL_L <= READ_EQU_BL_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_BL_H <= READ_EQU_BL_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TL_L <= READ_EQU_TL_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TL_H <= READ_EQU_TL_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_B2_L <= READ_EQU_B2_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_B2_H <= READ_EQU_B2_H$latch.DB_MAX_OUTPUT_PORT_TYPE
IRQ_REGISTER_1 <= IRQ_REGISTER_1$latch.DB_MAX_OUTPUT_PORT_TYPE
IRQ_REGISTER_2 <= IRQ_REGISTER_2$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst13
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst14
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst15
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst18
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst17
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst24
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst21
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|HighSpeedSync:inst2
CLK_EN => DATA_OUT[0]~reg0.CLK
CLK_EN => DATA_OUT[1]~reg0.CLK
CLK_EN => DATA_OUT[2]~reg0.CLK
CLK_EN => DATA_OUT[3]~reg0.CLK
CLK_EN => DATA_OUT[4]~reg0.CLK
CLK_EN => DATA_OUT[5]~reg0.CLK
CLK_EN => DATA_OUT[6]~reg0.CLK
CLK_EN => DATA_OUT[7]~reg0.CLK
CLK_EN => DATA_OUT[8]~reg0.CLK
CLK_EN => DATA_OUT[9]~reg0.CLK
CLK_EN => DATA_OUT[10]~reg0.CLK
CLK_EN => DATA_OUT[11]~reg0.CLK
CLK_EN => DATA_OUT[12]~reg0.CLK
CLK_EN => DATA_OUT[13]~reg0.CLK
CLK_EN => DATA_OUT[14]~reg0.CLK
CLK_EN => DATA_OUT[15]~reg0.CLK
CLK_EN => DATA_OUT[16]~reg0.CLK
CLK_EN => DATA_OUT[17]~reg0.CLK
CLK_EN => DATA_OUT[18]~reg0.CLK
CLK_EN => DATA_OUT[19]~reg0.CLK
CLK_EN => DATA_OUT[20]~reg0.CLK
CLK_EN => DATA_OUT[21]~reg0.CLK
CLK_EN => DATA_OUT[22]~reg0.CLK
CLK_EN => DATA_OUT[23]~reg0.CLK
CLK_EN => DATA_OUT[24]~reg0.CLK
CLK_EN => DATA_OUT[25]~reg0.CLK
CLK_EN => DATA_OUT[26]~reg0.CLK
CLK_EN => DATA_OUT[27]~reg0.CLK
CLK_EN => DATA_OUT[28]~reg0.CLK
CLK_EN => DATA_OUT[29]~reg0.CLK
CLK_EN => DATA_OUT[30]~reg0.CLK
CLK_EN => DATA_OUT[31]~reg0.CLK
int_clk => DATA_OUT[8]~reg0.ENA
int_clk => DATA_OUT[7]~reg0.ENA
int_clk => DATA_OUT[6]~reg0.ENA
int_clk => DATA_OUT[5]~reg0.ENA
int_clk => DATA_OUT[4]~reg0.ENA
int_clk => DATA_OUT[3]~reg0.ENA
int_clk => DATA_OUT[2]~reg0.ENA
int_clk => DATA_OUT[1]~reg0.ENA
int_clk => DATA_OUT[0]~reg0.ENA
int_clk => DATA_OUT[9]~reg0.ENA
int_clk => DATA_OUT[10]~reg0.ENA
int_clk => DATA_OUT[11]~reg0.ENA
int_clk => DATA_OUT[12]~reg0.ENA
int_clk => DATA_OUT[13]~reg0.ENA
int_clk => DATA_OUT[14]~reg0.ENA
int_clk => DATA_OUT[15]~reg0.ENA
int_clk => DATA_OUT[16]~reg0.ENA
int_clk => DATA_OUT[17]~reg0.ENA
int_clk => DATA_OUT[18]~reg0.ENA
int_clk => DATA_OUT[19]~reg0.ENA
int_clk => DATA_OUT[20]~reg0.ENA
int_clk => DATA_OUT[21]~reg0.ENA
int_clk => DATA_OUT[22]~reg0.ENA
int_clk => DATA_OUT[23]~reg0.ENA
int_clk => DATA_OUT[24]~reg0.ENA
int_clk => DATA_OUT[25]~reg0.ENA
int_clk => DATA_OUT[26]~reg0.ENA
int_clk => DATA_OUT[27]~reg0.ENA
int_clk => DATA_OUT[28]~reg0.ENA
int_clk => DATA_OUT[29]~reg0.ENA
int_clk => DATA_OUT[30]~reg0.ENA
int_clk => DATA_OUT[31]~reg0.ENA
DATA_IN[0] => DATA_OUT[0]~reg0.DATAIN
DATA_IN[1] => DATA_OUT[1]~reg0.DATAIN
DATA_IN[2] => DATA_OUT[2]~reg0.DATAIN
DATA_IN[3] => DATA_OUT[3]~reg0.DATAIN
DATA_IN[4] => DATA_OUT[4]~reg0.DATAIN
DATA_IN[5] => DATA_OUT[5]~reg0.DATAIN
DATA_IN[6] => DATA_OUT[6]~reg0.DATAIN
DATA_IN[7] => DATA_OUT[7]~reg0.DATAIN
DATA_IN[8] => DATA_OUT[8]~reg0.DATAIN
DATA_IN[9] => DATA_OUT[9]~reg0.DATAIN
DATA_IN[10] => DATA_OUT[10]~reg0.DATAIN
DATA_IN[11] => DATA_OUT[11]~reg0.DATAIN
DATA_IN[12] => DATA_OUT[12]~reg0.DATAIN
DATA_IN[13] => DATA_OUT[13]~reg0.DATAIN
DATA_IN[14] => DATA_OUT[14]~reg0.DATAIN
DATA_IN[15] => DATA_OUT[15]~reg0.DATAIN
DATA_IN[16] => DATA_OUT[16]~reg0.DATAIN
DATA_IN[17] => DATA_OUT[17]~reg0.DATAIN
DATA_IN[18] => DATA_OUT[18]~reg0.DATAIN
DATA_IN[19] => DATA_OUT[19]~reg0.DATAIN
DATA_IN[20] => DATA_OUT[20]~reg0.DATAIN
DATA_IN[21] => DATA_OUT[21]~reg0.DATAIN
DATA_IN[22] => DATA_OUT[22]~reg0.DATAIN
DATA_IN[23] => DATA_OUT[23]~reg0.DATAIN
DATA_IN[24] => DATA_OUT[24]~reg0.DATAIN
DATA_IN[25] => DATA_OUT[25]~reg0.DATAIN
DATA_IN[26] => DATA_OUT[26]~reg0.DATAIN
DATA_IN[27] => DATA_OUT[27]~reg0.DATAIN
DATA_IN[28] => DATA_OUT[28]~reg0.DATAIN
DATA_IN[29] => DATA_OUT[29]~reg0.DATAIN
DATA_IN[30] => DATA_OUT[30]~reg0.DATAIN
DATA_IN[31] => DATA_OUT[31]~reg0.DATAIN
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= DATA_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= DATA_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= DATA_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= DATA_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= DATA_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[24] <= DATA_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[25] <= DATA_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[26] <= DATA_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[27] <= DATA_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[28] <= DATA_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[29] <= DATA_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[30] <= DATA_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[31] <= DATA_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst20
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst23
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|counter_8:inst4
int_clk => DATA_OUT[0]~reg0.CLK
int_clk => DATA_OUT[1]~reg0.CLK
int_clk => DATA_OUT[2]~reg0.CLK
int_clk => DATA_OUT[3]~reg0.CLK
int_clk => DATA_OUT[4]~reg0.CLK
int_clk => DATA_OUT[5]~reg0.CLK
int_clk => DATA_OUT[6]~reg0.CLK
int_clk => DATA_OUT[7]~reg0.CLK
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|counter_8:inst5
int_clk => DATA_OUT[0]~reg0.CLK
int_clk => DATA_OUT[1]~reg0.CLK
int_clk => DATA_OUT[2]~reg0.CLK
int_clk => DATA_OUT[3]~reg0.CLK
int_clk => DATA_OUT[4]~reg0.CLK
int_clk => DATA_OUT[5]~reg0.CLK
int_clk => DATA_OUT[6]~reg0.CLK
int_clk => DATA_OUT[7]~reg0.CLK
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst22
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|counter_8:inst6
int_clk => DATA_OUT[0]~reg0.CLK
int_clk => DATA_OUT[1]~reg0.CLK
int_clk => DATA_OUT[2]~reg0.CLK
int_clk => DATA_OUT[3]~reg0.CLK
int_clk => DATA_OUT[4]~reg0.CLK
int_clk => DATA_OUT[5]~reg0.CLK
int_clk => DATA_OUT[6]~reg0.CLK
int_clk => DATA_OUT[7]~reg0.CLK
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|FREQs:inst1|BUFF_SEND_DATA:inst11
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|CLOCK:inst10
clk_100M <= PLL:inst2.c0
in_25M => PLL:inst2.inclk0
clk_400M_0 <= pll_2:inst8.c0
clk_20hz <= Divs_20Hz:inst.clk_20hz


|FPGA_EP2C|CLOCK:inst10|PLL:inst2
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|FPGA_EP2C|CLOCK:inst10|PLL:inst2|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|FPGA_EP2C|CLOCK:inst10|pll_2:inst8
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|FPGA_EP2C|CLOCK:inst10|pll_2:inst8|altpll:altpll_component
inclk[0] => pll_2_altpll3:auto_generated.inclk[0]
inclk[1] => pll_2_altpll3:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|FPGA_EP2C|CLOCK:inst10|pll_2:inst8|altpll:altpll_component|pll_2_altpll3:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|FPGA_EP2C|CLOCK:inst10|Divs_20Hz:inst
clk_100m => cnt[0].CLK
clk_100m => cnt[1].CLK
clk_100m => cnt[2].CLK
clk_100m => cnt[3].CLK
clk_100m => cnt[4].CLK
clk_100m => cnt[5].CLK
clk_100m => cnt[6].CLK
clk_100m => cnt[7].CLK
clk_100m => cnt[8].CLK
clk_100m => cnt[9].CLK
clk_100m => cnt[10].CLK
clk_100m => cnt[11].CLK
clk_100m => cnt[12].CLK
clk_100m => cnt[13].CLK
clk_100m => cnt[14].CLK
clk_100m => cnt[15].CLK
clk_100m => cnt[16].CLK
clk_100m => cnt[17].CLK
clk_100m => cnt[18].CLK
clk_100m => cnt[19].CLK
clk_100m => cnt[20].CLK
clk_100m => cnt[21].CLK
clk_100m => cnt[22].CLK
clk_100m => cnt[23].CLK
clk_100m => cnt[24].CLK
clk_100m => cnt[25].CLK
clk_100m => cnt[26].CLK
clk_100m => clk_20hz~reg0.CLK
clk_20hz <= clk_20hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|SELECT_CHANNEL:inst7
CH[0] => Decoder0.IN2
CH[1] => Decoder0.IN1
CH[2] => Decoder0.IN0
CH_1 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
CH_2 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
CH_3 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|SELECT_ADDR:inst3
ADDR[0] => REG_FLAG[0]$latch.DATAIN
ADDR[1] => REG_FLAG[1]$latch.DATAIN
ADDR[2] => REG_FLAG[2]$latch.DATAIN
ADDR[3] => REG_FLAG[3]$latch.DATAIN
ADDR[4] => ch.DATAB
ADDR[5] => ch.DATAB
ADDR[6] => ch.DATAB
ADDR[7] => Equal0.IN23
ADDR[8] => Equal0.IN22
ADDR[9] => Equal0.IN21
ADDR[10] => Equal0.IN20
ADDR[11] => Equal0.IN19
ADDR[12] => Equal0.IN18
ADDR[13] => Equal0.IN17
ADDR[14] => Equal0.IN16
ADDR[15] => Equal0.IN15
ADDR[16] => Equal0.IN14
ADDR[17] => Equal0.IN13
ADDR[18] => Equal0.IN12
ch[0] <= ch.DB_MAX_OUTPUT_PORT_TYPE
ch[1] <= ch.DB_MAX_OUTPUT_PORT_TYPE
ch[2] <= ch.DB_MAX_OUTPUT_PORT_TYPE
REG_FLAG[0] <= REG_FLAG[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_FLAG[1] <= REG_FLAG[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_FLAG[2] <= REG_FLAG[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_FLAG[3] <= REG_FLAG[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|SAVE_ADDR:inst
NADV => ADDR[0]~reg0.CLK
NADV => ADDR[1]~reg0.CLK
NADV => ADDR[2]~reg0.CLK
NADV => ADDR[3]~reg0.CLK
NADV => ADDR[4]~reg0.CLK
NADV => ADDR[5]~reg0.CLK
NADV => ADDR[6]~reg0.CLK
NADV => ADDR[7]~reg0.CLK
NADV => ADDR[8]~reg0.CLK
NADV => ADDR[9]~reg0.CLK
NADV => ADDR[10]~reg0.CLK
NADV => ADDR[11]~reg0.CLK
NADV => ADDR[12]~reg0.CLK
NADV => ADDR[13]~reg0.CLK
NADV => ADDR[14]~reg0.CLK
NADV => ADDR[15]~reg0.CLK
NADV => ADDR[16]~reg0.CLK
NADV => ADDR[17]~reg0.CLK
NADV => ADDR[18]~reg0.CLK
AD_IN[0] => ADDR[0]~reg0.DATAIN
AD_IN[1] => ADDR[1]~reg0.DATAIN
AD_IN[2] => ADDR[2]~reg0.DATAIN
AD_IN[3] => ADDR[3]~reg0.DATAIN
AD_IN[4] => ADDR[4]~reg0.DATAIN
AD_IN[5] => ADDR[5]~reg0.DATAIN
AD_IN[6] => ADDR[6]~reg0.DATAIN
AD_IN[7] => ADDR[7]~reg0.DATAIN
AD_IN[8] => ADDR[8]~reg0.DATAIN
AD_IN[9] => ADDR[9]~reg0.DATAIN
AD_IN[10] => ADDR[10]~reg0.DATAIN
AD_IN[11] => ADDR[11]~reg0.DATAIN
AD_IN[12] => ADDR[12]~reg0.DATAIN
AD_IN[13] => ADDR[13]~reg0.DATAIN
AD_IN[14] => ADDR[14]~reg0.DATAIN
AD_IN[15] => ADDR[15]~reg0.DATAIN
A16 => ADDR[16]~reg0.DATAIN
A17 => ADDR[17]~reg0.DATAIN
A18 => ADDR[18]~reg0.DATAIN
ADDR[0] <= ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] <= ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] <= ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[14] <= ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[15] <= ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[16] <= ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[17] <= ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[18] <= ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|Spans:inst11
is_out <= getSpan_equal:inst.pin_r
CLK_EN => getSpan_equal:inst.clk_en
CLK_BASE => getSpan_equal:inst.clk_base
CLK_TEST_1 => getSpan_equal:inst.clk_test_1
CLK_TEST_2 => getSpan_equal:inst.clk_test_2
AD_MIX[0] <> BUFF_SEND_DATA:inst11.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst12.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst13.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst14.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst15.DATA_OUT[0]
AD_MIX[1] <> BUFF_SEND_DATA:inst11.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst12.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst13.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst14.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst15.DATA_OUT[1]
AD_MIX[2] <> BUFF_SEND_DATA:inst11.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst12.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst13.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst14.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst15.DATA_OUT[2]
AD_MIX[3] <> BUFF_SEND_DATA:inst11.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst12.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst13.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst14.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst15.DATA_OUT[3]
AD_MIX[4] <> BUFF_SEND_DATA:inst11.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst12.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst13.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst14.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst15.DATA_OUT[4]
AD_MIX[5] <> BUFF_SEND_DATA:inst11.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst12.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst13.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst14.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst15.DATA_OUT[5]
AD_MIX[6] <> BUFF_SEND_DATA:inst11.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst12.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst13.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst14.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst15.DATA_OUT[6]
AD_MIX[7] <> BUFF_SEND_DATA:inst11.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst12.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst13.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst14.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst15.DATA_OUT[7]
AD_MIX[8] <> BUFF_SEND_DATA:inst11.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst12.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst13.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst14.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst15.DATA_OUT[8]
AD_MIX[9] <> BUFF_SEND_DATA:inst11.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst12.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst13.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst14.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst15.DATA_OUT[9]
AD_MIX[10] <> BUFF_SEND_DATA:inst11.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst12.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst13.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst14.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst15.DATA_OUT[10]
AD_MIX[11] <> BUFF_SEND_DATA:inst11.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst12.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst13.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst14.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst15.DATA_OUT[11]
AD_MIX[12] <> BUFF_SEND_DATA:inst11.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst12.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst13.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst14.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst15.DATA_OUT[12]
AD_MIX[13] <> BUFF_SEND_DATA:inst11.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst12.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst13.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst14.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst15.DATA_OUT[13]
AD_MIX[14] <> BUFF_SEND_DATA:inst11.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst12.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst13.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst14.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst15.DATA_OUT[14]
AD_MIX[15] <> BUFF_SEND_DATA:inst11.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst12.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst13.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst14.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst15.DATA_OUT[15]
READ => BUFF_SEND_DATA:inst11.READ
READ => BUFF_SEND_DATA:inst12.READ
READ => BUFF_SEND_DATA:inst13.READ
READ => BUFF_SEND_DATA:inst14.READ
READ => BUFF_SEND_DATA:inst15.READ
en => SELECT_REG:inst1.En
ADDR_IN[0] => SELECT_REG:inst1.ADDR[0]
ADDR_IN[1] => SELECT_REG:inst1.ADDR[1]
ADDR_IN[2] => SELECT_REG:inst1.ADDR[2]
ADDR_IN[3] => SELECT_REG:inst1.ADDR[3]


|FPGA_EP2C|Spans:inst11|getSpan_equal:inst
clk_en => isCount~reg0.DATAIN
clk_base => count_2_hide[0].CLK
clk_base => count_2_hide[1].CLK
clk_base => count_2_hide[2].CLK
clk_base => count_2_hide[3].CLK
clk_base => count_2_hide[4].CLK
clk_base => count_2_hide[5].CLK
clk_base => count_2_hide[6].CLK
clk_base => count_2_hide[7].CLK
clk_base => count_2_hide[8].CLK
clk_base => count_2_hide[9].CLK
clk_base => count_2_hide[10].CLK
clk_base => count_2_hide[11].CLK
clk_base => count_2_hide[12].CLK
clk_base => count_2_hide[13].CLK
clk_base => count_2_hide[14].CLK
clk_base => count_2_hide[15].CLK
clk_base => count_2_hide[16].CLK
clk_base => count_2_hide[17].CLK
clk_base => count_2_hide[18].CLK
clk_base => count_2_hide[19].CLK
clk_base => count_2_hide[20].CLK
clk_base => count_2_hide[21].CLK
clk_base => count_2_hide[22].CLK
clk_base => count_2_hide[23].CLK
clk_base => count_2_hide[24].CLK
clk_base => count_2_hide[25].CLK
clk_base => count_2_hide[26].CLK
clk_base => count_2_hide[27].CLK
clk_base => count_2_hide[28].CLK
clk_base => count_2_hide[29].CLK
clk_base => count_2_hide[30].CLK
clk_base => count_2_hide[31].CLK
clk_base => count_1_hide[0].CLK
clk_base => count_1_hide[1].CLK
clk_base => count_1_hide[2].CLK
clk_base => count_1_hide[3].CLK
clk_base => count_1_hide[4].CLK
clk_base => count_1_hide[5].CLK
clk_base => count_1_hide[6].CLK
clk_base => count_1_hide[7].CLK
clk_base => count_1_hide[8].CLK
clk_base => count_1_hide[9].CLK
clk_base => count_1_hide[10].CLK
clk_base => count_1_hide[11].CLK
clk_base => count_1_hide[12].CLK
clk_base => count_1_hide[13].CLK
clk_base => count_1_hide[14].CLK
clk_base => count_1_hide[15].CLK
clk_base => count_1_hide[16].CLK
clk_base => count_1_hide[17].CLK
clk_base => count_1_hide[18].CLK
clk_base => count_1_hide[19].CLK
clk_base => count_1_hide[20].CLK
clk_base => count_1_hide[21].CLK
clk_base => count_1_hide[22].CLK
clk_base => count_1_hide[23].CLK
clk_base => count_1_hide[24].CLK
clk_base => count_1_hide[25].CLK
clk_base => count_1_hide[26].CLK
clk_base => count_1_hide[27].CLK
clk_base => count_1_hide[28].CLK
clk_base => count_1_hide[29].CLK
clk_base => count_1_hide[30].CLK
clk_base => count_1_hide[31].CLK
clk_test_1 => always1.IN0
clk_test_1 => pin_r~reg0.CLK
clk_test_1 => isCount~reg0.CLK
clk_test_2 => always1.IN1
clk_test_2 => pin_r~reg0.DATAIN
count_1[0] <= count_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[1] <= count_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[2] <= count_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[3] <= count_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[4] <= count_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[5] <= count_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[6] <= count_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[7] <= count_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[8] <= count_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[9] <= count_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[10] <= count_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[11] <= count_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[12] <= count_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[13] <= count_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[14] <= count_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[15] <= count_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[16] <= count_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[17] <= count_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[18] <= count_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[19] <= count_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[20] <= count_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[21] <= count_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[22] <= count_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[23] <= count_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[24] <= count_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[25] <= count_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[26] <= count_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[27] <= count_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[28] <= count_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[29] <= count_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[30] <= count_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_1[31] <= count_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[0] <= count_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[1] <= count_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[2] <= count_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[3] <= count_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[4] <= count_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[5] <= count_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[6] <= count_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[7] <= count_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[8] <= count_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[9] <= count_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[10] <= count_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[11] <= count_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[12] <= count_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[13] <= count_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[14] <= count_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[15] <= count_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[16] <= count_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[17] <= count_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[18] <= count_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[19] <= count_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[20] <= count_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[21] <= count_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[22] <= count_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[23] <= count_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[24] <= count_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[25] <= count_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[26] <= count_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[27] <= count_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[28] <= count_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[29] <= count_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[30] <= count_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_2[31] <= count_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isCount <= isCount~reg0.DB_MAX_OUTPUT_PORT_TYPE
pin_r <= pin_r~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|Spans:inst11|BUFF_SEND_DATA:inst11
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|Spans:inst11|SELECT_REG:inst1
ADDR[0] => Decoder0.IN3
ADDR[1] => Decoder0.IN2
ADDR[2] => Decoder0.IN1
ADDR[3] => Decoder0.IN0
En => READ_EQU_BH_L$latch.ACLR
En => READ_EQU_BH_H$latch.ACLR
En => READ_EQU_TH_L$latch.ACLR
En => READ_EQU_TH_H$latch.ACLR
En => READ_EQU_BL_L$latch.ACLR
En => READ_EQU_BL_H$latch.ACLR
En => READ_EQU_TL_L$latch.ACLR
En => READ_EQU_TL_H$latch.ACLR
En => READ_EQU_B2_L$latch.ACLR
En => READ_EQU_B2_H$latch.ACLR
En => IRQ_REGISTER_1$latch.ACLR
En => IRQ_REGISTER_2$latch.ACLR
READ_EQU_BH_L <= READ_EQU_BH_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_BH_H <= READ_EQU_BH_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TH_L <= READ_EQU_TH_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TH_H <= READ_EQU_TH_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_BL_L <= READ_EQU_BL_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_BL_H <= READ_EQU_BL_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TL_L <= READ_EQU_TL_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TL_H <= READ_EQU_TL_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_B2_L <= READ_EQU_B2_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_B2_H <= READ_EQU_B2_H$latch.DB_MAX_OUTPUT_PORT_TYPE
IRQ_REGISTER_1 <= IRQ_REGISTER_1$latch.DB_MAX_OUTPUT_PORT_TYPE
IRQ_REGISTER_2 <= IRQ_REGISTER_2$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|Spans:inst11|BUFF_SEND_DATA:inst12
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|Spans:inst11|BUFF_SEND_DATA:inst13
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|Spans:inst11|BUFF_SEND_DATA:inst14
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|Spans:inst11|BUFF_SEND_DATA:inst15
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9
AD_MIX[0] <> BUFF_SEND_DATA:inst12.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst13.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst14.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst15.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst16.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst18.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst19.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst20.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst21.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst22.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst17.DATA_OUT[0]
AD_MIX[0] <> BUFF_SEND_DATA:inst11.DATA_OUT[0]
AD_MIX[1] <> BUFF_SEND_DATA:inst12.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst13.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst14.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst15.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst16.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst18.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst19.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst20.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst21.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst22.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst17.DATA_OUT[1]
AD_MIX[1] <> BUFF_SEND_DATA:inst11.DATA_OUT[1]
AD_MIX[2] <> BUFF_SEND_DATA:inst12.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst13.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst14.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst15.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst16.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst18.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst19.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst20.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst21.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst22.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst17.DATA_OUT[2]
AD_MIX[2] <> BUFF_SEND_DATA:inst11.DATA_OUT[2]
AD_MIX[3] <> BUFF_SEND_DATA:inst12.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst13.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst14.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst15.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst16.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst18.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst19.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst20.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst21.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst22.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst17.DATA_OUT[3]
AD_MIX[3] <> BUFF_SEND_DATA:inst11.DATA_OUT[3]
AD_MIX[4] <> BUFF_SEND_DATA:inst12.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst13.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst14.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst15.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst16.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst18.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst19.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst20.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst21.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst22.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst17.DATA_OUT[4]
AD_MIX[4] <> BUFF_SEND_DATA:inst11.DATA_OUT[4]
AD_MIX[5] <> BUFF_SEND_DATA:inst12.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst13.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst14.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst15.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst16.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst18.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst19.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst20.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst21.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst22.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst17.DATA_OUT[5]
AD_MIX[5] <> BUFF_SEND_DATA:inst11.DATA_OUT[5]
AD_MIX[6] <> BUFF_SEND_DATA:inst12.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst13.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst14.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst15.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst16.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst18.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst19.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst20.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst21.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst22.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst17.DATA_OUT[6]
AD_MIX[6] <> BUFF_SEND_DATA:inst11.DATA_OUT[6]
AD_MIX[7] <> BUFF_SEND_DATA:inst12.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst13.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst14.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst15.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst16.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst18.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst19.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst20.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst21.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst22.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst17.DATA_OUT[7]
AD_MIX[7] <> BUFF_SEND_DATA:inst11.DATA_OUT[7]
AD_MIX[8] <> BUFF_SEND_DATA:inst12.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst13.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst14.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst15.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst16.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst18.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst19.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst20.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst21.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst22.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst17.DATA_OUT[8]
AD_MIX[8] <> BUFF_SEND_DATA:inst11.DATA_OUT[8]
AD_MIX[9] <> BUFF_SEND_DATA:inst12.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst13.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst14.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst15.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst16.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst18.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst19.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst20.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst21.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst22.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst17.DATA_OUT[9]
AD_MIX[9] <> BUFF_SEND_DATA:inst11.DATA_OUT[9]
AD_MIX[10] <> BUFF_SEND_DATA:inst12.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst13.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst14.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst15.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst16.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst18.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst19.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst20.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst21.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst22.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst17.DATA_OUT[10]
AD_MIX[10] <> BUFF_SEND_DATA:inst11.DATA_OUT[10]
AD_MIX[11] <> BUFF_SEND_DATA:inst12.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst13.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst14.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst15.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst16.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst18.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst19.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst20.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst21.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst22.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst17.DATA_OUT[11]
AD_MIX[11] <> BUFF_SEND_DATA:inst11.DATA_OUT[11]
AD_MIX[12] <> BUFF_SEND_DATA:inst12.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst13.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst14.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst15.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst16.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst18.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst19.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst20.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst21.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst22.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst17.DATA_OUT[12]
AD_MIX[12] <> BUFF_SEND_DATA:inst11.DATA_OUT[12]
AD_MIX[13] <> BUFF_SEND_DATA:inst12.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst13.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst14.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst15.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst16.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst18.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst19.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst20.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst21.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst22.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst17.DATA_OUT[13]
AD_MIX[13] <> BUFF_SEND_DATA:inst11.DATA_OUT[13]
AD_MIX[14] <> BUFF_SEND_DATA:inst12.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst13.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst14.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst15.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst16.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst18.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst19.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst20.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst21.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst22.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst17.DATA_OUT[14]
AD_MIX[14] <> BUFF_SEND_DATA:inst11.DATA_OUT[14]
AD_MIX[15] <> BUFF_SEND_DATA:inst12.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst13.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst14.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst15.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst16.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst18.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst19.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst20.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst21.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst22.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst17.DATA_OUT[15]
AD_MIX[15] <> BUFF_SEND_DATA:inst11.DATA_OUT[15]
READ => BUFF_SEND_DATA:inst12.READ
READ => BUFF_SEND_DATA:inst13.READ
READ => BUFF_SEND_DATA:inst14.READ
READ => BUFF_SEND_DATA:inst15.READ
READ => BUFF_SEND_DATA:inst16.READ
READ => BUFF_SEND_DATA:inst18.READ
READ => BUFF_SEND_DATA:inst19.READ
READ => BUFF_SEND_DATA:inst20.READ
READ => BUFF_SEND_DATA:inst21.READ
READ => BUFF_SEND_DATA:inst22.READ
READ => BUFF_SEND_DATA:inst17.READ
READ => BUFF_SEND_DATA:inst11.READ
en => SELECT_REG:inst1.En
ADDR_IN[0] => SELECT_REG:inst1.ADDR[0]
ADDR_IN[1] => SELECT_REG:inst1.ADDR[1]
ADDR_IN[2] => SELECT_REG:inst1.ADDR[2]
ADDR_IN[3] => SELECT_REG:inst1.ADDR[3]
CLK_EN => getImpulse_equal:inst3.clk_en
CLK_EN => HighSpeedSync:inst4.CLK_EN
CLK_EN => getImpulse_equal:inst7.clk_en
CLK_BASE => getImpulse_equal:inst3.clk_base
CLK_BASE => getImpulse_cycle:inst.clk_base
CLK_BASE => getImpulse_equal:inst7.clk_base
CLK_TEST => getImpulse_equal:inst3.clk_test
CLK_TEST => getImpulse_cycle:inst.clk_test
CLK_TEST_H => getImpulse_equal:inst7.clk_test


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst12
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1
ADDR[0] => Decoder0.IN3
ADDR[1] => Decoder0.IN2
ADDR[2] => Decoder0.IN1
ADDR[3] => Decoder0.IN0
En => READ_EQU_BH_L$latch.ACLR
En => READ_EQU_BH_H$latch.ACLR
En => READ_EQU_TH_L$latch.ACLR
En => READ_EQU_TH_H$latch.ACLR
En => READ_EQU_BL_L$latch.ACLR
En => READ_EQU_BL_H$latch.ACLR
En => READ_EQU_TL_L$latch.ACLR
En => READ_EQU_TL_H$latch.ACLR
En => READ_EQU_B2_L$latch.ACLR
En => READ_EQU_B2_H$latch.ACLR
En => IRQ_REGISTER_1$latch.ACLR
En => IRQ_REGISTER_2$latch.ACLR
READ_EQU_BH_L <= READ_EQU_BH_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_BH_H <= READ_EQU_BH_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TH_L <= READ_EQU_TH_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TH_H <= READ_EQU_TH_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_BL_L <= READ_EQU_BL_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_BL_H <= READ_EQU_BL_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TL_L <= READ_EQU_TL_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_TL_H <= READ_EQU_TL_H$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_B2_L <= READ_EQU_B2_L$latch.DB_MAX_OUTPUT_PORT_TYPE
READ_EQU_B2_H <= READ_EQU_B2_H$latch.DB_MAX_OUTPUT_PORT_TYPE
IRQ_REGISTER_1 <= IRQ_REGISTER_1$latch.DB_MAX_OUTPUT_PORT_TYPE
IRQ_REGISTER_2 <= IRQ_REGISTER_2$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|getImpulse_equal:inst3
clk_en => isCount~reg0.DATAIN
clk_base => base_count_1_hide[0].CLK
clk_base => base_count_1_hide[1].CLK
clk_base => base_count_1_hide[2].CLK
clk_base => base_count_1_hide[3].CLK
clk_base => base_count_1_hide[4].CLK
clk_base => base_count_1_hide[5].CLK
clk_base => base_count_1_hide[6].CLK
clk_base => base_count_1_hide[7].CLK
clk_base => base_count_1_hide[8].CLK
clk_base => base_count_1_hide[9].CLK
clk_base => base_count_1_hide[10].CLK
clk_base => base_count_1_hide[11].CLK
clk_base => base_count_1_hide[12].CLK
clk_base => base_count_1_hide[13].CLK
clk_base => base_count_1_hide[14].CLK
clk_base => base_count_1_hide[15].CLK
clk_base => base_count_1_hide[16].CLK
clk_base => base_count_1_hide[17].CLK
clk_base => base_count_1_hide[18].CLK
clk_base => base_count_1_hide[19].CLK
clk_base => base_count_1_hide[20].CLK
clk_base => base_count_1_hide[21].CLK
clk_base => base_count_1_hide[22].CLK
clk_base => base_count_1_hide[23].CLK
clk_base => base_count_1_hide[24].CLK
clk_base => base_count_1_hide[25].CLK
clk_base => base_count_1_hide[26].CLK
clk_base => base_count_1_hide[27].CLK
clk_base => base_count_1_hide[28].CLK
clk_base => base_count_1_hide[29].CLK
clk_base => base_count_1_hide[30].CLK
clk_base => base_count_1_hide[31].CLK
clk_base => base_count_2_hide[0].CLK
clk_base => base_count_2_hide[1].CLK
clk_base => base_count_2_hide[2].CLK
clk_base => base_count_2_hide[3].CLK
clk_base => base_count_2_hide[4].CLK
clk_base => base_count_2_hide[5].CLK
clk_base => base_count_2_hide[6].CLK
clk_base => base_count_2_hide[7].CLK
clk_base => base_count_2_hide[8].CLK
clk_base => base_count_2_hide[9].CLK
clk_base => base_count_2_hide[10].CLK
clk_base => base_count_2_hide[11].CLK
clk_base => base_count_2_hide[12].CLK
clk_base => base_count_2_hide[13].CLK
clk_base => base_count_2_hide[14].CLK
clk_base => base_count_2_hide[15].CLK
clk_base => base_count_2_hide[16].CLK
clk_base => base_count_2_hide[17].CLK
clk_base => base_count_2_hide[18].CLK
clk_base => base_count_2_hide[19].CLK
clk_base => base_count_2_hide[20].CLK
clk_base => base_count_2_hide[21].CLK
clk_base => base_count_2_hide[22].CLK
clk_base => base_count_2_hide[23].CLK
clk_base => base_count_2_hide[24].CLK
clk_base => base_count_2_hide[25].CLK
clk_base => base_count_2_hide[26].CLK
clk_base => base_count_2_hide[27].CLK
clk_base => base_count_2_hide[28].CLK
clk_base => base_count_2_hide[29].CLK
clk_base => base_count_2_hide[30].CLK
clk_base => base_count_2_hide[31].CLK
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => isCount~reg0.CLK
base_count_1[0] <= base_count_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[1] <= base_count_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[2] <= base_count_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[3] <= base_count_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[4] <= base_count_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[5] <= base_count_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[6] <= base_count_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[7] <= base_count_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[8] <= base_count_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[9] <= base_count_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[10] <= base_count_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[11] <= base_count_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[12] <= base_count_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[13] <= base_count_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[14] <= base_count_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[15] <= base_count_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[16] <= base_count_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[17] <= base_count_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[18] <= base_count_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[19] <= base_count_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[20] <= base_count_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[21] <= base_count_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[22] <= base_count_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[23] <= base_count_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[24] <= base_count_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[25] <= base_count_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[26] <= base_count_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[27] <= base_count_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[28] <= base_count_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[29] <= base_count_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[30] <= base_count_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[31] <= base_count_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[0] <= base_count_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[1] <= base_count_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[2] <= base_count_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[3] <= base_count_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[4] <= base_count_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[5] <= base_count_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[6] <= base_count_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[7] <= base_count_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[8] <= base_count_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[9] <= base_count_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[10] <= base_count_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[11] <= base_count_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[12] <= base_count_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[13] <= base_count_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[14] <= base_count_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[15] <= base_count_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[16] <= base_count_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[17] <= base_count_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[18] <= base_count_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[19] <= base_count_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[20] <= base_count_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[21] <= base_count_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[22] <= base_count_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[23] <= base_count_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[24] <= base_count_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[25] <= base_count_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[26] <= base_count_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[27] <= base_count_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[28] <= base_count_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[29] <= base_count_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[30] <= base_count_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[31] <= base_count_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isCount <= isCount~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst13
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst14
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst15
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|HighSpeedSync:inst4
CLK_EN => DATA_OUT[0]~reg0.CLK
CLK_EN => DATA_OUT[1]~reg0.CLK
CLK_EN => DATA_OUT[2]~reg0.CLK
CLK_EN => DATA_OUT[3]~reg0.CLK
CLK_EN => DATA_OUT[4]~reg0.CLK
CLK_EN => DATA_OUT[5]~reg0.CLK
CLK_EN => DATA_OUT[6]~reg0.CLK
CLK_EN => DATA_OUT[7]~reg0.CLK
CLK_EN => DATA_OUT[8]~reg0.CLK
CLK_EN => DATA_OUT[9]~reg0.CLK
CLK_EN => DATA_OUT[10]~reg0.CLK
CLK_EN => DATA_OUT[11]~reg0.CLK
CLK_EN => DATA_OUT[12]~reg0.CLK
CLK_EN => DATA_OUT[13]~reg0.CLK
CLK_EN => DATA_OUT[14]~reg0.CLK
CLK_EN => DATA_OUT[15]~reg0.CLK
CLK_EN => DATA_OUT[16]~reg0.CLK
CLK_EN => DATA_OUT[17]~reg0.CLK
CLK_EN => DATA_OUT[18]~reg0.CLK
CLK_EN => DATA_OUT[19]~reg0.CLK
CLK_EN => DATA_OUT[20]~reg0.CLK
CLK_EN => DATA_OUT[21]~reg0.CLK
CLK_EN => DATA_OUT[22]~reg0.CLK
CLK_EN => DATA_OUT[23]~reg0.CLK
CLK_EN => DATA_OUT[24]~reg0.CLK
CLK_EN => DATA_OUT[25]~reg0.CLK
CLK_EN => DATA_OUT[26]~reg0.CLK
CLK_EN => DATA_OUT[27]~reg0.CLK
CLK_EN => DATA_OUT[28]~reg0.CLK
CLK_EN => DATA_OUT[29]~reg0.CLK
CLK_EN => DATA_OUT[30]~reg0.CLK
CLK_EN => DATA_OUT[31]~reg0.CLK
int_clk => DATA_OUT[8]~reg0.ENA
int_clk => DATA_OUT[7]~reg0.ENA
int_clk => DATA_OUT[6]~reg0.ENA
int_clk => DATA_OUT[5]~reg0.ENA
int_clk => DATA_OUT[4]~reg0.ENA
int_clk => DATA_OUT[3]~reg0.ENA
int_clk => DATA_OUT[2]~reg0.ENA
int_clk => DATA_OUT[1]~reg0.ENA
int_clk => DATA_OUT[0]~reg0.ENA
int_clk => DATA_OUT[9]~reg0.ENA
int_clk => DATA_OUT[10]~reg0.ENA
int_clk => DATA_OUT[11]~reg0.ENA
int_clk => DATA_OUT[12]~reg0.ENA
int_clk => DATA_OUT[13]~reg0.ENA
int_clk => DATA_OUT[14]~reg0.ENA
int_clk => DATA_OUT[15]~reg0.ENA
int_clk => DATA_OUT[16]~reg0.ENA
int_clk => DATA_OUT[17]~reg0.ENA
int_clk => DATA_OUT[18]~reg0.ENA
int_clk => DATA_OUT[19]~reg0.ENA
int_clk => DATA_OUT[20]~reg0.ENA
int_clk => DATA_OUT[21]~reg0.ENA
int_clk => DATA_OUT[22]~reg0.ENA
int_clk => DATA_OUT[23]~reg0.ENA
int_clk => DATA_OUT[24]~reg0.ENA
int_clk => DATA_OUT[25]~reg0.ENA
int_clk => DATA_OUT[26]~reg0.ENA
int_clk => DATA_OUT[27]~reg0.ENA
int_clk => DATA_OUT[28]~reg0.ENA
int_clk => DATA_OUT[29]~reg0.ENA
int_clk => DATA_OUT[30]~reg0.ENA
int_clk => DATA_OUT[31]~reg0.ENA
DATA_IN[0] => DATA_OUT[0]~reg0.DATAIN
DATA_IN[1] => DATA_OUT[1]~reg0.DATAIN
DATA_IN[2] => DATA_OUT[2]~reg0.DATAIN
DATA_IN[3] => DATA_OUT[3]~reg0.DATAIN
DATA_IN[4] => DATA_OUT[4]~reg0.DATAIN
DATA_IN[5] => DATA_OUT[5]~reg0.DATAIN
DATA_IN[6] => DATA_OUT[6]~reg0.DATAIN
DATA_IN[7] => DATA_OUT[7]~reg0.DATAIN
DATA_IN[8] => DATA_OUT[8]~reg0.DATAIN
DATA_IN[9] => DATA_OUT[9]~reg0.DATAIN
DATA_IN[10] => DATA_OUT[10]~reg0.DATAIN
DATA_IN[11] => DATA_OUT[11]~reg0.DATAIN
DATA_IN[12] => DATA_OUT[12]~reg0.DATAIN
DATA_IN[13] => DATA_OUT[13]~reg0.DATAIN
DATA_IN[14] => DATA_OUT[14]~reg0.DATAIN
DATA_IN[15] => DATA_OUT[15]~reg0.DATAIN
DATA_IN[16] => DATA_OUT[16]~reg0.DATAIN
DATA_IN[17] => DATA_OUT[17]~reg0.DATAIN
DATA_IN[18] => DATA_OUT[18]~reg0.DATAIN
DATA_IN[19] => DATA_OUT[19]~reg0.DATAIN
DATA_IN[20] => DATA_OUT[20]~reg0.DATAIN
DATA_IN[21] => DATA_OUT[21]~reg0.DATAIN
DATA_IN[22] => DATA_OUT[22]~reg0.DATAIN
DATA_IN[23] => DATA_OUT[23]~reg0.DATAIN
DATA_IN[24] => DATA_OUT[24]~reg0.DATAIN
DATA_IN[25] => DATA_OUT[25]~reg0.DATAIN
DATA_IN[26] => DATA_OUT[26]~reg0.DATAIN
DATA_IN[27] => DATA_OUT[27]~reg0.DATAIN
DATA_IN[28] => DATA_OUT[28]~reg0.DATAIN
DATA_IN[29] => DATA_OUT[29]~reg0.DATAIN
DATA_IN[30] => DATA_OUT[30]~reg0.DATAIN
DATA_IN[31] => DATA_OUT[31]~reg0.DATAIN
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= DATA_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= DATA_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= DATA_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= DATA_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= DATA_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[24] <= DATA_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[25] <= DATA_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[26] <= DATA_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[27] <= DATA_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[28] <= DATA_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[29] <= DATA_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[30] <= DATA_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[31] <= DATA_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|getImpulse_cycle:inst
clk_base => base_count_hide[0].CLK
clk_base => base_count_hide[1].CLK
clk_base => base_count_hide[2].CLK
clk_base => base_count_hide[3].CLK
clk_base => base_count_hide[4].CLK
clk_base => base_count_hide[5].CLK
clk_base => base_count_hide[6].CLK
clk_base => base_count_hide[7].CLK
clk_base => base_count_hide[8].CLK
clk_base => base_count_hide[9].CLK
clk_base => base_count_hide[10].CLK
clk_base => base_count_hide[11].CLK
clk_base => base_count_hide[12].CLK
clk_base => base_count_hide[13].CLK
clk_base => base_count_hide[14].CLK
clk_base => base_count_hide[15].CLK
clk_base => base_count_hide[16].CLK
clk_base => base_count_hide[17].CLK
clk_base => base_count_hide[18].CLK
clk_base => base_count_hide[19].CLK
clk_base => base_count_hide[20].CLK
clk_base => base_count_hide[21].CLK
clk_base => base_count_hide[22].CLK
clk_base => base_count_hide[23].CLK
clk_base => base_count_hide[24].CLK
clk_base => base_count_hide[25].CLK
clk_base => base_count_hide[26].CLK
clk_base => base_count_hide[27].CLK
clk_base => base_count_hide[28].CLK
clk_base => base_count_hide[29].CLK
clk_base => base_count_hide[30].CLK
clk_base => base_count_hide[31].CLK
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => base_count_hide.OUTPUTSELECT
clk_test => isCount~reg0.CLK
base_count[0] <= base_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[1] <= base_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[2] <= base_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[3] <= base_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[4] <= base_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[5] <= base_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[6] <= base_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[7] <= base_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[8] <= base_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[9] <= base_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[10] <= base_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[11] <= base_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[12] <= base_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[13] <= base_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[14] <= base_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[15] <= base_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[16] <= base_count[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[17] <= base_count[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[18] <= base_count[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[19] <= base_count[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[20] <= base_count[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[21] <= base_count[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[22] <= base_count[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[23] <= base_count[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[24] <= base_count[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[25] <= base_count[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[26] <= base_count[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[27] <= base_count[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[28] <= base_count[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[29] <= base_count[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[30] <= base_count[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count[31] <= base_count[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isCount <= isCount~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst16
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst18
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|getImpulse_equal:inst7
clk_en => isCount~reg0.DATAIN
clk_base => base_count_1_hide[0].CLK
clk_base => base_count_1_hide[1].CLK
clk_base => base_count_1_hide[2].CLK
clk_base => base_count_1_hide[3].CLK
clk_base => base_count_1_hide[4].CLK
clk_base => base_count_1_hide[5].CLK
clk_base => base_count_1_hide[6].CLK
clk_base => base_count_1_hide[7].CLK
clk_base => base_count_1_hide[8].CLK
clk_base => base_count_1_hide[9].CLK
clk_base => base_count_1_hide[10].CLK
clk_base => base_count_1_hide[11].CLK
clk_base => base_count_1_hide[12].CLK
clk_base => base_count_1_hide[13].CLK
clk_base => base_count_1_hide[14].CLK
clk_base => base_count_1_hide[15].CLK
clk_base => base_count_1_hide[16].CLK
clk_base => base_count_1_hide[17].CLK
clk_base => base_count_1_hide[18].CLK
clk_base => base_count_1_hide[19].CLK
clk_base => base_count_1_hide[20].CLK
clk_base => base_count_1_hide[21].CLK
clk_base => base_count_1_hide[22].CLK
clk_base => base_count_1_hide[23].CLK
clk_base => base_count_1_hide[24].CLK
clk_base => base_count_1_hide[25].CLK
clk_base => base_count_1_hide[26].CLK
clk_base => base_count_1_hide[27].CLK
clk_base => base_count_1_hide[28].CLK
clk_base => base_count_1_hide[29].CLK
clk_base => base_count_1_hide[30].CLK
clk_base => base_count_1_hide[31].CLK
clk_base => base_count_2_hide[0].CLK
clk_base => base_count_2_hide[1].CLK
clk_base => base_count_2_hide[2].CLK
clk_base => base_count_2_hide[3].CLK
clk_base => base_count_2_hide[4].CLK
clk_base => base_count_2_hide[5].CLK
clk_base => base_count_2_hide[6].CLK
clk_base => base_count_2_hide[7].CLK
clk_base => base_count_2_hide[8].CLK
clk_base => base_count_2_hide[9].CLK
clk_base => base_count_2_hide[10].CLK
clk_base => base_count_2_hide[11].CLK
clk_base => base_count_2_hide[12].CLK
clk_base => base_count_2_hide[13].CLK
clk_base => base_count_2_hide[14].CLK
clk_base => base_count_2_hide[15].CLK
clk_base => base_count_2_hide[16].CLK
clk_base => base_count_2_hide[17].CLK
clk_base => base_count_2_hide[18].CLK
clk_base => base_count_2_hide[19].CLK
clk_base => base_count_2_hide[20].CLK
clk_base => base_count_2_hide[21].CLK
clk_base => base_count_2_hide[22].CLK
clk_base => base_count_2_hide[23].CLK
clk_base => base_count_2_hide[24].CLK
clk_base => base_count_2_hide[25].CLK
clk_base => base_count_2_hide[26].CLK
clk_base => base_count_2_hide[27].CLK
clk_base => base_count_2_hide[28].CLK
clk_base => base_count_2_hide[29].CLK
clk_base => base_count_2_hide[30].CLK
clk_base => base_count_2_hide[31].CLK
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_2_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => base_count_1_hide.OUTPUTSELECT
clk_test => isCount~reg0.CLK
base_count_1[0] <= base_count_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[1] <= base_count_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[2] <= base_count_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[3] <= base_count_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[4] <= base_count_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[5] <= base_count_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[6] <= base_count_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[7] <= base_count_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[8] <= base_count_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[9] <= base_count_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[10] <= base_count_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[11] <= base_count_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[12] <= base_count_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[13] <= base_count_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[14] <= base_count_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[15] <= base_count_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[16] <= base_count_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[17] <= base_count_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[18] <= base_count_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[19] <= base_count_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[20] <= base_count_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[21] <= base_count_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[22] <= base_count_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[23] <= base_count_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[24] <= base_count_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[25] <= base_count_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[26] <= base_count_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[27] <= base_count_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[28] <= base_count_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[29] <= base_count_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[30] <= base_count_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_1[31] <= base_count_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[0] <= base_count_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[1] <= base_count_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[2] <= base_count_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[3] <= base_count_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[4] <= base_count_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[5] <= base_count_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[6] <= base_count_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[7] <= base_count_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[8] <= base_count_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[9] <= base_count_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[10] <= base_count_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[11] <= base_count_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[12] <= base_count_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[13] <= base_count_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[14] <= base_count_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[15] <= base_count_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[16] <= base_count_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[17] <= base_count_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[18] <= base_count_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[19] <= base_count_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[20] <= base_count_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[21] <= base_count_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[22] <= base_count_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[23] <= base_count_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[24] <= base_count_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[25] <= base_count_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[26] <= base_count_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[27] <= base_count_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[28] <= base_count_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[29] <= base_count_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[30] <= base_count_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
base_count_2[31] <= base_count_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isCount <= isCount~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst19
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst20
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst21
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|counter_8:inst5
int_clk => DATA_OUT[0]~reg0.CLK
int_clk => DATA_OUT[1]~reg0.CLK
int_clk => DATA_OUT[2]~reg0.CLK
int_clk => DATA_OUT[3]~reg0.CLK
int_clk => DATA_OUT[4]~reg0.CLK
int_clk => DATA_OUT[5]~reg0.CLK
int_clk => DATA_OUT[6]~reg0.CLK
int_clk => DATA_OUT[7]~reg0.CLK
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|counter_8:inst6
int_clk => DATA_OUT[0]~reg0.CLK
int_clk => DATA_OUT[1]~reg0.CLK
int_clk => DATA_OUT[2]~reg0.CLK
int_clk => DATA_OUT[3]~reg0.CLK
int_clk => DATA_OUT[4]~reg0.CLK
int_clk => DATA_OUT[5]~reg0.CLK
int_clk => DATA_OUT[6]~reg0.CLK
int_clk => DATA_OUT[7]~reg0.CLK
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst22
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|counter_8:inst8
int_clk => DATA_OUT[0]~reg0.CLK
int_clk => DATA_OUT[1]~reg0.CLK
int_clk => DATA_OUT[2]~reg0.CLK
int_clk => DATA_OUT[3]~reg0.CLK
int_clk => DATA_OUT[4]~reg0.CLK
int_clk => DATA_OUT[5]~reg0.CLK
int_clk => DATA_OUT[6]~reg0.CLK
int_clk => DATA_OUT[7]~reg0.CLK
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst17
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|impulse:inst9|BUFF_SEND_DATA:inst11
DATA_IN[0] => DATA_OUT[0]$latch.DATAIN
DATA_IN[1] => DATA_OUT[1]$latch.DATAIN
DATA_IN[2] => DATA_OUT[2]$latch.DATAIN
DATA_IN[3] => DATA_OUT[3]$latch.DATAIN
DATA_IN[4] => DATA_OUT[4]$latch.DATAIN
DATA_IN[5] => DATA_OUT[5]$latch.DATAIN
DATA_IN[6] => DATA_OUT[6]$latch.DATAIN
DATA_IN[7] => DATA_OUT[7]$latch.DATAIN
DATA_IN[8] => DATA_OUT[8]$latch.DATAIN
DATA_IN[9] => DATA_OUT[9]$latch.DATAIN
DATA_IN[10] => DATA_OUT[10]$latch.DATAIN
DATA_IN[11] => DATA_OUT[11]$latch.DATAIN
DATA_IN[12] => DATA_OUT[12]$latch.DATAIN
DATA_IN[13] => DATA_OUT[13]$latch.DATAIN
DATA_IN[14] => DATA_OUT[14]$latch.DATAIN
DATA_IN[15] => DATA_OUT[15]$latch.DATAIN
READ => FINISH$latch.LATCH_ENABLE
READ => DATA_OUT[0]$latch.ACLR
READ => DATA_OUT[0]_89.ACLR
READ => DATA_OUT[1]$latch.ACLR
READ => DATA_OUT[2]$latch.ACLR
READ => DATA_OUT[3]$latch.ACLR
READ => DATA_OUT[4]$latch.ACLR
READ => DATA_OUT[5]$latch.ACLR
READ => DATA_OUT[6]$latch.ACLR
READ => DATA_OUT[7]$latch.ACLR
READ => DATA_OUT[8]$latch.ACLR
READ => DATA_OUT[9]$latch.ACLR
READ => DATA_OUT[10]$latch.ACLR
READ => DATA_OUT[11]$latch.ACLR
READ => DATA_OUT[12]$latch.ACLR
READ => DATA_OUT[13]$latch.ACLR
READ => DATA_OUT[14]$latch.ACLR
READ => DATA_OUT[15]$latch.ACLR
READ => DATA_OUT[15].IN0
en => DATA_OUT[15].IN1
DATA_OUT[0] <= DATA_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_EP2C|BUFF:inst6
en => DATA_OUT[0]~reg0.ENA
en => DATA_OUT[1]~reg0.ENA
en => DATA_OUT[2]~reg0.ENA
en => DATA_OUT[3]~reg0.ENA
en => DATA_OUT[4]~reg0.ENA
en => DATA_OUT[5]~reg0.ENA
en => DATA_OUT[6]~reg0.ENA
en => DATA_OUT[7]~reg0.ENA
en => DATA_OUT[8]~reg0.ENA
en => DATA_OUT[9]~reg0.ENA
en => DATA_OUT[10]~reg0.ENA
en => DATA_OUT[11]~reg0.ENA
en => DATA_OUT[12]~reg0.ENA
en => DATA_OUT[13]~reg0.ENA
en => DATA_OUT[14]~reg0.ENA
en => DATA_OUT[15]~reg0.ENA
write => FINISH~reg0.CLK
write => DATA_OUT[0]~reg0.CLK
write => DATA_OUT[1]~reg0.CLK
write => DATA_OUT[2]~reg0.CLK
write => DATA_OUT[3]~reg0.CLK
write => DATA_OUT[4]~reg0.CLK
write => DATA_OUT[5]~reg0.CLK
write => DATA_OUT[6]~reg0.CLK
write => DATA_OUT[7]~reg0.CLK
write => DATA_OUT[8]~reg0.CLK
write => DATA_OUT[9]~reg0.CLK
write => DATA_OUT[10]~reg0.CLK
write => DATA_OUT[11]~reg0.CLK
write => DATA_OUT[12]~reg0.CLK
write => DATA_OUT[13]~reg0.CLK
write => DATA_OUT[14]~reg0.CLK
write => DATA_OUT[15]~reg0.CLK
DATA_IN[0] => DATA_OUT[0]~reg0.DATAIN
DATA_IN[1] => DATA_OUT[1]~reg0.DATAIN
DATA_IN[2] => DATA_OUT[2]~reg0.DATAIN
DATA_IN[3] => DATA_OUT[3]~reg0.DATAIN
DATA_IN[4] => DATA_OUT[4]~reg0.DATAIN
DATA_IN[5] => DATA_OUT[5]~reg0.DATAIN
DATA_IN[6] => DATA_OUT[6]~reg0.DATAIN
DATA_IN[7] => DATA_OUT[7]~reg0.DATAIN
DATA_IN[8] => DATA_OUT[8]~reg0.DATAIN
DATA_IN[9] => DATA_OUT[9]~reg0.DATAIN
DATA_IN[10] => DATA_OUT[10]~reg0.DATAIN
DATA_IN[11] => DATA_OUT[11]~reg0.DATAIN
DATA_IN[12] => DATA_OUT[12]~reg0.DATAIN
DATA_IN[13] => DATA_OUT[13]~reg0.DATAIN
DATA_IN[14] => DATA_OUT[14]~reg0.DATAIN
DATA_IN[15] => DATA_OUT[15]~reg0.DATAIN
DATA_OUT[0] <= DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FINISH <= FINISH~reg0.DB_MAX_OUTPUT_PORT_TYPE


