
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003d9 	.word	0x080003d9
 8000008:	080003db 	.word	0x080003db
 800000c:	080003db 	.word	0x080003db
 8000010:	080003db 	.word	0x080003db
 8000014:	080003db 	.word	0x080003db
 8000018:	080003db 	.word	0x080003db
 800001c:	080003db 	.word	0x080003db
 8000020:	080003db 	.word	0x080003db
 8000024:	080003db 	.word	0x080003db
 8000028:	080003db 	.word	0x080003db
 800002c:	0800928d 	.word	0x0800928d
 8000030:	080003db 	.word	0x080003db
 8000034:	080003db 	.word	0x080003db
 8000038:	080003db 	.word	0x080003db
 800003c:	080003db 	.word	0x080003db
 8000040:	080003db 	.word	0x080003db
 8000044:	080003db 	.word	0x080003db
 8000048:	080003db 	.word	0x080003db
 800004c:	080003db 	.word	0x080003db
 8000050:	080003db 	.word	0x080003db
 8000054:	080003db 	.word	0x080003db
 8000058:	080003db 	.word	0x080003db
 800005c:	080003db 	.word	0x080003db
 8000060:	080003db 	.word	0x080003db
 8000064:	080003db 	.word	0x080003db
 8000068:	080003db 	.word	0x080003db
 800006c:	08003dd1 	.word	0x08003dd1
 8000070:	08003e21 	.word	0x08003e21
 8000074:	08003e75 	.word	0x08003e75
 8000078:	08003ec9 	.word	0x08003ec9
 800007c:	08003f1d 	.word	0x08003f1d
 8000080:	08003f6d 	.word	0x08003f6d
 8000084:	08003fc1 	.word	0x08003fc1
 8000088:	08003a01 	.word	0x08003a01
 800008c:	080003db 	.word	0x080003db
 8000090:	080003db 	.word	0x080003db
 8000094:	080003db 	.word	0x080003db
 8000098:	080003db 	.word	0x080003db
 800009c:	080003db 	.word	0x080003db
 80000a0:	080003db 	.word	0x080003db
 80000a4:	080003db 	.word	0x080003db
 80000a8:	080003db 	.word	0x080003db
 80000ac:	080003db 	.word	0x080003db
 80000b0:	08002d9d 	.word	0x08002d9d
 80000b4:	080003db 	.word	0x080003db
 80000b8:	080003db 	.word	0x080003db
 80000bc:	080003db 	.word	0x080003db
 80000c0:	080003db 	.word	0x080003db
 80000c4:	08004a49 	.word	0x08004a49
 80000c8:	08004a8d 	.word	0x08004a8d
 80000cc:	080003db 	.word	0x080003db
 80000d0:	08006711 	.word	0x08006711
 80000d4:	08002cb5 	.word	0x08002cb5
 80000d8:	080003db 	.word	0x080003db
 80000dc:	080003db 	.word	0x080003db
 80000e0:	080003db 	.word	0x080003db
 80000e4:	080003db 	.word	0x080003db
 80000e8:	080003db 	.word	0x080003db
 80000ec:	080003db 	.word	0x080003db
 80000f0:	080003db 	.word	0x080003db
 80000f4:	080003db 	.word	0x080003db
 80000f8:	080003db 	.word	0x080003db
 80000fc:	08004015 	.word	0x08004015
 8000100:	08002b01 	.word	0x08002b01
 8000104:	080003db 	.word	0x080003db
 8000108:	080003db 	.word	0x080003db
 800010c:	080003db 	.word	0x080003db
 8000110:	080003db 	.word	0x080003db
 8000114:	08002d11 	.word	0x08002d11
 8000118:	080003db 	.word	0x080003db
 800011c:	080003db 	.word	0x080003db
 8000120:	08004069 	.word	0x08004069
 8000124:	080040b9 	.word	0x080040b9
 8000128:	0800410d 	.word	0x0800410d
 800012c:	08004161 	.word	0x08004161
 8000130:	080041b5 	.word	0x080041b5
 8000134:	080003db 	.word	0x080003db
 8000138:	080003db 	.word	0x080003db
 800013c:	080003db 	.word	0x080003db
 8000140:	080003db 	.word	0x080003db
 8000144:	080003db 	.word	0x080003db
 8000148:	080003db 	.word	0x080003db
 800014c:	080003db 	.word	0x080003db
 8000150:	08004205 	.word	0x08004205
 8000154:	08004259 	.word	0x08004259
 8000158:	080042ad 	.word	0x080042ad
 800015c:	080003db 	.word	0x080003db
 8000160:	080003db 	.word	0x080003db
 8000164:	080003db 	.word	0x080003db
 8000168:	080003db 	.word	0x080003db
 800016c:	080003db 	.word	0x080003db
 8000170:	080003db 	.word	0x080003db
 8000174:	080003db 	.word	0x080003db
 8000178:	080003db 	.word	0x080003db
 800017c:	080003db 	.word	0x080003db
 8000180:	080003db 	.word	0x080003db
 8000184:	080003db 	.word	0x080003db
 8000188:	080003db 	.word	0x080003db
 800018c:	080003db 	.word	0x080003db
 8000190:	080003db 	.word	0x080003db
 8000194:	080003db 	.word	0x080003db
 8000198:	080003db 	.word	0x080003db
 800019c:	080003db 	.word	0x080003db
 80001a0:	080003db 	.word	0x080003db
 80001a4:	080003db 	.word	0x080003db
 80001a8:	080003db 	.word	0x080003db
 80001ac:	080003db 	.word	0x080003db
 80001b0:	080003db 	.word	0x080003db
 80001b4:	080003db 	.word	0x080003db
 80001b8:	080003db 	.word	0x080003db
 80001bc:	080003db 	.word	0x080003db
 80001c0:	080003db 	.word	0x080003db
 80001c4:	080003db 	.word	0x080003db
 80001c8:	080003db 	.word	0x080003db
 80001cc:	080003db 	.word	0x080003db
 80001d0:	080003db 	.word	0x080003db
 80001d4:	0800584d 	.word	0x0800584d
 80001d8:	080003db 	.word	0x080003db
 80001dc:	080003db 	.word	0x080003db
 80001e0:	080003db 	.word	0x080003db
 80001e4:	080003db 	.word	0x080003db
 80001e8:	080003db 	.word	0x080003db
 80001ec:	080003db 	.word	0x080003db
 80001f0:	080003db 	.word	0x080003db
 80001f4:	080003db 	.word	0x080003db
 80001f8:	080003db 	.word	0x080003db
 80001fc:	080003db 	.word	0x080003db
 8000200:	080003db 	.word	0x080003db
 8000204:	080003db 	.word	0x080003db
 8000208:	080003db 	.word	0x080003db
 800020c:	080003db 	.word	0x080003db
 8000210:	080003db 	.word	0x080003db
 8000214:	080003db 	.word	0x080003db
 8000218:	080003db 	.word	0x080003db
 800021c:	080003db 	.word	0x080003db
 8000220:	080003db 	.word	0x080003db
 8000224:	080003db 	.word	0x080003db
 8000228:	080003db 	.word	0x080003db
 800022c:	080003db 	.word	0x080003db
 8000230:	080003db 	.word	0x080003db
 8000234:	080003db 	.word	0x080003db
 8000238:	080003db 	.word	0x080003db
 800023c:	080003db 	.word	0x080003db
 8000240:	080003db 	.word	0x080003db
 8000244:	080003db 	.word	0x080003db
 8000248:	080003db 	.word	0x080003db
 800024c:	080003db 	.word	0x080003db
 8000250:	080003db 	.word	0x080003db
 8000254:	080003db 	.word	0x080003db
 8000258:	080003db 	.word	0x080003db
 800025c:	080003db 	.word	0x080003db
 8000260:	080003db 	.word	0x080003db
 8000264:	080003db 	.word	0x080003db
 8000268:	080003db 	.word	0x080003db
 800026c:	080003db 	.word	0x080003db
 8000270:	080003db 	.word	0x080003db
 8000274:	080003db 	.word	0x080003db
 8000278:	080003db 	.word	0x080003db
 800027c:	080003db 	.word	0x080003db
 8000280:	080003db 	.word	0x080003db
 8000284:	080003db 	.word	0x080003db
 8000288:	080003db 	.word	0x080003db
 800028c:	080003db 	.word	0x080003db
 8000290:	080003db 	.word	0x080003db
 8000294:	080003db 	.word	0x080003db
 8000298:	080003db 	.word	0x080003db
 800029c:	080003db 	.word	0x080003db
 80002a0:	080003db 	.word	0x080003db
 80002a4:	080003db 	.word	0x080003db
 80002a8:	080003db 	.word	0x080003db
 80002ac:	080003db 	.word	0x080003db
 80002b0:	080003db 	.word	0x080003db
 80002b4:	080003db 	.word	0x080003db
 80002b8:	080003db 	.word	0x080003db
 80002bc:	080003db 	.word	0x080003db
 80002c0:	080003db 	.word	0x080003db
 80002c4:	080003db 	.word	0x080003db
 80002c8:	080003db 	.word	0x080003db
 80002cc:	080003db 	.word	0x080003db
 80002d0:	080003db 	.word	0x080003db
 80002d4:	080003db 	.word	0x080003db
 80002d8:	080003db 	.word	0x080003db
 80002dc:	080003db 	.word	0x080003db

Disassembly of section .text:

08000300 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 8000300:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 8000302:	4826      	ldr	r0, [pc, #152]	; (800039c <_crt0_entry+0x9c>)
                msr     MSP, r0
 8000304:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 8000308:	4825      	ldr	r0, [pc, #148]	; (80003a0 <_crt0_entry+0xa0>)
                msr     PSP, r0
 800030a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 800030e:	4825      	ldr	r0, [pc, #148]	; (80003a4 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 8000310:	4925      	ldr	r1, [pc, #148]	; (80003a8 <_crt0_entry+0xa8>)
                str     r0, [r1]
 8000312:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 8000314:	2002      	movs	r0, #2
                msr     CONTROL, r0
 8000316:	f380 8814 	msr	CONTROL, r0
                isb
 800031a:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 800031e:	f000 ff4b 	bl	80011b8 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000322:	f007 f80d 	bl	8007340 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000326:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800032a:	4920      	ldr	r1, [pc, #128]	; (80003ac <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800032c:	4a1b      	ldr	r2, [pc, #108]	; (800039c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800032e:	4291      	cmp	r1, r2
                itt     lo
 8000330:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000332:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000336:	e7fa      	bcc.n	800032e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000338:	491d      	ldr	r1, [pc, #116]	; (80003b0 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800033a:	4a19      	ldr	r2, [pc, #100]	; (80003a0 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800033c:	4291      	cmp	r1, r2
                itt     lo
 800033e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000340:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000344:	e7fa      	bcc.n	800033c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000346:	491b      	ldr	r1, [pc, #108]	; (80003b4 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000348:	4a1b      	ldr	r2, [pc, #108]	; (80003b8 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800034a:	4b1c      	ldr	r3, [pc, #112]	; (80003bc <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800034c:	429a      	cmp	r2, r3
                ittt    lo
 800034e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000350:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000354:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000358:	e7f8      	bcc.n	800034c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800035a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800035c:	4918      	ldr	r1, [pc, #96]	; (80003c0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800035e:	4a19      	ldr	r2, [pc, #100]	; (80003c4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000360:	4291      	cmp	r1, r2
                itt     lo
 8000362:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000364:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000368:	e7fa      	bcc.n	8000360 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800036a:	f000 ff37 	bl	80011dc <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800036e:	f000 ff2b 	bl	80011c8 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000372:	4c15      	ldr	r4, [pc, #84]	; (80003c8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000374:	4d15      	ldr	r5, [pc, #84]	; (80003cc <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000376:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000378:	da03      	bge.n	8000382 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800037a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800037e:	4788      	blx	r1
                b       .Linitloop
 8000380:	e7f9      	b.n	8000376 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000382:	f009 f8a9 	bl	80094d8 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000386:	4c12      	ldr	r4, [pc, #72]	; (80003d0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000388:	4d12      	ldr	r5, [pc, #72]	; (80003d4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800038a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800038c:	da03      	bge.n	8000396 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800038e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000392:	4788      	blx	r1
                b       .Lfiniloop
 8000394:	e7f9      	b.n	800038a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000396:	f000 bf1d 	b.w	80011d4 <__default_exit>
 800039a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800039c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 80003a0:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 80003a4:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 80003a8:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 80003ac:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 80003b0:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 80003b4:	08012ad4 	.word	0x08012ad4
                ldr     r2, =__data_base__
 80003b8:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 80003bc:	240006b4 	.word	0x240006b4
                ldr     r1, =__bss_base__
 80003c0:	240006c0 	.word	0x240006c0
                ldr     r2, =__bss_end__
 80003c4:	24002714 	.word	0x24002714
                ldr     r4, =__init_array_base__
 80003c8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003cc:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003d0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003d4:	080002e0 	.word	0x080002e0

080003d8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003d8:	e792      	b.n	8000300 <_crt0_entry>

080003da <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003da:	f000 f800 	bl	80003de <_unhandled_exception>

080003de <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003de:	e7fe      	b.n	80003de <_unhandled_exception>

080003e0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003e4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003e8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003f0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003f0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003f2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003f6:	4628      	mov	r0, r5
                blx     r4
 80003f8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003fa:	2000      	movs	r0, #0
                bl      chThdExit
 80003fc:	f008 f9c8 	bl	8008790 <chThdExit>

08000400 <.zombies>:
.zombies:       b       .zombies
 8000400:	e7fe      	b.n	8000400 <.zombies>

08000402 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 8000402:	f007 ff23 	bl	800824c <chSchDoPreemption>

08000406 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000406:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000408:	e7fe      	b.n	8000408 <__port_exit_from_isr+0x2>
	...

0800040c <__aeabi_uldivmod>:
 800040c:	b953      	cbnz	r3, 8000424 <__aeabi_uldivmod+0x18>
 800040e:	b94a      	cbnz	r2, 8000424 <__aeabi_uldivmod+0x18>
 8000410:	2900      	cmp	r1, #0
 8000412:	bf08      	it	eq
 8000414:	2800      	cmpeq	r0, #0
 8000416:	bf1c      	itt	ne
 8000418:	f04f 31ff 	movne.w	r1, #4294967295
 800041c:	f04f 30ff 	movne.w	r0, #4294967295
 8000420:	f000 b80c 	b.w	800043c <__aeabi_idiv0>
 8000424:	f1ad 0c08 	sub.w	ip, sp, #8
 8000428:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800042c:	f00b f9cc 	bl	800b7c8 <__udivmoddi4>
 8000430:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000434:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000438:	b004      	add	sp, #16
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop

08000440 <memcpy>:
 8000440:	4684      	mov	ip, r0
 8000442:	ea41 0300 	orr.w	r3, r1, r0
 8000446:	f013 0303 	ands.w	r3, r3, #3
 800044a:	d16d      	bne.n	8000528 <memcpy+0xe8>
 800044c:	3a40      	subs	r2, #64	; 0x40
 800044e:	d341      	bcc.n	80004d4 <memcpy+0x94>
 8000450:	f851 3b04 	ldr.w	r3, [r1], #4
 8000454:	f840 3b04 	str.w	r3, [r0], #4
 8000458:	f851 3b04 	ldr.w	r3, [r1], #4
 800045c:	f840 3b04 	str.w	r3, [r0], #4
 8000460:	f851 3b04 	ldr.w	r3, [r1], #4
 8000464:	f840 3b04 	str.w	r3, [r0], #4
 8000468:	f851 3b04 	ldr.w	r3, [r1], #4
 800046c:	f840 3b04 	str.w	r3, [r0], #4
 8000470:	f851 3b04 	ldr.w	r3, [r1], #4
 8000474:	f840 3b04 	str.w	r3, [r0], #4
 8000478:	f851 3b04 	ldr.w	r3, [r1], #4
 800047c:	f840 3b04 	str.w	r3, [r0], #4
 8000480:	f851 3b04 	ldr.w	r3, [r1], #4
 8000484:	f840 3b04 	str.w	r3, [r0], #4
 8000488:	f851 3b04 	ldr.w	r3, [r1], #4
 800048c:	f840 3b04 	str.w	r3, [r0], #4
 8000490:	f851 3b04 	ldr.w	r3, [r1], #4
 8000494:	f840 3b04 	str.w	r3, [r0], #4
 8000498:	f851 3b04 	ldr.w	r3, [r1], #4
 800049c:	f840 3b04 	str.w	r3, [r0], #4
 80004a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a4:	f840 3b04 	str.w	r3, [r0], #4
 80004a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80004ac:	f840 3b04 	str.w	r3, [r0], #4
 80004b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b4:	f840 3b04 	str.w	r3, [r0], #4
 80004b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80004bc:	f840 3b04 	str.w	r3, [r0], #4
 80004c0:	f851 3b04 	ldr.w	r3, [r1], #4
 80004c4:	f840 3b04 	str.w	r3, [r0], #4
 80004c8:	f851 3b04 	ldr.w	r3, [r1], #4
 80004cc:	f840 3b04 	str.w	r3, [r0], #4
 80004d0:	3a40      	subs	r2, #64	; 0x40
 80004d2:	d2bd      	bcs.n	8000450 <memcpy+0x10>
 80004d4:	3230      	adds	r2, #48	; 0x30
 80004d6:	d311      	bcc.n	80004fc <memcpy+0xbc>
 80004d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80004dc:	f840 3b04 	str.w	r3, [r0], #4
 80004e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80004e4:	f840 3b04 	str.w	r3, [r0], #4
 80004e8:	f851 3b04 	ldr.w	r3, [r1], #4
 80004ec:	f840 3b04 	str.w	r3, [r0], #4
 80004f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80004f4:	f840 3b04 	str.w	r3, [r0], #4
 80004f8:	3a10      	subs	r2, #16
 80004fa:	d2ed      	bcs.n	80004d8 <memcpy+0x98>
 80004fc:	320c      	adds	r2, #12
 80004fe:	d305      	bcc.n	800050c <memcpy+0xcc>
 8000500:	f851 3b04 	ldr.w	r3, [r1], #4
 8000504:	f840 3b04 	str.w	r3, [r0], #4
 8000508:	3a04      	subs	r2, #4
 800050a:	d2f9      	bcs.n	8000500 <memcpy+0xc0>
 800050c:	3204      	adds	r2, #4
 800050e:	d008      	beq.n	8000522 <memcpy+0xe2>
 8000510:	07d2      	lsls	r2, r2, #31
 8000512:	bf1c      	itt	ne
 8000514:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000518:	f800 3b01 	strbne.w	r3, [r0], #1
 800051c:	d301      	bcc.n	8000522 <memcpy+0xe2>
 800051e:	880b      	ldrh	r3, [r1, #0]
 8000520:	8003      	strh	r3, [r0, #0]
 8000522:	4660      	mov	r0, ip
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	2a08      	cmp	r2, #8
 800052a:	d313      	bcc.n	8000554 <memcpy+0x114>
 800052c:	078b      	lsls	r3, r1, #30
 800052e:	d08d      	beq.n	800044c <memcpy+0xc>
 8000530:	f010 0303 	ands.w	r3, r0, #3
 8000534:	d08a      	beq.n	800044c <memcpy+0xc>
 8000536:	f1c3 0304 	rsb	r3, r3, #4
 800053a:	1ad2      	subs	r2, r2, r3
 800053c:	07db      	lsls	r3, r3, #31
 800053e:	bf1c      	itt	ne
 8000540:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000544:	f800 3b01 	strbne.w	r3, [r0], #1
 8000548:	d380      	bcc.n	800044c <memcpy+0xc>
 800054a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800054e:	f820 3b02 	strh.w	r3, [r0], #2
 8000552:	e77b      	b.n	800044c <memcpy+0xc>
 8000554:	3a04      	subs	r2, #4
 8000556:	d3d9      	bcc.n	800050c <memcpy+0xcc>
 8000558:	3a01      	subs	r2, #1
 800055a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800055e:	f800 3b01 	strb.w	r3, [r0], #1
 8000562:	d2f9      	bcs.n	8000558 <memcpy+0x118>
 8000564:	780b      	ldrb	r3, [r1, #0]
 8000566:	7003      	strb	r3, [r0, #0]
 8000568:	784b      	ldrb	r3, [r1, #1]
 800056a:	7043      	strb	r3, [r0, #1]
 800056c:	788b      	ldrb	r3, [r1, #2]
 800056e:	7083      	strb	r3, [r0, #2]
 8000570:	4660      	mov	r0, ip
 8000572:	4770      	bx	lr
	...

08000580 <memchr>:
 8000580:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000584:	2a10      	cmp	r2, #16
 8000586:	db2b      	blt.n	80005e0 <memchr+0x60>
 8000588:	f010 0f07 	tst.w	r0, #7
 800058c:	d008      	beq.n	80005a0 <memchr+0x20>
 800058e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000592:	3a01      	subs	r2, #1
 8000594:	428b      	cmp	r3, r1
 8000596:	d02d      	beq.n	80005f4 <memchr+0x74>
 8000598:	f010 0f07 	tst.w	r0, #7
 800059c:	b342      	cbz	r2, 80005f0 <memchr+0x70>
 800059e:	d1f6      	bne.n	800058e <memchr+0xe>
 80005a0:	b4f0      	push	{r4, r5, r6, r7}
 80005a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80005a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80005aa:	f022 0407 	bic.w	r4, r2, #7
 80005ae:	f07f 0700 	mvns.w	r7, #0
 80005b2:	2300      	movs	r3, #0
 80005b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80005b8:	3c08      	subs	r4, #8
 80005ba:	ea85 0501 	eor.w	r5, r5, r1
 80005be:	ea86 0601 	eor.w	r6, r6, r1
 80005c2:	fa85 f547 	uadd8	r5, r5, r7
 80005c6:	faa3 f587 	sel	r5, r3, r7
 80005ca:	fa86 f647 	uadd8	r6, r6, r7
 80005ce:	faa5 f687 	sel	r6, r5, r7
 80005d2:	b98e      	cbnz	r6, 80005f8 <memchr+0x78>
 80005d4:	d1ee      	bne.n	80005b4 <memchr+0x34>
 80005d6:	bcf0      	pop	{r4, r5, r6, r7}
 80005d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80005dc:	f002 0207 	and.w	r2, r2, #7
 80005e0:	b132      	cbz	r2, 80005f0 <memchr+0x70>
 80005e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80005e6:	3a01      	subs	r2, #1
 80005e8:	ea83 0301 	eor.w	r3, r3, r1
 80005ec:	b113      	cbz	r3, 80005f4 <memchr+0x74>
 80005ee:	d1f8      	bne.n	80005e2 <memchr+0x62>
 80005f0:	2000      	movs	r0, #0
 80005f2:	4770      	bx	lr
 80005f4:	3801      	subs	r0, #1
 80005f6:	4770      	bx	lr
 80005f8:	2d00      	cmp	r5, #0
 80005fa:	bf06      	itte	eq
 80005fc:	4635      	moveq	r5, r6
 80005fe:	3803      	subeq	r0, #3
 8000600:	3807      	subne	r0, #7
 8000602:	f015 0f01 	tst.w	r5, #1
 8000606:	d107      	bne.n	8000618 <memchr+0x98>
 8000608:	3001      	adds	r0, #1
 800060a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800060e:	bf02      	ittt	eq
 8000610:	3001      	addeq	r0, #1
 8000612:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000616:	3001      	addeq	r0, #1
 8000618:	bcf0      	pop	{r4, r5, r6, r7}
 800061a:	3801      	subs	r0, #1
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
	...

08000640 <strlen>:
 8000640:	f890 f000 	pld	[r0]
 8000644:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8000648:	f020 0107 	bic.w	r1, r0, #7
 800064c:	f06f 0c00 	mvn.w	ip, #0
 8000650:	f010 0407 	ands.w	r4, r0, #7
 8000654:	f891 f020 	pld	[r1, #32]
 8000658:	f040 8049 	bne.w	80006ee <strlen+0xae>
 800065c:	f04f 0400 	mov.w	r4, #0
 8000660:	f06f 0007 	mvn.w	r0, #7
 8000664:	e9d1 2300 	ldrd	r2, r3, [r1]
 8000668:	f891 f040 	pld	[r1, #64]	; 0x40
 800066c:	f100 0008 	add.w	r0, r0, #8
 8000670:	fa82 f24c 	uadd8	r2, r2, ip
 8000674:	faa4 f28c 	sel	r2, r4, ip
 8000678:	fa83 f34c 	uadd8	r3, r3, ip
 800067c:	faa2 f38c 	sel	r3, r2, ip
 8000680:	bb4b      	cbnz	r3, 80006d6 <strlen+0x96>
 8000682:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8000686:	fa82 f24c 	uadd8	r2, r2, ip
 800068a:	f100 0008 	add.w	r0, r0, #8
 800068e:	faa4 f28c 	sel	r2, r4, ip
 8000692:	fa83 f34c 	uadd8	r3, r3, ip
 8000696:	faa2 f38c 	sel	r3, r2, ip
 800069a:	b9e3      	cbnz	r3, 80006d6 <strlen+0x96>
 800069c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 80006a0:	fa82 f24c 	uadd8	r2, r2, ip
 80006a4:	f100 0008 	add.w	r0, r0, #8
 80006a8:	faa4 f28c 	sel	r2, r4, ip
 80006ac:	fa83 f34c 	uadd8	r3, r3, ip
 80006b0:	faa2 f38c 	sel	r3, r2, ip
 80006b4:	b97b      	cbnz	r3, 80006d6 <strlen+0x96>
 80006b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 80006ba:	f101 0120 	add.w	r1, r1, #32
 80006be:	fa82 f24c 	uadd8	r2, r2, ip
 80006c2:	f100 0008 	add.w	r0, r0, #8
 80006c6:	faa4 f28c 	sel	r2, r4, ip
 80006ca:	fa83 f34c 	uadd8	r3, r3, ip
 80006ce:	faa2 f38c 	sel	r3, r2, ip
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d0c6      	beq.n	8000664 <strlen+0x24>
 80006d6:	2a00      	cmp	r2, #0
 80006d8:	bf04      	itt	eq
 80006da:	3004      	addeq	r0, #4
 80006dc:	461a      	moveq	r2, r3
 80006de:	ba12      	rev	r2, r2
 80006e0:	fab2 f282 	clz	r2, r2
 80006e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 80006e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 80006ec:	4770      	bx	lr
 80006ee:	e9d1 2300 	ldrd	r2, r3, [r1]
 80006f2:	f004 0503 	and.w	r5, r4, #3
 80006f6:	f1c4 0000 	rsb	r0, r4, #0
 80006fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 80006fe:	f014 0f04 	tst.w	r4, #4
 8000702:	f891 f040 	pld	[r1, #64]	; 0x40
 8000706:	fa0c f505 	lsl.w	r5, ip, r5
 800070a:	ea62 0205 	orn	r2, r2, r5
 800070e:	bf1c      	itt	ne
 8000710:	ea63 0305 	ornne	r3, r3, r5
 8000714:	4662      	movne	r2, ip
 8000716:	f04f 0400 	mov.w	r4, #0
 800071a:	e7a9      	b.n	8000670 <strlen+0x30>

0800071c <__aeabi_drsub>:
 800071c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000720:	e002      	b.n	8000728 <__adddf3>
 8000722:	bf00      	nop

08000724 <__aeabi_dsub>:
 8000724:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000728 <__adddf3>:
 8000728:	b530      	push	{r4, r5, lr}
 800072a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800072e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000732:	ea94 0f05 	teq	r4, r5
 8000736:	bf08      	it	eq
 8000738:	ea90 0f02 	teqeq	r0, r2
 800073c:	bf1f      	itttt	ne
 800073e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000742:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000746:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800074a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800074e:	f000 80e2 	beq.w	8000916 <__adddf3+0x1ee>
 8000752:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000756:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800075a:	bfb8      	it	lt
 800075c:	426d      	neglt	r5, r5
 800075e:	dd0c      	ble.n	800077a <__adddf3+0x52>
 8000760:	442c      	add	r4, r5
 8000762:	ea80 0202 	eor.w	r2, r0, r2
 8000766:	ea81 0303 	eor.w	r3, r1, r3
 800076a:	ea82 0000 	eor.w	r0, r2, r0
 800076e:	ea83 0101 	eor.w	r1, r3, r1
 8000772:	ea80 0202 	eor.w	r2, r0, r2
 8000776:	ea81 0303 	eor.w	r3, r1, r3
 800077a:	2d36      	cmp	r5, #54	; 0x36
 800077c:	bf88      	it	hi
 800077e:	bd30      	pophi	{r4, r5, pc}
 8000780:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000784:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000788:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800078c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000790:	d002      	beq.n	8000798 <__adddf3+0x70>
 8000792:	4240      	negs	r0, r0
 8000794:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000798:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800079c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80007a4:	d002      	beq.n	80007ac <__adddf3+0x84>
 80007a6:	4252      	negs	r2, r2
 80007a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007ac:	ea94 0f05 	teq	r4, r5
 80007b0:	f000 80a7 	beq.w	8000902 <__adddf3+0x1da>
 80007b4:	f1a4 0401 	sub.w	r4, r4, #1
 80007b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80007bc:	db0d      	blt.n	80007da <__adddf3+0xb2>
 80007be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80007c2:	fa22 f205 	lsr.w	r2, r2, r5
 80007c6:	1880      	adds	r0, r0, r2
 80007c8:	f141 0100 	adc.w	r1, r1, #0
 80007cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80007d0:	1880      	adds	r0, r0, r2
 80007d2:	fa43 f305 	asr.w	r3, r3, r5
 80007d6:	4159      	adcs	r1, r3
 80007d8:	e00e      	b.n	80007f8 <__adddf3+0xd0>
 80007da:	f1a5 0520 	sub.w	r5, r5, #32
 80007de:	f10e 0e20 	add.w	lr, lr, #32
 80007e2:	2a01      	cmp	r2, #1
 80007e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80007e8:	bf28      	it	cs
 80007ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80007ee:	fa43 f305 	asr.w	r3, r3, r5
 80007f2:	18c0      	adds	r0, r0, r3
 80007f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80007f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007fc:	d507      	bpl.n	800080e <__adddf3+0xe6>
 80007fe:	f04f 0e00 	mov.w	lr, #0
 8000802:	f1dc 0c00 	rsbs	ip, ip, #0
 8000806:	eb7e 0000 	sbcs.w	r0, lr, r0
 800080a:	eb6e 0101 	sbc.w	r1, lr, r1
 800080e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000812:	d31b      	bcc.n	800084c <__adddf3+0x124>
 8000814:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000818:	d30c      	bcc.n	8000834 <__adddf3+0x10c>
 800081a:	0849      	lsrs	r1, r1, #1
 800081c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000820:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000824:	f104 0401 	add.w	r4, r4, #1
 8000828:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800082c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000830:	f080 809a 	bcs.w	8000968 <__adddf3+0x240>
 8000834:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000838:	bf08      	it	eq
 800083a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800083e:	f150 0000 	adcs.w	r0, r0, #0
 8000842:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000846:	ea41 0105 	orr.w	r1, r1, r5
 800084a:	bd30      	pop	{r4, r5, pc}
 800084c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000850:	4140      	adcs	r0, r0
 8000852:	eb41 0101 	adc.w	r1, r1, r1
 8000856:	3c01      	subs	r4, #1
 8000858:	bf28      	it	cs
 800085a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800085e:	d2e9      	bcs.n	8000834 <__adddf3+0x10c>
 8000860:	f091 0f00 	teq	r1, #0
 8000864:	bf04      	itt	eq
 8000866:	4601      	moveq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	fab1 f381 	clz	r3, r1
 800086e:	bf08      	it	eq
 8000870:	3320      	addeq	r3, #32
 8000872:	f1a3 030b 	sub.w	r3, r3, #11
 8000876:	f1b3 0220 	subs.w	r2, r3, #32
 800087a:	da0c      	bge.n	8000896 <__adddf3+0x16e>
 800087c:	320c      	adds	r2, #12
 800087e:	dd08      	ble.n	8000892 <__adddf3+0x16a>
 8000880:	f102 0c14 	add.w	ip, r2, #20
 8000884:	f1c2 020c 	rsb	r2, r2, #12
 8000888:	fa01 f00c 	lsl.w	r0, r1, ip
 800088c:	fa21 f102 	lsr.w	r1, r1, r2
 8000890:	e00c      	b.n	80008ac <__adddf3+0x184>
 8000892:	f102 0214 	add.w	r2, r2, #20
 8000896:	bfd8      	it	le
 8000898:	f1c2 0c20 	rsble	ip, r2, #32
 800089c:	fa01 f102 	lsl.w	r1, r1, r2
 80008a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80008a4:	bfdc      	itt	le
 80008a6:	ea41 010c 	orrle.w	r1, r1, ip
 80008aa:	4090      	lslle	r0, r2
 80008ac:	1ae4      	subs	r4, r4, r3
 80008ae:	bfa2      	ittt	ge
 80008b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80008b4:	4329      	orrge	r1, r5
 80008b6:	bd30      	popge	{r4, r5, pc}
 80008b8:	ea6f 0404 	mvn.w	r4, r4
 80008bc:	3c1f      	subs	r4, #31
 80008be:	da1c      	bge.n	80008fa <__adddf3+0x1d2>
 80008c0:	340c      	adds	r4, #12
 80008c2:	dc0e      	bgt.n	80008e2 <__adddf3+0x1ba>
 80008c4:	f104 0414 	add.w	r4, r4, #20
 80008c8:	f1c4 0220 	rsb	r2, r4, #32
 80008cc:	fa20 f004 	lsr.w	r0, r0, r4
 80008d0:	fa01 f302 	lsl.w	r3, r1, r2
 80008d4:	ea40 0003 	orr.w	r0, r0, r3
 80008d8:	fa21 f304 	lsr.w	r3, r1, r4
 80008dc:	ea45 0103 	orr.w	r1, r5, r3
 80008e0:	bd30      	pop	{r4, r5, pc}
 80008e2:	f1c4 040c 	rsb	r4, r4, #12
 80008e6:	f1c4 0220 	rsb	r2, r4, #32
 80008ea:	fa20 f002 	lsr.w	r0, r0, r2
 80008ee:	fa01 f304 	lsl.w	r3, r1, r4
 80008f2:	ea40 0003 	orr.w	r0, r0, r3
 80008f6:	4629      	mov	r1, r5
 80008f8:	bd30      	pop	{r4, r5, pc}
 80008fa:	fa21 f004 	lsr.w	r0, r1, r4
 80008fe:	4629      	mov	r1, r5
 8000900:	bd30      	pop	{r4, r5, pc}
 8000902:	f094 0f00 	teq	r4, #0
 8000906:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800090a:	bf06      	itte	eq
 800090c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000910:	3401      	addeq	r4, #1
 8000912:	3d01      	subne	r5, #1
 8000914:	e74e      	b.n	80007b4 <__adddf3+0x8c>
 8000916:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800091a:	bf18      	it	ne
 800091c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000920:	d029      	beq.n	8000976 <__adddf3+0x24e>
 8000922:	ea94 0f05 	teq	r4, r5
 8000926:	bf08      	it	eq
 8000928:	ea90 0f02 	teqeq	r0, r2
 800092c:	d005      	beq.n	800093a <__adddf3+0x212>
 800092e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000932:	bf04      	itt	eq
 8000934:	4619      	moveq	r1, r3
 8000936:	4610      	moveq	r0, r2
 8000938:	bd30      	pop	{r4, r5, pc}
 800093a:	ea91 0f03 	teq	r1, r3
 800093e:	bf1e      	ittt	ne
 8000940:	2100      	movne	r1, #0
 8000942:	2000      	movne	r0, #0
 8000944:	bd30      	popne	{r4, r5, pc}
 8000946:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800094a:	d105      	bne.n	8000958 <__adddf3+0x230>
 800094c:	0040      	lsls	r0, r0, #1
 800094e:	4149      	adcs	r1, r1
 8000950:	bf28      	it	cs
 8000952:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000956:	bd30      	pop	{r4, r5, pc}
 8000958:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800095c:	bf3c      	itt	cc
 800095e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000962:	bd30      	popcc	{r4, r5, pc}
 8000964:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000968:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800096c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000970:	f04f 0000 	mov.w	r0, #0
 8000974:	bd30      	pop	{r4, r5, pc}
 8000976:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800097a:	bf1a      	itte	ne
 800097c:	4619      	movne	r1, r3
 800097e:	4610      	movne	r0, r2
 8000980:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000984:	bf1c      	itt	ne
 8000986:	460b      	movne	r3, r1
 8000988:	4602      	movne	r2, r0
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	bf06      	itte	eq
 8000990:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000994:	ea91 0f03 	teqeq	r1, r3
 8000998:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800099c:	bd30      	pop	{r4, r5, pc}
 800099e:	bf00      	nop

080009a0 <__aeabi_ui2d>:
 80009a0:	f090 0f00 	teq	r0, #0
 80009a4:	bf04      	itt	eq
 80009a6:	2100      	moveq	r1, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	b530      	push	{r4, r5, lr}
 80009ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80009b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80009b4:	f04f 0500 	mov.w	r5, #0
 80009b8:	f04f 0100 	mov.w	r1, #0
 80009bc:	e750      	b.n	8000860 <__adddf3+0x138>
 80009be:	bf00      	nop

080009c0 <__aeabi_i2d>:
 80009c0:	f090 0f00 	teq	r0, #0
 80009c4:	bf04      	itt	eq
 80009c6:	2100      	moveq	r1, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	b530      	push	{r4, r5, lr}
 80009cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80009d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80009d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80009d8:	bf48      	it	mi
 80009da:	4240      	negmi	r0, r0
 80009dc:	f04f 0100 	mov.w	r1, #0
 80009e0:	e73e      	b.n	8000860 <__adddf3+0x138>
 80009e2:	bf00      	nop

080009e4 <__aeabi_f2d>:
 80009e4:	0042      	lsls	r2, r0, #1
 80009e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80009ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80009ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80009f2:	bf1f      	itttt	ne
 80009f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80009f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80009fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000a00:	4770      	bxne	lr
 8000a02:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000a06:	bf08      	it	eq
 8000a08:	4770      	bxeq	lr
 8000a0a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000a0e:	bf04      	itt	eq
 8000a10:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000a14:	4770      	bxeq	lr
 8000a16:	b530      	push	{r4, r5, lr}
 8000a18:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000a1c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000a20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000a24:	e71c      	b.n	8000860 <__adddf3+0x138>
 8000a26:	bf00      	nop

08000a28 <__aeabi_ul2d>:
 8000a28:	ea50 0201 	orrs.w	r2, r0, r1
 8000a2c:	bf08      	it	eq
 8000a2e:	4770      	bxeq	lr
 8000a30:	b530      	push	{r4, r5, lr}
 8000a32:	f04f 0500 	mov.w	r5, #0
 8000a36:	e00a      	b.n	8000a4e <__aeabi_l2d+0x16>

08000a38 <__aeabi_l2d>:
 8000a38:	ea50 0201 	orrs.w	r2, r0, r1
 8000a3c:	bf08      	it	eq
 8000a3e:	4770      	bxeq	lr
 8000a40:	b530      	push	{r4, r5, lr}
 8000a42:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000a46:	d502      	bpl.n	8000a4e <__aeabi_l2d+0x16>
 8000a48:	4240      	negs	r0, r0
 8000a4a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a4e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000a52:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000a56:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000a5a:	f43f aed8 	beq.w	800080e <__adddf3+0xe6>
 8000a5e:	f04f 0203 	mov.w	r2, #3
 8000a62:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a66:	bf18      	it	ne
 8000a68:	3203      	addne	r2, #3
 8000a6a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a6e:	bf18      	it	ne
 8000a70:	3203      	addne	r2, #3
 8000a72:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000a76:	f1c2 0320 	rsb	r3, r2, #32
 8000a7a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a86:	ea40 000e 	orr.w	r0, r0, lr
 8000a8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000a8e:	4414      	add	r4, r2
 8000a90:	e6bd      	b.n	800080e <__adddf3+0xe6>
 8000a92:	bf00      	nop

08000a94 <__aeabi_dmul>:
 8000a94:	b570      	push	{r4, r5, r6, lr}
 8000a96:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a9a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000a9e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000aa2:	bf1d      	ittte	ne
 8000aa4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000aa8:	ea94 0f0c 	teqne	r4, ip
 8000aac:	ea95 0f0c 	teqne	r5, ip
 8000ab0:	f000 f8de 	bleq	8000c70 <__aeabi_dmul+0x1dc>
 8000ab4:	442c      	add	r4, r5
 8000ab6:	ea81 0603 	eor.w	r6, r1, r3
 8000aba:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000abe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000ac2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000ac6:	bf18      	it	ne
 8000ac8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000acc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ad0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000ad4:	d038      	beq.n	8000b48 <__aeabi_dmul+0xb4>
 8000ad6:	fba0 ce02 	umull	ip, lr, r0, r2
 8000ada:	f04f 0500 	mov.w	r5, #0
 8000ade:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000ae2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000ae6:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000aea:	f04f 0600 	mov.w	r6, #0
 8000aee:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000af2:	f09c 0f00 	teq	ip, #0
 8000af6:	bf18      	it	ne
 8000af8:	f04e 0e01 	orrne.w	lr, lr, #1
 8000afc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000b00:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000b04:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000b08:	d204      	bcs.n	8000b14 <__aeabi_dmul+0x80>
 8000b0a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000b0e:	416d      	adcs	r5, r5
 8000b10:	eb46 0606 	adc.w	r6, r6, r6
 8000b14:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000b18:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000b1c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000b20:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000b24:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000b28:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000b2c:	bf88      	it	hi
 8000b2e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000b32:	d81e      	bhi.n	8000b72 <__aeabi_dmul+0xde>
 8000b34:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000b38:	bf08      	it	eq
 8000b3a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000b3e:	f150 0000 	adcs.w	r0, r0, #0
 8000b42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000b46:	bd70      	pop	{r4, r5, r6, pc}
 8000b48:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000b4c:	ea46 0101 	orr.w	r1, r6, r1
 8000b50:	ea40 0002 	orr.w	r0, r0, r2
 8000b54:	ea81 0103 	eor.w	r1, r1, r3
 8000b58:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000b5c:	bfc2      	ittt	gt
 8000b5e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b66:	bd70      	popgt	{r4, r5, r6, pc}
 8000b68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b6c:	f04f 0e00 	mov.w	lr, #0
 8000b70:	3c01      	subs	r4, #1
 8000b72:	f300 80ab 	bgt.w	8000ccc <__aeabi_dmul+0x238>
 8000b76:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000b7a:	bfde      	ittt	le
 8000b7c:	2000      	movle	r0, #0
 8000b7e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000b82:	bd70      	pople	{r4, r5, r6, pc}
 8000b84:	f1c4 0400 	rsb	r4, r4, #0
 8000b88:	3c20      	subs	r4, #32
 8000b8a:	da35      	bge.n	8000bf8 <__aeabi_dmul+0x164>
 8000b8c:	340c      	adds	r4, #12
 8000b8e:	dc1b      	bgt.n	8000bc8 <__aeabi_dmul+0x134>
 8000b90:	f104 0414 	add.w	r4, r4, #20
 8000b94:	f1c4 0520 	rsb	r5, r4, #32
 8000b98:	fa00 f305 	lsl.w	r3, r0, r5
 8000b9c:	fa20 f004 	lsr.w	r0, r0, r4
 8000ba0:	fa01 f205 	lsl.w	r2, r1, r5
 8000ba4:	ea40 0002 	orr.w	r0, r0, r2
 8000ba8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000bac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000bb0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000bb4:	fa21 f604 	lsr.w	r6, r1, r4
 8000bb8:	eb42 0106 	adc.w	r1, r2, r6
 8000bbc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000bc0:	bf08      	it	eq
 8000bc2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bc6:	bd70      	pop	{r4, r5, r6, pc}
 8000bc8:	f1c4 040c 	rsb	r4, r4, #12
 8000bcc:	f1c4 0520 	rsb	r5, r4, #32
 8000bd0:	fa00 f304 	lsl.w	r3, r0, r4
 8000bd4:	fa20 f005 	lsr.w	r0, r0, r5
 8000bd8:	fa01 f204 	lsl.w	r2, r1, r4
 8000bdc:	ea40 0002 	orr.w	r0, r0, r2
 8000be0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000be4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000be8:	f141 0100 	adc.w	r1, r1, #0
 8000bec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000bf0:	bf08      	it	eq
 8000bf2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bf6:	bd70      	pop	{r4, r5, r6, pc}
 8000bf8:	f1c4 0520 	rsb	r5, r4, #32
 8000bfc:	fa00 f205 	lsl.w	r2, r0, r5
 8000c00:	ea4e 0e02 	orr.w	lr, lr, r2
 8000c04:	fa20 f304 	lsr.w	r3, r0, r4
 8000c08:	fa01 f205 	lsl.w	r2, r1, r5
 8000c0c:	ea43 0302 	orr.w	r3, r3, r2
 8000c10:	fa21 f004 	lsr.w	r0, r1, r4
 8000c14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c18:	fa21 f204 	lsr.w	r2, r1, r4
 8000c1c:	ea20 0002 	bic.w	r0, r0, r2
 8000c20:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000c24:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000c28:	bf08      	it	eq
 8000c2a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000c2e:	bd70      	pop	{r4, r5, r6, pc}
 8000c30:	f094 0f00 	teq	r4, #0
 8000c34:	d10f      	bne.n	8000c56 <__aeabi_dmul+0x1c2>
 8000c36:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000c3a:	0040      	lsls	r0, r0, #1
 8000c3c:	eb41 0101 	adc.w	r1, r1, r1
 8000c40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000c44:	bf08      	it	eq
 8000c46:	3c01      	subeq	r4, #1
 8000c48:	d0f7      	beq.n	8000c3a <__aeabi_dmul+0x1a6>
 8000c4a:	ea41 0106 	orr.w	r1, r1, r6
 8000c4e:	f095 0f00 	teq	r5, #0
 8000c52:	bf18      	it	ne
 8000c54:	4770      	bxne	lr
 8000c56:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000c5a:	0052      	lsls	r2, r2, #1
 8000c5c:	eb43 0303 	adc.w	r3, r3, r3
 8000c60:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000c64:	bf08      	it	eq
 8000c66:	3d01      	subeq	r5, #1
 8000c68:	d0f7      	beq.n	8000c5a <__aeabi_dmul+0x1c6>
 8000c6a:	ea43 0306 	orr.w	r3, r3, r6
 8000c6e:	4770      	bx	lr
 8000c70:	ea94 0f0c 	teq	r4, ip
 8000c74:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c78:	bf18      	it	ne
 8000c7a:	ea95 0f0c 	teqne	r5, ip
 8000c7e:	d00c      	beq.n	8000c9a <__aeabi_dmul+0x206>
 8000c80:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c84:	bf18      	it	ne
 8000c86:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c8a:	d1d1      	bne.n	8000c30 <__aeabi_dmul+0x19c>
 8000c8c:	ea81 0103 	eor.w	r1, r1, r3
 8000c90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c94:	f04f 0000 	mov.w	r0, #0
 8000c98:	bd70      	pop	{r4, r5, r6, pc}
 8000c9a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c9e:	bf06      	itte	eq
 8000ca0:	4610      	moveq	r0, r2
 8000ca2:	4619      	moveq	r1, r3
 8000ca4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ca8:	d019      	beq.n	8000cde <__aeabi_dmul+0x24a>
 8000caa:	ea94 0f0c 	teq	r4, ip
 8000cae:	d102      	bne.n	8000cb6 <__aeabi_dmul+0x222>
 8000cb0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000cb4:	d113      	bne.n	8000cde <__aeabi_dmul+0x24a>
 8000cb6:	ea95 0f0c 	teq	r5, ip
 8000cba:	d105      	bne.n	8000cc8 <__aeabi_dmul+0x234>
 8000cbc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000cc0:	bf1c      	itt	ne
 8000cc2:	4610      	movne	r0, r2
 8000cc4:	4619      	movne	r1, r3
 8000cc6:	d10a      	bne.n	8000cde <__aeabi_dmul+0x24a>
 8000cc8:	ea81 0103 	eor.w	r1, r1, r3
 8000ccc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000cd0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000cd4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000cd8:	f04f 0000 	mov.w	r0, #0
 8000cdc:	bd70      	pop	{r4, r5, r6, pc}
 8000cde:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000ce2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000ce6:	bd70      	pop	{r4, r5, r6, pc}

08000ce8 <__aeabi_ddiv>:
 8000ce8:	b570      	push	{r4, r5, r6, lr}
 8000cea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000cf2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000cf6:	bf1d      	ittte	ne
 8000cf8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000cfc:	ea94 0f0c 	teqne	r4, ip
 8000d00:	ea95 0f0c 	teqne	r5, ip
 8000d04:	f000 f8a7 	bleq	8000e56 <__aeabi_ddiv+0x16e>
 8000d08:	eba4 0405 	sub.w	r4, r4, r5
 8000d0c:	ea81 0e03 	eor.w	lr, r1, r3
 8000d10:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000d14:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000d18:	f000 8088 	beq.w	8000e2c <__aeabi_ddiv+0x144>
 8000d1c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000d20:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000d24:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000d28:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000d2c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000d30:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000d34:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000d38:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000d3c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000d40:	429d      	cmp	r5, r3
 8000d42:	bf08      	it	eq
 8000d44:	4296      	cmpeq	r6, r2
 8000d46:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000d4a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000d4e:	d202      	bcs.n	8000d56 <__aeabi_ddiv+0x6e>
 8000d50:	085b      	lsrs	r3, r3, #1
 8000d52:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d56:	1ab6      	subs	r6, r6, r2
 8000d58:	eb65 0503 	sbc.w	r5, r5, r3
 8000d5c:	085b      	lsrs	r3, r3, #1
 8000d5e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d62:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000d66:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000d6a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d6e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d72:	bf22      	ittt	cs
 8000d74:	1ab6      	subcs	r6, r6, r2
 8000d76:	4675      	movcs	r5, lr
 8000d78:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d7c:	085b      	lsrs	r3, r3, #1
 8000d7e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d82:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d86:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d8a:	bf22      	ittt	cs
 8000d8c:	1ab6      	subcs	r6, r6, r2
 8000d8e:	4675      	movcs	r5, lr
 8000d90:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d94:	085b      	lsrs	r3, r3, #1
 8000d96:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d9a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d9e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000da2:	bf22      	ittt	cs
 8000da4:	1ab6      	subcs	r6, r6, r2
 8000da6:	4675      	movcs	r5, lr
 8000da8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000dac:	085b      	lsrs	r3, r3, #1
 8000dae:	ea4f 0232 	mov.w	r2, r2, rrx
 8000db2:	ebb6 0e02 	subs.w	lr, r6, r2
 8000db6:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000dba:	bf22      	ittt	cs
 8000dbc:	1ab6      	subcs	r6, r6, r2
 8000dbe:	4675      	movcs	r5, lr
 8000dc0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000dc4:	ea55 0e06 	orrs.w	lr, r5, r6
 8000dc8:	d018      	beq.n	8000dfc <__aeabi_ddiv+0x114>
 8000dca:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000dce:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000dd2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000dd6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000dda:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000dde:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000de2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000de6:	d1c0      	bne.n	8000d6a <__aeabi_ddiv+0x82>
 8000de8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dec:	d10b      	bne.n	8000e06 <__aeabi_ddiv+0x11e>
 8000dee:	ea41 0100 	orr.w	r1, r1, r0
 8000df2:	f04f 0000 	mov.w	r0, #0
 8000df6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000dfa:	e7b6      	b.n	8000d6a <__aeabi_ddiv+0x82>
 8000dfc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000e00:	bf04      	itt	eq
 8000e02:	4301      	orreq	r1, r0
 8000e04:	2000      	moveq	r0, #0
 8000e06:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000e0a:	bf88      	it	hi
 8000e0c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000e10:	f63f aeaf 	bhi.w	8000b72 <__aeabi_dmul+0xde>
 8000e14:	ebb5 0c03 	subs.w	ip, r5, r3
 8000e18:	bf04      	itt	eq
 8000e1a:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000e1e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000e22:	f150 0000 	adcs.w	r0, r0, #0
 8000e26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000e2a:	bd70      	pop	{r4, r5, r6, pc}
 8000e2c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000e30:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000e34:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000e38:	bfc2      	ittt	gt
 8000e3a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000e3e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000e42:	bd70      	popgt	{r4, r5, r6, pc}
 8000e44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000e48:	f04f 0e00 	mov.w	lr, #0
 8000e4c:	3c01      	subs	r4, #1
 8000e4e:	e690      	b.n	8000b72 <__aeabi_dmul+0xde>
 8000e50:	ea45 0e06 	orr.w	lr, r5, r6
 8000e54:	e68d      	b.n	8000b72 <__aeabi_dmul+0xde>
 8000e56:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000e5a:	ea94 0f0c 	teq	r4, ip
 8000e5e:	bf08      	it	eq
 8000e60:	ea95 0f0c 	teqeq	r5, ip
 8000e64:	f43f af3b 	beq.w	8000cde <__aeabi_dmul+0x24a>
 8000e68:	ea94 0f0c 	teq	r4, ip
 8000e6c:	d10a      	bne.n	8000e84 <__aeabi_ddiv+0x19c>
 8000e6e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000e72:	f47f af34 	bne.w	8000cde <__aeabi_dmul+0x24a>
 8000e76:	ea95 0f0c 	teq	r5, ip
 8000e7a:	f47f af25 	bne.w	8000cc8 <__aeabi_dmul+0x234>
 8000e7e:	4610      	mov	r0, r2
 8000e80:	4619      	mov	r1, r3
 8000e82:	e72c      	b.n	8000cde <__aeabi_dmul+0x24a>
 8000e84:	ea95 0f0c 	teq	r5, ip
 8000e88:	d106      	bne.n	8000e98 <__aeabi_ddiv+0x1b0>
 8000e8a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000e8e:	f43f aefd 	beq.w	8000c8c <__aeabi_dmul+0x1f8>
 8000e92:	4610      	mov	r0, r2
 8000e94:	4619      	mov	r1, r3
 8000e96:	e722      	b.n	8000cde <__aeabi_dmul+0x24a>
 8000e98:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e9c:	bf18      	it	ne
 8000e9e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ea2:	f47f aec5 	bne.w	8000c30 <__aeabi_dmul+0x19c>
 8000ea6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000eaa:	f47f af0d 	bne.w	8000cc8 <__aeabi_dmul+0x234>
 8000eae:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000eb2:	f47f aeeb 	bne.w	8000c8c <__aeabi_dmul+0x1f8>
 8000eb6:	e712      	b.n	8000cde <__aeabi_dmul+0x24a>

08000eb8 <__gedf2>:
 8000eb8:	f04f 3cff 	mov.w	ip, #4294967295
 8000ebc:	e006      	b.n	8000ecc <__cmpdf2+0x4>
 8000ebe:	bf00      	nop

08000ec0 <__ledf2>:
 8000ec0:	f04f 0c01 	mov.w	ip, #1
 8000ec4:	e002      	b.n	8000ecc <__cmpdf2+0x4>
 8000ec6:	bf00      	nop

08000ec8 <__cmpdf2>:
 8000ec8:	f04f 0c01 	mov.w	ip, #1
 8000ecc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ed0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ed4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ed8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000edc:	bf18      	it	ne
 8000ede:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ee2:	d01b      	beq.n	8000f1c <__cmpdf2+0x54>
 8000ee4:	b001      	add	sp, #4
 8000ee6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000eea:	bf0c      	ite	eq
 8000eec:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ef0:	ea91 0f03 	teqne	r1, r3
 8000ef4:	bf02      	ittt	eq
 8000ef6:	ea90 0f02 	teqeq	r0, r2
 8000efa:	2000      	moveq	r0, #0
 8000efc:	4770      	bxeq	lr
 8000efe:	f110 0f00 	cmn.w	r0, #0
 8000f02:	ea91 0f03 	teq	r1, r3
 8000f06:	bf58      	it	pl
 8000f08:	4299      	cmppl	r1, r3
 8000f0a:	bf08      	it	eq
 8000f0c:	4290      	cmpeq	r0, r2
 8000f0e:	bf2c      	ite	cs
 8000f10:	17d8      	asrcs	r0, r3, #31
 8000f12:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000f16:	f040 0001 	orr.w	r0, r0, #1
 8000f1a:	4770      	bx	lr
 8000f1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f24:	d102      	bne.n	8000f2c <__cmpdf2+0x64>
 8000f26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000f2a:	d107      	bne.n	8000f3c <__cmpdf2+0x74>
 8000f2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000f30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f34:	d1d6      	bne.n	8000ee4 <__cmpdf2+0x1c>
 8000f36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000f3a:	d0d3      	beq.n	8000ee4 <__cmpdf2+0x1c>
 8000f3c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <__aeabi_cdrcmple>:
 8000f44:	4684      	mov	ip, r0
 8000f46:	4610      	mov	r0, r2
 8000f48:	4662      	mov	r2, ip
 8000f4a:	468c      	mov	ip, r1
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4663      	mov	r3, ip
 8000f50:	e000      	b.n	8000f54 <__aeabi_cdcmpeq>
 8000f52:	bf00      	nop

08000f54 <__aeabi_cdcmpeq>:
 8000f54:	b501      	push	{r0, lr}
 8000f56:	f7ff ffb7 	bl	8000ec8 <__cmpdf2>
 8000f5a:	2800      	cmp	r0, #0
 8000f5c:	bf48      	it	mi
 8000f5e:	f110 0f00 	cmnmi.w	r0, #0
 8000f62:	bd01      	pop	{r0, pc}

08000f64 <__aeabi_dcmpeq>:
 8000f64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f68:	f7ff fff4 	bl	8000f54 <__aeabi_cdcmpeq>
 8000f6c:	bf0c      	ite	eq
 8000f6e:	2001      	moveq	r0, #1
 8000f70:	2000      	movne	r0, #0
 8000f72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f76:	bf00      	nop

08000f78 <__aeabi_dcmplt>:
 8000f78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f7c:	f7ff ffea 	bl	8000f54 <__aeabi_cdcmpeq>
 8000f80:	bf34      	ite	cc
 8000f82:	2001      	movcc	r0, #1
 8000f84:	2000      	movcs	r0, #0
 8000f86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f8a:	bf00      	nop

08000f8c <__aeabi_dcmple>:
 8000f8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f90:	f7ff ffe0 	bl	8000f54 <__aeabi_cdcmpeq>
 8000f94:	bf94      	ite	ls
 8000f96:	2001      	movls	r0, #1
 8000f98:	2000      	movhi	r0, #0
 8000f9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f9e:	bf00      	nop

08000fa0 <__aeabi_dcmpge>:
 8000fa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa4:	f7ff ffce 	bl	8000f44 <__aeabi_cdrcmple>
 8000fa8:	bf94      	ite	ls
 8000faa:	2001      	movls	r0, #1
 8000fac:	2000      	movhi	r0, #0
 8000fae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_dcmpgt>:
 8000fb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb8:	f7ff ffc4 	bl	8000f44 <__aeabi_cdrcmple>
 8000fbc:	bf34      	ite	cc
 8000fbe:	2001      	movcc	r0, #1
 8000fc0:	2000      	movcs	r0, #0
 8000fc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_dcmpun>:
 8000fc8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000fcc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000fd0:	d102      	bne.n	8000fd8 <__aeabi_dcmpun+0x10>
 8000fd2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000fd6:	d10a      	bne.n	8000fee <__aeabi_dcmpun+0x26>
 8000fd8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000fdc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000fe0:	d102      	bne.n	8000fe8 <__aeabi_dcmpun+0x20>
 8000fe2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000fe6:	d102      	bne.n	8000fee <__aeabi_dcmpun+0x26>
 8000fe8:	f04f 0000 	mov.w	r0, #0
 8000fec:	4770      	bx	lr
 8000fee:	f04f 0001 	mov.w	r0, #1
 8000ff2:	4770      	bx	lr

08000ff4 <__aeabi_d2iz>:
 8000ff4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ff8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ffc:	d215      	bcs.n	800102a <__aeabi_d2iz+0x36>
 8000ffe:	d511      	bpl.n	8001024 <__aeabi_d2iz+0x30>
 8001000:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8001004:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8001008:	d912      	bls.n	8001030 <__aeabi_d2iz+0x3c>
 800100a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800100e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001012:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8001016:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800101a:	fa23 f002 	lsr.w	r0, r3, r2
 800101e:	bf18      	it	ne
 8001020:	4240      	negne	r0, r0
 8001022:	4770      	bx	lr
 8001024:	f04f 0000 	mov.w	r0, #0
 8001028:	4770      	bx	lr
 800102a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800102e:	d105      	bne.n	800103c <__aeabi_d2iz+0x48>
 8001030:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8001034:	bf08      	it	eq
 8001036:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800103a:	4770      	bx	lr
 800103c:	f04f 0000 	mov.w	r0, #0
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001048:	f3bf 8f4f 	dsb	sy
}
 800104c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800104e:	f3bf 8f6f 	isb	sy
}
 8001052:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001054:	4b0c      	ldr	r3, [pc, #48]	; (8001088 <SCB_EnableICache+0x44>)
 8001056:	2200      	movs	r2, #0
 8001058:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800105c:	f3bf 8f4f 	dsb	sy
}
 8001060:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001062:	f3bf 8f6f 	isb	sy
}
 8001066:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <SCB_EnableICache+0x44>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	4a06      	ldr	r2, [pc, #24]	; (8001088 <SCB_EnableICache+0x44>)
 800106e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001072:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001074:	f3bf 8f4f 	dsb	sy
}
 8001078:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800107a:	f3bf 8f6f 	isb	sy
}
 800107e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <SCB_InvalidateICache>:
/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001090:	f3bf 8f4f 	dsb	sy
}
 8001094:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001096:	f3bf 8f6f 	isb	sy
}
 800109a:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <SCB_InvalidateICache+0x2c>)
 800109e:	2200      	movs	r2, #0
 80010a0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80010a4:	f3bf 8f4f 	dsb	sy
}
 80010a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80010aa:	f3bf 8f6f 	isb	sy
}
 80010ae:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bc80      	pop	{r7}
 80010b6:	4770      	bx	lr
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80010c2:	4b1f      	ldr	r3, [pc, #124]	; (8001140 <SCB_EnableDCache+0x84>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80010ca:	f3bf 8f4f 	dsb	sy
}
 80010ce:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80010d0:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <SCB_EnableDCache+0x84>)
 80010d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80010d6:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	0b5b      	lsrs	r3, r3, #13
 80010dc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80010e0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	08db      	lsrs	r3, r3, #3
 80010e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010ea:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	015a      	lsls	r2, r3, #5
 80010f0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80010f4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80010f6:	68ba      	ldr	r2, [r7, #8]
 80010f8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010fa:	4911      	ldr	r1, [pc, #68]	; (8001140 <SCB_EnableDCache+0x84>)
 80010fc:	4313      	orrs	r3, r2
 80010fe:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	1e5a      	subs	r2, r3, #1
 8001106:	60ba      	str	r2, [r7, #8]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1ef      	bne.n	80010ec <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	1e5a      	subs	r2, r3, #1
 8001110:	60fa      	str	r2, [r7, #12]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d1e5      	bne.n	80010e2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8001116:	f3bf 8f4f 	dsb	sy
}
 800111a:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800111c:	4b08      	ldr	r3, [pc, #32]	; (8001140 <SCB_EnableDCache+0x84>)
 800111e:	695b      	ldr	r3, [r3, #20]
 8001120:	4a07      	ldr	r2, [pc, #28]	; (8001140 <SCB_EnableDCache+0x84>)
 8001122:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001126:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001128:	f3bf 8f4f 	dsb	sy
}
 800112c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800112e:	f3bf 8f6f 	isb	sy
}
 8001132:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8001134:	bf00      	nop
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	bc80      	pop	{r7}
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <SCB_CleanDCache>:
/**
  \brief   Clean D-Cache
  \details Cleans D-Cache
  */
__STATIC_INLINE void SCB_CleanDCache (void)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800114a:	4b1a      	ldr	r3, [pc, #104]	; (80011b4 <SCB_CleanDCache+0x70>)
 800114c:	2200      	movs	r2, #0
 800114e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001152:	f3bf 8f4f 	dsb	sy
}
 8001156:	bf00      	nop
   __DSB();

    ccsidr = SCB->CCSIDR;
 8001158:	4b16      	ldr	r3, [pc, #88]	; (80011b4 <SCB_CleanDCache+0x70>)
 800115a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800115e:	607b      	str	r3, [r7, #4]

                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	0b5b      	lsrs	r3, r3, #13
 8001164:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001168:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	08db      	lsrs	r3, r3, #3
 800116e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001172:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	015a      	lsls	r2, r3, #5
 8001178:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800117c:	4013      	ands	r3, r2
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 800117e:	68ba      	ldr	r2, [r7, #8]
 8001180:	0792      	lsls	r2, r2, #30
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001182:	490c      	ldr	r1, [pc, #48]	; (80011b4 <SCB_CleanDCache+0x70>)
 8001184:	4313      	orrs	r3, r2
 8001186:	f8c1 326c 	str.w	r3, [r1, #620]	; 0x26c
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	1e5a      	subs	r2, r3, #1
 800118e:	60ba      	str	r2, [r7, #8]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d1ef      	bne.n	8001174 <SCB_CleanDCache+0x30>
    } while(sets-- != 0U);
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	1e5a      	subs	r2, r3, #1
 8001198:	60fa      	str	r2, [r7, #12]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d1e5      	bne.n	800116a <SCB_CleanDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800119e:	f3bf 8f4f 	dsb	sy
}
 80011a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011a4:	f3bf 8f6f 	isb	sy
}
 80011a8:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80011aa:	bf00      	nop
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr
 80011b4:	e000ed00 	.word	0xe000ed00

080011b8 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0

#if CORTEX_MODEL == 7
  SCB_EnableICache();
 80011bc:	f7ff ff42 	bl	8001044 <SCB_EnableICache>
  SCB_EnableDCache();
 80011c0:	f7ff ff7c 	bl	80010bc <SCB_EnableDCache>
#endif
}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr

080011d4 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
/*lint -restore*/

  while (true) {
 80011d8:	e7fe      	b.n	80011d8 <__default_exit+0x4>
	...

080011dc <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
#if CRT0_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
 80011e2:	4b19      	ldr	r3, [pc, #100]	; (8001248 <__init_ram_areas+0x6c>)
 80011e4:	60fb      	str	r3, [r7, #12]

  do {
    uint32_t *tp = rap->init_text_area;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	60bb      	str	r3, [r7, #8]
    uint32_t *p = rap->init_area;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	607b      	str	r3, [r7, #4]

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80011f2:	e009      	b.n	8001208 <__init_ram_areas+0x2c>
      *p = *tp;
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	601a      	str	r2, [r3, #0]
      p++;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3304      	adds	r3, #4
 8001200:	607b      	str	r3, [r7, #4]
      tp++;
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	3304      	adds	r3, #4
 8001206:	60bb      	str	r3, [r7, #8]
    while (p < rap->clear_area) {
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	429a      	cmp	r2, r3
 8001210:	d3f0      	bcc.n	80011f4 <__init_ram_areas+0x18>
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 8001212:	e005      	b.n	8001220 <__init_ram_areas+0x44>
      *p = 0;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
      p++;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	3304      	adds	r3, #4
 800121e:	607b      	str	r3, [r7, #4]
    while (p < rap->no_init_area) {
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	429a      	cmp	r2, r3
 8001228:	d3f4      	bcc.n	8001214 <__init_ram_areas+0x38>
    }
    rap++;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	3310      	adds	r3, #16
 800122e:	60fb      	str	r3, [r7, #12]
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4a06      	ldr	r2, [pc, #24]	; (800124c <__init_ram_areas+0x70>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d3d6      	bcc.n	80011e6 <__init_ram_areas+0xa>
#if CORTEX_MODEL == 7
  /* PM0253 - 4.8.7 Cache maintenance design hints and tips - required
     for self-modifying code.*/
  SCB_CleanDCache();
 8001238:	f7ff ff84 	bl	8001144 <SCB_CleanDCache>
  SCB_InvalidateICache();
 800123c:	f7ff ff26 	bl	800108c <SCB_InvalidateICache>
#endif
#endif
}
 8001240:	bf00      	nop
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	08011d18 	.word	0x08011d18
 800124c:	08011d98 	.word	0x08011d98

08001250 <osalInit>:
/**
 * @brief   OSAL module initialization.
 *
 * @api
 */
static inline void osalInit(void) {
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0

}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr

0800125c <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0

  /* Initializes the OS Abstraction Layer.*/
  osalInit();
 8001260:	f7ff fff6 	bl	8001250 <osalInit>

  /* Platform low level initializations.*/
  hal_lld_init();
 8001264:	f002 f834 	bl	80032d0 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8001268:	f003 f95a 	bl	8004520 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800126c:	f000 fb8c 	bl	8001988 <adcInit>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 8001270:	f000 fc6c 	bl	8001b4c <i2cInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 8001274:	f000 fd82 	bl	8001d7c <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 8001278:	f000 fe0d 	bl	8001e96 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 800127c:	f001 f8dc 	bl	8002438 <usbInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 8001280:	f001 fc24 	bl	8002acc <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 8001284:	f006 f864 	bl	8007350 <boardInit>
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 8001288:	f000 f837 	bl	80012fa <stInit>
#endif
}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}

08001290 <st_lld_get_counter>:
 *
 * @return              The counter value.
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

  return (systime_t)STM32_ST_TIM->CNT;
 8001294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800129a:	4618      	mov	r0, r3
 800129c:	46bd      	mov	sp, r7
 800129e:	bc80      	pop	{r7}
 80012a0:	4770      	bx	lr

080012a2 <st_lld_start_alarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {
 80012a2:	b480      	push	{r7}
 80012a4:	b083      	sub	sp, #12
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80012aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6353      	str	r3, [r2, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 80012b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012b6:	2200      	movs	r2, #0
 80012b8:	611a      	str	r2, [r3, #16]
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80012ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012be:	2202      	movs	r2, #2
 80012c0:	60da      	str	r2, [r3, #12]
#else
  STM32_ST_TIM->DIER  |= STM32_TIM_DIER_CC1IE;
#endif
}
 80012c2:	bf00      	nop
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr

080012cc <st_lld_stop_alarm>:
/**
 * @brief   Stops the alarm interrupt.
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 80012d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012d4:	2200      	movs	r2, #0
 80012d6:	60da      	str	r2, [r3, #12]
#else
 STM32_ST_TIM->DIER &= ~STM32_TIM_DIER_CC1IE;
#endif
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr

080012e0 <st_lld_set_alarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80012e8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6353      	str	r3, [r2, #52]	; 0x34
}
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bc80      	pop	{r7}
 80012f8:	4770      	bx	lr

080012fa <stInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void stInit(void) {
 80012fa:	b580      	push	{r7, lr}
 80012fc:	af00      	add	r7, sp, #0

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80012fe:	f005 fbad 	bl	8006a5c <st_lld_init>
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}

08001306 <stGetCounter>:
 *
 * @return              The counter value.
 *
 * @api
 */
systime_t stGetCounter(void) {
 8001306:	b580      	push	{r7, lr}
 8001308:	af00      	add	r7, sp, #0

  return st_lld_get_counter();
 800130a:	f7ff ffc1 	bl	8001290 <st_lld_get_counter>
 800130e:	4603      	mov	r3, r0
}
 8001310:	4618      	mov	r0, r3
 8001312:	bd80      	pop	{r7, pc}

08001314 <stStartAlarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f7ff ffc0 	bl	80012a2 <st_lld_start_alarm>
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <stStopAlarm>:
 * @note    This functionality is only available in free running mode, the
 *          behavior in periodic mode is undefined.
 *
 * @api
 */
void stStopAlarm(void) {
 800132a:	b580      	push	{r7, lr}
 800132c:	af00      	add	r7, sp, #0

  st_lld_stop_alarm();
 800132e:	f7ff ffcd 	bl	80012cc <st_lld_stop_alarm>
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}

08001336 <stSetAlarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {
 8001336:	b580      	push	{r7, lr}
 8001338:	b082      	sub	sp, #8
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ffce 	bl	80012e0 <st_lld_set_alarm>
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <ch_queue_init>:
 *
 * @param[out] qp       pointer to the queue header
 *
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  qp->next = qp;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	605a      	str	r2, [r3, #4]
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr

0800136a <chSysLock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to disabling interrupts.
 *
 * @special
 */
static inline void chSysLock(void) {
 800136a:	b480      	push	{r7}
 800136c:	b083      	sub	sp, #12
 800136e:	af00      	add	r7, sp, #0
 8001370:	2330      	movs	r3, #48	; 0x30
 8001372:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f383 8811 	msr	BASEPRI, r3
}
 800137a:	bf00      	nop
#endif
#endif
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __disable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 800137c:	bf00      	nop

  port_lock();
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
}
 800137e:	bf00      	nop
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	bc80      	pop	{r7}
 8001386:	4770      	bx	lr

08001388 <chSysUnlock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to enabling interrupts.
 *
 * @special
 */
static inline void chSysUnlock(void) {
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	2300      	movs	r3, #0
 8001390:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f383 8811 	msr	BASEPRI, r3
}
 8001398:	bf00      	nop
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  __set_BASEPRI(CORTEX_BASEPRI_DISABLED);
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __enable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 800139a:	bf00      	nop
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
              (currcore->rlist.current->hdr.pqueue.prio >= currcore->rlist.pqueue.next->prio),
              "priority order violation");

  port_unlock();
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc80      	pop	{r7}
 80013a4:	4770      	bx	lr

080013a6 <chThdQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void chThdQueueObjectInit(threads_queue_t *tqp) {
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b082      	sub	sp, #8
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	6078      	str	r0, [r7, #4]

  ch_queue_init(&tqp->queue);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff ffcb 	bl	800134c <ch_queue_init>
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <osalSysLock>:
 * @brief   Enters a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysLock(void) {
 80013be:	b580      	push	{r7, lr}
 80013c0:	af00      	add	r7, sp, #0

  chSysLock();
 80013c2:	f7ff ffd2 	bl	800136a <chSysLock>
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}

080013ca <osalSysUnlock>:
 * @brief   Leaves a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysUnlock(void) {
 80013ca:	b580      	push	{r7, lr}
 80013cc:	af00      	add	r7, sp, #0

  chSysUnlock();
 80013ce:	f7ff ffdb 	bl	8001388 <chSysUnlock>
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <osalThreadQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b082      	sub	sp, #8
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]

  chThdQueueObjectInit(tqp);
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f7ff ffe1 	bl	80013a6 <chThdQueueObjectInit>
}
 80013e4:	bf00      	nop
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <osalThreadEnqueueTimeoutS>:
 *                      specification.
 *
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]

  return chThdEnqueueTimeoutS(tqp, timeout);
 80013f6:	6839      	ldr	r1, [r7, #0]
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f007 fa3c 	bl	8008876 <chThdEnqueueTimeoutS>
 80013fe:	4603      	mov	r3, r0
}
 8001400:	4618      	mov	r0, r3
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}

08001408 <osalThreadDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]

  chThdDequeueNextI(tqp, msg);
 8001412:	6839      	ldr	r1, [r7, #0]
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f007 fa4f 	bl	80088b8 <chThdDequeueNextI>
}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8001422:	b580      	push	{r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	60f8      	str	r0, [r7, #12]
 800142a:	60b9      	str	r1, [r7, #8]
 800142c:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	429a      	cmp	r2, r3
 8001436:	d902      	bls.n	800143e <iq_read+0x1c>
    n = iqGetFullI(iqp);
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	691a      	ldr	r2, [r3, #16]
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	429a      	cmp	r2, r3
 8001450:	d20d      	bcs.n	800146e <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	4619      	mov	r1, r3
 800145a:	68b8      	ldr	r0, [r7, #8]
 800145c:	f7fe fff0 	bl	8000440 <memcpy>
    iqp->q_rdptr += n;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	699a      	ldr	r2, [r3, #24]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	441a      	add	r2, r3
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	619a      	str	r2, [r3, #24]
 800146c:	e02b      	b.n	80014c6 <iq_read+0xa4>
  }
  else if (n > s1) {
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	429a      	cmp	r2, r3
 8001474:	d91c      	bls.n	80014b0 <iq_read+0x8e>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	697a      	ldr	r2, [r7, #20]
 800147c:	4619      	mov	r1, r3
 800147e:	68b8      	ldr	r0, [r7, #8]
 8001480:	f7fe ffde 	bl	8000440 <memcpy>
    bp += s1;
 8001484:	68ba      	ldr	r2, [r7, #8]
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	4413      	add	r3, r2
 800148a:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	613b      	str	r3, [r7, #16]
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	4619      	mov	r1, r3
 800149c:	68b8      	ldr	r0, [r7, #8]
 800149e:	f7fe ffcf 	bl	8000440 <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	68da      	ldr	r2, [r3, #12]
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	441a      	add	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	619a      	str	r2, [r3, #24]
 80014ae:	e00a      	b.n	80014c6 <iq_read+0xa4>
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	4619      	mov	r1, r3
 80014b8:	68b8      	ldr	r0, [r7, #8]
 80014ba:	f7fe ffc1 	bl	8000440 <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	68da      	ldr	r2, [r3, #12]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	619a      	str	r2, [r3, #24]
  }

  iqp->q_counter -= n;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	689a      	ldr	r2, [r3, #8]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	1ad2      	subs	r2, r2, r3
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	609a      	str	r2, [r3, #8]
  return n;
 80014d2:	687b      	ldr	r3, [r7, #4]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <oq_write>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d902      	bls.n	80014f8 <oq_write+0x1c>
    n = oqGetEmptyI(oqp);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	691a      	ldr	r2, [r3, #16]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	695b      	ldr	r3, [r3, #20]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	429a      	cmp	r2, r3
 800150a:	d20d      	bcs.n	8001528 <oq_write+0x4c>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	695b      	ldr	r3, [r3, #20]
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	68b9      	ldr	r1, [r7, #8]
 8001514:	4618      	mov	r0, r3
 8001516:	f7fe ff93 	bl	8000440 <memcpy>
    oqp->q_wrptr += n;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	695a      	ldr	r2, [r3, #20]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	441a      	add	r2, r3
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	615a      	str	r2, [r3, #20]
 8001526:	e02b      	b.n	8001580 <oq_write+0xa4>
  }
  else if (n > s1) {
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	429a      	cmp	r2, r3
 800152e:	d91c      	bls.n	800156a <oq_write+0x8e>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	695b      	ldr	r3, [r3, #20]
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	68b9      	ldr	r1, [r7, #8]
 8001538:	4618      	mov	r0, r3
 800153a:	f7fe ff81 	bl	8000440 <memcpy>
    bp += s1;
 800153e:	68ba      	ldr	r2, [r7, #8]
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	4413      	add	r3, r2
 8001544:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	613b      	str	r3, [r7, #16]
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	68b9      	ldr	r1, [r7, #8]
 8001556:	4618      	mov	r0, r3
 8001558:	f7fe ff72 	bl	8000440 <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	68da      	ldr	r2, [r3, #12]
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	441a      	add	r2, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	615a      	str	r2, [r3, #20]
 8001568:	e00a      	b.n	8001580 <oq_write+0xa4>
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	695b      	ldr	r3, [r3, #20]
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	68b9      	ldr	r1, [r7, #8]
 8001572:	4618      	mov	r0, r3
 8001574:	f7fe ff64 	bl	8000440 <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	68da      	ldr	r2, [r3, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	615a      	str	r2, [r3, #20]
  }

  oqp->q_counter -= n;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	689a      	ldr	r2, [r3, #8]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	1ad2      	subs	r2, r2, r3
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	609a      	str	r2, [r3, #8]
  return n;
 800158c:	687b      	ldr	r3, [r7, #4]
}
 800158e:	4618      	mov	r0, r3
 8001590:	3718      	adds	r7, #24
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 8001596:	b580      	push	{r7, lr}
 8001598:	b084      	sub	sp, #16
 800159a:	af00      	add	r7, sp, #0
 800159c:	60f8      	str	r0, [r7, #12]
 800159e:	60b9      	str	r1, [r7, #8]
 80015a0:	607a      	str	r2, [r7, #4]
 80015a2:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&iqp->q_waiting);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff ff15 	bl	80013d6 <osalThreadQueueObjectInit>
  iqp->q_counter = 0;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  iqp->q_buffer  = bp;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	68ba      	ldr	r2, [r7, #8]
 80015b6:	60da      	str	r2, [r3, #12]
  iqp->q_rdptr   = bp;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	68ba      	ldr	r2, [r7, #8]
 80015bc:	619a      	str	r2, [r3, #24]
  iqp->q_wrptr   = bp;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	68ba      	ldr	r2, [r7, #8]
 80015c2:	615a      	str	r2, [r3, #20]
  iqp->q_top     = bp + size;
 80015c4:	68ba      	ldr	r2, [r7, #8]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	441a      	add	r2, r3
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	611a      	str	r2, [r3, #16]
  iqp->q_notify  = infy;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	61da      	str	r2, [r3, #28]
  iqp->q_link    = link;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	621a      	str	r2, [r3, #32]
}
 80015da:	bf00      	nop
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <iqPutI>:
 * @retval MSG_OK       if the operation has been completed with success.
 * @retval MSG_TIMEOUT  if the queue is full.
 *
 * @iclass
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	460b      	mov	r3, r1
 80015ec:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	695a      	ldr	r2, [r3, #20]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d105      	bne.n	8001606 <iqPutI+0x24>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <iqPutI+0x24>
 8001602:	2301      	movs	r3, #1
 8001604:	e000      	b.n	8001608 <iqPutI+0x26>
 8001606:	2300      	movs	r3, #0
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	b2db      	uxtb	r3, r3
 800160e:	f083 0301 	eor.w	r3, r3, #1
 8001612:	b2db      	uxtb	r3, r3
 8001614:	2b00      	cmp	r3, #0
 8001616:	d01c      	beq.n	8001652 <iqPutI+0x70>
    iqp->q_counter++;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	1c5a      	adds	r2, r3, #1
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	609a      	str	r2, [r3, #8]
    *iqp->q_wrptr++ = b;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	695b      	ldr	r3, [r3, #20]
 8001626:	1c59      	adds	r1, r3, #1
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	6151      	str	r1, [r2, #20]
 800162c:	78fa      	ldrb	r2, [r7, #3]
 800162e:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	695a      	ldr	r2, [r3, #20]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	429a      	cmp	r2, r3
 800163a:	d303      	bcc.n	8001644 <iqPutI+0x62>
      iqp->q_wrptr = iqp->q_buffer;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	68da      	ldr	r2, [r3, #12]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	615a      	str	r2, [r3, #20]
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2100      	movs	r1, #0
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff fedd 	bl	8001408 <osalThreadDequeueNextI>

    return MSG_OK;
 800164e:	2300      	movs	r3, #0
 8001650:	e001      	b.n	8001656 <iqPutI+0x74>
  }

  return MSG_TIMEOUT;
 8001652:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001656:	4618      	mov	r0, r3
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 800165e:	b580      	push	{r7, lr}
 8001660:	b084      	sub	sp, #16
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
 8001666:	6039      	str	r1, [r7, #0]
  uint8_t b;

  osalSysLock();
 8001668:	f7ff fea9 	bl	80013be <osalSysLock>

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
 800166c:	e00c      	b.n	8001688 <iqGetTimeout+0x2a>
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6839      	ldr	r1, [r7, #0]
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff feba 	bl	80013ec <osalThreadEnqueueTimeoutS>
 8001678:	60b8      	str	r0, [r7, #8]
    if (msg < MSG_OK) {
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	2b00      	cmp	r3, #0
 800167e:	da03      	bge.n	8001688 <iqGetTimeout+0x2a>
      osalSysUnlock();
 8001680:	f7ff fea3 	bl	80013ca <osalSysUnlock>
      return msg;
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	e024      	b.n	80016d2 <iqGetTimeout+0x74>
  while (iqIsEmptyI(iqp)) {
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d0ee      	beq.n	800166e <iqGetTimeout+0x10>
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	1e5a      	subs	r2, r3, #1
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	609a      	str	r2, [r3, #8]
  b = *iqp->q_rdptr++;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	1c59      	adds	r1, r3, #1
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	6191      	str	r1, [r2, #24]
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	73fb      	strb	r3, [r7, #15]
  if (iqp->q_rdptr >= iqp->q_top) {
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	699a      	ldr	r2, [r3, #24]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	691b      	ldr	r3, [r3, #16]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d303      	bcc.n	80016bc <iqGetTimeout+0x5e>
    iqp->q_rdptr = iqp->q_buffer;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	68da      	ldr	r2, [r3, #12]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	619a      	str	r2, [r3, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	69db      	ldr	r3, [r3, #28]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d003      	beq.n	80016cc <iqGetTimeout+0x6e>
    iqp->q_notify(iqp);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	4798      	blx	r3
  }

  osalSysUnlock();
 80016cc:	f7ff fe7d 	bl	80013ca <osalSysUnlock>

  return (msg_t)b;
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 80016da:	b580      	push	{r7, lr}
 80016dc:	b088      	sub	sp, #32
 80016de:	af00      	add	r7, sp, #0
 80016e0:	60f8      	str	r0, [r7, #12]
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = iqp->q_notify;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	69db      	ldr	r3, [r3, #28]
 80016ec:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 80016f2:	f7ff fe64 	bl	80013be <osalSysLock>

  while (n > 0U) {
 80016f6:	e024      	b.n	8001742 <iqReadTimeout+0x68>
    size_t done;

    done = iq_read(iqp, bp, n);
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	68b9      	ldr	r1, [r7, #8]
 80016fc:	68f8      	ldr	r0, [r7, #12]
 80016fe:	f7ff fe90 	bl	8001422 <iq_read>
 8001702:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d109      	bne.n	800171e <iqReadTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	6839      	ldr	r1, [r7, #0]
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fe6c 	bl	80013ec <osalThreadEnqueueTimeoutS>
 8001714:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d012      	beq.n	8001742 <iqReadTimeout+0x68>
        break;
 800171c:	e014      	b.n	8001748 <iqReadTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d002      	beq.n	800172a <iqReadTimeout+0x50>
        nfy(iqp);
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 800172a:	f7ff fe4e 	bl	80013ca <osalSysUnlock>

      n  -= done;
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	607b      	str	r3, [r7, #4]
      bp += done;
 8001736:	68ba      	ldr	r2, [r7, #8]
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	4413      	add	r3, r2
 800173c:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 800173e:	f7ff fe3e 	bl	80013be <osalSysLock>
  while (n > 0U) {
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d1d7      	bne.n	80016f8 <iqReadTimeout+0x1e>
    }
  }

  osalSysUnlock();
 8001748:	f7ff fe3f 	bl	80013ca <osalSysUnlock>
  return max - n;
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	1ad3      	subs	r3, r2, r3
}
 8001752:	4618      	mov	r0, r3
 8001754:	3720      	adds	r7, #32
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 800175a:	b580      	push	{r7, lr}
 800175c:	b084      	sub	sp, #16
 800175e:	af00      	add	r7, sp, #0
 8001760:	60f8      	str	r0, [r7, #12]
 8001762:	60b9      	str	r1, [r7, #8]
 8001764:	607a      	str	r2, [r7, #4]
 8001766:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&oqp->q_waiting);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fe33 	bl	80013d6 <osalThreadQueueObjectInit>
  oqp->q_counter = size;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	609a      	str	r2, [r3, #8]
  oqp->q_buffer  = bp;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	68ba      	ldr	r2, [r7, #8]
 800177a:	60da      	str	r2, [r3, #12]
  oqp->q_rdptr   = bp;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	68ba      	ldr	r2, [r7, #8]
 8001780:	619a      	str	r2, [r3, #24]
  oqp->q_wrptr   = bp;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	68ba      	ldr	r2, [r7, #8]
 8001786:	615a      	str	r2, [r3, #20]
  oqp->q_top     = bp + size;
 8001788:	68ba      	ldr	r2, [r7, #8]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	441a      	add	r2, r3
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	611a      	str	r2, [r3, #16]
  oqp->q_notify  = onfy;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	683a      	ldr	r2, [r7, #0]
 8001796:	61da      	str	r2, [r3, #28]
  oqp->q_link    = link;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	621a      	str	r2, [r3, #32]
}
 800179e:	bf00      	nop
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	60f8      	str	r0, [r7, #12]
 80017ae:	460b      	mov	r3, r1
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	72fb      	strb	r3, [r7, #11]

  osalSysLock();
 80017b4:	f7ff fe03 	bl	80013be <osalSysLock>

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
 80017b8:	e00c      	b.n	80017d4 <oqPutTimeout+0x2e>
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	6879      	ldr	r1, [r7, #4]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff fe14 	bl	80013ec <osalThreadEnqueueTimeoutS>
 80017c4:	6178      	str	r0, [r7, #20]
    if (msg < MSG_OK) {
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	da03      	bge.n	80017d4 <oqPutTimeout+0x2e>
      osalSysUnlock();
 80017cc:	f7ff fdfd 	bl	80013ca <osalSysUnlock>
      return msg;
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	e024      	b.n	800181e <oqPutTimeout+0x78>
  while (oqIsFullI(oqp)) {
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d0ee      	beq.n	80017ba <oqPutTimeout+0x14>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	1e5a      	subs	r2, r3, #1
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	609a      	str	r2, [r3, #8]
  *oqp->q_wrptr++ = b;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	1c59      	adds	r1, r3, #1
 80017ec:	68fa      	ldr	r2, [r7, #12]
 80017ee:	6151      	str	r1, [r2, #20]
 80017f0:	7afa      	ldrb	r2, [r7, #11]
 80017f2:	701a      	strb	r2, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	695a      	ldr	r2, [r3, #20]
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	691b      	ldr	r3, [r3, #16]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d303      	bcc.n	8001808 <oqPutTimeout+0x62>
    oqp->q_wrptr = oqp->q_buffer;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	68da      	ldr	r2, [r3, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	615a      	str	r2, [r3, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	69db      	ldr	r3, [r3, #28]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d003      	beq.n	8001818 <oqPutTimeout+0x72>
    oqp->q_notify(oqp);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	69db      	ldr	r3, [r3, #28]
 8001814:	68f8      	ldr	r0, [r7, #12]
 8001816:	4798      	blx	r3
  }

  osalSysUnlock();
 8001818:	f7ff fdd7 	bl	80013ca <osalSysUnlock>

  return MSG_OK;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	3718      	adds	r7, #24
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <oqGetI>:
 * @return              The byte value from the queue.
 * @retval MSG_TIMEOUT  if the queue is empty.
 *
 * @iclass
 */
msg_t oqGetI(output_queue_t *oqp) {
 8001826:	b580      	push	{r7, lr}
 8001828:	b084      	sub	sp, #16
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	695a      	ldr	r2, [r3, #20]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	429a      	cmp	r2, r3
 8001838:	d105      	bne.n	8001846 <oqGetI+0x20>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <oqGetI+0x20>
 8001842:	2301      	movs	r3, #1
 8001844:	e000      	b.n	8001848 <oqGetI+0x22>
 8001846:	2300      	movs	r3, #0
 8001848:	f003 0301 	and.w	r3, r3, #1
 800184c:	b2db      	uxtb	r3, r3
 800184e:	f083 0301 	eor.w	r3, r3, #1
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b00      	cmp	r3, #0
 8001856:	d01c      	beq.n	8001892 <oqGetI+0x6c>
    uint8_t b;

    oqp->q_counter++;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	1c5a      	adds	r2, r3, #1
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	609a      	str	r2, [r3, #8]
    b = *oqp->q_rdptr++;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	1c59      	adds	r1, r3, #1
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	6191      	str	r1, [r2, #24]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	73fb      	strb	r3, [r7, #15]
    if (oqp->q_rdptr >= oqp->q_top) {
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	699a      	ldr	r2, [r3, #24]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	429a      	cmp	r2, r3
 800187a:	d303      	bcc.n	8001884 <oqGetI+0x5e>
      oqp->q_rdptr = oqp->q_buffer;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	68da      	ldr	r2, [r3, #12]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	619a      	str	r2, [r3, #24]
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2100      	movs	r1, #0
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff fdbd 	bl	8001408 <osalThreadDequeueNextI>

    return (msg_t)b;
 800188e:	7bfb      	ldrb	r3, [r7, #15]
 8001890:	e001      	b.n	8001896 <oqGetI+0x70>
  }

  return MSG_TIMEOUT;
 8001892:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001896:	4618      	mov	r0, r3
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 800189e:	b580      	push	{r7, lr}
 80018a0:	b088      	sub	sp, #32
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	60f8      	str	r0, [r7, #12]
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
 80018aa:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = oqp->q_notify;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	69db      	ldr	r3, [r3, #28]
 80018b0:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 80018b6:	f7ff fd82 	bl	80013be <osalSysLock>

  while (n > 0U) {
 80018ba:	e024      	b.n	8001906 <oqWriteTimeout+0x68>
    size_t done;

    done = oq_write(oqp, bp, n);
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	68b9      	ldr	r1, [r7, #8]
 80018c0:	68f8      	ldr	r0, [r7, #12]
 80018c2:	f7ff fe0b 	bl	80014dc <oq_write>
 80018c6:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d109      	bne.n	80018e2 <oqWriteTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6839      	ldr	r1, [r7, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff fd8a 	bl	80013ec <osalThreadEnqueueTimeoutS>
 80018d8:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d012      	beq.n	8001906 <oqWriteTimeout+0x68>
        break;
 80018e0:	e014      	b.n	800190c <oqWriteTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d002      	beq.n	80018ee <oqWriteTimeout+0x50>
        nfy(oqp);
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	68f8      	ldr	r0, [r7, #12]
 80018ec:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80018ee:	f7ff fd6c 	bl	80013ca <osalSysUnlock>

      n  -= done;
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	607b      	str	r3, [r7, #4]
      bp += done;
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	4413      	add	r3, r2
 8001900:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 8001902:	f7ff fd5c 	bl	80013be <osalSysLock>
  while (n > 0U) {
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1d7      	bne.n	80018bc <oqWriteTimeout+0x1e>
    }
  }

  osalSysUnlock();
 800190c:	f7ff fd5d 	bl	80013ca <osalSysUnlock>
  return max - n;
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	1ad3      	subs	r3, r2, r3
}
 8001916:	4618      	mov	r0, r3
 8001918:	3720      	adds	r7, #32
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <chSysLock>:
static inline void chSysLock(void) {
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	2330      	movs	r3, #48	; 0x30
 8001926:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f383 8811 	msr	BASEPRI, r3
}
 800192e:	bf00      	nop
}
 8001930:	bf00      	nop
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr

0800193c <chSysUnlock>:
static inline void chSysUnlock(void) {
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	2300      	movs	r3, #0
 8001944:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f383 8811 	msr	BASEPRI, r3
}
 800194c:	bf00      	nop
}
 800194e:	bf00      	nop
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr

0800195a <osalSysLock>:
static inline void osalSysLock(void) {
 800195a:	b580      	push	{r7, lr}
 800195c:	af00      	add	r7, sp, #0
  chSysLock();
 800195e:	f7ff ffde 	bl	800191e <chSysLock>
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}

08001966 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001966:	b580      	push	{r7, lr}
 8001968:	af00      	add	r7, sp, #0
  chSysUnlock();
 800196a:	f7ff ffe7 	bl	800193c <chSysUnlock>
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}

08001972 <osalMutexObjectInit>:
 *
 * @param[out] mp       pointer to the @p mutex_t object
 *
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f007 f915 	bl	8008baa <chMtxObjectInit>
#elif CH_CFG_USE_SEMAPHORES
  chSemObjectInit((semaphore_t *)mp, 1);
#else
 *mp = 0;
#endif
}
 8001980:	bf00      	nop
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <adcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void adcInit(void) {
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0

  adc_lld_init();
 800198c:	f002 f858 	bl	8003a40 <adc_lld_init>
}
 8001990:	bf00      	nop
 8001992:	bd80      	pop	{r7, pc}

08001994 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]

  adcp->state    = ADC_STOP;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2201      	movs	r2, #1
 80019a0:	701a      	strb	r2, [r3, #0]
  adcp->config   = NULL;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	605a      	str	r2, [r3, #4]
  adcp->samples  = NULL;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	609a      	str	r2, [r3, #8]
  adcp->depth    = 0;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	60da      	str	r2, [r3, #12]
  adcp->grpp     = NULL;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2200      	movs	r2, #0
 80019b8:	611a      	str	r2, [r3, #16]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	615a      	str	r2, [r3, #20]
#endif
#if ADC_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&adcp->mutex);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3318      	adds	r3, #24
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff ffd4 	bl	8001972 <osalMutexObjectInit>
#endif
#if defined(ADC_DRIVER_EXT_INIT_HOOK)
  ADC_DRIVER_EXT_INIT_HOOK(adcp);
#endif
}
 80019ca:	bf00      	nop
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <adcStart>:
 *                      the implementation the value can be @p NULL.
 * @return              The operation status.
 *
 * @api
 */
msg_t adcStart(ADCDriver *adcp, const ADCConfig *config) {
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b084      	sub	sp, #16
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
 80019da:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck(adcp != NULL);

  osalSysLock();
 80019dc:	f7ff ffbd 	bl	800195a <osalSysLock>
  osalDbgAssert((adcp->state == ADC_STOP) || (adcp->state == ADC_READY),
                "invalid state");
  adcp->config = config;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	683a      	ldr	r2, [r7, #0]
 80019e4:	605a      	str	r2, [r3, #4]

#if defined(ADC_LLD_ENHANCED_API)
  msg = adc_lld_start(adcp);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f002 f856 	bl	8003a98 <adc_lld_start>
 80019ec:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d103      	bne.n	80019fc <adcStart+0x2a>
    adcp->state = ADC_READY;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2202      	movs	r2, #2
 80019f8:	701a      	strb	r2, [r3, #0]
 80019fa:	e002      	b.n	8001a02 <adcStart+0x30>
  }
  else {
    adcp->state = ADC_STOP;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2201      	movs	r2, #1
 8001a00:	701a      	strb	r2, [r3, #0]
  adc_lld_start(adcp);
  adcp->state = ADC_READY;
  msg = HAL_RET_SUCCESS;
#endif

  osalSysUnlock();
 8001a02:	f7ff ffb0 	bl	8001966 <osalSysUnlock>

  return msg;
 8001a06:	68fb      	ldr	r3, [r7, #12]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <adcStartConversion>:
 * @api
 */
void adcStartConversion(ADCDriver *adcp,
                        const ADCConversionGroup *grpp,
                        adcsample_t *samples,
                        size_t depth) {
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
 8001a1c:	603b      	str	r3, [r7, #0]

  osalSysLock();
 8001a1e:	f7ff ff9c 	bl	800195a <osalSysLock>
  adcStartConversionI(adcp, grpp, samples, depth);
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	68b9      	ldr	r1, [r7, #8]
 8001a28:	68f8      	ldr	r0, [r7, #12]
 8001a2a:	f000 f806 	bl	8001a3a <adcStartConversionI>
  osalSysUnlock();
 8001a2e:	f7ff ff9a 	bl	8001966 <osalSysUnlock>
}
 8001a32:	bf00      	nop
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <adcStartConversionI>:
 * @iclass
 */
void adcStartConversionI(ADCDriver *adcp,
                         const ADCConversionGroup *grpp,
                         adcsample_t *samples,
                         size_t depth) {
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b084      	sub	sp, #16
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	60f8      	str	r0, [r7, #12]
 8001a42:	60b9      	str	r1, [r7, #8]
 8001a44:	607a      	str	r2, [r7, #4]
 8001a46:	603b      	str	r3, [r7, #0]
               (depth > 0U) && ((depth == 1U) || ((depth & 1U) == 0U)));
  osalDbgAssert((adcp->state == ADC_READY) ||
                (adcp->state == ADC_ERROR),
                "not ready");

  adcp->samples  = samples;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	609a      	str	r2, [r3, #8]
  adcp->depth    = depth;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	683a      	ldr	r2, [r7, #0]
 8001a52:	60da      	str	r2, [r3, #12]
  adcp->grpp     = grpp;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	68ba      	ldr	r2, [r7, #8]
 8001a58:	611a      	str	r2, [r3, #16]
  adcp->state    = ADC_ACTIVE;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2203      	movs	r2, #3
 8001a5e:	701a      	strb	r2, [r3, #0]
  adc_lld_start_conversion(adcp);
 8001a60:	68f8      	ldr	r0, [r7, #12]
 8001a62:	f002 f873 	bl	8003b4c <adc_lld_start_conversion>
}
 8001a66:	bf00      	nop
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <chSysLock>:
static inline void chSysLock(void) {
 8001a6e:	b480      	push	{r7}
 8001a70:	b083      	sub	sp, #12
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	2330      	movs	r3, #48	; 0x30
 8001a76:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f383 8811 	msr	BASEPRI, r3
}
 8001a7e:	bf00      	nop
}
 8001a80:	bf00      	nop
}
 8001a82:	bf00      	nop
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr

08001a8c <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f383 8811 	msr	BASEPRI, r3
}
 8001a9c:	bf00      	nop
}
 8001a9e:	bf00      	nop
}
 8001aa0:	bf00      	nop
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr

08001aaa <osalSysLock>:
static inline void osalSysLock(void) {
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	af00      	add	r7, sp, #0
  chSysLock();
 8001aae:	f7ff ffde 	bl	8001a6e <chSysLock>
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001aba:	f7ff ffe7 	bl	8001a8c <chSysUnlock>
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <gptStart>:
 * @param[in] config    pointer to the @p GPTConfig object
 * @return              The operation status.
 *
 * @api
 */
msg_t gptStart(GPTDriver *gptp, const GPTConfig *config) {
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b084      	sub	sp, #16
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
 8001aca:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck((gptp != NULL) && (config != NULL));

  osalSysLock();
 8001acc:	f7ff ffed 	bl	8001aaa <osalSysLock>

  osalDbgAssert((gptp->state == GPT_STOP) || (gptp->state == GPT_READY),
              "invalid state");

  gptp->config = config;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	683a      	ldr	r2, [r7, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
  }
  else {
    gptp->state = GPT_STOP;
  }
#else
  gpt_lld_start(gptp);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f005 f86e 	bl	8006bb8 <gpt_lld_start>
  gptp->state = GPT_READY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2202      	movs	r2, #2
 8001ae0:	701a      	strb	r2, [r3, #0]
  msg = HAL_RET_SUCCESS;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60fb      	str	r3, [r7, #12]
#endif

  osalSysUnlock();
 8001ae6:	f7ff ffe6 	bl	8001ab6 <osalSysUnlock>

  return msg;
 8001aea:	68fb      	ldr	r3, [r7, #12]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <gptStartContinuous>:
 * @param[in] gptp      pointer to the @p GPTDriver object
 * @param[in] interval  period in ticks
 *
 * @api
 */
void gptStartContinuous(GPTDriver *gptp, gptcnt_t interval) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]

  osalSysLock();
 8001afe:	f7ff ffd4 	bl	8001aaa <osalSysLock>
  gptStartContinuousI(gptp, interval);
 8001b02:	6839      	ldr	r1, [r7, #0]
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f000 f806 	bl	8001b16 <gptStartContinuousI>
  osalSysUnlock();
 8001b0a:	f7ff ffd4 	bl	8001ab6 <osalSysUnlock>
}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <gptStartContinuousI>:
 * @param[in] gptp      pointer to the @p GPTDriver object
 * @param[in] interval  period in ticks
 *
 * @iclass
 */
void gptStartContinuousI(GPTDriver *gptp, gptcnt_t interval) {
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b082      	sub	sp, #8
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
 8001b1e:	6039      	str	r1, [r7, #0]
  osalDbgCheckClassI();
  osalDbgCheck(gptp != NULL);
  osalDbgAssert(gptp->state == GPT_READY,
                "invalid state");

  gptp->state = GPT_CONTINUOUS;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2203      	movs	r2, #3
 8001b24:	701a      	strb	r2, [r3, #0]
  gpt_lld_start_timer(gptp, interval);
 8001b26:	6839      	ldr	r1, [r7, #0]
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f005 f887 	bl	8006c3c <gpt_lld_start_timer>
}
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b082      	sub	sp, #8
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f007 f833 	bl	8008baa <chMtxObjectInit>
}
 8001b44:	bf00      	nop
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <i2cInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void i2cInit(void) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0

  i2c_lld_init();
 8001b50:	f002 ffbe 	bl	8004ad0 <i2c_lld_init>
}
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <i2cObjectInit>:
 *
 * @param[out] i2cp     pointer to the @p I2CDriver object
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]

  i2cp->state  = I2C_STOP;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2201      	movs	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]
  i2cp->config = NULL;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	605a      	str	r2, [r3, #4]

#if I2C_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&i2cp->mutex);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	330c      	adds	r3, #12
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff ffe0 	bl	8001b36 <osalMutexObjectInit>
#endif

#if defined(I2C_DRIVER_EXT_INIT_HOOK)
  I2C_DRIVER_EXT_INIT_HOOK(i2cp);
#endif
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <chSysLock>:
static inline void chSysLock(void) {
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	2330      	movs	r3, #48	; 0x30
 8001b86:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f383 8811 	msr	BASEPRI, r3
}
 8001b8e:	bf00      	nop
}
 8001b90:	bf00      	nop
}
 8001b92:	bf00      	nop
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr

08001b9c <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	f383 8811 	msr	BASEPRI, r3
}
 8001bac:	bf00      	nop
}
 8001bae:	bf00      	nop
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bc80      	pop	{r7}
 8001bb8:	4770      	bx	lr

08001bba <chEvtObjectInit>:
 *
 * @param[in] esp       pointer to the @p event_source_t structure
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {
 8001bba:	b480      	push	{r7}
 8001bbc:	b083      	sub	sp, #12
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]

  esp->next = (event_listener_t *)esp;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	601a      	str	r2, [r3, #0]
}
 8001bc8:	bf00      	nop
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bc80      	pop	{r7}
 8001bd0:	4770      	bx	lr

08001bd2 <osalSysLock>:
static inline void osalSysLock(void) {
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	af00      	add	r7, sp, #0
  chSysLock();
 8001bd6:	f7ff ffd2 	bl	8001b7e <chSysLock>
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001bde:	b580      	push	{r7, lr}
 8001be0:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001be2:	f7ff ffdb 	bl	8001b9c <chSysUnlock>
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}

08001bea <osalEventObjectInit>:
static inline void osalEventObjectInit(event_source_t *esp) {
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  chEvtObjectInit(esp);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff ffe1 	bl	8001bba <chEvtObjectInit>
}
 8001bf8:	bf00      	nop
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8001c0a:	6839      	ldr	r1, [r7, #0]
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f007 f80a 	bl	8008c26 <chEvtBroadcastFlagsI>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <_write>:
/*
 * Interface implementation, the following functions just invoke the equivalent
 * queue-level function or macro.
 */

static size_t _write(void *ip, const uint8_t *bp, size_t n) {
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b084      	sub	sp, #16
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	60f8      	str	r0, [r7, #12]
 8001c22:	60b9      	str	r1, [r7, #8]
 8001c24:	607a      	str	r2, [r7, #4]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	68b9      	ldr	r1, [r7, #8]
 8001c34:	f7ff fe33 	bl	800189e <oqWriteTimeout>
 8001c38:	4603      	mov	r3, r0
                        n, TIME_INFINITE);
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <_read>:

static size_t _read(void *ip, uint8_t *bp, size_t n) {
 8001c42:	b580      	push	{r7, lr}
 8001c44:	b084      	sub	sp, #16
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	60f8      	str	r0, [r7, #12]
 8001c4a:	60b9      	str	r1, [r7, #8]
 8001c4c:	607a      	str	r2, [r7, #4]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f103 000c 	add.w	r0, r3, #12
 8001c54:	f04f 33ff 	mov.w	r3, #4294967295
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	68b9      	ldr	r1, [r7, #8]
 8001c5c:	f7ff fd3d 	bl	80016da <iqReadTimeout>
 8001c60:	4603      	mov	r3, r0
                       n, TIME_INFINITE);
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3710      	adds	r7, #16
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <_put>:

static msg_t _put(void *ip, uint8_t b) {
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b082      	sub	sp, #8
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
 8001c72:	460b      	mov	r3, r1
 8001c74:	70fb      	strb	r3, [r7, #3]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	3330      	adds	r3, #48	; 0x30
 8001c7a:	78f9      	ldrb	r1, [r7, #3]
 8001c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fd90 	bl	80017a6 <oqPutTimeout>
 8001c86:	4603      	mov	r3, r0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <_get>:

static msg_t _get(void *ip) {
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	330c      	adds	r3, #12
 8001c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff fcdc 	bl	800165e <iqGetTimeout>
 8001ca6:	4603      	mov	r3, r0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <_putt>:

static msg_t _putt(void *ip, uint8_t b, sysinterval_t timeout) {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	460b      	mov	r3, r1
 8001cba:	607a      	str	r2, [r7, #4]
 8001cbc:	72fb      	strb	r3, [r7, #11]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	3330      	adds	r3, #48	; 0x30
 8001cc2:	7af9      	ldrb	r1, [r7, #11]
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff fd6d 	bl	80017a6 <oqPutTimeout>
 8001ccc:	4603      	mov	r3, r0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3710      	adds	r7, #16
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <_gett>:

static msg_t _gett(void *ip, sysinterval_t timeout) {
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	6039      	str	r1, [r7, #0]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	330c      	adds	r3, #12
 8001ce4:	6839      	ldr	r1, [r7, #0]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff fcb9 	bl	800165e <iqGetTimeout>
 8001cec:	4603      	mov	r3, r0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <_writet>:

static size_t _writet(void *ip, const uint8_t *bp, size_t n,
                      sysinterval_t timeout) {
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b084      	sub	sp, #16
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	60f8      	str	r0, [r7, #12]
 8001cfe:	60b9      	str	r1, [r7, #8]
 8001d00:	607a      	str	r2, [r7, #4]
 8001d02:	603b      	str	r3, [r7, #0]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	68b9      	ldr	r1, [r7, #8]
 8001d10:	f7ff fdc5 	bl	800189e <oqWriteTimeout>
 8001d14:	4603      	mov	r3, r0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <_readt>:

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b084      	sub	sp, #16
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	60f8      	str	r0, [r7, #12]
 8001d26:	60b9      	str	r1, [r7, #8]
 8001d28:	607a      	str	r2, [r7, #4]
 8001d2a:	603b      	str	r3, [r7, #0]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f103 000c 	add.w	r0, r3, #12
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	68b9      	ldr	r1, [r7, #8]
 8001d38:	f7ff fccf 	bl	80016da <iqReadTimeout>
 8001d3c:	4603      	mov	r3, r0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <_ctl>:

static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8001d46:	b480      	push	{r7}
 8001d48:	b087      	sub	sp, #28
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	60f8      	str	r0, [r7, #12]
 8001d4e:	60b9      	str	r1, [r7, #8]
 8001d50:	607a      	str	r2, [r7, #4]
  SerialDriver *sdp = (SerialDriver *)ip;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	617b      	str	r3, [r7, #20]

  osalDbgCheck(sdp != NULL);

  switch (operation) {
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d003      	beq.n	8001d64 <_ctl+0x1e>
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d103      	bne.n	8001d6a <_ctl+0x24>
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
    break;
 8001d62:	e005      	b.n	8001d70 <_ctl+0x2a>
  case CHN_CTL_INVALID:
    return HAL_RET_UNKNOWN_CTL;
 8001d64:	f06f 0313 	mvn.w	r3, #19
 8001d68:	e003      	b.n	8001d72 <_ctl+0x2c>
  default:
#if defined(SD_LLD_IMPLEMENTS_CTL)
    /* Delegating to the LLD if supported.*/
    return sd_lld_control(sdp, operation, arg);
#else
    return HAL_RET_UNKNOWN_CTL;
 8001d6a:	f06f 0313 	mvn.w	r3, #19
 8001d6e:	e000      	b.n	8001d72 <_ctl+0x2c>
#endif
  }
  return HAL_RET_SUCCESS;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	371c      	adds	r7, #28
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr

08001d7c <sdInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sdInit(void) {
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0

  sd_lld_init();
 8001d80:	f005 f8e2 	bl	8006f48 <sd_lld_init>
}
 8001d84:	bf00      	nop
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <sdObjectInit>:
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]

  sdp->vmt = &vmt;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a07      	ldr	r2, [pc, #28]	; (8001db0 <sdObjectInit+0x28>)
 8001d94:	601a      	str	r2, [r3, #0]
  osalEventObjectInit(&sdp->event);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	3304      	adds	r3, #4
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff ff25 	bl	8001bea <osalEventObjectInit>
  sdp->state = SD_STOP;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	721a      	strb	r2, [r3, #8]
}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	08011d98 	.word	0x08011d98

08001db4 <sdStart>:
 *                      configuration is used.
 * @return              The operation status.
 *
 * @api
 */
msg_t sdStart(SerialDriver *sdp, const SerialConfig *config) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck(sdp != NULL);

  osalSysLock();
 8001dbe:	f7ff ff08 	bl	8001bd2 <osalSysLock>
  }
  else {
    sdp->state = SD_STOP;
  }
#else
  sd_lld_start(sdp, config);
 8001dc2:	6839      	ldr	r1, [r7, #0]
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f005 f915 	bl	8006ff4 <sd_lld_start>
  sdp->state = SD_READY;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2202      	movs	r2, #2
 8001dce:	721a      	strb	r2, [r3, #8]
  msg = HAL_RET_SUCCESS;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	60fb      	str	r3, [r7, #12]
#endif

  osalSysUnlock();
 8001dd4:	f7ff ff03 	bl	8001bde <osalSysUnlock>

  return msg;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
 8001dea:	460b      	mov	r3, r1
 8001dec:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d105      	bne.n	8001e02 <sdIncomingDataI+0x20>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	3304      	adds	r3, #4
 8001dfa:	2104      	movs	r1, #4
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff feff 	bl	8001c00 <osalEventBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	330c      	adds	r3, #12
 8001e06:	78fa      	ldrb	r2, [r7, #3]
 8001e08:	4611      	mov	r1, r2
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff fbe9 	bl	80015e2 <iqPutI>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	da06      	bge.n	8001e24 <sdIncomingDataI+0x42>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	3304      	adds	r3, #4
 8001e1a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff feee 	bl	8001c00 <osalEventBroadcastFlagsI>
}
 8001e24:	bf00      	nop
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <chSysLock>:
static inline void chSysLock(void) {
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	2330      	movs	r3, #48	; 0x30
 8001e34:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f383 8811 	msr	BASEPRI, r3
}
 8001e3c:	bf00      	nop
}
 8001e3e:	bf00      	nop
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr

08001e4a <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	2300      	movs	r3, #0
 8001e52:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f383 8811 	msr	BASEPRI, r3
}
 8001e5a:	bf00      	nop
}
 8001e5c:	bf00      	nop
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr

08001e68 <osalSysLock>:
static inline void osalSysLock(void) {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  chSysLock();
 8001e6c:	f7ff ffde 	bl	8001e2c <chSysLock>
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001e78:	f7ff ffe7 	bl	8001e4a <chSysUnlock>
}
 8001e7c:	bf00      	nop
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f006 fe8e 	bl	8008baa <chMtxObjectInit>
}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <spiInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void spiInit(void) {
 8001e96:	b580      	push	{r7, lr}
 8001e98:	af00      	add	r7, sp, #0

  spi_lld_init();
 8001e9a:	f004 fc4d 	bl	8006738 <spi_lld_init>
}
 8001e9e:	bf00      	nop
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b082      	sub	sp, #8
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]

  spip->state           = SPI_STOP;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	701a      	strb	r2, [r3, #0]
  spip->config          = NULL;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	605a      	str	r2, [r3, #4]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	609a      	str	r2, [r3, #8]
#endif
#if SPI_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&spip->mutex);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	330c      	adds	r3, #12
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7ff ffdd 	bl	8001e80 <osalMutexObjectInit>
#endif
#if defined(SPI_DRIVER_EXT_INIT_HOOK)
  SPI_DRIVER_EXT_INIT_HOOK(spip);
#endif
}
 8001ec6:	bf00      	nop
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <spiStart>:
 * @param[in] config            pointer to the @p SPIConfig object
 * @return                      The operation status.
 *
 * @api
 */
msg_t spiStart(SPIDriver *spip, const SPIConfig *config) {
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b084      	sub	sp, #16
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
 8001ed8:	f7ff ffc6 	bl	8001e68 <osalSysLock>
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");

  spip->config = config;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	683a      	ldr	r2, [r7, #0]
 8001ee0:	605a      	str	r2, [r3, #4]

  msg = spi_lld_start(spip);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f004 fc4a 	bl	800677c <spi_lld_start>
 8001ee8:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d103      	bne.n	8001ef8 <spiStart+0x2a>
    spip->state = SPI_READY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2202      	movs	r2, #2
 8001ef4:	701a      	strb	r2, [r3, #0]
 8001ef6:	e002      	b.n	8001efe <spiStart+0x30>
  }
  else {
    spip->state = SPI_STOP;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	701a      	strb	r2, [r3, #0]
  }

  osalSysUnlock();
 8001efe:	f7ff ffb9 	bl	8001e74 <osalSysUnlock>

#if SPI_USE_ASSERT_ON_ERROR == TRUE
  osalDbgAssert(msg == HAL_RET_SUCCESS, "function failed");
#endif

  return msg;
 8001f02:	68fb      	ldr	r3, [r7, #12]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3710      	adds	r7, #16
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <chSysLock>:
static inline void chSysLock(void) {
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	2330      	movs	r3, #48	; 0x30
 8001f14:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f383 8811 	msr	BASEPRI, r3
}
 8001f1c:	bf00      	nop
}
 8001f1e:	bf00      	nop
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr

08001f2a <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001f2a:	b480      	push	{r7}
 8001f2c:	b083      	sub	sp, #12
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	2300      	movs	r3, #0
 8001f32:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f383 8811 	msr	BASEPRI, r3
}
 8001f3a:	bf00      	nop
}
 8001f3c:	bf00      	nop
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr

08001f48 <chSysLockFromISR>:
 *          not be limited to disabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysLockFromISR(void) {
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	2330      	movs	r3, #48	; 0x30
 8001f50:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f383 8811 	msr	BASEPRI, r3
}
 8001f58:	bf00      	nop
}
 8001f5a:	bf00      	nop
 * @note    Same as @p port_lock() in this port.
 */
__STATIC_FORCEINLINE void port_lock_from_isr(void) {

  port_lock();
}
 8001f5c:	bf00      	nop

  port_lock_from_isr();
  __stats_start_measure_crit_isr();
  __dbg_check_lock_from_isr();
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr

08001f68 <chSysUnlockFromISR>:
 *          not be limited to enabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	2300      	movs	r3, #0
 8001f70:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f383 8811 	msr	BASEPRI, r3
}
 8001f78:	bf00      	nop
}
 8001f7a:	bf00      	nop
 * @note    Same as @p port_unlock() in this port.
 */
__STATIC_FORCEINLINE void port_unlock_from_isr(void) {

  port_unlock();
}
 8001f7c:	bf00      	nop

  __dbg_check_unlock_from_isr();
  __stats_stop_measure_crit_isr();
  port_unlock_from_isr();
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr

08001f88 <osalSysLock>:
static inline void osalSysLock(void) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  chSysLock();
 8001f8c:	f7ff ffbe 	bl	8001f0c <chSysLock>
}
 8001f90:	bf00      	nop
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001f98:	f7ff ffc7 	bl	8001f2a <chSysUnlock>
}
 8001f9c:	bf00      	nop
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8001fa4:	f7ff ffd0 	bl	8001f48 <chSysLockFromISR>
}
 8001fa8:	bf00      	nop
 8001faa:	bd80      	pop	{r7, pc}

08001fac <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8001fb0:	f7ff ffda 	bl	8001f68 <chSysUnlockFromISR>
}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <get_hword>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static uint16_t get_hword(uint8_t *p) {
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint16_t hw;

  hw  = (uint16_t)*p++;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	1c5a      	adds	r2, r3, #1
 8001fc4:	607a      	str	r2, [r7, #4]
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	81fb      	strh	r3, [r7, #14]
  hw |= (uint16_t)*p << 8U;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	021b      	lsls	r3, r3, #8
 8001fd0:	b21a      	sxth	r2, r3
 8001fd2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	b21b      	sxth	r3, r3
 8001fda:	81fb      	strh	r3, [r7, #14]
  return hw;
 8001fdc:	89fb      	ldrh	r3, [r7, #14]
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3714      	adds	r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr

08001fe8 <set_address>:
/**
 * @brief  SET ADDRESS transaction callback.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]

  usbp->address = usbp->setup[2];
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f003 fd53 	bl	8005aa8 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d005      	beq.n	8002018 <set_address+0x30>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2101      	movs	r1, #1
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2203      	movs	r2, #3
 800201c:	701a      	strb	r2, [r3, #0]
}
 800201e:	bf00      	nop
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
	...

08002028 <default_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @return              The request handling exit code.
 * @retval false        Request not recognized by the handler or error.
 * @retval true         Request handled.
 */
static bool default_handler(USBDriver *usbp) {
 8002028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8002036:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8002040:	021b      	lsls	r3, r3, #8
                                        USB_RTYPE_TYPE_MASK)) |
 8002042:	4313      	orrs	r3, r2
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8002044:	f640 4202 	movw	r2, #3074	; 0xc02
 8002048:	4293      	cmp	r3, r2
 800204a:	f000 8120 	beq.w	800228e <default_handler+0x266>
 800204e:	f640 4202 	movw	r2, #3074	; 0xc02
 8002052:	4293      	cmp	r3, r2
 8002054:	f200 81e4 	bhi.w	8002420 <default_handler+0x3f8>
 8002058:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 800205c:	f000 80d6 	beq.w	800220c <default_handler+0x1e4>
 8002060:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8002064:	f200 81dc 	bhi.w	8002420 <default_handler+0x3f8>
 8002068:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800206c:	f000 80c1 	beq.w	80021f2 <default_handler+0x1ca>
 8002070:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002074:	f200 81d4 	bhi.w	8002420 <default_handler+0x3f8>
 8002078:	f240 6201 	movw	r2, #1537	; 0x601
 800207c:	4293      	cmp	r3, r2
 800207e:	f200 81cf 	bhi.w	8002420 <default_handler+0x3f8>
 8002082:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002086:	f080 808e 	bcs.w	80021a6 <default_handler+0x17e>
 800208a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800208e:	d072      	beq.n	8002176 <default_handler+0x14e>
 8002090:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002094:	f200 81c4 	bhi.w	8002420 <default_handler+0x3f8>
 8002098:	f240 3202 	movw	r2, #770	; 0x302
 800209c:	4293      	cmp	r3, r2
 800209e:	f000 818b 	beq.w	80023b8 <default_handler+0x390>
 80020a2:	f240 3202 	movw	r2, #770	; 0x302
 80020a6:	4293      	cmp	r3, r2
 80020a8:	f200 81ba 	bhi.w	8002420 <default_handler+0x3f8>
 80020ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80020b0:	d046      	beq.n	8002140 <default_handler+0x118>
 80020b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80020b6:	f200 81b3 	bhi.w	8002420 <default_handler+0x3f8>
 80020ba:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 80020be:	f000 8147 	beq.w	8002350 <default_handler+0x328>
 80020c2:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 80020c6:	f200 81ab 	bhi.w	8002420 <default_handler+0x3f8>
 80020ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020ce:	d01c      	beq.n	800210a <default_handler+0xe2>
 80020d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020d4:	f200 81a4 	bhi.w	8002420 <default_handler+0x3f8>
 80020d8:	2b02      	cmp	r3, #2
 80020da:	f000 80e3 	beq.w	80022a4 <default_handler+0x27c>
 80020de:	2b02      	cmp	r3, #2
 80020e0:	f200 819e 	bhi.w	8002420 <default_handler+0x3f8>
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d003      	beq.n	80020f0 <default_handler+0xc8>
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	f000 80d0 	beq.w	800228e <default_handler+0x266>
 80020ee:	e197      	b.n	8002420 <default_handler+0x3f8>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f103 0288 	add.w	r2, r3, #136	; 0x88
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	675a      	str	r2, [r3, #116]	; 0x74
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2202      	movs	r2, #2
 80020fe:	679a      	str	r2, [r3, #120]	; 0x78
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8002106:	2301      	movs	r3, #1
 8002108:	e18b      	b.n	8002422 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8002110:	2b01      	cmp	r3, #1
 8002112:	d113      	bne.n	800213c <default_handler+0x114>
      usbp->status &= ~2U;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800211a:	f023 0302 	bic.w	r3, r3, #2
 800211e:	b29a      	uxth	r2, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	675a      	str	r2, [r3, #116]	; 0x74
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	679a      	str	r2, [r3, #120]	; 0x78
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8002138:	2301      	movs	r3, #1
 800213a:	e172      	b.n	8002422 <default_handler+0x3fa>
    }
    return false;
 800213c:	2300      	movs	r3, #0
 800213e:	e170      	b.n	8002422 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8002146:	2b01      	cmp	r3, #1
 8002148:	d113      	bne.n	8002172 <default_handler+0x14a>
      usbp->status |= 2U;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	b29a      	uxth	r2, r3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	675a      	str	r2, [r3, #116]	; 0x74
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	679a      	str	r2, [r3, #120]	; 0x78
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 800216e:	2301      	movs	r3, #1
 8002170:	e157      	b.n	8002422 <default_handler+0x3fa>
    }
    return false;
 8002172:	2300      	movs	r3, #0
 8002174:	e155      	b.n	8002422 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800217c:	2b00      	cmp	r3, #0
 800217e:	d107      	bne.n	8002190 <default_handler+0x168>
        (usbp->setup[1] == USB_REQ_SET_ADDRESS)) {
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8002186:	2b05      	cmp	r3, #5
 8002188:	d102      	bne.n	8002190 <default_handler+0x168>
      set_address(usbp);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f7ff ff2c 	bl	8001fe8 <set_address>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	675a      	str	r2, [r3, #116]	; 0x74
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	679a      	str	r2, [r3, #120]	; 0x78
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	67da      	str	r2, [r3, #124]	; 0x7c
#else
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e13d      	b.n	8002422 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	685c      	ldr	r4, [r3, #4]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f893 5083 	ldrb.w	r5, [r3, #131]	; 0x83
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 6082 	ldrb.w	r6, [r3, #130]	; 0x82
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3384      	adds	r3, #132	; 0x84
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff fefb 	bl	8001fb8 <get_hword>
 80021c2:	4603      	mov	r3, r0
 80021c4:	4632      	mov	r2, r6
 80021c6:	4629      	mov	r1, r5
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	47a0      	blx	r4
 80021cc:	60f8      	str	r0, [r7, #12]
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d101      	bne.n	80021d8 <default_handler+0x1b0>
      return false;
 80021d4:	2300      	movs	r3, #0
 80021d6:	e124      	b.n	8002422 <default_handler+0x3fa>
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	675a      	str	r2, [r3, #116]	; 0x74
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	679a      	str	r2, [r3, #120]	; 0x78
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e117      	b.n	8002422 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f103 028b 	add.w	r2, r3, #139	; 0x8b
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	675a      	str	r2, [r3, #116]	; 0x74
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	679a      	str	r2, [r3, #120]	; 0x78
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8002208:	2301      	movs	r3, #1
 800220a:	e10a      	b.n	8002422 <default_handler+0x3fa>
    if (usbp->configuration != usbp->setup[2])
#endif
    {
      /* If the USB device is already active then we have to perform the clear
         procedure on the current configuration.*/
      if (usbp->state == USB_ACTIVE) {
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2b04      	cmp	r3, #4
 8002212:	d118      	bne.n	8002246 <default_handler+0x21e>
        /* Current configuration cleared.*/
        osalSysLockFromISR ();
 8002214:	f7ff fec4 	bl	8001fa0 <osalSysLockFromISR>
        usbDisableEndpointsI(usbp);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 f993 	bl	8002544 <usbDisableEndpointsI>
        osalSysUnlockFromISR ();
 800221e:	f7ff fec5 	bl	8001fac <osalSysUnlockFromISR>
        usbp->configuration = 0U;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2203      	movs	r2, #3
 800222e:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d005      	beq.n	8002246 <default_handler+0x21e>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2103      	movs	r1, #3
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	4798      	blx	r3
      }
      if (usbp->setup[2] != 0U) {
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800224c:	2b00      	cmp	r3, #0
 800224e:	d013      	beq.n	8002278 <default_handler+0x250>
        /* New configuration.*/
        usbp->configuration = usbp->setup[2];
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2204      	movs	r2, #4
 8002260:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d005      	beq.n	8002278 <default_handler+0x250>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2102      	movs	r1, #2
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	4798      	blx	r3
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	675a      	str	r2, [r3, #116]	; 0x74
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	679a      	str	r2, [r3, #120]	; 0x78
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 800228a:	2301      	movs	r3, #1
 800228c:	e0c9      	b.n	8002422 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a66      	ldr	r2, [pc, #408]	; (800242c <default_handler+0x404>)
 8002292:	675a      	str	r2, [r3, #116]	; 0x74
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2202      	movs	r2, #2
 8002298:	679a      	str	r2, [r3, #120]	; 0x78
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e0be      	b.n	8002422 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80022aa:	b25b      	sxtb	r3, r3
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	da27      	bge.n	8002300 <default_handler+0x2d8>
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80022b6:	f003 030f 	and.w	r3, r3, #15
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	4619      	mov	r1, r3
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f003 fd4f 	bl	8005d62 <usb_lld_get_status_in>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d002      	beq.n	80022d0 <default_handler+0x2a8>
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d00b      	beq.n	80022e6 <default_handler+0x2be>
 80022ce:	e015      	b.n	80022fc <default_handler+0x2d4>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4a57      	ldr	r2, [pc, #348]	; (8002430 <default_handler+0x408>)
 80022d4:	675a      	str	r2, [r3, #116]	; 0x74
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2202      	movs	r2, #2
 80022da:	679a      	str	r2, [r3, #120]	; 0x78
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e09d      	b.n	8002422 <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a52      	ldr	r2, [pc, #328]	; (8002434 <default_handler+0x40c>)
 80022ea:	675a      	str	r2, [r3, #116]	; 0x74
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2202      	movs	r2, #2
 80022f0:	679a      	str	r2, [r3, #120]	; 0x78
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e092      	b.n	8002422 <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 80022fc:	2300      	movs	r3, #0
 80022fe:	e090      	b.n	8002422 <default_handler+0x3fa>
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002306:	f003 030f 	and.w	r3, r3, #15
 800230a:	b2db      	uxtb	r3, r3
 800230c:	4619      	mov	r1, r3
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f003 fd04 	bl	8005d1c <usb_lld_get_status_out>
 8002314:	4603      	mov	r3, r0
 8002316:	2b01      	cmp	r3, #1
 8002318:	d002      	beq.n	8002320 <default_handler+0x2f8>
 800231a:	2b02      	cmp	r3, #2
 800231c:	d00b      	beq.n	8002336 <default_handler+0x30e>
 800231e:	e015      	b.n	800234c <default_handler+0x324>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4a43      	ldr	r2, [pc, #268]	; (8002430 <default_handler+0x408>)
 8002324:	675a      	str	r2, [r3, #116]	; 0x74
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2202      	movs	r2, #2
 800232a:	679a      	str	r2, [r3, #120]	; 0x78
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002332:	2301      	movs	r3, #1
 8002334:	e075      	b.n	8002422 <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4a3e      	ldr	r2, [pc, #248]	; (8002434 <default_handler+0x40c>)
 800233a:	675a      	str	r2, [r3, #116]	; 0x74
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2202      	movs	r2, #2
 8002340:	679a      	str	r2, [r3, #120]	; 0x78
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002348:	2301      	movs	r3, #1
 800234a:	e06a      	b.n	8002422 <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 800234c:	2300      	movs	r3, #0
 800234e:	e068      	b.n	8002422 <default_handler+0x3fa>
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <default_handler+0x336>
      return false;
 800235a:	2300      	movs	r3, #0
 800235c:	e061      	b.n	8002422 <default_handler+0x3fa>
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002364:	f003 030f 	and.w	r3, r3, #15
 8002368:	2b00      	cmp	r3, #0
 800236a:	d01a      	beq.n	80023a2 <default_handler+0x37a>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002372:	b25b      	sxtb	r3, r3
 8002374:	2b00      	cmp	r3, #0
 8002376:	da0a      	bge.n	800238e <default_handler+0x366>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800237e:	f003 030f 	and.w	r3, r3, #15
 8002382:	b2db      	uxtb	r3, r3
 8002384:	4619      	mov	r1, r3
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f003 feca 	bl	8006120 <usb_lld_clear_in>
 800238c:	e009      	b.n	80023a2 <default_handler+0x37a>
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002394:	f003 030f 	and.w	r3, r3, #15
 8002398:	b2db      	uxtb	r3, r3
 800239a:	4619      	mov	r1, r3
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f003 fea2 	bl	80060e6 <usb_lld_clear_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	675a      	str	r2, [r3, #116]	; 0x74
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	679a      	str	r2, [r3, #120]	; 0x78
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e034      	b.n	8002422 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <default_handler+0x39e>
      return false;
 80023c2:	2300      	movs	r3, #0
 80023c4:	e02d      	b.n	8002422 <default_handler+0x3fa>
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80023cc:	f003 030f 	and.w	r3, r3, #15
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d01a      	beq.n	800240a <default_handler+0x3e2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80023da:	b25b      	sxtb	r3, r3
 80023dc:	2b00      	cmp	r3, #0
 80023de:	da0a      	bge.n	80023f6 <default_handler+0x3ce>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	4619      	mov	r1, r3
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f003 fe5c 	bl	80060ac <usb_lld_stall_in>
 80023f4:	e009      	b.n	800240a <default_handler+0x3e2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80023fc:	f003 030f 	and.w	r3, r3, #15
 8002400:	b2db      	uxtb	r3, r3
 8002402:	4619      	mov	r1, r3
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f003 fe34 	bl	8006072 <usb_lld_stall_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	675a      	str	r2, [r3, #116]	; 0x74
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	679a      	str	r2, [r3, #120]	; 0x78
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 800241c:	2301      	movs	r3, #1
 800241e:	e000      	b.n	8002422 <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_INTERFACE << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_SET_INTERFACE << 8):
    /* All the above requests are not handled here, if you need them then
       use the hook mechanism and provide handling.*/
  default:
    return false;
 8002420:	2300      	movs	r3, #0
  }
}
 8002422:	4618      	mov	r0, r3
 8002424:	3714      	adds	r7, #20
 8002426:	46bd      	mov	sp, r7
 8002428:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800242a:	bf00      	nop
 800242c:	08011dc0 	.word	0x08011dc0
 8002430:	08011dc8 	.word	0x08011dc8
 8002434:	08011dc4 	.word	0x08011dc4

08002438 <usbInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void usbInit(void) {
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0

  usb_lld_init();
 800243c:	f003 fa1a 	bl	8005874 <usb_lld_init>
}
 8002440:	bf00      	nop
 8002442:	bd80      	pop	{r7, pc}

08002444 <usbObjectInit>:
 *
 * @param[out] usbp     pointer to the @p USBDriver object
 *
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  unsigned i;

  usbp->state        = USB_STOP;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2201      	movs	r2, #1
 8002450:	701a      	strb	r2, [r3, #0]
  usbp->config       = NULL;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	605a      	str	r2, [r3, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002458:	2300      	movs	r3, #0
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	e00e      	b.n	800247c <usbObjectInit+0x38>
    usbp->in_params[i]  = NULL;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68fa      	ldr	r2, [r7, #12]
 8002462:	320c      	adds	r2, #12
 8002464:	2100      	movs	r1, #0
 8002466:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    usbp->out_params[i] = NULL;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68fa      	ldr	r2, [r7, #12]
 800246e:	3214      	adds	r2, #20
 8002470:	2100      	movs	r1, #0
 8002472:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	3301      	adds	r3, #1
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2b07      	cmp	r3, #7
 8002480:	d9ed      	bls.n	800245e <usbObjectInit+0x1a>
  }
  usbp->transmitting = 0;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	811a      	strh	r2, [r3, #8]
  usbp->receiving    = 0;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	815a      	strh	r2, [r3, #10]
}
 800248e:	bf00      	nop
 8002490:	3714      	adds	r7, #20
 8002492:	46bd      	mov	sp, r7
 8002494:	bc80      	pop	{r7}
 8002496:	4770      	bx	lr

08002498 <usbStart>:
 * @param[in] config    pointer to the @p USBConfig object
 * @return              The operation status.
 *
 * @api
 */
msg_t usbStart(USBDriver *usbp, const USBConfig *config) {
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  msg_t msg;
  unsigned i;

  osalDbgCheck((usbp != NULL) && (config != NULL));

  osalSysLock();
 80024a2:	f7ff fd71 	bl	8001f88 <osalSysLock>
  osalDbgAssert((usbp->state == USB_STOP) || (usbp->state == USB_READY),
                "invalid state");

  usbp->config = config;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	683a      	ldr	r2, [r7, #0]
 80024aa:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 80024ac:	2300      	movs	r3, #0
 80024ae:	60bb      	str	r3, [r7, #8]
 80024b0:	e009      	b.n	80024c6 <usbStart+0x2e>
    usbp->epc[i] = NULL;
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	3302      	adds	r3, #2
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	4413      	add	r3, r2
 80024bc:	2200      	movs	r2, #0
 80024be:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	3301      	adds	r3, #1
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2b08      	cmp	r3, #8
 80024ca:	d9f2      	bls.n	80024b2 <usbStart+0x1a>
  }
  else {
    usbp->state = USB_STOP;
  }
#else
  usb_lld_start(usbp);
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f003 f9e7 	bl	80058a0 <usb_lld_start>
  usbp->state = USB_READY;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2202      	movs	r2, #2
 80024d6:	701a      	strb	r2, [r3, #0]
  msg = HAL_RET_SUCCESS;
 80024d8:	2300      	movs	r3, #0
 80024da:	60fb      	str	r3, [r7, #12]
#endif

  osalSysUnlock();
 80024dc:	f7ff fd5a 	bl	8001f94 <osalSysUnlock>

  return msg;
 80024e0:	68fb      	ldr	r3, [r7, #12]
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <usbInitEndpointI>:
 * @param[in] epcp      the endpoint configuration
 *
 * @iclass
 */
void usbInitEndpointI(USBDriver *usbp, usbep_t ep,
                      const USBEndpointConfig *epcp) {
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b084      	sub	sp, #16
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	60f8      	str	r0, [r7, #12]
 80024f2:	460b      	mov	r3, r1
 80024f4:	607a      	str	r2, [r7, #4]
 80024f6:	72fb      	strb	r3, [r7, #11]
  osalDbgAssert(usbp->state == USB_ACTIVE,
                "invalid state");
  osalDbgAssert(usbp->epc[ep] == NULL, "already initialized");

  /* Logically enabling the endpoint in the USBDriver structure.*/
  usbp->epc[ep] = epcp;
 80024f8:	7afb      	ldrb	r3, [r7, #11]
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	3302      	adds	r3, #2
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	4413      	add	r3, r2
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	605a      	str	r2, [r3, #4]

  /* Clearing the state structures, custom fields as well.*/
  if (epcp->in_state != NULL) {
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d006      	beq.n	800251c <usbInitEndpointI+0x32>
    memset(epcp->in_state, 0, sizeof(USBInEndpointState));
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	2210      	movs	r2, #16
 8002514:	2100      	movs	r1, #0
 8002516:	4618      	mov	r0, r3
 8002518:	f009 fb06 	bl	800bb28 <memset>
  }
  if (epcp->out_state != NULL) {
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d006      	beq.n	8002532 <usbInitEndpointI+0x48>
    memset(epcp->out_state, 0, sizeof(USBOutEndpointState));
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	2210      	movs	r2, #16
 800252a:	2100      	movs	r1, #0
 800252c:	4618      	mov	r0, r3
 800252e:	f009 fafb 	bl	800bb28 <memset>
  }

  /* Low level endpoint activation.*/
  usb_lld_init_endpoint(usbp, ep);
 8002532:	7afb      	ldrb	r3, [r7, #11]
 8002534:	4619      	mov	r1, r3
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f003 fad0 	bl	8005adc <usb_lld_init_endpoint>
}
 800253c:	bf00      	nop
 800253e:	3710      	adds	r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <usbDisableEndpointsI>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @iclass
 */
void usbDisableEndpointsI(USBDriver *usbp) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);
  osalDbgAssert(usbp->state == USB_ACTIVE, "invalid state");

  usbp->transmitting &= 1U;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	891b      	ldrh	r3, [r3, #8]
 8002550:	f003 0301 	and.w	r3, r3, #1
 8002554:	b29a      	uxth	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	811a      	strh	r2, [r3, #8]
  usbp->receiving    &= 1U;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	895b      	ldrh	r3, [r3, #10]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	b29a      	uxth	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	815a      	strh	r2, [r3, #10]

  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002568:	2301      	movs	r3, #1
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	e009      	b.n	8002582 <usbDisableEndpointsI+0x3e>
      if (usbp->epc[i]->out_state != NULL) {
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
    }
#endif
    usbp->epc[i] = NULL;
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	3302      	adds	r3, #2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	4413      	add	r3, r2
 8002578:	2200      	movs	r2, #0
 800257a:	605a      	str	r2, [r3, #4]
  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	3301      	adds	r3, #1
 8002580:	60fb      	str	r3, [r7, #12]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2b08      	cmp	r3, #8
 8002586:	d9f2      	bls.n	800256e <usbDisableEndpointsI+0x2a>
  }

  /* Low level endpoints deactivation.*/
  usb_lld_disable_endpoints(usbp);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f003 fbb9 	bl	8005d00 <usb_lld_disable_endpoints>
}
 800258e:	bf00      	nop
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <usbStartReceiveI>:
 *                      the packet size because the excess is discarded.
 *
 * @iclass
 */
void usbStartReceiveI(USBDriver *usbp, usbep_t ep,
                      uint8_t *buf, size_t n) {
 8002596:	b580      	push	{r7, lr}
 8002598:	b086      	sub	sp, #24
 800259a:	af00      	add	r7, sp, #0
 800259c:	60f8      	str	r0, [r7, #12]
 800259e:	607a      	str	r2, [r7, #4]
 80025a0:	603b      	str	r3, [r7, #0]
 80025a2:	460b      	mov	r3, r1
 80025a4:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetReceiveStatusI(usbp, ep), "already receiving");

  /* Marking the endpoint as active.*/
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	895a      	ldrh	r2, [r3, #10]
 80025aa:	7afb      	ldrb	r3, [r7, #11]
 80025ac:	2101      	movs	r1, #1
 80025ae:	fa01 f303 	lsl.w	r3, r1, r3
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	4313      	orrs	r3, r2
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	815a      	strh	r2, [r3, #10]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  osp = usbp->epc[ep]->out_state;
 80025bc:	7afb      	ldrb	r3, [r7, #11]
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	3302      	adds	r3, #2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4413      	add	r3, r2
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  osp->rxbuf  = buf;
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	609a      	str	r2, [r3, #8]
  osp->rxsize = n;
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	601a      	str	r2, [r3, #0]
  osp->rxcnt  = 0;
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	2200      	movs	r2, #0
 80025dc:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  osp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_out(usbp, ep);
 80025de:	7afb      	ldrb	r3, [r7, #11]
 80025e0:	4619      	mov	r1, r3
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f003 fbf7 	bl	8005dd6 <usb_lld_start_out>
}
 80025e8:	bf00      	nop
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <usbStartTransmitI>:
 * @param[in] n         transaction size
 *
 * @iclass
 */
void usbStartTransmitI(USBDriver *usbp, usbep_t ep,
                       const uint8_t *buf, size_t n) {
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	607a      	str	r2, [r7, #4]
 80025fa:	603b      	str	r3, [r7, #0]
 80025fc:	460b      	mov	r3, r1
 80025fe:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetTransmitStatusI(usbp, ep), "already transmitting");

  /* Marking the endpoint as active.*/
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	891a      	ldrh	r2, [r3, #8]
 8002604:	7afb      	ldrb	r3, [r7, #11]
 8002606:	2101      	movs	r1, #1
 8002608:	fa01 f303 	lsl.w	r3, r1, r3
 800260c:	b29b      	uxth	r3, r3
 800260e:	4313      	orrs	r3, r2
 8002610:	b29a      	uxth	r2, r3
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	811a      	strh	r2, [r3, #8]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  isp = usbp->epc[ep]->in_state;
 8002616:	7afb      	ldrb	r3, [r7, #11]
 8002618:	68fa      	ldr	r2, [r7, #12]
 800261a:	3302      	adds	r3, #2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	4413      	add	r3, r2
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	695b      	ldr	r3, [r3, #20]
 8002624:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  isp->txbuf  = buf;
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	609a      	str	r2, [r3, #8]
  isp->txsize = n;
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	683a      	ldr	r2, [r7, #0]
 8002630:	601a      	str	r2, [r3, #0]
  isp->txcnt  = 0;
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	2200      	movs	r2, #0
 8002636:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  isp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_in(usbp, ep);
 8002638:	7afb      	ldrb	r3, [r7, #11]
 800263a:	4619      	mov	r1, r3
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f003 fc69 	bl	8005f14 <usb_lld_start_in>
}
 8002642:	bf00      	nop
 8002644:	3718      	adds	r7, #24
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 800264a:	b580      	push	{r7, lr}
 800264c:	b084      	sub	sp, #16
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2202      	movs	r2, #2
 8002656:	701a      	strb	r2, [r3, #0]

  /* Resetting internal state.*/
  usbp->status        = 0;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
  usbp->address       = 0;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usbp->configuration = 0;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
  usbp->transmitting  = 0;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	811a      	strh	r2, [r3, #8]
  usbp->receiving     = 0;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	815a      	strh	r2, [r3, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800267c:	2300      	movs	r3, #0
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	e009      	b.n	8002696 <_usb_reset+0x4c>
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	3302      	adds	r3, #2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4413      	add	r3, r2
 800268c:	2200      	movs	r2, #0
 800268e:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	3301      	adds	r3, #1
 8002694:	60fb      	str	r3, [r7, #12]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2b08      	cmp	r3, #8
 800269a:	d9f2      	bls.n	8002682 <_usb_reset+0x38>
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  /* Low level reset.*/
  usb_lld_reset(usbp);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f003 f963 	bl	8005970 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d005      	beq.n	80026c0 <_usb_reset+0x76>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2100      	movs	r1, #0
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	4798      	blx	r3
}
 80026c0:	bf00      	nop
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <_usb_suspend>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	2b05      	cmp	r3, #5
 80026d6:	d018      	beq.n	800270a <_usb_suspend+0x42>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	781a      	ldrb	r2, [r3, #0]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2205      	movs	r2, #5
 80026e6:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d005      	beq.n	80026fe <_usb_suspend+0x36>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2104      	movs	r1, #4
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	811a      	strh	r2, [r3, #8]
    usbp->receiving     = 0;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	815a      	strh	r2, [r3, #10]
        }
      }
    }
  #endif
  }
}
 800270a:	bf00      	nop
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <_usb_wakeup>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {
 8002712:	b580      	push	{r7, lr}
 8002714:	b082      	sub	sp, #8
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	2b05      	cmp	r3, #5
 8002720:	d10f      	bne.n	8002742 <_usb_wakeup+0x30>

    /* State transition, returning to the previous state.*/
    usbp->state = usbp->saved_state;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d005      	beq.n	8002742 <_usb_wakeup+0x30>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2105      	movs	r1, #5
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	4798      	blx	r3
  }
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 800274a:	b580      	push	{r7, lr}
 800274c:	b084      	sub	sp, #16
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
 8002752:	460b      	mov	r3, r1
 8002754:	70fb      	strb	r3, [r7, #3]
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <_usb_ep0setup+0x1e>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f103 0280 	add.w	r2, r3, #128	; 0x80
 800276e:	78fb      	ldrb	r3, [r7, #3]
 8002770:	4619      	mov	r1, r3
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f003 fb18 	bl	8005da8 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00a      	beq.n	8002798 <_usb_ep0setup+0x4e>
      !(usbp->config->requests_hook_cb(usbp))) {
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	4798      	blx	r3
 800278c:	4603      	mov	r3, r0
 800278e:	f083 0301 	eor.w	r3, r3, #1
 8002792:	b2db      	uxtb	r3, r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8002794:	2b00      	cmp	r3, #0
 8002796:	d027      	beq.n	80027e8 <_usb_ep0setup+0x9e>
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800279e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d108      	bne.n	80027b8 <_usb_ep0setup+0x6e>
        !default_handler(usbp)) {
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff fc3e 	bl	8002028 <default_handler>
 80027ac:	4603      	mov	r3, r0
 80027ae:	f083 0301 	eor.w	r3, r3, #1
 80027b2:	b2db      	uxtb	r3, r3
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d017      	beq.n	80027e8 <_usb_ep0setup+0x9e>
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 80027b8:	2100      	movs	r1, #0
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f003 fc76 	bl	80060ac <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 80027c0:	2100      	movs	r1, #0
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f003 fc55 	bl	8006072 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d005      	beq.n	80027de <_usb_ep0setup+0x94>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2106      	movs	r1, #6
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2206      	movs	r2, #6
 80027e2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 80027e6:	e05b      	b.n	80028a0 <_usb_ep0setup+0x156>
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3386      	adds	r3, #134	; 0x86
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff fbe3 	bl	8001fb8 <get_hword>
 80027f2:	4603      	mov	r3, r0
 80027f4:	60fb      	str	r3, [r7, #12]
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d202      	bcs.n	8002806 <_usb_ep0setup+0xbc>
    usbp->ep0n = max;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	679a      	str	r2, [r3, #120]	; 0x78
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800280c:	b25b      	sxtb	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	da23      	bge.n	800285a <_usb_ep0setup+0x110>
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002816:	2b00      	cmp	r3, #0
 8002818:	d010      	beq.n	800283c <_usb_ep0setup+0xf2>
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_IN_TX;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2209      	movs	r2, #9
 800281e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 8002822:	f7ff fbbd 	bl	8001fa0 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800282e:	2100      	movs	r1, #0
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f7ff fedd 	bl	80025f0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8002836:	f7ff fbb9 	bl	8001fac <osalSysUnlockFromISR>
 800283a:	e031      	b.n	80028a0 <_usb_ep0setup+0x156>
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2214      	movs	r2, #20
 8002840:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 8002844:	f7ff fbac 	bl	8001fa0 <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, NULL, 0);
 8002848:	2300      	movs	r3, #0
 800284a:	2200      	movs	r2, #0
 800284c:	2100      	movs	r1, #0
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7ff fea1 	bl	8002596 <usbStartReceiveI>
      osalSysUnlockFromISR();
 8002854:	f7ff fbaa 	bl	8001fac <osalSysUnlockFromISR>
 8002858:	e022      	b.n	80028a0 <_usb_ep0setup+0x156>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800285e:	2b00      	cmp	r3, #0
 8002860:	d010      	beq.n	8002884 <_usb_ep0setup+0x13a>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2215      	movs	r2, #21
 8002866:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 800286a:	f7ff fb99 	bl	8001fa0 <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002876:	2100      	movs	r1, #0
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f7ff fe8c 	bl	8002596 <usbStartReceiveI>
      osalSysUnlockFromISR();
 800287e:	f7ff fb95 	bl	8001fac <osalSysUnlockFromISR>
 8002882:	e00d      	b.n	80028a0 <_usb_ep0setup+0x156>
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	220b      	movs	r2, #11
 8002888:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 800288c:	f7ff fb88 	bl	8001fa0 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8002890:	2300      	movs	r3, #0
 8002892:	2200      	movs	r2, #0
 8002894:	2100      	movs	r1, #0
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7ff feaa 	bl	80025f0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 800289c:	f7ff fb86 	bl	8001fac <osalSysUnlockFromISR>
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	70fb      	strb	r3, [r7, #3]
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80028ba:	2b15      	cmp	r3, #21
 80028bc:	f200 808b 	bhi.w	80029d6 <_usb_ep0in+0x12e>
 80028c0:	a201      	add	r2, pc, #4	; (adr r2, 80028c8 <_usb_ep0in+0x20>)
 80028c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028c6:	bf00      	nop
 80028c8:	080029a7 	.word	0x080029a7
 80028cc:	080029d7 	.word	0x080029d7
 80028d0:	080029d7 	.word	0x080029d7
 80028d4:	080029d7 	.word	0x080029d7
 80028d8:	080029d7 	.word	0x080029d7
 80028dc:	080029d7 	.word	0x080029d7
 80028e0:	080029a7 	.word	0x080029a7
 80028e4:	080029d7 	.word	0x080029d7
 80028e8:	080029d7 	.word	0x080029d7
 80028ec:	08002921 	.word	0x08002921
 80028f0:	0800296f 	.word	0x0800296f
 80028f4:	0800298d 	.word	0x0800298d
 80028f8:	080029d7 	.word	0x080029d7
 80028fc:	080029d7 	.word	0x080029d7
 8002900:	080029d7 	.word	0x080029d7
 8002904:	080029d7 	.word	0x080029d7
 8002908:	080029d7 	.word	0x080029d7
 800290c:	080029d7 	.word	0x080029d7
 8002910:	080029d7 	.word	0x080029d7
 8002914:	080029d7 	.word	0x080029d7
 8002918:	080029a7 	.word	0x080029a7
 800291c:	080029a7 	.word	0x080029a7
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3386      	adds	r3, #134	; 0x86
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff fb47 	bl	8001fb8 <get_hword>
 800292a:	4603      	mov	r3, r0
 800292c:	60fb      	str	r3, [r7, #12]
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	429a      	cmp	r2, r3
 8002936:	d91a      	bls.n	800296e <_usb_ep0in+0xc6>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	68d2      	ldr	r2, [r2, #12]
 8002940:	8a12      	ldrh	r2, [r2, #16]
 8002942:	fbb3 f1f2 	udiv	r1, r3, r2
 8002946:	fb01 f202 	mul.w	r2, r1, r2
 800294a:	1a9b      	subs	r3, r3, r2
    if ((usbp->ep0n < max) &&
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10e      	bne.n	800296e <_usb_ep0in+0xc6>
      osalSysLockFromISR();
 8002950:	f7ff fb26 	bl	8001fa0 <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8002954:	2300      	movs	r3, #0
 8002956:	2200      	movs	r2, #0
 8002958:	2100      	movs	r1, #0
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f7ff fe48 	bl	80025f0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8002960:	f7ff fb24 	bl	8001fac <osalSysUnlockFromISR>
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	220a      	movs	r2, #10
 8002968:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 800296c:	e033      	b.n	80029d6 <_usb_ep0in+0x12e>
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2214      	movs	r2, #20
 8002972:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8002976:	f7ff fb13 	bl	8001fa0 <osalSysLockFromISR>
    usbStartReceiveI(usbp, 0, NULL, 0);
 800297a:	2300      	movs	r3, #0
 800297c:	2200      	movs	r2, #0
 800297e:	2100      	movs	r1, #0
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f7ff fe08 	bl	8002596 <usbStartReceiveI>
    osalSysUnlockFromISR();
 8002986:	f7ff fb11 	bl	8001fac <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 800298a:	e024      	b.n	80029d6 <_usb_ep0in+0x12e>
  case USB_EP0_IN_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <_usb_ep0in+0xf4>
      usbp->ep0endcb(usbp);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 80029a4:	e017      	b.n	80029d6 <_usb_ep0in+0x12e>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 80029a6:	2100      	movs	r1, #0
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f003 fb7f 	bl	80060ac <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 80029ae:	2100      	movs	r1, #0
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f003 fb5e 	bl	8006072 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d005      	beq.n	80029cc <_usb_ep0in+0x124>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2106      	movs	r1, #6
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2206      	movs	r2, #6
 80029d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 80029d4:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	70fb      	strb	r3, [r7, #3]

  (void)ep;
  switch (usbp->ep0state) {
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80029ee:	2b15      	cmp	r3, #21
 80029f0:	d869      	bhi.n	8002ac6 <_usb_ep0out+0xea>
 80029f2:	a201      	add	r2, pc, #4	; (adr r2, 80029f8 <_usb_ep0out+0x1c>)
 80029f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f8:	08002a95 	.word	0x08002a95
 80029fc:	08002ac7 	.word	0x08002ac7
 8002a00:	08002ac7 	.word	0x08002ac7
 8002a04:	08002ac7 	.word	0x08002ac7
 8002a08:	08002ac7 	.word	0x08002ac7
 8002a0c:	08002ac7 	.word	0x08002ac7
 8002a10:	08002a95 	.word	0x08002a95
 8002a14:	08002ac7 	.word	0x08002ac7
 8002a18:	08002ac7 	.word	0x08002ac7
 8002a1c:	08002a95 	.word	0x08002a95
 8002a20:	08002a95 	.word	0x08002a95
 8002a24:	08002a95 	.word	0x08002a95
 8002a28:	08002ac7 	.word	0x08002ac7
 8002a2c:	08002ac7 	.word	0x08002ac7
 8002a30:	08002ac7 	.word	0x08002ac7
 8002a34:	08002ac7 	.word	0x08002ac7
 8002a38:	08002ac7 	.word	0x08002ac7
 8002a3c:	08002ac7 	.word	0x08002ac7
 8002a40:	08002ac7 	.word	0x08002ac7
 8002a44:	08002ac7 	.word	0x08002ac7
 8002a48:	08002a6f 	.word	0x08002a6f
 8002a4c:	08002a51 	.word	0x08002a51
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	220b      	movs	r2, #11
 8002a54:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8002a58:	f7ff faa2 	bl	8001fa0 <osalSysLockFromISR>
    usbStartTransmitI(usbp, 0, NULL, 0);
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	2200      	movs	r2, #0
 8002a60:	2100      	movs	r1, #0
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7ff fdc4 	bl	80025f0 <usbStartTransmitI>
    osalSysUnlockFromISR();
 8002a68:	f7ff faa0 	bl	8001fac <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 8002a6c:	e02b      	b.n	8002ac6 <_usb_ep0out+0xea>
  case USB_EP0_OUT_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d124      	bne.n	8002ac4 <_usb_ep0out+0xe8>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <_usb_ep0out+0xae>
      usbp->ep0endcb(usbp);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002a92:	e018      	b.n	8002ac6 <_usb_ep0out+0xea>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8002a94:	2100      	movs	r1, #0
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f003 fb08 	bl	80060ac <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f003 fae7 	bl	8006072 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d005      	beq.n	8002aba <_usb_ep0out+0xde>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2106      	movs	r1, #6
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2206      	movs	r2, #6
 8002abe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002ac2:	e000      	b.n	8002ac6 <_usb_ep0out+0xea>
      break;
 8002ac4:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <halCommunityInit>:
/**
 * @brief   HAL initialization (community part).
 *
 * @init
 */
void halCommunityInit(void) {
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 8002ad0:	f000 f802 	bl	8002ad8 <fsmcInit>
#endif
}
 8002ad4:	bf00      	nop
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <fsmcInit>:
/**
 * @brief   Low level FSMC driver initialization.
 *
 * @notapi
 */
void fsmcInit(void) {
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0

  if (FSMCD1.state == FSMC_UNINIT) {
 8002adc:	4b06      	ldr	r3, [pc, #24]	; (8002af8 <fsmcInit+0x20>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d105      	bne.n	8002af0 <fsmcInit+0x18>
    FSMCD1.state  = FSMC_STOP;
 8002ae4:	4b04      	ldr	r3, [pc, #16]	; (8002af8 <fsmcInit+0x20>)
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	701a      	strb	r2, [r3, #0]
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 8002aea:	4b03      	ldr	r3, [pc, #12]	; (8002af8 <fsmcInit+0x20>)
 8002aec:	4a03      	ldr	r2, [pc, #12]	; (8002afc <fsmcInit+0x24>)
 8002aee:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 8002af0:	bf00      	nop
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr
 8002af8:	240006c0 	.word	0x240006c0
 8002afc:	52004140 	.word	0x52004140

08002b00 <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0

  CH_IRQ_PROLOGUE();
 8002b04:	4804      	ldr	r0, [pc, #16]	; (8002b18 <Vector100+0x18>)
 8002b06:	f004 fdd3 	bl	80076b0 <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 8002b0a:	4803      	ldr	r0, [pc, #12]	; (8002b18 <Vector100+0x18>)
 8002b0c:	f004 fe0a 	bl	8007724 <__trace_isr_leave>
 8002b10:	f006 fc0e 	bl	8009330 <__port_irq_epilogue>
}
 8002b14:	bf00      	nop
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	08011dcc 	.word	0x08011dcc

08002b1c <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	4a12      	ldr	r2, [pc, #72]	; (8002b74 <nvicEnableVector+0x58>)
 8002b2c:	011b      	lsls	r3, r3, #4
 8002b2e:	b2d9      	uxtb	r1, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	4413      	add	r3, r2
 8002b34:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002b38:	460a      	mov	r2, r1
 8002b3a:	701a      	strb	r2, [r3, #0]
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f003 021f 	and.w	r2, r3, #31
 8002b42:	490c      	ldr	r1, [pc, #48]	; (8002b74 <nvicEnableVector+0x58>)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	095b      	lsrs	r3, r3, #5
 8002b48:	2001      	movs	r0, #1
 8002b4a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b4e:	3360      	adds	r3, #96	; 0x60
 8002b50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f003 021f 	and.w	r2, r3, #31
 8002b5a:	4906      	ldr	r1, [pc, #24]	; (8002b74 <nvicEnableVector+0x58>)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	095b      	lsrs	r3, r3, #5
 8002b60:	2001      	movs	r0, #1
 8002b62:	fa00 f202 	lsl.w	r2, r0, r2
 8002b66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr
 8002b74:	e000e100 	.word	0xe000e100

08002b78 <nvicDisableVector>:
/**
 * @brief   Disables an interrupt handler.
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]

  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f003 021f 	and.w	r2, r3, #31
 8002b86:	4910      	ldr	r1, [pc, #64]	; (8002bc8 <nvicDisableVector+0x50>)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	095b      	lsrs	r3, r3, #5
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b92:	3320      	adds	r3, #32
 8002b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f003 021f 	and.w	r2, r3, #31
 8002b9e:	490a      	ldr	r1, [pc, #40]	; (8002bc8 <nvicDisableVector+0x50>)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	095b      	lsrs	r3, r3, #5
 8002ba4:	2001      	movs	r0, #1
 8002ba6:	fa00 f202 	lsl.w	r2, r0, r2
 8002baa:	3360      	adds	r3, #96	; 0x60
 8002bac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = 0U;
 8002bb0:	4a05      	ldr	r2, [pc, #20]	; (8002bc8 <nvicDisableVector+0x50>)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4413      	add	r3, r2
 8002bb6:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002bba:	2200      	movs	r2, #0
 8002bbc:	701a      	strb	r2, [r3, #0]
#endif
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* Marked as not secure again.*/
  NVIC->__ITNS[n >> 5U] |= 1U << (n & 0x1FU);
#endif
}
 8002bbe:	bf00      	nop
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr
 8002bc8:	e000e100 	.word	0xe000e100

08002bcc <exti0_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti0_irq_init(void) {
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI0_NUMBER, STM32_IRQ_EXTI0_PRIORITY);
#endif
}
 8002bd0:	bf00      	nop
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr

08002bd8 <exti1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti1_irq_init(void) {
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI1_NUMBER, STM32_IRQ_EXTI1_PRIORITY);
#endif
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bc80      	pop	{r7}
 8002be2:	4770      	bx	lr

08002be4 <exti2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti2_irq_init(void) {
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI2_NUMBER, STM32_IRQ_EXTI2_PRIORITY);
#endif
}
 8002be8:	bf00      	nop
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr

08002bf0 <exti3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti3_irq_init(void) {
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI3_NUMBER, STM32_IRQ_EXTI3_PRIORITY);
#endif
}
 8002bf4:	bf00      	nop
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bc80      	pop	{r7}
 8002bfa:	4770      	bx	lr

08002bfc <exti4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti4_irq_init(void) {
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI4_NUMBER, STM32_IRQ_EXTI4_PRIORITY);
#endif
}
 8002c00:	bf00      	nop
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr

08002c08 <exti5_9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti5_9_irq_init(void) {
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI5_9_NUMBER, STM32_IRQ_EXTI5_9_PRIORITY);
#endif
}
 8002c0c:	bf00      	nop
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr

08002c14 <exti10_15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti10_15_irq_init(void) {
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI10_15_NUMBER, STM32_IRQ_EXTI10_15_PRIORITY);
#endif
}
 8002c18:	bf00      	nop
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bc80      	pop	{r7}
 8002c1e:	4770      	bx	lr

08002c20 <exti16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti16_irq_init(void) {
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI16_IS_USED)
  nvicEnableVector(STM32_EXTI16_NUMBER, STM32_IRQ_EXTI16_PRIORITY);
#endif
}
 8002c24:	bf00      	nop
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <exti17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti17_irq_init(void) {
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI17_IS_USED)
  nvicEnableVector(STM32_EXTI17_NUMBER, STM32_IRQ_EXTI17_PRIORITY);
#endif
}
 8002c30:	bf00      	nop
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr

08002c38 <exti18_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti18_irq_init(void) {
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI18_IS_USED)
  nvicEnableVector(STM32_EXTI18_NUMBER, STM32_IRQ_EXTI18_PRIORITY);
#endif
}
 8002c3c:	bf00      	nop
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bc80      	pop	{r7}
 8002c42:	4770      	bx	lr

08002c44 <exti19_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti19_irq_init(void) {
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI19_IS_USED)
  nvicEnableVector(STM32_EXTI19_NUMBER, STM32_IRQ_EXTI19_PRIORITY);
#endif
}
 8002c48:	bf00      	nop
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr

08002c50 <exti20_exti21_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti20_exti21_irq_init(void) {
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI20_IS_USED) || defined(STM32_EXTI21_IS_USED)
  nvicEnableVector(STM32_EXTI20_21_NUMBER, STM32_IRQ_EXTI20_21_PRIORITY);
#endif
}
 8002c54:	bf00      	nop
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bc80      	pop	{r7}
 8002c5a:	4770      	bx	lr

08002c5c <fdcan1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan1_irq_init(void) {
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
#if STM32_FDCAN1_IS_USED
  nvicEnableVector(STM32_FDCAN1_IT0_NUMBER, STM32_IRQ_FDCAN1_PRIORITY);
#endif
}
 8002c60:	bf00      	nop
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr

08002c68 <fdcan2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan2_irq_init(void) {
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
#if STM32_FDCAN2_IS_USED
  nvicEnableVector(STM32_FDCAN2_IT0_NUMBER, STM32_IRQ_FDCAN2_PRIORITY);
#endif
}
 8002c6c:	bf00      	nop
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bc80      	pop	{r7}
 8002c72:	4770      	bx	lr

08002c74 <fdcan3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan3_irq_init(void) {
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
#if STM32_FDCAN3_IS_USED
  nvicEnableVector(STM32_FDCAN3_IT0_NUMBER, STM32_IRQ_FDCAN3_PRIORITY);
#endif
}
 8002c78:	bf00      	nop
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr

08002c80 <quadspi1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void quadspi1_irq_init(void) {
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
#if STM32_QUADSPI1_IS_USED
  nvicEnableVector(STM32_QUADSPI1_NUMBER, STM32_IRQ_QUADSPI1_PRIORITY);
#endif
}
 8002c84:	bf00      	nop
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr

08002c8c <sdmmc1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc1_irq_init(void) {
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
#if STM32_SDMMC1_IS_USED
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
#endif
}
 8002c90:	bf00      	nop
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr

08002c98 <sdmmc2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc2_irq_init(void) {
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
#if STM32_SDMMC2_IS_USED
  nvicEnableVector(STM32_SDMMC2_NUMBER, STM32_IRQ_SDMMC2_PRIORITY);
#endif
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <usart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart1_irq_init(void) {
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
#if defined(STM32_USART1_IS_USED)
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 8002ca8:	210c      	movs	r1, #12
 8002caa:	2025      	movs	r0, #37	; 0x25
 8002cac:	f7ff ff36 	bl	8002b1c <nvicEnableVector>
#endif
}
 8002cb0:	bf00      	nop
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002cb8:	4806      	ldr	r0, [pc, #24]	; (8002cd4 <VectorD4+0x20>)
 8002cba:	f004 fcf9 	bl	80076b0 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 8002cbe:	4806      	ldr	r0, [pc, #24]	; (8002cd8 <VectorD4+0x24>)
 8002cc0:	f004 f9c6 	bl	8007050 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002cc4:	4803      	ldr	r0, [pc, #12]	; (8002cd4 <VectorD4+0x20>)
 8002cc6:	f004 fd2d 	bl	8007724 <__trace_isr_leave>
 8002cca:	f006 fb31 	bl	8009330 <__port_irq_epilogue>
}
 8002cce:	bf00      	nop
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	08011dd8 	.word	0x08011dd8
 8002cd8:	240008bc 	.word	0x240008bc

08002cdc <usart2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart2_irq_init(void) {
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
#if defined(STM32_USART2_IS_USED)
  nvicEnableVector(STM32_USART2_NUMBER, STM32_IRQ_USART2_PRIORITY);
#endif
}
 8002ce0:	bf00      	nop
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bc80      	pop	{r7}
 8002ce6:	4770      	bx	lr

08002ce8 <usart3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart3_irq_init(void) {
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
#if defined(STM32_USART3_IS_USED)
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
#endif
}
 8002cec:	bf00      	nop
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bc80      	pop	{r7}
 8002cf2:	4770      	bx	lr

08002cf4 <uart4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart4_irq_init(void) {
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
#if defined(STM32_UART4_IS_USED)
  nvicEnableVector(STM32_UART4_NUMBER, STM32_IRQ_UART4_PRIORITY);
#endif
}
 8002cf8:	bf00      	nop
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bc80      	pop	{r7}
 8002cfe:	4770      	bx	lr

08002d00 <uart5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart5_irq_init(void) {
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
#if defined(STM32_UART5_IS_USED)
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 8002d04:	210c      	movs	r1, #12
 8002d06:	2035      	movs	r0, #53	; 0x35
 8002d08:	f7ff ff08 	bl	8002b1c <nvicEnableVector>
#endif
}
 8002d0c:	bf00      	nop
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002d14:	4806      	ldr	r0, [pc, #24]	; (8002d30 <Vector114+0x20>)
 8002d16:	f004 fccb 	bl	80076b0 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 8002d1a:	4806      	ldr	r0, [pc, #24]	; (8002d34 <Vector114+0x24>)
 8002d1c:	f004 f998 	bl	8007050 <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002d20:	4803      	ldr	r0, [pc, #12]	; (8002d30 <Vector114+0x20>)
 8002d22:	f004 fcff 	bl	8007724 <__trace_isr_leave>
 8002d26:	f006 fb03 	bl	8009330 <__port_irq_epilogue>
}
 8002d2a:	bf00      	nop
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	08011de4 	.word	0x08011de4
 8002d34:	2400091c 	.word	0x2400091c

08002d38 <usart6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart6_irq_init(void) {
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
#if defined(STM32_USART6_IS_USED)
  nvicEnableVector(STM32_USART6_NUMBER, STM32_IRQ_USART6_PRIORITY);
#endif
}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr

08002d44 <uart7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart7_irq_init(void) {
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
#if defined(STM32_UART7_IS_USED)
  nvicEnableVector(STM32_UART7_NUMBER, STM32_IRQ_UART7_PRIORITY);
#endif
}
 8002d48:	bf00      	nop
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bc80      	pop	{r7}
 8002d4e:	4770      	bx	lr

08002d50 <uart8_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart8_irq_init(void) {
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
#if defined(STM32_UART8_IS_USED)
  nvicEnableVector(STM32_UART8_NUMBER, STM32_IRQ_UART8_PRIORITY);
#endif
}
 8002d54:	bf00      	nop
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bc80      	pop	{r7}
 8002d5a:	4770      	bx	lr

08002d5c <uart9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart9_irq_init(void) {
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
#if defined(STM32_UART9_IS_USED)
  nvicEnableVector(STM32_UART9_NUMBER, STM32_IRQ_UART9_PRIORITY);
#endif
}
 8002d60:	bf00      	nop
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bc80      	pop	{r7}
 8002d66:	4770      	bx	lr

08002d68 <usart10_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart10_irq_init(void) {
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
#if defined(STM32_USART10_IS_USED)
  nvicEnableVector(STM32_USART10_NUMBER, STM32_IRQ_USART10_PRIORITY);
#endif
}
 8002d6c:	bf00      	nop
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr

08002d74 <lpuart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void lpuart1_irq_init(void) {
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0
#if defined(STM32_LPUART1_IS_USED)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_IRQ_LPUART1_PRIORITY);
#endif
}
 8002d78:	bf00      	nop
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bc80      	pop	{r7}
 8002d7e:	4770      	bx	lr

08002d80 <tim1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim1_irq_init(void) {
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0
#if defined(STM32_TIM1_IS_USED)
  nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_IRQ_TIM1_UP_PRIORITY);
  nvicEnableVector(STM32_TIM1_CC_NUMBER, STM32_IRQ_TIM1_CC_PRIORITY);
#endif
}
 8002d84:	bf00      	nop
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <tim2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim2_irq_init(void) {
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM2_IS_USED)
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 8002d90:	2107      	movs	r1, #7
 8002d92:	201c      	movs	r0, #28
 8002d94:	f7ff fec2 	bl	8002b1c <nvicEnableVector>
#endif
}
 8002d98:	bf00      	nop
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002da0:	4805      	ldr	r0, [pc, #20]	; (8002db8 <VectorB0+0x1c>)
 8002da2:	f004 fc85 	bl	80076b0 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 8002da6:	f003 fe8b 	bl	8006ac0 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002daa:	4803      	ldr	r0, [pc, #12]	; (8002db8 <VectorB0+0x1c>)
 8002dac:	f004 fcba 	bl	8007724 <__trace_isr_leave>
 8002db0:	f006 fabe 	bl	8009330 <__port_irq_epilogue>
}
 8002db4:	bf00      	nop
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	08011df0 	.word	0x08011df0

08002dbc <tim3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim3_irq_init(void) {
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
#if defined(STM32_TIM3_IS_USED)
  nvicEnableVector(STM32_TIM3_NUMBER, STM32_IRQ_TIM3_PRIORITY);
#endif
}
 8002dc0:	bf00      	nop
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bc80      	pop	{r7}
 8002dc6:	4770      	bx	lr

08002dc8 <tim4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim4_irq_init(void) {
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
#if defined(STM32_TIM4_IS_USED)
  nvicEnableVector(STM32_TIM4_NUMBER, STM32_IRQ_TIM4_PRIORITY);
#endif
}
 8002dcc:	bf00      	nop
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr

08002dd4 <tim5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim5_irq_init(void) {
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
#if defined(STM32_TIM5_IS_USED)
  nvicEnableVector(STM32_TIM5_NUMBER, STM32_IRQ_TIM5_PRIORITY);
#endif
}
 8002dd8:	bf00      	nop
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr

08002de0 <tim6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim6_irq_init(void) {
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
#if defined(STM32_TIM6_IS_USED)
  nvicEnableVector(STM32_TIM6_NUMBER, STM32_IRQ_TIM6_PRIORITY);
#endif
}
 8002de4:	bf00      	nop
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bc80      	pop	{r7}
 8002dea:	4770      	bx	lr

08002dec <tim7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim7_irq_init(void) {
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
#if defined(STM32_TIM7_IS_USED)
  nvicEnableVector(STM32_TIM7_NUMBER, STM32_IRQ_TIM7_PRIORITY);
#endif
}
 8002df0:	bf00      	nop
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bc80      	pop	{r7}
 8002df6:	4770      	bx	lr

08002df8 <tim8_tim12_tim13_tim14_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim8_tim12_tim13_tim14_irq_init(void) {
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
#endif
#if defined(STM32_TIM8_IS_USED)
  nvicEnableVector(STM32_TIM8_CC_NUMBER,
                   STM32_IRQ_TIM8_CC_PRIORITY);
#endif
}
 8002dfc:	bf00      	nop
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bc80      	pop	{r7}
 8002e02:	4770      	bx	lr

08002e04 <tim15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim15_irq_init(void) {
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
#if defined(STM32_TIM15_IS_USED)
  nvicEnableVector(STM32_TIM15_NUMBER, STM32_IRQ_TIM15_PRIORITY);
#endif
}
 8002e08:	bf00      	nop
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bc80      	pop	{r7}
 8002e0e:	4770      	bx	lr

08002e10 <tim16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim16_irq_init(void) {
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
#if defined(STM32_TIM16_IS_USED)
  nvicEnableVector(STM32_TIM16_NUMBER, STM32_IRQ_TIM16_PRIORITY);
#endif
}
 8002e14:	bf00      	nop
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bc80      	pop	{r7}
 8002e1a:	4770      	bx	lr

08002e1c <tim17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim17_irq_init(void) {
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM17_IS_USED)
  nvicEnableVector(STM32_TIM17_NUMBER, STM32_IRQ_TIM17_PRIORITY);
#endif
}
 8002e20:	bf00      	nop
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bc80      	pop	{r7}
 8002e26:	4770      	bx	lr

08002e28 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0

  exti0_irq_init();
 8002e2c:	f7ff fece 	bl	8002bcc <exti0_irq_init>
  exti1_irq_init();
 8002e30:	f7ff fed2 	bl	8002bd8 <exti1_irq_init>
  exti2_irq_init();
 8002e34:	f7ff fed6 	bl	8002be4 <exti2_irq_init>
  exti3_irq_init();
 8002e38:	f7ff feda 	bl	8002bf0 <exti3_irq_init>
  exti4_irq_init();
 8002e3c:	f7ff fede 	bl	8002bfc <exti4_irq_init>
  exti5_9_irq_init();
 8002e40:	f7ff fee2 	bl	8002c08 <exti5_9_irq_init>
  exti10_15_irq_init();
 8002e44:	f7ff fee6 	bl	8002c14 <exti10_15_irq_init>
  exti16_irq_init();
 8002e48:	f7ff feea 	bl	8002c20 <exti16_irq_init>
  exti17_irq_init();
 8002e4c:	f7ff feee 	bl	8002c2c <exti17_irq_init>
  exti18_irq_init();
 8002e50:	f7ff fef2 	bl	8002c38 <exti18_irq_init>
  exti19_irq_init();
 8002e54:	f7ff fef6 	bl	8002c44 <exti19_irq_init>
  exti20_exti21_irq_init();
 8002e58:	f7ff fefa 	bl	8002c50 <exti20_exti21_irq_init>

  fdcan1_irq_init();
 8002e5c:	f7ff fefe 	bl	8002c5c <fdcan1_irq_init>
  fdcan2_irq_init();
 8002e60:	f7ff ff02 	bl	8002c68 <fdcan2_irq_init>
  fdcan3_irq_init();
 8002e64:	f7ff ff06 	bl	8002c74 <fdcan3_irq_init>

  mdma_irq_init();
 8002e68:	2109      	movs	r1, #9
 8002e6a:	207a      	movs	r0, #122	; 0x7a
 8002e6c:	f7ff fe56 	bl	8002b1c <nvicEnableVector>

#if defined(HAL_LLD_TYPE1_H)
  quadspi1_irq_init();
 8002e70:	f7ff ff06 	bl	8002c80 <quadspi1_irq_init>
#elif defined(HAL_LLD_TYPE2_H)
  octospi1_irq_init();
  octospi2_irq_init();
#endif

  sdmmc1_irq_init();
 8002e74:	f7ff ff0a 	bl	8002c8c <sdmmc1_irq_init>
  sdmmc2_irq_init();
 8002e78:	f7ff ff0e 	bl	8002c98 <sdmmc2_irq_init>

  tim1_irq_init();
 8002e7c:	f7ff ff80 	bl	8002d80 <tim1_irq_init>
  tim2_irq_init();
 8002e80:	f7ff ff84 	bl	8002d8c <tim2_irq_init>
  tim3_irq_init();
 8002e84:	f7ff ff9a 	bl	8002dbc <tim3_irq_init>
  tim4_irq_init();
 8002e88:	f7ff ff9e 	bl	8002dc8 <tim4_irq_init>
  tim5_irq_init();
 8002e8c:	f7ff ffa2 	bl	8002dd4 <tim5_irq_init>
  tim6_irq_init();
 8002e90:	f7ff ffa6 	bl	8002de0 <tim6_irq_init>
  tim7_irq_init();
 8002e94:	f7ff ffaa 	bl	8002dec <tim7_irq_init>
  tim8_tim12_tim13_tim14_irq_init();
 8002e98:	f7ff ffae 	bl	8002df8 <tim8_tim12_tim13_tim14_irq_init>
  tim15_irq_init();
 8002e9c:	f7ff ffb2 	bl	8002e04 <tim15_irq_init>
  tim16_irq_init();
 8002ea0:	f7ff ffb6 	bl	8002e10 <tim16_irq_init>
  tim17_irq_init();
 8002ea4:	f7ff ffba 	bl	8002e1c <tim17_irq_init>

  usart1_irq_init();
 8002ea8:	f7ff fefc 	bl	8002ca4 <usart1_irq_init>
  usart2_irq_init();
 8002eac:	f7ff ff16 	bl	8002cdc <usart2_irq_init>
  usart3_irq_init();
 8002eb0:	f7ff ff1a 	bl	8002ce8 <usart3_irq_init>
  uart4_irq_init();
 8002eb4:	f7ff ff1e 	bl	8002cf4 <uart4_irq_init>
  uart5_irq_init();
 8002eb8:	f7ff ff22 	bl	8002d00 <uart5_irq_init>
  usart6_irq_init();
 8002ebc:	f7ff ff3c 	bl	8002d38 <usart6_irq_init>
  uart7_irq_init();
 8002ec0:	f7ff ff40 	bl	8002d44 <uart7_irq_init>
  uart8_irq_init();
 8002ec4:	f7ff ff44 	bl	8002d50 <uart8_irq_init>
  uart9_irq_init();
 8002ec8:	f7ff ff48 	bl	8002d5c <uart9_irq_init>
  usart10_irq_init();
 8002ecc:	f7ff ff4c 	bl	8002d68 <usart10_irq_init>
  lpuart1_irq_init();
 8002ed0:	f7ff ff50 	bl	8002d74 <lpuart1_irq_init>
}
 8002ed4:	bf00      	nop
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <SCB_CleanInvalidateDCache>:
/**
  \brief   Clean & Invalidate D-Cache
  \details Cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache (void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b085      	sub	sp, #20
 8002edc:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8002ede:	4b1a      	ldr	r3, [pc, #104]	; (8002f48 <SCB_CleanInvalidateDCache+0x70>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002ee6:	f3bf 8f4f 	dsb	sy
}
 8002eea:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8002eec:	4b16      	ldr	r3, [pc, #88]	; (8002f48 <SCB_CleanInvalidateDCache+0x70>)
 8002eee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ef2:	607b      	str	r3, [r7, #4]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	0b5b      	lsrs	r3, r3, #13
 8002ef8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002efc:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	08db      	lsrs	r3, r3, #3
 8002f02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f06:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	015a      	lsls	r2, r3, #5
 8002f0c:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8002f10:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 8002f12:	68ba      	ldr	r2, [r7, #8]
 8002f14:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8002f16:	490c      	ldr	r1, [pc, #48]	; (8002f48 <SCB_CleanInvalidateDCache+0x70>)
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	f8c1 3274 	str.w	r3, [r1, #628]	; 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	1e5a      	subs	r2, r3, #1
 8002f22:	60ba      	str	r2, [r7, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d1ef      	bne.n	8002f08 <SCB_CleanInvalidateDCache+0x30>
    } while(sets-- != 0U);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	1e5a      	subs	r2, r3, #1
 8002f2c:	60fa      	str	r2, [r7, #12]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1e5      	bne.n	8002efe <SCB_CleanInvalidateDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8002f32:	f3bf 8f4f 	dsb	sy
}
 8002f36:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002f38:	f3bf 8f6f 	isb	sy
}
 8002f3c:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8002f3e:	bf00      	nop
 8002f40:	3714      	adds	r7, #20
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bc80      	pop	{r7}
 8002f46:	4770      	bx	lr
 8002f48:	e000ed00 	.word	0xe000ed00

08002f4c <__rccResetAPB1L>:

/*===========================================================================*/
/* Driver macros.                                                            */
/*===========================================================================*/

__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1LRSTR |= mask;
 8002f54:	4b0c      	ldr	r3, [pc, #48]	; (8002f88 <__rccResetAPB1L+0x3c>)
 8002f56:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002f5a:	490b      	ldr	r1, [pc, #44]	; (8002f88 <__rccResetAPB1L+0x3c>)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002f64:	4b08      	ldr	r3, [pc, #32]	; (8002f88 <__rccResetAPB1L+0x3c>)
 8002f66:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	4906      	ldr	r1, [pc, #24]	; (8002f88 <__rccResetAPB1L+0x3c>)
 8002f70:	4013      	ands	r3, r2
 8002f72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002f76:	4b04      	ldr	r3, [pc, #16]	; (8002f88 <__rccResetAPB1L+0x3c>)
 8002f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bc80      	pop	{r7}
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	58024400 	.word	0x58024400

08002f8c <__rccResetAPB1H>:

__STATIC_INLINE void __rccResetAPB1H(uint32_t mask) {
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1HRSTR |= mask;
 8002f94:	4b0c      	ldr	r3, [pc, #48]	; (8002fc8 <__rccResetAPB1H+0x3c>)
 8002f96:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002f9a:	490b      	ldr	r1, [pc, #44]	; (8002fc8 <__rccResetAPB1H+0x3c>)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8002fa4:	4b08      	ldr	r3, [pc, #32]	; (8002fc8 <__rccResetAPB1H+0x3c>)
 8002fa6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	43db      	mvns	r3, r3
 8002fae:	4906      	ldr	r1, [pc, #24]	; (8002fc8 <__rccResetAPB1H+0x3c>)
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 8002fb6:	4b04      	ldr	r3, [pc, #16]	; (8002fc8 <__rccResetAPB1H+0x3c>)
 8002fb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 8002fbc:	bf00      	nop
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bc80      	pop	{r7}
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	58024400 	.word	0x58024400

08002fcc <__rccResetAPB2>:

__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB2RSTR |= mask;
 8002fd4:	4b0c      	ldr	r3, [pc, #48]	; (8003008 <__rccResetAPB2+0x3c>)
 8002fd6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002fda:	490b      	ldr	r1, [pc, #44]	; (8003008 <__rccResetAPB2+0x3c>)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002fe4:	4b08      	ldr	r3, [pc, #32]	; (8003008 <__rccResetAPB2+0x3c>)
 8002fe6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	43db      	mvns	r3, r3
 8002fee:	4906      	ldr	r1, [pc, #24]	; (8003008 <__rccResetAPB2+0x3c>)
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002ff6:	4b04      	ldr	r3, [pc, #16]	; (8003008 <__rccResetAPB2+0x3c>)
 8002ff8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	bc80      	pop	{r7}
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	58024400 	.word	0x58024400

0800300c <__rccResetAPB3>:

__STATIC_INLINE void __rccResetAPB3(uint32_t mask) {
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB3RSTR |= mask;
 8003014:	4b0c      	ldr	r3, [pc, #48]	; (8003048 <__rccResetAPB3+0x3c>)
 8003016:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800301a:	490b      	ldr	r1, [pc, #44]	; (8003048 <__rccResetAPB3+0x3c>)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4313      	orrs	r3, r2
 8003020:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 8003024:	4b08      	ldr	r3, [pc, #32]	; (8003048 <__rccResetAPB3+0x3c>)
 8003026:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	43db      	mvns	r3, r3
 800302e:	4906      	ldr	r1, [pc, #24]	; (8003048 <__rccResetAPB3+0x3c>)
 8003030:	4013      	ands	r3, r2
 8003032:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8003036:	4b04      	ldr	r3, [pc, #16]	; (8003048 <__rccResetAPB3+0x3c>)
 8003038:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 800303c:	bf00      	nop
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	58024400 	.word	0x58024400

0800304c <__rccResetAPB4>:

__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB4RSTR |= mask;
 8003054:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <__rccResetAPB4+0x3c>)
 8003056:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800305a:	490b      	ldr	r1, [pc, #44]	; (8003088 <__rccResetAPB4+0x3c>)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4313      	orrs	r3, r2
 8003060:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8003064:	4b08      	ldr	r3, [pc, #32]	; (8003088 <__rccResetAPB4+0x3c>)
 8003066:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	43db      	mvns	r3, r3
 800306e:	4906      	ldr	r1, [pc, #24]	; (8003088 <__rccResetAPB4+0x3c>)
 8003070:	4013      	ands	r3, r2
 8003072:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8003076:	4b04      	ldr	r3, [pc, #16]	; (8003088 <__rccResetAPB4+0x3c>)
 8003078:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	bc80      	pop	{r7}
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	58024400 	.word	0x58024400

0800308c <__rccResetAHB1>:

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 8003094:	4b0c      	ldr	r3, [pc, #48]	; (80030c8 <__rccResetAHB1+0x3c>)
 8003096:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800309a:	490b      	ldr	r1, [pc, #44]	; (80030c8 <__rccResetAHB1+0x3c>)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4313      	orrs	r3, r2
 80030a0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 80030a4:	4b08      	ldr	r3, [pc, #32]	; (80030c8 <__rccResetAHB1+0x3c>)
 80030a6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	43db      	mvns	r3, r3
 80030ae:	4906      	ldr	r1, [pc, #24]	; (80030c8 <__rccResetAHB1+0x3c>)
 80030b0:	4013      	ands	r3, r2
 80030b2:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 80030b6:	4b04      	ldr	r3, [pc, #16]	; (80030c8 <__rccResetAHB1+0x3c>)
 80030b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bc80      	pop	{r7}
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	58024400 	.word	0x58024400

080030cc <__rccResetAHB2>:

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
 80030d4:	4b0c      	ldr	r3, [pc, #48]	; (8003108 <__rccResetAHB2+0x3c>)
 80030d6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80030da:	490b      	ldr	r1, [pc, #44]	; (8003108 <__rccResetAHB2+0x3c>)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4313      	orrs	r3, r2
 80030e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 80030e4:	4b08      	ldr	r3, [pc, #32]	; (8003108 <__rccResetAHB2+0x3c>)
 80030e6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	43db      	mvns	r3, r3
 80030ee:	4906      	ldr	r1, [pc, #24]	; (8003108 <__rccResetAHB2+0x3c>)
 80030f0:	4013      	ands	r3, r2
 80030f2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 80030f6:	4b04      	ldr	r3, [pc, #16]	; (8003108 <__rccResetAHB2+0x3c>)
 80030f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	bc80      	pop	{r7}
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	58024400 	.word	0x58024400

0800310c <__rccResetAHB3>:

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 8003114:	4b09      	ldr	r3, [pc, #36]	; (800313c <__rccResetAHB3+0x30>)
 8003116:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8003118:	4908      	ldr	r1, [pc, #32]	; (800313c <__rccResetAHB3+0x30>)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4313      	orrs	r3, r2
 800311e:	67cb      	str	r3, [r1, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8003120:	4b06      	ldr	r3, [pc, #24]	; (800313c <__rccResetAHB3+0x30>)
 8003122:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	43db      	mvns	r3, r3
 8003128:	4904      	ldr	r1, [pc, #16]	; (800313c <__rccResetAHB3+0x30>)
 800312a:	4013      	ands	r3, r2
 800312c:	67cb      	str	r3, [r1, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 800312e:	4b03      	ldr	r3, [pc, #12]	; (800313c <__rccResetAHB3+0x30>)
 8003130:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr
 800313c:	58024400 	.word	0x58024400

08003140 <__rccResetAHB4>:

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8003148:	4b0c      	ldr	r3, [pc, #48]	; (800317c <__rccResetAHB4+0x3c>)
 800314a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800314e:	490b      	ldr	r1, [pc, #44]	; (800317c <__rccResetAHB4+0x3c>)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4313      	orrs	r3, r2
 8003154:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8003158:	4b08      	ldr	r3, [pc, #32]	; (800317c <__rccResetAHB4+0x3c>)
 800315a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	43db      	mvns	r3, r3
 8003162:	4906      	ldr	r1, [pc, #24]	; (800317c <__rccResetAHB4+0x3c>)
 8003164:	4013      	ands	r3, r2
 8003166:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 800316a:	4b04      	ldr	r3, [pc, #16]	; (800317c <__rccResetAHB4+0x3c>)
 800316c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	bc80      	pop	{r7}
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	58024400 	.word	0x58024400

08003180 <rccEnableAPB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	460b      	mov	r3, r1
 800318a:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 800318c:	4b12      	ldr	r3, [pc, #72]	; (80031d8 <rccEnableAPB4+0x58>)
 800318e:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003192:	4911      	ldr	r1, [pc, #68]	; (80031d8 <rccEnableAPB4+0x58>)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4313      	orrs	r3, r2
 8003198:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 800319c:	78fb      	ldrb	r3, [r7, #3]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d008      	beq.n	80031b4 <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 80031a2:	4b0d      	ldr	r3, [pc, #52]	; (80031d8 <rccEnableAPB4+0x58>)
 80031a4:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 80031a8:	490b      	ldr	r1, [pc, #44]	; (80031d8 <rccEnableAPB4+0x58>)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 80031b2:	e008      	b.n	80031c6 <rccEnableAPB4+0x46>
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
 80031b4:	4b08      	ldr	r3, [pc, #32]	; (80031d8 <rccEnableAPB4+0x58>)
 80031b6:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	43db      	mvns	r3, r3
 80031be:	4906      	ldr	r1, [pc, #24]	; (80031d8 <rccEnableAPB4+0x58>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  }
  (void)RCC_C1->APB4LPENR;
 80031c6:	4b04      	ldr	r3, [pc, #16]	; (80031d8 <rccEnableAPB4+0x58>)
 80031c8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  else {
    RCC_C2->APB4LPENR &= ~mask;
  }
  (void)RCC_C2->APB4LPENR;
#endif
}
 80031cc:	bf00      	nop
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bc80      	pop	{r7}
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	58024400 	.word	0x58024400

080031dc <rccEnableAHB2>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	460b      	mov	r3, r1
 80031e6:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 80031e8:	4b12      	ldr	r3, [pc, #72]	; (8003234 <rccEnableAHB2+0x58>)
 80031ea:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 80031ee:	4911      	ldr	r1, [pc, #68]	; (8003234 <rccEnableAHB2+0x58>)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	f8c1 30dc 	str.w	r3, [r1, #220]	; 0xdc
  if (lp) {
 80031f8:	78fb      	ldrb	r3, [r7, #3]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d008      	beq.n	8003210 <rccEnableAHB2+0x34>
    RCC_C1->AHB2LPENR |= mask;
 80031fe:	4b0d      	ldr	r3, [pc, #52]	; (8003234 <rccEnableAHB2+0x58>)
 8003200:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8003204:	490b      	ldr	r1, [pc, #44]	; (8003234 <rccEnableAHB2+0x58>)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4313      	orrs	r3, r2
 800320a:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
 800320e:	e008      	b.n	8003222 <rccEnableAHB2+0x46>
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
 8003210:	4b08      	ldr	r3, [pc, #32]	; (8003234 <rccEnableAHB2+0x58>)
 8003212:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	43db      	mvns	r3, r3
 800321a:	4906      	ldr	r1, [pc, #24]	; (8003234 <rccEnableAHB2+0x58>)
 800321c:	4013      	ands	r3, r2
 800321e:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
  }
  (void)RCC_C1->AHB2LPENR;
 8003222:	4b04      	ldr	r3, [pc, #16]	; (8003234 <rccEnableAHB2+0x58>)
 8003224:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
  else {
    RCC_C2->AHB2LPENR &= ~mask;
  }
  (void)RCC_C2->AHB2LPENR;
#endif
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	bc80      	pop	{r7}
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	58024400 	.word	0x58024400

08003238 <init_bkp_domain>:
/**
 * @brief   Initializes the backup domain.
 * @note    WARNING! Changing clock source impossible without resetting
 *          of the whole BKP domain.
 */
static inline void init_bkp_domain(void) {
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0

  /* Backup domain access enabled and left open.*/
  PWR->CR1 |= PWR_CR1_DBP;
 800323c:	4b0b      	ldr	r3, [pc, #44]	; (800326c <init_bkp_domain+0x34>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a0a      	ldr	r2, [pc, #40]	; (800326c <init_bkp_domain+0x34>)
 8003242:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003246:	6013      	str	r3, [r2, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8003248:	4b09      	ldr	r3, [pc, #36]	; (8003270 <init_bkp_domain+0x38>)
 800324a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800324c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003250:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003254:	d006      	beq.n	8003264 <init_bkp_domain+0x2c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 8003256:	4b06      	ldr	r3, [pc, #24]	; (8003270 <init_bkp_domain+0x38>)
 8003258:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800325c:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 800325e:	4b04      	ldr	r3, [pc, #16]	; (8003270 <init_bkp_domain+0x38>)
 8003260:	2200      	movs	r2, #0
 8003262:	671a      	str	r2, [r3, #112]	; 0x70

    /* RTC clock enabled.*/
    RCC->BDCR |= RCC_BDCR_RTCEN;
  }
#endif /* HAL_USE_RTC */
}
 8003264:	bf00      	nop
 8003266:	46bd      	mov	sp, r7
 8003268:	bc80      	pop	{r7}
 800326a:	4770      	bx	lr
 800326c:	58024800 	.word	0x58024800
 8003270:	58024400 	.word	0x58024400

08003274 <init_pwr>:

/**
 * @brief   Initializes the PWR unit.
 */
static inline void init_pwr(void) {
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
  (void)pwr;
#endif

  /* Lower C3 byte, it must be programmed at very first, then waiting for
     power supply to stabilize.*/
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8003278:	4b12      	ldr	r3, [pc, #72]	; (80032c4 <init_pwr+0x50>)
 800327a:	2202      	movs	r2, #2
 800327c:	60da      	str	r2, [r3, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 800327e:	bf00      	nop
 8003280:	4b10      	ldr	r3, [pc, #64]	; (80032c4 <init_pwr+0x50>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0f9      	beq.n	8003280 <init_pwr+0xc>
    ; /* CHTODO timeout handling.*/

  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 800328c:	4b0d      	ldr	r3, [pc, #52]	; (80032c4 <init_pwr+0x50>)
 800328e:	4a0e      	ldr	r2, [pc, #56]	; (80032c8 <init_pwr+0x54>)
 8003290:	601a      	str	r2, [r3, #0]
  PWR->CR2   = STM32_PWR_CR2;
 8003292:	4b0c      	ldr	r3, [pc, #48]	; (80032c4 <init_pwr+0x50>)
 8003294:	2201      	movs	r2, #1
 8003296:	609a      	str	r2, [r3, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8003298:	4b0a      	ldr	r3, [pc, #40]	; (80032c4 <init_pwr+0x50>)
 800329a:	4a0c      	ldr	r2, [pc, #48]	; (80032cc <init_pwr+0x58>)
 800329c:	60da      	str	r2, [r3, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 800329e:	4b09      	ldr	r3, [pc, #36]	; (80032c4 <init_pwr+0x50>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	611a      	str	r2, [r3, #16]
#if defined(HAL_LLD_TYPE3_H)
  PWR->SRDCR = STM32_VOS;
#else
  PWR->D3CR  = STM32_VOS;
 80032a4:	4b07      	ldr	r3, [pc, #28]	; (80032c4 <init_pwr+0x50>)
 80032a6:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80032aa:	619a      	str	r2, [r3, #24]
#endif
#endif
#if defined(HAL_LLD_TYPE3_H)
  while ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == 0)
#else
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 80032ac:	bf00      	nop
 80032ae:	4b05      	ldr	r3, [pc, #20]	; (80032c4 <init_pwr+0x50>)
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d0f9      	beq.n	80032ae <init_pwr+0x3a>
#if STM32_PWR_CR2 & PWR_CR2_BREN
//  while ((PWR->CR2 & PWR_CR2_BRRDY) == 0)
//    ;
//  rccEnableBKPRAM(true);
#endif
}
 80032ba:	bf00      	nop
 80032bc:	bf00      	nop
 80032be:	46bd      	mov	sp, r7
 80032c0:	bc80      	pop	{r7}
 80032c2:	4770      	bx	lr
 80032c4:	58024800 	.word	0x58024800
 80032c8:	f000c000 	.word	0xf000c000
 80032cc:	01000002 	.word	0x01000002

080032d0 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
     Note, GPIOs are not reset because initialized before this point in
     board files.
     Note that there is an undocumented bit in AHB1, presumably the cache
     reset, which must not be touched because the cache is write-back and
     latest writes could be lost.*/
  __rccResetAHB1(~RCC_AHB1RSTR_DONOTTOUCH);
 80032d4:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 80032d8:	f7ff fed8 	bl	800308c <__rccResetAHB1>
  __rccResetAHB2(~0);
 80032dc:	f04f 30ff 	mov.w	r0, #4294967295
 80032e0:	f7ff fef4 	bl	80030cc <__rccResetAHB2>
  __rccResetAHB3(~(RCC_AHB3RSTR_FMCRST    |
 80032e4:	481a      	ldr	r0, [pc, #104]	; (8003350 <hal_lld_init+0x80>)
 80032e6:	f7ff ff11 	bl	800310c <__rccResetAHB3>
                   RCC_AHB3RSTR_OSPI2RST  |
                   RCC_AHB3RSTR_IOMNGRRST |
                   RCC_AHB3RSTR_MDMARST   |
#endif
                   0x80000000U));   /* Was RCC_AHB3RSTR_CPURST in Rev-V.*/
  __rccResetAHB4(~(RCC_APB4RSTR_SYSCFGRST | STM32_GPIO_EN_MASK));
 80032ea:	481a      	ldr	r0, [pc, #104]	; (8003354 <hal_lld_init+0x84>)
 80032ec:	f7ff ff28 	bl	8003140 <__rccResetAHB4>
  __rccResetAPB1L(~0);
 80032f0:	f04f 30ff 	mov.w	r0, #4294967295
 80032f4:	f7ff fe2a 	bl	8002f4c <__rccResetAPB1L>
  __rccResetAPB1H(~0);
 80032f8:	f04f 30ff 	mov.w	r0, #4294967295
 80032fc:	f7ff fe46 	bl	8002f8c <__rccResetAPB1H>
  __rccResetAPB2(~0);
 8003300:	f04f 30ff 	mov.w	r0, #4294967295
 8003304:	f7ff fe62 	bl	8002fcc <__rccResetAPB2>
  __rccResetAPB3(~0);
 8003308:	f04f 30ff 	mov.w	r0, #4294967295
 800330c:	f7ff fe7e 	bl	800300c <__rccResetAPB3>
  __rccResetAPB4(~0);
 8003310:	f04f 30ff 	mov.w	r0, #4294967295
 8003314:	f7ff fe9a 	bl	800304c <__rccResetAPB4>
  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8003318:	f000 fff4 	bl	8004304 <dmaInit>
#if defined(STM32_MDMA_REQUIRED)
  mdmaInit();
#endif

  /* IRQ subsystem initialization.*/
  irqInit();
 800331c:	f7ff fd84 	bl	8002e28 <irqInit>

  /* MPU initialization if required.*/
#if STM32_NOCACHE_ENABLE == TRUE
  {
    mpuConfigureRegion(STM32_NOCACHE_MPU_REGION,
 8003320:	4b0d      	ldr	r3, [pc, #52]	; (8003358 <hal_lld_init+0x88>)
 8003322:	2206      	movs	r2, #6
 8003324:	609a      	str	r2, [r3, #8]
 8003326:	4b0c      	ldr	r3, [pc, #48]	; (8003358 <hal_lld_init+0x88>)
 8003328:	f04f 5210 	mov.w	r2, #603979776	; 0x24000000
 800332c:	60da      	str	r2, [r3, #12]
 800332e:	4b0a      	ldr	r3, [pc, #40]	; (8003358 <hal_lld_init+0x88>)
 8003330:	4a0a      	ldr	r2, [pc, #40]	; (800335c <hal_lld_init+0x8c>)
 8003332:	611a      	str	r2, [r3, #16]
                       MPU_RASR_ATTR_AP_RW_RW |
                       MPU_RASR_ATTR_NON_CACHEABLE |
                       MPU_RASR_ATTR_S |
                       STM32_NOCACHE_RASR |
                       MPU_RASR_ENABLE);
    mpuEnable(MPU_CTRL_PRIVDEFENA);
 8003334:	4b08      	ldr	r3, [pc, #32]	; (8003358 <hal_lld_init+0x88>)
 8003336:	2205      	movs	r2, #5
 8003338:	605a      	str	r2, [r3, #4]
 800333a:	4b09      	ldr	r3, [pc, #36]	; (8003360 <hal_lld_init+0x90>)
 800333c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333e:	4a08      	ldr	r2, [pc, #32]	; (8003360 <hal_lld_init+0x90>)
 8003340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003344:	6253      	str	r3, [r2, #36]	; 0x24

#if STM32_TARGET_CORE == 1
    /* Invalidating data cache to make sure that the MPU settings are taken
       immediately.*/
    SCB_CleanInvalidateDCache();
 8003346:	f7ff fdc7 	bl	8002ed8 <SCB_CleanInvalidateDCache>
#endif
  }
#endif
}
 800334a:	bf00      	nop
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	7fffefff 	.word	0x7fffefff
 8003354:	fffff800 	.word	0xfffff800
 8003358:	e000ed90 	.word	0xe000ed90
 800335c:	030c001b 	.word	0x030c001b
 8003360:	e000ed00 	.word	0xe000ed00

08003364 <stm32_clock_init>:
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 800336a:	4b7a      	ldr	r3, [pc, #488]	; (8003554 <stm32_clock_init+0x1f0>)
 800336c:	2201      	movs	r2, #1
 800336e:	601a      	str	r2, [r3, #0]
#endif

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB4(RCC_APB4ENR_SYSCFGEN, true);
 8003370:	2101      	movs	r1, #1
 8003372:	2002      	movs	r0, #2
 8003374:	f7ff ff04 	bl	8003180 <rccEnableAPB4>

  /* PWR initialization.*/
  init_pwr();
 8003378:	f7ff ff7c 	bl	8003274 <init_pwr>

  /* Backup domain initialization.*/
  init_bkp_domain();
 800337c:	f7ff ff5c 	bl	8003238 <init_bkp_domain>

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8003380:	4b75      	ldr	r3, [pc, #468]	; (8003558 <stm32_clock_init+0x1f4>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a74      	ldr	r2, [pc, #464]	; (8003558 <stm32_clock_init+0x1f4>)
 8003386:	f043 0301 	orr.w	r3, r3, #1
 800338a:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 800338c:	bf00      	nop
 800338e:	4b72      	ldr	r3, [pc, #456]	; (8003558 <stm32_clock_init+0x1f4>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0304 	and.w	r3, r3, #4
 8003396:	2b00      	cmp	r3, #0
 8003398:	d0f9      	beq.n	800338e <stm32_clock_init+0x2a>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 800339a:	4b6f      	ldr	r3, [pc, #444]	; (8003558 <stm32_clock_init+0x1f4>)
 800339c:	2200      	movs	r2, #0
 800339e:	611a      	str	r2, [r3, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80033a0:	bf00      	nop
 80033a2:	4b6d      	ldr	r3, [pc, #436]	; (8003558 <stm32_clock_init+0x1f4>)
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1f9      	bne.n	80033a2 <stm32_clock_init+0x3e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 80033ae:	4b6a      	ldr	r3, [pc, #424]	; (8003558 <stm32_clock_init+0x1f4>)
 80033b0:	2201      	movs	r2, #1
 80033b2:	601a      	str	r2, [r3, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 80033b4:	4b68      	ldr	r3, [pc, #416]	; (8003558 <stm32_clock_init+0x1f4>)
 80033b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033ba:	605a      	str	r2, [r3, #4]
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 80033bc:	4b66      	ldr	r3, [pc, #408]	; (8003558 <stm32_clock_init+0x1f4>)
 80033be:	2200      	movs	r2, #0
 80033c0:	675a      	str	r2, [r3, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 80033c2:	4b65      	ldr	r3, [pc, #404]	; (8003558 <stm32_clock_init+0x1f4>)
 80033c4:	4a65      	ldr	r2, [pc, #404]	; (800355c <stm32_clock_init+0x1f8>)
 80033c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Other clock-related settings, done before other things because
     recommended in the RM.*/
  cfgr = STM32_MCO2SEL | RCC_CFGR_MCO2PRE_VALUE(STM32_MCO2PRE_VALUE) |
 80033c8:	4b65      	ldr	r3, [pc, #404]	; (8003560 <stm32_clock_init+0x1fc>)
 80033ca:	60fb      	str	r3, [r7, #12]
         STM32_STOPKERWUCK | STM32_STOPWUCK;
#if !defined(HAL_LLD_TYPE3_H)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033d2:	60fb      	str	r3, [r7, #12]
#endif
  RCC->CFGR = cfgr;
 80033d4:	4a60      	ldr	r2, [pc, #384]	; (8003558 <stm32_clock_init+0x1f4>)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6113      	str	r3, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 80033da:	4b5f      	ldr	r3, [pc, #380]	; (8003558 <stm32_clock_init+0x1f4>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a5e      	ldr	r2, [pc, #376]	; (8003558 <stm32_clock_init+0x1f4>)
 80033e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033e4:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 80033e6:	bf00      	nop
 80033e8:	4b5b      	ldr	r3, [pc, #364]	; (8003558 <stm32_clock_init+0x1f4>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d0f9      	beq.n	80033e8 <stm32_clock_init+0x84>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 80033f4:	4b58      	ldr	r3, [pc, #352]	; (8003558 <stm32_clock_init+0x1f4>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a57      	ldr	r2, [pc, #348]	; (8003558 <stm32_clock_init+0x1f4>)
 80033fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80033fe:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8003400:	bf00      	nop
 8003402:	4b55      	ldr	r3, [pc, #340]	; (8003558 <stm32_clock_init+0x1f4>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d0f9      	beq.n	8003402 <stm32_clock_init+0x9e>
     reduce boot time.*/
#if (STM32_PLL1_ENABLED == TRUE) ||                                         \
    (STM32_PLL2_ENABLED == TRUE) ||                                         \
    (STM32_PLL3_ENABLED == TRUE)
  {
    uint32_t onmask = 0;
 800340e:	2300      	movs	r3, #0
 8003410:	60bb      	str	r3, [r7, #8]
    uint32_t rdymask = 0;
 8003412:	2300      	movs	r3, #0
 8003414:	607b      	str	r3, [r7, #4]
    uint32_t cfgmask = 0;
 8003416:	2300      	movs	r3, #0
 8003418:	603b      	str	r3, [r7, #0]

    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 800341a:	4b4f      	ldr	r3, [pc, #316]	; (8003558 <stm32_clock_init+0x1f4>)
 800341c:	4a51      	ldr	r2, [pc, #324]	; (8003564 <stm32_clock_init+0x200>)
 800341e:	629a      	str	r2, [r3, #40]	; 0x28
                     RCC_PLLCKSELR_DIVM2_VALUE(STM32_PLL2_DIVM_VALUE) |
                     RCC_PLLCKSELR_DIVM1_VALUE(STM32_PLL1_DIVM_VALUE) |
                     RCC_PLLCKSELR_PLLSRC_VALUE(STM32_PLLSRC);

    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
 8003420:	f240 7355 	movw	r3, #1877	; 0x755
 8003424:	603b      	str	r3, [r7, #0]
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8003426:	4b4c      	ldr	r3, [pc, #304]	; (8003558 <stm32_clock_init+0x1f4>)
 8003428:	2200      	movs	r2, #0
 800342a:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 800342c:	4b4a      	ldr	r3, [pc, #296]	; (8003558 <stm32_clock_init+0x1f4>)
 800342e:	4a4e      	ldr	r2, [pc, #312]	; (8003568 <stm32_clock_init+0x204>)
 8003430:	631a      	str	r2, [r3, #48]	; 0x30
                     STM32_PLL1_DIVP | STM32_PLL1_DIVN;
    onmask  |= RCC_CR_PLL1ON;
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003438:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL1RDY;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003440:	607b      	str	r3, [r7, #4]
#if STM32_PLL1_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP1EN;
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003448:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL1_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ1EN;
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003450:	603b      	str	r3, [r7, #0]
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8003452:	4b41      	ldr	r3, [pc, #260]	; (8003558 <stm32_clock_init+0x1f4>)
 8003454:	f24c 2290 	movw	r2, #49808	; 0xc290
 8003458:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 800345a:	4b3f      	ldr	r3, [pc, #252]	; (8003558 <stm32_clock_init+0x1f4>)
 800345c:	4a43      	ldr	r2, [pc, #268]	; (800356c <stm32_clock_init+0x208>)
 800345e:	639a      	str	r2, [r3, #56]	; 0x38
                     STM32_PLL2_DIVP | STM32_PLL2_DIVN;
    onmask  |= RCC_CR_PLL2ON;
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003466:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL2RDY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800346e:	607b      	str	r3, [r7, #4]
#if STM32_PLL2_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP2EN;
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003476:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL2_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ2EN;
#endif
#if STM32_PLL2_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR2EN;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800347e:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 8003480:	4b35      	ldr	r3, [pc, #212]	; (8003558 <stm32_clock_init+0x1f4>)
 8003482:	2200      	movs	r2, #0
 8003484:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 8003486:	4b34      	ldr	r3, [pc, #208]	; (8003558 <stm32_clock_init+0x1f4>)
 8003488:	4a39      	ldr	r2, [pc, #228]	; (8003570 <stm32_clock_init+0x20c>)
 800348a:	641a      	str	r2, [r3, #64]	; 0x40
                     STM32_PLL3_DIVP | STM32_PLL3_DIVN;
    onmask  |= RCC_CR_PLL3ON;
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003492:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL3RDY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800349a:	607b      	str	r3, [r7, #4]
#if STM32_PLL3_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP3EN;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80034a2:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL3_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ3EN;
#endif
#if STM32_PLL3_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034aa:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80034ac:	4a2a      	ldr	r2, [pc, #168]	; (8003558 <stm32_clock_init+0x1f4>)
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	62d3      	str	r3, [r2, #44]	; 0x2c
    RCC->CR     |= onmask;
 80034b2:	4b29      	ldr	r3, [pc, #164]	; (8003558 <stm32_clock_init+0x1f4>)
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	4928      	ldr	r1, [pc, #160]	; (8003558 <stm32_clock_init+0x1f4>)
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	600b      	str	r3, [r1, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80034be:	bf00      	nop
 80034c0:	4b25      	ldr	r3, [pc, #148]	; (8003558 <stm32_clock_init+0x1f4>)
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4013      	ands	r3, r2
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d1f8      	bne.n	80034c0 <stm32_clock_init+0x15c>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80034ce:	4b22      	ldr	r3, [pc, #136]	; (8003558 <stm32_clock_init+0x1f4>)
 80034d0:	2248      	movs	r2, #72	; 0x48
 80034d2:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80034d4:	4b20      	ldr	r3, [pc, #128]	; (8003558 <stm32_clock_init+0x1f4>)
 80034d6:	f44f 6288 	mov.w	r2, #1088	; 0x440
 80034da:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = STM32_D3PPRE4;
 80034dc:	4b1e      	ldr	r3, [pc, #120]	; (8003558 <stm32_clock_init+0x1f4>)
 80034de:	2240      	movs	r2, #64	; 0x40
 80034e0:	621a      	str	r2, [r3, #32]
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80034e2:	4b1d      	ldr	r3, [pc, #116]	; (8003558 <stm32_clock_init+0x1f4>)
 80034e4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80034e8:	64da      	str	r2, [r3, #76]	; 0x4c
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 80034ea:	4b1b      	ldr	r3, [pc, #108]	; (8003558 <stm32_clock_init+0x1f4>)
 80034ec:	4a21      	ldr	r2, [pc, #132]	; (8003574 <stm32_clock_init+0x210>)
 80034ee:	651a      	str	r2, [r3, #80]	; 0x50
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 80034f0:	4b19      	ldr	r3, [pc, #100]	; (8003558 <stm32_clock_init+0x1f4>)
 80034f2:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 80034f6:	655a      	str	r2, [r3, #84]	; 0x54
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 80034f8:	4b17      	ldr	r3, [pc, #92]	; (8003558 <stm32_clock_init+0x1f4>)
 80034fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80034fe:	659a      	str	r2, [r3, #88]	; 0x58
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8003500:	4b1d      	ldr	r3, [pc, #116]	; (8003578 <stm32_clock_init+0x214>)
 8003502:	2232      	movs	r2, #50	; 0x32
 8003504:	601a      	str	r2, [r3, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 8003506:	bf00      	nop
 8003508:	4b1b      	ldr	r3, [pc, #108]	; (8003578 <stm32_clock_init+0x214>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 030f 	and.w	r3, r3, #15
 8003510:	2b02      	cmp	r3, #2
 8003512:	d1f9      	bne.n	8003508 <stm32_clock_init+0x1a4>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8003514:	4b10      	ldr	r3, [pc, #64]	; (8003558 <stm32_clock_init+0x1f4>)
 8003516:	691b      	ldr	r3, [r3, #16]
 8003518:	4a0f      	ldr	r2, [pc, #60]	; (8003558 <stm32_clock_init+0x1f4>)
 800351a:	f043 0303 	orr.w	r3, r3, #3
 800351e:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 8003520:	bf00      	nop
 8003522:	4b0d      	ldr	r3, [pc, #52]	; (8003558 <stm32_clock_init+0x1f4>)
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800352a:	2b18      	cmp	r3, #24
 800352c:	d1f9      	bne.n	8003522 <stm32_clock_init+0x1be>
                  STM32_UART4SEL  | STM32_USART3SEL | STM32_USART2SEL |
                  STM32_USART1SEL;
#endif

  /* RAM1 2 and 3 clocks enabled.*/
  rccEnableSRAM1(true);
 800352e:	2101      	movs	r1, #1
 8003530:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8003534:	f7ff fe52 	bl	80031dc <rccEnableAHB2>
  rccEnableSRAM2(true);
 8003538:	2101      	movs	r1, #1
 800353a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800353e:	f7ff fe4d 	bl	80031dc <rccEnableAHB2>
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
 8003542:	2101      	movs	r1, #1
 8003544:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003548:	f7ff fe48 	bl	80031dc <rccEnableAHB2>
#endif
#endif /* STM32_NO_INIT */
}
 800354c:	bf00      	nop
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	51008108 	.word	0x51008108
 8003558:	58024400 	.word	0x58024400
 800355c:	01ff0000 	.word	0x01ff0000
 8003560:	08100800 	.word	0x08100800
 8003564:	00404042 	.word	0x00404042
 8003568:	0109038f 	.word	0x0109038f
 800356c:	0b0112f4 	.word	0x0b0112f4
 8003570:	0f05068f 	.word	0x0f05068f
 8003574:	10000040 	.word	0x10000040
 8003578:	52002000 	.word	0x52002000

0800357c <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	2330      	movs	r3, #48	; 0x30
 8003584:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f383 8811 	msr	BASEPRI, r3
}
 800358c:	bf00      	nop
}
 800358e:	bf00      	nop
}
 8003590:	bf00      	nop
}
 8003592:	bf00      	nop
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	bc80      	pop	{r7}
 800359a:	4770      	bx	lr

0800359c <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	2300      	movs	r3, #0
 80035a4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f383 8811 	msr	BASEPRI, r3
}
 80035ac:	bf00      	nop
}
 80035ae:	bf00      	nop
}
 80035b0:	bf00      	nop
}
 80035b2:	bf00      	nop
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bc80      	pop	{r7}
 80035ba:	4770      	bx	lr

080035bc <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80035c0:	f7ff ffdc 	bl	800357c <chSysLockFromISR>
}
 80035c4:	bf00      	nop
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80035cc:	f7ff ffe6 	bl	800359c <chSysUnlockFromISR>
}
 80035d0:	bf00      	nop
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f003 ff5d 	bl	800749c <chSysPolledDelayX>
}
 80035e2:	bf00      	nop
 80035e4:	3708      	adds	r7, #8
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b082      	sub	sp, #8
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
 80035f2:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 80035f4:	6839      	ldr	r1, [r7, #0]
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f005 f924 	bl	8008844 <chThdResumeI>
}
 80035fc:	bf00      	nop
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <__rccResetAHB1>:
__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  RCC->AHB1RSTR |= mask;
 800360c:	4b0c      	ldr	r3, [pc, #48]	; (8003640 <__rccResetAHB1+0x3c>)
 800360e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8003612:	490b      	ldr	r1, [pc, #44]	; (8003640 <__rccResetAHB1+0x3c>)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4313      	orrs	r3, r2
 8003618:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 800361c:	4b08      	ldr	r3, [pc, #32]	; (8003640 <__rccResetAHB1+0x3c>)
 800361e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	43db      	mvns	r3, r3
 8003626:	4906      	ldr	r1, [pc, #24]	; (8003640 <__rccResetAHB1+0x3c>)
 8003628:	4013      	ands	r3, r2
 800362a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 800362e:	4b04      	ldr	r3, [pc, #16]	; (8003640 <__rccResetAHB1+0x3c>)
 8003630:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	bc80      	pop	{r7}
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	58024400 	.word	0x58024400

08003644 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	460b      	mov	r3, r1
 800364e:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8003650:	4b12      	ldr	r3, [pc, #72]	; (800369c <rccEnableAHB1+0x58>)
 8003652:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003656:	4911      	ldr	r1, [pc, #68]	; (800369c <rccEnableAHB1+0x58>)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4313      	orrs	r3, r2
 800365c:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 8003660:	78fb      	ldrb	r3, [r7, #3]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d008      	beq.n	8003678 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8003666:	4b0d      	ldr	r3, [pc, #52]	; (800369c <rccEnableAHB1+0x58>)
 8003668:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800366c:	490b      	ldr	r1, [pc, #44]	; (800369c <rccEnableAHB1+0x58>)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4313      	orrs	r3, r2
 8003672:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8003676:	e008      	b.n	800368a <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8003678:	4b08      	ldr	r3, [pc, #32]	; (800369c <rccEnableAHB1+0x58>)
 800367a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	43db      	mvns	r3, r3
 8003682:	4906      	ldr	r1, [pc, #24]	; (800369c <rccEnableAHB1+0x58>)
 8003684:	4013      	ands	r3, r2
 8003686:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 800368a:	4b04      	ldr	r3, [pc, #16]	; (800369c <rccEnableAHB1+0x58>)
 800368c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	bc80      	pop	{r7}
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	58024400 	.word	0x58024400

080036a0 <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 80036a8:	4b0c      	ldr	r3, [pc, #48]	; (80036dc <rccDisableAHB1+0x3c>)
 80036aa:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	43db      	mvns	r3, r3
 80036b2:	490a      	ldr	r1, [pc, #40]	; (80036dc <rccDisableAHB1+0x3c>)
 80036b4:	4013      	ands	r3, r2
 80036b6:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 80036ba:	4b08      	ldr	r3, [pc, #32]	; (80036dc <rccDisableAHB1+0x3c>)
 80036bc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	43db      	mvns	r3, r3
 80036c4:	4905      	ldr	r1, [pc, #20]	; (80036dc <rccDisableAHB1+0x3c>)
 80036c6:	4013      	ands	r3, r2
 80036c8:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80036cc:	4b03      	ldr	r3, [pc, #12]	; (80036dc <rccDisableAHB1+0x3c>)
 80036ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 80036d2:	bf00      	nop
 80036d4:	370c      	adds	r7, #12
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bc80      	pop	{r7}
 80036da:	4770      	bx	lr
 80036dc:	58024400 	.word	0x58024400

080036e0 <rccResetAHB1>:
__STATIC_INLINE void rccResetAHB1(uint32_t mask) {
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  __rccResetAHB1(mask);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f7ff ff8b 	bl	8003604 <__rccResetAHB1>
}
 80036ee:	bf00      	nop
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <adc_lld_vreg_on>:
/**
 * @brief   Enables the ADC voltage regulator.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_vreg_on(ADCDriver *adcp) {
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b082      	sub	sp, #8
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]

  adcp->adcm->CR = ADC_CR_ADVREGEN;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003702:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003706:	609a      	str	r2, [r3, #8]
#if STM32_ADC_DUAL_MODE
  if (&ADCD1 == adcp) {
    adcp->adcs->CR = ADC_CR_ADVREGEN;
  }
#endif
  osalSysPolledDelayX(OSAL_US2RTC(STM32_SYS_CK, 10U));
 8003708:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800370c:	f7ff ff62 	bl	80035d4 <osalSysPolledDelayX>
}
 8003710:	bf00      	nop
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <adc_lld_analog_on>:
/**
 * @brief   Enables the ADC analog circuit.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_analog_on(ADCDriver *adcp) {
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]

  adcp->adcm->ISR = ADC_ISR_ADRDY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003724:	2201      	movs	r2, #1
 8003726:	601a      	str	r2, [r3, #0]
  adcp->adcm->CR |= ADC_CR_ADEN;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372c:	689a      	ldr	r2, [r3, #8]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003732:	f042 0201 	orr.w	r2, r2, #1
 8003736:	609a      	str	r2, [r3, #8]
  while ((adcp->adcm->ISR & ADC_ISR_ADRDY) == 0U)
 8003738:	bf00      	nop
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0301 	and.w	r3, r3, #1
 8003744:	2b00      	cmp	r3, #0
 8003746:	d0f8      	beq.n	800373a <adc_lld_analog_on+0x22>
    adcp->adcs->CR |= ADC_CR_ADEN;
    while ((adcp->adcs->ISR & ADC_ISR_ADRDY) == 0U)
      ;
  }
#endif
}
 8003748:	bf00      	nop
 800374a:	bf00      	nop
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	bc80      	pop	{r7}
 8003752:	4770      	bx	lr

08003754 <adc_lld_calibrate>:
/**
 * @brief   Calibrates an ADC unit.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_calibrate(ADCDriver *adcp) {
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]

  osalDbgAssert(adcp->adcm->CR == ADC_CR_ADVREGEN, "invalid register state");

  adcp->adcm->CR &= ~(ADC_CR_ADCALDIF | ADC_CR_ADCALLIN);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003760:	6899      	ldr	r1, [r3, #8]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003766:	4b11      	ldr	r3, [pc, #68]	; (80037ac <adc_lld_calibrate+0x58>)
 8003768:	400b      	ands	r3, r1
 800376a:	6093      	str	r3, [r2, #8]
  adcp->adcm->CR |= adcp->config->calibration & (ADC_CR_ADCALDIF |
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003770:	6899      	ldr	r1, [r3, #8]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	4b0d      	ldr	r3, [pc, #52]	; (80037b0 <adc_lld_calibrate+0x5c>)
 800377a:	4013      	ands	r3, r2
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003780:	430b      	orrs	r3, r1
 8003782:	6093      	str	r3, [r2, #8]
                                                 ADC_CR_ADCALLIN);
  adcp->adcm->CR |= ADC_CR_ADCAL;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003788:	689a      	ldr	r2, [r3, #8]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800378e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003792:	609a      	str	r2, [r3, #8]
  while ((adcp->adcm->CR & ADC_CR_ADCAL) != 0U)
 8003794:	bf00      	nop
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	2b00      	cmp	r3, #0
 800379e:	dbfa      	blt.n	8003796 <adc_lld_calibrate+0x42>
    adcp->adcs->CR |= ADC_CR_ADCAL;
    while ((adcp->adcs->CR & ADC_CR_ADCAL) != 0U)
      ;
  }
#endif
}
 80037a0:	bf00      	nop
 80037a2:	bf00      	nop
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bc80      	pop	{r7}
 80037aa:	4770      	bx	lr
 80037ac:	bffeffff 	.word	0xbffeffff
 80037b0:	40010000 	.word	0x40010000

080037b4 <adc_lld_stop_adc>:
/**
 * @brief   Stops an ongoing conversion, if any.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_stop_adc(ADCDriver *adcp) {
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]

  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 0304 	and.w	r3, r3, #4
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d00f      	beq.n	80037ea <adc_lld_stop_adc+0x36>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d4:	f042 0210 	orr.w	r2, r2, #16
 80037d8:	609a      	str	r2, [r3, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 80037da:	bf00      	nop
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 0310 	and.w	r3, r3, #16
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d1f8      	bne.n	80037dc <adc_lld_stop_adc+0x28>
      ;
  }
  adcp->adcm->PCSEL = 0U;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ee:	2200      	movs	r2, #0
 80037f0:	61da      	str	r2, [r3, #28]
}
 80037f2:	bf00      	nop
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bc80      	pop	{r7}
 80037fa:	4770      	bx	lr

080037fc <adc_lld_serve_dma_interrupt>:
 * @brief   ADC DMA service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void adc_lld_serve_dma_interrupt(ADCDriver *adcp, uint32_t flags) {
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	f003 030c 	and.w	r3, r3, #12
 800380c:	2b00      	cmp	r3, #0
 800380e:	d02d      	beq.n	800386c <adc_lld_serve_dma_interrupt+0x70>
    /* DMA, this could help only if the DMA tries to access an unmapped
       address space or violates alignment rules.*/
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f000 fa61 	bl	8003cd8 <adc_lld_stop_conversion>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d013      	beq.n	8003848 <adc_lld_serve_dma_interrupt+0x4c>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2205      	movs	r2, #5
 8003824:	701a      	strb	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	2101      	movs	r1, #1
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	4798      	blx	r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	2b05      	cmp	r3, #5
 8003838:	d10c      	bne.n	8003854 <adc_lld_serve_dma_interrupt+0x58>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2202      	movs	r2, #2
 800383e:	701a      	strb	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	611a      	str	r2, [r3, #16]
 8003846:	e005      	b.n	8003854 <adc_lld_serve_dma_interrupt+0x58>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2202      	movs	r2, #2
 800384c:	701a      	strb	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	611a      	str	r2, [r3, #16]
 8003854:	f7ff feb2 	bl	80035bc <osalSysLockFromISR>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3314      	adds	r3, #20
 800385c:	f04f 31ff 	mov.w	r1, #4294967295
 8003860:	4618      	mov	r0, r3
 8003862:	f7ff fec2 	bl	80035ea <osalThreadResumeI>
 8003866:	f7ff feaf 	bl	80035c8 <osalSysUnlockFromISR>
        /* Half transfer processing.*/
        _adc_isr_half_code(adcp);
      }
    }
  }
}
 800386a:	e05d      	b.n	8003928 <adc_lld_serve_dma_interrupt+0x12c>
    if (adcp->grpp != NULL) {
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d059      	beq.n	8003928 <adc_lld_serve_dma_interrupt+0x12c>
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	f003 0320 	and.w	r3, r3, #32
 800387a:	2b00      	cmp	r3, #0
 800387c:	d045      	beq.n	800390a <adc_lld_serve_dma_interrupt+0x10e>
        _adc_isr_full_code(adcp);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d014      	beq.n	80038b2 <adc_lld_serve_dma_interrupt+0xb6>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d04a      	beq.n	8003928 <adc_lld_serve_dma_interrupt+0x12c>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2204      	movs	r2, #4
 8003896:	701a      	strb	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	4798      	blx	r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	2b04      	cmp	r3, #4
 80038a8:	d13e      	bne.n	8003928 <adc_lld_serve_dma_interrupt+0x12c>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2203      	movs	r2, #3
 80038ae:	701a      	strb	r2, [r3, #0]
}
 80038b0:	e03a      	b.n	8003928 <adc_lld_serve_dma_interrupt+0x12c>
        _adc_isr_full_code(adcp);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 fa10 	bl	8003cd8 <adc_lld_stop_conversion>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d012      	beq.n	80038e8 <adc_lld_serve_dma_interrupt+0xec>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2204      	movs	r2, #4
 80038c6:	701a      	strb	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	4798      	blx	r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	2b04      	cmp	r3, #4
 80038d8:	d10c      	bne.n	80038f4 <adc_lld_serve_dma_interrupt+0xf8>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2202      	movs	r2, #2
 80038de:	701a      	strb	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	611a      	str	r2, [r3, #16]
 80038e6:	e005      	b.n	80038f4 <adc_lld_serve_dma_interrupt+0xf8>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2202      	movs	r2, #2
 80038ec:	701a      	strb	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	611a      	str	r2, [r3, #16]
 80038f4:	f7ff fe62 	bl	80035bc <osalSysLockFromISR>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	3314      	adds	r3, #20
 80038fc:	2100      	movs	r1, #0
 80038fe:	4618      	mov	r0, r3
 8003900:	f7ff fe73 	bl	80035ea <osalThreadResumeI>
 8003904:	f7ff fe60 	bl	80035c8 <osalSysUnlockFromISR>
}
 8003908:	e00e      	b.n	8003928 <adc_lld_serve_dma_interrupt+0x12c>
      else if ((flags & STM32_DMA_ISR_HTIF) != 0) {
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	f003 0310 	and.w	r3, r3, #16
 8003910:	2b00      	cmp	r3, #0
 8003912:	d009      	beq.n	8003928 <adc_lld_serve_dma_interrupt+0x12c>
        _adc_isr_half_code(adcp);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	691b      	ldr	r3, [r3, #16]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d004      	beq.n	8003928 <adc_lld_serve_dma_interrupt+0x12c>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	4798      	blx	r3
}
 8003928:	bf00      	nop
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <adc_lld_serve_interrupt>:
 * @brief   ADC IRQ service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] isr       content of the ISR register
 */
static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr) {
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]

  /* It could be a spurious interrupt caused by overflows after DMA disabling,
     just ignore it in this case.*/
  if (adcp->grpp != NULL) {
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d059      	beq.n	80039f6 <adc_lld_serve_interrupt+0xc6>
    adcerror_t emask = 0U;
 8003942:	2300      	movs	r3, #0
 8003944:	60fb      	str	r3, [r7, #12]

    /* Note, an overflow may occur after the conversion ended before the driver
       is able to stop the ADC, this is why the state is checked too.*/
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	f003 0310 	and.w	r3, r3, #16
 800394c:	2b00      	cmp	r3, #0
 800394e:	d007      	beq.n	8003960 <adc_lld_serve_interrupt+0x30>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	2b03      	cmp	r3, #3
 8003956:	d103      	bne.n	8003960 <adc_lld_serve_interrupt+0x30>
      /* ADC overflow condition, this could happen only if the DMA is unable
         to read data fast enough.*/
      emask |= ADC_ERR_OVERFLOW;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f043 0302 	orr.w	r3, r3, #2
 800395e:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD1) {
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003966:	2b00      	cmp	r3, #0
 8003968:	d003      	beq.n	8003972 <adc_lld_serve_interrupt+0x42>
      /* Analog watchdog 1 error.*/
      emask |= ADC_ERR_AWD1;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f043 0304 	orr.w	r3, r3, #4
 8003970:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD2) {
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003978:	2b00      	cmp	r3, #0
 800397a:	d003      	beq.n	8003984 <adc_lld_serve_interrupt+0x54>
      /* Analog watchdog 2 error.*/
      emask |= ADC_ERR_AWD2;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f043 0308 	orr.w	r3, r3, #8
 8003982:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD3) {
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800398a:	2b00      	cmp	r3, #0
 800398c:	d003      	beq.n	8003996 <adc_lld_serve_interrupt+0x66>
      /* Analog watchdog 3 error.*/
      emask |= ADC_ERR_AWD3;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f043 0310 	orr.w	r3, r3, #16
 8003994:	60fb      	str	r3, [r7, #12]
    }
    if (emask != 0U) {
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d02c      	beq.n	80039f6 <adc_lld_serve_interrupt+0xc6>
      _adc_isr_error_code(adcp, emask);
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 f99b 	bl	8003cd8 <adc_lld_stop_conversion>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d013      	beq.n	80039d4 <adc_lld_serve_interrupt+0xa4>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2205      	movs	r2, #5
 80039b0:	701a      	strb	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	691b      	ldr	r3, [r3, #16]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	68f9      	ldr	r1, [r7, #12]
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	4798      	blx	r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	2b05      	cmp	r3, #5
 80039c4:	d10c      	bne.n	80039e0 <adc_lld_serve_interrupt+0xb0>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2202      	movs	r2, #2
 80039ca:	701a      	strb	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	611a      	str	r2, [r3, #16]
 80039d2:	e005      	b.n	80039e0 <adc_lld_serve_interrupt+0xb0>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2202      	movs	r2, #2
 80039d8:	701a      	strb	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	611a      	str	r2, [r3, #16]
 80039e0:	f7ff fdec 	bl	80035bc <osalSysLockFromISR>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3314      	adds	r3, #20
 80039e8:	f04f 31ff 	mov.w	r1, #4294967295
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff fdfc 	bl	80035ea <osalThreadResumeI>
 80039f2:	f7ff fde9 	bl	80035c8 <osalSysUnlockFromISR>
    }
  }
}
 80039f6:	bf00      	nop
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
	...

08003a00 <Vector88>:
/**
 * @brief   ADC1/ADC2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 8003a06:	480b      	ldr	r0, [pc, #44]	; (8003a34 <Vector88+0x34>)
 8003a08:	f003 fe52 	bl	80076b0 <__trace_isr_enter>

  /* Handle ADC1 ISR first in adc_lld_serve_interrupt. */
  isr  = ADC1->ISR;
 8003a0c:	4b0a      	ldr	r3, [pc, #40]	; (8003a38 <Vector88+0x38>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	607b      	str	r3, [r7, #4]
  ADC1->ISR = isr;
 8003a12:	4a09      	ldr	r2, [pc, #36]	; (8003a38 <Vector88+0x38>)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC12_IRQ_HOOK)
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
 8003a18:	6879      	ldr	r1, [r7, #4]
 8003a1a:	4808      	ldr	r0, [pc, #32]	; (8003a3c <Vector88+0x3c>)
 8003a1c:	f7ff ff88 	bl	8003930 <adc_lld_serve_interrupt>
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
#endif

  OSAL_IRQ_EPILOGUE();
 8003a20:	4804      	ldr	r0, [pc, #16]	; (8003a34 <Vector88+0x34>)
 8003a22:	f003 fe7f 	bl	8007724 <__trace_isr_leave>
 8003a26:	f005 fc83 	bl	8009330 <__port_irq_epilogue>
}
 8003a2a:	bf00      	nop
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	08011e04 	.word	0x08011e04
 8003a38:	40022000 	.word	0x40022000
 8003a3c:	240006c8 	.word	0x240006c8

08003a40 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8003a44:	4810      	ldr	r0, [pc, #64]	; (8003a88 <adc_lld_init+0x48>)
 8003a46:	f7fd ffa5 	bl	8001994 <adcObjectInit>
  ADCD1.adcc        = ADC12_COMMON;
 8003a4a:	4b0f      	ldr	r3, [pc, #60]	; (8003a88 <adc_lld_init+0x48>)
 8003a4c:	4a0f      	ldr	r2, [pc, #60]	; (8003a8c <adc_lld_init+0x4c>)
 8003a4e:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD1.adcm        = ADC1;
 8003a50:	4b0d      	ldr	r3, [pc, #52]	; (8003a88 <adc_lld_init+0x48>)
 8003a52:	4a0f      	ldr	r2, [pc, #60]	; (8003a90 <adc_lld_init+0x50>)
 8003a54:	629a      	str	r2, [r3, #40]	; 0x28
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8003a56:	4b0c      	ldr	r3, [pc, #48]	; (8003a88 <adc_lld_init+0x48>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8003a5c:	4b0a      	ldr	r3, [pc, #40]	; (8003a88 <adc_lld_init+0x48>)
 8003a5e:	4a0d      	ldr	r2, [pc, #52]	; (8003a94 <adc_lld_init+0x54>)
 8003a60:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8003a62:	2105      	movs	r1, #5
 8003a64:	2012      	movs	r0, #18
 8003a66:	f7ff f859 	bl	8002b1c <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	2020      	movs	r0, #32
 8003a6e:	f7ff fde9 	bl	8003644 <rccEnableAHB1>
  rccResetADC12();
 8003a72:	2020      	movs	r0, #32
 8003a74:	f7ff fe34 	bl	80036e0 <rccResetAHB1>
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 8003a78:	4b04      	ldr	r3, [pc, #16]	; (8003a8c <adc_lld_init+0x4c>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	609a      	str	r2, [r3, #8]
  rccDisableADC12();
 8003a7e:	2020      	movs	r0, #32
 8003a80:	f7ff fe0e 	bl	80036a0 <rccDisableAHB1>
  rccResetADC3();
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
  rccDisableADC3();
#endif
#endif
}
 8003a84:	bf00      	nop
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	240006c8 	.word	0x240006c8
 8003a8c:	40022300 	.word	0x40022300
 8003a90:	40022000 	.word	0x40022000
 8003a94:	00022c16 	.word	0x00022c16

08003a98 <adc_lld_start>:
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t adc_lld_start(ADCDriver *adcp) {
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]

  /* Handling the default configuration.*/
  if (adcp->config == NULL) {
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d102      	bne.n	8003aae <adc_lld_start+0x16>
    adcp->config = &default_config;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a25      	ldr	r2, [pc, #148]	; (8003b40 <adc_lld_start+0xa8>)
 8003aac:	605a      	str	r2, [r3, #4]
  }

  /* If in stopped state then enables the ADC and DMA clocks.*/
  if (adcp->state == ADC_STOP) {
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d13f      	bne.n	8003b36 <adc_lld_start+0x9e>
#if STM32_ADC_USE_ADC12 == TRUE
    if (&ADCD1 == adcp) {
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a22      	ldr	r2, [pc, #136]	; (8003b44 <adc_lld_start+0xac>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d128      	bne.n	8003b10 <adc_lld_start+0x78>
      adcp->data.dma = dmaStreamAllocI(STM32_ADC_ADC12_DMA_STREAM,
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a21      	ldr	r2, [pc, #132]	; (8003b48 <adc_lld_start+0xb0>)
 8003ac2:	2105      	movs	r1, #5
 8003ac4:	2000      	movs	r0, #0
 8003ac6:	f000 fc57 	bl	8004378 <dmaStreamAllocI>
 8003aca:	4602      	mov	r2, r0
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	631a      	str	r2, [r3, #48]	; 0x30
                                       STM32_ADC_ADC12_IRQ_PRIORITY,
                                       (stm32_dmaisr_t)adc_lld_serve_dma_interrupt,
                                       (void *)adcp);
      if (adcp->data.dma == NULL) {
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d102      	bne.n	8003ade <adc_lld_start+0x46>
        return HAL_RET_NO_RESOURCE;
 8003ad8:	f06f 0310 	mvn.w	r3, #16
 8003adc:	e02c      	b.n	8003b38 <adc_lld_start+0xa0>
      }

      rccEnableADC12(true);
 8003ade:	2101      	movs	r1, #1
 8003ae0:	2020      	movs	r0, #32
 8003ae2:	f7ff fdaf 	bl	8003644 <rccEnableAHB1>

      dmaSetRequestSource(adcp->data.dma, STM32_DMAMUX1_ADC1);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aea:	2109      	movs	r1, #9
 8003aec:	4618      	mov	r0, r3
 8003aee:	f000 fd09 	bl	8004504 <dmaSetRequestSource>

      /* Setting DMA peripheral-side pointer.*/
#if STM32_ADC_DUAL_MODE
      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcc->CDR);
#else
      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcm->DR);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af6:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	609a      	str	r2, [r3, #8]
      /* Differential channels setting.*/
#if STM32_ADC_DUAL_MODE
      adcp->adcm->DIFSEL = adcp->config->difsel;
      adcp->adcs->DIFSEL = adcp->config->difsel;
#else
      adcp->adcm->DIFSEL = adcp->config->difsel;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0a:	6812      	ldr	r2, [r2, #0]
 8003b0c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
#endif /* STM32_ADC_ADC3_USE_BDMA */
    }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

    /* Master ADC calibration.*/
    adc_lld_vreg_on(adcp);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7ff fdf0 	bl	80036f6 <adc_lld_vreg_on>
    adc_lld_calibrate(adcp);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f7ff fe1c 	bl	8003754 <adc_lld_calibrate>
    ADC12_COMMON->CCR |= ADC12_CCR_DUAL;
#endif

    /* Configure the ADC boost. */
#if STM32_ADC_USE_ADC12 == TRUE
    if (&ADCD1 == adcp) {
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4a09      	ldr	r2, [pc, #36]	; (8003b44 <adc_lld_start+0xac>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d105      	bne.n	8003b30 <adc_lld_start+0x98>
      adcp->adcm->CR |= STM32_ADC12_BOOST;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2c:	6892      	ldr	r2, [r2, #8]
 8003b2e:	609a      	str	r2, [r3, #8]
      adcp->adcm->CR |= STM32_ADC3_BOOST;
    }
#endif

    /* Master ADC enabled here in order to reduce conversions latencies.*/
    adc_lld_analog_on(adcp);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f7ff fdf1 	bl	8003718 <adc_lld_analog_on>
  }

  return HAL_RET_SUCCESS;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	08011dfc 	.word	0x08011dfc
 8003b44:	240006c8 	.word	0x240006c8
 8003b48:	080037fd 	.word	0x080037fd

08003b4c <adc_lld_start_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_start_conversion(ADCDriver *adcp) {
 8003b4c:	b480      	push	{r7}
 8003b4e:	b087      	sub	sp, #28
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t dmamode, cfgr = 0U;
 8003b54:	2300      	movs	r3, #0
 8003b56:	613b      	str	r3, [r7, #16]
  const ADCConversionGroup *grpp = adcp->grpp;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	60fb      	str	r3, [r7, #12]

#if STM32_ADC_USE_ADC12 == TRUE
#if STM32_ADC_DUAL_MODE
  uint32_t ccr;
#endif
  if (&ADCD1 == adcp) {
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a5c      	ldr	r2, [pc, #368]	; (8003cd4 <adc_lld_start_conversion+0x188>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d13c      	bne.n	8003be0 <adc_lld_start_conversion+0x94>
    osalDbgAssert(!STM32_ADC_DUAL_MODE || ((grpp->num_channels & 1) == 0),
                  "odd number of channels in dual mode");
#endif

    /* Calculating control registers values.*/
    dmamode = adcp->dmamode;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b6a:	617b      	str	r3, [r7, #20]
    if (grpp->circular) {
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d011      	beq.n	8003b98 <adc_lld_start_conversion+0x4c>
      dmamode |= STM32_DMA_CR_CIRC;
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b7a:	617b      	str	r3, [r7, #20]
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_CIRCULAR;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	f043 0303 	orr.w	r3, r3, #3
 8003b84:	613b      	str	r3, [r7, #16]
      if (adcp->depth > 1) {
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d909      	bls.n	8003ba2 <adc_lld_start_conversion+0x56>
        /* If circular buffer depth > 1, then the half transfer interrupt
           is enabled in order to allow streaming processing.*/
        dmamode |= STM32_DMA_CR_HTIE;
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f043 0308 	orr.w	r3, r3, #8
 8003b94:	617b      	str	r3, [r7, #20]
 8003b96:	e004      	b.n	8003ba2 <adc_lld_start_conversion+0x56>
      }
    }
    else {
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_ONESHOT;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	f043 0301 	orr.w	r3, r3, #1
 8003ba0:	613b      	str	r3, [r7, #16]
    }

    /* DMA setup.*/
    dmaStreamSetMemory0(adcp->data.dma, adcp->samples);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	60da      	str	r2, [r3, #12]
#if STM32_ADC_DUAL_MODE
    dmaStreamSetTransactionSize(adcp->data.dma, ((uint32_t)grpp->num_channels / 2U) *
                                                (uint32_t)adcp->depth);
#else
    dmaStreamSetTransactionSize(adcp->data.dma, (uint32_t)grpp->num_channels *
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	68d9      	ldr	r1, [r3, #12]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	fb01 f202 	mul.w	r2, r1, r2
 8003bc0:	605a      	str	r2, [r3, #4]
                                                (uint32_t)adcp->depth);
#endif
    dmaStreamSetMode(adcp->data.dma, dmamode);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	697a      	ldr	r2, [r7, #20]
 8003bca:	601a      	str	r2, [r3, #0]
    dmaStreamEnable(adcp->data.dma);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f042 0201 	orr.w	r2, r2, #1
 8003bde:	601a      	str	r2, [r3, #0]
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC setup, if it is defined a callback for the analog watch dog then it
     is enabled.*/
  /* clear AWD1..3 flags */
  adcp->adcm->ISR   = adcp->adcm->ISR;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be8:	6812      	ldr	r2, [r2, #0]
 8003bea:	601a      	str	r2, [r3, #0]
  /* If a callback is set enable the overflow and analog watch dog interrupts. */
  if (grpp->error_cb != NULL) {
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d004      	beq.n	8003bfe <adc_lld_start_conversion+0xb2>
    adcp->adcm->IER   = ADC_IER_OVRIE | ADC_IER_AWD1IE |
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf8:	f44f 7264 	mov.w	r2, #912	; 0x390
 8003bfc:	605a      	str	r2, [r3, #4]
#endif /* STM32_ADC_DUAL_MODE == TRUE && STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_DUAL_MODE == FALSE || STM32_ADC_USE_ADC3 == TRUE
  /* Configuration for ADC3 and single mode ADC1 */

    adcp->adcm->CFGR2   = grpp->cfgr2;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	6952      	ldr	r2, [r2, #20]
 8003c06:	611a      	str	r2, [r3, #16]
    adcp->adcm->PCSEL   = grpp->pcsel;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	69d2      	ldr	r2, [r2, #28]
 8003c10:	61da      	str	r2, [r3, #28]
    adcp->adcm->LTR1    = grpp->ltr1;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	6a12      	ldr	r2, [r2, #32]
 8003c1a:	621a      	str	r2, [r3, #32]
    adcp->adcm->HTR1    = grpp->htr1;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c24:	625a      	str	r2, [r3, #36]	; 0x24
    adcp->adcm->LTR2    = grpp->ltr2;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003c2e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    adcp->adcm->HTR2    = grpp->htr2;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003c3a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    adcp->adcm->LTR3    = grpp->ltr3;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003c46:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
    adcp->adcm->HTR3    = grpp->htr3;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003c52:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    adcp->adcm->AWD2CR  = grpp->awd2cr;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c5e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    adcp->adcm->AWD3CR  = grpp->awd3cr;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003c6a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    adcp->adcm->SMPR1   = grpp->smpr[0];
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c76:	615a      	str	r2, [r3, #20]
    adcp->adcm->SMPR2   = grpp->smpr[1];
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003c80:	619a      	str	r2, [r3, #24]
    adcp->adcm->SQR1    = grpp->sqr[0] | ADC_SQR1_NUM_CH(grpp->num_channels);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	1e5a      	subs	r2, r3, #1
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c90:	430a      	orrs	r2, r1
 8003c92:	631a      	str	r2, [r3, #48]	; 0x30
    adcp->adcm->SQR2    = grpp->sqr[1];
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003c9c:	635a      	str	r2, [r3, #52]	; 0x34
    adcp->adcm->SQR3    = grpp->sqr[2];
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca2:	68fa      	ldr	r2, [r7, #12]
 8003ca4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003ca6:	639a      	str	r2, [r3, #56]	; 0x38
    adcp->adcm->SQR4    = grpp->sqr[3];
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003cb0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* ADC configuration.*/
    adcp->adcm->CFGR  = cfgr;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb6:	693a      	ldr	r2, [r7, #16]
 8003cb8:	60da      	str	r2, [r3, #12]
#endif

  /* Starting conversion.*/
  adcp->adcm->CR   |= ADC_CR_ADSTART;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cbe:	689a      	ldr	r2, [r3, #8]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc4:	f042 0204 	orr.w	r2, r2, #4
 8003cc8:	609a      	str	r2, [r3, #8]
}
 8003cca:	bf00      	nop
 8003ccc:	371c      	adds	r7, #28
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bc80      	pop	{r7}
 8003cd2:	4770      	bx	lr
 8003cd4:	240006c8 	.word	0x240006c8

08003cd8 <adc_lld_stop_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a13      	ldr	r2, [pc, #76]	; (8003d30 <adc_lld_stop_conversion+0x58>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d11b      	bne.n	8003d20 <adc_lld_stop_conversion+0x48>
    dmaStreamDisable(adcp->data.dma);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 021f 	bic.w	r2, r2, #31
 8003cfa:	601a      	str	r2, [r3, #0]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1f7      	bne.n	8003cfc <adc_lld_stop_conversion+0x24>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d10:	7b1b      	ldrb	r3, [r3, #12]
 8003d12:	4619      	mov	r1, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	223d      	movs	r2, #61	; 0x3d
 8003d1c:	408a      	lsls	r2, r1
 8003d1e:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(adcp->data.dma);
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f7ff fd47 	bl	80037b4 <adc_lld_stop_adc>
}
 8003d26:	bf00      	nop
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	240006c8 	.word	0x240006c8

08003d34 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8003d40:	4b12      	ldr	r3, [pc, #72]	; (8003d8c <rccEnableAHB1+0x58>)
 8003d42:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003d46:	4911      	ldr	r1, [pc, #68]	; (8003d8c <rccEnableAHB1+0x58>)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 8003d50:	78fb      	ldrb	r3, [r7, #3]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d008      	beq.n	8003d68 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8003d56:	4b0d      	ldr	r3, [pc, #52]	; (8003d8c <rccEnableAHB1+0x58>)
 8003d58:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003d5c:	490b      	ldr	r1, [pc, #44]	; (8003d8c <rccEnableAHB1+0x58>)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8003d66:	e008      	b.n	8003d7a <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8003d68:	4b08      	ldr	r3, [pc, #32]	; (8003d8c <rccEnableAHB1+0x58>)
 8003d6a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	43db      	mvns	r3, r3
 8003d72:	4906      	ldr	r1, [pc, #24]	; (8003d8c <rccEnableAHB1+0x58>)
 8003d74:	4013      	ands	r3, r2
 8003d76:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003d7a:	4b04      	ldr	r3, [pc, #16]	; (8003d8c <rccEnableAHB1+0x58>)
 8003d7c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bc80      	pop	{r7}
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	58024400 	.word	0x58024400

08003d90 <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 8003d98:	4b0c      	ldr	r3, [pc, #48]	; (8003dcc <rccDisableAHB1+0x3c>)
 8003d9a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	43db      	mvns	r3, r3
 8003da2:	490a      	ldr	r1, [pc, #40]	; (8003dcc <rccDisableAHB1+0x3c>)
 8003da4:	4013      	ands	r3, r2
 8003da6:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8003daa:	4b08      	ldr	r3, [pc, #32]	; (8003dcc <rccDisableAHB1+0x3c>)
 8003dac:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	43db      	mvns	r3, r3
 8003db4:	4905      	ldr	r1, [pc, #20]	; (8003dcc <rccDisableAHB1+0x3c>)
 8003db6:	4013      	ands	r3, r2
 8003db8:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003dbc:	4b03      	ldr	r3, [pc, #12]	; (8003dcc <rccDisableAHB1+0x3c>)
 8003dbe:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bc80      	pop	{r7}
 8003dca:	4770      	bx	lr
 8003dcc:	58024400 	.word	0x58024400

08003dd0 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003dd6:	480f      	ldr	r0, [pc, #60]	; (8003e14 <Vector6C+0x44>)
 8003dd8:	f003 fc6a 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003ddc:	4b0e      	ldr	r3, [pc, #56]	; (8003e18 <Vector6C+0x48>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003de4:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 0U;
 8003de6:	4a0c      	ldr	r2, [pc, #48]	; (8003e18 <Vector6C+0x48>)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6093      	str	r3, [r2, #8]
  if (dma.streams[0].func)
 8003dec:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <Vector6C+0x4c>)
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d006      	beq.n	8003e02 <Vector6C+0x32>
    dma.streams[0].func(dma.streams[0].param, flags);
 8003df4:	4b09      	ldr	r3, [pc, #36]	; (8003e1c <Vector6C+0x4c>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	4a08      	ldr	r2, [pc, #32]	; (8003e1c <Vector6C+0x4c>)
 8003dfa:	6892      	ldr	r2, [r2, #8]
 8003dfc:	6879      	ldr	r1, [r7, #4]
 8003dfe:	4610      	mov	r0, r2
 8003e00:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e02:	4804      	ldr	r0, [pc, #16]	; (8003e14 <Vector6C+0x44>)
 8003e04:	f003 fc8e 	bl	8007724 <__trace_isr_leave>
 8003e08:	f005 fa92 	bl	8009330 <__port_irq_epilogue>
}
 8003e0c:	bf00      	nop
 8003e0e:	3708      	adds	r7, #8
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	08011f10 	.word	0x08011f10
 8003e18:	40020000 	.word	0x40020000
 8003e1c:	24000700 	.word	0x24000700

08003e20 <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e26:	4810      	ldr	r0, [pc, #64]	; (8003e68 <Vector70+0x48>)
 8003e28:	f003 fc42 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003e2c:	4b0f      	ldr	r3, [pc, #60]	; (8003e6c <Vector70+0x4c>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	099b      	lsrs	r3, r3, #6
 8003e32:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003e36:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 6U;
 8003e38:	4a0c      	ldr	r2, [pc, #48]	; (8003e6c <Vector70+0x4c>)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	019b      	lsls	r3, r3, #6
 8003e3e:	6093      	str	r3, [r2, #8]
  if (dma.streams[1].func)
 8003e40:	4b0b      	ldr	r3, [pc, #44]	; (8003e70 <Vector70+0x50>)
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d006      	beq.n	8003e56 <Vector70+0x36>
    dma.streams[1].func(dma.streams[1].param, flags);
 8003e48:	4b09      	ldr	r3, [pc, #36]	; (8003e70 <Vector70+0x50>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	4a08      	ldr	r2, [pc, #32]	; (8003e70 <Vector70+0x50>)
 8003e4e:	6912      	ldr	r2, [r2, #16]
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	4610      	mov	r0, r2
 8003e54:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e56:	4804      	ldr	r0, [pc, #16]	; (8003e68 <Vector70+0x48>)
 8003e58:	f003 fc64 	bl	8007724 <__trace_isr_leave>
 8003e5c:	f005 fa68 	bl	8009330 <__port_irq_epilogue>
}
 8003e60:	bf00      	nop
 8003e62:	3708      	adds	r7, #8
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	08011f1c 	.word	0x08011f1c
 8003e6c:	40020000 	.word	0x40020000
 8003e70:	24000700 	.word	0x24000700

08003e74 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e7a:	4810      	ldr	r0, [pc, #64]	; (8003ebc <Vector74+0x48>)
 8003e7c:	f003 fc18 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003e80:	4b0f      	ldr	r3, [pc, #60]	; (8003ec0 <Vector74+0x4c>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	0c1b      	lsrs	r3, r3, #16
 8003e86:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003e8a:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 16U;
 8003e8c:	4a0c      	ldr	r2, [pc, #48]	; (8003ec0 <Vector74+0x4c>)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	041b      	lsls	r3, r3, #16
 8003e92:	6093      	str	r3, [r2, #8]
  if (dma.streams[2].func)
 8003e94:	4b0b      	ldr	r3, [pc, #44]	; (8003ec4 <Vector74+0x50>)
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d006      	beq.n	8003eaa <Vector74+0x36>
    dma.streams[2].func(dma.streams[2].param, flags);
 8003e9c:	4b09      	ldr	r3, [pc, #36]	; (8003ec4 <Vector74+0x50>)
 8003e9e:	695b      	ldr	r3, [r3, #20]
 8003ea0:	4a08      	ldr	r2, [pc, #32]	; (8003ec4 <Vector74+0x50>)
 8003ea2:	6992      	ldr	r2, [r2, #24]
 8003ea4:	6879      	ldr	r1, [r7, #4]
 8003ea6:	4610      	mov	r0, r2
 8003ea8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003eaa:	4804      	ldr	r0, [pc, #16]	; (8003ebc <Vector74+0x48>)
 8003eac:	f003 fc3a 	bl	8007724 <__trace_isr_leave>
 8003eb0:	f005 fa3e 	bl	8009330 <__port_irq_epilogue>
}
 8003eb4:	bf00      	nop
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	08011f28 	.word	0x08011f28
 8003ec0:	40020000 	.word	0x40020000
 8003ec4:	24000700 	.word	0x24000700

08003ec8 <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003ece:	4810      	ldr	r0, [pc, #64]	; (8003f10 <Vector78+0x48>)
 8003ed0:	f003 fbee 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003ed4:	4b0f      	ldr	r3, [pc, #60]	; (8003f14 <Vector78+0x4c>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	0d9b      	lsrs	r3, r3, #22
 8003eda:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003ede:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 22U;
 8003ee0:	4a0c      	ldr	r2, [pc, #48]	; (8003f14 <Vector78+0x4c>)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	059b      	lsls	r3, r3, #22
 8003ee6:	6093      	str	r3, [r2, #8]
  if (dma.streams[3].func)
 8003ee8:	4b0b      	ldr	r3, [pc, #44]	; (8003f18 <Vector78+0x50>)
 8003eea:	69db      	ldr	r3, [r3, #28]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d006      	beq.n	8003efe <Vector78+0x36>
    dma.streams[3].func(dma.streams[3].param, flags);
 8003ef0:	4b09      	ldr	r3, [pc, #36]	; (8003f18 <Vector78+0x50>)
 8003ef2:	69db      	ldr	r3, [r3, #28]
 8003ef4:	4a08      	ldr	r2, [pc, #32]	; (8003f18 <Vector78+0x50>)
 8003ef6:	6a12      	ldr	r2, [r2, #32]
 8003ef8:	6879      	ldr	r1, [r7, #4]
 8003efa:	4610      	mov	r0, r2
 8003efc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003efe:	4804      	ldr	r0, [pc, #16]	; (8003f10 <Vector78+0x48>)
 8003f00:	f003 fc10 	bl	8007724 <__trace_isr_leave>
 8003f04:	f005 fa14 	bl	8009330 <__port_irq_epilogue>
}
 8003f08:	bf00      	nop
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	08011f34 	.word	0x08011f34
 8003f14:	40020000 	.word	0x40020000
 8003f18:	24000700 	.word	0x24000700

08003f1c <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f22:	480f      	ldr	r0, [pc, #60]	; (8003f60 <Vector7C+0x44>)
 8003f24:	f003 fbc4 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8003f28:	4b0e      	ldr	r3, [pc, #56]	; (8003f64 <Vector7C+0x48>)
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003f30:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 0U;
 8003f32:	4a0c      	ldr	r2, [pc, #48]	; (8003f64 <Vector7C+0x48>)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	60d3      	str	r3, [r2, #12]
  if (dma.streams[4].func)
 8003f38:	4b0b      	ldr	r3, [pc, #44]	; (8003f68 <Vector7C+0x4c>)
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d006      	beq.n	8003f4e <Vector7C+0x32>
    dma.streams[4].func(dma.streams[4].param, flags);
 8003f40:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <Vector7C+0x4c>)
 8003f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f44:	4a08      	ldr	r2, [pc, #32]	; (8003f68 <Vector7C+0x4c>)
 8003f46:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003f48:	6879      	ldr	r1, [r7, #4]
 8003f4a:	4610      	mov	r0, r2
 8003f4c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003f4e:	4804      	ldr	r0, [pc, #16]	; (8003f60 <Vector7C+0x44>)
 8003f50:	f003 fbe8 	bl	8007724 <__trace_isr_leave>
 8003f54:	f005 f9ec 	bl	8009330 <__port_irq_epilogue>
}
 8003f58:	bf00      	nop
 8003f5a:	3708      	adds	r7, #8
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	08011f40 	.word	0x08011f40
 8003f64:	40020000 	.word	0x40020000
 8003f68:	24000700 	.word	0x24000700

08003f6c <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f72:	4810      	ldr	r0, [pc, #64]	; (8003fb4 <Vector80+0x48>)
 8003f74:	f003 fb9c 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8003f78:	4b0f      	ldr	r3, [pc, #60]	; (8003fb8 <Vector80+0x4c>)
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	099b      	lsrs	r3, r3, #6
 8003f7e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003f82:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 6U;
 8003f84:	4a0c      	ldr	r2, [pc, #48]	; (8003fb8 <Vector80+0x4c>)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	019b      	lsls	r3, r3, #6
 8003f8a:	60d3      	str	r3, [r2, #12]
  if (dma.streams[5].func)
 8003f8c:	4b0b      	ldr	r3, [pc, #44]	; (8003fbc <Vector80+0x50>)
 8003f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d006      	beq.n	8003fa2 <Vector80+0x36>
    dma.streams[5].func(dma.streams[5].param, flags);
 8003f94:	4b09      	ldr	r3, [pc, #36]	; (8003fbc <Vector80+0x50>)
 8003f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f98:	4a08      	ldr	r2, [pc, #32]	; (8003fbc <Vector80+0x50>)
 8003f9a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003f9c:	6879      	ldr	r1, [r7, #4]
 8003f9e:	4610      	mov	r0, r2
 8003fa0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003fa2:	4804      	ldr	r0, [pc, #16]	; (8003fb4 <Vector80+0x48>)
 8003fa4:	f003 fbbe 	bl	8007724 <__trace_isr_leave>
 8003fa8:	f005 f9c2 	bl	8009330 <__port_irq_epilogue>
}
 8003fac:	bf00      	nop
 8003fae:	3708      	adds	r7, #8
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	08011f4c 	.word	0x08011f4c
 8003fb8:	40020000 	.word	0x40020000
 8003fbc:	24000700 	.word	0x24000700

08003fc0 <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003fc6:	4810      	ldr	r0, [pc, #64]	; (8004008 <Vector84+0x48>)
 8003fc8:	f003 fb72 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003fcc:	4b0f      	ldr	r3, [pc, #60]	; (800400c <Vector84+0x4c>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	0c1b      	lsrs	r3, r3, #16
 8003fd2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8003fd6:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 16U;
 8003fd8:	4a0c      	ldr	r2, [pc, #48]	; (800400c <Vector84+0x4c>)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	041b      	lsls	r3, r3, #16
 8003fde:	60d3      	str	r3, [r2, #12]
  if (dma.streams[6].func)
 8003fe0:	4b0b      	ldr	r3, [pc, #44]	; (8004010 <Vector84+0x50>)
 8003fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d006      	beq.n	8003ff6 <Vector84+0x36>
    dma.streams[6].func(dma.streams[6].param, flags);
 8003fe8:	4b09      	ldr	r3, [pc, #36]	; (8004010 <Vector84+0x50>)
 8003fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fec:	4a08      	ldr	r2, [pc, #32]	; (8004010 <Vector84+0x50>)
 8003fee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ff0:	6879      	ldr	r1, [r7, #4]
 8003ff2:	4610      	mov	r0, r2
 8003ff4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003ff6:	4804      	ldr	r0, [pc, #16]	; (8004008 <Vector84+0x48>)
 8003ff8:	f003 fb94 	bl	8007724 <__trace_isr_leave>
 8003ffc:	f005 f998 	bl	8009330 <__port_irq_epilogue>
}
 8004000:	bf00      	nop
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	08011f58 	.word	0x08011f58
 800400c:	40020000 	.word	0x40020000
 8004010:	24000700 	.word	0x24000700

08004014 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800401a:	4810      	ldr	r0, [pc, #64]	; (800405c <VectorFC+0x48>)
 800401c:	f003 fb48 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8004020:	4b0f      	ldr	r3, [pc, #60]	; (8004060 <VectorFC+0x4c>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	0d9b      	lsrs	r3, r3, #22
 8004026:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800402a:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 22U;
 800402c:	4a0c      	ldr	r2, [pc, #48]	; (8004060 <VectorFC+0x4c>)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	059b      	lsls	r3, r3, #22
 8004032:	60d3      	str	r3, [r2, #12]
  if (dma.streams[7].func)
 8004034:	4b0b      	ldr	r3, [pc, #44]	; (8004064 <VectorFC+0x50>)
 8004036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004038:	2b00      	cmp	r3, #0
 800403a:	d006      	beq.n	800404a <VectorFC+0x36>
    dma.streams[7].func(dma.streams[7].param, flags);
 800403c:	4b09      	ldr	r3, [pc, #36]	; (8004064 <VectorFC+0x50>)
 800403e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004040:	4a08      	ldr	r2, [pc, #32]	; (8004064 <VectorFC+0x50>)
 8004042:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004044:	6879      	ldr	r1, [r7, #4]
 8004046:	4610      	mov	r0, r2
 8004048:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800404a:	4804      	ldr	r0, [pc, #16]	; (800405c <VectorFC+0x48>)
 800404c:	f003 fb6a 	bl	8007724 <__trace_isr_leave>
 8004050:	f005 f96e 	bl	8009330 <__port_irq_epilogue>
}
 8004054:	bf00      	nop
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	08011f64 	.word	0x08011f64
 8004060:	40020000 	.word	0x40020000
 8004064:	24000700 	.word	0x24000700

08004068 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800406e:	480f      	ldr	r0, [pc, #60]	; (80040ac <Vector120+0x44>)
 8004070:	f003 fb1e 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8004074:	4b0e      	ldr	r3, [pc, #56]	; (80040b0 <Vector120+0x48>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800407c:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 0U;
 800407e:	4a0c      	ldr	r2, [pc, #48]	; (80040b0 <Vector120+0x48>)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6093      	str	r3, [r2, #8]
  if (dma.streams[8].func)
 8004084:	4b0b      	ldr	r3, [pc, #44]	; (80040b4 <Vector120+0x4c>)
 8004086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004088:	2b00      	cmp	r3, #0
 800408a:	d006      	beq.n	800409a <Vector120+0x32>
    dma.streams[8].func(dma.streams[8].param, flags);
 800408c:	4b09      	ldr	r3, [pc, #36]	; (80040b4 <Vector120+0x4c>)
 800408e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004090:	4a08      	ldr	r2, [pc, #32]	; (80040b4 <Vector120+0x4c>)
 8004092:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004094:	6879      	ldr	r1, [r7, #4]
 8004096:	4610      	mov	r0, r2
 8004098:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800409a:	4804      	ldr	r0, [pc, #16]	; (80040ac <Vector120+0x44>)
 800409c:	f003 fb42 	bl	8007724 <__trace_isr_leave>
 80040a0:	f005 f946 	bl	8009330 <__port_irq_epilogue>
}
 80040a4:	bf00      	nop
 80040a6:	3708      	adds	r7, #8
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	08011f70 	.word	0x08011f70
 80040b0:	40020400 	.word	0x40020400
 80040b4:	24000700 	.word	0x24000700

080040b8 <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80040be:	4810      	ldr	r0, [pc, #64]	; (8004100 <Vector124+0x48>)
 80040c0:	f003 faf6 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80040c4:	4b0f      	ldr	r3, [pc, #60]	; (8004104 <Vector124+0x4c>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	099b      	lsrs	r3, r3, #6
 80040ca:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80040ce:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 6U;
 80040d0:	4a0c      	ldr	r2, [pc, #48]	; (8004104 <Vector124+0x4c>)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	019b      	lsls	r3, r3, #6
 80040d6:	6093      	str	r3, [r2, #8]
  if (dma.streams[9].func)
 80040d8:	4b0b      	ldr	r3, [pc, #44]	; (8004108 <Vector124+0x50>)
 80040da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d006      	beq.n	80040ee <Vector124+0x36>
    dma.streams[9].func(dma.streams[9].param, flags);
 80040e0:	4b09      	ldr	r3, [pc, #36]	; (8004108 <Vector124+0x50>)
 80040e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040e4:	4a08      	ldr	r2, [pc, #32]	; (8004108 <Vector124+0x50>)
 80040e6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80040e8:	6879      	ldr	r1, [r7, #4]
 80040ea:	4610      	mov	r0, r2
 80040ec:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80040ee:	4804      	ldr	r0, [pc, #16]	; (8004100 <Vector124+0x48>)
 80040f0:	f003 fb18 	bl	8007724 <__trace_isr_leave>
 80040f4:	f005 f91c 	bl	8009330 <__port_irq_epilogue>
}
 80040f8:	bf00      	nop
 80040fa:	3708      	adds	r7, #8
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	08011f7c 	.word	0x08011f7c
 8004104:	40020400 	.word	0x40020400
 8004108:	24000700 	.word	0x24000700

0800410c <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004112:	4810      	ldr	r0, [pc, #64]	; (8004154 <Vector128+0x48>)
 8004114:	f003 facc 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8004118:	4b0f      	ldr	r3, [pc, #60]	; (8004158 <Vector128+0x4c>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	0c1b      	lsrs	r3, r3, #16
 800411e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004122:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 16U;
 8004124:	4a0c      	ldr	r2, [pc, #48]	; (8004158 <Vector128+0x4c>)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	041b      	lsls	r3, r3, #16
 800412a:	6093      	str	r3, [r2, #8]
  if (dma.streams[10].func)
 800412c:	4b0b      	ldr	r3, [pc, #44]	; (800415c <Vector128+0x50>)
 800412e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004130:	2b00      	cmp	r3, #0
 8004132:	d006      	beq.n	8004142 <Vector128+0x36>
    dma.streams[10].func(dma.streams[10].param, flags);
 8004134:	4b09      	ldr	r3, [pc, #36]	; (800415c <Vector128+0x50>)
 8004136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004138:	4a08      	ldr	r2, [pc, #32]	; (800415c <Vector128+0x50>)
 800413a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800413c:	6879      	ldr	r1, [r7, #4]
 800413e:	4610      	mov	r0, r2
 8004140:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004142:	4804      	ldr	r0, [pc, #16]	; (8004154 <Vector128+0x48>)
 8004144:	f003 faee 	bl	8007724 <__trace_isr_leave>
 8004148:	f005 f8f2 	bl	8009330 <__port_irq_epilogue>
}
 800414c:	bf00      	nop
 800414e:	3708      	adds	r7, #8
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	08011f88 	.word	0x08011f88
 8004158:	40020400 	.word	0x40020400
 800415c:	24000700 	.word	0x24000700

08004160 <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004166:	4810      	ldr	r0, [pc, #64]	; (80041a8 <Vector12C+0x48>)
 8004168:	f003 faa2 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 800416c:	4b0f      	ldr	r3, [pc, #60]	; (80041ac <Vector12C+0x4c>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	0d9b      	lsrs	r3, r3, #22
 8004172:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004176:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 22U;
 8004178:	4a0c      	ldr	r2, [pc, #48]	; (80041ac <Vector12C+0x4c>)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	059b      	lsls	r3, r3, #22
 800417e:	6093      	str	r3, [r2, #8]
  if (dma.streams[11].func)
 8004180:	4b0b      	ldr	r3, [pc, #44]	; (80041b0 <Vector12C+0x50>)
 8004182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004184:	2b00      	cmp	r3, #0
 8004186:	d006      	beq.n	8004196 <Vector12C+0x36>
    dma.streams[11].func(dma.streams[11].param, flags);
 8004188:	4b09      	ldr	r3, [pc, #36]	; (80041b0 <Vector12C+0x50>)
 800418a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800418c:	4a08      	ldr	r2, [pc, #32]	; (80041b0 <Vector12C+0x50>)
 800418e:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8004190:	6879      	ldr	r1, [r7, #4]
 8004192:	4610      	mov	r0, r2
 8004194:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004196:	4804      	ldr	r0, [pc, #16]	; (80041a8 <Vector12C+0x48>)
 8004198:	f003 fac4 	bl	8007724 <__trace_isr_leave>
 800419c:	f005 f8c8 	bl	8009330 <__port_irq_epilogue>
}
 80041a0:	bf00      	nop
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	08011f94 	.word	0x08011f94
 80041ac:	40020400 	.word	0x40020400
 80041b0:	24000700 	.word	0x24000700

080041b4 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80041ba:	480f      	ldr	r0, [pc, #60]	; (80041f8 <Vector130+0x44>)
 80041bc:	f003 fa78 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80041c0:	4b0e      	ldr	r3, [pc, #56]	; (80041fc <Vector130+0x48>)
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80041c8:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 0U;
 80041ca:	4a0c      	ldr	r2, [pc, #48]	; (80041fc <Vector130+0x48>)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	60d3      	str	r3, [r2, #12]
  if (dma.streams[12].func)
 80041d0:	4b0b      	ldr	r3, [pc, #44]	; (8004200 <Vector130+0x4c>)
 80041d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d006      	beq.n	80041e6 <Vector130+0x32>
    dma.streams[12].func(dma.streams[12].param, flags);
 80041d8:	4b09      	ldr	r3, [pc, #36]	; (8004200 <Vector130+0x4c>)
 80041da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041dc:	4a08      	ldr	r2, [pc, #32]	; (8004200 <Vector130+0x4c>)
 80041de:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80041e0:	6879      	ldr	r1, [r7, #4]
 80041e2:	4610      	mov	r0, r2
 80041e4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80041e6:	4804      	ldr	r0, [pc, #16]	; (80041f8 <Vector130+0x44>)
 80041e8:	f003 fa9c 	bl	8007724 <__trace_isr_leave>
 80041ec:	f005 f8a0 	bl	8009330 <__port_irq_epilogue>
}
 80041f0:	bf00      	nop
 80041f2:	3708      	adds	r7, #8
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	08011fa0 	.word	0x08011fa0
 80041fc:	40020400 	.word	0x40020400
 8004200:	24000700 	.word	0x24000700

08004204 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800420a:	4810      	ldr	r0, [pc, #64]	; (800424c <Vector150+0x48>)
 800420c:	f003 fa50 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8004210:	4b0f      	ldr	r3, [pc, #60]	; (8004250 <Vector150+0x4c>)
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	099b      	lsrs	r3, r3, #6
 8004216:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800421a:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 6U;
 800421c:	4a0c      	ldr	r2, [pc, #48]	; (8004250 <Vector150+0x4c>)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	019b      	lsls	r3, r3, #6
 8004222:	60d3      	str	r3, [r2, #12]
  if (dma.streams[13].func)
 8004224:	4b0b      	ldr	r3, [pc, #44]	; (8004254 <Vector150+0x50>)
 8004226:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004228:	2b00      	cmp	r3, #0
 800422a:	d006      	beq.n	800423a <Vector150+0x36>
    dma.streams[13].func(dma.streams[13].param, flags);
 800422c:	4b09      	ldr	r3, [pc, #36]	; (8004254 <Vector150+0x50>)
 800422e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004230:	4a08      	ldr	r2, [pc, #32]	; (8004254 <Vector150+0x50>)
 8004232:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8004234:	6879      	ldr	r1, [r7, #4]
 8004236:	4610      	mov	r0, r2
 8004238:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800423a:	4804      	ldr	r0, [pc, #16]	; (800424c <Vector150+0x48>)
 800423c:	f003 fa72 	bl	8007724 <__trace_isr_leave>
 8004240:	f005 f876 	bl	8009330 <__port_irq_epilogue>
}
 8004244:	bf00      	nop
 8004246:	3708      	adds	r7, #8
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	08011fac 	.word	0x08011fac
 8004250:	40020400 	.word	0x40020400
 8004254:	24000700 	.word	0x24000700

08004258 <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800425e:	4810      	ldr	r0, [pc, #64]	; (80042a0 <Vector154+0x48>)
 8004260:	f003 fa26 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8004264:	4b0f      	ldr	r3, [pc, #60]	; (80042a4 <Vector154+0x4c>)
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	0c1b      	lsrs	r3, r3, #16
 800426a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800426e:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 16U;
 8004270:	4a0c      	ldr	r2, [pc, #48]	; (80042a4 <Vector154+0x4c>)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	041b      	lsls	r3, r3, #16
 8004276:	60d3      	str	r3, [r2, #12]
  if (dma.streams[14].func)
 8004278:	4b0b      	ldr	r3, [pc, #44]	; (80042a8 <Vector154+0x50>)
 800427a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800427c:	2b00      	cmp	r3, #0
 800427e:	d006      	beq.n	800428e <Vector154+0x36>
    dma.streams[14].func(dma.streams[14].param, flags);
 8004280:	4b09      	ldr	r3, [pc, #36]	; (80042a8 <Vector154+0x50>)
 8004282:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004284:	4a08      	ldr	r2, [pc, #32]	; (80042a8 <Vector154+0x50>)
 8004286:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8004288:	6879      	ldr	r1, [r7, #4]
 800428a:	4610      	mov	r0, r2
 800428c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800428e:	4804      	ldr	r0, [pc, #16]	; (80042a0 <Vector154+0x48>)
 8004290:	f003 fa48 	bl	8007724 <__trace_isr_leave>
 8004294:	f005 f84c 	bl	8009330 <__port_irq_epilogue>
}
 8004298:	bf00      	nop
 800429a:	3708      	adds	r7, #8
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	08011fb8 	.word	0x08011fb8
 80042a4:	40020400 	.word	0x40020400
 80042a8:	24000700 	.word	0x24000700

080042ac <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80042b2:	4811      	ldr	r0, [pc, #68]	; (80042f8 <Vector158+0x4c>)
 80042b4:	f003 f9fc 	bl	80076b0 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80042b8:	4b10      	ldr	r3, [pc, #64]	; (80042fc <Vector158+0x50>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	0d9b      	lsrs	r3, r3, #22
 80042be:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80042c2:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 22U;
 80042c4:	4a0d      	ldr	r2, [pc, #52]	; (80042fc <Vector158+0x50>)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	059b      	lsls	r3, r3, #22
 80042ca:	60d3      	str	r3, [r2, #12]
  if (dma.streams[15].func)
 80042cc:	4b0c      	ldr	r3, [pc, #48]	; (8004300 <Vector158+0x54>)
 80042ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d007      	beq.n	80042e4 <Vector158+0x38>
    dma.streams[15].func(dma.streams[15].param, flags);
 80042d4:	4b0a      	ldr	r3, [pc, #40]	; (8004300 <Vector158+0x54>)
 80042d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042d8:	4a09      	ldr	r2, [pc, #36]	; (8004300 <Vector158+0x54>)
 80042da:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	4610      	mov	r0, r2
 80042e2:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80042e4:	4804      	ldr	r0, [pc, #16]	; (80042f8 <Vector158+0x4c>)
 80042e6:	f003 fa1d 	bl	8007724 <__trace_isr_leave>
 80042ea:	f005 f821 	bl	8009330 <__port_irq_epilogue>
}
 80042ee:	bf00      	nop
 80042f0:	3708      	adds	r7, #8
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	08011fc4 	.word	0x08011fc4
 80042fc:	40020400 	.word	0x40020400
 8004300:	24000700 	.word	0x24000700

08004304 <dmaInit>:
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
  unsigned i;

  dma.allocated_mask = 0U;
 800430a:	4b17      	ldr	r3, [pc, #92]	; (8004368 <dmaInit+0x64>)
 800430c:	2200      	movs	r2, #0
 800430e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8004310:	2300      	movs	r3, #0
 8004312:	607b      	str	r3, [r7, #4]
 8004314:	e00f      	b.n	8004336 <dmaInit+0x32>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8004316:	4a15      	ldr	r2, [pc, #84]	; (800436c <dmaInit+0x68>)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	011b      	lsls	r3, r3, #4
 800431c:	4413      	add	r3, r2
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]
    dma.streams[i].func = NULL;
 8004324:	4a10      	ldr	r2, [pc, #64]	; (8004368 <dmaInit+0x64>)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	00db      	lsls	r3, r3, #3
 800432a:	4413      	add	r3, r2
 800432c:	2200      	movs	r2, #0
 800432e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3301      	adds	r3, #1
 8004334:	607b      	str	r3, [r7, #4]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b0f      	cmp	r3, #15
 800433a:	d9ec      	bls.n	8004316 <dmaInit+0x12>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 800433c:	4b0c      	ldr	r3, [pc, #48]	; (8004370 <dmaInit+0x6c>)
 800433e:	f04f 32ff 	mov.w	r2, #4294967295
 8004342:	609a      	str	r2, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 8004344:	4b0a      	ldr	r3, [pc, #40]	; (8004370 <dmaInit+0x6c>)
 8004346:	f04f 32ff 	mov.w	r2, #4294967295
 800434a:	60da      	str	r2, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 800434c:	4b09      	ldr	r3, [pc, #36]	; (8004374 <dmaInit+0x70>)
 800434e:	f04f 32ff 	mov.w	r2, #4294967295
 8004352:	609a      	str	r2, [r3, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 8004354:	4b07      	ldr	r3, [pc, #28]	; (8004374 <dmaInit+0x70>)
 8004356:	f04f 32ff 	mov.w	r2, #4294967295
 800435a:	60da      	str	r2, [r3, #12]
}
 800435c:	bf00      	nop
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	bc80      	pop	{r7}
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	24000700 	.word	0x24000700
 800436c:	08011e10 	.word	0x08011e10
 8004370:	40020000 	.word	0x40020000
 8004374:	40020400 	.word	0x40020400

08004378 <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 8004378:	b580      	push	{r7, lr}
 800437a:	b08a      	sub	sp, #40	; 0x28
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
 8004384:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_DMA_STREAMS) {
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2b0f      	cmp	r3, #15
 800438a:	d804      	bhi.n	8004396 <dmaStreamAllocI+0x1e>
    startid = id;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	623b      	str	r3, [r7, #32]
    endid   = id;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	61fb      	str	r3, [r7, #28]
 8004394:	e019      	b.n	80043ca <dmaStreamAllocI+0x52>
  }
#if STM32_DMA_SUPPORTS_DMAMUX == TRUE
  else if (id == STM32_DMA_STREAM_ID_ANY) {
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2b10      	cmp	r3, #16
 800439a:	d104      	bne.n	80043a6 <dmaStreamAllocI+0x2e>
    startid = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 80043a0:	230f      	movs	r3, #15
 80043a2:	61fb      	str	r3, [r7, #28]
 80043a4:	e011      	b.n	80043ca <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA1) {
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2b11      	cmp	r3, #17
 80043aa:	d104      	bne.n	80043b6 <dmaStreamAllocI+0x3e>
    startid = 0U;
 80043ac:	2300      	movs	r3, #0
 80043ae:	623b      	str	r3, [r7, #32]
    endid   = (STM32_DMA_STREAMS / 2U) - 1U;
 80043b0:	2307      	movs	r3, #7
 80043b2:	61fb      	str	r3, [r7, #28]
 80043b4:	e009      	b.n	80043ca <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA2) {
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2b12      	cmp	r3, #18
 80043ba:	d104      	bne.n	80043c6 <dmaStreamAllocI+0x4e>
    startid = (STM32_DMA_STREAMS / 2U) - 1U;
 80043bc:	2307      	movs	r3, #7
 80043be:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 80043c0:	230f      	movs	r3, #15
 80043c2:	61fb      	str	r3, [r7, #28]
 80043c4:	e001      	b.n	80043ca <dmaStreamAllocI+0x52>
  }
#endif
  else {
    osalDbgCheck(false);
    return NULL;
 80043c6:	2300      	movs	r3, #0
 80043c8:	e067      	b.n	800449a <dmaStreamAllocI+0x122>
  }

  for (i = startid; i <= endid; i++) {
 80043ca:	6a3b      	ldr	r3, [r7, #32]
 80043cc:	627b      	str	r3, [r7, #36]	; 0x24
 80043ce:	e05f      	b.n	8004490 <dmaStreamAllocI+0x118>
    uint32_t mask = (1U << i);
 80043d0:	2201      	movs	r2, #1
 80043d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	61bb      	str	r3, [r7, #24]
    if ((dma.allocated_mask & mask) == 0U) {
 80043da:	4b32      	ldr	r3, [pc, #200]	; (80044a4 <dmaStreamAllocI+0x12c>)
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	4013      	ands	r3, r2
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d151      	bne.n	800448a <dmaStreamAllocI+0x112>
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80043e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	4a2f      	ldr	r2, [pc, #188]	; (80044a8 <dmaStreamAllocI+0x130>)
 80043ec:	4413      	add	r3, r2
 80043ee:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      dma.streams[i].func  = func;
 80043f0:	4a2c      	ldr	r2, [pc, #176]	; (80044a4 <dmaStreamAllocI+0x12c>)
 80043f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f4:	00db      	lsls	r3, r3, #3
 80043f6:	4413      	add	r3, r2
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	605a      	str	r2, [r3, #4]
      dma.streams[i].param = param;
 80043fc:	4a29      	ldr	r2, [pc, #164]	; (80044a4 <dmaStreamAllocI+0x12c>)
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004400:	00db      	lsls	r3, r3, #3
 8004402:	4413      	add	r3, r2
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	609a      	str	r2, [r3, #8]
      dma.allocated_mask  |= mask;
 8004408:	4b26      	ldr	r3, [pc, #152]	; (80044a4 <dmaStreamAllocI+0x12c>)
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	4313      	orrs	r3, r2
 8004410:	4a24      	ldr	r2, [pc, #144]	; (80044a4 <dmaStreamAllocI+0x12c>)
 8004412:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	b2db      	uxtb	r3, r3
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <dmaStreamAllocI+0xac>
        rccEnableDMA1(true);
 800441c:	2101      	movs	r1, #1
 800441e:	2001      	movs	r0, #1
 8004420:	f7ff fc88 	bl	8003d34 <rccEnableAHB1>
      }
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <dmaStreamAllocI+0xbe>
        rccEnableDMA2(true);
 800442e:	2101      	movs	r1, #1
 8004430:	2002      	movs	r0, #2
 8004432:	f7ff fc7f 	bl	8003d34 <rccEnableAHB1>
        rccEnableDMAMUX(true);
      }
#endif

      /* Putting the stream in a safe state.*/
      dmaStreamDisable(dmastp);
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 021f 	bic.w	r2, r2, #31
 8004444:	601a      	str	r2, [r3, #0]
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0301 	and.w	r3, r3, #1
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1f8      	bne.n	8004446 <dmaStreamAllocI+0xce>
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	7b1b      	ldrb	r3, [r3, #12]
 8004458:	4619      	mov	r1, r3
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	223d      	movs	r2, #61	; 0x3d
 8004460:	408a      	lsls	r2, r1
 8004462:	601a      	str	r2, [r3, #0]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2221      	movs	r2, #33	; 0x21
 8004472:	615a      	str	r2, [r3, #20]

      /* Enables the associated IRQ vector if a callback is defined.*/
      if (func != NULL) {
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d005      	beq.n	8004486 <dmaStreamAllocI+0x10e>
        nvicEnableVector(dmastp->vector, priority);
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	7b9b      	ldrb	r3, [r3, #14]
 800447e:	68b9      	ldr	r1, [r7, #8]
 8004480:	4618      	mov	r0, r3
 8004482:	f7fe fb4b 	bl	8002b1c <nvicEnableVector>
      }

      return dmastp;
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	e007      	b.n	800449a <dmaStreamAllocI+0x122>
  for (i = startid; i <= endid; i++) {
 800448a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448c:	3301      	adds	r3, #1
 800448e:	627b      	str	r3, [r7, #36]	; 0x24
 8004490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	429a      	cmp	r2, r3
 8004496:	d99b      	bls.n	80043d0 <dmaStreamAllocI+0x58>
    }
  }

  return NULL;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3728      	adds	r7, #40	; 0x28
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	24000700 	.word	0x24000700
 80044a8:	08011e10 	.word	0x08011e10

080044ac <dmaStreamFreeI>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @iclass
 */
void dmaStreamFreeI(const stm32_dma_stream_t *dmastp) {
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	7b9b      	ldrb	r3, [r3, #14]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7fe fb5d 	bl	8002b78 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 80044be:	4b10      	ldr	r3, [pc, #64]	; (8004500 <dmaStreamFreeI+0x54>)
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	7b5b      	ldrb	r3, [r3, #13]
 80044c6:	4619      	mov	r1, r3
 80044c8:	2301      	movs	r3, #1
 80044ca:	408b      	lsls	r3, r1
 80044cc:	43db      	mvns	r3, r3
 80044ce:	4013      	ands	r3, r2
 80044d0:	4a0b      	ldr	r2, [pc, #44]	; (8004500 <dmaStreamFreeI+0x54>)
 80044d2:	6013      	str	r3, [r2, #0]

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 80044d4:	4b0a      	ldr	r3, [pc, #40]	; (8004500 <dmaStreamFreeI+0x54>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d102      	bne.n	80044e4 <dmaStreamFreeI+0x38>
    rccDisableDMA1();
 80044de:	2001      	movs	r0, #1
 80044e0:	f7ff fc56 	bl	8003d90 <rccDisableAHB1>
  }
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 80044e4:	4b06      	ldr	r3, [pc, #24]	; (8004500 <dmaStreamFreeI+0x54>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d102      	bne.n	80044f6 <dmaStreamFreeI+0x4a>
    rccDisableDMA2();
 80044f0:	2002      	movs	r0, #2
 80044f2:	f7ff fc4d 	bl	8003d90 <rccDisableAHB1>
  /* Shutting down DMAMUX if present.*/
  if (dma.allocated_mask == 0U) {
    rccDisableDMAMUX();
  }
#endif
}
 80044f6:	bf00      	nop
 80044f8:	3708      	adds	r7, #8
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	24000700 	.word	0x24000700

08004504 <dmaSetRequestSource>:
 * @param[in] dmastp    pointer to a @p stm32_dma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	683a      	ldr	r2, [r7, #0]
 8004514:	601a      	str	r2, [r3, #0]
}
 8004516:	bf00      	nop
 8004518:	370c      	adds	r7, #12
 800451a:	46bd      	mov	sp, r7
 800451c:	bc80      	pop	{r7}
 800451e:	4770      	bx	lr

08004520 <_pal_lld_init>:
/**
 * @brief   PAL driver initialization.
 *
 * @notapi
 */
void _pal_lld_init(void) {
 8004520:	b480      	push	{r7}
 8004522:	af00      	add	r7, sp, #0

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8004524:	bf00      	nop
 8004526:	46bd      	mov	sp, r7
 8004528:	bc80      	pop	{r7}
 800452a:	4770      	bx	lr

0800452c <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 800452c:	b480      	push	{r7}
 800452e:	b08f      	sub	sp, #60	; 0x3c
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	607a      	str	r2, [r7, #4]

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	089b      	lsrs	r3, r3, #2
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	08db      	lsrs	r3, r3, #3
 800454e:	f003 0303 	and.w	r3, r3, #3
 8004552:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	095b      	lsrs	r3, r3, #5
 8004558:	f003 0303 	and.w	r3, r3, #3
 800455c:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	09db      	lsrs	r3, r3, #7
 8004562:	f003 030f 	and.w	r3, r3, #15
 8004566:	623b      	str	r3, [r7, #32]
  uint32_t bit     = 0;
 8004568:	2300      	movs	r3, #0
 800456a:	627b      	str	r3, [r7, #36]	; 0x24
  while (true) {
    if ((mask & 1) != 0) {
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d079      	beq.n	800466a <_pal_lld_setgroupmode+0x13e>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 8004576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004578:	f003 0307 	and.w	r3, r3, #7
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	6a3a      	ldr	r2, [r7, #32]
 8004580:	fa02 f303 	lsl.w	r3, r2, r3
 8004584:	61fb      	str	r3, [r7, #28]
      m1 = 1 << bit;
 8004586:	2201      	movs	r2, #1
 8004588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458a:	fa02 f303 	lsl.w	r3, r2, r3
 800458e:	61bb      	str	r3, [r7, #24]
      m2 = 3 << (bit * 2);
 8004590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004592:	005b      	lsls	r3, r3, #1
 8004594:	2203      	movs	r2, #3
 8004596:	fa02 f303 	lsl.w	r3, r2, r3
 800459a:	617b      	str	r3, [r7, #20]
      m4 = 15 << ((bit & 7) * 4);
 800459c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459e:	f003 0307 	and.w	r3, r3, #7
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	220f      	movs	r2, #15
 80045a6:	fa02 f303 	lsl.w	r3, r2, r3
 80045aa:	613b      	str	r3, [r7, #16]
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	685a      	ldr	r2, [r3, #4]
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	43db      	mvns	r3, r3
 80045b4:	401a      	ands	r2, r3
 80045b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b8:	431a      	orrs	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	605a      	str	r2, [r3, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	689a      	ldr	r2, [r3, #8]
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	43db      	mvns	r3, r3
 80045c6:	401a      	ands	r2, r3
 80045c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ca:	431a      	orrs	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	609a      	str	r2, [r3, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	68da      	ldr	r2, [r3, #12]
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	43db      	mvns	r3, r3
 80045d8:	401a      	ands	r2, r3
 80045da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045dc:	431a      	orrs	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	60da      	str	r2, [r3, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f003 0303 	and.w	r3, r3, #3
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d11f      	bne.n	800462c <_pal_lld_setgroupmode+0x100>
        /* If going in alternate mode then the alternate number is set
           before switching mode in order to avoid glitches.*/
        if (bit < 8)
 80045ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ee:	2b07      	cmp	r3, #7
 80045f0:	d809      	bhi.n	8004606 <_pal_lld_setgroupmode+0xda>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6a1a      	ldr	r2, [r3, #32]
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	43db      	mvns	r3, r3
 80045fa:	401a      	ands	r2, r3
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	431a      	orrs	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	621a      	str	r2, [r3, #32]
 8004604:	e008      	b.n	8004618 <_pal_lld_setgroupmode+0xec>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	43db      	mvns	r3, r3
 800460e:	401a      	ands	r2, r3
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	431a      	orrs	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	625a      	str	r2, [r3, #36]	; 0x24
        port->MODER   = (port->MODER & ~m2) | moder;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	43db      	mvns	r3, r3
 8004620:	401a      	ands	r2, r3
 8004622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004624:	431a      	orrs	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	601a      	str	r2, [r3, #0]
 800462a:	e01e      	b.n	800466a <_pal_lld_setgroupmode+0x13e>
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	43db      	mvns	r3, r3
 8004634:	401a      	ands	r2, r3
 8004636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004638:	431a      	orrs	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	601a      	str	r2, [r3, #0]
        if (bit < 8)
 800463e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004640:	2b07      	cmp	r3, #7
 8004642:	d809      	bhi.n	8004658 <_pal_lld_setgroupmode+0x12c>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6a1a      	ldr	r2, [r3, #32]
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	43db      	mvns	r3, r3
 800464c:	401a      	ands	r2, r3
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	431a      	orrs	r2, r3
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	621a      	str	r2, [r3, #32]
 8004656:	e008      	b.n	800466a <_pal_lld_setgroupmode+0x13e>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	43db      	mvns	r3, r3
 8004660:	401a      	ands	r2, r3
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	431a      	orrs	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
    mask >>= 1;
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	085b      	lsrs	r3, r3, #1
 800466e:	60bb      	str	r3, [r7, #8]
    if (!mask)
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00f      	beq.n	8004696 <_pal_lld_setgroupmode+0x16a>
      return;
    otyper <<= 1;
 8004676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004678:	005b      	lsls	r3, r3, #1
 800467a:	633b      	str	r3, [r7, #48]	; 0x30
    ospeedr <<= 2;
 800467c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	62fb      	str	r3, [r7, #44]	; 0x2c
    pupdr <<= 2;
 8004682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	62bb      	str	r3, [r7, #40]	; 0x28
    moder <<= 2;
 8004688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	637b      	str	r3, [r7, #52]	; 0x34
    bit++;
 800468e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004690:	3301      	adds	r3, #1
 8004692:	627b      	str	r3, [r7, #36]	; 0x24
    if ((mask & 1) != 0) {
 8004694:	e76a      	b.n	800456c <_pal_lld_setgroupmode+0x40>
      return;
 8004696:	bf00      	nop
  }
}
 8004698:	373c      	adds	r7, #60	; 0x3c
 800469a:	46bd      	mov	sp, r7
 800469c:	bc80      	pop	{r7}
 800469e:	4770      	bx	lr

080046a0 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	2330      	movs	r3, #48	; 0x30
 80046a8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f383 8811 	msr	BASEPRI, r3
}
 80046b0:	bf00      	nop
}
 80046b2:	bf00      	nop
}
 80046b4:	bf00      	nop
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bc80      	pop	{r7}
 80046be:	4770      	bx	lr

080046c0 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	2300      	movs	r3, #0
 80046c8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f383 8811 	msr	BASEPRI, r3
}
 80046d0:	bf00      	nop
}
 80046d2:	bf00      	nop
}
 80046d4:	bf00      	nop
}
 80046d6:	bf00      	nop
 80046d8:	370c      	adds	r7, #12
 80046da:	46bd      	mov	sp, r7
 80046dc:	bc80      	pop	{r7}
 80046de:	4770      	bx	lr

080046e0 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80046e4:	f7ff ffdc 	bl	80046a0 <chSysLockFromISR>
}
 80046e8:	bf00      	nop
 80046ea:	bd80      	pop	{r7, pc}

080046ec <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80046f0:	f7ff ffe6 	bl	80046c0 <chSysUnlockFromISR>
}
 80046f4:	bf00      	nop
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8004702:	6839      	ldr	r1, [r7, #0]
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f004 f89d 	bl	8008844 <chThdResumeI>
}
 800470a:	bf00      	nop
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}

08004712 <i2c_lld_get_rxbytes>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline size_t i2c_lld_get_rxbytes (I2CDriver *i2cp) {
 8004712:	b480      	push	{r7}
 8004714:	b083      	sub	sp, #12
 8004716:	af00      	add	r7, sp, #0
 8004718:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->rxbytes;
#endif
}
 8004722:	4618      	mov	r0, r3
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	bc80      	pop	{r7}
 800472a:	4770      	bx	lr

0800472c <i2c_lld_get_txbytes>:

static inline size_t i2c_lld_get_txbytes (I2CDriver *i2cp) {
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->txbytes;
#endif
}
 800473c:	4618      	mov	r0, r3
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	bc80      	pop	{r7}
 8004744:	4770      	bx	lr

08004746 <i2c_lld_start_rx_dma>:

#if STM32_I2C_USE_DMA == TRUE
static inline void i2c_lld_start_rx_dma(I2CDriver *i2cp) {
 8004746:	b480      	push	{r7}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamEnable(i2cp->rx.dma);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f042 0201 	orr.w	r2, r2, #1
 8004760:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8004762:	bf00      	nop
 8004764:	370c      	adds	r7, #12
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr

0800476c <i2c_lld_stop_rx_dma>:
    dmaStreamEnable(i2cp->tx.dma);
  }
#endif
}

static inline void i2c_lld_stop_rx_dma(I2CDriver *i2cp) {
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->rx.dma);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 021f 	bic.w	r2, r2, #31
 8004786:	601a      	str	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1f7      	bne.n	8004788 <i2c_lld_stop_rx_dma+0x1c>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479c:	7b1b      	ldrb	r3, [r3, #12]
 800479e:	4619      	mov	r1, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	223d      	movs	r2, #61	; 0x3d
 80047a8:	408a      	lsls	r2, r1
 80047aa:	601a      	str	r2, [r3, #0]
  }
#endif
}
 80047ac:	bf00      	nop
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bc80      	pop	{r7}
 80047b4:	4770      	bx	lr

080047b6 <i2c_lld_stop_tx_dma>:

static inline void i2c_lld_stop_tx_dma(I2CDriver *i2cp) {
 80047b6:	b480      	push	{r7}
 80047b8:	b083      	sub	sp, #12
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->tx.dma);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f022 021f 	bic.w	r2, r2, #31
 80047d0:	601a      	str	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d1f7      	bne.n	80047d2 <i2c_lld_stop_tx_dma+0x1c>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e6:	7b1b      	ldrb	r3, [r3, #12]
 80047e8:	4619      	mov	r1, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	223d      	movs	r2, #61	; 0x3d
 80047f2:	408a      	lsls	r2, r1
 80047f4:	601a      	str	r2, [r3, #0]
  }
#endif
}
 80047f6:	bf00      	nop
 80047f8:	370c      	adds	r7, #12
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bc80      	pop	{r7}
 80047fe:	4770      	bx	lr

08004800 <i2c_lld_setup_rx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_rx_transfer(I2CDriver *i2cp) {
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480c:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_rxbytes(i2cp);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7ff ff7f 	bl	8004712 <i2c_lld_get_rxbytes>
 8004814:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	2bff      	cmp	r3, #255	; 0xff
 800481a:	d905      	bls.n	8004828 <i2c_lld_setup_rx_transfer+0x28>
    n = 255U;
 800481c:	23ff      	movs	r3, #255	; 0xff
 800481e:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8004820:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004824:	617b      	str	r3, [r7, #20]
 8004826:	e001      	b.n	800482c <i2c_lld_setup_rx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8004828:	2300      	movs	r3, #0
 800482a:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	685a      	ldr	r2, [r3, #4]
 8004830:	4b09      	ldr	r3, [pc, #36]	; (8004858 <i2c_lld_setup_rx_transfer+0x58>)
 8004832:	4013      	ands	r3, r2
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	6852      	ldr	r2, [r2, #4]
 8004838:	6892      	ldr	r2, [r2, #8]
 800483a:	431a      	orrs	r2, r3
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	041b      	lsls	r3, r3, #16
 8004840:	431a      	orrs	r2, r3
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	4313      	orrs	r3, r2
 8004846:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	605a      	str	r2, [r3, #4]
}
 800484e:	bf00      	nop
 8004850:	3718      	adds	r7, #24
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	fe00ffff 	.word	0xfe00ffff

0800485c <i2c_lld_setup_tx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_tx_transfer(I2CDriver *i2cp) {
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004868:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_txbytes(i2cp);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f7ff ff5e 	bl	800472c <i2c_lld_get_txbytes>
 8004870:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	2bff      	cmp	r3, #255	; 0xff
 8004876:	d905      	bls.n	8004884 <i2c_lld_setup_tx_transfer+0x28>
    n = 255U;
 8004878:	23ff      	movs	r3, #255	; 0xff
 800487a:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 800487c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004880:	617b      	str	r3, [r7, #20]
 8004882:	e001      	b.n	8004888 <i2c_lld_setup_tx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	4b08      	ldr	r3, [pc, #32]	; (80048b0 <i2c_lld_setup_tx_transfer+0x54>)
 800488e:	4013      	ands	r3, r2
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	6852      	ldr	r2, [r2, #4]
 8004894:	6892      	ldr	r2, [r2, #8]
 8004896:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 800489c:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	431a      	orrs	r2, r3
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	605a      	str	r2, [r3, #4]
}
 80048a6:	bf00      	nop
 80048a8:	3718      	adds	r7, #24
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	fe00ffff 	.word	0xfe00ffff

080048b4 <i2c_lld_serve_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_interrupt(I2CDriver *i2cp, uint32_t isr) {
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *dp = i2cp->i2c;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c2:	60fb      	str	r3, [r7, #12]
#if (STM32_I2C_USE_DMA == FALSE) || (I2C_ENABLE_SLAVE_MODE == TRUE)
  uint32_t cr1 = dp->CR1;
#endif

  /* Special case of a received NACK, the transfer is aborted.*/
  if ((isr & I2C_ISR_NACKF) != 0U) {
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	f003 0310 	and.w	r3, r3, #16
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d023      	beq.n	8004916 <i2c_lld_serve_interrupt+0x62>

#if STM32_I2C_USE_DMA == TRUE
    /* Stops the associated DMA streams.*/
    i2c_lld_stop_rx_dma(i2cp);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f7ff ff4c 	bl	800476c <i2c_lld_stop_rx_dma>
    i2c_lld_stop_tx_dma(i2cp);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f7ff ff6e 	bl	80047b6 <i2c_lld_stop_tx_dma>
      }
    }
#endif

    /* Error flag.*/
    i2cp->errors |= I2C_ACK_FAILURE;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f043 0204 	orr.w	r2, r3, #4
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	609a      	str	r2, [r3, #8]

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	605a      	str	r2, [r3, #4]

    /* Make sure no more interrupts.*/
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f023 0246 	bic.w	r2, r3, #70	; 0x46
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	601a      	str	r2, [r3, #0]

    /* Errors are signaled to the upper layer.*/
    _i2c_wakeup_error_isr(i2cp);
 80048fe:	f7ff feef 	bl	80046e0 <osalSysLockFromISR>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	331c      	adds	r3, #28
 8004906:	f06f 0101 	mvn.w	r1, #1
 800490a:	4618      	mov	r0, r3
 800490c:	f7ff fef4 	bl	80046f8 <osalThreadResumeI>
 8004910:	f7ff feec 	bl	80046ec <osalSysUnlockFromISR>

    return;
 8004914:	e04b      	b.n	80049ae <i2c_lld_serve_interrupt+0xfa>
    }
  }
#endif

  /* Partial transfer handling, restarting the transfer and returning.*/
  if ((isr & I2C_ISR_TCR) != 0U) {
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800491c:	2b00      	cmp	r3, #0
 800491e:	d00b      	beq.n	8004938 <i2c_lld_serve_interrupt+0x84>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	781b      	ldrb	r3, [r3, #0]
 8004924:	2b03      	cmp	r3, #3
 8004926:	d103      	bne.n	8004930 <i2c_lld_serve_interrupt+0x7c>
      i2c_lld_setup_tx_transfer(i2cp);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f7ff ff97 	bl	800485c <i2c_lld_setup_tx_transfer>
    }
    else {
      i2c_lld_setup_rx_transfer(i2cp);
    }
    return;
 800492e:	e03e      	b.n	80049ae <i2c_lld_serve_interrupt+0xfa>
      i2c_lld_setup_rx_transfer(i2cp);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f7ff ff65 	bl	8004800 <i2c_lld_setup_rx_transfer>
    return;
 8004936:	e03a      	b.n	80049ae <i2c_lld_serve_interrupt+0xfa>
  }

  /* The following condition is true if a transfer phase has been completed.*/
  if ((isr & I2C_ISR_TC) != 0U) {
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800493e:	2b00      	cmp	r3, #0
 8004940:	d035      	beq.n	80049ae <i2c_lld_serve_interrupt+0xfa>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	2b03      	cmp	r3, #3
 8004948:	d118      	bne.n	800497c <i2c_lld_serve_interrupt+0xc8>
      /* End of the transmit phase.*/

#if STM32_I2C_USE_DMA == TRUE
      /* Disabling TX DMA channel.*/
      i2c_lld_stop_tx_dma(i2cp);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f7ff ff33 	bl	80047b6 <i2c_lld_stop_tx_dma>
#endif

      /* Starting receive phase if necessary.*/
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f7ff fede 	bl	8004712 <i2c_lld_get_rxbytes>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d012      	beq.n	8004982 <i2c_lld_serve_interrupt+0xce>
        /* Setting up the peripheral.*/
        i2c_lld_setup_rx_transfer(i2cp);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f7ff ff4f 	bl	8004800 <i2c_lld_setup_rx_transfer>

#if STM32_I2C_USE_DMA == TRUE
        /* Enabling RX DMA.*/
        i2c_lld_start_rx_dma(i2cp);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f7ff feef 	bl	8004746 <i2c_lld_start_rx_dma>
        /* RX interrupt enabled.*/
        dp->CR1 |= I2C_CR1_RXIE;
#endif

        /* Starts the read operation.*/
        dp->CR2 |= I2C_CR2_START;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	605a      	str	r2, [r3, #4]

        /* State change.*/
        i2cp->state = I2C_ACTIVE_RX;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2204      	movs	r2, #4
 8004978:	701a      	strb	r2, [r3, #0]

        /* Note, returning because the transaction is not over yet.*/
        return;
 800497a:	e018      	b.n	80049ae <i2c_lld_serve_interrupt+0xfa>
    }
    else {
      /* End of the receive phase.*/
#if STM32_I2C_USE_DMA == TRUE
      /* Disabling RX DMA channel.*/
      i2c_lld_stop_rx_dma(i2cp);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f7ff fef5 	bl	800476c <i2c_lld_stop_rx_dma>
#endif
    }

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	605a      	str	r2, [r3, #4]

    /* Make sure no more 'Transfer Complete' interrupts.*/
    dp->CR1 &= ~I2C_CR1_TCIE;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	601a      	str	r2, [r3, #0]

    /* Normal transaction end.*/
    _i2c_wakeup_isr(i2cp);
 800499a:	f7ff fea1 	bl	80046e0 <osalSysLockFromISR>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	331c      	adds	r3, #28
 80049a2:	2100      	movs	r1, #0
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7ff fea7 	bl	80046f8 <osalThreadResumeI>
 80049aa:	f7ff fe9f 	bl	80046ec <osalSysUnlockFromISR>
  }
}
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <i2c_lld_serve_error_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint32_t isr) {
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]

#if STM32_I2C_USE_DMA == TRUE
  /* Clears DMA interrupt flags just to be safe.*/
  i2c_lld_stop_rx_dma(i2cp);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f7ff fed4 	bl	800476c <i2c_lld_stop_rx_dma>
  i2c_lld_stop_tx_dma(i2cp);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f7ff fef6 	bl	80047b6 <i2c_lld_stop_tx_dma>
#else
  /* Disabling RX and TX interrupts.*/
  i2cp->i2c->CR1 &= ~(I2C_CR1_TXIE | I2C_CR1_RXIE);
#endif

  if (isr & I2C_ISR_BERR)
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d005      	beq.n	80049e0 <i2c_lld_serve_error_interrupt+0x2c>
    i2cp->errors |= I2C_BUS_ERROR;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f043 0201 	orr.w	r2, r3, #1
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_ARLO)
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d005      	beq.n	80049f6 <i2c_lld_serve_error_interrupt+0x42>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f043 0202 	orr.w	r2, r3, #2
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_OVR)
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d005      	beq.n	8004a0c <i2c_lld_serve_error_interrupt+0x58>
    i2cp->errors |= I2C_OVERRUN;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	f043 0208 	orr.w	r2, r3, #8
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_TIMEOUT)
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d005      	beq.n	8004a22 <i2c_lld_serve_error_interrupt+0x6e>
    i2cp->errors |= I2C_TIMEOUT;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f043 0220 	orr.w	r2, r3, #32
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	609a      	str	r2, [r3, #8]

  /* If some error has been identified then wake the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00a      	beq.n	8004a40 <i2c_lld_serve_error_interrupt+0x8c>
    _i2c_wakeup_error_isr(i2cp);
 8004a2a:	f7ff fe59 	bl	80046e0 <osalSysLockFromISR>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	331c      	adds	r3, #28
 8004a32:	f06f 0101 	mvn.w	r1, #1
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7ff fe5e 	bl	80046f8 <osalThreadResumeI>
 8004a3c:	f7ff fe56 	bl	80046ec <osalSysUnlockFromISR>
}
 8004a40:	bf00      	nop
 8004a42:	3708      	adds	r7, #8
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <VectorC4>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C2_EVENT_HANDLER) && defined(STM32_I2C2_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8004a4e:	4b0d      	ldr	r3, [pc, #52]	; (8004a84 <VectorC4+0x3c>)
 8004a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a52:	699b      	ldr	r3, [r3, #24]
 8004a54:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8004a56:	480c      	ldr	r0, [pc, #48]	; (8004a88 <VectorC4+0x40>)
 8004a58:	f002 fe2a 	bl	80076b0 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_INT_MASK;
 8004a5c:	4b09      	ldr	r3, [pc, #36]	; (8004a84 <VectorC4+0x3c>)
 8004a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004a66:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_interrupt(&I2CD2, isr);
 8004a68:	6879      	ldr	r1, [r7, #4]
 8004a6a:	4806      	ldr	r0, [pc, #24]	; (8004a84 <VectorC4+0x3c>)
 8004a6c:	f7ff ff22 	bl	80048b4 <i2c_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004a70:	4805      	ldr	r0, [pc, #20]	; (8004a88 <VectorC4+0x40>)
 8004a72:	f002 fe57 	bl	8007724 <__trace_isr_leave>
 8004a76:	f004 fc5b 	bl	8009330 <__port_irq_epilogue>
}
 8004a7a:	bf00      	nop
 8004a7c:	3708      	adds	r7, #8
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	24000784 	.word	0x24000784
 8004a88:	08011fd0 	.word	0x08011fd0

08004a8c <VectorC8>:

OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8004a92:	4b0d      	ldr	r3, [pc, #52]	; (8004ac8 <VectorC8+0x3c>)
 8004a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8004a9a:	480c      	ldr	r0, [pc, #48]	; (8004acc <VectorC8+0x40>)
 8004a9c:	f002 fe08 	bl	80076b0 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_ERROR_MASK;
 8004aa0:	4b09      	ldr	r3, [pc, #36]	; (8004ac8 <VectorC8+0x3c>)
 8004aa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
 8004aaa:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_error_interrupt(&I2CD2, isr);
 8004aac:	6879      	ldr	r1, [r7, #4]
 8004aae:	4806      	ldr	r0, [pc, #24]	; (8004ac8 <VectorC8+0x3c>)
 8004ab0:	f7ff ff80 	bl	80049b4 <i2c_lld_serve_error_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004ab4:	4805      	ldr	r0, [pc, #20]	; (8004acc <VectorC8+0x40>)
 8004ab6:	f002 fe35 	bl	8007724 <__trace_isr_leave>
 8004aba:	f004 fc39 	bl	8009330 <__port_irq_epilogue>
}
 8004abe:	bf00      	nop
 8004ac0:	3708      	adds	r7, #8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	24000784 	.word	0x24000784
 8004acc:	08011fdc 	.word	0x08011fdc

08004ad0 <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	af00      	add	r7, sp, #0
#error "I2C1 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 8004ad4:	480c      	ldr	r0, [pc, #48]	; (8004b08 <i2c_lld_init+0x38>)
 8004ad6:	f7fd f83f 	bl	8001b58 <i2cObjectInit>
  I2CD2.thread  = NULL;
 8004ada:	4b0b      	ldr	r3, [pc, #44]	; (8004b08 <i2c_lld_init+0x38>)
 8004adc:	2200      	movs	r2, #0
 8004ade:	61da      	str	r2, [r3, #28]
  I2CD2.i2c     = I2C2;
 8004ae0:	4b09      	ldr	r3, [pc, #36]	; (8004b08 <i2c_lld_init+0x38>)
 8004ae2:	4a0a      	ldr	r2, [pc, #40]	; (8004b0c <i2c_lld_init+0x3c>)
 8004ae4:	639a      	str	r2, [r3, #56]	; 0x38
#if STM32_I2C_USE_DMA == TRUE
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  I2CD2.is_bdma = false;
#endif
  I2CD2.rx.dma  = NULL;
 8004ae6:	4b08      	ldr	r3, [pc, #32]	; (8004b08 <i2c_lld_init+0x38>)
 8004ae8:	2200      	movs	r2, #0
 8004aea:	631a      	str	r2, [r3, #48]	; 0x30
  I2CD2.tx.dma  = NULL;
 8004aec:	4b06      	ldr	r3, [pc, #24]	; (8004b08 <i2c_lld_init+0x38>)
 8004aee:	2200      	movs	r2, #0
 8004af0:	635a      	str	r2, [r3, #52]	; 0x34
#endif
#if defined(STM32_I2C2_GLOBAL_NUMBER) || defined(__DOXYGEN__)
      nvicEnableVector(STM32_I2C2_GLOBAL_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
#elif defined(STM32_I2C2_EVENT_NUMBER) && defined(STM32_I2C2_ERROR_NUMBER)
      nvicEnableVector(STM32_I2C2_EVENT_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8004af2:	2105      	movs	r1, #5
 8004af4:	2021      	movs	r0, #33	; 0x21
 8004af6:	f7fe f811 	bl	8002b1c <nvicEnableVector>
      nvicEnableVector(STM32_I2C2_ERROR_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8004afa:	2105      	movs	r1, #5
 8004afc:	2022      	movs	r0, #34	; 0x22
 8004afe:	f7fe f80d 	bl	8002b1c <nvicEnableVector>
      nvicEnableVector(STM32_I2C5_ERROR_NUMBER, STM32_I2C_I2C5_IRQ_PRIORITY);
#else
#error "I2C5 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C5 */
}
 8004b02:	bf00      	nop
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	24000784 	.word	0x24000784
 8004b0c:	40005800 	.word	0x40005800

08004b10 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	2330      	movs	r3, #48	; 0x30
 8004b18:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f383 8811 	msr	BASEPRI, r3
}
 8004b20:	bf00      	nop
}
 8004b22:	bf00      	nop
}
 8004b24:	bf00      	nop
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bc80      	pop	{r7}
 8004b2e:	4770      	bx	lr

08004b30 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	2300      	movs	r3, #0
 8004b38:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f383 8811 	msr	BASEPRI, r3
}
 8004b40:	bf00      	nop
}
 8004b42:	bf00      	nop
}
 8004b44:	bf00      	nop
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bc80      	pop	{r7}
 8004b4e:	4770      	bx	lr

08004b50 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8004b54:	f7ff ffdc 	bl	8004b10 <chSysLockFromISR>
}
 8004b58:	bf00      	nop
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8004b60:	f7ff ffe6 	bl	8004b30 <chSysUnlockFromISR>
}
 8004b64:	bf00      	nop
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f002 fc93 	bl	800749c <chSysPolledDelayX>
}
 8004b76:	bf00      	nop
 8004b78:	3708      	adds	r7, #8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
	...

08004b80 <__rccResetAHB1>:
__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  RCC->AHB1RSTR |= mask;
 8004b88:	4b0c      	ldr	r3, [pc, #48]	; (8004bbc <__rccResetAHB1+0x3c>)
 8004b8a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004b8e:	490b      	ldr	r1, [pc, #44]	; (8004bbc <__rccResetAHB1+0x3c>)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8004b98:	4b08      	ldr	r3, [pc, #32]	; (8004bbc <__rccResetAHB1+0x3c>)
 8004b9a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	43db      	mvns	r3, r3
 8004ba2:	4906      	ldr	r1, [pc, #24]	; (8004bbc <__rccResetAHB1+0x3c>)
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8004baa:	4b04      	ldr	r3, [pc, #16]	; (8004bbc <__rccResetAHB1+0x3c>)
 8004bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bc80      	pop	{r7}
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	58024400 	.word	0x58024400

08004bc0 <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	460b      	mov	r3, r1
 8004bca:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8004bcc:	4b12      	ldr	r3, [pc, #72]	; (8004c18 <rccEnableAHB1+0x58>)
 8004bce:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8004bd2:	4911      	ldr	r1, [pc, #68]	; (8004c18 <rccEnableAHB1+0x58>)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 8004bdc:	78fb      	ldrb	r3, [r7, #3]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d008      	beq.n	8004bf4 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 8004be2:	4b0d      	ldr	r3, [pc, #52]	; (8004c18 <rccEnableAHB1+0x58>)
 8004be4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8004be8:	490b      	ldr	r1, [pc, #44]	; (8004c18 <rccEnableAHB1+0x58>)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 8004bf2:	e008      	b.n	8004c06 <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8004bf4:	4b08      	ldr	r3, [pc, #32]	; (8004c18 <rccEnableAHB1+0x58>)
 8004bf6:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	43db      	mvns	r3, r3
 8004bfe:	4906      	ldr	r1, [pc, #24]	; (8004c18 <rccEnableAHB1+0x58>)
 8004c00:	4013      	ands	r3, r2
 8004c02:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8004c06:	4b04      	ldr	r3, [pc, #16]	; (8004c18 <rccEnableAHB1+0x58>)
 8004c08:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8004c0c:	bf00      	nop
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bc80      	pop	{r7}
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	58024400 	.word	0x58024400

08004c1c <rccResetAHB1>:
__STATIC_INLINE void rccResetAHB1(uint32_t mask) {
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  __rccResetAHB1(mask);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f7ff ffab 	bl	8004b80 <__rccResetAHB1>
}
 8004c2a:	bf00      	nop
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}

08004c32 <otg_core_reset>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void otg_core_reset(USBDriver *usbp) {
 8004c32:	b580      	push	{r7, lr}
 8004c34:	b084      	sub	sp, #16
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c40:	60fb      	str	r3, [r7, #12]

  /* Wait AHB idle condition.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
 8004c42:	bf00      	nop
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	dafb      	bge.n	8004c44 <otg_core_reset+0x12>
    ;

  /* Core reset and delay of at least 3 PHY cycles.*/
  otgp->GRSTCTL = GRSTCTL_CSRST;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	611a      	str	r2, [r3, #16]
  osalSysPolledDelayX(12);
 8004c52:	200c      	movs	r0, #12
 8004c54:	f7ff ff88 	bl	8004b68 <osalSysPolledDelayX>
  while ((otgp->GRSTCTL & GRSTCTL_CSRST) != 0)
 8004c58:	bf00      	nop
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1f9      	bne.n	8004c5a <otg_core_reset+0x28>
    ;

  osalSysPolledDelayX(18);
 8004c66:	2012      	movs	r0, #18
 8004c68:	f7ff ff7e 	bl	8004b68 <osalSysPolledDelayX>

  /* Wait AHB idle condition again.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
 8004c6c:	bf00      	nop
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	dafb      	bge.n	8004c6e <otg_core_reset+0x3c>
    ;
}
 8004c76:	bf00      	nop
 8004c78:	bf00      	nop
 8004c7a:	3710      	adds	r7, #16
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <otg_disable_ep>:

static void otg_disable_ep(USBDriver *usbp) {
 8004c80:	b480      	push	{r7}
 8004c82:	b085      	sub	sp, #20
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c8e:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004c90:	2300      	movs	r3, #0
 8004c92:	60fb      	str	r3, [r7, #12]
 8004c94:	e040      	b.n	8004d18 <otg_disable_ep+0x98>

    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	3348      	adds	r3, #72	; 0x48
 8004c9c:	015b      	lsls	r3, r3, #5
 8004c9e:	4413      	add	r3, r2
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	da0d      	bge.n	8004cc2 <otg_disable_ep+0x42>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 8004ca6:	68ba      	ldr	r2, [r7, #8]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	3348      	adds	r3, #72	; 0x48
 8004cac:	015b      	lsls	r3, r3, #5
 8004cae:	4413      	add	r3, r2
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004cb6:	68b9      	ldr	r1, [r7, #8]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	3348      	adds	r3, #72	; 0x48
 8004cbc:	015b      	lsls	r3, r3, #5
 8004cbe:	440b      	add	r3, r1
 8004cc0:	601a      	str	r2, [r3, #0]
    }

    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	3358      	adds	r3, #88	; 0x58
 8004cc8:	015b      	lsls	r3, r3, #5
 8004cca:	4413      	add	r3, r2
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	da0d      	bge.n	8004cee <otg_disable_ep+0x6e>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 8004cd2:	68ba      	ldr	r2, [r7, #8]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	3358      	adds	r3, #88	; 0x58
 8004cd8:	015b      	lsls	r3, r3, #5
 8004cda:	4413      	add	r3, r2
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004ce2:	68b9      	ldr	r1, [r7, #8]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	3358      	adds	r3, #88	; 0x58
 8004ce8:	015b      	lsls	r3, r3, #5
 8004cea:	440b      	add	r3, r1
 8004cec:	601a      	str	r2, [r3, #0]
    }

    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	015b      	lsls	r3, r3, #5
 8004cf4:	4413      	add	r3, r2
 8004cf6:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8004cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8004cfe:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8004d00:	68ba      	ldr	r2, [r7, #8]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	015b      	lsls	r3, r3, #5
 8004d06:	4413      	add	r3, r2
 8004d08:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8004d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d10:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	3301      	adds	r3, #1
 8004d16:	60fb      	str	r3, [r7, #12]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d9b7      	bls.n	8004c96 <otg_disable_ep+0x16>
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8004d2c:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
}
 8004d30:	bf00      	nop
 8004d32:	3714      	adds	r7, #20
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bc80      	pop	{r7}
 8004d38:	4770      	bx	lr

08004d3a <otg_enable_ep>:

static void otg_enable_ep(USBDriver *usbp) {
 8004d3a:	b480      	push	{r7}
 8004d3c:	b085      	sub	sp, #20
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d48:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	60fb      	str	r3, [r7, #12]
 8004d4e:	e02b      	b.n	8004da8 <otg_enable_ep+0x6e>
    if (usbp->epc[i]->out_state != NULL) {
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	3302      	adds	r3, #2
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	4413      	add	r3, r2
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00b      	beq.n	8004d7a <otg_enable_ep+0x40>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	3310      	adds	r3, #16
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d72:	431a      	orrs	r2, r3
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
    }
    if (usbp->epc[i]->in_state != NULL) {
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	3302      	adds	r3, #2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4413      	add	r3, r2
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d00a      	beq.n	8004da2 <otg_enable_ep+0x68>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8004d92:	2101      	movs	r1, #1
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	3301      	adds	r3, #1
 8004da6:	60fb      	str	r3, [r7, #12]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d9cc      	bls.n	8004d50 <otg_enable_ep+0x16>
    }
  }
}
 8004db6:	bf00      	nop
 8004db8:	bf00      	nop
 8004dba:	3714      	adds	r7, #20
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bc80      	pop	{r7}
 8004dc0:	4770      	bx	lr

08004dc2 <otg_rxfifo_flush>:

static void otg_rxfifo_flush(USBDriver *usbp) {
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b084      	sub	sp, #16
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd0:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2210      	movs	r2, #16
 8004dd6:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 8004dd8:	bf00      	nop
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	f003 0310 	and.w	r3, r3, #16
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1f9      	bne.n	8004dda <otg_rxfifo_flush+0x18>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 8004de6:	2012      	movs	r0, #18
 8004de8:	f7ff febe 	bl	8004b68 <osalSysPolledDelayX>
}
 8004dec:	bf00      	nop
 8004dee:	3710      	adds	r7, #16
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <otg_txfifo_flush>:

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  stm32_otg_t *otgp = usbp->otg;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e04:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	019b      	lsls	r3, r3, #6
 8004e0a:	f043 0220 	orr.w	r2, r3, #32
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8004e12:	bf00      	nop
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	f003 0320 	and.w	r3, r3, #32
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d1f9      	bne.n	8004e14 <otg_txfifo_flush+0x20>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 8004e20:	2012      	movs	r0, #18
 8004e22:	f7ff fea1 	bl	8004b68 <osalSysPolledDelayX>
}
 8004e26:	bf00      	nop
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <otg_ram_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {
 8004e2e:	b480      	push	{r7}
 8004e30:	b083      	sub	sp, #12
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bc80      	pop	{r7}
 8004e4c:	4770      	bx	lr

08004e4e <otg_ram_alloc>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] size      size of the packet buffer to allocate in words
 *
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
 8004e4e:	b480      	push	{r7}
 8004e50:	b085      	sub	sp, #20
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
 8004e56:	6039      	str	r1, [r7, #0]
  uint32_t next;

  next = usbp->pmnext;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e5e:	60fb      	str	r3, [r7, #12]
  usbp->pmnext += size;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	441a      	add	r2, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  osalDbgAssert(usbp->pmnext <= usbp->otgparams->otg_ram_size,
                "OTG FIFO memory overflow");
  return next;
 8004e70:	68fb      	ldr	r3, [r7, #12]
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3714      	adds	r7, #20
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bc80      	pop	{r7}
 8004e7a:	4770      	bx	lr

08004e7c <otg_fifo_write_from_buffer>:
 *
 * @notapi
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	60b9      	str	r1, [r7, #8]
 8004e86:	607a      	str	r2, [r7, #4]

  osalDbgAssert(n > 0, "is zero");

  while (true) {
    *fifop = *((uint32_t *)buf);
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	601a      	str	r2, [r3, #0]
    if (n <= 4) {
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	d906      	bls.n	8004ea4 <otg_fifo_write_from_buffer+0x28>
      break;
    }
    n -= 4;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	3b04      	subs	r3, #4
 8004e9a:	607b      	str	r3, [r7, #4]
    buf += 4;
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	3304      	adds	r3, #4
 8004ea0:	60bb      	str	r3, [r7, #8]
    *fifop = *((uint32_t *)buf);
 8004ea2:	e7f1      	b.n	8004e88 <otg_fifo_write_from_buffer+0xc>
      break;
 8004ea4:	bf00      	nop
  }
}
 8004ea6:	bf00      	nop
 8004ea8:	3714      	adds	r7, #20
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bc80      	pop	{r7}
 8004eae:	4770      	bx	lr

08004eb0 <otg_fifo_read_to_buffer>:
 * @notapi
 */
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {
 8004eb0:	b480      	push	{r7}
 8004eb2:	b087      	sub	sp, #28
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	607a      	str	r2, [r7, #4]
 8004ebc:	603b      	str	r3, [r7, #0]
  uint32_t w = 0;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	617b      	str	r3, [r7, #20]
  size_t i = 0;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	613b      	str	r3, [r7, #16]

  while (i < n) {
 8004ec6:	e017      	b.n	8004ef8 <otg_fifo_read_to_buffer+0x48>
    if ((i & 3) == 0) {
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	f003 0303 	and.w	r3, r3, #3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d102      	bne.n	8004ed8 <otg_fifo_read_to_buffer+0x28>
      w = *fifop;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	617b      	str	r3, [r7, #20]
    }
    if (i < max) {
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d208      	bcs.n	8004ef2 <otg_fifo_read_to_buffer+0x42>
      *buf++ = (uint8_t)w;
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	1c5a      	adds	r2, r3, #1
 8004ee4:	60ba      	str	r2, [r7, #8]
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	b2d2      	uxtb	r2, r2
 8004eea:	701a      	strb	r2, [r3, #0]
      w >>= 8;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	0a1b      	lsrs	r3, r3, #8
 8004ef0:	617b      	str	r3, [r7, #20]
    }
    i++;
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	613b      	str	r3, [r7, #16]
  while (i < n) {
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d3e3      	bcc.n	8004ec8 <otg_fifo_read_to_buffer+0x18>
  }
}
 8004f00:	bf00      	nop
 8004f02:	bf00      	nop
 8004f04:	371c      	adds	r7, #28
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bc80      	pop	{r7}
 8004f0a:	4770      	bx	lr

08004f0c <otg_rxfifo_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b086      	sub	sp, #24
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  uint32_t sts, ep;
  size_t n, max;

  /* Popping the event word out of the RX FIFO.*/
  sts = usbp->otg->GRXSTSP;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Event details.*/
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	091b      	lsrs	r3, r3, #4
 8004f22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f26:	613b      	str	r3, [r7, #16]
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	f003 030f 	and.w	r3, r3, #15
 8004f2e:	60fb      	str	r3, [r7, #12]

  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	f403 13f0 	and.w	r3, r3, #1966080	; 0x1e0000
 8004f36:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004f3a:	d01b      	beq.n	8004f74 <otg_rxfifo_handler+0x68>
 8004f3c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004f40:	f200 809a 	bhi.w	8005078 <otg_rxfifo_handler+0x16c>
 8004f44:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004f48:	f000 8098 	beq.w	800507c <otg_rxfifo_handler+0x170>
 8004f4c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004f50:	f200 8092 	bhi.w	8005078 <otg_rxfifo_handler+0x16c>
 8004f54:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004f58:	f000 8092 	beq.w	8005080 <otg_rxfifo_handler+0x174>
 8004f5c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004f60:	f200 808a 	bhi.w	8005078 <otg_rxfifo_handler+0x16c>
 8004f64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004f68:	f000 808c 	beq.w	8005084 <otg_rxfifo_handler+0x178>
 8004f6c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004f70:	d011      	beq.n	8004f96 <otg_rxfifo_handler+0x8a>
  case GRXSTSP_OUT_COMP:
    break;
  case GRXSTSP_OUT_GLOBAL_NAK:
    break;
  default:
    break;
 8004f72:	e081      	b.n	8005078 <otg_rxfifo_handler+0x16c>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f7a:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	3302      	adds	r3, #2
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	4413      	add	r3, r2
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	6a19      	ldr	r1, [r3, #32]
 8004f8c:	2308      	movs	r3, #8
 8004f8e:	693a      	ldr	r2, [r7, #16]
 8004f90:	f7ff ff8e 	bl	8004eb0 <otg_fifo_read_to_buffer>
    break;
 8004f94:	e077      	b.n	8005086 <otg_rxfifo_handler+0x17a>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	3302      	adds	r3, #2
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	4413      	add	r3, r2
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	6879      	ldr	r1, [r7, #4]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	3302      	adds	r3, #2
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	440b      	add	r3, r1
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	60bb      	str	r3, [r7, #8]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fc0:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
                            usbp->epc[ep]->out_state->rxbuf,
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	3302      	adds	r3, #2
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	4413      	add	r3, r2
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	699b      	ldr	r3, [r3, #24]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8004fd2:	6899      	ldr	r1, [r3, #8]
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	f7ff ff6a 	bl	8004eb0 <otg_fifo_read_to_buffer>
    if (n < max) {
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d224      	bcs.n	800502e <otg_rxfifo_handler+0x122>
      usbp->epc[ep]->out_state->rxbuf += n;
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	3302      	adds	r3, #2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	4413      	add	r3, r2
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	6899      	ldr	r1, [r3, #8]
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	3302      	adds	r3, #2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	4413      	add	r3, r2
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	699b      	ldr	r3, [r3, #24]
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	440a      	add	r2, r1
 8005006:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += n;
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	3302      	adds	r3, #2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	4413      	add	r3, r2
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	6859      	ldr	r1, [r3, #4]
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	3302      	adds	r3, #2
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	699b      	ldr	r3, [r3, #24]
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	440a      	add	r2, r1
 800502a:	605a      	str	r2, [r3, #4]
    break;
 800502c:	e02b      	b.n	8005086 <otg_rxfifo_handler+0x17a>
      usbp->epc[ep]->out_state->rxbuf += max;
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	3302      	adds	r3, #2
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	4413      	add	r3, r2
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	6899      	ldr	r1, [r3, #8]
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	3302      	adds	r3, #2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4413      	add	r3, r2
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	699b      	ldr	r3, [r3, #24]
 800504c:	68ba      	ldr	r2, [r7, #8]
 800504e:	440a      	add	r2, r1
 8005050:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += max;
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	3302      	adds	r3, #2
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	4413      	add	r3, r2
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	6859      	ldr	r1, [r3, #4]
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	3302      	adds	r3, #2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	4413      	add	r3, r2
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	440a      	add	r2, r1
 8005074:	605a      	str	r2, [r3, #4]
    break;
 8005076:	e006      	b.n	8005086 <otg_rxfifo_handler+0x17a>
    break;
 8005078:	bf00      	nop
 800507a:	e004      	b.n	8005086 <otg_rxfifo_handler+0x17a>
    break;
 800507c:	bf00      	nop
 800507e:	e002      	b.n	8005086 <otg_rxfifo_handler+0x17a>
    break;
 8005080:	bf00      	nop
 8005082:	e000      	b.n	8005086 <otg_rxfifo_handler+0x17a>
    break;
 8005084:	bf00      	nop
  }
}
 8005086:	bf00      	nop
 8005088:	3718      	adds	r7, #24
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <otg_txfifo_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static bool otg_txfifo_handler(USBDriver *usbp, usbep_t ep) {
 800508e:	b580      	push	{r7, lr}
 8005090:	b084      	sub	sp, #16
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
 8005096:	460b      	mov	r3, r1
 8005098:	70fb      	strb	r3, [r7, #3]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (true) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 800509a:	78fb      	ldrb	r3, [r7, #3]
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	3302      	adds	r3, #2
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	4413      	add	r3, r2
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	685a      	ldr	r2, [r3, #4]
 80050aa:	78fb      	ldrb	r3, [r7, #3]
 80050ac:	6879      	ldr	r1, [r7, #4]
 80050ae:	3302      	adds	r3, #2
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	440b      	add	r3, r1
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d311      	bcc.n	80050e2 <otg_txfifo_handler+0x54>
#if 1
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050c4:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 80050c8:	78fb      	ldrb	r3, [r7, #3]
 80050ca:	2201      	movs	r2, #1
 80050cc:	fa02 f303 	lsl.w	r3, r2, r3
 80050d0:	43da      	mvns	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d8:	400a      	ands	r2, r1
 80050da:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
#endif
      return true;
 80050de:	2301      	movs	r3, #1
 80050e0:	e06c      	b.n	80051bc <otg_txfifo_handler+0x12e>
    }

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 80050e2:	78fb      	ldrb	r3, [r7, #3]
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	3302      	adds	r3, #2
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	4413      	add	r3, r2
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	78fb      	ldrb	r3, [r7, #3]
 80050f4:	6879      	ldr	r1, [r7, #4]
 80050f6:	3302      	adds	r3, #2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	440b      	add	r3, r1
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	695b      	ldr	r3, [r3, #20]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	60fb      	str	r3, [r7, #12]
    if (n > usbp->epc[ep]->in_maxsize)
 8005106:	78fb      	ldrb	r3, [r7, #3]
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	3302      	adds	r3, #2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4413      	add	r3, r2
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	8a1b      	ldrh	r3, [r3, #16]
 8005114:	461a      	mov	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	4293      	cmp	r3, r2
 800511a:	d907      	bls.n	800512c <otg_txfifo_handler+0x9e>
      n = usbp->epc[ep]->in_maxsize;
 800511c:	78fb      	ldrb	r3, [r7, #3]
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	3302      	adds	r3, #2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	4413      	add	r3, r2
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	8a1b      	ldrh	r3, [r3, #16]
 800512a:	60fb      	str	r3, [r7, #12]

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005132:	78fb      	ldrb	r3, [r7, #3]
 8005134:	015b      	lsls	r3, r3, #5
 8005136:	4413      	add	r3, r2
 8005138:	f603 1318 	addw	r3, r3, #2328	; 0x918
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	b29b      	uxth	r3, r3
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	429a      	cmp	r2, r3
 8005146:	d901      	bls.n	800514c <otg_txfifo_handler+0xbe>
      return false;
 8005148:	2300      	movs	r3, #0
 800514a:	e037      	b.n	80051bc <otg_txfifo_handler+0x12e>

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005152:	78fb      	ldrb	r3, [r7, #3]
 8005154:	3301      	adds	r3, #1
 8005156:	031b      	lsls	r3, r3, #12
 8005158:	18d0      	adds	r0, r2, r3
                               usbp->epc[ep]->in_state->txbuf,
 800515a:	78fb      	ldrb	r3, [r7, #3]
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	3302      	adds	r3, #2
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	4413      	add	r3, r2
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	695b      	ldr	r3, [r3, #20]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	4619      	mov	r1, r3
 800516e:	f7ff fe85 	bl	8004e7c <otg_fifo_write_from_buffer>
                               n);
    usbp->epc[ep]->in_state->txbuf += n;
 8005172:	78fb      	ldrb	r3, [r7, #3]
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	3302      	adds	r3, #2
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	4413      	add	r3, r2
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	695b      	ldr	r3, [r3, #20]
 8005180:	6899      	ldr	r1, [r3, #8]
 8005182:	78fb      	ldrb	r3, [r7, #3]
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	3302      	adds	r3, #2
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	4413      	add	r3, r2
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	695b      	ldr	r3, [r3, #20]
 8005190:	68fa      	ldr	r2, [r7, #12]
 8005192:	440a      	add	r2, r1
 8005194:	609a      	str	r2, [r3, #8]
    usbp->epc[ep]->in_state->txcnt += n;
 8005196:	78fb      	ldrb	r3, [r7, #3]
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	3302      	adds	r3, #2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	4413      	add	r3, r2
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	695b      	ldr	r3, [r3, #20]
 80051a4:	6859      	ldr	r1, [r3, #4]
 80051a6:	78fb      	ldrb	r3, [r7, #3]
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	3302      	adds	r3, #2
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	4413      	add	r3, r2
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	695b      	ldr	r3, [r3, #20]
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	440a      	add	r2, r1
 80051b8:	605a      	str	r2, [r3, #4]
  while (true) {
 80051ba:	e76e      	b.n	800509a <otg_txfifo_handler+0xc>
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
  }
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3710      	adds	r7, #16
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}

080051c4 <otg_epin_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b086      	sub	sp, #24
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	460b      	mov	r3, r1
 80051ce:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051d6:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80051d8:	78fb      	ldrb	r3, [r7, #3]
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	015b      	lsls	r3, r3, #5
 80051de:	4413      	add	r3, r2
 80051e0:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	613b      	str	r3, [r7, #16]

  otgp->ie[ep].DIEPINT = epint;
 80051e8:	78fb      	ldrb	r3, [r7, #3]
 80051ea:	697a      	ldr	r2, [r7, #20]
 80051ec:	015b      	lsls	r3, r3, #5
 80051ee:	4413      	add	r3, r2
 80051f0:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	601a      	str	r2, [r3, #0]

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	f003 0301 	and.w	r3, r3, #1
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d04b      	beq.n	800529a <otg_epin_handler+0xd6>
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 8005208:	f003 0301 	and.w	r3, r3, #1
 800520c:	2b00      	cmp	r3, #0
 800520e:	d044      	beq.n	800529a <otg_epin_handler+0xd6>
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8005210:	78fb      	ldrb	r3, [r7, #3]
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	3302      	adds	r3, #2
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	4413      	add	r3, r2
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	60fb      	str	r3, [r7, #12]

    if (isp->txsize < isp->totsize) {
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	429a      	cmp	r2, r3
 800522a:	d213      	bcs.n	8005254 <otg_epin_handler+0x90>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	68da      	ldr	r2, [r3, #12]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	1ad2      	subs	r2, r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	605a      	str	r2, [r3, #4]
      osalSysLockFromISR();
 8005240:	f7ff fc86 	bl	8004b50 <osalSysLockFromISR>
      usb_lld_start_in(usbp, ep);
 8005244:	78fb      	ldrb	r3, [r7, #3]
 8005246:	4619      	mov	r1, r3
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 fe63 	bl	8005f14 <usb_lld_start_in>
      osalSysUnlockFromISR();
 800524e:	f7ff fc85 	bl	8004b5c <osalSysUnlockFromISR>
 8005252:	e022      	b.n	800529a <otg_epin_handler+0xd6>
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	891b      	ldrh	r3, [r3, #8]
 8005258:	b21a      	sxth	r2, r3
 800525a:	78fb      	ldrb	r3, [r7, #3]
 800525c:	2101      	movs	r1, #1
 800525e:	fa01 f303 	lsl.w	r3, r1, r3
 8005262:	b21b      	sxth	r3, r3
 8005264:	43db      	mvns	r3, r3
 8005266:	b21b      	sxth	r3, r3
 8005268:	4013      	ands	r3, r2
 800526a:	b21b      	sxth	r3, r3
 800526c:	b29a      	uxth	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	811a      	strh	r2, [r3, #8]
 8005272:	78fb      	ldrb	r3, [r7, #3]
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	3302      	adds	r3, #2
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	4413      	add	r3, r2
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00a      	beq.n	800529a <otg_epin_handler+0xd6>
 8005284:	78fb      	ldrb	r3, [r7, #3]
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	3302      	adds	r3, #2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	4413      	add	r3, r2
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	78fa      	ldrb	r2, [r7, #3]
 8005294:	4611      	mov	r1, r2
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	4798      	blx	r3
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00e      	beq.n	80052c2 <otg_epin_handler+0xfe>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 80052aa:	78fb      	ldrb	r3, [r7, #3]
 80052ac:	2101      	movs	r1, #1
 80052ae:	fa01 f303 	lsl.w	r3, r1, r3
 80052b2:	4013      	ands	r3, r2
  if ((epint & DIEPINT_TXFE) &&
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d004      	beq.n	80052c2 <otg_epin_handler+0xfe>
    /* TX FIFO empty or emptying.*/
    otg_txfifo_handler(usbp, ep);
 80052b8:	78fb      	ldrb	r3, [r7, #3]
 80052ba:	4619      	mov	r1, r3
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f7ff fee6 	bl	800508e <otg_txfifo_handler>
  }
}
 80052c2:	bf00      	nop
 80052c4:	3718      	adds	r7, #24
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}

080052ca <otg_epout_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b086      	sub	sp, #24
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
 80052d2:	460b      	mov	r3, r1
 80052d4:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052dc:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->oe[ep].DOEPINT;
 80052de:	78fb      	ldrb	r3, [r7, #3]
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	015b      	lsls	r3, r3, #5
 80052e4:	4413      	add	r3, r2
 80052e6:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	613b      	str	r3, [r7, #16]

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 80052ee:	78fb      	ldrb	r3, [r7, #3]
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	015b      	lsls	r3, r3, #5
 80052f4:	4413      	add	r3, r2
 80052f6:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	601a      	str	r2, [r3, #0]

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	f003 0308 	and.w	r3, r3, #8
 8005304:	2b00      	cmp	r3, #0
 8005306:	d011      	beq.n	800532c <otg_epout_handler+0x62>
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 800530e:	f003 0308 	and.w	r3, r3, #8
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00a      	beq.n	800532c <otg_epout_handler+0x62>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 8005316:	78fb      	ldrb	r3, [r7, #3]
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	3302      	adds	r3, #2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	4413      	add	r3, r2
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	78fa      	ldrb	r2, [r7, #3]
 8005326:	4611      	mov	r1, r2
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	4798      	blx	r3
  }

  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	f003 0301 	and.w	r3, r3, #1
 8005332:	2b00      	cmp	r3, #0
 8005334:	d05e      	beq.n	80053f4 <otg_epout_handler+0x12a>
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	2b00      	cmp	r3, #0
 8005342:	d057      	beq.n	80053f4 <otg_epout_handler+0x12a>
    USBOutEndpointState *osp;

    /* OUT state structure pointer for this endpoint.*/
    osp = usbp->epc[ep]->out_state;
 8005344:	78fb      	ldrb	r3, [r7, #3]
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	3302      	adds	r3, #2
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	4413      	add	r3, r2
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	699b      	ldr	r3, [r3, #24]
 8005352:	60fb      	str	r3, [r7, #12]

    /* EP0 requires special handling.*/
    if (ep == 0) {
 8005354:	78fb      	ldrb	r3, [r7, #3]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d129      	bne.n	80053ae <otg_epout_handler+0xe4>
#endif

      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	685a      	ldr	r2, [r3, #4]
 800535e:	78fb      	ldrb	r3, [r7, #3]
 8005360:	6879      	ldr	r1, [r7, #4]
 8005362:	3302      	adds	r3, #2
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	440b      	add	r3, r1
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	8a5b      	ldrh	r3, [r3, #18]
 800536c:	fbb2 f1f3 	udiv	r1, r2, r3
 8005370:	fb01 f303 	mul.w	r3, r1, r3
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	2b00      	cmp	r3, #0
 8005378:	d119      	bne.n	80053ae <otg_epout_handler+0xe4>
          (osp->rxsize < osp->totsize)) {
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	68db      	ldr	r3, [r3, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8005382:	429a      	cmp	r2, r3
 8005384:	d213      	bcs.n	80053ae <otg_epout_handler+0xe4>
        osp->rxsize = osp->totsize - osp->rxsize;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	68da      	ldr	r2, [r3, #12]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	1ad2      	subs	r2, r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	601a      	str	r2, [r3, #0]
        osp->rxcnt  = 0;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	605a      	str	r2, [r3, #4]
        osalSysLockFromISR();
 800539a:	f7ff fbd9 	bl	8004b50 <osalSysLockFromISR>
        usb_lld_start_out(usbp, ep);
 800539e:	78fb      	ldrb	r3, [r7, #3]
 80053a0:	4619      	mov	r1, r3
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 fd17 	bl	8005dd6 <usb_lld_start_out>
        osalSysUnlockFromISR();
 80053a8:	f7ff fbd8 	bl	8004b5c <osalSysUnlockFromISR>
        return;
 80053ac:	e022      	b.n	80053f4 <otg_epout_handler+0x12a>
      }
    }

    /* End on OUT transfer.*/
    _usb_isr_invoke_out_cb(usbp, ep);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	895b      	ldrh	r3, [r3, #10]
 80053b2:	b21a      	sxth	r2, r3
 80053b4:	78fb      	ldrb	r3, [r7, #3]
 80053b6:	2101      	movs	r1, #1
 80053b8:	fa01 f303 	lsl.w	r3, r1, r3
 80053bc:	b21b      	sxth	r3, r3
 80053be:	43db      	mvns	r3, r3
 80053c0:	b21b      	sxth	r3, r3
 80053c2:	4013      	ands	r3, r2
 80053c4:	b21b      	sxth	r3, r3
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	815a      	strh	r2, [r3, #10]
 80053cc:	78fb      	ldrb	r3, [r7, #3]
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	3302      	adds	r3, #2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	4413      	add	r3, r2
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00a      	beq.n	80053f4 <otg_epout_handler+0x12a>
 80053de:	78fb      	ldrb	r3, [r7, #3]
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	3302      	adds	r3, #2
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	4413      	add	r3, r2
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	78fa      	ldrb	r2, [r7, #3]
 80053ee:	4611      	mov	r1, r2
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	4798      	blx	r3
  }
}
 80053f4:	3718      	adds	r7, #24
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <otg_isoc_in_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_in_failed_handler(USBDriver *usbp) {
 80053fa:	b580      	push	{r7, lr}
 80053fc:	b084      	sub	sp, #16
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005408:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800540a:	2300      	movs	r3, #0
 800540c:	73fb      	strb	r3, [r7, #15]
 800540e:	e054      	b.n	80054ba <otg_isoc_in_failed_handler+0xc0>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8005410:	7bfb      	ldrb	r3, [r7, #15]
 8005412:	68ba      	ldr	r2, [r7, #8]
 8005414:	3348      	adds	r3, #72	; 0x48
 8005416:	015b      	lsls	r3, r3, #5
 8005418:	4413      	add	r3, r2
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005420:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005424:	d146      	bne.n	80054b4 <otg_isoc_in_failed_handler+0xba>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 8005426:	7bfb      	ldrb	r3, [r7, #15]
 8005428:	68ba      	ldr	r2, [r7, #8]
 800542a:	3348      	adds	r3, #72	; 0x48
 800542c:	015b      	lsls	r3, r3, #5
 800542e:	4413      	add	r3, r2
 8005430:	681b      	ldr	r3, [r3, #0]
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8005432:	2b00      	cmp	r3, #0
 8005434:	da3e      	bge.n	80054b4 <otg_isoc_in_failed_handler+0xba>
      /* Endpoint enabled -> ISOC IN transfer failed.*/
      /* Disable endpoint.*/
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 8005436:	7bfb      	ldrb	r3, [r7, #15]
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	3348      	adds	r3, #72	; 0x48
 800543c:	015b      	lsls	r3, r3, #5
 800543e:	4413      	add	r3, r2
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	7bfb      	ldrb	r3, [r7, #15]
 8005444:	f042 4290 	orr.w	r2, r2, #1207959552	; 0x48000000
 8005448:	68b9      	ldr	r1, [r7, #8]
 800544a:	3348      	adds	r3, #72	; 0x48
 800544c:	015b      	lsls	r3, r3, #5
 800544e:	440b      	add	r3, r1
 8005450:	601a      	str	r2, [r3, #0]
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 8005452:	bf00      	nop
 8005454:	7bfb      	ldrb	r3, [r7, #15]
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	3348      	adds	r3, #72	; 0x48
 800545a:	015b      	lsls	r3, r3, #5
 800545c:	4413      	add	r3, r2
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2b00      	cmp	r3, #0
 8005462:	dbf7      	blt.n	8005454 <otg_isoc_in_failed_handler+0x5a>
        ;

      /* Flush FIFO.*/
      otg_txfifo_flush(usbp, ep);
 8005464:	7bfb      	ldrb	r3, [r7, #15]
 8005466:	4619      	mov	r1, r3
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f7ff fcc3 	bl	8004df4 <otg_txfifo_flush>

      /* Prepare data for next frame.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	891b      	ldrh	r3, [r3, #8]
 8005472:	b21a      	sxth	r2, r3
 8005474:	7bfb      	ldrb	r3, [r7, #15]
 8005476:	2101      	movs	r1, #1
 8005478:	fa01 f303 	lsl.w	r3, r1, r3
 800547c:	b21b      	sxth	r3, r3
 800547e:	43db      	mvns	r3, r3
 8005480:	b21b      	sxth	r3, r3
 8005482:	4013      	ands	r3, r2
 8005484:	b21b      	sxth	r3, r3
 8005486:	b29a      	uxth	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	811a      	strh	r2, [r3, #8]
 800548c:	7bfb      	ldrb	r3, [r7, #15]
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	3302      	adds	r3, #2
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	4413      	add	r3, r2
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00a      	beq.n	80054b4 <otg_isoc_in_failed_handler+0xba>
 800549e:	7bfb      	ldrb	r3, [r7, #15]
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	3302      	adds	r3, #2
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	4413      	add	r3, r2
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	7bfa      	ldrb	r2, [r7, #15]
 80054ae:	4611      	mov	r1, r2
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80054b4:	7bfb      	ldrb	r3, [r7, #15]
 80054b6:	3301      	adds	r3, #1
 80054b8:	73fb      	strb	r3, [r7, #15]
 80054ba:	7bfa      	ldrb	r2, [r7, #15]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d9a3      	bls.n	8005410 <otg_isoc_in_failed_handler+0x16>
    }
  }
}
 80054c8:	bf00      	nop
 80054ca:	bf00      	nop
 80054cc:	3710      	adds	r7, #16
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <otg_isoc_out_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_out_failed_handler(USBDriver *usbp) {
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b084      	sub	sp, #16
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054e0:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80054e2:	2300      	movs	r3, #0
 80054e4:	73fb      	strb	r3, [r7, #15]
 80054e6:	e038      	b.n	800555a <otg_isoc_out_failed_handler+0x88>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80054e8:	7bfb      	ldrb	r3, [r7, #15]
 80054ea:	68ba      	ldr	r2, [r7, #8]
 80054ec:	3358      	adds	r3, #88	; 0x58
 80054ee:	015b      	lsls	r3, r3, #5
 80054f0:	4413      	add	r3, r2
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80054f8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80054fc:	d12a      	bne.n	8005554 <otg_isoc_out_failed_handler+0x82>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 80054fe:	7bfb      	ldrb	r3, [r7, #15]
 8005500:	68ba      	ldr	r2, [r7, #8]
 8005502:	3358      	adds	r3, #88	; 0x58
 8005504:	015b      	lsls	r3, r3, #5
 8005506:	4413      	add	r3, r2
 8005508:	681b      	ldr	r3, [r3, #0]
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 800550a:	2b00      	cmp	r3, #0
 800550c:	da22      	bge.n	8005554 <otg_isoc_out_failed_handler+0x82>
      otgp->oe[ep].DOEPCTL |= (DOEPCTL_EPDIS | DOEPCTL_SNAK);
      while (otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA)
        ;
#endif
      /* Prepare transfer for next frame.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	895b      	ldrh	r3, [r3, #10]
 8005512:	b21a      	sxth	r2, r3
 8005514:	7bfb      	ldrb	r3, [r7, #15]
 8005516:	2101      	movs	r1, #1
 8005518:	fa01 f303 	lsl.w	r3, r1, r3
 800551c:	b21b      	sxth	r3, r3
 800551e:	43db      	mvns	r3, r3
 8005520:	b21b      	sxth	r3, r3
 8005522:	4013      	ands	r3, r2
 8005524:	b21b      	sxth	r3, r3
 8005526:	b29a      	uxth	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	815a      	strh	r2, [r3, #10]
 800552c:	7bfb      	ldrb	r3, [r7, #15]
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	3302      	adds	r3, #2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4413      	add	r3, r2
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00a      	beq.n	8005554 <otg_isoc_out_failed_handler+0x82>
 800553e:	7bfb      	ldrb	r3, [r7, #15]
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	3302      	adds	r3, #2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	4413      	add	r3, r2
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	7bfa      	ldrb	r2, [r7, #15]
 800554e:	4611      	mov	r1, r2
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8005554:	7bfb      	ldrb	r3, [r7, #15]
 8005556:	3301      	adds	r3, #1
 8005558:	73fb      	strb	r3, [r7, #15]
 800555a:	7bfa      	ldrb	r2, [r7, #15]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	429a      	cmp	r2, r3
 8005566:	d9bf      	bls.n	80054e8 <otg_isoc_out_failed_handler+0x16>
    }
  }
}
 8005568:	bf00      	nop
 800556a:	bf00      	nop
 800556c:	3710      	adds	r7, #16
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
	...

08005574 <usb_lld_serve_interrupt>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
 8005574:	b580      	push	{r7, lr}
 8005576:	b086      	sub	sp, #24
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005582:	613b      	str	r3, [r7, #16]
  uint32_t sts, src;
  unsigned retry = 64U;
 8005584:	2340      	movs	r3, #64	; 0x40
 8005586:	617b      	str	r3, [r7, #20]

irq_retry:

  sts  = otgp->GINTSTS;
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	695b      	ldr	r3, [r3, #20]
 800558c:	60fb      	str	r3, [r7, #12]
  sts &= otgp->GINTMSK;
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	699b      	ldr	r3, [r3, #24]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	4013      	ands	r3, r2
 8005596:	60fb      	str	r3, [r7, #12]
  otgp->GINTSTS = sts;
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	68fa      	ldr	r2, [r7, #12]
 800559c:	615a      	str	r2, [r3, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d003      	beq.n	80055b0 <usb_lld_serve_interrupt+0x3c>
    /* Default reset action.*/
    _usb_reset(usbp);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f7fd f84e 	bl	800264a <_usb_reset>

    /* Preventing execution of more handlers, the core has been reset.*/
    return;
 80055ae:	e147      	b.n	8005840 <usb_lld_serve_interrupt+0x2cc>
  }

  /* Wake-up handling.*/
  if (sts & GINTSTS_WKUPINT) {
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	da1c      	bge.n	80055f0 <usb_lld_serve_interrupt+0x7c>
    /* If clocks are gated off, turn them back on (may be the case if
       coming out of suspend mode).*/
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80055bc:	f003 0303 	and.w	r3, r3, #3
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d007      	beq.n	80055d4 <usb_lld_serve_interrupt+0x60>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80055ca:	f023 0203 	bic.w	r2, r3, #3
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
    }

    /* Re-enable endpoint IRQs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f7ff fbb0 	bl	8004d3a <otg_enable_ep>

    /* Clear the Remote Wake-up Signaling.*/
    otgp->DCTL &= ~DCTL_RWUSIG;
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80055e0:	f023 0201 	bic.w	r2, r3, #1
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804

    _usb_wakeup(usbp);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f7fd f891 	bl	8002712 <_usb_wakeup>
  }

  /* Suspend handling.*/
  if (sts & GINTSTS_USBSUSP) {
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d005      	beq.n	8005606 <usb_lld_serve_interrupt+0x92>
    /* Stopping all ongoing transfers.*/
    otg_disable_ep(usbp);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7ff fb40 	bl	8004c80 <otg_disable_ep>

    /* Default suspend action.*/
    _usb_suspend(usbp);
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f7fd f861 	bl	80026c8 <_usb_suspend>
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d017      	beq.n	8005640 <usb_lld_serve_interrupt+0xcc>
    /* Full or High speed timing selection.*/
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005616:	f003 0306 	and.w	r3, r3, #6
 800561a:	2b00      	cmp	r3, #0
 800561c:	d108      	bne.n	8005630 <usb_lld_serve_interrupt+0xbc>
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8005626:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	60da      	str	r2, [r3, #12]
 800562e:	e007      	b.n	8005640 <usb_lld_serve_interrupt+0xcc>
                      GUSBCFG_TRDT(TRDT_VALUE_HS);
    }
    else {
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8005638:	f443 52a0 	orr.w	r2, r3, #5120	; 0x1400
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	60da      	str	r2, [r3, #12]
                      GUSBCFG_TRDT(TRDT_VALUE_FS);
    }
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f003 0308 	and.w	r3, r3, #8
 8005646:	2b00      	cmp	r3, #0
 8005648:	d026      	beq.n	8005698 <usb_lld_serve_interrupt+0x124>
    /* SOF interrupt was used to detect resume of the USB bus after issuing a
       remote wake up of the host, therefore we disable it again.*/
    if (usbp->config->sof_cb == NULL) {
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d105      	bne.n	8005660 <usb_lld_serve_interrupt+0xec>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	f023 0208 	bic.w	r2, r3, #8
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	619a      	str	r2, [r3, #24]
    }
    if (usbp->state == USB_SUSPENDED) {
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	2b05      	cmp	r3, #5
 8005666:	d10a      	bne.n	800567e <usb_lld_serve_interrupt+0x10a>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800566e:	f023 0203 	bic.w	r2, r3, #3
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f7fd f84a 	bl	8002712 <_usb_wakeup>
    }

    /* Re-enable endpoint irqs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7ff fb5b 	bl	8004d3a <otg_enable_ep>

    _usb_isr_invoke_sof_cb(usbp);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d004      	beq.n	8005698 <usb_lld_serve_interrupt+0x124>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	4798      	blx	r3
  }

  /* Isochronous IN failed handling */
  if (sts & GINTSTS_IISOIXFR) {
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d002      	beq.n	80056a8 <usb_lld_serve_interrupt+0x134>
    otg_isoc_in_failed_handler(usbp);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f7ff fea9 	bl	80053fa <otg_isoc_in_failed_handler>
  }

  /* Isochronous OUT failed handling */
  if (sts & GINTSTS_IISOOXFR) {
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d002      	beq.n	80056b8 <usb_lld_serve_interrupt+0x144>
    otg_isoc_out_failed_handler(usbp);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f7ff ff0d 	bl	80054d2 <otg_isoc_out_failed_handler>
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 80056be:	60bb      	str	r3, [r7, #8]
  if (sts & GINTSTS_OEPINT) {
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d050      	beq.n	800576c <usb_lld_serve_interrupt+0x1f8>
    if (src & (1 << 16))
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d003      	beq.n	80056dc <usb_lld_serve_interrupt+0x168>
      otg_epout_handler(usbp, 0);
 80056d4:	2100      	movs	r1, #0
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f7ff fdf7 	bl	80052ca <otg_epout_handler>
    if (src & (1 << 17))
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d003      	beq.n	80056ee <usb_lld_serve_interrupt+0x17a>
      otg_epout_handler(usbp, 1);
 80056e6:	2101      	movs	r1, #1
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f7ff fdee 	bl	80052ca <otg_epout_handler>
    if (src & (1 << 18))
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d003      	beq.n	8005700 <usb_lld_serve_interrupt+0x18c>
      otg_epout_handler(usbp, 2);
 80056f8:	2102      	movs	r1, #2
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f7ff fde5 	bl	80052ca <otg_epout_handler>
    if (src & (1 << 19))
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <usb_lld_serve_interrupt+0x19e>
      otg_epout_handler(usbp, 3);
 800570a:	2103      	movs	r1, #3
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f7ff fddc 	bl	80052ca <otg_epout_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 20))
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d003      	beq.n	8005724 <usb_lld_serve_interrupt+0x1b0>
      otg_epout_handler(usbp, 4);
 800571c:	2104      	movs	r1, #4
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f7ff fdd3 	bl	80052ca <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 21))
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d003      	beq.n	8005736 <usb_lld_serve_interrupt+0x1c2>
      otg_epout_handler(usbp, 5);
 800572e:	2105      	movs	r1, #5
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f7ff fdca 	bl	80052ca <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 22))
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d003      	beq.n	8005748 <usb_lld_serve_interrupt+0x1d4>
      otg_epout_handler(usbp, 6);
 8005740:	2106      	movs	r1, #6
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f7ff fdc1 	bl	80052ca <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 23))
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d003      	beq.n	800575a <usb_lld_serve_interrupt+0x1e6>
      otg_epout_handler(usbp, 7);
 8005752:	2107      	movs	r1, #7
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f7ff fdb8 	bl	80052ca <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 24))
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005760:	2b00      	cmp	r3, #0
 8005762:	d003      	beq.n	800576c <usb_lld_serve_interrupt+0x1f8>
      otg_epout_handler(usbp, 8);
 8005764:	2108      	movs	r1, #8
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f7ff fdaf 	bl	80052ca <otg_epout_handler>
#endif
  }
  if (sts & GINTSTS_IEPINT) {
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d050      	beq.n	8005818 <usb_lld_serve_interrupt+0x2a4>
    if (src & (1 << 0))
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	d003      	beq.n	8005788 <usb_lld_serve_interrupt+0x214>
      otg_epin_handler(usbp, 0);
 8005780:	2100      	movs	r1, #0
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f7ff fd1e 	bl	80051c4 <otg_epin_handler>
    if (src & (1 << 1))
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	f003 0302 	and.w	r3, r3, #2
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <usb_lld_serve_interrupt+0x226>
      otg_epin_handler(usbp, 1);
 8005792:	2101      	movs	r1, #1
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f7ff fd15 	bl	80051c4 <otg_epin_handler>
    if (src & (1 << 2))
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	f003 0304 	and.w	r3, r3, #4
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d003      	beq.n	80057ac <usb_lld_serve_interrupt+0x238>
      otg_epin_handler(usbp, 2);
 80057a4:	2102      	movs	r1, #2
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f7ff fd0c 	bl	80051c4 <otg_epin_handler>
    if (src & (1 << 3))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	f003 0308 	and.w	r3, r3, #8
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <usb_lld_serve_interrupt+0x24a>
      otg_epin_handler(usbp, 3);
 80057b6:	2103      	movs	r1, #3
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f7ff fd03 	bl	80051c4 <otg_epin_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 4))
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	f003 0310 	and.w	r3, r3, #16
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d003      	beq.n	80057d0 <usb_lld_serve_interrupt+0x25c>
      otg_epin_handler(usbp, 4);
 80057c8:	2104      	movs	r1, #4
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f7ff fcfa 	bl	80051c4 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 5))
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	f003 0320 	and.w	r3, r3, #32
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d003      	beq.n	80057e2 <usb_lld_serve_interrupt+0x26e>
      otg_epin_handler(usbp, 5);
 80057da:	2105      	movs	r1, #5
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f7ff fcf1 	bl	80051c4 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 6))
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d003      	beq.n	80057f4 <usb_lld_serve_interrupt+0x280>
      otg_epin_handler(usbp, 6);
 80057ec:	2106      	movs	r1, #6
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f7ff fce8 	bl	80051c4 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 7))
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <usb_lld_serve_interrupt+0x292>
      otg_epin_handler(usbp, 7);
 80057fe:	2107      	movs	r1, #7
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f7ff fcdf 	bl	80051c4 <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 8))
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800580c:	2b00      	cmp	r3, #0
 800580e:	d003      	beq.n	8005818 <usb_lld_serve_interrupt+0x2a4>
      otg_epin_handler(usbp, 8);
 8005810:	2108      	movs	r1, #8
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f7ff fcd6 	bl	80051c4 <otg_epin_handler>
#endif
  }

  /* Performing the whole FIFO emptying in the ISR, it is advised to keep
     this IRQ at a very low priority level.*/
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f003 0310 	and.w	r3, r3, #16
 800581e:	2b00      	cmp	r3, #0
 8005820:	d002      	beq.n	8005828 <usb_lld_serve_interrupt+0x2b4>
    otg_rxfifo_handler(usbp);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f7ff fb72 	bl	8004f0c <otg_rxfifo_handler>
  }

  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	4b07      	ldr	r3, [pc, #28]	; (8005848 <usb_lld_serve_interrupt+0x2d4>)
 800582c:	4013      	ands	r3, r2
 800582e:	2b00      	cmp	r3, #0
 8005830:	d006      	beq.n	8005840 <usb_lld_serve_interrupt+0x2cc>
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	3b01      	subs	r3, #1
 8005836:	617b      	str	r3, [r7, #20]
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d000      	beq.n	8005840 <usb_lld_serve_interrupt+0x2cc>
    goto irq_retry;
 800583e:	e6a3      	b.n	8005588 <usb_lld_serve_interrupt+0x14>
}
 8005840:	3718      	adds	r7, #24
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	04000030 	.word	0x04000030

0800584c <Vector1D4>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 800584c:	b580      	push	{r7, lr}
 800584e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8005850:	4806      	ldr	r0, [pc, #24]	; (800586c <Vector1D4+0x20>)
 8005852:	f001 ff2d 	bl	80076b0 <__trace_isr_enter>

  usb_lld_serve_interrupt(&USBD1);
 8005856:	4806      	ldr	r0, [pc, #24]	; (8005870 <Vector1D4+0x24>)
 8005858:	f7ff fe8c 	bl	8005574 <usb_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 800585c:	4803      	ldr	r0, [pc, #12]	; (800586c <Vector1D4+0x20>)
 800585e:	f001 ff61 	bl	8007724 <__trace_isr_leave>
 8005862:	f003 fd65 	bl	8009330 <__port_irq_epilogue>
}
 8005866:	bf00      	nop
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	08012018 	.word	0x08012018
 8005870:	240007c0 	.word	0x240007c0

08005874 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8005874:	b580      	push	{r7, lr}
 8005876:	af00      	add	r7, sp, #0

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8005878:	4806      	ldr	r0, [pc, #24]	; (8005894 <usb_lld_init+0x20>)
 800587a:	f7fc fde3 	bl	8002444 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 800587e:	4b05      	ldr	r3, [pc, #20]	; (8005894 <usb_lld_init+0x20>)
 8005880:	4a05      	ldr	r2, [pc, #20]	; (8005898 <usb_lld_init+0x24>)
 8005882:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  USBD1.otgparams = &fsparams;
 8005886:	4b03      	ldr	r3, [pc, #12]	; (8005894 <usb_lld_init+0x20>)
 8005888:	4a04      	ldr	r2, [pc, #16]	; (800589c <usb_lld_init+0x28>)
 800588a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 800588e:	bf00      	nop
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	240007c0 	.word	0x240007c0
 8005898:	40080000 	.word	0x40080000
 800589c:	0801200c 	.word	0x0801200c

080058a0 <usb_lld_start>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_start(USBDriver *usbp) {
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ae:	60fb      	str	r3, [r7, #12]

  if (usbp->state == USB_STOP) {
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d14d      	bne.n	8005954 <usb_lld_start+0xb4>
    /* Clock activation.*/

#if STM32_USB_USE_OTG1
    if (&USBD1 == usbp) {
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a28      	ldr	r2, [pc, #160]	; (800595c <usb_lld_start+0xbc>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d113      	bne.n	80058e8 <usb_lld_start+0x48>
      /* OTG FS clock enable and reset.*/
      rccEnableOTG_FS(true);
 80058c0:	2101      	movs	r1, #1
 80058c2:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80058c6:	f7ff f97b 	bl	8004bc0 <rccEnableAHB1>
      rccResetOTG_FS();
 80058ca:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80058ce:	f7ff f9a5 	bl	8004c1c <rccResetAHB1>

      /* Enables IRQ vector.*/
      nvicEnableVector(STM32_OTG1_NUMBER, STM32_USB_OTG1_IRQ_PRIORITY);
 80058d2:	210e      	movs	r1, #14
 80058d4:	2065      	movs	r0, #101	; 0x65
 80058d6:	f7fd f921 	bl	8002b1c <nvicEnableVector>

      /* - Forced device mode.
         - USB turn-around time = TRDT_VALUE_FS.
         - Full Speed 1.1 PHY.*/
      otgp->GUSBCFG = GUSBCFG_FDMOD | GUSBCFG_TRDT(TRDT_VALUE_FS) |
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	4a20      	ldr	r2, [pc, #128]	; (8005960 <usb_lld_start+0xc0>)
 80058de:	60da      	str	r2, [r3, #12]
                      GUSBCFG_PHYSEL;

      /* 48MHz 1.1 PHY.*/
      otgp->DCFG = 0x02200000 | DCFG_DSPD_FS11;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	4a20      	ldr	r2, [pc, #128]	; (8005964 <usb_lld_start+0xc4>)
 80058e4:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
#endif
    }
#endif

    /* PHY enabled.*/
    otgp->PCGCCTL = 0;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00

    /* VBUS sensing and transceiver enabled.*/
    otgp->GOTGCTL = GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	22c0      	movs	r2, #192	; 0xc0
 80058f4:	601a      	str	r2, [r3, #0]
    if (&USBD2 == usbp) {
      otgp->GCCFG = 0;
    }
#endif
#else
    otgp->GCCFG = GCCFG_INIT_VALUE;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f44f 1204 	mov.w	r2, #2162688	; 0x210000
 80058fc:	639a      	str	r2, [r3, #56]	; 0x38
#endif

    /* Soft core reset.*/
    otg_core_reset(usbp);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7ff f997 	bl	8004c32 <otg_core_reset>

    /* Interrupts on TXFIFOs half empty.*/
    otgp->GAHBCFG = 0;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	609a      	str	r2, [r3, #8]

    /* Endpoints re-initialization.*/
    otg_disable_ep(usbp);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f7ff f9b8 	bl	8004c80 <otg_disable_ep>

    /* Clear all pending Device Interrupts, only the USB Reset interrupt
       is required initially.*/
    otgp->DIEPMSK  = 0;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
    otgp->DOEPMSK  = 0;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2200      	movs	r2, #0
 800591c:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
    otgp->DAINTMSK = 0;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
    if (usbp->config->sof_cb == NULL)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d103      	bne.n	800593a <usb_lld_start+0x9a>
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM | GINTMSK_USBSUSPM |
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	4a0c      	ldr	r2, [pc, #48]	; (8005968 <usb_lld_start+0xc8>)
 8005936:	619a      	str	r2, [r3, #24]
 8005938:	e002      	b.n	8005940 <usb_lld_start+0xa0>
                       GINTMSK_ESUSPM | GINTMSK_SRQM | GINTMSK_WKUM |
                       GINTMSK_IISOIXFRM | GINTMSK_IISOOXFRM;
    else
      otgp->GINTMSK  = GINTMSK_ENUMDNEM | GINTMSK_USBRSTM | GINTMSK_USBSUSPM |
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	4a0b      	ldr	r2, [pc, #44]	; (800596c <usb_lld_start+0xcc>)
 800593e:	619a      	str	r2, [r3, #24]
                       GINTMSK_ESUSPM | GINTMSK_SRQM | GINTMSK_WKUM |
                       GINTMSK_IISOIXFRM | GINTMSK_IISOOXFRM |
                       GINTMSK_SOFM;

    /* Clears all pending IRQs, if any. */
    otgp->GINTSTS  = 0xFFFFFFFF;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f04f 32ff 	mov.w	r2, #4294967295
 8005946:	615a      	str	r2, [r3, #20]

    /* Global interrupts enable.*/
    otgp->GAHBCFG |= GAHBCFG_GINTMSK;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	f043 0201 	orr.w	r2, r3, #1
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	609a      	str	r2, [r3, #8]
  }
}
 8005954:	bf00      	nop
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	240007c0 	.word	0x240007c0
 8005960:	40001440 	.word	0x40001440
 8005964:	02200003 	.word	0x02200003
 8005968:	c0303c00 	.word	0xc0303c00
 800596c:	c0303c08 	.word	0xc0303c08

08005970 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8005970:	b590      	push	{r4, r7, lr}
 8005972:	b085      	sub	sp, #20
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800597e:	60bb      	str	r3, [r7, #8]

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);
 8005980:	2100      	movs	r1, #0
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f7ff fa36 	bl	8004df4 <otg_txfifo_flush>

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DIEPEMPMSK = 0;
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	2200      	movs	r2, #0
 800598c:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8005996:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800599a:	2300      	movs	r3, #0
 800599c:	60fb      	str	r3, [r7, #12]
 800599e:	e024      	b.n	80059ea <usb_lld_reset+0x7a>
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80059a0:	68ba      	ldr	r2, [r7, #8]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	3348      	adds	r3, #72	; 0x48
 80059a6:	015b      	lsls	r3, r3, #5
 80059a8:	4413      	add	r3, r2
 80059aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80059ae:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80059b0:	68ba      	ldr	r2, [r7, #8]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	3358      	adds	r3, #88	; 0x58
 80059b6:	015b      	lsls	r3, r3, #5
 80059b8:	4413      	add	r3, r2
 80059ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80059be:	601a      	str	r2, [r3, #0]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80059c0:	68ba      	ldr	r2, [r7, #8]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	015b      	lsls	r3, r3, #5
 80059c6:	4413      	add	r3, r2
 80059c8:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80059cc:	f04f 32ff 	mov.w	r2, #4294967295
 80059d0:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80059d2:	68ba      	ldr	r2, [r7, #8]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	015b      	lsls	r3, r3, #5
 80059d8:	4413      	add	r3, r2
 80059da:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80059de:	f04f 32ff 	mov.w	r2, #4294967295
 80059e2:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	3301      	adds	r3, #1
 80059e8:	60fb      	str	r3, [r7, #12]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	68fa      	ldr	r2, [r7, #12]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d9d3      	bls.n	80059a0 <usb_lld_reset+0x30>
  }

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f7ff fa18 	bl	8004e2e <otg_ram_reset>

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	625a      	str	r2, [r3, #36]	; 0x24
  otg_rxfifo_flush(usbp);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f7ff f9d9 	bl	8004dc2 <otg_rxfifo_flush>

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8005a16:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	699a      	ldr	r2, [r3, #24]
 8005a24:	4b1d      	ldr	r3, [pc, #116]	; (8005a9c <usb_lld_reset+0x12c>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	68ba      	ldr	r2, [r7, #8]
 8005a2a:	6193      	str	r3, [r2, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	2209      	movs	r2, #9
 8005a30:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	2209      	movs	r2, #9
 8005a38:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a18      	ldr	r2, [pc, #96]	; (8005aa0 <usb_lld_reset+0x130>)
 8005a40:	60da      	str	r2, [r3, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8005a48:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
 8005a4c:	2340      	movs	r3, #64	; 0x40
 8005a4e:	461a      	mov	r2, r3
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 8005a50:	4b14      	ldr	r3, [pc, #80]	; (8005aa4 <usb_lld_reset+0x134>)
 8005a52:	4313      	orrs	r3, r2
 8005a54:	68ba      	ldr	r2, [r7, #8]
 8005a56:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
 8005a62:	2340      	movs	r3, #64	; 0x40
 8005a64:	461a      	mov	r2, r3
 8005a66:	4b0f      	ldr	r3, [pc, #60]	; (8005aa4 <usb_lld_reset+0x134>)
 8005a68:	4313      	orrs	r3, r2
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8005a70:	2340      	movs	r3, #64	; 0x40
 8005a72:	089b      	lsrs	r3, r3, #2
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	041b      	lsls	r3, r3, #16
 8005a78:	461c      	mov	r4, r3
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
 8005a7a:	2340      	movs	r3, #64	; 0x40
 8005a7c:	089b      	lsrs	r3, r3, #2
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	4619      	mov	r1, r3
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f7ff f9e3 	bl	8004e4e <otg_ram_alloc>
 8005a88:	4603      	mov	r3, r0
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8005a8a:	ea44 0203 	orr.w	r2, r4, r3
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	629a      	str	r2, [r3, #40]	; 0x28
                                                  ep0config.in_maxsize / 4));
}
 8005a92:	bf00      	nop
 8005a94:	3714      	adds	r7, #20
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd90      	pop	{r4, r7, pc}
 8005a9a:	bf00      	nop
 8005a9c:	000c0010 	.word	0x000c0010
 8005aa0:	08011fe8 	.word	0x08011fe8
 8005aa4:	10008000 	.word	0x10008000

08005aa8 <usb_lld_set_address>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ab6:	60fb      	str	r3, [r7, #12]

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8005abe:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	f892 208a 	ldrb.w	r2, [r2, #138]	; 0x8a
 8005ac8:	0112      	lsls	r2, r2, #4
 8005aca:	431a      	orrs	r2, r3
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
 8005ad2:	bf00      	nop
 8005ad4:	3714      	adds	r7, #20
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bc80      	pop	{r7}
 8005ada:	4770      	bx	lr

08005adc <usb_lld_init_endpoint>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_init_endpoint(USBDriver *usbp, usbep_t ep) {
 8005adc:	b590      	push	{r4, r7, lr}
 8005ade:	b087      	sub	sp, #28
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl, fsize;
  stm32_otg_t *otgp = usbp->otg;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aee:	60fb      	str	r3, [r7, #12]

  /* IN and OUT common parameters.*/
  switch (usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) {
 8005af0:	78fb      	ldrb	r3, [r7, #3]
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	3302      	adds	r3, #2
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	4413      	add	r3, r2
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0303 	and.w	r3, r3, #3
 8005b02:	2b03      	cmp	r3, #3
 8005b04:	f200 80ed 	bhi.w	8005ce2 <usb_lld_init_endpoint+0x206>
 8005b08:	a201      	add	r2, pc, #4	; (adr r2, 8005b10 <usb_lld_init_endpoint+0x34>)
 8005b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b0e:	bf00      	nop
 8005b10:	08005b21 	.word	0x08005b21
 8005b14:	08005b27 	.word	0x08005b27
 8005b18:	08005b2d 	.word	0x08005b2d
 8005b1c:	08005b33 	.word	0x08005b33
  case USB_EP_MODE_TYPE_CTRL:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL;
 8005b20:	4b72      	ldr	r3, [pc, #456]	; (8005cec <usb_lld_init_endpoint+0x210>)
 8005b22:	617b      	str	r3, [r7, #20]
    break;
 8005b24:	e008      	b.n	8005b38 <usb_lld_init_endpoint+0x5c>
  case USB_EP_MODE_TYPE_ISOC:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_ISO;
 8005b26:	4b72      	ldr	r3, [pc, #456]	; (8005cf0 <usb_lld_init_endpoint+0x214>)
 8005b28:	617b      	str	r3, [r7, #20]
    break;
 8005b2a:	e005      	b.n	8005b38 <usb_lld_init_endpoint+0x5c>
  case USB_EP_MODE_TYPE_BULK:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_BULK;
 8005b2c:	4b71      	ldr	r3, [pc, #452]	; (8005cf4 <usb_lld_init_endpoint+0x218>)
 8005b2e:	617b      	str	r3, [r7, #20]
    break;
 8005b30:	e002      	b.n	8005b38 <usb_lld_init_endpoint+0x5c>
  case USB_EP_MODE_TYPE_INTR:
    ctl = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_INTR;
 8005b32:	4b71      	ldr	r3, [pc, #452]	; (8005cf8 <usb_lld_init_endpoint+0x21c>)
 8005b34:	617b      	str	r3, [r7, #20]
    break;
 8005b36:	bf00      	nop
  default:
    return;
  }

  /* OUT endpoint activation or deactivation.*/
  otgp->oe[ep].DOEPTSIZ = 0;
 8005b38:	78fb      	ldrb	r3, [r7, #3]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	015b      	lsls	r3, r3, #5
 8005b3e:	4413      	add	r3, r2
 8005b40:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 8005b44:	2200      	movs	r2, #0
 8005b46:	601a      	str	r2, [r3, #0]
  if (usbp->epc[ep]->out_state != NULL) {
 8005b48:	78fb      	ldrb	r3, [r7, #3]
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	3302      	adds	r3, #2
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	4413      	add	r3, r2
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d01c      	beq.n	8005b94 <usb_lld_init_endpoint+0xb8>
    otgp->oe[ep].DOEPCTL = ctl | DOEPCTL_MPSIZ(usbp->epc[ep]->out_maxsize);
 8005b5a:	78fb      	ldrb	r3, [r7, #3]
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	3302      	adds	r3, #2
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	4413      	add	r3, r2
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	8a5b      	ldrh	r3, [r3, #18]
 8005b68:	4619      	mov	r1, r3
 8005b6a:	78fb      	ldrb	r3, [r7, #3]
 8005b6c:	697a      	ldr	r2, [r7, #20]
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	68f9      	ldr	r1, [r7, #12]
 8005b72:	3358      	adds	r3, #88	; 0x58
 8005b74:	015b      	lsls	r3, r3, #5
 8005b76:	440b      	add	r3, r1
 8005b78:	601a      	str	r2, [r3, #0]
    otgp->DAINTMSK |= DAINTMSK_OEPM(ep);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8005b80:	78fb      	ldrb	r3, [r7, #3]
 8005b82:	3310      	adds	r3, #16
 8005b84:	2101      	movs	r1, #1
 8005b86:	fa01 f303 	lsl.w	r3, r1, r3
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 8005b92:	e01a      	b.n	8005bca <usb_lld_init_endpoint+0xee>
  }
  else {
    otgp->oe[ep].DOEPCTL &= ~DOEPCTL_USBAEP;
 8005b94:	78fb      	ldrb	r3, [r7, #3]
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	3358      	adds	r3, #88	; 0x58
 8005b9a:	015b      	lsls	r3, r3, #5
 8005b9c:	4413      	add	r3, r2
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	78fb      	ldrb	r3, [r7, #3]
 8005ba2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ba6:	68f9      	ldr	r1, [r7, #12]
 8005ba8:	3358      	adds	r3, #88	; 0x58
 8005baa:	015b      	lsls	r3, r3, #5
 8005bac:	440b      	add	r3, r1
 8005bae:	601a      	str	r2, [r3, #0]
    otgp->DAINTMSK &= ~DAINTMSK_OEPM(ep);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8005bb6:	78fb      	ldrb	r3, [r7, #3]
 8005bb8:	3310      	adds	r3, #16
 8005bba:	2101      	movs	r1, #1
 8005bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8005bc0:	43db      	mvns	r3, r3
 8005bc2:	401a      	ands	r2, r3
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  }

  /* IN endpoint activation or deactivation.*/
  otgp->ie[ep].DIEPTSIZ = 0;
 8005bca:	78fb      	ldrb	r3, [r7, #3]
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	015b      	lsls	r3, r3, #5
 8005bd0:	4413      	add	r3, r2
 8005bd2:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	601a      	str	r2, [r3, #0]
  if (usbp->epc[ep]->in_state != NULL) {
 8005bda:	78fb      	ldrb	r3, [r7, #3]
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	3302      	adds	r3, #2
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	4413      	add	r3, r2
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	695b      	ldr	r3, [r3, #20]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d052      	beq.n	8005c92 <usb_lld_init_endpoint+0x1b6>
    /* FIFO allocation for the IN endpoint.*/
    fsize = usbp->epc[ep]->in_maxsize / 4;
 8005bec:	78fb      	ldrb	r3, [r7, #3]
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	3302      	adds	r3, #2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	4413      	add	r3, r2
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	8a1b      	ldrh	r3, [r3, #16]
 8005bfa:	089b      	lsrs	r3, r3, #2
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	613b      	str	r3, [r7, #16]
    if (usbp->epc[ep]->in_multiplier > 1)
 8005c00:	78fb      	ldrb	r3, [r7, #3]
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	3302      	adds	r3, #2
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	4413      	add	r3, r2
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	8b9b      	ldrh	r3, [r3, #28]
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d90b      	bls.n	8005c2a <usb_lld_init_endpoint+0x14e>
      fsize *= usbp->epc[ep]->in_multiplier;
 8005c12:	78fb      	ldrb	r3, [r7, #3]
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	3302      	adds	r3, #2
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	4413      	add	r3, r2
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	8b9b      	ldrh	r3, [r3, #28]
 8005c20:	461a      	mov	r2, r3
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	fb02 f303 	mul.w	r3, r2, r3
 8005c28:	613b      	str	r3, [r7, #16]
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	041c      	lsls	r4, r3, #16
                            DIEPTXF_INEPTXSA(otg_ram_alloc(usbp, fsize));
 8005c2e:	6939      	ldr	r1, [r7, #16]
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f7ff f90c 	bl	8004e4e <otg_ram_alloc>
 8005c36:	4602      	mov	r2, r0
    otgp->DIEPTXF[ep - 1] = DIEPTXF_INEPTXFD(fsize) |
 8005c38:	78fb      	ldrb	r3, [r7, #3]
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	4322      	orrs	r2, r4
 8005c3e:	68f9      	ldr	r1, [r7, #12]
 8005c40:	3340      	adds	r3, #64	; 0x40
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	440b      	add	r3, r1
 8005c46:	605a      	str	r2, [r3, #4]
    otg_txfifo_flush(usbp, ep);
 8005c48:	78fb      	ldrb	r3, [r7, #3]
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f7ff f8d1 	bl	8004df4 <otg_txfifo_flush>

    otgp->ie[ep].DIEPCTL = ctl |
                           DIEPCTL_TXFNUM(ep) |
 8005c52:	78fb      	ldrb	r3, [r7, #3]
 8005c54:	059b      	lsls	r3, r3, #22
 8005c56:	461a      	mov	r2, r3
    otgp->ie[ep].DIEPCTL = ctl |
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	431a      	orrs	r2, r3
                           DIEPCTL_MPSIZ(usbp->epc[ep]->in_maxsize);
 8005c5c:	78fb      	ldrb	r3, [r7, #3]
 8005c5e:	6879      	ldr	r1, [r7, #4]
 8005c60:	3302      	adds	r3, #2
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	440b      	add	r3, r1
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	8a1b      	ldrh	r3, [r3, #16]
 8005c6a:	4619      	mov	r1, r3
    otgp->ie[ep].DIEPCTL = ctl |
 8005c6c:	78fb      	ldrb	r3, [r7, #3]
                           DIEPCTL_TXFNUM(ep) |
 8005c6e:	430a      	orrs	r2, r1
    otgp->ie[ep].DIEPCTL = ctl |
 8005c70:	68f9      	ldr	r1, [r7, #12]
 8005c72:	3348      	adds	r3, #72	; 0x48
 8005c74:	015b      	lsls	r3, r3, #5
 8005c76:	440b      	add	r3, r1
 8005c78:	601a      	str	r2, [r3, #0]
    otgp->DAINTMSK |= DAINTMSK_IEPM(ep);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8005c80:	78fb      	ldrb	r3, [r7, #3]
 8005c82:	2101      	movs	r1, #1
 8005c84:	fa01 f303 	lsl.w	r3, r1, r3
 8005c88:	431a      	orrs	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 8005c90:	e028      	b.n	8005ce4 <usb_lld_init_endpoint+0x208>
  }
  else {
    otgp->DIEPTXF[ep - 1] = 0x02000400; /* Reset value.*/
 8005c92:	78fb      	ldrb	r3, [r7, #3]
 8005c94:	3b01      	subs	r3, #1
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	3340      	adds	r3, #64	; 0x40
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4413      	add	r3, r2
 8005c9e:	4a17      	ldr	r2, [pc, #92]	; (8005cfc <usb_lld_init_endpoint+0x220>)
 8005ca0:	605a      	str	r2, [r3, #4]
    otg_txfifo_flush(usbp, ep);
 8005ca2:	78fb      	ldrb	r3, [r7, #3]
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f7ff f8a4 	bl	8004df4 <otg_txfifo_flush>
    otgp->ie[ep].DIEPCTL &= ~DIEPCTL_USBAEP;
 8005cac:	78fb      	ldrb	r3, [r7, #3]
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	3348      	adds	r3, #72	; 0x48
 8005cb2:	015b      	lsls	r3, r3, #5
 8005cb4:	4413      	add	r3, r2
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	78fb      	ldrb	r3, [r7, #3]
 8005cba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005cbe:	68f9      	ldr	r1, [r7, #12]
 8005cc0:	3348      	adds	r3, #72	; 0x48
 8005cc2:	015b      	lsls	r3, r3, #5
 8005cc4:	440b      	add	r3, r1
 8005cc6:	601a      	str	r2, [r3, #0]
    otgp->DAINTMSK &= ~DAINTMSK_IEPM(ep);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8005cce:	78fb      	ldrb	r3, [r7, #3]
 8005cd0:	2101      	movs	r1, #1
 8005cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8005cd6:	43db      	mvns	r3, r3
 8005cd8:	401a      	ands	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 8005ce0:	e000      	b.n	8005ce4 <usb_lld_init_endpoint+0x208>
    return;
 8005ce2:	bf00      	nop
  }
}
 8005ce4:	371c      	adds	r7, #28
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd90      	pop	{r4, r7, pc}
 8005cea:	bf00      	nop
 8005cec:	10008000 	.word	0x10008000
 8005cf0:	10048000 	.word	0x10048000
 8005cf4:	10088000 	.word	0x10088000
 8005cf8:	100c8000 	.word	0x100c8000
 8005cfc:	02000400 	.word	0x02000400

08005d00 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b082      	sub	sp, #8
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f7ff f890 	bl	8004e2e <otg_ram_reset>

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f7fe ffb6 	bl	8004c80 <otg_disable_ep>
}
 8005d14:	bf00      	nop
 8005d16:	3708      	adds	r7, #8
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <usb_lld_get_status_out>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	460b      	mov	r3, r1
 8005d26:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005d2e:	78fb      	ldrb	r3, [r7, #3]
 8005d30:	3358      	adds	r3, #88	; 0x58
 8005d32:	015b      	lsls	r3, r3, #5
 8005d34:	4413      	add	r3, r2
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DOEPCTL_USBAEP))
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d101      	bne.n	8005d48 <usb_lld_get_status_out+0x2c>
    return EP_STATUS_DISABLED;
 8005d44:	2300      	movs	r3, #0
 8005d46:	e007      	b.n	8005d58 <usb_lld_get_status_out+0x3c>
  if (ctl & DOEPCTL_STALL)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <usb_lld_get_status_out+0x3a>
    return EP_STATUS_STALLED;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e000      	b.n	8005d58 <usb_lld_get_status_out+0x3c>
  return EP_STATUS_ACTIVE;
 8005d56:	2302      	movs	r3, #2
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3714      	adds	r7, #20
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bc80      	pop	{r7}
 8005d60:	4770      	bx	lr

08005d62 <usb_lld_get_status_in>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
 8005d62:	b480      	push	{r7}
 8005d64:	b085      	sub	sp, #20
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005d74:	78fb      	ldrb	r3, [r7, #3]
 8005d76:	3348      	adds	r3, #72	; 0x48
 8005d78:	015b      	lsls	r3, r3, #5
 8005d7a:	4413      	add	r3, r2
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DIEPCTL_USBAEP))
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d101      	bne.n	8005d8e <usb_lld_get_status_in+0x2c>
    return EP_STATUS_DISABLED;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	e007      	b.n	8005d9e <usb_lld_get_status_in+0x3c>
  if (ctl & DIEPCTL_STALL)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d001      	beq.n	8005d9c <usb_lld_get_status_in+0x3a>
    return EP_STATUS_STALLED;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e000      	b.n	8005d9e <usb_lld_get_status_in+0x3c>
  return EP_STATUS_ACTIVE;
 8005d9c:	2302      	movs	r3, #2
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3714      	adds	r7, #20
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bc80      	pop	{r7}
 8005da6:	4770      	bx	lr

08005da8 <usb_lld_read_setup>:
 * @param[in] ep        endpoint number
 * @param[out] buf      buffer where to copy the packet data
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	460b      	mov	r3, r1
 8005db2:	607a      	str	r2, [r7, #4]
 8005db4:	72fb      	strb	r3, [r7, #11]

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8005db6:	7afb      	ldrb	r3, [r7, #11]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	3302      	adds	r3, #2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	4413      	add	r3, r2
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	6a1b      	ldr	r3, [r3, #32]
 8005dc4:	2208      	movs	r2, #8
 8005dc6:	4619      	mov	r1, r3
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f7fa fb39 	bl	8000440 <memcpy>
}
 8005dce:	bf00      	nop
 8005dd0:	3710      	adds	r7, #16
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}

08005dd6 <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8005dd6:	b480      	push	{r7}
 8005dd8:	b087      	sub	sp, #28
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6078      	str	r0, [r7, #4]
 8005dde:	460b      	mov	r3, r1
 8005de0:	70fb      	strb	r3, [r7, #3]
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8005de2:	78fb      	ldrb	r3, [r7, #3]
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	3302      	adds	r3, #2
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	4413      	add	r3, r2
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	699b      	ldr	r3, [r3, #24]
 8005df0:	617b      	str	r3, [r7, #20]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	60da      	str	r2, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 8005dfa:	78fb      	ldrb	r3, [r7, #3]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d106      	bne.n	8005e0e <usb_lld_start_out+0x38>
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b40      	cmp	r3, #64	; 0x40
 8005e06:	d902      	bls.n	8005e0e <usb_lld_start_out+0x38>
    osp->rxsize = EP0_MAX_OUTSIZE;
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	2240      	movs	r2, #64	; 0x40
 8005e0c:	601a      	str	r2, [r3, #0]
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	78fb      	ldrb	r3, [r7, #3]
 8005e14:	6879      	ldr	r1, [r7, #4]
 8005e16:	3302      	adds	r3, #2
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	440b      	add	r3, r1
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	8a5b      	ldrh	r3, [r3, #18]
 8005e20:	4413      	add	r3, r2
 8005e22:	1e5a      	subs	r2, r3, #1
           usbp->epc[ep]->out_maxsize;
 8005e24:	78fb      	ldrb	r3, [r7, #3]
 8005e26:	6879      	ldr	r1, [r7, #4]
 8005e28:	3302      	adds	r3, #2
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	440b      	add	r3, r1
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	8a5b      	ldrh	r3, [r3, #18]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8005e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e36:	613b      	str	r3, [r7, #16]
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 8005e38:	78fb      	ldrb	r3, [r7, #3]
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	3302      	adds	r3, #2
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	4413      	add	r3, r2
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	8a5b      	ldrh	r3, [r3, #18]
 8005e46:	461a      	mov	r2, r3
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	fb02 f303 	mul.w	r3, r2, r3
 8005e4e:	3303      	adds	r3, #3
 8005e50:	f023 0303 	bic.w	r3, r3, #3
 8005e54:	60fb      	str	r3, [r7, #12]

  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	04da      	lsls	r2, r3, #19
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	431a      	orrs	r2, r3
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005e64:	78fb      	ldrb	r3, [r7, #3]
 8005e66:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 8005e6a:	015b      	lsls	r3, r3, #5
 8005e6c:	440b      	add	r3, r1
 8005e6e:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 8005e72:	601a      	str	r2, [r3, #0]
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8005e74:	78fb      	ldrb	r3, [r7, #3]
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	3302      	adds	r3, #2
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	4413      	add	r3, r2
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0303 	and.w	r3, r3, #3
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	d12d      	bne.n	8005ee6 <usb_lld_start_out+0x110>
    /* Odd/even bit toggling for isochronous endpoint.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e90:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d012      	beq.n	8005ec2 <usb_lld_start_out+0xec>
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005ea2:	78fb      	ldrb	r3, [r7, #3]
 8005ea4:	3358      	adds	r3, #88	; 0x58
 8005ea6:	015b      	lsls	r3, r3, #5
 8005ea8:	4413      	add	r3, r2
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005eb2:	78fb      	ldrb	r3, [r7, #3]
 8005eb4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005eb8:	3358      	adds	r3, #88	; 0x58
 8005eba:	015b      	lsls	r3, r3, #5
 8005ebc:	440b      	add	r3, r1
 8005ebe:	601a      	str	r2, [r3, #0]
 8005ec0:	e011      	b.n	8005ee6 <usb_lld_start_out+0x110>
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005ec8:	78fb      	ldrb	r3, [r7, #3]
 8005eca:	3358      	adds	r3, #88	; 0x58
 8005ecc:	015b      	lsls	r3, r3, #5
 8005ece:	4413      	add	r3, r2
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005ed8:	78fb      	ldrb	r3, [r7, #3]
 8005eda:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005ede:	3358      	adds	r3, #88	; 0x58
 8005ee0:	015b      	lsls	r3, r3, #5
 8005ee2:	440b      	add	r3, r1
 8005ee4:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005eec:	78fb      	ldrb	r3, [r7, #3]
 8005eee:	3358      	adds	r3, #88	; 0x58
 8005ef0:	015b      	lsls	r3, r3, #5
 8005ef2:	4413      	add	r3, r2
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005efc:	78fb      	ldrb	r3, [r7, #3]
 8005efe:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8005f02:	3358      	adds	r3, #88	; 0x58
 8005f04:	015b      	lsls	r3, r3, #5
 8005f06:	440b      	add	r3, r1
 8005f08:	601a      	str	r2, [r3, #0]
}
 8005f0a:	bf00      	nop
 8005f0c:	371c      	adds	r7, #28
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bc80      	pop	{r7}
 8005f12:	4770      	bx	lr

08005f14 <usb_lld_start_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	460b      	mov	r3, r1
 8005f1e:	70fb      	strb	r3, [r7, #3]
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8005f20:	78fb      	ldrb	r3, [r7, #3]
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	3302      	adds	r3, #2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	4413      	add	r3, r2
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10b      	bne.n	8005f58 <usb_lld_start_in+0x44>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005f46:	78fb      	ldrb	r3, [r7, #3]
 8005f48:	015b      	lsls	r3, r3, #5
 8005f4a:	4413      	add	r3, r2
 8005f4c:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8005f50:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005f54:	601a      	str	r2, [r3, #0]
 8005f56:	e02e      	b.n	8005fb6 <usb_lld_start_in+0xa2>
  }
  else {
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 8005f58:	78fb      	ldrb	r3, [r7, #3]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d106      	bne.n	8005f6c <usb_lld_start_in+0x58>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	2b40      	cmp	r3, #64	; 0x40
 8005f64:	d902      	bls.n	8005f6c <usb_lld_start_in+0x58>
      isp->txsize = EP0_MAX_INSIZE;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2240      	movs	r2, #64	; 0x40
 8005f6a:	601a      	str	r2, [r3, #0]

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	78fb      	ldrb	r3, [r7, #3]
 8005f72:	6879      	ldr	r1, [r7, #4]
 8005f74:	3302      	adds	r3, #2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	440b      	add	r3, r1
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	8a1b      	ldrh	r3, [r3, #16]
 8005f7e:	4413      	add	r3, r2
 8005f80:	1e5a      	subs	r2, r3, #1
                    usbp->epc[ep]->in_maxsize;
 8005f82:	78fb      	ldrb	r3, [r7, #3]
 8005f84:	6879      	ldr	r1, [r7, #4]
 8005f86:	3302      	adds	r3, #2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	440b      	add	r3, r1
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	8a1b      	ldrh	r3, [r3, #16]
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8005f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f94:	60bb      	str	r3, [r7, #8]
    /* CHTODO: Support more than one packet per frame for isochronous transfers.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	04da      	lsls	r2, r3, #19
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8005f9e:	431a      	orrs	r2, r3
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005fa6:	78fb      	ldrb	r3, [r7, #3]
 8005fa8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005fac:	015b      	lsls	r3, r3, #5
 8005fae:	440b      	add	r3, r1
 8005fb0:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8005fb4:	601a      	str	r2, [r3, #0]
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8005fb6:	78fb      	ldrb	r3, [r7, #3]
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	3302      	adds	r3, #2
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	4413      	add	r3, r2
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0303 	and.w	r3, r3, #3
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d12d      	bne.n	8006028 <usb_lld_start_in+0x114>
    /* Odd/even bit toggling.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fd2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d012      	beq.n	8006004 <usb_lld_start_in+0xf0>
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005fe4:	78fb      	ldrb	r3, [r7, #3]
 8005fe6:	3348      	adds	r3, #72	; 0x48
 8005fe8:	015b      	lsls	r3, r3, #5
 8005fea:	4413      	add	r3, r2
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005ff4:	78fb      	ldrb	r3, [r7, #3]
 8005ff6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005ffa:	3348      	adds	r3, #72	; 0x48
 8005ffc:	015b      	lsls	r3, r3, #5
 8005ffe:	440b      	add	r3, r1
 8006000:	601a      	str	r2, [r3, #0]
 8006002:	e011      	b.n	8006028 <usb_lld_start_in+0x114>
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800600a:	78fb      	ldrb	r3, [r7, #3]
 800600c:	3348      	adds	r3, #72	; 0x48
 800600e:	015b      	lsls	r3, r3, #5
 8006010:	4413      	add	r3, r2
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800601a:	78fb      	ldrb	r3, [r7, #3]
 800601c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006020:	3348      	adds	r3, #72	; 0x48
 8006022:	015b      	lsls	r3, r3, #5
 8006024:	440b      	add	r3, r1
 8006026:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800602e:	78fb      	ldrb	r3, [r7, #3]
 8006030:	3348      	adds	r3, #72	; 0x48
 8006032:	015b      	lsls	r3, r3, #5
 8006034:	4413      	add	r3, r2
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800603e:	78fb      	ldrb	r3, [r7, #3]
 8006040:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8006044:	3348      	adds	r3, #72	; 0x48
 8006046:	015b      	lsls	r3, r3, #5
 8006048:	440b      	add	r3, r1
 800604a:	601a      	str	r2, [r3, #0]
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006052:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 8006056:	78fb      	ldrb	r3, [r7, #3]
 8006058:	2201      	movs	r2, #1
 800605a:	409a      	lsls	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006062:	430a      	orrs	r2, r1
 8006064:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
}
 8006068:	bf00      	nop
 800606a:	3714      	adds	r7, #20
 800606c:	46bd      	mov	sp, r7
 800606e:	bc80      	pop	{r7}
 8006070:	4770      	bx	lr

08006072 <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 8006072:	b480      	push	{r7}
 8006074:	b083      	sub	sp, #12
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	460b      	mov	r3, r1
 800607c:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006084:	78fb      	ldrb	r3, [r7, #3]
 8006086:	3358      	adds	r3, #88	; 0x58
 8006088:	015b      	lsls	r3, r3, #5
 800608a:	4413      	add	r3, r2
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800609a:	3358      	adds	r3, #88	; 0x58
 800609c:	015b      	lsls	r3, r3, #5
 800609e:	440b      	add	r3, r1
 80060a0:	601a      	str	r2, [r3, #0]
}
 80060a2:	bf00      	nop
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bc80      	pop	{r7}
 80060aa:	4770      	bx	lr

080060ac <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	460b      	mov	r3, r1
 80060b6:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80060be:	78fb      	ldrb	r3, [r7, #3]
 80060c0:	3348      	adds	r3, #72	; 0x48
 80060c2:	015b      	lsls	r3, r3, #5
 80060c4:	4413      	add	r3, r2
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80060ce:	78fb      	ldrb	r3, [r7, #3]
 80060d0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80060d4:	3348      	adds	r3, #72	; 0x48
 80060d6:	015b      	lsls	r3, r3, #5
 80060d8:	440b      	add	r3, r1
 80060da:	601a      	str	r2, [r3, #0]
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bc80      	pop	{r7}
 80060e4:	4770      	bx	lr

080060e6 <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 80060e6:	b480      	push	{r7}
 80060e8:	b083      	sub	sp, #12
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	6078      	str	r0, [r7, #4]
 80060ee:	460b      	mov	r3, r1
 80060f0:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80060f8:	78fb      	ldrb	r3, [r7, #3]
 80060fa:	3358      	adds	r3, #88	; 0x58
 80060fc:	015b      	lsls	r3, r3, #5
 80060fe:	4413      	add	r3, r2
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006108:	78fb      	ldrb	r3, [r7, #3]
 800610a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800610e:	3358      	adds	r3, #88	; 0x58
 8006110:	015b      	lsls	r3, r3, #5
 8006112:	440b      	add	r3, r1
 8006114:	601a      	str	r2, [r3, #0]
}
 8006116:	bf00      	nop
 8006118:	370c      	adds	r7, #12
 800611a:	46bd      	mov	sp, r7
 800611c:	bc80      	pop	{r7}
 800611e:	4770      	bx	lr

08006120 <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	460b      	mov	r3, r1
 800612a:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006132:	78fb      	ldrb	r3, [r7, #3]
 8006134:	3348      	adds	r3, #72	; 0x48
 8006136:	015b      	lsls	r3, r3, #5
 8006138:	4413      	add	r3, r2
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006142:	78fb      	ldrb	r3, [r7, #3]
 8006144:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8006148:	3348      	adds	r3, #72	; 0x48
 800614a:	015b      	lsls	r3, r3, #5
 800614c:	440b      	add	r3, r1
 800614e:	601a      	str	r2, [r3, #0]
}
 8006150:	bf00      	nop
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	bc80      	pop	{r7}
 8006158:	4770      	bx	lr

0800615a <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800615a:	b480      	push	{r7}
 800615c:	b083      	sub	sp, #12
 800615e:	af00      	add	r7, sp, #0
 8006160:	2330      	movs	r3, #48	; 0x30
 8006162:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f383 8811 	msr	BASEPRI, r3
}
 800616a:	bf00      	nop
}
 800616c:	bf00      	nop
}
 800616e:	bf00      	nop
}
 8006170:	bf00      	nop
 8006172:	370c      	adds	r7, #12
 8006174:	46bd      	mov	sp, r7
 8006176:	bc80      	pop	{r7}
 8006178:	4770      	bx	lr

0800617a <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800617a:	b480      	push	{r7}
 800617c:	b083      	sub	sp, #12
 800617e:	af00      	add	r7, sp, #0
 8006180:	2300      	movs	r3, #0
 8006182:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f383 8811 	msr	BASEPRI, r3
}
 800618a:	bf00      	nop
}
 800618c:	bf00      	nop
}
 800618e:	bf00      	nop
}
 8006190:	bf00      	nop
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	bc80      	pop	{r7}
 8006198:	4770      	bx	lr

0800619a <osalSysHalt>:
static inline void osalSysHalt(const char *reason) {
 800619a:	b580      	push	{r7, lr}
 800619c:	b082      	sub	sp, #8
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
  chSysHalt(reason);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f001 f948 	bl	8007438 <chSysHalt>
}
 80061a8:	bf00      	nop
 80061aa:	3708      	adds	r7, #8
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80061b0:	b580      	push	{r7, lr}
 80061b2:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80061b4:	f7ff ffd1 	bl	800615a <chSysLockFromISR>
}
 80061b8:	bf00      	nop
 80061ba:	bd80      	pop	{r7, pc}

080061bc <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80061bc:	b580      	push	{r7, lr}
 80061be:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80061c0:	f7ff ffdb 	bl	800617a <chSysUnlockFromISR>
}
 80061c4:	bf00      	nop
 80061c6:	bd80      	pop	{r7, pc}

080061c8 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 80061d2:	6839      	ldr	r1, [r7, #0]
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f002 fb35 	bl	8008844 <chThdResumeI>
}
 80061da:	bf00      	nop
 80061dc:	3708      	adds	r7, #8
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
	...

080061e4 <__rccResetAPB1L>:
__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  RCC->APB1LRSTR |= mask;
 80061ec:	4b0c      	ldr	r3, [pc, #48]	; (8006220 <__rccResetAPB1L+0x3c>)
 80061ee:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80061f2:	490b      	ldr	r1, [pc, #44]	; (8006220 <__rccResetAPB1L+0x3c>)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80061fc:	4b08      	ldr	r3, [pc, #32]	; (8006220 <__rccResetAPB1L+0x3c>)
 80061fe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	43db      	mvns	r3, r3
 8006206:	4906      	ldr	r1, [pc, #24]	; (8006220 <__rccResetAPB1L+0x3c>)
 8006208:	4013      	ands	r3, r2
 800620a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 800620e:	4b04      	ldr	r3, [pc, #16]	; (8006220 <__rccResetAPB1L+0x3c>)
 8006210:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	bc80      	pop	{r7}
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	58024400 	.word	0x58024400

08006224 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	460b      	mov	r3, r1
 800622e:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8006230:	4b12      	ldr	r3, [pc, #72]	; (800627c <rccEnableAPB1L+0x58>)
 8006232:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006236:	4911      	ldr	r1, [pc, #68]	; (800627c <rccEnableAPB1L+0x58>)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4313      	orrs	r3, r2
 800623c:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8006240:	78fb      	ldrb	r3, [r7, #3]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d008      	beq.n	8006258 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8006246:	4b0d      	ldr	r3, [pc, #52]	; (800627c <rccEnableAPB1L+0x58>)
 8006248:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 800624c:	490b      	ldr	r1, [pc, #44]	; (800627c <rccEnableAPB1L+0x58>)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4313      	orrs	r3, r2
 8006252:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8006256:	e008      	b.n	800626a <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8006258:	4b08      	ldr	r3, [pc, #32]	; (800627c <rccEnableAPB1L+0x58>)
 800625a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	43db      	mvns	r3, r3
 8006262:	4906      	ldr	r1, [pc, #24]	; (800627c <rccEnableAPB1L+0x58>)
 8006264:	4013      	ands	r3, r2
 8006266:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 800626a:	4b04      	ldr	r3, [pc, #16]	; (800627c <rccEnableAPB1L+0x58>)
 800626c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	bc80      	pop	{r7}
 8006278:	4770      	bx	lr
 800627a:	bf00      	nop
 800627c:	58024400 	.word	0x58024400

08006280 <rccResetAPB1L>:
__STATIC_INLINE void rccResetAPB1L(uint32_t mask) {
 8006280:	b580      	push	{r7, lr}
 8006282:	b082      	sub	sp, #8
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  __rccResetAPB1L(mask);
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f7ff ffab 	bl	80061e4 <__rccResetAPB1L>
}
 800628e:	bf00      	nop
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
	...

08006298 <spi_lld_configure>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	69db      	ldr	r3, [r3, #28]
 80062a4:	2200      	movs	r2, #0
 80062a6:	601a      	str	r2, [r3, #0]
  spip->spi->CR2  = 0U;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	69db      	ldr	r3, [r3, #28]
 80062ac:	2200      	movs	r2, #0
 80062ae:	605a      	str	r2, [r3, #4]
  spip->spi->IER  = SPI_IER_OVRIE;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	69db      	ldr	r3, [r3, #28]
 80062b4:	2240      	movs	r2, #64	; 0x40
 80062b6:	611a      	str	r2, [r3, #16]
  spip->spi->IFCR = 0xFFFFFFFFU;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	69db      	ldr	r3, [r3, #28]
 80062bc:	f04f 32ff 	mov.w	r2, #4294967295
 80062c0:	619a      	str	r2, [r3, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	695a      	ldr	r2, [r3, #20]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80062c8:	4b14      	ldr	r3, [pc, #80]	; (800631c <spi_lld_configure+0x84>)
 80062ca:	4013      	ands	r3, r2
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	69d2      	ldr	r2, [r2, #28]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80062d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80062d4:	6093      	str	r3, [r2, #8]
  if (spip->config->slave) {
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	785b      	ldrb	r3, [r3, #1]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d008      	beq.n	80062f2 <spi_lld_configure+0x5a>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	699a      	ldr	r2, [r3, #24]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	69db      	ldr	r3, [r3, #28]
 80062ea:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 80062ee:	60da      	str	r2, [r3, #12]
 80062f0:	e009      	b.n	8006306 <spi_lld_configure+0x6e>
  }
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	699a      	ldr	r2, [r3, #24]
 80062f8:	4b09      	ldr	r3, [pc, #36]	; (8006320 <spi_lld_configure+0x88>)
 80062fa:	4013      	ands	r3, r2
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	69d2      	ldr	r2, [r2, #28]
 8006300:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8006304:	60d3      	str	r3, [r2, #12]
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	69db      	ldr	r3, [r3, #28]
 800630a:	f240 1201 	movw	r2, #257	; 0x101
 800630e:	601a      	str	r2, [r3, #0]
}
 8006310:	bf00      	nop
 8006312:	370c      	adds	r7, #12
 8006314:	46bd      	mov	sp, r7
 8006316:	bc80      	pop	{r7}
 8006318:	4770      	bx	lr
 800631a:	bf00      	nop
 800631c:	ffff3e1f 	.word	0xffff3e1f
 8006320:	dfb9ffff 	.word	0xdfb9ffff

08006324 <spi_lld_resume>:

static void spi_lld_resume(SPIDriver *spip) {
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	785b      	ldrb	r3, [r3, #1]
 8006332:	f083 0301 	eor.w	r3, r3, #1
 8006336:	b2db      	uxtb	r3, r3
 8006338:	2b00      	cmp	r3, #0
 800633a:	d007      	beq.n	800634c <spi_lld_resume+0x28>
    spip->spi->CR1 |= SPI_CR1_CSTART;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	69db      	ldr	r3, [r3, #28]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	69db      	ldr	r3, [r3, #28]
 8006346:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800634a:	601a      	str	r2, [r3, #0]
  }
}
 800634c:	bf00      	nop
 800634e:	370c      	adds	r7, #12
 8006350:	46bd      	mov	sp, r7
 8006352:	bc80      	pop	{r7}
 8006354:	4770      	bx	lr

08006356 <spi_lld_suspend>:

static void spi_lld_suspend(SPIDriver *spip) {
 8006356:	b480      	push	{r7}
 8006358:	b083      	sub	sp, #12
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	785b      	ldrb	r3, [r3, #1]
 8006364:	f083 0301 	eor.w	r3, r3, #1
 8006368:	b2db      	uxtb	r3, r3
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00f      	beq.n	800638e <spi_lld_suspend+0x38>
    spip->spi->CR1 |= SPI_CR1_CSUSP;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	69db      	ldr	r3, [r3, #28]
 8006378:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800637c:	601a      	str	r2, [r3, #0]
    while ((spip->spi->CR1 & SPI_CR1_CSTART) != 0U) {
 800637e:	bf00      	nop
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	69db      	ldr	r3, [r3, #28]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1f8      	bne.n	8006380 <spi_lld_suspend+0x2a>
    }
  }
  spip->spi->IFCR = 0xFFFFFFFF;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	69db      	ldr	r3, [r3, #28]
 8006392:	f04f 32ff 	mov.w	r2, #4294967295
 8006396:	619a      	str	r2, [r3, #24]
}
 8006398:	bf00      	nop
 800639a:	370c      	adds	r7, #12
 800639c:	46bd      	mov	sp, r7
 800639e:	bc80      	pop	{r7}
 80063a0:	4770      	bx	lr
	...

080063a4 <spi_lld_stop_abort>:

/**
 * @brief   Stopping the SPI transaction quick and dirty.
 */
static void spi_lld_stop_abort(SPIDriver *spip) {
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f022 021f 	bic.w	r2, r2, #31
 80063be:	601a      	str	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 0301 	and.w	r3, r3, #1
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1f7      	bne.n	80063c0 <spi_lld_stop_abort+0x1c>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d4:	7b1b      	ldrb	r3, [r3, #12]
 80063d6:	4619      	mov	r1, r3
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	223d      	movs	r2, #61	; 0x3d
 80063e0:	408a      	lsls	r2, r1
 80063e2:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(spip->rx.dma);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6a1b      	ldr	r3, [r3, #32]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a1b      	ldr	r3, [r3, #32]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f022 021f 	bic.w	r2, r2, #31
 80063f6:	601a      	str	r2, [r3, #0]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a1b      	ldr	r3, [r3, #32]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0301 	and.w	r3, r3, #1
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1f7      	bne.n	80063f8 <spi_lld_stop_abort+0x54>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a1b      	ldr	r3, [r3, #32]
 800640c:	7b1b      	ldrb	r3, [r3, #12]
 800640e:	4619      	mov	r1, r3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a1b      	ldr	r3, [r3, #32]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	223d      	movs	r2, #61	; 0x3d
 8006418:	408a      	lsls	r2, r1
 800641a:	601a      	str	r2, [r3, #0]
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a07      	ldr	r2, [pc, #28]	; (800643c <spi_lld_stop_abort+0x98>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d103      	bne.n	800642c <spi_lld_stop_abort+0x88>
    rccResetSPI2();
 8006424:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006428:	f7ff ff2a 	bl	8006280 <rccResetAPB1L>
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f7ff ff33 	bl	8006298 <spi_lld_configure>
}
 8006432:	bf00      	nop
 8006434:	3708      	adds	r7, #8
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	24000874 	.word	0x24000874

08006440 <spi_lld_stop_nicely>:
/**
 * @brief   Stopping the SPI transaction in the nicest possible way.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]

  if (spip->config->slave) {
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	785b      	ldrb	r3, [r3, #1]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d004      	beq.n	800645c <spi_lld_stop_nicely+0x1c>

    spi_lld_stop_abort(spip);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f7ff ffa6 	bl	80063a4 <spi_lld_stop_abort>

    return HAL_RET_SUCCESS;
 8006458:	2300      	movs	r3, #0
 800645a:	e043      	b.n	80064e4 <spi_lld_stop_nicely+0xa4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f022 021f 	bic.w	r2, r2, #31
 800646e:	601a      	str	r2, [r3, #0]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f003 0301 	and.w	r3, r3, #1
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1f7      	bne.n	8006470 <spi_lld_stop_nicely+0x30>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006484:	7b1b      	ldrb	r3, [r3, #12]
 8006486:	4619      	mov	r1, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	223d      	movs	r2, #61	; 0x3d
 8006490:	408a      	lsls	r2, r1
 8006492:	601a      	str	r2, [r3, #0]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 8006494:	bf00      	nop
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	69db      	ldr	r3, [r3, #28]
 800649a:	695b      	ldr	r3, [r3, #20]
 800649c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d1f8      	bne.n	8006496 <spi_lld_stop_nicely+0x56>
      /* Waiting.*/
    }

    dmaStreamDisable(spip->rx.dma);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6a1b      	ldr	r3, [r3, #32]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6a1b      	ldr	r3, [r3, #32]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f022 021f 	bic.w	r2, r2, #31
 80064b6:	601a      	str	r2, [r3, #0]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a1b      	ldr	r3, [r3, #32]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0301 	and.w	r3, r3, #1
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1f7      	bne.n	80064b8 <spi_lld_stop_nicely+0x78>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a1b      	ldr	r3, [r3, #32]
 80064cc:	7b1b      	ldrb	r3, [r3, #12]
 80064ce:	4619      	mov	r1, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6a1b      	ldr	r3, [r3, #32]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	223d      	movs	r2, #61	; 0x3d
 80064d8:	408a      	lsls	r2, r1
 80064da:	601a      	str	r2, [r3, #0]
  }
#endif

  /* Stopping SPI.*/
  spi_lld_suspend(spip);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f7ff ff3a 	bl	8006356 <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return HAL_RET_SUCCESS;
 80064e2:	2300      	movs	r3, #0
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3708      	adds	r7, #8
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <spi_lld_serve_dma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	f003 030c 	and.w	r3, r3, #12
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d01a      	beq.n	8006536 <spi_lld_serve_dma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8006500:	4838      	ldr	r0, [pc, #224]	; (80065e4 <spi_lld_serve_dma_rx_interrupt+0xf8>)
 8006502:	f7ff fe4a 	bl	800619a <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f7ff ff4c 	bl	80063a4 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d004      	beq.n	8006520 <spi_lld_serve_dma_rx_interrupt+0x34>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	4798      	blx	r3
 8006520:	f7ff fe46 	bl	80061b0 <osalSysLockFromISR>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	3308      	adds	r3, #8
 8006528:	f06f 0112 	mvn.w	r1, #18
 800652c:	4618      	mov	r0, r3
 800652e:	f7ff fe4b 	bl	80061c8 <osalThreadResumeI>
 8006532:	f7ff fe43 	bl	80061bc <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d028      	beq.n	8006592 <spi_lld_serve_dma_rx_interrupt+0xa6>
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	f003 0310 	and.w	r3, r3, #16
 8006546:	2b00      	cmp	r3, #0
 8006548:	d009      	beq.n	800655e <spi_lld_serve_dma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d004      	beq.n	800655e <spi_lld_serve_dma_rx_interrupt+0x72>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	4798      	blx	r3
    }
    if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	f003 0320 	and.w	r3, r3, #32
 8006564:	2b00      	cmp	r3, #0
 8006566:	d039      	beq.n	80065dc <spi_lld_serve_dma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d034      	beq.n	80065dc <spi_lld_serve_dma_rx_interrupt+0xf0>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2204      	movs	r2, #4
 8006576:	701a      	strb	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	4798      	blx	r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	2b04      	cmp	r3, #4
 8006588:	d128      	bne.n	80065dc <spi_lld_serve_dma_rx_interrupt+0xf0>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2203      	movs	r2, #3
 800658e:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 8006590:	e024      	b.n	80065dc <spi_lld_serve_dma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f7ff ff54 	bl	8006440 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00f      	beq.n	80065c2 <spi_lld_serve_dma_rx_interrupt+0xd6>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2204      	movs	r2, #4
 80065a6:	701a      	strb	r2, [r3, #0]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	4798      	blx	r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	2b04      	cmp	r3, #4
 80065b8:	d106      	bne.n	80065c8 <spi_lld_serve_dma_rx_interrupt+0xdc>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2202      	movs	r2, #2
 80065be:	701a      	strb	r2, [r3, #0]
 80065c0:	e002      	b.n	80065c8 <spi_lld_serve_dma_rx_interrupt+0xdc>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2202      	movs	r2, #2
 80065c6:	701a      	strb	r2, [r3, #0]
 80065c8:	f7ff fdf2 	bl	80061b0 <osalSysLockFromISR>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	3308      	adds	r3, #8
 80065d0:	2100      	movs	r1, #0
 80065d2:	4618      	mov	r0, r3
 80065d4:	f7ff fdf8 	bl	80061c8 <osalThreadResumeI>
 80065d8:	f7ff fdf0 	bl	80061bc <osalSysUnlockFromISR>
}
 80065dc:	bf00      	nop
 80065de:	3708      	adds	r7, #8
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	08011c38 	.word	0x08011c38

080065e8 <spi_lld_serve_dma_tx_interrupt>:
 * @brief   Shared DMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b082      	sub	sp, #8
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	f003 030c 	and.w	r3, r3, #12
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d01a      	beq.n	8006632 <spi_lld_serve_dma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 80065fc:	480f      	ldr	r0, [pc, #60]	; (800663c <spi_lld_serve_dma_tx_interrupt+0x54>)
 80065fe:	f7ff fdcc 	bl	800619a <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f7ff fece 	bl	80063a4 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d004      	beq.n	800661c <spi_lld_serve_dma_tx_interrupt+0x34>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	4798      	blx	r3
 800661c:	f7ff fdc8 	bl	80061b0 <osalSysLockFromISR>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	3308      	adds	r3, #8
 8006624:	f06f 0112 	mvn.w	r1, #18
 8006628:	4618      	mov	r0, r3
 800662a:	f7ff fdcd 	bl	80061c8 <osalThreadResumeI>
 800662e:	f7ff fdc5 	bl	80061bc <osalSysUnlockFromISR>
  }
}
 8006632:	bf00      	nop
 8006634:	3708      	adds	r7, #8
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	08011c38 	.word	0x08011c38

08006640 <spi_lld_serve_interrupt>:
/**
 * @brief   Shared SPI service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static void spi_lld_serve_interrupt(SPIDriver *spip) {
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  uint32_t sr;

  sr = spip->spi->SR & spip->spi->IER;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	69db      	ldr	r3, [r3, #28]
 800664c:	695a      	ldr	r2, [r3, #20]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	69db      	ldr	r3, [r3, #28]
 8006652:	691b      	ldr	r3, [r3, #16]
 8006654:	4013      	ands	r3, r2
 8006656:	60fb      	str	r3, [r7, #12]
  spip->spi->IFCR = sr;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	69db      	ldr	r3, [r3, #28]
 800665c:	68fa      	ldr	r2, [r7, #12]
 800665e:	619a      	str	r2, [r3, #24]

  if ((sr & SPI_SR_OVR) != 0U) {
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006666:	2b00      	cmp	r3, #0
 8006668:	d017      	beq.n	800669a <spi_lld_serve_interrupt+0x5a>

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f7ff fe9a 	bl	80063a4 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d004      	beq.n	8006684 <spi_lld_serve_interrupt+0x44>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	4798      	blx	r3
 8006684:	f7ff fd94 	bl	80061b0 <osalSysLockFromISR>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	3308      	adds	r3, #8
 800668c:	f06f 0112 	mvn.w	r1, #18
 8006690:	4618      	mov	r0, r3
 8006692:	f7ff fd99 	bl	80061c8 <osalThreadResumeI>
 8006696:	f7ff fd91 	bl	80061bc <osalSysUnlockFromISR>
  }
}
 800669a:	bf00      	nop
 800669c:	3710      	adds	r7, #16
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
	...

080066a4 <spi_lld_get_dma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_dma(SPIDriver *spip, uint32_t rxstream,
                             uint32_t txstream, uint32_t priority) {
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	607a      	str	r2, [r7, #4]
 80066b0:	603b      	str	r3, [r7, #0]

  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	4a14      	ldr	r2, [pc, #80]	; (8006708 <spi_lld_get_dma+0x64>)
 80066b6:	6839      	ldr	r1, [r7, #0]
 80066b8:	68b8      	ldr	r0, [r7, #8]
 80066ba:	f7fd fe5d 	bl	8004378 <dmaStreamAllocI>
 80066be:	4602      	mov	r2, r0
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	621a      	str	r2, [r3, #32]
                                 (stm32_dmaisr_t)spi_lld_serve_dma_rx_interrupt,
                                 (void *)spip);
  if (spip->rx.dma == NULL) {
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6a1b      	ldr	r3, [r3, #32]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d102      	bne.n	80066d2 <spi_lld_get_dma+0x2e>
    return HAL_RET_NO_RESOURCE;
 80066cc:	f06f 0310 	mvn.w	r3, #16
 80066d0:	e015      	b.n	80066fe <spi_lld_get_dma+0x5a>
  }

  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	4a0d      	ldr	r2, [pc, #52]	; (800670c <spi_lld_get_dma+0x68>)
 80066d6:	6839      	ldr	r1, [r7, #0]
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f7fd fe4d 	bl	8004378 <dmaStreamAllocI>
 80066de:	4602      	mov	r2, r0
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	625a      	str	r2, [r3, #36]	; 0x24
                                 (stm32_dmaisr_t)spi_lld_serve_dma_tx_interrupt,
                                 (void *)spip);
  if (spip->tx.dma == NULL) {
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d107      	bne.n	80066fc <spi_lld_get_dma+0x58>
    dmaStreamFreeI(spip->rx.dma);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	6a1b      	ldr	r3, [r3, #32]
 80066f0:	4618      	mov	r0, r3
 80066f2:	f7fd fedb 	bl	80044ac <dmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 80066f6:	f06f 0310 	mvn.w	r3, #16
 80066fa:	e000      	b.n	80066fe <spi_lld_get_dma+0x5a>
  }

  return HAL_RET_SUCCESS;
 80066fc:	2300      	movs	r3, #0
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3710      	adds	r7, #16
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	080064ed 	.word	0x080064ed
 800670c:	080065e9 	.word	0x080065e9

08006710 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8006710:	b580      	push	{r7, lr}
 8006712:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006714:	4806      	ldr	r0, [pc, #24]	; (8006730 <VectorD0+0x20>)
 8006716:	f000 ffcb 	bl	80076b0 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID2);
 800671a:	4806      	ldr	r0, [pc, #24]	; (8006734 <VectorD0+0x24>)
 800671c:	f7ff ff90 	bl	8006640 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006720:	4803      	ldr	r0, [pc, #12]	; (8006730 <VectorD0+0x20>)
 8006722:	f000 ffff 	bl	8007724 <__trace_isr_leave>
 8006726:	f002 fe03 	bl	8009330 <__port_irq_epilogue>
}
 800672a:	bf00      	nop
 800672c:	bd80      	pop	{r7, pc}
 800672e:	bf00      	nop
 8006730:	08012024 	.word	0x08012024
 8006734:	24000874 	.word	0x24000874

08006738 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8006738:	b580      	push	{r7, lr}
 800673a:	af00      	add	r7, sp, #0
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 800673c:	480b      	ldr	r0, [pc, #44]	; (800676c <spi_lld_init+0x34>)
 800673e:	f7fb fbb0 	bl	8001ea2 <spiObjectInit>
  SPID2.spi       = SPI2;
 8006742:	4b0a      	ldr	r3, [pc, #40]	; (800676c <spi_lld_init+0x34>)
 8006744:	4a0a      	ldr	r2, [pc, #40]	; (8006770 <spi_lld_init+0x38>)
 8006746:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID2.is_bdma   = false;
#endif
  SPID2.rx.dma    = NULL;
 8006748:	4b08      	ldr	r3, [pc, #32]	; (800676c <spi_lld_init+0x34>)
 800674a:	2200      	movs	r2, #0
 800674c:	621a      	str	r2, [r3, #32]
  SPID2.tx.dma    = NULL;
 800674e:	4b07      	ldr	r3, [pc, #28]	; (800676c <spi_lld_init+0x34>)
 8006750:	2200      	movs	r2, #0
 8006752:	625a      	str	r2, [r3, #36]	; 0x24
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8006754:	4b05      	ldr	r3, [pc, #20]	; (800676c <spi_lld_init+0x34>)
 8006756:	4a07      	ldr	r2, [pc, #28]	; (8006774 <spi_lld_init+0x3c>)
 8006758:	629a      	str	r2, [r3, #40]	; 0x28
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 800675a:	4b04      	ldr	r3, [pc, #16]	; (800676c <spi_lld_init+0x34>)
 800675c:	4a06      	ldr	r2, [pc, #24]	; (8006778 <spi_lld_init+0x40>)
 800675e:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI2_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8006760:	210a      	movs	r1, #10
 8006762:	2024      	movs	r0, #36	; 0x24
 8006764:	f7fc f9da 	bl	8002b1c <nvicEnableVector>
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
#endif
#endif
}
 8006768:	bf00      	nop
 800676a:	bd80      	pop	{r7, pc}
 800676c:	24000874 	.word	0x24000874
 8006770:	40003800 	.word	0x40003800
 8006774:	00010016 	.word	0x00010016
 8006778:	00010046 	.word	0x00010046

0800677c <spi_lld_start>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_start(SPIDriver *spip) {
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  uint32_t dsize;
  msg_t msg;

  /* Resetting TX pattern source.*/
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f04f 32ff 	mov.w	r2, #4294967295
 800678a:	635a      	str	r2, [r3, #52]	; 0x34

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	2b01      	cmp	r3, #1
 8006792:	d138      	bne.n	8006806 <spi_lld_start+0x8a>
      rccResetSPI1();
    }
#endif

#if STM32_SPI_USE_SPI2
    else if (&SPID2 == spip) {
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a4c      	ldr	r2, [pc, #304]	; (80068c8 <spi_lld_start+0x14c>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d131      	bne.n	8006800 <spi_lld_start+0x84>
      msg = spi_lld_get_dma(spip,
 800679c:	230a      	movs	r3, #10
 800679e:	220a      	movs	r2, #10
 80067a0:	2109      	movs	r1, #9
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7ff ff7e 	bl	80066a4 <spi_lld_get_dma>
 80067a8:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI2_RX_DMA_STREAM,
                            STM32_SPI_SPI2_TX_DMA_STREAM,
                            STM32_SPI_SPI2_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d001      	beq.n	80067b4 <spi_lld_start+0x38>
        return msg;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	e085      	b.n	80068c0 <spi_lld_start+0x144>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI2_RX);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a1b      	ldr	r3, [r3, #32]
 80067b8:	2127      	movs	r1, #39	; 0x27
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7fd fea2 	bl	8004504 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI2_TX);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c4:	2128      	movs	r1, #40	; 0x28
 80067c6:	4618      	mov	r0, r3
 80067c8:	f7fd fe9c 	bl	8004504 <dmaSetRequestSource>

      rccEnableSPI2(true);
 80067cc:	2101      	movs	r1, #1
 80067ce:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80067d2:	f7ff fd27 	bl	8006224 <rccEnableAPB1L>
      rccResetSPI2();
 80067d6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80067da:	f7ff fd51 	bl	8006280 <rccResetAPB1L>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
    {
      dmaStreamSetPeripheral(spip->rx.dma, &spip->spi->RXDR);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	69db      	ldr	r3, [r3, #28]
 80067e2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	609a      	str	r2, [r3, #8]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	69db      	ldr	r3, [r3, #28]
 80067f2:	f103 0220 	add.w	r2, r3, #32
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	609a      	str	r2, [r3, #8]
 80067fe:	e002      	b.n	8006806 <spi_lld_start+0x8a>
      return HAL_RET_IS_INVALID;
 8006800:	f06f 0314 	mvn.w	r3, #20
 8006804:	e05c      	b.n	80068c0 <spi_lld_start+0x144>
    }
#endif
 }

  /* Configuration-specific DMA setup.*/
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	695b      	ldr	r3, [r3, #20]
 800680c:	f003 031f 	and.w	r3, r3, #31
 8006810:	3301      	adds	r3, #1
 8006812:	60bb      	str	r3, [r7, #8]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    if (dsize <= 8U) {
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b08      	cmp	r3, #8
 8006818:	d80c      	bhi.n	8006834 <spi_lld_start+0xb8>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 800681e:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 800682a:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	62da      	str	r2, [r3, #44]	; 0x2c
 8006832:	e023      	b.n	800687c <spi_lld_start+0x100>
    }
    else if (dsize <= 16U) {
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	2b10      	cmp	r3, #16
 8006838:	d810      	bhi.n	800685c <spi_lld_start+0xe0>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800683e:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8006842:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800684e:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8006852:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	62da      	str	r2, [r3, #44]	; 0x2c
 800685a:	e00f      	b.n	800687c <spi_lld_start+0x100>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006860:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8006864:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006870:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8006874:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    if (spip->config->circular) {
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d00c      	beq.n	80068a0 <spi_lld_start+0x124>
      spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800688a:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006896:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	62da      	str	r2, [r3, #44]	; 0x2c
 800689e:	e00b      	b.n	80068b8 <spi_lld_start+0x13c>
    }
    else {
      spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068a4:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	629a      	str	r2, [r3, #40]	; 0x28
      spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068b0:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	62da      	str	r2, [r3, #44]	; 0x2c
    }
  }
#endif

  /* SPI setup and enable.*/
  spi_lld_configure(spip);
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f7ff fced 	bl	8006298 <spi_lld_configure>

  return HAL_RET_SUCCESS;
 80068be:	2300      	movs	r3, #0
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3710      	adds	r7, #16
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	24000874 	.word	0x24000874

080068cc <spi_lld_polled_exchange>:
 * @param[in] frame     the data frame to send over the SPI bus
 * @return              The received data frame from the SPI bus.
 *
 * @notapi
 */
uint32_t spi_lld_polled_exchange(SPIDriver *spip, uint32_t frame) {
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b088      	sub	sp, #32
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
  uint32_t dsize = (spip->spi->CFG1 & SPI_CFG1_DSIZE_Msk) + 1U;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	69db      	ldr	r3, [r3, #28]
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	f003 031f 	and.w	r3, r3, #31
 80068e0:	3301      	adds	r3, #1
 80068e2:	61bb      	str	r3, [r7, #24]
  uint32_t rxframe;

  spi_lld_resume(spip);
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f7ff fd1d 	bl	8006324 <spi_lld_resume>

  /* wait for room in TX FIFO.*/
  while ((spip->spi->SR & SPI_SR_TXP) == 0U)
 80068ea:	bf00      	nop
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	69db      	ldr	r3, [r3, #28]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	f003 0302 	and.w	r3, r3, #2
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d0f8      	beq.n	80068ec <spi_lld_polled_exchange+0x20>
    ;

  /* Data register must be accessed with the appropriate data size.
     Byte size access (uint8_t *) for transactions that are <= 8-bit etc.*/
  if (dsize <= 8U) {
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	2b08      	cmp	r3, #8
 80068fe:	d818      	bhi.n	8006932 <spi_lld_polled_exchange+0x66>
    /* Frame width is between 4 and 8 bits.*/
    volatile uint8_t *txdrp8 = (volatile uint8_t *)&spip->spi->TXDR;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	69db      	ldr	r3, [r3, #28]
 8006904:	3320      	adds	r3, #32
 8006906:	60fb      	str	r3, [r7, #12]
    volatile uint8_t *rxdrp8 = (volatile uint8_t *)&spip->spi->RXDR;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	69db      	ldr	r3, [r3, #28]
 800690c:	3330      	adds	r3, #48	; 0x30
 800690e:	60bb      	str	r3, [r7, #8]
    *txdrp8 = (uint8_t)frame;
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	b2da      	uxtb	r2, r3
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	701a      	strb	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8006918:	bf00      	nop
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	69db      	ldr	r3, [r3, #28]
 800691e:	695b      	ldr	r3, [r3, #20]
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	2b00      	cmp	r3, #0
 8006926:	d0f8      	beq.n	800691a <spi_lld_polled_exchange+0x4e>
      ;
    rxframe = (uint32_t)*rxdrp8;
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	b2db      	uxtb	r3, r3
 800692e:	61fb      	str	r3, [r7, #28]
 8006930:	e02b      	b.n	800698a <spi_lld_polled_exchange+0xbe>
  }
  else if (dsize <= 16U) {
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	2b10      	cmp	r3, #16
 8006936:	d818      	bhi.n	800696a <spi_lld_polled_exchange+0x9e>
    /* Frame width is between 9 and 16 bits.*/
    volatile uint16_t *txdrp16 = (volatile uint16_t *)&spip->spi->TXDR;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	69db      	ldr	r3, [r3, #28]
 800693c:	3320      	adds	r3, #32
 800693e:	617b      	str	r3, [r7, #20]
    volatile uint16_t *rxdrp16 = (volatile uint16_t *)&spip->spi->RXDR;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	69db      	ldr	r3, [r3, #28]
 8006944:	3330      	adds	r3, #48	; 0x30
 8006946:	613b      	str	r3, [r7, #16]
    *txdrp16 = (uint16_t)frame;
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	b29a      	uxth	r2, r3
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	801a      	strh	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8006950:	bf00      	nop
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	69db      	ldr	r3, [r3, #28]
 8006956:	695b      	ldr	r3, [r3, #20]
 8006958:	f003 0301 	and.w	r3, r3, #1
 800695c:	2b00      	cmp	r3, #0
 800695e:	d0f8      	beq.n	8006952 <spi_lld_polled_exchange+0x86>
      ;
    rxframe = (uint32_t)*rxdrp16;
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	881b      	ldrh	r3, [r3, #0]
 8006964:	b29b      	uxth	r3, r3
 8006966:	61fb      	str	r3, [r7, #28]
 8006968:	e00f      	b.n	800698a <spi_lld_polled_exchange+0xbe>
  }
  else {
    /* Frame width is between 16 and 32 bits.*/
    spip->spi->TXDR = frame;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	69db      	ldr	r3, [r3, #28]
 800696e:	683a      	ldr	r2, [r7, #0]
 8006970:	621a      	str	r2, [r3, #32]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8006972:	bf00      	nop
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	69db      	ldr	r3, [r3, #28]
 8006978:	695b      	ldr	r3, [r3, #20]
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	d0f8      	beq.n	8006974 <spi_lld_polled_exchange+0xa8>
      ;
    rxframe = spip->spi->RXDR;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	69db      	ldr	r3, [r3, #28]
 8006986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006988:	61fb      	str	r3, [r7, #28]
  }

  spi_lld_suspend(spip);
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f7ff fce3 	bl	8006356 <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return rxframe;
 8006990:	69fb      	ldr	r3, [r7, #28]
}
 8006992:	4618      	mov	r0, r3
 8006994:	3720      	adds	r7, #32
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}

0800699a <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800699a:	b480      	push	{r7}
 800699c:	b083      	sub	sp, #12
 800699e:	af00      	add	r7, sp, #0
 80069a0:	2330      	movs	r3, #48	; 0x30
 80069a2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f383 8811 	msr	BASEPRI, r3
}
 80069aa:	bf00      	nop
}
 80069ac:	bf00      	nop
}
 80069ae:	bf00      	nop
}
 80069b0:	bf00      	nop
 80069b2:	370c      	adds	r7, #12
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bc80      	pop	{r7}
 80069b8:	4770      	bx	lr

080069ba <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80069ba:	b480      	push	{r7}
 80069bc:	b083      	sub	sp, #12
 80069be:	af00      	add	r7, sp, #0
 80069c0:	2300      	movs	r3, #0
 80069c2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f383 8811 	msr	BASEPRI, r3
}
 80069ca:	bf00      	nop
}
 80069cc:	bf00      	nop
}
 80069ce:	bf00      	nop
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bc80      	pop	{r7}
 80069d8:	4770      	bx	lr

080069da <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80069da:	b580      	push	{r7, lr}
 80069dc:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80069de:	f7ff ffdc 	bl	800699a <chSysLockFromISR>
}
 80069e2:	bf00      	nop
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80069e6:	b580      	push	{r7, lr}
 80069e8:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80069ea:	f7ff ffe6 	bl	80069ba <chSysUnlockFromISR>
}
 80069ee:	bf00      	nop
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <osalOsTimerHandlerI>:
static inline void osalOsTimerHandlerI(void) {
 80069f2:	b580      	push	{r7, lr}
 80069f4:	af00      	add	r7, sp, #0
  chSysTimerHandlerI();
 80069f6:	f000 fd35 	bl	8007464 <chSysTimerHandlerI>
}
 80069fa:	bf00      	nop
 80069fc:	bd80      	pop	{r7, pc}
	...

08006a00 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8006a0c:	4b12      	ldr	r3, [pc, #72]	; (8006a58 <rccEnableAPB1L+0x58>)
 8006a0e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006a12:	4911      	ldr	r1, [pc, #68]	; (8006a58 <rccEnableAPB1L+0x58>)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8006a1c:	78fb      	ldrb	r3, [r7, #3]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d008      	beq.n	8006a34 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8006a22:	4b0d      	ldr	r3, [pc, #52]	; (8006a58 <rccEnableAPB1L+0x58>)
 8006a24:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006a28:	490b      	ldr	r1, [pc, #44]	; (8006a58 <rccEnableAPB1L+0x58>)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8006a32:	e008      	b.n	8006a46 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8006a34:	4b08      	ldr	r3, [pc, #32]	; (8006a58 <rccEnableAPB1L+0x58>)
 8006a36:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	43db      	mvns	r3, r3
 8006a3e:	4906      	ldr	r1, [pc, #24]	; (8006a58 <rccEnableAPB1L+0x58>)
 8006a40:	4013      	ands	r3, r2
 8006a42:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8006a46:	4b04      	ldr	r3, [pc, #16]	; (8006a58 <rccEnableAPB1L+0x58>)
 8006a48:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bc80      	pop	{r7}
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop
 8006a58:	58024400 	.word	0x58024400

08006a5c <st_lld_init>:
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	af00      	add	r7, sp, #0
                "clock rounding error");
  osalDbgAssert(((ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1U) < 0x10000,
                "clock prescaler overflow");

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8006a60:	2101      	movs	r1, #1
 8006a62:	2001      	movs	r0, #1
 8006a64:	f7ff ffcc 	bl	8006a00 <rccEnableAPB1L>

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8006a68:	4b14      	ldr	r3, [pc, #80]	; (8006abc <st_lld_init+0x60>)
 8006a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a6c:	4a13      	ldr	r2, [pc, #76]	; (8006abc <st_lld_init+0x60>)
 8006a6e:	f043 0301 	orr.w	r3, r3, #1
 8006a72:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8006a74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006a78:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8006a7c:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8006a7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006a82:	f04f 32ff 	mov.w	r2, #4294967295
 8006a86:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8006a88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8006a90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006a94:	2200      	movs	r2, #0
 8006a96:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 8006a98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8006aa0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8006aa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006aac:	2201      	movs	r2, #1
 8006aae:	615a      	str	r2, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8006ab0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8006ab8:	bf00      	nop
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	5c001000 	.word	0x5c001000

08006ac0 <st_lld_serve_interrupt>:

/**
 * @brief   IRQ handling code.
 */
void st_lld_serve_interrupt(void) {
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b082      	sub	sp, #8
 8006ac4:	af00      	add	r7, sp, #0
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;
 8006ac6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006aca:	607b      	str	r3, [r7, #4]

  sr  = timp->SR;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	603b      	str	r3, [r7, #0]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	683a      	ldr	r2, [r7, #0]
 8006ada:	4013      	ands	r3, r2
 8006adc:	603b      	str	r3, [r7, #0]
  timp->SR = ~sr;
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	43da      	mvns	r2, r3
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	611a      	str	r2, [r3, #16]

  if ((sr & TIM_SR_CC1IF) != 0U)
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	f003 0302 	and.w	r3, r3, #2
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d005      	beq.n	8006afc <st_lld_serve_interrupt+0x3c>
#endif
  {
    osalSysLockFromISR();
 8006af0:	f7ff ff73 	bl	80069da <osalSysLockFromISR>
    osalOsTimerHandlerI();
 8006af4:	f7ff ff7d 	bl	80069f2 <osalOsTimerHandlerI>
    osalSysUnlockFromISR();
 8006af8:	f7ff ff75 	bl	80069e6 <osalSysUnlockFromISR>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 8006afc:	bf00      	nop
 8006afe:	3708      	adds	r7, #8
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <__rccResetAPB1L>:
__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  RCC->APB1LRSTR |= mask;
 8006b0c:	4b0c      	ldr	r3, [pc, #48]	; (8006b40 <__rccResetAPB1L+0x3c>)
 8006b0e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006b12:	490b      	ldr	r1, [pc, #44]	; (8006b40 <__rccResetAPB1L+0x3c>)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8006b1c:	4b08      	ldr	r3, [pc, #32]	; (8006b40 <__rccResetAPB1L+0x3c>)
 8006b1e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	43db      	mvns	r3, r3
 8006b26:	4906      	ldr	r1, [pc, #24]	; (8006b40 <__rccResetAPB1L+0x3c>)
 8006b28:	4013      	ands	r3, r2
 8006b2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8006b2e:	4b04      	ldr	r3, [pc, #16]	; (8006b40 <__rccResetAPB1L+0x3c>)
 8006b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bc80      	pop	{r7}
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	58024400 	.word	0x58024400

08006b44 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8006b50:	4b12      	ldr	r3, [pc, #72]	; (8006b9c <rccEnableAPB1L+0x58>)
 8006b52:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006b56:	4911      	ldr	r1, [pc, #68]	; (8006b9c <rccEnableAPB1L+0x58>)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8006b60:	78fb      	ldrb	r3, [r7, #3]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d008      	beq.n	8006b78 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8006b66:	4b0d      	ldr	r3, [pc, #52]	; (8006b9c <rccEnableAPB1L+0x58>)
 8006b68:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006b6c:	490b      	ldr	r1, [pc, #44]	; (8006b9c <rccEnableAPB1L+0x58>)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8006b76:	e008      	b.n	8006b8a <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8006b78:	4b08      	ldr	r3, [pc, #32]	; (8006b9c <rccEnableAPB1L+0x58>)
 8006b7a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	43db      	mvns	r3, r3
 8006b82:	4906      	ldr	r1, [pc, #24]	; (8006b9c <rccEnableAPB1L+0x58>)
 8006b84:	4013      	ands	r3, r2
 8006b86:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8006b8a:	4b04      	ldr	r3, [pc, #16]	; (8006b9c <rccEnableAPB1L+0x58>)
 8006b8c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bc80      	pop	{r7}
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	58024400 	.word	0x58024400

08006ba0 <rccResetAPB1L>:
__STATIC_INLINE void rccResetAPB1L(uint32_t mask) {
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b082      	sub	sp, #8
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  __rccResetAPB1L(mask);
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f7ff ffab 	bl	8006b04 <__rccResetAPB1L>
}
 8006bae:	bf00      	nop
 8006bb0:	3708      	adds	r7, #8
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
	...

08006bb8 <gpt_lld_start>:
 *
 * @param[in] gptp      pointer to the @p GPTDriver object
 *
 * @notapi
 */
void gpt_lld_start(GPTDriver *gptp) {
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  uint16_t psc;

  if (gptp->state == GPT_STOP) {
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d10d      	bne.n	8006be4 <gpt_lld_start+0x2c>
#endif
    }
#endif

#if STM32_GPT_USE_TIM4
    if (&GPTD4 == gptp) {
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a1a      	ldr	r2, [pc, #104]	; (8006c34 <gpt_lld_start+0x7c>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d109      	bne.n	8006be4 <gpt_lld_start+0x2c>
      rccEnableTIM4(true);
 8006bd0:	2101      	movs	r1, #1
 8006bd2:	2004      	movs	r0, #4
 8006bd4:	f7ff ffb6 	bl	8006b44 <rccEnableAPB1L>
      rccResetTIM4();
 8006bd8:	2004      	movs	r0, #4
 8006bda:	f7ff ffe1 	bl	8006ba0 <rccResetAPB1L>
      nvicEnableVector(STM32_TIM4_NUMBER, STM32_GPT_TIM4_IRQ_PRIORITY);
#endif
#if defined(STM32_TIM4CLK)
      gptp->clock = STM32_TIM4CLK;
#else
      gptp->clock = STM32_TIMCLK1;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a15      	ldr	r2, [pc, #84]	; (8006c38 <gpt_lld_start+0x80>)
 8006be2:	609a      	str	r2, [r3, #8]
    }
#endif
  }

  /* Prescaler value calculation.*/
  psc = (uint16_t)((gptp->clock / gptp->config->frequency) - 1);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	689a      	ldr	r2, [r3, #8]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	3b01      	subs	r3, #1
 8006bf6:	81fb      	strh	r3, [r7, #14]
  osalDbgAssert(((uint32_t)(psc + 1) * gptp->config->frequency) == gptp->clock,
                "invalid frequency");

  /* Timer configuration.*/
  gptp->tim->CR1  = 0U;                         /* Initially stopped.       */
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	601a      	str	r2, [r3, #0]
  gptp->tim->CR2  = gptp->config->cr2;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685a      	ldr	r2, [r3, #4]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	68db      	ldr	r3, [r3, #12]
 8006c08:	6892      	ldr	r2, [r2, #8]
 8006c0a:	605a      	str	r2, [r3, #4]
  gptp->tim->PSC  = psc;                        /* Prescaler value.         */
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	89fa      	ldrh	r2, [r7, #14]
 8006c12:	629a      	str	r2, [r3, #40]	; 0x28
  gptp->tim->SR   = 0U;                         /* Clear pending IRQs.      */
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	68db      	ldr	r3, [r3, #12]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	611a      	str	r2, [r3, #16]
  gptp->tim->DIER = gptp->config->dier &        /* DMA-related DIER bits.   */
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	68da      	ldr	r2, [r3, #12]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006c2a:	60da      	str	r2, [r3, #12]
                    ~STM32_TIM_DIER_IRQ_MASK;
}
 8006c2c:	bf00      	nop
 8006c2e:	3710      	adds	r7, #16
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}
 8006c34:	240008ac 	.word	0x240008ac
 8006c38:	0bebc200 	.word	0x0bebc200

08006c3c <gpt_lld_start_timer>:
 * @param[in] gptp      pointer to the @p GPTDriver object
 * @param[in] interval  period in ticks
 *
 * @notapi
 */
void gpt_lld_start_timer(GPTDriver *gptp, gptcnt_t interval) {
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]

  osalDbgAssert(interval > (gptcnt_t)0, "invalid interval");

  gptp->tim->ARR = (uint32_t)(interval - 1U);   /* Time constant.           */
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	683a      	ldr	r2, [r7, #0]
 8006c4c:	3a01      	subs	r2, #1
 8006c4e:	62da      	str	r2, [r3, #44]	; 0x2c
  gptp->tim->EGR = STM32_TIM_EGR_UG;            /* Update event.            */
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	2201      	movs	r2, #1
 8006c56:	615a      	str	r2, [r3, #20]
  gptp->tim->CNT = 0U;                          /* Reset counter.           */
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* NOTE: After generating the UG event it takes several clock cycles before
     SR bit 0 goes to 1. This is why the clearing of CNT has been inserted
     before the clearing of SR, to give it some time.*/
  gptp->tim->SR  = 0U;                          /* Clear pending IRQs.      */
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	2200      	movs	r2, #0
 8006c66:	611a      	str	r2, [r3, #16]
  if (NULL != gptp->config->callback)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d007      	beq.n	8006c82 <gpt_lld_start_timer+0x46>
    gptp->tim->DIER |= STM32_TIM_DIER_UIE;      /* Update Event IRQ enabled.*/
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	68da      	ldr	r2, [r3, #12]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	68db      	ldr	r3, [r3, #12]
 8006c7c:	f042 0201 	orr.w	r2, r2, #1
 8006c80:	60da      	str	r2, [r3, #12]
  gptp->tim->CR1 = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	68db      	ldr	r3, [r3, #12]
 8006c86:	2285      	movs	r2, #133	; 0x85
 8006c88:	601a      	str	r2, [r3, #0]
}
 8006c8a:	bf00      	nop
 8006c8c:	370c      	adds	r7, #12
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bc80      	pop	{r7}
 8006c92:	4770      	bx	lr

08006c94 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	2330      	movs	r3, #48	; 0x30
 8006c9c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f383 8811 	msr	BASEPRI, r3
}
 8006ca4:	bf00      	nop
}
 8006ca6:	bf00      	nop
}
 8006ca8:	bf00      	nop
}
 8006caa:	bf00      	nop
 8006cac:	370c      	adds	r7, #12
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bc80      	pop	{r7}
 8006cb2:	4770      	bx	lr

08006cb4 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	2300      	movs	r3, #0
 8006cbc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f383 8811 	msr	BASEPRI, r3
}
 8006cc4:	bf00      	nop
}
 8006cc6:	bf00      	nop
}
 8006cc8:	bf00      	nop
}
 8006cca:	bf00      	nop
 8006ccc:	370c      	adds	r7, #12
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bc80      	pop	{r7}
 8006cd2:	4770      	bx	lr

08006cd4 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8006cd8:	f7ff ffdc 	bl	8006c94 <chSysLockFromISR>
}
 8006cdc:	bf00      	nop
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8006ce4:	f7ff ffe6 	bl	8006cb4 <chSysUnlockFromISR>
}
 8006ce8:	bf00      	nop
 8006cea:	bd80      	pop	{r7, pc}

08006cec <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b082      	sub	sp, #8
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8006cf6:	6839      	ldr	r1, [r7, #0]
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f001 ff94 	bl	8008c26 <chEvtBroadcastFlagsI>
}
 8006cfe:	bf00      	nop
 8006d00:	3708      	adds	r7, #8
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
	...

08006d08 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	460b      	mov	r3, r1
 8006d12:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8006d14:	4b12      	ldr	r3, [pc, #72]	; (8006d60 <rccEnableAPB1L+0x58>)
 8006d16:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006d1a:	4911      	ldr	r1, [pc, #68]	; (8006d60 <rccEnableAPB1L+0x58>)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8006d24:	78fb      	ldrb	r3, [r7, #3]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d008      	beq.n	8006d3c <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 8006d2a:	4b0d      	ldr	r3, [pc, #52]	; (8006d60 <rccEnableAPB1L+0x58>)
 8006d2c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006d30:	490b      	ldr	r1, [pc, #44]	; (8006d60 <rccEnableAPB1L+0x58>)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 8006d3a:	e008      	b.n	8006d4e <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8006d3c:	4b08      	ldr	r3, [pc, #32]	; (8006d60 <rccEnableAPB1L+0x58>)
 8006d3e:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	43db      	mvns	r3, r3
 8006d46:	4906      	ldr	r1, [pc, #24]	; (8006d60 <rccEnableAPB1L+0x58>)
 8006d48:	4013      	ands	r3, r2
 8006d4a:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8006d4e:	4b04      	ldr	r3, [pc, #16]	; (8006d60 <rccEnableAPB1L+0x58>)
 8006d50:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8006d54:	bf00      	nop
 8006d56:	370c      	adds	r7, #12
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bc80      	pop	{r7}
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	58024400 	.word	0x58024400

08006d64 <rccEnableAPB2>:
__STATIC_INLINE void rccEnableAPB2(uint32_t mask, bool lp) {
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB2ENR |= mask;
 8006d70:	4b12      	ldr	r3, [pc, #72]	; (8006dbc <rccEnableAPB2+0x58>)
 8006d72:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8006d76:	4911      	ldr	r1, [pc, #68]	; (8006dbc <rccEnableAPB2+0x58>)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
  if (lp) {
 8006d80:	78fb      	ldrb	r3, [r7, #3]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d008      	beq.n	8006d98 <rccEnableAPB2+0x34>
    RCC_C1->APB2LPENR |= mask;
 8006d86:	4b0d      	ldr	r3, [pc, #52]	; (8006dbc <rccEnableAPB2+0x58>)
 8006d88:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8006d8c:	490b      	ldr	r1, [pc, #44]	; (8006dbc <rccEnableAPB2+0x58>)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
 8006d96:	e008      	b.n	8006daa <rccEnableAPB2+0x46>
    RCC_C1->APB2LPENR &= ~mask;
 8006d98:	4b08      	ldr	r3, [pc, #32]	; (8006dbc <rccEnableAPB2+0x58>)
 8006d9a:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	43db      	mvns	r3, r3
 8006da2:	4906      	ldr	r1, [pc, #24]	; (8006dbc <rccEnableAPB2+0x58>)
 8006da4:	4013      	ands	r3, r2
 8006da6:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 8006daa:	4b04      	ldr	r3, [pc, #16]	; (8006dbc <rccEnableAPB2+0x58>)
 8006dac:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
}
 8006db0:	bf00      	nop
 8006db2:	370c      	adds	r7, #12
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bc80      	pop	{r7}
 8006db8:	4770      	bx	lr
 8006dba:	bf00      	nop
 8006dbc:	58024400 	.word	0x58024400

08006dc0 <usart_init>:
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] config    the architecture-dependent serial driver configuration
 */
static void usart_init(SerialDriver *sdp,
                       const SerialConfig *config) {
 8006dc0:	b480      	push	{r7}
 8006dc2:	b087      	sub	sp, #28
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
  uint32_t brr, clock;
  USART_TypeDef *u = sdp->usart;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dce:	613b      	str	r3, [r7, #16]

  /* Baud rate setting.*/
  clock = sdp->clock;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dd4:	60fb      	str	r3, [r7, #12]
    osalDbgAssert((brr >= 0x300) && (brr < 0x100000), "invalid BRR value");
  }
  else
#endif
  {
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	085a      	lsrs	r2, r3, #1
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	441a      	add	r2, r3
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006de8:	617b      	str	r3, [r7, #20]

    /* Correcting BRR value when oversampling by 8 instead of 16.
       Fraction is still 4 bits wide, but only lower 3 bits used.
       Mantissa is doubled, but Fraction is left the same.*/
    if (config->cr1 & USART_CR1_OVER8)
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d008      	beq.n	8006e08 <usart_init+0x48>
      brr = ((brr & ~7) * 2) | (brr & 7);
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	f023 0307 	bic.w	r3, r3, #7
 8006dfc:	005a      	lsls	r2, r3, #1
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	f003 0307 	and.w	r3, r3, #7
 8006e04:	4313      	orrs	r3, r2
 8006e06:	617b      	str	r3, [r7, #20]

    osalDbgAssert(brr < 0x10000, "invalid BRR value");
  }
  u->BRR = brr;
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	697a      	ldr	r2, [r7, #20]
 8006e0c:	60da      	str	r2, [r3, #12]

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	605a      	str	r2, [r3, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	f043 0201 	orr.w	r2, r3, #1
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	609a      	str	r2, [r3, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	685a      	ldr	r2, [r3, #4]
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8006e2a:	f240 132d 	movw	r3, #301	; 0x12d
 8006e2e:	4313      	orrs	r3, r2
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8006e30:	693a      	ldr	r2, [r7, #16]
 8006e32:	6013      	str	r3, [r2, #0]
                         USART_CR1_RE;
  u->ICR = 0xFFFFFFFFU;
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	f04f 32ff 	mov.w	r2, #4294967295
 8006e3a:	621a      	str	r2, [r3, #32]

  /* Deciding mask to be applied on the data register on receive, this is
     required in order to mask out the parity bit.*/
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d018      	beq.n	8006e7a <usart_init+0xba>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d003      	beq.n	8006e5c <usart_init+0x9c>
 8006e54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e58:	d005      	beq.n	8006e66 <usart_init+0xa6>
 8006e5a:	e009      	b.n	8006e70 <usart_init+0xb0>
    case 0:
      sdp->rxmask = 0x7F;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	227f      	movs	r2, #127	; 0x7f
 8006e60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      break;
 8006e64:	e00e      	b.n	8006e84 <usart_init+0xc4>
    case USART_CR1_M_1:
      sdp->rxmask = 0x3F;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	223f      	movs	r2, #63	; 0x3f
 8006e6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      break;
 8006e6e:	e009      	b.n	8006e84 <usart_init+0xc4>
    default:
      sdp->rxmask = 0xFF;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	22ff      	movs	r2, #255	; 0xff
 8006e74:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    }
  }
  else {
    sdp->rxmask = 0xFF;
  }
}
 8006e78:	e004      	b.n	8006e84 <usart_init+0xc4>
    sdp->rxmask = 0xFF;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	22ff      	movs	r2, #255	; 0xff
 8006e7e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
}
 8006e82:	e7ff      	b.n	8006e84 <usart_init+0xc4>
 8006e84:	bf00      	nop
 8006e86:	371c      	adds	r7, #28
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bc80      	pop	{r7}
 8006e8c:	4770      	bx	lr

08006e8e <set_error>:
 * @brief   Error handling routine.
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] isr       USART ISR register value
 */
static void set_error(SerialDriver *sdp, uint32_t isr) {
 8006e8e:	b580      	push	{r7, lr}
 8006e90:	b084      	sub	sp, #16
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
 8006e96:	6039      	str	r1, [r7, #0]
  eventflags_t sts = 0;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	60fb      	str	r3, [r7, #12]

  if (isr & USART_ISR_ORE)
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	f003 0308 	and.w	r3, r3, #8
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d003      	beq.n	8006eae <set_error+0x20>
    sts |= SD_OVERRUN_ERROR;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006eac:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_PE)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	f003 0301 	and.w	r3, r3, #1
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d003      	beq.n	8006ec0 <set_error+0x32>
    sts |= SD_PARITY_ERROR;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f043 0320 	orr.w	r3, r3, #32
 8006ebe:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_FE)
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	f003 0302 	and.w	r3, r3, #2
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d003      	beq.n	8006ed2 <set_error+0x44>
    sts |= SD_FRAMING_ERROR;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ed0:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_NE)
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	f003 0304 	and.w	r3, r3, #4
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d003      	beq.n	8006ee4 <set_error+0x56>
    sts |= SD_NOISE_ERROR;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ee2:	60fb      	str	r3, [r7, #12]
  osalSysLockFromISR();
 8006ee4:	f7ff fef6 	bl	8006cd4 <osalSysLockFromISR>
  chnAddFlagsI(sdp, sts);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	3304      	adds	r3, #4
 8006eec:	68f9      	ldr	r1, [r7, #12]
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7ff fefc 	bl	8006cec <osalEventBroadcastFlagsI>
  osalSysUnlockFromISR();
 8006ef4:	f7ff fef4 	bl	8006ce0 <osalSysUnlockFromISR>
}
 8006ef8:	bf00      	nop
 8006efa:	3710      	adds	r7, #16
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}

08006f00 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8006f08:	4b05      	ldr	r3, [pc, #20]	; (8006f20 <notify1+0x20>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a04      	ldr	r2, [pc, #16]	; (8006f20 <notify1+0x20>)
 8006f0e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006f12:	6013      	str	r3, [r2, #0]
}
 8006f14:	bf00      	nop
 8006f16:	370c      	adds	r7, #12
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bc80      	pop	{r7}
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	40011000 	.word	0x40011000

08006f24 <notify5>:
  UART4->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
}
#endif

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8006f2c:	4b05      	ldr	r3, [pc, #20]	; (8006f44 <notify5+0x20>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a04      	ldr	r2, [pc, #16]	; (8006f44 <notify5+0x20>)
 8006f32:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006f36:	6013      	str	r3, [r2, #0]
}
 8006f38:	bf00      	nop
 8006f3a:	370c      	adds	r7, #12
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bc80      	pop	{r7}
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	40005000 	.word	0x40005000

08006f48 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af02      	add	r7, sp, #8

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 8006f4e:	481a      	ldr	r0, [pc, #104]	; (8006fb8 <sd_lld_init+0x70>)
 8006f50:	f7fa ff1a 	bl	8001d88 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 8006f54:	4b18      	ldr	r3, [pc, #96]	; (8006fb8 <sd_lld_init+0x70>)
 8006f56:	9300      	str	r3, [sp, #0]
 8006f58:	2300      	movs	r3, #0
 8006f5a:	2210      	movs	r2, #16
 8006f5c:	4917      	ldr	r1, [pc, #92]	; (8006fbc <sd_lld_init+0x74>)
 8006f5e:	4818      	ldr	r0, [pc, #96]	; (8006fc0 <sd_lld_init+0x78>)
 8006f60:	f7fa fb19 	bl	8001596 <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 8006f64:	4b14      	ldr	r3, [pc, #80]	; (8006fb8 <sd_lld_init+0x70>)
 8006f66:	9300      	str	r3, [sp, #0]
 8006f68:	4b16      	ldr	r3, [pc, #88]	; (8006fc4 <sd_lld_init+0x7c>)
 8006f6a:	2210      	movs	r2, #16
 8006f6c:	4916      	ldr	r1, [pc, #88]	; (8006fc8 <sd_lld_init+0x80>)
 8006f6e:	4817      	ldr	r0, [pc, #92]	; (8006fcc <sd_lld_init+0x84>)
 8006f70:	f7fa fbf3 	bl	800175a <oqObjectInit>
  SD1.usart = USART1;
 8006f74:	4b10      	ldr	r3, [pc, #64]	; (8006fb8 <sd_lld_init+0x70>)
 8006f76:	4a16      	ldr	r2, [pc, #88]	; (8006fd0 <sd_lld_init+0x88>)
 8006f78:	655a      	str	r2, [r3, #84]	; 0x54
  SD1.clock = STM32_USART1CLK;
 8006f7a:	4b0f      	ldr	r3, [pc, #60]	; (8006fb8 <sd_lld_init+0x70>)
 8006f7c:	4a15      	ldr	r2, [pc, #84]	; (8006fd4 <sd_lld_init+0x8c>)
 8006f7e:	659a      	str	r2, [r3, #88]	; 0x58
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 8006f80:	4815      	ldr	r0, [pc, #84]	; (8006fd8 <sd_lld_init+0x90>)
 8006f82:	f7fa ff01 	bl	8001d88 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 8006f86:	4b14      	ldr	r3, [pc, #80]	; (8006fd8 <sd_lld_init+0x90>)
 8006f88:	9300      	str	r3, [sp, #0]
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	2210      	movs	r2, #16
 8006f8e:	4913      	ldr	r1, [pc, #76]	; (8006fdc <sd_lld_init+0x94>)
 8006f90:	4813      	ldr	r0, [pc, #76]	; (8006fe0 <sd_lld_init+0x98>)
 8006f92:	f7fa fb00 	bl	8001596 <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 8006f96:	4b10      	ldr	r3, [pc, #64]	; (8006fd8 <sd_lld_init+0x90>)
 8006f98:	9300      	str	r3, [sp, #0]
 8006f9a:	4b12      	ldr	r3, [pc, #72]	; (8006fe4 <sd_lld_init+0x9c>)
 8006f9c:	2210      	movs	r2, #16
 8006f9e:	4912      	ldr	r1, [pc, #72]	; (8006fe8 <sd_lld_init+0xa0>)
 8006fa0:	4812      	ldr	r0, [pc, #72]	; (8006fec <sd_lld_init+0xa4>)
 8006fa2:	f7fa fbda 	bl	800175a <oqObjectInit>
  SD5.usart = UART5;
 8006fa6:	4b0c      	ldr	r3, [pc, #48]	; (8006fd8 <sd_lld_init+0x90>)
 8006fa8:	4a11      	ldr	r2, [pc, #68]	; (8006ff0 <sd_lld_init+0xa8>)
 8006faa:	655a      	str	r2, [r3, #84]	; 0x54
  SD5.clock = STM32_UART5CLK;
 8006fac:	4b0a      	ldr	r3, [pc, #40]	; (8006fd8 <sd_lld_init+0x90>)
 8006fae:	4a09      	ldr	r2, [pc, #36]	; (8006fd4 <sd_lld_init+0x8c>)
 8006fb0:	659a      	str	r2, [r3, #88]	; 0x58
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8006fb2:	bf00      	nop
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	240008bc 	.word	0x240008bc
 8006fbc:	2400097c 	.word	0x2400097c
 8006fc0:	240008c8 	.word	0x240008c8
 8006fc4:	08006f01 	.word	0x08006f01
 8006fc8:	2400098c 	.word	0x2400098c
 8006fcc:	240008ec 	.word	0x240008ec
 8006fd0:	40011000 	.word	0x40011000
 8006fd4:	05f5e100 	.word	0x05f5e100
 8006fd8:	2400091c 	.word	0x2400091c
 8006fdc:	2400099c 	.word	0x2400099c
 8006fe0:	24000928 	.word	0x24000928
 8006fe4:	08006f25 	.word	0x08006f25
 8006fe8:	240009ac 	.word	0x240009ac
 8006fec:	2400094c 	.word	0x2400094c
 8006ff0:	40005000 	.word	0x40005000

08006ff4 <sd_lld_start>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b082      	sub	sp, #8
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	6039      	str	r1, [r7, #0]

  if (config == NULL)
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d101      	bne.n	8007008 <sd_lld_start+0x14>
    config = &default_config;
 8007004:	4b0f      	ldr	r3, [pc, #60]	; (8007044 <sd_lld_start+0x50>)
 8007006:	603b      	str	r3, [r7, #0]

  if (sdp->state == SD_STOP) {
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	7a1b      	ldrb	r3, [r3, #8]
 800700c:	2b01      	cmp	r3, #1
 800700e:	d110      	bne.n	8007032 <sd_lld_start+0x3e>
#if STM32_SERIAL_USE_USART1
    if (&SD1 == sdp) {
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4a0d      	ldr	r2, [pc, #52]	; (8007048 <sd_lld_start+0x54>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d103      	bne.n	8007020 <sd_lld_start+0x2c>
      rccEnableUSART1(true);
 8007018:	2101      	movs	r1, #1
 800701a:	2010      	movs	r0, #16
 800701c:	f7ff fea2 	bl	8006d64 <rccEnableAPB2>
    if (&SD4 == sdp) {
      rccEnableUART4(true);
    }
#endif
#if STM32_SERIAL_USE_UART5
    if (&SD5 == sdp) {
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a0a      	ldr	r2, [pc, #40]	; (800704c <sd_lld_start+0x58>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d104      	bne.n	8007032 <sd_lld_start+0x3e>
      rccEnableUART5(true);
 8007028:	2101      	movs	r1, #1
 800702a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800702e:	f7ff fe6b 	bl	8006d08 <rccEnableAPB1L>
    if (&LPSD1 == sdp) {
      rccEnableLPUART1(true);
    }
#endif
  }
  usart_init(sdp, config);
 8007032:	6839      	ldr	r1, [r7, #0]
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f7ff fec3 	bl	8006dc0 <usart_init>
}
 800703a:	bf00      	nop
 800703c:	3708      	adds	r7, #8
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
 8007042:	bf00      	nop
 8007044:	08012030 	.word	0x08012030
 8007048:	240008bc 	.word	0x240008bc
 800704c:	2400091c 	.word	0x2400091c

08007050 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8007050:	b580      	push	{r7, lr}
 8007052:	b086      	sub	sp, #24
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  USART_TypeDef *u = sdp->usart;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800705c:	60fb      	str	r3, [r7, #12]
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	69db      	ldr	r3, [r3, #28]
 8007062:	613b      	str	r3, [r7, #16]
  u->ICR = isr;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	693a      	ldr	r2, [r7, #16]
 8007068:	621a      	str	r2, [r3, #32]

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	f003 030f 	and.w	r3, r3, #15
 8007070:	2b00      	cmp	r3, #0
 8007072:	d003      	beq.n	800707c <sd_lld_serve_interrupt+0x2c>
    set_error(sdp, isr);
 8007074:	6939      	ldr	r1, [r7, #16]
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f7ff ff09 	bl	8006e8e <set_error>

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007082:	2b00      	cmp	r3, #0
 8007084:	d01e      	beq.n	80070c4 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 8007086:	f7ff fe25 	bl	8006cd4 <osalSysLockFromISR>
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	3304      	adds	r3, #4
 800708e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007092:	4618      	mov	r0, r3
 8007094:	f7ff fe2a 	bl	8006cec <osalEventBroadcastFlagsI>
    osalSysUnlockFromISR();
 8007098:	f7ff fe22 	bl	8006ce0 <osalSysUnlockFromISR>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 800709c:	e012      	b.n	80070c4 <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 800709e:	f7ff fe19 	bl	8006cd4 <osalSysLockFromISR>
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a6:	b2da      	uxtb	r2, r3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80070ae:	4013      	ands	r3, r2
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	4619      	mov	r1, r3
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f7fa fe94 	bl	8001de2 <sdIncomingDataI>
    osalSysUnlockFromISR();
 80070ba:	f7ff fe11 	bl	8006ce0 <osalSysUnlockFromISR>

    isr = u->ISR;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	69db      	ldr	r3, [r3, #28]
 80070c2:	613b      	str	r3, [r7, #16]
  while (isr & USART_ISR_RXNE) {
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	f003 0320 	and.w	r3, r3, #32
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1e7      	bne.n	800709e <sd_lld_serve_interrupt+0x4e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	617b      	str	r3, [r7, #20]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d025      	beq.n	800712a <sd_lld_serve_interrupt+0xda>
    while (isr & USART_ISR_TXE) {
 80070de:	e01f      	b.n	8007120 <sd_lld_serve_interrupt+0xd0>
      msg_t b;

      osalSysLockFromISR();
 80070e0:	f7ff fdf8 	bl	8006cd4 <osalSysLockFromISR>
      b = oqGetI(&sdp->oqueue);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	3330      	adds	r3, #48	; 0x30
 80070e8:	4618      	mov	r0, r3
 80070ea:	f7fa fb9c 	bl	8001826 <oqGetI>
 80070ee:	60b8      	str	r0, [r7, #8]
      if (b < MSG_OK) {
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	da0c      	bge.n	8007110 <sd_lld_serve_interrupt+0xc0>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	3304      	adds	r3, #4
 80070fa:	2108      	movs	r1, #8
 80070fc:	4618      	mov	r0, r3
 80070fe:	f7ff fdf5 	bl	8006cec <osalEventBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007108:	617b      	str	r3, [r7, #20]
        osalSysUnlockFromISR();
 800710a:	f7ff fde9 	bl	8006ce0 <osalSysUnlockFromISR>
        break;
 800710e:	e00c      	b.n	800712a <sd_lld_serve_interrupt+0xda>
      }
      u->TDR = b;
 8007110:	68ba      	ldr	r2, [r7, #8]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	629a      	str	r2, [r3, #40]	; 0x28
      osalSysUnlockFromISR();
 8007116:	f7ff fde3 	bl	8006ce0 <osalSysUnlockFromISR>

      isr = u->ISR;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	69db      	ldr	r3, [r3, #28]
 800711e:	613b      	str	r3, [r7, #16]
    while (isr & USART_ISR_TXE) {
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1da      	bne.n	80070e0 <sd_lld_serve_interrupt+0x90>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007130:	2b00      	cmp	r3, #0
 8007132:	d024      	beq.n	800717e <sd_lld_serve_interrupt+0x12e>
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800713a:	2b00      	cmp	r3, #0
 800713c:	d01f      	beq.n	800717e <sd_lld_serve_interrupt+0x12e>
    osalSysLockFromISR();
 800713e:	f7ff fdc9 	bl	8006cd4 <osalSysLockFromISR>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800714a:	429a      	cmp	r2, r3
 800714c:	d105      	bne.n	800715a <sd_lld_serve_interrupt+0x10a>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007152:	2b00      	cmp	r3, #0
 8007154:	d001      	beq.n	800715a <sd_lld_serve_interrupt+0x10a>
 8007156:	2301      	movs	r3, #1
 8007158:	e000      	b.n	800715c <sd_lld_serve_interrupt+0x10c>
 800715a:	2300      	movs	r3, #0
 800715c:	f003 0301 	and.w	r3, r3, #1
 8007160:	b2db      	uxtb	r3, r3
 8007162:	2b00      	cmp	r3, #0
 8007164:	d009      	beq.n	800717a <sd_lld_serve_interrupt+0x12a>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	3304      	adds	r3, #4
 800716a:	2110      	movs	r1, #16
 800716c:	4618      	mov	r0, r3
 800716e:	f7ff fdbd 	bl	8006cec <osalEventBroadcastFlagsI>
      cr1 &= ~USART_CR1_TCIE;
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007178:	617b      	str	r3, [r7, #20]
    }
    osalSysUnlockFromISR();
 800717a:	f7ff fdb1 	bl	8006ce0 <osalSysUnlockFromISR>
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	697a      	ldr	r2, [r7, #20]
 8007182:	601a      	str	r2, [r3, #0]
}
 8007184:	bf00      	nop
 8007186:	3718      	adds	r7, #24
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}

0800718c <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 8007194:	4b0c      	ldr	r3, [pc, #48]	; (80071c8 <__rccResetAHB4+0x3c>)
 8007196:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800719a:	490b      	ldr	r1, [pc, #44]	; (80071c8 <__rccResetAHB4+0x3c>)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4313      	orrs	r3, r2
 80071a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 80071a4:	4b08      	ldr	r3, [pc, #32]	; (80071c8 <__rccResetAHB4+0x3c>)
 80071a6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	43db      	mvns	r3, r3
 80071ae:	4906      	ldr	r1, [pc, #24]	; (80071c8 <__rccResetAHB4+0x3c>)
 80071b0:	4013      	ands	r3, r2
 80071b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 80071b6:	4b04      	ldr	r3, [pc, #16]	; (80071c8 <__rccResetAHB4+0x3c>)
 80071b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 80071bc:	bf00      	nop
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bc80      	pop	{r7}
 80071c4:	4770      	bx	lr
 80071c6:	bf00      	nop
 80071c8:	58024400 	.word	0x58024400

080071cc <rccEnableAHB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 80071cc:	b480      	push	{r7}
 80071ce:	b083      	sub	sp, #12
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	460b      	mov	r3, r1
 80071d6:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 80071d8:	4b12      	ldr	r3, [pc, #72]	; (8007224 <rccEnableAHB4+0x58>)
 80071da:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80071de:	4911      	ldr	r1, [pc, #68]	; (8007224 <rccEnableAHB4+0x58>)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 80071e8:	78fb      	ldrb	r3, [r7, #3]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d008      	beq.n	8007200 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 80071ee:	4b0d      	ldr	r3, [pc, #52]	; (8007224 <rccEnableAHB4+0x58>)
 80071f0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80071f4:	490b      	ldr	r1, [pc, #44]	; (8007224 <rccEnableAHB4+0x58>)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 80071fe:	e008      	b.n	8007212 <rccEnableAHB4+0x46>
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
 8007200:	4b08      	ldr	r3, [pc, #32]	; (8007224 <rccEnableAHB4+0x58>)
 8007202:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	43db      	mvns	r3, r3
 800720a:	4906      	ldr	r1, [pc, #24]	; (8007224 <rccEnableAHB4+0x58>)
 800720c:	4013      	ands	r3, r2
 800720e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  }
  (void)RCC_C1->AHB4LPENR;
 8007212:	4b04      	ldr	r3, [pc, #16]	; (8007224 <rccEnableAHB4+0x58>)
 8007214:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  else {
    RCC_C2->AHB4LPENR &= ~mask;
  }
  (void)RCC_C2->AHB4LPENR;
#endif
}
 8007218:	bf00      	nop
 800721a:	370c      	adds	r7, #12
 800721c:	46bd      	mov	sp, r7
 800721e:	bc80      	pop	{r7}
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	58024400 	.word	0x58024400

08007228 <gpio_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {
 8007228:	b480      	push	{r7}
 800722a:	b083      	sub	sp, #12
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	6039      	str	r1, [r7, #0]

  gpiop->OTYPER  = config->otyper;
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	685a      	ldr	r2, [r3, #4]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	689a      	ldr	r2, [r3, #8]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	68da      	ldr	r2, [r3, #12]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	691a      	ldr	r2, [r3, #16]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	695a      	ldr	r2, [r3, #20]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	699a      	ldr	r2, [r3, #24]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	601a      	str	r2, [r3, #0]
}
 800726a:	bf00      	nop
 800726c:	370c      	adds	r7, #12
 800726e:	46bd      	mov	sp, r7
 8007270:	bc80      	pop	{r7}
 8007272:	4770      	bx	lr

08007274 <stm32_gpio_init>:

static void stm32_gpio_init(void) {
 8007274:	b580      	push	{r7, lr}
 8007276:	af00      	add	r7, sp, #0

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  __rccResetAHB4(STM32_GPIO_EN_MASK);
 8007278:	f240 70ff 	movw	r0, #2047	; 0x7ff
 800727c:	f7ff ff86 	bl	800718c <__rccResetAHB4>
  rccEnableAHB4(STM32_GPIO_EN_MASK, true);
 8007280:	2101      	movs	r1, #1
 8007282:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8007286:	f7ff ffa1 	bl	80071cc <rccEnableAHB4>

  /* Initializing all the defined GPIO ports.*/
#if STM32_HAS_GPIOA
  gpio_init(GPIOA, &gpio_default_config.PAData);
 800728a:	4917      	ldr	r1, [pc, #92]	; (80072e8 <stm32_gpio_init+0x74>)
 800728c:	4817      	ldr	r0, [pc, #92]	; (80072ec <stm32_gpio_init+0x78>)
 800728e:	f7ff ffcb 	bl	8007228 <gpio_init>
#endif
#if STM32_HAS_GPIOB
  gpio_init(GPIOB, &gpio_default_config.PBData);
 8007292:	4917      	ldr	r1, [pc, #92]	; (80072f0 <stm32_gpio_init+0x7c>)
 8007294:	4817      	ldr	r0, [pc, #92]	; (80072f4 <stm32_gpio_init+0x80>)
 8007296:	f7ff ffc7 	bl	8007228 <gpio_init>
#endif
#if STM32_HAS_GPIOC
  gpio_init(GPIOC, &gpio_default_config.PCData);
 800729a:	4917      	ldr	r1, [pc, #92]	; (80072f8 <stm32_gpio_init+0x84>)
 800729c:	4817      	ldr	r0, [pc, #92]	; (80072fc <stm32_gpio_init+0x88>)
 800729e:	f7ff ffc3 	bl	8007228 <gpio_init>
#endif
#if STM32_HAS_GPIOD
  gpio_init(GPIOD, &gpio_default_config.PDData);
 80072a2:	4917      	ldr	r1, [pc, #92]	; (8007300 <stm32_gpio_init+0x8c>)
 80072a4:	4817      	ldr	r0, [pc, #92]	; (8007304 <stm32_gpio_init+0x90>)
 80072a6:	f7ff ffbf 	bl	8007228 <gpio_init>
#endif
#if STM32_HAS_GPIOE
  gpio_init(GPIOE, &gpio_default_config.PEData);
 80072aa:	4917      	ldr	r1, [pc, #92]	; (8007308 <stm32_gpio_init+0x94>)
 80072ac:	4817      	ldr	r0, [pc, #92]	; (800730c <stm32_gpio_init+0x98>)
 80072ae:	f7ff ffbb 	bl	8007228 <gpio_init>
#endif
#if STM32_HAS_GPIOF
  gpio_init(GPIOF, &gpio_default_config.PFData);
 80072b2:	4917      	ldr	r1, [pc, #92]	; (8007310 <stm32_gpio_init+0x9c>)
 80072b4:	4817      	ldr	r0, [pc, #92]	; (8007314 <stm32_gpio_init+0xa0>)
 80072b6:	f7ff ffb7 	bl	8007228 <gpio_init>
#endif
#if STM32_HAS_GPIOG
  gpio_init(GPIOG, &gpio_default_config.PGData);
 80072ba:	4917      	ldr	r1, [pc, #92]	; (8007318 <stm32_gpio_init+0xa4>)
 80072bc:	4817      	ldr	r0, [pc, #92]	; (800731c <stm32_gpio_init+0xa8>)
 80072be:	f7ff ffb3 	bl	8007228 <gpio_init>
#endif
#if STM32_HAS_GPIOH
  gpio_init(GPIOH, &gpio_default_config.PHData);
 80072c2:	4917      	ldr	r1, [pc, #92]	; (8007320 <stm32_gpio_init+0xac>)
 80072c4:	4817      	ldr	r0, [pc, #92]	; (8007324 <stm32_gpio_init+0xb0>)
 80072c6:	f7ff ffaf 	bl	8007228 <gpio_init>
#endif
#if STM32_HAS_GPIOI
  gpio_init(GPIOI, &gpio_default_config.PIData);
 80072ca:	4917      	ldr	r1, [pc, #92]	; (8007328 <stm32_gpio_init+0xb4>)
 80072cc:	4817      	ldr	r0, [pc, #92]	; (800732c <stm32_gpio_init+0xb8>)
 80072ce:	f7ff ffab 	bl	8007228 <gpio_init>
#endif
#if STM32_HAS_GPIOJ
  gpio_init(GPIOJ, &gpio_default_config.PJData);
 80072d2:	4917      	ldr	r1, [pc, #92]	; (8007330 <stm32_gpio_init+0xbc>)
 80072d4:	4817      	ldr	r0, [pc, #92]	; (8007334 <stm32_gpio_init+0xc0>)
 80072d6:	f7ff ffa7 	bl	8007228 <gpio_init>
#endif
#if STM32_HAS_GPIOK
  gpio_init(GPIOK, &gpio_default_config.PKData);
 80072da:	4917      	ldr	r1, [pc, #92]	; (8007338 <stm32_gpio_init+0xc4>)
 80072dc:	4817      	ldr	r0, [pc, #92]	; (800733c <stm32_gpio_init+0xc8>)
 80072de:	f7ff ffa3 	bl	8007228 <gpio_init>
#endif
}
 80072e2:	bf00      	nop
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	08012040 	.word	0x08012040
 80072ec:	58020000 	.word	0x58020000
 80072f0:	0801205c 	.word	0x0801205c
 80072f4:	58020400 	.word	0x58020400
 80072f8:	08012078 	.word	0x08012078
 80072fc:	58020800 	.word	0x58020800
 8007300:	08012094 	.word	0x08012094
 8007304:	58020c00 	.word	0x58020c00
 8007308:	080120b0 	.word	0x080120b0
 800730c:	58021000 	.word	0x58021000
 8007310:	080120cc 	.word	0x080120cc
 8007314:	58021400 	.word	0x58021400
 8007318:	080120e8 	.word	0x080120e8
 800731c:	58021800 	.word	0x58021800
 8007320:	08012104 	.word	0x08012104
 8007324:	58021c00 	.word	0x58021c00
 8007328:	08012120 	.word	0x08012120
 800732c:	58022000 	.word	0x58022000
 8007330:	0801213c 	.word	0x0801213c
 8007334:	58022400 	.word	0x58022400
 8007338:	08012158 	.word	0x08012158
 800733c:	58022800 	.word	0x58022800

08007340 <__early_init>:
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 8007340:	b580      	push	{r7, lr}
 8007342:	af00      	add	r7, sp, #0

  stm32_gpio_init();
 8007344:	f7ff ff96 	bl	8007274 <stm32_gpio_init>
  stm32_clock_init();
 8007348:	f7fc f80c 	bl	8003364 <stm32_clock_init>
}
 800734c:	bf00      	nop
 800734e:	bd80      	pop	{r7, pc}

08007350 <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
 8007350:	b480      	push	{r7}
 8007352:	af00      	add	r7, sp, #0
}
 8007354:	bf00      	nop
 8007356:	46bd      	mov	sp, r7
 8007358:	bc80      	pop	{r7}
 800735a:	4770      	bx	lr

0800735c <__tm_calibration_object_init>:
 *
 * @param[out] tcp      pointer to the @p tm_calibration_t structure
 *
 * @notapi
 */
static inline void __tm_calibration_object_init(tm_calibration_t *tcp) {
 800735c:	b580      	push	{r7, lr}
 800735e:	b08a      	sub	sp, #40	; 0x28
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	601a      	str	r2, [r3, #0]
  chTMObjectInit(&tm);
 800736a:	f107 0308 	add.w	r3, r7, #8
 800736e:	4618      	mov	r0, r3
 8007370:	f001 faf3 	bl	800895a <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
 8007374:	2304      	movs	r3, #4
 8007376:	627b      	str	r3, [r7, #36]	; 0x24
  do {
    chTMStartMeasurementX(&tm);
 8007378:	f107 0308 	add.w	r3, r7, #8
 800737c:	4618      	mov	r0, r3
 800737e:	f001 fb09 	bl	8008994 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 8007382:	f107 0308 	add.w	r3, r7, #8
 8007386:	4618      	mov	r0, r3
 8007388:	f001 fb14 	bl	80089b4 <chTMStopMeasurementX>
    i--;
 800738c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738e:	3b01      	subs	r3, #1
 8007390:	627b      	str	r3, [r7, #36]	; 0x24
  } while (i > 0U);
 8007392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007394:	2b00      	cmp	r3, #0
 8007396:	d1ef      	bne.n	8007378 <__tm_calibration_object_init+0x1c>
  tcp->offset = tm.best;
 8007398:	68ba      	ldr	r2, [r7, #8]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	601a      	str	r2, [r3, #0]
}
 800739e:	bf00      	nop
 80073a0:	3728      	adds	r7, #40	; 0x28
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}

080073a6 <chSysUnlock>:
static inline void chSysUnlock(void) {
 80073a6:	b480      	push	{r7}
 80073a8:	b083      	sub	sp, #12
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	2300      	movs	r3, #0
 80073ae:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f383 8811 	msr	BASEPRI, r3
}
 80073b6:	bf00      	nop
}
 80073b8:	bf00      	nop
}
 80073ba:	bf00      	nop
 80073bc:	370c      	adds	r7, #12
 80073be:	46bd      	mov	sp, r7
 80073c0:	bc80      	pop	{r7}
 80073c2:	4770      	bx	lr

080073c4 <__oslib_init>:
/**
 * @brief   Initialization of all library modules.
 *
 * @notapi
 */
static inline void __oslib_init(void) {
 80073c4:	b580      	push	{r7, lr}
 80073c6:	af00      	add	r7, sp, #0

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 80073c8:	f001 fdea 	bl	8008fa0 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 80073cc:	f001 fe7e 	bl	80090cc <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 80073d0:	f001 fed6 	bl	8009180 <__factory_init>
#endif
}
 80073d4:	bf00      	nop
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 80073d8:	b580      	push	{r7, lr}
 80073da:	b082      	sub	sp, #8
 80073dc:	af00      	add	r7, sp, #0
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 80073de:	4b12      	ldr	r3, [pc, #72]	; (8007428 <chSysInit+0x50>)
 80073e0:	2201      	movs	r2, #1
 80073e2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 80073e4:	2300      	movs	r3, #0
 80073e6:	607b      	str	r3, [r7, #4]
 80073e8:	e008      	b.n	80073fc <chSysInit+0x24>
    ch_system.instances[i] = NULL;
 80073ea:	4a0f      	ldr	r2, [pc, #60]	; (8007428 <chSysInit+0x50>)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	4413      	add	r3, r2
 80073f2:	2200      	movs	r2, #0
 80073f4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	3301      	adds	r3, #1
 80073fa:	607b      	str	r3, [r7, #4]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d0f3      	beq.n	80073ea <chSysInit+0x12>
  }

#if CH_CFG_USE_TM == TRUE
  /* Time Measurement calibration.*/
  __tm_calibration_object_init(&ch_system.tmc);
 8007402:	480a      	ldr	r0, [pc, #40]	; (800742c <chSysInit+0x54>)
 8007404:	f7ff ffaa 	bl	800735c <__tm_calibration_object_init>

  /* User system initialization hook.*/
  CH_CFG_SYSTEM_INIT_HOOK();

  /* OS library modules.*/
  __oslib_init();
 8007408:	f7ff ffdc 	bl	80073c4 <__oslib_init>

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 800740c:	4908      	ldr	r1, [pc, #32]	; (8007430 <chSysInit+0x58>)
 800740e:	4809      	ldr	r0, [pc, #36]	; (8007434 <chSysInit+0x5c>)
 8007410:	f000 ffc6 	bl	80083a0 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 8007414:	4b04      	ldr	r3, [pc, #16]	; (8007428 <chSysInit+0x50>)
 8007416:	2202      	movs	r2, #2
 8007418:	701a      	strb	r2, [r3, #0]
  chSysUnlock();
 800741a:	f7ff ffc4 	bl	80073a6 <chSysUnlock>
}
 800741e:	bf00      	nop
 8007420:	3708      	adds	r7, #8
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	240009bc 	.word	0x240009bc
 800742c:	240009c4 	.word	0x240009c4
 8007430:	08012174 	.word	0x08012174
 8007434:	240009c8 	.word	0x240009c8

08007438 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 8007438:	b580      	push	{r7, lr}
 800743a:	b082      	sub	sp, #8
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8007440:	b672      	cpsid	i
}
 8007442:	bf00      	nop
 *          the priority mask to level 0.
 */
__STATIC_FORCEINLINE void port_disable(void) {

  __disable_irq();
}
 8007444:	bf00      	nop

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f000 f9a6 	bl	8007798 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 800744c:	4a03      	ldr	r2, [pc, #12]	; (800745c <chSysHalt+0x24>)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 8007454:	4b02      	ldr	r3, [pc, #8]	; (8007460 <chSysHalt+0x28>)
 8007456:	2203      	movs	r2, #3
 8007458:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 800745a:	e7fe      	b.n	800745a <chSysHalt+0x22>
 800745c:	240009c8 	.word	0x240009c8
 8007460:	240009bc 	.word	0x240009bc

08007464 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 8007464:	b580      	push	{r7, lr}
 8007466:	af00      	add	r7, sp, #0
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8007468:	f000 fc1a 	bl	8007ca0 <chVTDoTickI>
  CH_CFG_SYSTEM_TICK_HOOK();
}
 800746c:	bf00      	nop
 800746e:	bd80      	pop	{r7, pc}

08007470 <chSysIsCounterWithinX>:
 * @retval true         current time within the specified time window.
 * @retval false        current time not within the specified time window.
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	60f8      	str	r0, [r7, #12]
 8007478:	60b9      	str	r1, [r7, #8]
 800747a:	607a      	str	r2, [r7, #4]

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 800747c:	68fa      	ldr	r2, [r7, #12]
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	1ad2      	subs	r2, r2, r3
                ((rtcnt_t)end - (rtcnt_t)start));
 8007482:	6879      	ldr	r1, [r7, #4]
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	1acb      	subs	r3, r1, r3
  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8007488:	429a      	cmp	r2, r3
 800748a:	bf34      	ite	cc
 800748c:	2301      	movcc	r3, #1
 800748e:	2300      	movcs	r3, #0
 8007490:	b2db      	uxtb	r3, r3
}
 8007492:	4618      	mov	r0, r3
 8007494:	3714      	adds	r7, #20
 8007496:	46bd      	mov	sp, r7
 8007498:	bc80      	pop	{r7}
 800749a:	4770      	bx	lr

0800749c <chSysPolledDelayX>:
 *
 * @param[in] cycles    number of cycles
 *
 * @xclass
 */
void chSysPolledDelayX(rtcnt_t cycles) {
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 80074a4:	4b0b      	ldr	r3, [pc, #44]	; (80074d4 <chSysPolledDelayX+0x38>)
 80074a6:	685b      	ldr	r3, [r3, #4]
  rtcnt_t start = chSysGetRealtimeCounterX();
 80074a8:	60fb      	str	r3, [r7, #12]
  rtcnt_t end  = start + cycles;
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	4413      	add	r3, r2
 80074b0:	60bb      	str	r3, [r7, #8]

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 80074b2:	bf00      	nop
 80074b4:	4b07      	ldr	r3, [pc, #28]	; (80074d4 <chSysPolledDelayX+0x38>)
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	68ba      	ldr	r2, [r7, #8]
 80074ba:	68f9      	ldr	r1, [r7, #12]
 80074bc:	4618      	mov	r0, r3
 80074be:	f7ff ffd7 	bl	8007470 <chSysIsCounterWithinX>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d1f5      	bne.n	80074b4 <chSysPolledDelayX+0x18>
  }
}
 80074c8:	bf00      	nop
 80074ca:	bf00      	nop
 80074cc:	3710      	adds	r7, #16
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
 80074d2:	bf00      	nop
 80074d4:	e0001000 	.word	0xe0001000

080074d8 <chRFCUCollectFaultsI>:
/**
 * @brief   Adds fault flags to the current mask.
 *
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 80074e0:	4b05      	ldr	r3, [pc, #20]	; (80074f8 <chRFCUCollectFaultsI+0x20>)
 80074e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4313      	orrs	r3, r2
 80074e8:	4a03      	ldr	r2, [pc, #12]	; (80074f8 <chRFCUCollectFaultsI+0x20>)
 80074ea:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bc80      	pop	{r7}
 80074f4:	4770      	bx	lr
 80074f6:	bf00      	nop
 80074f8:	240009c8 	.word	0x240009c8

080074fc <port_timer_get_time>:
 *
 * @return              The system time.
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {
 80074fc:	b580      	push	{r7, lr}
 80074fe:	af00      	add	r7, sp, #0

  return stGetCounter();
 8007500:	f7f9 ff01 	bl	8001306 <stGetCounter>
 8007504:	4603      	mov	r3, r0
}
 8007506:	4618      	mov	r0, r3
 8007508:	bd80      	pop	{r7, pc}

0800750a <chVTGetSystemTimeX>:
 *
 * @return              The system time in ticks.
 *
 * @xclass
 */
static inline systime_t chVTGetSystemTimeX(void) {
 800750a:	b580      	push	{r7, lr}
 800750c:	af00      	add	r7, sp, #0

#if CH_CFG_ST_TIMEDELTA == 0
  return currcore->vtlist.systime;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  return port_timer_get_time();
 800750e:	f7ff fff5 	bl	80074fc <port_timer_get_time>
 8007512:	4603      	mov	r3, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007514:	4618      	mov	r0, r3
 8007516:	bd80      	pop	{r7, pc}

08007518 <trace_next>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8007518:	b590      	push	{r4, r7, lr}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8007526:	f7ff fff0 	bl	800750a <chVTGetSystemTimeX>
 800752a:	4603      	mov	r3, r0
 800752c:	6063      	str	r3, [r4, #4]
 800752e:	4b12      	ldr	r3, [pc, #72]	; (8007578 <trace_next+0x60>)
 8007530:	685b      	ldr	r3, [r3, #4]
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8007538:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800753c:	6813      	ldr	r3, [r2, #0]
 800753e:	f361 231f 	bfi	r3, r1, #8, #24
 8007542:	6013      	str	r3, [r2, #0]
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800754a:	f103 0210 	add.w	r2, r3, #16
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f503 6309 	add.w	r3, r3, #2192	; 0x890
 8007560:	429a      	cmp	r2, r3
 8007562:	d305      	bcc.n	8007570 <trace_next+0x58>
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f103 0290 	add.w	r2, r3, #144	; 0x90
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 8007570:	bf00      	nop
 8007572:	370c      	adds	r7, #12
 8007574:	46bd      	mov	sp, r7
 8007576:	bd90      	pop	{r4, r7, pc}
 8007578:	e0001000 	.word	0xe0001000

0800757c <__trace_object_init>:
 *
 * @param[out] tbp      pointer to the @p trace_buffer_t structure
 *
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800758a:	801a      	strh	r2, [r3, #0]
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2280      	movs	r2, #128	; 0x80
 8007590:	805a      	strh	r2, [r3, #2]
  tbp->ptr       = &tbp->buffer[0];
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f103 0208 	add.w	r2, r3, #8
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 800759c:	2300      	movs	r3, #0
 800759e:	60fb      	str	r3, [r7, #12]
 80075a0:	e00c      	b.n	80075bc <__trace_object_init+0x40>
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	011b      	lsls	r3, r3, #4
 80075a8:	4413      	add	r3, r2
 80075aa:	f103 0208 	add.w	r2, r3, #8
 80075ae:	7813      	ldrb	r3, [r2, #0]
 80075b0:	f36f 0302 	bfc	r3, #0, #3
 80075b4:	7013      	strb	r3, [r2, #0]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	3301      	adds	r3, #1
 80075ba:	60fb      	str	r3, [r7, #12]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	2b7f      	cmp	r3, #127	; 0x7f
 80075c0:	d9ef      	bls.n	80075a2 <__trace_object_init+0x26>
  }
}
 80075c2:	bf00      	nop
 80075c4:	bf00      	nop
 80075c6:	3714      	adds	r7, #20
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bc80      	pop	{r7}
 80075cc:	4770      	bx	lr
	...

080075d0 <__trace_ready>:
 * @param[in] tp        the thread that just become ready
 * @param[in] msg       the thread ready message
 *
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b084      	sub	sp, #16
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
 80075d8:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 80075da:	4b18      	ldr	r3, [pc, #96]	; (800763c <__trace_ready+0x6c>)
 80075dc:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80075e4:	f003 0301 	and.w	r3, r3, #1
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d122      	bne.n	8007632 <__trace_ready+0x62>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80075f2:	7813      	ldrb	r3, [r2, #0]
 80075f4:	2101      	movs	r1, #1
 80075f6:	f361 0302 	bfi	r3, r1, #0, #3
 80075fa:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007608:	460b      	mov	r3, r1
 800760a:	f003 031f 	and.w	r3, r3, #31
 800760e:	b2d9      	uxtb	r1, r3
 8007610:	7813      	ldrb	r3, [r2, #0]
 8007612:	f361 03c7 	bfi	r3, r1, #3, #5
 8007616:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007628:	683a      	ldr	r2, [r7, #0]
 800762a:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f7ff ff73 	bl	8007518 <trace_next>
  }
}
 8007632:	bf00      	nop
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	240009c8 	.word	0x240009c8

08007640 <__trace_switch>:
 * @param[in] ntp       the thread being switched in
 * @param[in] otp       the thread being switched out
 *
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
 8007640:	b580      	push	{r7, lr}
 8007642:	b084      	sub	sp, #16
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 800764a:	4b18      	ldr	r3, [pc, #96]	; (80076ac <__trace_switch+0x6c>)
 800764c:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007654:	f003 0302 	and.w	r3, r3, #2
 8007658:	2b00      	cmp	r3, #0
 800765a:	d123      	bne.n	80076a4 <__trace_switch+0x64>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007662:	7813      	ldrb	r3, [r2, #0]
 8007664:	2102      	movs	r1, #2
 8007666:	f361 0302 	bfi	r3, r1, #0, #3
 800766a:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007678:	460b      	mov	r3, r1
 800767a:	f003 031f 	and.w	r3, r3, #31
 800767e:	b2d9      	uxtb	r1, r3
 8007680:	7813      	ldrb	r3, [r2, #0]
 8007682:	f361 03c7 	bfi	r3, r1, #3, #5
 8007686:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800768e:	687a      	ldr	r2, [r7, #4]
 8007690:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007698:	683a      	ldr	r2, [r7, #0]
 800769a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800769c:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 800769e:	68f8      	ldr	r0, [r7, #12]
 80076a0:	f7ff ff3a 	bl	8007518 <trace_next>
  }
}
 80076a4:	bf00      	nop
 80076a6:	3710      	adds	r7, #16
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	240009c8 	.word	0x240009c8

080076b0 <__trace_isr_enter>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b086      	sub	sp, #24
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 80076b8:	4b19      	ldr	r3, [pc, #100]	; (8007720 <__trace_isr_enter+0x70>)
 80076ba:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80076c2:	f003 0304 	and.w	r3, r3, #4
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d126      	bne.n	8007718 <__trace_isr_enter+0x68>
 80076ca:	2330      	movs	r3, #48	; 0x30
 80076cc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	f383 8811 	msr	BASEPRI, r3
}
 80076d4:	bf00      	nop
}
 80076d6:	bf00      	nop
}
 80076d8:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80076e0:	7813      	ldrb	r3, [r2, #0]
 80076e2:	2103      	movs	r1, #3
 80076e4:	f361 0302 	bfi	r3, r1, #0, #3
 80076e8:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80076f0:	7813      	ldrb	r3, [r2, #0]
 80076f2:	f36f 03c7 	bfc	r3, #3, #5
 80076f6:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8007702:	6978      	ldr	r0, [r7, #20]
 8007704:	f7ff ff08 	bl	8007518 <trace_next>
 8007708:	2300      	movs	r3, #0
 800770a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	f383 8811 	msr	BASEPRI, r3
}
 8007712:	bf00      	nop
}
 8007714:	bf00      	nop
}
 8007716:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8007718:	bf00      	nop
 800771a:	3718      	adds	r7, #24
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}
 8007720:	240009c8 	.word	0x240009c8

08007724 <__trace_isr_leave>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
 8007724:	b580      	push	{r7, lr}
 8007726:	b086      	sub	sp, #24
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 800772c:	4b19      	ldr	r3, [pc, #100]	; (8007794 <__trace_isr_leave+0x70>)
 800772e:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007736:	f003 0304 	and.w	r3, r3, #4
 800773a:	2b00      	cmp	r3, #0
 800773c:	d126      	bne.n	800778c <__trace_isr_leave+0x68>
 800773e:	2330      	movs	r3, #48	; 0x30
 8007740:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f383 8811 	msr	BASEPRI, r3
}
 8007748:	bf00      	nop
}
 800774a:	bf00      	nop
}
 800774c:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007754:	7813      	ldrb	r3, [r2, #0]
 8007756:	2104      	movs	r1, #4
 8007758:	f361 0302 	bfi	r3, r1, #0, #3
 800775c:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007764:	7813      	ldrb	r3, [r2, #0]
 8007766:	f36f 03c7 	bfc	r3, #3, #5
 800776a:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8007776:	6978      	ldr	r0, [r7, #20]
 8007778:	f7ff fece 	bl	8007518 <trace_next>
 800777c:	2300      	movs	r3, #0
 800777e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	f383 8811 	msr	BASEPRI, r3
}
 8007786:	bf00      	nop
}
 8007788:	bf00      	nop
}
 800778a:	bf00      	nop
    port_unlock_from_isr();
  }
}
 800778c:	bf00      	nop
 800778e:	3718      	adds	r7, #24
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}
 8007794:	240009c8 	.word	0x240009c8

08007798 <__trace_halt>:
 *
 * @param[in] reason    the halt error string
 *
 * @notapi
 */
void __trace_halt(const char *reason) {
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 80077a0:	4b11      	ldr	r3, [pc, #68]	; (80077e8 <__trace_halt+0x50>)
 80077a2:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80077aa:	f003 0308 	and.w	r3, r3, #8
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d116      	bne.n	80077e0 <__trace_halt+0x48>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80077b8:	7813      	ldrb	r3, [r2, #0]
 80077ba:	2105      	movs	r1, #5
 80077bc:	f361 0302 	bfi	r3, r1, #0, #3
 80077c0:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state         = 0;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80077c8:	7813      	ldrb	r3, [r2, #0]
 80077ca:	f36f 03c7 	bfc	r3, #3, #5
 80077ce:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.halt.reason = reason;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077d6:	687a      	ldr	r2, [r7, #4]
 80077d8:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 80077da:	68f8      	ldr	r0, [r7, #12]
 80077dc:	f7ff fe9c 	bl	8007518 <trace_next>
  }
}
 80077e0:	bf00      	nop
 80077e2:	3710      	adds	r7, #16
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	240009c8 	.word	0x240009c8

080077ec <chTimeAddX>:
 * @return              The new system time.
 *
 * @xclass
 */
static inline systime_t chTimeAddX(systime_t systime,
                                   sysinterval_t interval) {
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	4413      	add	r3, r2
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	bc80      	pop	{r7}
 8007804:	4770      	bx	lr

08007806 <chTimeDiffX>:
 * @param[in] end       second system time
 * @return              The interval representing the time difference.
 *
 * @xclass
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 8007806:	b480      	push	{r7}
 8007808:	b083      	sub	sp, #12
 800780a:	af00      	add	r7, sp, #0
 800780c:	6078      	str	r0, [r7, #4]
 800780e:	6039      	str	r1, [r7, #0]

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8007810:	683a      	ldr	r2, [r7, #0]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	1ad3      	subs	r3, r2, r3
  /*lint -restore*/
}
 8007816:	4618      	mov	r0, r3
 8007818:	370c      	adds	r7, #12
 800781a:	46bd      	mov	sp, r7
 800781c:	bc80      	pop	{r7}
 800781e:	4770      	bx	lr

08007820 <ch_dlist_isempty>:
 * @param[in] dlhp      pointer to the delta list header
 * @return              The status of the delta list.
 *
 * @notapi
 */
static inline bool ch_dlist_isempty(ch_delta_list_t *dlhp) {
 8007820:	b480      	push	{r7}
 8007822:	b083      	sub	sp, #12
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]

  return (bool)(dlhp == dlhp->next);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	429a      	cmp	r2, r3
 8007830:	bf0c      	ite	eq
 8007832:	2301      	moveq	r3, #1
 8007834:	2300      	movne	r3, #0
 8007836:	b2db      	uxtb	r3, r3
}
 8007838:	4618      	mov	r0, r3
 800783a:	370c      	adds	r7, #12
 800783c:	46bd      	mov	sp, r7
 800783e:	bc80      	pop	{r7}
 8007840:	4770      	bx	lr

08007842 <ch_dlist_isfirst>:
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline bool ch_dlist_isfirst(ch_delta_list_t *dlhp,
                                    ch_delta_list_t *dlp) {
 8007842:	b480      	push	{r7}
 8007844:	b083      	sub	sp, #12
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
 800784a:	6039      	str	r1, [r7, #0]

  return (bool)(dlhp->next == dlp);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	429a      	cmp	r2, r3
 8007854:	bf0c      	ite	eq
 8007856:	2301      	moveq	r3, #1
 8007858:	2300      	movne	r3, #0
 800785a:	b2db      	uxtb	r3, r3
}
 800785c:	4618      	mov	r0, r3
 800785e:	370c      	adds	r7, #12
 8007860:	46bd      	mov	sp, r7
 8007862:	bc80      	pop	{r7}
 8007864:	4770      	bx	lr

08007866 <ch_dlist_insert_after>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {
 8007866:	b480      	push	{r7}
 8007868:	b085      	sub	sp, #20
 800786a:	af00      	add	r7, sp, #0
 800786c:	60f8      	str	r0, [r7, #12]
 800786e:	60b9      	str	r1, [r7, #8]
 8007870:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	687a      	ldr	r2, [r7, #4]
 8007876:	609a      	str	r2, [r3, #8]
  dlp->prev       = dlhp;
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	605a      	str	r2, [r3, #4]
  dlp->next       = dlp->prev->next;
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp;
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	605a      	str	r2, [r3, #4]
  dlhp->next      = dlp;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	68ba      	ldr	r2, [r7, #8]
 8007894:	601a      	str	r2, [r3, #0]
}
 8007896:	bf00      	nop
 8007898:	3714      	adds	r7, #20
 800789a:	46bd      	mov	sp, r7
 800789c:	bc80      	pop	{r7}
 800789e:	4770      	bx	lr

080078a0 <ch_dlist_insert_before>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_before(ch_delta_list_t *dlhp,
                                          ch_delta_list_t *dlp,
                                          sysinterval_t delta) {
 80078a0:	b480      	push	{r7}
 80078a2:	b085      	sub	sp, #20
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	609a      	str	r2, [r3, #8]
  dlp->next       = dlhp;
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	601a      	str	r2, [r3, #0]
  dlp->prev       = dlp->next->prev;
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	685a      	ldr	r2, [r3, #4]
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	605a      	str	r2, [r3, #4]
  dlp->prev->next = dlp;
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	68ba      	ldr	r2, [r7, #8]
 80078c8:	601a      	str	r2, [r3, #0]
  dlhp->prev      = dlp;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	68ba      	ldr	r2, [r7, #8]
 80078ce:	605a      	str	r2, [r3, #4]
}
 80078d0:	bf00      	nop
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bc80      	pop	{r7}
 80078d8:	4770      	bx	lr

080078da <ch_dlist_insert>:
 *
 * @notapi
 */
static inline void ch_dlist_insert(ch_delta_list_t *dlhp,
                                   ch_delta_list_t *dlep,
                                   sysinterval_t delta) {
 80078da:	b580      	push	{r7, lr}
 80078dc:	b086      	sub	sp, #24
 80078de:	af00      	add	r7, sp, #0
 80078e0:	60f8      	str	r0, [r7, #12]
 80078e2:	60b9      	str	r1, [r7, #8]
 80078e4:	607a      	str	r2, [r7, #4]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 80078ec:	e007      	b.n	80078fe <ch_dlist_insert+0x24>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	1ad3      	subs	r3, r2, r3
 80078f6:	607b      	str	r3, [r7, #4]
    dlp = dlp->next;
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	687a      	ldr	r2, [r7, #4]
 8007904:	429a      	cmp	r2, r3
 8007906:	bf8c      	ite	hi
 8007908:	2301      	movhi	r3, #1
 800790a:	2300      	movls	r3, #0
 800790c:	b2db      	uxtb	r3, r3
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1ed      	bne.n	80078ee <ch_dlist_insert+0x14>
  }

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);
 8007912:	687a      	ldr	r2, [r7, #4]
 8007914:	68b9      	ldr	r1, [r7, #8]
 8007916:	6978      	ldr	r0, [r7, #20]
 8007918:	f7ff ffc2 	bl	80078a0 <ch_dlist_insert_before>

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	689a      	ldr	r2, [r3, #8]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	1ad2      	subs	r2, r2, r3
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	609a      	str	r2, [r3, #8]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f04f 32ff 	mov.w	r2, #4294967295
 800792e:	609a      	str	r2, [r3, #8]
}
 8007930:	bf00      	nop
 8007932:	3718      	adds	r7, #24
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}

08007938 <ch_dlist_remove_first>:
 *
 * @param[in] dlhp      pointer to the delta list header
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_remove_first(ch_delta_list_t *dlhp) {
 8007938:	b480      	push	{r7}
 800793a:	b085      	sub	sp, #20
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  ch_delta_list_t *dlp = dlhp->next;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	60fb      	str	r3, [r7, #12]

  dlhp->next       = dlp->next;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	601a      	str	r2, [r3, #0]
  dlhp->next->prev = dlhp;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	605a      	str	r2, [r3, #4]

  return dlp;
 8007956:	68fb      	ldr	r3, [r7, #12]
}
 8007958:	4618      	mov	r0, r3
 800795a:	3714      	adds	r7, #20
 800795c:	46bd      	mov	sp, r7
 800795e:	bc80      	pop	{r7}
 8007960:	4770      	bx	lr

08007962 <ch_dlist_dequeue>:
 *
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {
 8007962:	b480      	push	{r7}
 8007964:	b083      	sub	sp, #12
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]

  dlp->prev->next = dlp->next;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	687a      	ldr	r2, [r7, #4]
 8007970:	6812      	ldr	r2, [r2, #0]
 8007972:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp->prev;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	687a      	ldr	r2, [r7, #4]
 800797a:	6852      	ldr	r2, [r2, #4]
 800797c:	605a      	str	r2, [r3, #4]

  return dlp;
 800797e:	687b      	ldr	r3, [r7, #4]
}
 8007980:	4618      	mov	r0, r3
 8007982:	370c      	adds	r7, #12
 8007984:	46bd      	mov	sp, r7
 8007986:	bc80      	pop	{r7}
 8007988:	4770      	bx	lr

0800798a <port_timer_start_alarm>:
static inline void port_timer_start_alarm(systime_t time) {
 800798a:	b580      	push	{r7, lr}
 800798c:	b082      	sub	sp, #8
 800798e:	af00      	add	r7, sp, #0
 8007990:	6078      	str	r0, [r7, #4]
  stStartAlarm(time);
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f7f9 fcbe 	bl	8001314 <stStartAlarm>
}
 8007998:	bf00      	nop
 800799a:	3708      	adds	r7, #8
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <port_timer_stop_alarm>:
static inline void port_timer_stop_alarm(void) {
 80079a0:	b580      	push	{r7, lr}
 80079a2:	af00      	add	r7, sp, #0
  stStopAlarm();
 80079a4:	f7f9 fcc1 	bl	800132a <stStopAlarm>
}
 80079a8:	bf00      	nop
 80079aa:	bd80      	pop	{r7, pc}

080079ac <port_timer_set_alarm>:
static inline void port_timer_set_alarm(systime_t time) {
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  stSetAlarm(time);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f7f9 fcbe 	bl	8001336 <stSetAlarm>
}
 80079ba:	bf00      	nop
 80079bc:	3708      	adds	r7, #8
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 80079c2:	b580      	push	{r7, lr}
 80079c4:	af00      	add	r7, sp, #0
  return stGetCounter();
 80079c6:	f7f9 fc9e 	bl	8001306 <stGetCounter>
 80079ca:	4603      	mov	r3, r0
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	2330      	movs	r3, #48	; 0x30
 80079d8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f383 8811 	msr	BASEPRI, r3
}
 80079e0:	bf00      	nop
}
 80079e2:	bf00      	nop
}
 80079e4:	bf00      	nop
}
 80079e6:	bf00      	nop
 80079e8:	370c      	adds	r7, #12
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bc80      	pop	{r7}
 80079ee:	4770      	bx	lr

080079f0 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	2300      	movs	r3, #0
 80079f8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f383 8811 	msr	BASEPRI, r3
}
 8007a00:	bf00      	nop
}
 8007a02:	bf00      	nop
}
 8007a04:	bf00      	nop
}
 8007a06:	bf00      	nop
 8007a08:	370c      	adds	r7, #12
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bc80      	pop	{r7}
 8007a0e:	4770      	bx	lr

08007a10 <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 8007a10:	b580      	push	{r7, lr}
 8007a12:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 8007a14:	f7ff ffd5 	bl	80079c2 <port_timer_get_time>
 8007a18:	4603      	mov	r3, r0
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	bd80      	pop	{r7, pc}

08007a1e <vt_set_alarm>:
 *          in order to compensate for the event.
 *
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 8007a1e:	b580      	push	{r7, lr}
 8007a20:	b086      	sub	sp, #24
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
 8007a26:	6039      	str	r1, [r7, #0]
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8007a28:	2302      	movs	r3, #2
 8007a2a:	617b      	str	r3, [r7, #20]

  if (delay < currdelta) {
 8007a2c:	683a      	ldr	r2, [r7, #0]
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d201      	bcs.n	8007a38 <vt_set_alarm+0x1a>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	603b      	str	r3, [r7, #0]
  while (true) {
    sysinterval_t nowdelta;
    systime_t newnow;

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, delay));
 8007a38:	6839      	ldr	r1, [r7, #0]
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f7ff fed6 	bl	80077ec <chTimeAddX>
 8007a40:	4603      	mov	r3, r0
 8007a42:	4618      	mov	r0, r3
 8007a44:	f7ff ffb2 	bl	80079ac <port_timer_set_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8007a48:	f7ff ffe2 	bl	8007a10 <chVTGetSystemTimeX>
 8007a4c:	6138      	str	r0, [r7, #16]
    nowdelta = chTimeDiffX(now, newnow);
 8007a4e:	6939      	ldr	r1, [r7, #16]
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f7ff fed8 	bl	8007806 <chTimeDiffX>
 8007a56:	60f8      	str	r0, [r7, #12]
    if (likely(nowdelta < delay)) {
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	bf34      	ite	cc
 8007a60:	2301      	movcc	r3, #1
 8007a62:	2300      	movcs	r3, #0
 8007a64:	b2db      	uxtb	r3, r3
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d107      	bne.n	8007a7a <vt_set_alarm+0x5c>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	3301      	adds	r3, #1
 8007a6e:	617b      	str	r3, [r7, #20]

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	603b      	str	r3, [r7, #0]
  while (true) {
 8007a78:	e7de      	b.n	8007a38 <vt_set_alarm+0x1a>
      break;
 8007a7a:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d902      	bls.n	8007a88 <vt_set_alarm+0x6a>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8007a82:	2001      	movs	r0, #1
 8007a84:	f7ff fd28 	bl	80074d8 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8007a88:	bf00      	nop
 8007a8a:	3718      	adds	r7, #24
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}

08007a90 <vt_insert_first>:
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
                            virtual_timer_t *vtp,
                            systime_t now,
                            sysinterval_t delay) {
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b086      	sub	sp, #24
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	60f8      	str	r0, [r7, #12]
 8007a98:	60b9      	str	r1, [r7, #8]
 8007a9a:	607a      	str	r2, [r7, #4]
 8007a9c:	603b      	str	r3, [r7, #0]
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	60da      	str	r2, [r3, #12]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	68b9      	ldr	r1, [r7, #8]
 8007aa8:	683a      	ldr	r2, [r7, #0]
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f7ff fedb 	bl	8007866 <ch_dlist_insert_after>

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8007ab0:	2302      	movs	r3, #2
 8007ab2:	617b      	str	r3, [r7, #20]

  /* If the requested delay is lower than the minimum safe delta then it
     is raised to the minimum safe value.*/
  if (delay < currdelta) {
 8007ab4:	683a      	ldr	r2, [r7, #0]
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d201      	bcs.n	8007ac0 <vt_insert_first+0x30>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	603b      	str	r3, [r7, #0]
  }
#endif

  /* Being the first element inserted in the list the alarm timer
     is started.*/
  port_timer_start_alarm(chTimeAddX(vtlp->lasttime, delay));
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	68db      	ldr	r3, [r3, #12]
 8007ac4:	6839      	ldr	r1, [r7, #0]
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7ff fe90 	bl	80077ec <chTimeAddX>
 8007acc:	4603      	mov	r3, r0
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f7ff ff5b 	bl	800798a <port_timer_start_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8007ad4:	f7ff ff9c 	bl	8007a10 <chVTGetSystemTimeX>
 8007ad8:	6138      	str	r0, [r7, #16]
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8007ada:	6939      	ldr	r1, [r7, #16]
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f7ff fe92 	bl	8007806 <chTimeDiffX>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	bf8c      	ite	hi
 8007aea:	2301      	movhi	r3, #1
 8007aec:	2300      	movls	r3, #0
 8007aee:	b2db      	uxtb	r3, r3
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d10f      	bne.n	8007b14 <vt_insert_first+0x84>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	3301      	adds	r3, #1
 8007af8:	617b      	str	r3, [r7, #20]

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, currdelta));
 8007afa:	6979      	ldr	r1, [r7, #20]
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f7ff fe75 	bl	80077ec <chTimeAddX>
 8007b02:	4603      	mov	r3, r0
 8007b04:	4618      	mov	r0, r3
 8007b06:	f7ff ff51 	bl	80079ac <port_timer_set_alarm>

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8007b0e:	697b      	ldr	r3, [r7, #20]
 8007b10:	603b      	str	r3, [r7, #0]
  while (true) {
 8007b12:	e7df      	b.n	8007ad4 <vt_insert_first+0x44>
      break;
 8007b14:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	d902      	bls.n	8007b22 <vt_insert_first+0x92>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8007b1c:	2001      	movs	r0, #1
 8007b1e:	f7ff fcdb 	bl	80074d8 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8007b22:	bf00      	nop
 8007b24:	3718      	adds	r7, #24
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}

08007b2a <vt_enqueue>:
/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
                       virtual_timer_t *vtp,
                       sysinterval_t delay) {
 8007b2a:	b580      	push	{r7, lr}
 8007b2c:	b088      	sub	sp, #32
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	60f8      	str	r0, [r7, #12]
 8007b32:	60b9      	str	r1, [r7, #8]
 8007b34:	607a      	str	r2, [r7, #4]
  sysinterval_t delta;

#if CH_CFG_ST_TIMEDELTA > 0
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();
 8007b36:	f7ff ff6b 	bl	8007a10 <chVTGetSystemTimeX>
 8007b3a:	61b8      	str	r0, [r7, #24]

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f7ff fe6e 	bl	8007820 <ch_dlist_isempty>
 8007b44:	4603      	mov	r3, r0
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d006      	beq.n	8007b58 <vt_enqueue+0x2e>

      vt_insert_first(vtlp, vtp, now, delay);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	69ba      	ldr	r2, [r7, #24]
 8007b4e:	68b9      	ldr	r1, [r7, #8]
 8007b50:	68f8      	ldr	r0, [r7, #12]
 8007b52:	f7ff ff9d 	bl	8007a90 <vt_insert_first>

      return;
 8007b56:	e020      	b.n	8007b9a <vt_enqueue+0x70>
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	68db      	ldr	r3, [r3, #12]
 8007b5c:	69b9      	ldr	r1, [r7, #24]
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f7ff fe51 	bl	8007806 <chTimeDiffX>
 8007b64:	6178      	str	r0, [r7, #20]
    delta    = nowdelta + delay;
 8007b66:	697a      	ldr	r2, [r7, #20]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4413      	add	r3, r2
 8007b6c:	61fb      	str	r3, [r7, #28]

    /* Scenario where a very large delay exceeded the numeric range, the
       delta is shortened to make it fit the numeric range, the timer
       will be triggered "deltanow" cycles earlier.*/
    if (delta < nowdelta) {
 8007b6e:	69fa      	ldr	r2, [r7, #28]
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d201      	bcs.n	8007b7a <vt_enqueue+0x50>
      delta = delay;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	61fb      	str	r3, [r7, #28]
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	69fa      	ldr	r2, [r7, #28]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d203      	bcs.n	8007b8e <vt_enqueue+0x64>

      vt_set_alarm(now, delay);
 8007b86:	6879      	ldr	r1, [r7, #4]
 8007b88:	69b8      	ldr	r0, [r7, #24]
 8007b8a:	f7ff ff48 	bl	8007a1e <vt_set_alarm>

  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	68b9      	ldr	r1, [r7, #8]
 8007b92:	69fa      	ldr	r2, [r7, #28]
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7ff fea0 	bl	80078da <ch_dlist_insert>
}
 8007b9a:	3720      	adds	r7, #32
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b086      	sub	sp, #24
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	607a      	str	r2, [r7, #4]
 8007bac:	603b      	str	r3, [r7, #0]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8007bae:	4b0a      	ldr	r3, [pc, #40]	; (8007bd8 <chVTDoSetI+0x38>)
 8007bb0:	617b      	str	r3, [r7, #20]

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	683a      	ldr	r2, [r7, #0]
 8007bb6:	611a      	str	r2, [r3, #16]
  vtp->func    = vtfunc;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	687a      	ldr	r2, [r7, #4]
 8007bbc:	60da      	str	r2, [r3, #12]
  vtp->reload  = (sysinterval_t)0;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	615a      	str	r2, [r3, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8007bc4:	68ba      	ldr	r2, [r7, #8]
 8007bc6:	68f9      	ldr	r1, [r7, #12]
 8007bc8:	6978      	ldr	r0, [r7, #20]
 8007bca:	f7ff ffae 	bl	8007b2a <vt_enqueue>
}
 8007bce:	bf00      	nop
 8007bd0:	3718      	adds	r7, #24
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	240009d8 	.word	0x240009d8

08007bdc <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b086      	sub	sp, #24
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8007be4:	4b2d      	ldr	r3, [pc, #180]	; (8007c9c <chVTDoResetI+0xc0>)
 8007be6:	617b      	str	r3, [r7, #20]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8007be8:	697b      	ldr	r3, [r7, #20]
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	4611      	mov	r1, r2
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f7ff fe27 	bl	8007842 <ch_dlist_isfirst>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	f083 0301 	eor.w	r3, r3, #1
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d014      	beq.n	8007c2a <chVTDoResetI+0x4e>

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7ff fead 	bl	8007962 <ch_dlist_dequeue>

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	6899      	ldr	r1, [r3, #8]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	689a      	ldr	r2, [r3, #8]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	440a      	add	r2, r1
 8007c18:	609a      	str	r2, [r3, #8]

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	601a      	str	r2, [r3, #0]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	f04f 32ff 	mov.w	r2, #4294967295
 8007c26:	609a      	str	r2, [r3, #8]

    return;
 8007c28:	e035      	b.n	8007c96 <chVTDoResetI+0xba>
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7ff fe83 	bl	8007938 <ch_dlist_remove_first>
  vtp->dlist.next = NULL;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	601a      	str	r2, [r3, #0]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f7ff fdf0 	bl	8007820 <ch_dlist_isempty>
 8007c40:	4603      	mov	r3, r0
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d002      	beq.n	8007c4c <chVTDoResetI+0x70>

    port_timer_stop_alarm();
 8007c46:	f7ff feab 	bl	80079a0 <port_timer_stop_alarm>

    return;
 8007c4a:	e024      	b.n	8007c96 <chVTDoResetI+0xba>
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	6899      	ldr	r1, [r3, #8]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	689a      	ldr	r2, [r3, #8]
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	440a      	add	r2, r1
 8007c5c:	609a      	str	r2, [r3, #8]

  /* Distance in ticks between the last alarm event and current time.*/
  now = chVTGetSystemTimeX();
 8007c5e:	f7ff fed7 	bl	8007a10 <chVTGetSystemTimeX>
 8007c62:	6138      	str	r0, [r7, #16]
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	6939      	ldr	r1, [r7, #16]
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f7ff fdcb 	bl	8007806 <chTimeDiffX>
 8007c70:	60f8      	str	r0, [r7, #12]

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d20a      	bcs.n	8007c94 <chVTDoResetI+0xb8>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	689a      	ldr	r2, [r3, #8]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	1ad3      	subs	r3, r2, r3
 8007c88:	60bb      	str	r3, [r7, #8]

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 8007c8a:	68b9      	ldr	r1, [r7, #8]
 8007c8c:	6938      	ldr	r0, [r7, #16]
 8007c8e:	f7ff fec6 	bl	8007a1e <vt_set_alarm>
 8007c92:	e000      	b.n	8007c96 <chVTDoResetI+0xba>
    return;
 8007c94:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007c96:	3718      	adds	r7, #24
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}
 8007c9c:	240009d8 	.word	0x240009d8

08007ca0 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b088      	sub	sp, #32
 8007ca4:	af00      	add	r7, sp, #0
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8007ca6:	4b4d      	ldr	r3, [pc, #308]	; (8007ddc <chVTDoTickI+0x13c>)
 8007ca8:	617b      	str	r3, [r7, #20]
     than the interval between "now" and "lasttime".*/
  while (true) {
    systime_t lasttime;

    /* First timer in the delta list.*/
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	613b      	str	r3, [r7, #16]

    /* Delta between current time and last execution time.*/
    now = chVTGetSystemTimeX();
 8007cb0:	f7ff feae 	bl	8007a10 <chVTGetSystemTimeX>
 8007cb4:	60f8      	str	r0, [r7, #12]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	68db      	ldr	r3, [r3, #12]
 8007cba:	68f9      	ldr	r1, [r7, #12]
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f7ff fda2 	bl	8007806 <chTimeDiffX>
 8007cc2:	60b8      	str	r0, [r7, #8]

    /* Loop break condition.
       Note that the list scan is limited by the delta list header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is greater than all
       deltas*/
    if (nowdelta < vtp->dlist.delta) {
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	68ba      	ldr	r2, [r7, #8]
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	d366      	bcc.n	8007d9c <chVTDoTickI+0xfc>
      break;
    }

    /* Last time deadline is updated to the next timer's time.*/
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	68da      	ldr	r2, [r3, #12]
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	4610      	mov	r0, r2
 8007cda:	f7ff fd87 	bl	80077ec <chTimeAddX>
 8007cde:	6078      	str	r0, [r7, #4]
    vtlp->lasttime = lasttime;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	60da      	str	r2, [r3, #12]

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	4618      	mov	r0, r3
 8007cea:	f7ff fe3a 	bl	8007962 <ch_dlist_dequeue>
    vtp->dlist.next = NULL;
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	601a      	str	r2, [r3, #0]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f7ff fd92 	bl	8007820 <ch_dlist_isempty>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d001      	beq.n	8007d06 <chVTDoTickI+0x66>
      port_timer_stop_alarm();
 8007d02:	f7ff fe4d 	bl	80079a0 <port_timer_stop_alarm>
    }

    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();
 8007d06:	f7ff fe73 	bl	80079f0 <chSysUnlockFromISR>

    vtp->func(vtp, vtp->par);
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	693a      	ldr	r2, [r7, #16]
 8007d10:	6912      	ldr	r2, [r2, #16]
 8007d12:	4611      	mov	r1, r2
 8007d14:	6938      	ldr	r0, [r7, #16]
 8007d16:	4798      	blx	r3

    chSysLockFromISR();
 8007d18:	f7ff fe5a 	bl	80079d0 <chSysLockFromISR>

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	695b      	ldr	r3, [r3, #20]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	bf14      	ite	ne
 8007d24:	2301      	movne	r3, #1
 8007d26:	2300      	moveq	r3, #0
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d0bd      	beq.n	8007caa <chVTDoTickI+0xa>
      sysinterval_t delta, delay;

      /* Refreshing the now delta after spending time in the callback for
         a more accurate detection of too fast reloads.*/
      now = chVTGetSystemTimeX();
 8007d2e:	f7ff fe6f 	bl	8007a10 <chVTGetSystemTimeX>
 8007d32:	60f8      	str	r0, [r7, #12]
      nowdelta = chTimeDiffX(lasttime, now);
 8007d34:	68f9      	ldr	r1, [r7, #12]
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f7ff fd65 	bl	8007806 <chTimeDiffX>
 8007d3c:	60b8      	str	r0, [r7, #8]

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	695b      	ldr	r3, [r3, #20]
 8007d42:	68ba      	ldr	r2, [r7, #8]
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d905      	bls.n	8007d54 <chVTDoTickI+0xb4>
        /* System time is already past the deadline, logging the fault and
           proceeding with a minimum delay.*/

        chDbgAssert(false, "skipped deadline");
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8007d48:	2002      	movs	r0, #2
 8007d4a:	f7ff fbc5 	bl	80074d8 <chRFCUCollectFaultsI>

        delay = (sysinterval_t)0;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	61bb      	str	r3, [r7, #24]
 8007d52:	e004      	b.n	8007d5e <chVTDoTickI+0xbe>
      }
      else {
        /* Enqueuing the timer again using the calculated delta.*/
        delay = vtp->reload - nowdelta;
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	695a      	ldr	r2, [r3, #20]
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	1ad3      	subs	r3, r2, r3
 8007d5c:	61bb      	str	r3, [r7, #24]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	4618      	mov	r0, r3
 8007d62:	f7ff fd5d 	bl	8007820 <ch_dlist_isempty>
 8007d66:	4603      	mov	r3, r0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d006      	beq.n	8007d7a <chVTDoTickI+0xda>

        vt_insert_first(vtlp, vtp, now, delay);
 8007d6c:	69bb      	ldr	r3, [r7, #24]
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	6939      	ldr	r1, [r7, #16]
 8007d72:	6978      	ldr	r0, [r7, #20]
 8007d74:	f7ff fe8c 	bl	8007a90 <vt_insert_first>

        return;
 8007d78:	e02c      	b.n	8007dd4 <chVTDoTickI+0x134>

      /* Delay as delta from 'lasttime'. Note, it can overflow and the value
         becomes lower than 'nowdelta'. In that case the delta is shortened
         to make it fit the numeric range and the timer will be triggered
         "nowdelta" cycles earlier.*/
      delta = nowdelta + delay;
 8007d7a:	68ba      	ldr	r2, [r7, #8]
 8007d7c:	69bb      	ldr	r3, [r7, #24]
 8007d7e:	4413      	add	r3, r2
 8007d80:	61fb      	str	r3, [r7, #28]
      if (delta < nowdelta) {
 8007d82:	69fa      	ldr	r2, [r7, #28]
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d201      	bcs.n	8007d8e <chVTDoTickI+0xee>
        delta = delay;
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	61fb      	str	r3, [r7, #28]
      }

      /* Insert into delta list. */
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	6939      	ldr	r1, [r7, #16]
 8007d92:	69fa      	ldr	r2, [r7, #28]
 8007d94:	4618      	mov	r0, r3
 8007d96:	f7ff fda0 	bl	80078da <ch_dlist_insert>
  while (true) {
 8007d9a:	e786      	b.n	8007caa <chVTDoTickI+0xa>
      break;
 8007d9c:	bf00      	nop
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	4618      	mov	r0, r3
 8007da2:	f7ff fd3d 	bl	8007820 <ch_dlist_isempty>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d112      	bne.n	8007dd2 <chVTDoTickI+0x132>
    return;
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	68da      	ldr	r2, [r3, #12]
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	441a      	add	r2, r3
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	60da      	str	r2, [r3, #12]
  vtp->dlist.delta -= nowdelta;
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	689a      	ldr	r2, [r3, #8]
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	1ad2      	subs	r2, r2, r3
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	609a      	str	r2, [r3, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	4619      	mov	r1, r3
 8007dca:	68f8      	ldr	r0, [r7, #12]
 8007dcc:	f7ff fe27 	bl	8007a1e <vt_set_alarm>
 8007dd0:	e000      	b.n	8007dd4 <chVTDoTickI+0x134>
    return;
 8007dd2:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007dd4:	3720      	adds	r7, #32
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
 8007dda:	bf00      	nop
 8007ddc:	240009d8 	.word	0x240009d8

08007de0 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8007de0:	b480      	push	{r7}
 8007de2:	b083      	sub	sp, #12
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	6812      	ldr	r2, [r2, #0]
 8007df0:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	6852      	ldr	r2, [r2, #4]
 8007dfa:	605a      	str	r2, [r3, #4]
  return p;
 8007dfc:	687b      	ldr	r3, [r7, #4]
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	370c      	adds	r7, #12
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bc80      	pop	{r7}
 8007e06:	4770      	bx	lr

08007e08 <ch_pqueue_remove_highest>:
static inline ch_priority_queue_t *ch_pqueue_remove_highest(ch_priority_queue_t *pqp) {
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  ch_priority_queue_t *p = pqp->next;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	60fb      	str	r3, [r7, #12]
  pqp->next       = p->next;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	601a      	str	r2, [r3, #0]
  pqp->next->prev = pqp;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	605a      	str	r2, [r3, #4]
  return p;
 8007e26:	68fb      	ldr	r3, [r7, #12]
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3714      	adds	r7, #20
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bc80      	pop	{r7}
 8007e30:	4770      	bx	lr

08007e32 <ch_pqueue_insert_behind>:
                                                           ch_priority_queue_t *p) {
 8007e32:	b480      	push	{r7}
 8007e34:	b083      	sub	sp, #12
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
 8007e3a:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio >= p->prio));
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	689a      	ldr	r2, [r3, #8]
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	bf2c      	ite	cs
 8007e4e:	2301      	movcs	r3, #1
 8007e50:	2300      	movcc	r3, #0
 8007e52:	b2db      	uxtb	r3, r3
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d1f1      	bne.n	8007e3c <ch_pqueue_insert_behind+0xa>
  p->next       = pqp;
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	687a      	ldr	r2, [r7, #4]
 8007e5c:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	685a      	ldr	r2, [r3, #4]
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	683a      	ldr	r2, [r7, #0]
 8007e6c:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	683a      	ldr	r2, [r7, #0]
 8007e72:	605a      	str	r2, [r3, #4]
  return p;
 8007e74:	683b      	ldr	r3, [r7, #0]
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	370c      	adds	r7, #12
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bc80      	pop	{r7}
 8007e7e:	4770      	bx	lr

08007e80 <ch_pqueue_insert_ahead>:
                                                          ch_priority_queue_t *p) {
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio > p->prio));
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	689a      	ldr	r2, [r3, #8]
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	429a      	cmp	r2, r3
 8007e9a:	bf8c      	ite	hi
 8007e9c:	2301      	movhi	r3, #1
 8007e9e:	2300      	movls	r3, #0
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d1f1      	bne.n	8007e8a <ch_pqueue_insert_ahead+0xa>
  p->next       = pqp;
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	685a      	ldr	r2, [r3, #4]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	683a      	ldr	r2, [r7, #0]
 8007eba:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	683a      	ldr	r2, [r7, #0]
 8007ec0:	605a      	str	r2, [r3, #4]
  return p;
 8007ec2:	683b      	ldr	r3, [r7, #0]
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	370c      	adds	r7, #12
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bc80      	pop	{r7}
 8007ecc:	4770      	bx	lr

08007ece <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8007ece:	b480      	push	{r7}
 8007ed0:	b083      	sub	sp, #12
 8007ed2:	af00      	add	r7, sp, #0
 8007ed4:	2330      	movs	r3, #48	; 0x30
 8007ed6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f383 8811 	msr	BASEPRI, r3
}
 8007ede:	bf00      	nop
}
 8007ee0:	bf00      	nop
}
 8007ee2:	bf00      	nop
}
 8007ee4:	bf00      	nop
 8007ee6:	370c      	adds	r7, #12
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bc80      	pop	{r7}
 8007eec:	4770      	bx	lr

08007eee <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8007eee:	b480      	push	{r7}
 8007ef0:	b083      	sub	sp, #12
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f383 8811 	msr	BASEPRI, r3
}
 8007efe:	bf00      	nop
}
 8007f00:	bf00      	nop
}
 8007f02:	bf00      	nop
}
 8007f04:	bf00      	nop
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bc80      	pop	{r7}
 8007f0c:	4770      	bx	lr

08007f0e <chVTIsArmedI>:
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 * @return              true if the timer is armed.
 *
 * @iclass
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {
 8007f0e:	b480      	push	{r7}
 8007f10:	b083      	sub	sp, #12
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	bf14      	ite	ne
 8007f1e:	2301      	movne	r3, #1
 8007f20:	2300      	moveq	r3, #0
 8007f22:	b2db      	uxtb	r3, r3
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	370c      	adds	r7, #12
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bc80      	pop	{r7}
 8007f2c:	4770      	bx	lr

08007f2e <chSemFastSignalI>:
 *
 * @param[in] sp        pointer to a @p semaphore_t structure
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {
 8007f2e:	b480      	push	{r7}
 8007f30:	b083      	sub	sp, #12
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  sp->cnt++;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	1c5a      	adds	r2, r3, #1
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	609a      	str	r2, [r3, #8]
}
 8007f40:	bf00      	nop
 8007f42:	370c      	adds	r7, #12
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bc80      	pop	{r7}
 8007f48:	4770      	bx	lr

08007f4a <__sch_ready_behind>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_behind(thread_t *tp) {
 8007f4a:	b580      	push	{r7, lr}
 8007f4c:	b082      	sub	sp, #8
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f56:	4619      	mov	r1, r3
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f7ff fb39 	bl	80075d0 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	699b      	ldr	r3, [r3, #24]
 8007f6a:	461a      	mov	r2, r3
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	4619      	mov	r1, r3
 8007f70:	4610      	mov	r0, r2
 8007f72:	f7ff ff5e 	bl	8007e32 <ch_pqueue_insert_behind>
 8007f76:	4603      	mov	r3, r0
                                           &tp->hdr.pqueue));
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3708      	adds	r7, #8
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <__sch_ready_ahead>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_ahead(thread_t *tp) {
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b082      	sub	sp, #8
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f7ff fb1e 	bl	80075d0 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	699b      	ldr	r3, [r3, #24]
 8007fa0:	461a      	mov	r2, r3
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	4610      	mov	r0, r2
 8007fa8:	f7ff ff6a 	bl	8007e80 <ch_pqueue_insert_ahead>
 8007fac:	4603      	mov	r3, r0
                                          &tp->hdr.pqueue));
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3708      	adds	r7, #8
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
	...

08007fb8 <__sch_reschedule_ahead>:
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself.
 *
 * @notapi
 */
static void __sch_reschedule_ahead(void) {
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b084      	sub	sp, #16
 8007fbc:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 8007fbe:	4b10      	ldr	r3, [pc, #64]	; (8008000 <__sch_reschedule_ahead+0x48>)
 8007fc0:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f7ff ff1c 	bl	8007e08 <ch_pqueue_remove_highest>
 8007fd0:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	60da      	str	r2, [r3, #12]
  if (otp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }

  /* Placing in ready list ahead of peers.*/
  otp = __sch_ready_ahead(otp);
 8007fe0:	68b8      	ldr	r0, [r7, #8]
 8007fe2:	f7ff ffcd 	bl	8007f80 <__sch_ready_ahead>
 8007fe6:	60b8      	str	r0, [r7, #8]

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8007fe8:	68b9      	ldr	r1, [r7, #8]
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f7ff fb28 	bl	8007640 <__trace_switch>
 8007ff0:	68b9      	ldr	r1, [r7, #8]
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f7f8 f9f4 	bl	80003e0 <__port_switch>
}
 8007ff8:	bf00      	nop
 8007ffa:	3710      	adds	r7, #16
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}
 8008000:	240009c8 	.word	0x240009c8

08008004 <__sch_wakeup>:

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8008004:	b580      	push	{r7, lr}
 8008006:	b084      	sub	sp, #16
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
 800800c:	6039      	str	r1, [r7, #0]
  thread_t *tp = threadref(p);
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	60fb      	str	r3, [r7, #12]

  (void)vtp;

  chSysLockFromISR();
 8008012:	f7ff ff5c 	bl	8007ece <chSysLockFromISR>
  switch (tp->state) {
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800801c:	2b0c      	cmp	r3, #12
 800801e:	d82f      	bhi.n	8008080 <__sch_wakeup+0x7c>
 8008020:	a201      	add	r2, pc, #4	; (adr r2, 8008028 <__sch_wakeup+0x24>)
 8008022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008026:	bf00      	nop
 8008028:	0800805d 	.word	0x0800805d
 800802c:	08008081 	.word	0x08008081
 8008030:	08008081 	.word	0x08008081
 8008034:	08008063 	.word	0x08008063
 8008038:	08008077 	.word	0x08008077
 800803c:	0800806d 	.word	0x0800806d
 8008040:	08008081 	.word	0x08008081
 8008044:	08008077 	.word	0x08008077
 8008048:	08008081 	.word	0x08008081
 800804c:	08008081 	.word	0x08008081
 8008050:	08008081 	.word	0x08008081
 8008054:	08008081 	.word	0x08008081
 8008058:	08008077 	.word	0x08008077
  case CH_STATE_READY:
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
 800805c:	f7ff ff47 	bl	8007eee <chSysUnlockFromISR>
    return;
 8008060:	e019      	b.n	8008096 <__sch_wakeup+0x92>
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008066:	2200      	movs	r2, #0
 8008068:	601a      	str	r2, [r3, #0]
    break;
 800806a:	e00a      	b.n	8008082 <__sch_wakeup+0x7e>
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008070:	4618      	mov	r0, r3
 8008072:	f7ff ff5c 	bl	8007f2e <chSemFastSignalI>
#endif
#if (CH_CFG_USE_CONDVARS == TRUE) && (CH_CFG_USE_CONDVARS_TIMEOUT == TRUE)
  case CH_STATE_WTCOND:
#endif
    /* States requiring dequeuing.*/
    (void) ch_queue_dequeue(&tp->hdr.queue);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	4618      	mov	r0, r3
 800807a:	f7ff feb1 	bl	8007de0 <ch_queue_dequeue>
    break;
 800807e:	e000      	b.n	8008082 <__sch_wakeup+0x7e>
  default:
    /* Any other state, nothing to do.*/
    break;
 8008080:	bf00      	nop
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f04f 32ff 	mov.w	r2, #4294967295
 8008088:	629a      	str	r2, [r3, #40]	; 0x28

  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
 800808a:	68f8      	ldr	r0, [r7, #12]
 800808c:	f7ff ff5d 	bl	8007f4a <__sch_ready_behind>
  chSysUnlockFromISR();
 8008090:	f7ff ff2d 	bl	8007eee <chSysUnlockFromISR>

  return;
 8008094:	bf00      	nop
}
 8008096:	3710      	adds	r7, #16
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}

0800809c <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 800809c:	b580      	push	{r7, lr}
 800809e:	b082      	sub	sp, #8
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
       the other core.*/
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f7ff ff50 	bl	8007f4a <__sch_ready_behind>
 80080aa:	4603      	mov	r3, r0
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3708      	adds	r7, #8
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b086      	sub	sp, #24
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	4603      	mov	r3, r0
 80080bc:	71fb      	strb	r3, [r7, #7]
  os_instance_t *oip = currcore;
 80080be:	4b10      	ldr	r3, [pc, #64]	; (8008100 <chSchGoSleepS+0x4c>)
 80080c0:	613b      	str	r3, [r7, #16]
  thread_t *otp = __instance_get_currthread(oip);
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	60fb      	str	r3, [r7, #12]

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
  chDbgAssert(otp->owner == oip, "invalid core");

  /* New state.*/
  otp->state = newstate;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	79fa      	ldrb	r2, [r7, #7]
 80080cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
     time quantum when it will wakeup.*/
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	4618      	mov	r0, r3
 80080d4:	f7ff fe98 	bl	8007e08 <ch_pqueue_remove_highest>
 80080d8:	6178      	str	r0, [r7, #20]
  ntp->state = CH_STATE_CURRENT;
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	2201      	movs	r2, #1
 80080de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	697a      	ldr	r2, [r7, #20]
 80080e6:	60da      	str	r2, [r3, #12]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80080e8:	68f9      	ldr	r1, [r7, #12]
 80080ea:	6978      	ldr	r0, [r7, #20]
 80080ec:	f7ff faa8 	bl	8007640 <__trace_switch>
 80080f0:	68f9      	ldr	r1, [r7, #12]
 80080f2:	6978      	ldr	r0, [r7, #20]
 80080f4:	f7f8 f974 	bl	80003e0 <__port_switch>
}
 80080f8:	bf00      	nop
 80080fa:	3718      	adds	r7, #24
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}
 8008100:	240009c8 	.word	0x240009c8

08008104 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8008104:	b580      	push	{r7, lr}
 8008106:	b08a      	sub	sp, #40	; 0x28
 8008108:	af00      	add	r7, sp, #0
 800810a:	4603      	mov	r3, r0
 800810c:	6039      	str	r1, [r7, #0]
 800810e:	71fb      	strb	r3, [r7, #7]
  thread_t *tp = __instance_get_currthread(currcore);
 8008110:	4b14      	ldr	r3, [pc, #80]	; (8008164 <chSchGoSleepTimeoutS+0x60>)
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	627b      	str	r3, [r7, #36]	; 0x24

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800811c:	d018      	beq.n	8008150 <chSchGoSleepTimeoutS+0x4c>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 800811e:	f107 000c 	add.w	r0, r7, #12
 8008122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008124:	4a10      	ldr	r2, [pc, #64]	; (8008168 <chSchGoSleepTimeoutS+0x64>)
 8008126:	6839      	ldr	r1, [r7, #0]
 8008128:	f7ff fd3a 	bl	8007ba0 <chVTDoSetI>
    chSchGoSleepS(newstate);
 800812c:	79fb      	ldrb	r3, [r7, #7]
 800812e:	4618      	mov	r0, r3
 8008130:	f7ff ffc0 	bl	80080b4 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 8008134:	f107 030c 	add.w	r3, r7, #12
 8008138:	4618      	mov	r0, r3
 800813a:	f7ff fee8 	bl	8007f0e <chVTIsArmedI>
 800813e:	4603      	mov	r3, r0
 8008140:	2b00      	cmp	r3, #0
 8008142:	d009      	beq.n	8008158 <chSchGoSleepTimeoutS+0x54>
      chVTDoResetI(&vt);
 8008144:	f107 030c 	add.w	r3, r7, #12
 8008148:	4618      	mov	r0, r3
 800814a:	f7ff fd47 	bl	8007bdc <chVTDoResetI>
 800814e:	e003      	b.n	8008158 <chSchGoSleepTimeoutS+0x54>
    }
  }
  else {
    chSchGoSleepS(newstate);
 8008150:	79fb      	ldrb	r3, [r7, #7]
 8008152:	4618      	mov	r0, r3
 8008154:	f7ff ffae 	bl	80080b4 <chSchGoSleepS>
  }

  return tp->u.rdymsg;
 8008158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 800815c:	4618      	mov	r0, r3
 800815e:	3728      	adds	r7, #40	; 0x28
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}
 8008164:	240009c8 	.word	0x240009c8
 8008168:	08008005 	.word	0x08008005

0800816c <chSchWakeupS>:
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 800816c:	b580      	push	{r7, lr}
 800816e:	b084      	sub	sp, #16
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8008176:	4b17      	ldr	r3, [pc, #92]	; (80081d4 <chSchWakeupS+0x68>)
 8008178:	60bb      	str	r3, [r7, #8]
  thread_t *otp = __instance_get_currthread(oip);
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	68db      	ldr	r3, [r3, #12]
 800817e:	60fb      	str	r3, [r7, #12]
              (oip->rlist.current->hdr.pqueue.prio >= oip->rlist.pqueue.next->prio),
              "priority order violation");

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->u.rdymsg = msg;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	683a      	ldr	r2, [r7, #0]
 8008184:	629a      	str	r2, [r3, #40]	; 0x28
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.
     Note, we are favoring the path where the woken thread has higher
     priority.*/
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	689a      	ldr	r2, [r3, #8]
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	689b      	ldr	r3, [r3, #8]
 800818e:	429a      	cmp	r2, r3
 8008190:	bf94      	ite	ls
 8008192:	2301      	movls	r3, #1
 8008194:	2300      	movhi	r3, #0
 8008196:	b2db      	uxtb	r3, r3
 8008198:	2b00      	cmp	r3, #0
 800819a:	d003      	beq.n	80081a4 <chSchWakeupS+0x38>
    (void) __sch_ready_behind(ntp);
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f7ff fed4 	bl	8007f4a <__sch_ready_behind>
    __instance_set_currthread(oip, ntp);

    /* Swap operation as tail call.*/
    chSysSwitch(ntp, otp);
  }
}
 80081a2:	e012      	b.n	80081ca <chSchWakeupS+0x5e>
    otp = __sch_ready_ahead(otp);
 80081a4:	68f8      	ldr	r0, [r7, #12]
 80081a6:	f7ff feeb 	bl	8007f80 <__sch_ready_ahead>
 80081aa:	60f8      	str	r0, [r7, #12]
    ntp->state = CH_STATE_CURRENT;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    __instance_set_currthread(oip, ntp);
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	687a      	ldr	r2, [r7, #4]
 80081b8:	60da      	str	r2, [r3, #12]
    chSysSwitch(ntp, otp);
 80081ba:	68f9      	ldr	r1, [r7, #12]
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f7ff fa3f 	bl	8007640 <__trace_switch>
 80081c2:	68f9      	ldr	r1, [r7, #12]
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f7f8 f90b 	bl	80003e0 <__port_switch>
}
 80081ca:	bf00      	nop
 80081cc:	3710      	adds	r7, #16
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}
 80081d2:	bf00      	nop
 80081d4:	240009c8 	.word	0x240009c8

080081d8 <chSchRescheduleS>:
 * @note    Only local threads are considered, other cores are signaled
 *          and perform a reschedule locally.
 *
 * @sclass
 */
void chSchRescheduleS(void) {
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 80081de:	4b0b      	ldr	r3, [pc, #44]	; (800820c <chSchRescheduleS+0x34>)
 80081e0:	607b      	str	r3, [r7, #4]
  thread_t *tp = __instance_get_currthread(oip);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	68db      	ldr	r3, [r3, #12]
 80081e6:	603b      	str	r3, [r7, #0]

  chDbgCheckClassS();

  /* Note, we are favoring the path where the reschedule is necessary
     because higher priority threads are ready.*/
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	689a      	ldr	r2, [r3, #8]
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	429a      	cmp	r2, r3
 80081f4:	bf8c      	ite	hi
 80081f6:	2301      	movhi	r3, #1
 80081f8:	2300      	movls	r3, #0
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d001      	beq.n	8008204 <chSchRescheduleS+0x2c>
    __sch_reschedule_ahead();
 8008200:	f7ff feda 	bl	8007fb8 <__sch_reschedule_ahead>
  }
}
 8008204:	bf00      	nop
 8008206:	3708      	adds	r7, #8
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}
 800820c:	240009c8 	.word	0x240009c8

08008210 <chSchIsPreemptionRequired>:
 *                      immediately.
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 8008216:	4b0c      	ldr	r3, [pc, #48]	; (8008248 <chSchIsPreemptionRequired+0x38>)
 8008218:	60fb      	str	r3, [r7, #12]
  thread_t *tp = __instance_get_currthread(oip);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	60bb      	str	r3, [r7, #8]

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	689b      	ldr	r3, [r3, #8]
 8008226:	607b      	str	r3, [r7, #4]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	603b      	str	r3, [r7, #0]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 800822e:	687a      	ldr	r2, [r7, #4]
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	429a      	cmp	r2, r3
 8008234:	bf8c      	ite	hi
 8008236:	2301      	movhi	r3, #1
 8008238:	2300      	movls	r3, #0
 800823a:	b2db      	uxtb	r3, r3
#endif
}
 800823c:	4618      	mov	r0, r3
 800823e:	3714      	adds	r7, #20
 8008240:	46bd      	mov	sp, r7
 8008242:	bc80      	pop	{r7}
 8008244:	4770      	bx	lr
 8008246:	bf00      	nop
 8008248:	240009c8 	.word	0x240009c8

0800824c <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 800824c:	b580      	push	{r7, lr}
 800824e:	b084      	sub	sp, #16
 8008250:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 8008252:	4b10      	ldr	r3, [pc, #64]	; (8008294 <chSchDoPreemption+0x48>)
 8008254:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	4618      	mov	r0, r3
 8008260:	f7ff fdd2 	bl	8007e08 <ch_pqueue_remove_highest>
 8008264:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2201      	movs	r2, #1
 800826a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	60da      	str	r2, [r3, #12]
    otp = __sch_ready_ahead(otp);
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
 8008274:	68b8      	ldr	r0, [r7, #8]
 8008276:	f7ff fe83 	bl	8007f80 <__sch_ready_ahead>
 800827a:	60b8      	str	r0, [r7, #8]
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 800827c:	68b9      	ldr	r1, [r7, #8]
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f7ff f9de 	bl	8007640 <__trace_switch>
 8008284:	68b9      	ldr	r1, [r7, #8]
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f7f8 f8aa 	bl	80003e0 <__port_switch>
}
 800828c:	bf00      	nop
 800828e:	3710      	adds	r7, #16
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}
 8008294:	240009c8 	.word	0x240009c8

08008298 <__rfcu_object_init>:
 *
 * @param[out] rfcup    pointer to the @p rfcu_t structure
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]

  rfcup->mask = (rfcu_mask_t)0;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2200      	movs	r2, #0
 80082a4:	601a      	str	r2, [r3, #0]
}
 80082a6:	bf00      	nop
 80082a8:	370c      	adds	r7, #12
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bc80      	pop	{r7}
 80082ae:	4770      	bx	lr

080082b0 <__dbg_object_init>:
 *
 * @param[out] sdp      pointer to the @p system_debug_t structure
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {
 80082b0:	b480      	push	{r7}
 80082b2:	b083      	sub	sp, #12
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]

  sdp->panic_msg = NULL;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2200      	movs	r2, #0
 80082bc:	601a      	str	r2, [r3, #0]
#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
  sdp->lock_cnt = (cnt_t)1;
#endif
}
 80082be:	bf00      	nop
 80082c0:	370c      	adds	r7, #12
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bc80      	pop	{r7}
 80082c6:	4770      	bx	lr

080082c8 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 80082c8:	b480      	push	{r7}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	687a      	ldr	r2, [r7, #4]
 80082da:	605a      	str	r2, [r3, #4]
}
 80082dc:	bf00      	nop
 80082de:	370c      	adds	r7, #12
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bc80      	pop	{r7}
 80082e4:	4770      	bx	lr

080082e6 <ch_pqueue_init>:
static inline void ch_pqueue_init(ch_priority_queue_t *pqp) {
 80082e6:	b480      	push	{r7}
 80082e8:	b083      	sub	sp, #12
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
  pqp->next = pqp;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	601a      	str	r2, [r3, #0]
  pqp->prev = pqp;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	605a      	str	r2, [r3, #4]
  pqp->prio = (tprio_t)0;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2200      	movs	r2, #0
 80082fe:	609a      	str	r2, [r3, #8]
}
 8008300:	bf00      	nop
 8008302:	370c      	adds	r7, #12
 8008304:	46bd      	mov	sp, r7
 8008306:	bc80      	pop	{r7}
 8008308:	4770      	bx	lr

0800830a <ch_dlist_init>:
static inline void ch_dlist_init(ch_delta_list_t *dlhp) {
 800830a:	b480      	push	{r7}
 800830c:	b083      	sub	sp, #12
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
  dlhp->next  = dlhp;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	687a      	ldr	r2, [r7, #4]
 8008316:	601a      	str	r2, [r3, #0]
  dlhp->prev  = dlhp;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	605a      	str	r2, [r3, #4]
  dlhp->delta = (sysinterval_t)-1;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f04f 32ff 	mov.w	r2, #4294967295
 8008324:	609a      	str	r2, [r3, #8]
}
 8008326:	bf00      	nop
 8008328:	370c      	adds	r7, #12
 800832a:	46bd      	mov	sp, r7
 800832c:	bc80      	pop	{r7}
 800832e:	4770      	bx	lr

08008330 <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8008330:	b580      	push	{r7, lr}
 8008332:	af00      	add	r7, sp, #0
  return stGetCounter();
 8008334:	f7f8 ffe7 	bl	8001306 <stGetCounter>
 8008338:	4603      	mov	r3, r0
}
 800833a:	4618      	mov	r0, r3
 800833c:	bd80      	pop	{r7, pc}

0800833e <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 800833e:	b580      	push	{r7, lr}
 8008340:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 8008342:	f7ff fff5 	bl	8008330 <port_timer_get_time>
 8008346:	4603      	mov	r3, r0
}
 8008348:	4618      	mov	r0, r3
 800834a:	bd80      	pop	{r7, pc}

0800834c <__vt_object_init>:
 *
 * @param[out] vtlp     pointer to the @p virtual_timers_list_t structure
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {
 800834c:	b5b0      	push	{r4, r5, r7, lr}
 800834e:	b082      	sub	sp, #8
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]

  ch_dlist_init(&vtlp->dlist);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	4618      	mov	r0, r3
 8008358:	f7ff ffd7 	bl	800830a <ch_dlist_init>
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	60da      	str	r2, [r3, #12]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 8008362:	f7ff ffec 	bl	800833e <chVTGetSystemTimeX>
 8008366:	4603      	mov	r3, r0
 8008368:	2200      	movs	r2, #0
 800836a:	461c      	mov	r4, r3
 800836c:	4615      	mov	r5, r2
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	e9c3 4504 	strd	r4, r5, [r3, #16]
#endif
}
 8008374:	bf00      	nop
 8008376:	3708      	adds	r7, #8
 8008378:	46bd      	mov	sp, r7
 800837a:	bdb0      	pop	{r4, r5, r7, pc}

0800837c <__reg_object_init>:
 *
 * @param[out] rp       pointer to a @p registry_t structure
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]

  ch_queue_init(&rp->queue);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	4618      	mov	r0, r3
 8008388:	f7ff ff9e 	bl	80082c8 <ch_queue_init>
}
 800838c:	bf00      	nop
 800838e:	3708      	adds	r7, #8
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <__idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void __idle_thread(void *p) {
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
}
 800839c:	bf00      	nop
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 800839e:	e7fd      	b.n	800839c <__idle_thread+0x8>

080083a0 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b08a      	sub	sp, #40	; 0x28
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]

  /* Registering into the global system structure.*/
#if CH_CFG_SMP_MODE == TRUE
  core_id = port_get_core_id();
#else
  core_id = 0U;
 80083aa:	2300      	movs	r3, #0
 80083ac:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 80083ae:	4a2c      	ldr	r2, [pc, #176]	; (8008460 <chInstanceObjectInit+0xc0>)
 80083b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083b2:	009b      	lsls	r3, r3, #2
 80083b4:	4413      	add	r3, r2
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	605a      	str	r2, [r3, #4]

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083be:	631a      	str	r2, [r3, #48]	; 0x30

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	683a      	ldr	r2, [r7, #0]
 80083c4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Port initialization for the current instance.*/
  port_init(oip);
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 ff7e 	bl	80092c8 <port_init>

  /* Ready list initialization.*/
  ch_pqueue_init(&oip->rlist.pqueue);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7ff ff89 	bl	80082e6 <ch_pqueue_init>

#if (CH_CFG_USE_REGISTRY == TRUE) && (CH_CFG_SMP_MODE == FALSE)
  /* Registry initialization when SMP mode is disabled.*/
  __reg_object_init(&oip->reglist);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	3328      	adds	r3, #40	; 0x28
 80083d8:	4618      	mov	r0, r3
 80083da:	f7ff ffcf 	bl	800837c <__reg_object_init>
#endif

#if CH_CFG_SMP_MODE == FALSE
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	3334      	adds	r3, #52	; 0x34
 80083e2:	4618      	mov	r0, r3
 80083e4:	f7ff ff58 	bl	8008298 <__rfcu_object_init>
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	3310      	adds	r3, #16
 80083ec:	4618      	mov	r0, r3
 80083ee:	f7ff ffad 	bl	800834c <__vt_object_init>

  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	3384      	adds	r3, #132	; 0x84
 80083f6:	4618      	mov	r0, r3
 80083f8:	f7ff ff5a 	bl	80082b0 <__dbg_object_init>

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	3388      	adds	r3, #136	; 0x88
 8008400:	4618      	mov	r0, r3
 8008402:	f7ff f8bb 	bl	800757c <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800840c:	2380      	movs	r3, #128	; 0x80
 800840e:	4a15      	ldr	r2, [pc, #84]	; (8008464 <chInstanceObjectInit+0xc4>)
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 f905 	bl	8008620 <__thd_object_init>
 8008416:	4602      	mov	r2, r0
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	60da      	str	r2, [r3, #12]
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	683a      	ldr	r2, [r7, #0]
 8008422:	6852      	ldr	r2, [r2, #4]
 8008424:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	68db      	ldr	r3, [r3, #12]
 800842a:	2201      	movs	r2, #1
 800842c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 8008430:	4b0d      	ldr	r3, [pc, #52]	; (8008468 <chInstanceObjectInit+0xc8>)
 8008432:	60fb      	str	r3, [r7, #12]
      .name     = "idle",
      .wbase    = oicp->idlethread_base,
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	68db      	ldr	r3, [r3, #12]
    thread_descriptor_t idle_descriptor = {
 8008438:	613b      	str	r3, [r7, #16]
      .wend     = oicp->idlethread_end,
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	691b      	ldr	r3, [r3, #16]
    thread_descriptor_t idle_descriptor = {
 800843e:	617b      	str	r3, [r7, #20]
 8008440:	2301      	movs	r3, #1
 8008442:	61bb      	str	r3, [r7, #24]
 8008444:	4b09      	ldr	r3, [pc, #36]	; (800846c <chInstanceObjectInit+0xcc>)
 8008446:	61fb      	str	r3, [r7, #28]
 8008448:	2300      	movs	r3, #0
 800844a:	623b      	str	r3, [r7, #32]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 800844c:	f107 030c 	add.w	r3, r7, #12
 8008450:	4618      	mov	r0, r3
 8008452:	f000 f953 	bl	80086fc <chThdCreateI>
  }
#endif
}
 8008456:	bf00      	nop
 8008458:	3728      	adds	r7, #40	; 0x28
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
 800845e:	bf00      	nop
 8008460:	240009bc 	.word	0x240009bc
 8008464:	08012188 	.word	0x08012188
 8008468:	08011c48 	.word	0x08011c48
 800846c:	08008395 	.word	0x08008395

08008470 <ch_list_init>:
static inline void ch_list_init(ch_list_t *lp) {
 8008470:	b480      	push	{r7}
 8008472:	b083      	sub	sp, #12
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  lp->next = lp;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	601a      	str	r2, [r3, #0]
}
 800847e:	bf00      	nop
 8008480:	370c      	adds	r7, #12
 8008482:	46bd      	mov	sp, r7
 8008484:	bc80      	pop	{r7}
 8008486:	4770      	bx	lr

08008488 <ch_list_notempty>:
static inline bool ch_list_notempty(ch_list_t *lp) {
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  return (bool)(lp->next != lp);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	429a      	cmp	r2, r3
 8008498:	bf14      	ite	ne
 800849a:	2301      	movne	r3, #1
 800849c:	2300      	moveq	r3, #0
 800849e:	b2db      	uxtb	r3, r3
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bc80      	pop	{r7}
 80084a8:	4770      	bx	lr

080084aa <ch_list_unlink>:
static inline ch_list_t *ch_list_unlink(ch_list_t *lp) {
 80084aa:	b480      	push	{r7}
 80084ac:	b085      	sub	sp, #20
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
  ch_list_t *p = lp->next;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	60fb      	str	r3, [r7, #12]
  lp->next = p->next;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681a      	ldr	r2, [r3, #0]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	601a      	str	r2, [r3, #0]
  return p;
 80084c0:	68fb      	ldr	r3, [r7, #12]
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3714      	adds	r7, #20
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bc80      	pop	{r7}
 80084ca:	4770      	bx	lr

080084cc <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 80084cc:	b480      	push	{r7}
 80084ce:	b083      	sub	sp, #12
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	605a      	str	r2, [r3, #4]
}
 80084e0:	bf00      	nop
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bc80      	pop	{r7}
 80084e8:	4770      	bx	lr

080084ea <ch_queue_notempty>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 80084ea:	b480      	push	{r7}
 80084ec:	b083      	sub	sp, #12
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
  return (bool)(qp->next != qp);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	429a      	cmp	r2, r3
 80084fa:	bf14      	ite	ne
 80084fc:	2301      	movne	r3, #1
 80084fe:	2300      	moveq	r3, #0
 8008500:	b2db      	uxtb	r3, r3
}
 8008502:	4618      	mov	r0, r3
 8008504:	370c      	adds	r7, #12
 8008506:	46bd      	mov	sp, r7
 8008508:	bc80      	pop	{r7}
 800850a:	4770      	bx	lr

0800850c <ch_queue_insert>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 800850c:	b480      	push	{r7}
 800850e:	b083      	sub	sp, #12
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	6039      	str	r1, [r7, #0]
  p->next       = qp;
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	685a      	ldr	r2, [r3, #4]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	683a      	ldr	r2, [r7, #0]
 800852a:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	683a      	ldr	r2, [r7, #0]
 8008530:	605a      	str	r2, [r3, #4]
}
 8008532:	bf00      	nop
 8008534:	370c      	adds	r7, #12
 8008536:	46bd      	mov	sp, r7
 8008538:	bc80      	pop	{r7}
 800853a:	4770      	bx	lr

0800853c <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 800853c:	b480      	push	{r7}
 800853e:	b085      	sub	sp, #20
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681a      	ldr	r2, [r3, #0]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	605a      	str	r2, [r3, #4]
  return p;
 800855a:	68fb      	ldr	r3, [r7, #12]
}
 800855c:	4618      	mov	r0, r3
 800855e:	3714      	adds	r7, #20
 8008560:	46bd      	mov	sp, r7
 8008562:	bc80      	pop	{r7}
 8008564:	4770      	bx	lr

08008566 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8008566:	b480      	push	{r7}
 8008568:	b083      	sub	sp, #12
 800856a:	af00      	add	r7, sp, #0
 800856c:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	6812      	ldr	r2, [r2, #0]
 8008576:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	6852      	ldr	r2, [r2, #4]
 8008580:	605a      	str	r2, [r3, #4]
  return p;
 8008582:	687b      	ldr	r3, [r7, #4]
}
 8008584:	4618      	mov	r0, r3
 8008586:	370c      	adds	r7, #12
 8008588:	46bd      	mov	sp, r7
 800858a:	bc80      	pop	{r7}
 800858c:	4770      	bx	lr

0800858e <chSysLock>:
static inline void chSysLock(void) {
 800858e:	b480      	push	{r7}
 8008590:	b083      	sub	sp, #12
 8008592:	af00      	add	r7, sp, #0
 8008594:	2330      	movs	r3, #48	; 0x30
 8008596:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f383 8811 	msr	BASEPRI, r3
}
 800859e:	bf00      	nop
}
 80085a0:	bf00      	nop
}
 80085a2:	bf00      	nop
 80085a4:	370c      	adds	r7, #12
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bc80      	pop	{r7}
 80085aa:	4770      	bx	lr

080085ac <chSysUnlock>:
static inline void chSysUnlock(void) {
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	2300      	movs	r3, #0
 80085b4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f383 8811 	msr	BASEPRI, r3
}
 80085bc:	bf00      	nop
}
 80085be:	bf00      	nop
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bc80      	pop	{r7}
 80085c8:	4770      	bx	lr
	...

080085cc <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 80085cc:	b480      	push	{r7}
 80085ce:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 80085d0:	4b02      	ldr	r3, [pc, #8]	; (80085dc <chThdGetSelfX+0x10>)
 80085d2:	68db      	ldr	r3, [r3, #12]
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bc80      	pop	{r7}
 80085da:	4770      	bx	lr
 80085dc:	240009c8 	.word	0x240009c8

080085e0 <chThdSleepS>:
static inline void chThdSleepS(sysinterval_t ticks) {
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b082      	sub	sp, #8
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 80085e8:	6879      	ldr	r1, [r7, #4]
 80085ea:	2008      	movs	r0, #8
 80085ec:	f7ff fd8a 	bl	8008104 <chSchGoSleepTimeoutS>
}
 80085f0:	bf00      	nop
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <chThdDoDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void chThdDoDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b084      	sub	sp, #16
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	6039      	str	r1, [r7, #0]
  thread_t *tp;

  chDbgAssert(ch_queue_notempty(&tqp->queue), "empty queue");

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	4618      	mov	r0, r3
 8008606:	f7ff ff99 	bl	800853c <ch_queue_fifo_remove>
 800860a:	60f8      	str	r0, [r7, #12]

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	683a      	ldr	r2, [r7, #0]
 8008610:	629a      	str	r2, [r3, #40]	; 0x28
  (void) chSchReadyI(tp);
 8008612:	68f8      	ldr	r0, [r7, #12]
 8008614:	f7ff fd42 	bl	800809c <chSchReadyI>
}
 8008618:	bf00      	nop
 800861a:	3710      	adds	r7, #16
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	60f8      	str	r0, [r7, #12]
 8008628:	60b9      	str	r1, [r7, #8]
 800862a:	607a      	str	r2, [r7, #4]
 800862c:	603b      	str	r3, [r7, #0]

  tp->hdr.pqueue.prio   = prio;
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	683a      	ldr	r2, [r7, #0]
 8008632:	609a      	str	r2, [r3, #8]
  tp->state             = CH_STATE_WTSTART;
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	2202      	movs	r2, #2
 8008638:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  tp->flags             = CH_FLAG_MODE_STATIC;
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	2200      	movs	r2, #0
 8008640:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  tp->owner             = oip;
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	68fa      	ldr	r2, [r7, #12]
 8008648:	619a      	str	r2, [r3, #24]
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	683a      	ldr	r2, [r7, #0]
 800864e:	641a      	str	r2, [r3, #64]	; 0x40
  tp->mtxlist           = NULL;
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	2200      	movs	r2, #0
 8008654:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->epending          = (eventmask_t)0;
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	2200      	movs	r2, #0
 800865a:	639a      	str	r2, [r3, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	2201      	movs	r2, #1
 8008660:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  tp->name              = name;
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	61da      	str	r2, [r3, #28]
  REG_INSERT(oip, tp);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	3310      	adds	r3, #16
 8008674:	4619      	mov	r1, r3
 8008676:	4610      	mov	r0, r2
 8008678:	f7ff ff48 	bl	800850c <ch_queue_insert>
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	332c      	adds	r3, #44	; 0x2c
 8008680:	4618      	mov	r0, r3
 8008682:	f7ff fef5 	bl	8008470 <ch_list_init>
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	3330      	adds	r3, #48	; 0x30
 800868a:	4618      	mov	r0, r3
 800868c:	f7ff ff1e 	bl	80084cc <ch_queue_init>
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
 8008690:	68bb      	ldr	r3, [r7, #8]
}
 8008692:	4618      	mov	r0, r3
 8008694:	3710      	adds	r7, #16
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
	...

0800869c <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)tdp->wend -
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	3b48      	subs	r3, #72	; 0x48
 80086aa:	60fb      	str	r3, [r7, #12]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	685a      	ldr	r2, [r3, #4]
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	60da      	str	r2, [r3, #12]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	691a      	ldr	r2, [r3, #16]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	68db      	ldr	r3, [r3, #12]
 80086c6:	601a      	str	r2, [r3, #0]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	695a      	ldr	r2, [r3, #20]
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	605a      	str	r2, [r3, #4]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	68db      	ldr	r3, [r3, #12]
 80086d6:	4a07      	ldr	r2, [pc, #28]	; (80086f4 <chThdCreateSuspendedI+0x58>)
 80086d8:	621a      	str	r2, [r3, #32]
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681a      	ldr	r2, [r3, #0]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	68db      	ldr	r3, [r3, #12]
 80086e2:	68f9      	ldr	r1, [r7, #12]
 80086e4:	4804      	ldr	r0, [pc, #16]	; (80086f8 <chThdCreateSuspendedI+0x5c>)
 80086e6:	f7ff ff9b 	bl	8008620 <__thd_object_init>
 80086ea:	4603      	mov	r3, r0
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3710      	adds	r7, #16
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}
 80086f4:	080003f1 	.word	0x080003f1
 80086f8:	240009c8 	.word	0x240009c8

080086fc <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f7ff ffc9 	bl	800869c <chThdCreateSuspendedI>
 800870a:	4603      	mov	r3, r0
 800870c:	4618      	mov	r0, r3
 800870e:	f7ff fcc5 	bl	800809c <chSchReadyI>
 8008712:	4603      	mov	r3, r0
}
 8008714:	4618      	mov	r0, r3
 8008716:	3708      	adds	r7, #8
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 800871c:	b580      	push	{r7, lr}
 800871e:	b086      	sub	sp, #24
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	607a      	str	r2, [r7, #4]
 8008728:	603b      	str	r3, [r7, #0]

#if CH_DBG_FILL_THREADS == TRUE
  __thd_stackfill((uint8_t *)wsp, (uint8_t *)wsp + size);
#endif

  chSysLock();
 800872a:	f7ff ff30 	bl	800858e <chSysLock>

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)wsp + size -
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	3b48      	subs	r3, #72	; 0x48
 8008732:	68fa      	ldr	r2, [r7, #12]
 8008734:	4413      	add	r3, r2
 8008736:	617b      	str	r3, [r7, #20]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = (stkalign_t *)wsp;
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	68fa      	ldr	r2, [r7, #12]
 800873c:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	60da      	str	r2, [r3, #12]
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	68db      	ldr	r3, [r3, #12]
 800874c:	683a      	ldr	r2, [r7, #0]
 800874e:	601a      	str	r2, [r3, #0]
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	68db      	ldr	r3, [r3, #12]
 8008754:	6a3a      	ldr	r2, [r7, #32]
 8008756:	605a      	str	r2, [r3, #4]
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	68db      	ldr	r3, [r3, #12]
 800875c:	4a09      	ldr	r2, [pc, #36]	; (8008784 <chThdCreateStatic+0x68>)
 800875e:	621a      	str	r2, [r3, #32]

  tp = __thd_object_init(currcore, tp, "noname", prio);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a09      	ldr	r2, [pc, #36]	; (8008788 <chThdCreateStatic+0x6c>)
 8008764:	6979      	ldr	r1, [r7, #20]
 8008766:	4809      	ldr	r0, [pc, #36]	; (800878c <chThdCreateStatic+0x70>)
 8008768:	f7ff ff5a 	bl	8008620 <__thd_object_init>
 800876c:	6178      	str	r0, [r7, #20]

  /* Starting the thread immediately.*/
  chSchWakeupS(tp, MSG_OK);
 800876e:	2100      	movs	r1, #0
 8008770:	6978      	ldr	r0, [r7, #20]
 8008772:	f7ff fcfb 	bl	800816c <chSchWakeupS>
  chSysUnlock();
 8008776:	f7ff ff19 	bl	80085ac <chSysUnlock>

  return tp;
 800877a:	697b      	ldr	r3, [r7, #20]
}
 800877c:	4618      	mov	r0, r3
 800877e:	3718      	adds	r7, #24
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}
 8008784:	080003f1 	.word	0x080003f1
 8008788:	08011c50 	.word	0x08011c50
 800878c:	240009c8 	.word	0x240009c8

08008790 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]

  chSysLock();
 8008798:	f7ff fef9 	bl	800858e <chSysLock>
  chThdExitS(msg);
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f000 f804 	bl	80087aa <chThdExitS>
  /* The thread never returns here.*/
}
 80087a2:	bf00      	nop
 80087a4:	3708      	adds	r7, #8
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}

080087aa <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 80087aa:	b580      	push	{r7, lr}
 80087ac:	b084      	sub	sp, #16
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 80087b2:	f7ff ff0b 	bl	80085cc <chThdGetSelfX>
 80087b6:	60f8      	str	r0, [r7, #12]

  /* Storing exit message.*/
  currtp->u.exitcode = msg;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	687a      	ldr	r2, [r7, #4]
 80087bc:	629a      	str	r2, [r3, #40]	; 0x28
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80087be:	e008      	b.n	80087d2 <chThdExitS+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	332c      	adds	r3, #44	; 0x2c
 80087c4:	4618      	mov	r0, r3
 80087c6:	f7ff fe70 	bl	80084aa <ch_list_unlink>
 80087ca:	4603      	mov	r3, r0
 80087cc:	4618      	mov	r0, r3
 80087ce:	f7ff fc65 	bl	800809c <chSchReadyI>
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	332c      	adds	r3, #44	; 0x2c
 80087d6:	4618      	mov	r0, r3
 80087d8:	f7ff fe56 	bl	8008488 <ch_list_notempty>
 80087dc:	4603      	mov	r3, r0
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d1ee      	bne.n	80087c0 <chThdExitS+0x16>
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	bf0c      	ite	eq
 80087ec:	2301      	moveq	r3, #1
 80087ee:	2300      	movne	r3, #0
 80087f0:	b2db      	uxtb	r3, r3
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d010      	beq.n	8008818 <chThdExitS+0x6e>
#if CH_CFG_USE_DYNAMIC == TRUE
    /* Static threads are immediately removed from the registry because there
       is no memory to recover.*/
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80087fc:	f003 0303 	and.w	r3, r3, #3
 8008800:	2b00      	cmp	r3, #0
 8008802:	bf0c      	ite	eq
 8008804:	2301      	moveq	r3, #1
 8008806:	2300      	movne	r3, #0
 8008808:	b2db      	uxtb	r3, r3
 800880a:	2b00      	cmp	r3, #0
 800880c:	d004      	beq.n	8008818 <chThdExitS+0x6e>
      REG_REMOVE(currtp);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	3310      	adds	r3, #16
 8008812:	4618      	mov	r0, r3
 8008814:	f7ff fea7 	bl	8008566 <ch_queue_dequeue>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8008818:	200f      	movs	r0, #15
 800881a:	f7ff fc4b 	bl	80080b4 <chSchGoSleepS>

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 800881e:	bf00      	nop
 8008820:	3710      	adds	r7, #16
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}

08008826 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8008826:	b580      	push	{r7, lr}
 8008828:	b082      	sub	sp, #8
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]

  chSysLock();
 800882e:	f7ff feae 	bl	800858e <chSysLock>
  chThdSleepS(time);
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f7ff fed4 	bl	80085e0 <chThdSleepS>
  chSysUnlock();
 8008838:	f7ff feb8 	bl	80085ac <chSysUnlock>
}
 800883c:	bf00      	nop
 800883e:	3708      	adds	r7, #8
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	6039      	str	r1, [r7, #0]

  if (*trp != NULL) {
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d00b      	beq.n	800886e <chThdResumeI+0x2a>
    thread_t *tp = *trp;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	60fb      	str	r3, [r7, #12]

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2200      	movs	r2, #0
 8008860:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	683a      	ldr	r2, [r7, #0]
 8008866:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008868:	68f8      	ldr	r0, [r7, #12]
 800886a:	f7ff fc17 	bl	800809c <chSchReadyI>
  }
}
 800886e:	bf00      	nop
 8008870:	3710      	adds	r7, #16
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}

08008876 <chThdEnqueueTimeoutS>:
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8008876:	b580      	push	{r7, lr}
 8008878:	b084      	sub	sp, #16
 800887a:	af00      	add	r7, sp, #0
 800887c:	6078      	str	r0, [r7, #4]
 800887e:	6039      	str	r1, [r7, #0]
  thread_t *currtp = chThdGetSelfX();
 8008880:	f7ff fea4 	bl	80085cc <chThdGetSelfX>
 8008884:	60f8      	str	r0, [r7, #12]

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	2b00      	cmp	r3, #0
 800888a:	bf0c      	ite	eq
 800888c:	2301      	moveq	r3, #1
 800888e:	2300      	movne	r3, #0
 8008890:	b2db      	uxtb	r3, r3
 8008892:	2b00      	cmp	r3, #0
 8008894:	d002      	beq.n	800889c <chThdEnqueueTimeoutS+0x26>
    return MSG_TIMEOUT;
 8008896:	f04f 33ff 	mov.w	r3, #4294967295
 800889a:	e009      	b.n	80088b0 <chThdEnqueueTimeoutS+0x3a>
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	68f9      	ldr	r1, [r7, #12]
 80088a0:	4618      	mov	r0, r3
 80088a2:	f7ff fe33 	bl	800850c <ch_queue_insert>

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80088a6:	6839      	ldr	r1, [r7, #0]
 80088a8:	2004      	movs	r0, #4
 80088aa:	f7ff fc2b 	bl	8008104 <chSchGoSleepTimeoutS>
 80088ae:	4603      	mov	r3, r0
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3710      	adds	r7, #16
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}

080088b8 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b082      	sub	sp, #8
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
 80088c0:	6039      	str	r1, [r7, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	4618      	mov	r0, r3
 80088c6:	f7ff fe10 	bl	80084ea <ch_queue_notempty>
 80088ca:	4603      	mov	r3, r0
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d003      	beq.n	80088d8 <chThdDequeueNextI+0x20>
    chThdDoDequeueNextI(tqp, msg);
 80088d0:	6839      	ldr	r1, [r7, #0]
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f7ff fe90 	bl	80085f8 <chThdDoDequeueNextI>
  }
}
 80088d8:	bf00      	nop
 80088da:	3708      	adds	r7, #8
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <tm_stop>:
/* Module local functions.                                                   */
/*===========================================================================*/

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {
 80088e0:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80088e4:	b085      	sub	sp, #20
 80088e6:	af00      	add	r7, sp, #0
 80088e8:	60f8      	str	r0, [r7, #12]
 80088ea:	60b9      	str	r1, [r7, #8]
 80088ec:	607a      	str	r2, [r7, #4]

  tmp->n++;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	1c5a      	adds	r2, r3, #1
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	60da      	str	r2, [r3, #12]
  tmp->last = (now - tmp->last) - offset;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	689b      	ldr	r3, [r3, #8]
 80088fc:	68ba      	ldr	r2, [r7, #8]
 80088fe:	1ad2      	subs	r2, r2, r3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	1ad2      	subs	r2, r2, r3
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	609a      	str	r2, [r3, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800890e:	68f9      	ldr	r1, [r7, #12]
 8008910:	6889      	ldr	r1, [r1, #8]
 8008912:	2000      	movs	r0, #0
 8008914:	460c      	mov	r4, r1
 8008916:	4605      	mov	r5, r0
 8008918:	eb12 0804 	adds.w	r8, r2, r4
 800891c:	eb43 0905 	adc.w	r9, r3, r5
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	e9c3 8904 	strd	r8, r9, [r3, #16]
  if (tmp->last > tmp->worst) {
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	689a      	ldr	r2, [r3, #8]
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	429a      	cmp	r2, r3
 8008930:	d903      	bls.n	800893a <tm_stop+0x5a>
    tmp->worst = tmp->last;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	689a      	ldr	r2, [r3, #8]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	605a      	str	r2, [r3, #4]
  }
  if (tmp->last < tmp->best) {
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	689a      	ldr	r2, [r3, #8]
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	429a      	cmp	r2, r3
 8008944:	d203      	bcs.n	800894e <tm_stop+0x6e>
    tmp->best = tmp->last;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	689a      	ldr	r2, [r3, #8]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	601a      	str	r2, [r3, #0]
  }
}
 800894e:	bf00      	nop
 8008950:	3714      	adds	r7, #20
 8008952:	46bd      	mov	sp, r7
 8008954:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008958:	4770      	bx	lr

0800895a <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 800895a:	b480      	push	{r7}
 800895c:	b083      	sub	sp, #12
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]

  tmp->best       = (rtcnt_t)-1;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f04f 32ff 	mov.w	r2, #4294967295
 8008968:	601a      	str	r2, [r3, #0]
  tmp->worst      = (rtcnt_t)0;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	605a      	str	r2, [r3, #4]
  tmp->last       = (rtcnt_t)0;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2200      	movs	r2, #0
 8008974:	609a      	str	r2, [r3, #8]
  tmp->n          = (ucnt_t)0;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2200      	movs	r2, #0
 800897a:	60da      	str	r2, [r3, #12]
  tmp->cumulative = (rttime_t)0;
 800897c:	6879      	ldr	r1, [r7, #4]
 800897e:	f04f 0200 	mov.w	r2, #0
 8008982:	f04f 0300 	mov.w	r3, #0
 8008986:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 800898a:	bf00      	nop
 800898c:	370c      	adds	r7, #12
 800898e:	46bd      	mov	sp, r7
 8008990:	bc80      	pop	{r7}
 8008992:	4770      	bx	lr

08008994 <chTMStartMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p TimeMeasurement structure
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {
 8008994:	b480      	push	{r7}
 8008996:	b083      	sub	sp, #12
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  return DWT->CYCCNT;
 800899c:	4b04      	ldr	r3, [pc, #16]	; (80089b0 <chTMStartMeasurementX+0x1c>)
 800899e:	685a      	ldr	r2, [r3, #4]

  tmp->last = chSysGetRealtimeCounterX();
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	609a      	str	r2, [r3, #8]
}
 80089a4:	bf00      	nop
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bc80      	pop	{r7}
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	e0001000 	.word	0xe0001000

080089b4 <chTMStopMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b082      	sub	sp, #8
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	4b05      	ldr	r3, [pc, #20]	; (80089d4 <chTMStopMeasurementX+0x20>)
 80089be:	685b      	ldr	r3, [r3, #4]

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 80089c0:	4a05      	ldr	r2, [pc, #20]	; (80089d8 <chTMStopMeasurementX+0x24>)
 80089c2:	6892      	ldr	r2, [r2, #8]
 80089c4:	4619      	mov	r1, r3
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f7ff ff8a 	bl	80088e0 <tm_stop>
}
 80089cc:	bf00      	nop
 80089ce:	3708      	adds	r7, #8
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}
 80089d4:	e0001000 	.word	0xe0001000
 80089d8:	240009bc 	.word	0x240009bc

080089dc <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 80089dc:	b480      	push	{r7}
 80089de:	b083      	sub	sp, #12
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	605a      	str	r2, [r3, #4]
}
 80089f0:	bf00      	nop
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bc80      	pop	{r7}
 80089f8:	4770      	bx	lr

080089fa <ch_queue_insert>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 80089fa:	b480      	push	{r7}
 80089fc:	b083      	sub	sp, #12
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
 8008a02:	6039      	str	r1, [r7, #0]
  p->next       = qp;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	687a      	ldr	r2, [r7, #4]
 8008a08:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	685a      	ldr	r2, [r3, #4]
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	683a      	ldr	r2, [r7, #0]
 8008a18:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	683a      	ldr	r2, [r7, #0]
 8008a1e:	605a      	str	r2, [r3, #4]
}
 8008a20:	bf00      	nop
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bc80      	pop	{r7}
 8008a28:	4770      	bx	lr

08008a2a <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 8008a2a:	b480      	push	{r7}
 8008a2c:	b085      	sub	sp, #20
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	687a      	ldr	r2, [r7, #4]
 8008a46:	605a      	str	r2, [r3, #4]
  return p;
 8008a48:	68fb      	ldr	r3, [r7, #12]
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3714      	adds	r7, #20
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bc80      	pop	{r7}
 8008a52:	4770      	bx	lr

08008a54 <chSysLock>:
static inline void chSysLock(void) {
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	2330      	movs	r3, #48	; 0x30
 8008a5c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f383 8811 	msr	BASEPRI, r3
}
 8008a64:	bf00      	nop
}
 8008a66:	bf00      	nop
}
 8008a68:	bf00      	nop
 8008a6a:	370c      	adds	r7, #12
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bc80      	pop	{r7}
 8008a70:	4770      	bx	lr

08008a72 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008a72:	b480      	push	{r7}
 8008a74:	b083      	sub	sp, #12
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	2300      	movs	r3, #0
 8008a7a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f383 8811 	msr	BASEPRI, r3
}
 8008a82:	bf00      	nop
}
 8008a84:	bf00      	nop
}
 8008a86:	bf00      	nop
 8008a88:	370c      	adds	r7, #12
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bc80      	pop	{r7}
 8008a8e:	4770      	bx	lr

08008a90 <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 8008a90:	b480      	push	{r7}
 8008a92:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 8008a94:	4b02      	ldr	r3, [pc, #8]	; (8008aa0 <chThdGetSelfX+0x10>)
 8008a96:	68db      	ldr	r3, [r3, #12]
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bc80      	pop	{r7}
 8008a9e:	4770      	bx	lr
 8008aa0:	240009c8 	.word	0x240009c8

08008aa4 <chSemObjectInit>:
 * @param[in] n         initial value of the semaphore counter. Must be
 *                      non-negative.
 *
 * @init
 */
void chSemObjectInit(semaphore_t *sp, cnt_t n) {
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b082      	sub	sp, #8
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
 8008aac:	6039      	str	r1, [r7, #0]

  chDbgCheck((sp != NULL) && (n >= (cnt_t)0));

  ch_queue_init(&sp->queue);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f7ff ff93 	bl	80089dc <ch_queue_init>
  sp->cnt = n;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	683a      	ldr	r2, [r7, #0]
 8008aba:	609a      	str	r2, [r3, #8]
}
 8008abc:	bf00      	nop
 8008abe:	3708      	adds	r7, #8
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <chSemWaitTimeout>:
 * @retval MSG_TIMEOUT  if the semaphore has not been signaled or reset within
 *                      the specified timeout.
 *
 * @api
 */
msg_t chSemWaitTimeout(semaphore_t *sp, sysinterval_t timeout) {
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
  msg_t msg;

  chSysLock();
 8008ace:	f7ff ffc1 	bl	8008a54 <chSysLock>
  msg = chSemWaitTimeoutS(sp, timeout);
 8008ad2:	6839      	ldr	r1, [r7, #0]
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 f808 	bl	8008aea <chSemWaitTimeoutS>
 8008ada:	60f8      	str	r0, [r7, #12]
  chSysUnlock();
 8008adc:	f7ff ffc9 	bl	8008a72 <chSysUnlock>

  return msg;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3710      	adds	r7, #16
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}

08008aea <chSemWaitTimeoutS>:
 * @retval MSG_TIMEOUT  if the semaphore has not been signaled or reset within
 *                      the specified timeout.
 *
 * @sclass
 */
msg_t chSemWaitTimeoutS(semaphore_t *sp, sysinterval_t timeout) {
 8008aea:	b580      	push	{r7, lr}
 8008aec:	b084      	sub	sp, #16
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	6078      	str	r0, [r7, #4]
 8008af2:	6039      	str	r1, [r7, #0]
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->cnt >= (cnt_t)0) && ch_queue_isempty(&sp->queue)) ||
              ((sp->cnt < (cnt_t)0) && ch_queue_notempty(&sp->queue)),
              "inconsistent semaphore");

  if (--sp->cnt < (cnt_t)0) {
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	689b      	ldr	r3, [r3, #8]
 8008af8:	1e5a      	subs	r2, r3, #1
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	609a      	str	r2, [r3, #8]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	689b      	ldr	r3, [r3, #8]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	da21      	bge.n	8008b4a <chSemWaitTimeoutS+0x60>
    if (unlikely(TIME_IMMEDIATE == timeout)) {
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	bf0c      	ite	eq
 8008b0c:	2301      	moveq	r3, #1
 8008b0e:	2300      	movne	r3, #0
 8008b10:	b2db      	uxtb	r3, r3
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d007      	beq.n	8008b26 <chSemWaitTimeoutS+0x3c>
      sp->cnt++;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	689b      	ldr	r3, [r3, #8]
 8008b1a:	1c5a      	adds	r2, r3, #1
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	609a      	str	r2, [r3, #8]

      return MSG_TIMEOUT;
 8008b20:	f04f 33ff 	mov.w	r3, #4294967295
 8008b24:	e012      	b.n	8008b4c <chSemWaitTimeoutS+0x62>
    }
    thread_t *currtp = chThdGetSelfX();
 8008b26:	f7ff ffb3 	bl	8008a90 <chThdGetSelfX>
 8008b2a:	60f8      	str	r0, [r7, #12]
    currtp->u.wtsemp = sp;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	629a      	str	r2, [r3, #40]	; 0x28
    sem_insert(&sp->queue, currtp);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	4611      	mov	r1, r2
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7ff ff5e 	bl	80089fa <ch_queue_insert>

    return chSchGoSleepTimeoutS(CH_STATE_WTSEM, timeout);
 8008b3e:	6839      	ldr	r1, [r7, #0]
 8008b40:	2005      	movs	r0, #5
 8008b42:	f7ff fadf 	bl	8008104 <chSchGoSleepTimeoutS>
 8008b46:	4603      	mov	r3, r0
 8008b48:	e000      	b.n	8008b4c <chSemWaitTimeoutS+0x62>
  }

  return MSG_OK;
 8008b4a:	2300      	movs	r3, #0
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3710      	adds	r7, #16
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}

08008b54 <chSemSignalI>:
 *
 * @param[in] sp    pointer to a @p semaphore_t structure
 *
 * @iclass
 */
void chSemSignalI(semaphore_t *sp) {
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b084      	sub	sp, #16
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  chDbgCheck(sp != NULL);
  chDbgAssert(((sp->cnt >= (cnt_t)0) && ch_queue_isempty(&sp->queue)) ||
              ((sp->cnt < (cnt_t)0) && ch_queue_notempty(&sp->queue)),
              "inconsistent semaphore");

  if (++sp->cnt <= (cnt_t)0) {
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	1c5a      	adds	r2, r3, #1
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	609a      	str	r2, [r3, #8]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	dc0a      	bgt.n	8008b84 <chSemSignalI+0x30>
    /* Note, it is done this way in order to allow a tail call on
             chSchReadyI().*/
    thread_t *tp = threadref(ch_queue_fifo_remove(&sp->queue));
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	4618      	mov	r0, r3
 8008b72:	f7ff ff5a 	bl	8008a2a <ch_queue_fifo_remove>
 8008b76:	60f8      	str	r0, [r7, #12]
    tp->u.rdymsg = MSG_OK;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008b7e:	68f8      	ldr	r0, [r7, #12]
 8008b80:	f7ff fa8c 	bl	800809c <chSchReadyI>
  }
}
 8008b84:	bf00      	nop
 8008b86:	3710      	adds	r7, #16
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	687a      	ldr	r2, [r7, #4]
 8008b98:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	687a      	ldr	r2, [r7, #4]
 8008b9e:	605a      	str	r2, [r3, #4]
}
 8008ba0:	bf00      	nop
 8008ba2:	370c      	adds	r7, #12
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bc80      	pop	{r7}
 8008ba8:	4770      	bx	lr

08008baa <chMtxObjectInit>:
 *
 * @param[out] mp       pointer to a @p mutex_t structure
 *
 * @init
 */
void chMtxObjectInit(mutex_t *mp) {
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b082      	sub	sp, #8
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f7ff ffe9 	bl	8008b8c <ch_queue_init>
  mp->owner = NULL;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	609a      	str	r2, [r3, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8008bc0:	bf00      	nop
 8008bc2:	3708      	adds	r7, #8
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <chEvtSignalI>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->epending |= events;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	431a      	orrs	r2, r3
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	639a      	str	r2, [r3, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008be4:	2b0a      	cmp	r3, #10
 8008be6:	d106      	bne.n	8008bf6 <chEvtSignalI+0x2e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bf0:	4013      	ands	r3, r2
  if (((tp->state == CH_STATE_WTOREVT) &&
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10d      	bne.n	8008c12 <chEvtSignalI+0x4a>
      ((tp->state == CH_STATE_WTANDEVT) &&
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8008bfc:	2b0b      	cmp	r3, #11
 8008bfe:	d10e      	bne.n	8008c1e <chEvtSignalI+0x56>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c08:	401a      	ands	r2, r3
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	d105      	bne.n	8008c1e <chEvtSignalI+0x56>
    tp->u.rdymsg = MSG_OK;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f7ff fa3f 	bl	800809c <chSchReadyI>
  }
}
 8008c1e:	bf00      	nop
 8008c20:	3708      	adds	r7, #8
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}

08008c26 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8008c26:	b580      	push	{r7, lr}
 8008c28:	b084      	sub	sp, #16
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	6078      	str	r0, [r7, #4]
 8008c2e:	6039      	str	r1, [r7, #0]
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	60fb      	str	r3, [r7, #12]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8008c36:	e019      	b.n	8008c6c <chEvtBroadcastFlagsI+0x46>
  /*lint -restore*/
    elp->flags |= flags;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	68da      	ldr	r2, [r3, #12]
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	431a      	orrs	r2, r3
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d005      	beq.n	8008c56 <chEvtBroadcastFlagsI+0x30>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	691a      	ldr	r2, [r3, #16]
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	4013      	ands	r3, r2
    if ((flags == (eventflags_t)0) ||
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d007      	beq.n	8008c66 <chEvtBroadcastFlagsI+0x40>
      chEvtSignalI(elp->listener, elp->events);
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	685a      	ldr	r2, [r3, #4]
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	689b      	ldr	r3, [r3, #8]
 8008c5e:	4619      	mov	r1, r3
 8008c60:	4610      	mov	r0, r2
 8008c62:	f7ff ffb1 	bl	8008bc8 <chEvtSignalI>
    }
    elp = elp->next;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	60fb      	str	r3, [r7, #12]
  while (elp != (event_listener_t *)esp) {
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	429a      	cmp	r2, r3
 8008c72:	d1e1      	bne.n	8008c38 <chEvtBroadcastFlagsI+0x12>
  }
}
 8008c74:	bf00      	nop
 8008c76:	bf00      	nop
 8008c78:	3710      	adds	r7, #16
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}

08008c7e <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008c7e:	b480      	push	{r7}
 8008c80:	b083      	sub	sp, #12
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	605a      	str	r2, [r3, #4]
}
 8008c92:	bf00      	nop
 8008c94:	370c      	adds	r7, #12
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bc80      	pop	{r7}
 8008c9a:	4770      	bx	lr

08008c9c <chSysLock>:
static inline void chSysLock(void) {
 8008c9c:	b480      	push	{r7}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	2330      	movs	r3, #48	; 0x30
 8008ca4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f383 8811 	msr	BASEPRI, r3
}
 8008cac:	bf00      	nop
}
 8008cae:	bf00      	nop
}
 8008cb0:	bf00      	nop
 8008cb2:	370c      	adds	r7, #12
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bc80      	pop	{r7}
 8008cb8:	4770      	bx	lr

08008cba <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008cba:	b480      	push	{r7}
 8008cbc:	b083      	sub	sp, #12
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f383 8811 	msr	BASEPRI, r3
}
 8008cca:	bf00      	nop
}
 8008ccc:	bf00      	nop
}
 8008cce:	bf00      	nop
 8008cd0:	370c      	adds	r7, #12
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bc80      	pop	{r7}
 8008cd6:	4770      	bx	lr

08008cd8 <chThdQueueObjectInit>:
static inline void chThdQueueObjectInit(threads_queue_t *tqp) {
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
  ch_queue_init(&tqp->queue);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f7ff ffcb 	bl	8008c7e <ch_queue_init>
}
 8008ce8:	bf00      	nop
 8008cea:	3708      	adds	r7, #8
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}

08008cf0 <chMBGetSizeI>:
 * @param[in] mbp       the pointer to an initialized @p mailbox_t object
 * @return              The size of the mailbox.
 *
 * @iclass
 */
static inline size_t chMBGetSizeI(const mailbox_t *mbp) {
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]

  /*lint -save -e9033 [10.8] Perfectly safe pointers
    arithmetic.*/
  return (size_t)(mbp->top - mbp->buffer);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	685a      	ldr	r2, [r3, #4]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	1ad3      	subs	r3, r2, r3
 8008d02:	109b      	asrs	r3, r3, #2
  /*lint -restore*/
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	370c      	adds	r7, #12
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bc80      	pop	{r7}
 8008d0c:	4770      	bx	lr

08008d0e <chMBGetUsedCountI>:
 * @param[in] mbp       the pointer to an initialized @p mailbox_t object
 * @return              The number of queued messages.
 *
 * @iclass
 */
static inline size_t chMBGetUsedCountI(const mailbox_t *mbp) {
 8008d0e:	b480      	push	{r7}
 8008d10:	b083      	sub	sp, #12
 8008d12:	af00      	add	r7, sp, #0
 8008d14:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return mbp->cnt;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	691b      	ldr	r3, [r3, #16]
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	370c      	adds	r7, #12
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bc80      	pop	{r7}
 8008d22:	4770      	bx	lr

08008d24 <chMBGetFreeCountI>:
 * @param[in] mbp       the pointer to an initialized @p mailbox_t object
 * @return              The number of empty message slots.
 *
 * @iclass
 */
static inline size_t chMBGetFreeCountI(const mailbox_t *mbp) {
 8008d24:	b590      	push	{r4, r7, lr}
 8008d26:	b083      	sub	sp, #12
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return chMBGetSizeI(mbp) - chMBGetUsedCountI(mbp);
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f7ff ffdf 	bl	8008cf0 <chMBGetSizeI>
 8008d32:	4604      	mov	r4, r0
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f7ff ffea 	bl	8008d0e <chMBGetUsedCountI>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	1ae3      	subs	r3, r4, r3
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	370c      	adds	r7, #12
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd90      	pop	{r4, r7, pc}

08008d46 <chMBObjectInit>:
 * @param[in] buf       pointer to the messages buffer as an array of @p msg_t
 * @param[in] n         number of elements in the buffer array
 *
 * @init
 */
void chMBObjectInit(mailbox_t *mbp, msg_t *buf, size_t n) {
 8008d46:	b580      	push	{r7, lr}
 8008d48:	b084      	sub	sp, #16
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	60f8      	str	r0, [r7, #12]
 8008d4e:	60b9      	str	r1, [r7, #8]
 8008d50:	607a      	str	r2, [r7, #4]

  chDbgCheck((mbp != NULL) && (buf != NULL) && (n > (size_t)0));

  mbp->buffer = buf;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	68ba      	ldr	r2, [r7, #8]
 8008d56:	601a      	str	r2, [r3, #0]
  mbp->rdptr  = buf;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	68ba      	ldr	r2, [r7, #8]
 8008d5c:	60da      	str	r2, [r3, #12]
  mbp->wrptr  = buf;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	68ba      	ldr	r2, [r7, #8]
 8008d62:	609a      	str	r2, [r3, #8]
  mbp->top    = &buf[n];
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	009b      	lsls	r3, r3, #2
 8008d68:	68ba      	ldr	r2, [r7, #8]
 8008d6a:	441a      	add	r2, r3
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	605a      	str	r2, [r3, #4]
  mbp->cnt    = (size_t)0;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2200      	movs	r2, #0
 8008d74:	611a      	str	r2, [r3, #16]
  mbp->reset  = false;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	751a      	strb	r2, [r3, #20]
  chThdQueueObjectInit(&mbp->qw);
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	3318      	adds	r3, #24
 8008d80:	4618      	mov	r0, r3
 8008d82:	f7ff ffa9 	bl	8008cd8 <chThdQueueObjectInit>
  chThdQueueObjectInit(&mbp->qr);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	3320      	adds	r3, #32
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f7ff ffa4 	bl	8008cd8 <chThdQueueObjectInit>
}
 8008d90:	bf00      	nop
 8008d92:	3710      	adds	r7, #16
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}

08008d98 <chMBPostTimeout>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @api
 */
msg_t chMBPostTimeout(mailbox_t *mbp, msg_t msg, sysinterval_t timeout) {
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b086      	sub	sp, #24
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	60f8      	str	r0, [r7, #12]
 8008da0:	60b9      	str	r1, [r7, #8]
 8008da2:	607a      	str	r2, [r7, #4]
  msg_t rdymsg;

  chSysLock();
 8008da4:	f7ff ff7a 	bl	8008c9c <chSysLock>
  rdymsg = chMBPostTimeoutS(mbp, msg, timeout);
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	68b9      	ldr	r1, [r7, #8]
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f000 f808 	bl	8008dc2 <chMBPostTimeoutS>
 8008db2:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8008db4:	f7ff ff81 	bl	8008cba <chSysUnlock>

  return rdymsg;
 8008db8:	697b      	ldr	r3, [r7, #20]
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3718      	adds	r7, #24
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}

08008dc2 <chMBPostTimeoutS>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @sclass
 */
msg_t chMBPostTimeoutS(mailbox_t *mbp, msg_t msg, sysinterval_t timeout) {
 8008dc2:	b580      	push	{r7, lr}
 8008dc4:	b086      	sub	sp, #24
 8008dc6:	af00      	add	r7, sp, #0
 8008dc8:	60f8      	str	r0, [r7, #12]
 8008dca:	60b9      	str	r1, [r7, #8]
 8008dcc:	607a      	str	r2, [r7, #4]
  chDbgCheckClassS();
  chDbgCheck(mbp != NULL);

  do {
    /* If the mailbox is in reset state then returns immediately.*/
    if (mbp->reset) {
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	7d1b      	ldrb	r3, [r3, #20]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d002      	beq.n	8008ddc <chMBPostTimeoutS+0x1a>
      return MSG_RESET;
 8008dd6:	f06f 0301 	mvn.w	r3, #1
 8008dda:	e030      	b.n	8008e3e <chMBPostTimeoutS+0x7c>
    }

    /* Is there a free message slot in queue? if so then post.*/
    if (chMBGetFreeCountI(mbp) > (size_t)0) {
 8008ddc:	68f8      	ldr	r0, [r7, #12]
 8008dde:	f7ff ffa1 	bl	8008d24 <chMBGetFreeCountI>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d01f      	beq.n	8008e28 <chMBPostTimeoutS+0x66>
      *mbp->wrptr++ = msg;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	689b      	ldr	r3, [r3, #8]
 8008dec:	1d19      	adds	r1, r3, #4
 8008dee:	68fa      	ldr	r2, [r7, #12]
 8008df0:	6091      	str	r1, [r2, #8]
 8008df2:	68ba      	ldr	r2, [r7, #8]
 8008df4:	601a      	str	r2, [r3, #0]
      if (mbp->wrptr >= mbp->top) {
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	689a      	ldr	r2, [r3, #8]
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	429a      	cmp	r2, r3
 8008e00:	d303      	bcc.n	8008e0a <chMBPostTimeoutS+0x48>
        mbp->wrptr = mbp->buffer;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681a      	ldr	r2, [r3, #0]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	609a      	str	r2, [r3, #8]
      }
      mbp->cnt++;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	691b      	ldr	r3, [r3, #16]
 8008e0e:	1c5a      	adds	r2, r3, #1
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	611a      	str	r2, [r3, #16]

      /* If there is a reader waiting then makes it ready.*/
      chThdDequeueNextI(&mbp->qr, MSG_OK);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	3320      	adds	r3, #32
 8008e18:	2100      	movs	r1, #0
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f7ff fd4c 	bl	80088b8 <chThdDequeueNextI>
      chSchRescheduleS();
 8008e20:	f7ff f9da 	bl	80081d8 <chSchRescheduleS>

      return MSG_OK;
 8008e24:	2300      	movs	r3, #0
 8008e26:	e00a      	b.n	8008e3e <chMBPostTimeoutS+0x7c>
    }

    /* No space in the queue, waiting for a slot to become available.*/
    rdymsg = chThdEnqueueTimeoutS(&mbp->qw, timeout);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	3318      	adds	r3, #24
 8008e2c:	6879      	ldr	r1, [r7, #4]
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7ff fd21 	bl	8008876 <chThdEnqueueTimeoutS>
 8008e34:	6178      	str	r0, [r7, #20]
  } while (rdymsg == MSG_OK);
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d0c8      	beq.n	8008dce <chMBPostTimeoutS+0xc>

  return rdymsg;
 8008e3c:	697b      	ldr	r3, [r7, #20]
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3718      	adds	r7, #24
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}

08008e46 <chMBPostI>:
 * @retval MSG_TIMEOUT  if the mailbox is full and the message cannot be
 *                      posted.
 *
 * @iclass
 */
msg_t chMBPostI(mailbox_t *mbp, msg_t msg) {
 8008e46:	b580      	push	{r7, lr}
 8008e48:	b082      	sub	sp, #8
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
 8008e4e:	6039      	str	r1, [r7, #0]

  chDbgCheckClassI();
  chDbgCheck(mbp != NULL);

  /* If the mailbox is in reset state then returns immediately.*/
  if (mbp->reset) {
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	7d1b      	ldrb	r3, [r3, #20]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d002      	beq.n	8008e5e <chMBPostI+0x18>
    return MSG_RESET;
 8008e58:	f06f 0301 	mvn.w	r3, #1
 8008e5c:	e025      	b.n	8008eaa <chMBPostI+0x64>
  }

  /* Is there a free message slot in queue? if so then post.*/
  if (chMBGetFreeCountI(mbp) > (size_t)0) {
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f7ff ff60 	bl	8008d24 <chMBGetFreeCountI>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d01d      	beq.n	8008ea6 <chMBPostI+0x60>
    *mbp->wrptr++ = msg;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	1d19      	adds	r1, r3, #4
 8008e70:	687a      	ldr	r2, [r7, #4]
 8008e72:	6091      	str	r1, [r2, #8]
 8008e74:	683a      	ldr	r2, [r7, #0]
 8008e76:	601a      	str	r2, [r3, #0]
    if (mbp->wrptr >= mbp->top) {
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	689a      	ldr	r2, [r3, #8]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	685b      	ldr	r3, [r3, #4]
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d303      	bcc.n	8008e8c <chMBPostI+0x46>
      mbp->wrptr = mbp->buffer;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	609a      	str	r2, [r3, #8]
    }
    mbp->cnt++;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	691b      	ldr	r3, [r3, #16]
 8008e90:	1c5a      	adds	r2, r3, #1
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	611a      	str	r2, [r3, #16]

    /* If there is a reader waiting then makes it ready.*/
    chThdDequeueNextI(&mbp->qr, MSG_OK);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	3320      	adds	r3, #32
 8008e9a:	2100      	movs	r1, #0
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f7ff fd0b 	bl	80088b8 <chThdDequeueNextI>

    return MSG_OK;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	e001      	b.n	8008eaa <chMBPostI+0x64>
  }

  /* No space, immediate timeout.*/
  return MSG_TIMEOUT;
 8008ea6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3708      	adds	r7, #8
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <chMBFetchTimeout>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @api
 */
msg_t chMBFetchTimeout(mailbox_t *mbp, msg_t *msgp, sysinterval_t timeout) {
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b086      	sub	sp, #24
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	60f8      	str	r0, [r7, #12]
 8008eba:	60b9      	str	r1, [r7, #8]
 8008ebc:	607a      	str	r2, [r7, #4]
  msg_t rdymsg;

  chSysLock();
 8008ebe:	f7ff feed 	bl	8008c9c <chSysLock>
  rdymsg = chMBFetchTimeoutS(mbp, msgp, timeout);
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	68b9      	ldr	r1, [r7, #8]
 8008ec6:	68f8      	ldr	r0, [r7, #12]
 8008ec8:	f000 f808 	bl	8008edc <chMBFetchTimeoutS>
 8008ecc:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8008ece:	f7ff fef4 	bl	8008cba <chSysUnlock>

  return rdymsg;
 8008ed2:	697b      	ldr	r3, [r7, #20]
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3718      	adds	r7, #24
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <chMBFetchTimeoutS>:
 * @retval MSG_RESET    if the mailbox has been reset.
 * @retval MSG_TIMEOUT  if the operation has timed out.
 *
 * @sclass
 */
msg_t chMBFetchTimeoutS(mailbox_t *mbp, msg_t *msgp, sysinterval_t timeout) {
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b086      	sub	sp, #24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	607a      	str	r2, [r7, #4]
  chDbgCheckClassS();
  chDbgCheck((mbp != NULL) && (msgp != NULL));

  do {
    /* If the mailbox is in reset state then returns immediately.*/
    if (mbp->reset) {
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	7d1b      	ldrb	r3, [r3, #20]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d002      	beq.n	8008ef6 <chMBFetchTimeoutS+0x1a>
      return MSG_RESET;
 8008ef0:	f06f 0301 	mvn.w	r3, #1
 8008ef4:	e031      	b.n	8008f5a <chMBFetchTimeoutS+0x7e>
    }

    /* Is there a message in queue? if so then fetch.*/
    if (chMBGetUsedCountI(mbp) > (size_t)0) {
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	f7ff ff09 	bl	8008d0e <chMBGetUsedCountI>
 8008efc:	4603      	mov	r3, r0
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d020      	beq.n	8008f44 <chMBFetchTimeoutS+0x68>
      *msgp = *mbp->rdptr++;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	68db      	ldr	r3, [r3, #12]
 8008f06:	1d19      	adds	r1, r3, #4
 8008f08:	68fa      	ldr	r2, [r7, #12]
 8008f0a:	60d1      	str	r1, [r2, #12]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	601a      	str	r2, [r3, #0]
      if (mbp->rdptr >= mbp->top) {
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	68da      	ldr	r2, [r3, #12]
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	685b      	ldr	r3, [r3, #4]
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d303      	bcc.n	8008f26 <chMBFetchTimeoutS+0x4a>
        mbp->rdptr = mbp->buffer;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	60da      	str	r2, [r3, #12]
      }
      mbp->cnt--;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	691b      	ldr	r3, [r3, #16]
 8008f2a:	1e5a      	subs	r2, r3, #1
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	611a      	str	r2, [r3, #16]

      /* If there is a writer waiting then makes it ready.*/
      chThdDequeueNextI(&mbp->qw, MSG_OK);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	3318      	adds	r3, #24
 8008f34:	2100      	movs	r1, #0
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7ff fcbe 	bl	80088b8 <chThdDequeueNextI>
      chSchRescheduleS();
 8008f3c:	f7ff f94c 	bl	80081d8 <chSchRescheduleS>

      return MSG_OK;
 8008f40:	2300      	movs	r3, #0
 8008f42:	e00a      	b.n	8008f5a <chMBFetchTimeoutS+0x7e>
    }

    /* No message in the queue, waiting for a message to become available.*/
    rdymsg = chThdEnqueueTimeoutS(&mbp->qr, timeout);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	3320      	adds	r3, #32
 8008f48:	6879      	ldr	r1, [r7, #4]
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f7ff fc93 	bl	8008876 <chThdEnqueueTimeoutS>
 8008f50:	6178      	str	r0, [r7, #20]
  } while (rdymsg == MSG_OK);
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d0c7      	beq.n	8008ee8 <chMBFetchTimeoutS+0xc>

  return rdymsg;
 8008f58:	697b      	ldr	r3, [r7, #20]
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3718      	adds	r7, #24
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bd80      	pop	{r7, pc}

08008f62 <chSysLock>:
static inline void chSysLock(void) {
 8008f62:	b480      	push	{r7}
 8008f64:	b083      	sub	sp, #12
 8008f66:	af00      	add	r7, sp, #0
 8008f68:	2330      	movs	r3, #48	; 0x30
 8008f6a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f383 8811 	msr	BASEPRI, r3
}
 8008f72:	bf00      	nop
}
 8008f74:	bf00      	nop
}
 8008f76:	bf00      	nop
 8008f78:	370c      	adds	r7, #12
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bc80      	pop	{r7}
 8008f7e:	4770      	bx	lr

08008f80 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	2300      	movs	r3, #0
 8008f88:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f383 8811 	msr	BASEPRI, r3
}
 8008f90:	bf00      	nop
}
 8008f92:	bf00      	nop
}
 8008f94:	bf00      	nop
 8008f96:	370c      	adds	r7, #12
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bc80      	pop	{r7}
 8008f9c:	4770      	bx	lr
	...

08008fa0 <__core_init>:
/**
 * @brief   Low level memory manager initialization.
 *
 * @notapi
 */
void __core_init(void) {
 8008fa0:	b480      	push	{r7}
 8008fa2:	af00      	add	r7, sp, #0
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8008fa4:	4b04      	ldr	r3, [pc, #16]	; (8008fb8 <__core_init+0x18>)
 8008fa6:	4a05      	ldr	r2, [pc, #20]	; (8008fbc <__core_init+0x1c>)
 8008fa8:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 8008faa:	4b03      	ldr	r3, [pc, #12]	; (8008fb8 <__core_init+0x18>)
 8008fac:	4a04      	ldr	r2, [pc, #16]	; (8008fc0 <__core_init+0x20>)
 8008fae:	605a      	str	r2, [r3, #4]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 8008fb0:	bf00      	nop
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bc80      	pop	{r7}
 8008fb6:	4770      	bx	lr
 8008fb8:	24001388 	.word	0x24001388
 8008fbc:	24002718 	.word	0x24002718
 8008fc0:	24080000 	.word	0x24080000

08008fc4 <chCoreAllocFromBaseI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromBaseI(size_t size, unsigned align, size_t offset) {
 8008fc4:	b480      	push	{r7}
 8008fc6:	b087      	sub	sp, #28
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	60f8      	str	r0, [r7, #12]
 8008fcc:	60b9      	str	r1, [r7, #8]
 8008fce:	607a      	str	r2, [r7, #4]
  uint8_t *p, *next;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.basemem + offset, align);
 8008fd0:	4b12      	ldr	r3, [pc, #72]	; (800901c <chCoreAllocFromBaseI+0x58>)
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	4413      	add	r3, r2
 8008fd8:	461a      	mov	r2, r3
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	4413      	add	r3, r2
 8008fde:	1e5a      	subs	r2, r3, #1
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	425b      	negs	r3, r3
 8008fe4:	4013      	ands	r3, r2
 8008fe6:	617b      	str	r3, [r7, #20]
  next = p + size;
 8008fe8:	697a      	ldr	r2, [r7, #20]
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	4413      	add	r3, r2
 8008fee:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((next > ch_memcore.topmem) || (next < ch_memcore.basemem)) {
 8008ff0:	4b0a      	ldr	r3, [pc, #40]	; (800901c <chCoreAllocFromBaseI+0x58>)
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	693a      	ldr	r2, [r7, #16]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d804      	bhi.n	8009004 <chCoreAllocFromBaseI+0x40>
 8008ffa:	4b08      	ldr	r3, [pc, #32]	; (800901c <chCoreAllocFromBaseI+0x58>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	429a      	cmp	r2, r3
 8009002:	d201      	bcs.n	8009008 <chCoreAllocFromBaseI+0x44>
    return NULL;
 8009004:	2300      	movs	r3, #0
 8009006:	e003      	b.n	8009010 <chCoreAllocFromBaseI+0x4c>
  }

  ch_memcore.basemem = next;
 8009008:	4a04      	ldr	r2, [pc, #16]	; (800901c <chCoreAllocFromBaseI+0x58>)
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	6013      	str	r3, [r2, #0]

  return p;
 800900e:	697b      	ldr	r3, [r7, #20]
}
 8009010:	4618      	mov	r0, r3
 8009012:	371c      	adds	r7, #28
 8009014:	46bd      	mov	sp, r7
 8009016:	bc80      	pop	{r7}
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	24001388 	.word	0x24001388

08009020 <chCoreAllocFromTopI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8009020:	b480      	push	{r7}
 8009022:	b087      	sub	sp, #28
 8009024:	af00      	add	r7, sp, #0
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	60b9      	str	r1, [r7, #8]
 800902a:	607a      	str	r2, [r7, #4]
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 800902c:	4b11      	ldr	r3, [pc, #68]	; (8009074 <chCoreAllocFromTopI+0x54>)
 800902e:	685a      	ldr	r2, [r3, #4]
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	425b      	negs	r3, r3
 8009034:	4413      	add	r3, r2
 8009036:	461a      	mov	r2, r3
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	425b      	negs	r3, r3
 800903c:	4013      	ands	r3, r2
 800903e:	617b      	str	r3, [r7, #20]
  prev = p - offset;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	425b      	negs	r3, r3
 8009044:	697a      	ldr	r2, [r7, #20]
 8009046:	4413      	add	r3, r2
 8009048:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 800904a:	4b0a      	ldr	r3, [pc, #40]	; (8009074 <chCoreAllocFromTopI+0x54>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	693a      	ldr	r2, [r7, #16]
 8009050:	429a      	cmp	r2, r3
 8009052:	d304      	bcc.n	800905e <chCoreAllocFromTopI+0x3e>
 8009054:	4b07      	ldr	r3, [pc, #28]	; (8009074 <chCoreAllocFromTopI+0x54>)
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	693a      	ldr	r2, [r7, #16]
 800905a:	429a      	cmp	r2, r3
 800905c:	d901      	bls.n	8009062 <chCoreAllocFromTopI+0x42>
    return NULL;
 800905e:	2300      	movs	r3, #0
 8009060:	e003      	b.n	800906a <chCoreAllocFromTopI+0x4a>
  }

  ch_memcore.topmem = prev;
 8009062:	4a04      	ldr	r2, [pc, #16]	; (8009074 <chCoreAllocFromTopI+0x54>)
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	6053      	str	r3, [r2, #4]

  return p;
 8009068:	697b      	ldr	r3, [r7, #20]
}
 800906a:	4618      	mov	r0, r3
 800906c:	371c      	adds	r7, #28
 800906e:	46bd      	mov	sp, r7
 8009070:	bc80      	pop	{r7}
 8009072:	4770      	bx	lr
 8009074:	24001388 	.word	0x24001388

08009078 <chCoreAllocFromBase>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromBase(size_t size, unsigned align, size_t offset) {
 8009078:	b580      	push	{r7, lr}
 800907a:	b086      	sub	sp, #24
 800907c:	af00      	add	r7, sp, #0
 800907e:	60f8      	str	r0, [r7, #12]
 8009080:	60b9      	str	r1, [r7, #8]
 8009082:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 8009084:	f7ff ff6d 	bl	8008f62 <chSysLock>
  p = chCoreAllocFromBaseI(size, align, offset);
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	68b9      	ldr	r1, [r7, #8]
 800908c:	68f8      	ldr	r0, [r7, #12]
 800908e:	f7ff ff99 	bl	8008fc4 <chCoreAllocFromBaseI>
 8009092:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8009094:	f7ff ff74 	bl	8008f80 <chSysUnlock>

  return p;
 8009098:	697b      	ldr	r3, [r7, #20]
}
 800909a:	4618      	mov	r0, r3
 800909c:	3718      	adds	r7, #24
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}

080090a2 <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 80090a2:	b580      	push	{r7, lr}
 80090a4:	b086      	sub	sp, #24
 80090a6:	af00      	add	r7, sp, #0
 80090a8:	60f8      	str	r0, [r7, #12]
 80090aa:	60b9      	str	r1, [r7, #8]
 80090ac:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 80090ae:	f7ff ff58 	bl	8008f62 <chSysLock>
  p = chCoreAllocFromTopI(size, align, offset);
 80090b2:	687a      	ldr	r2, [r7, #4]
 80090b4:	68b9      	ldr	r1, [r7, #8]
 80090b6:	68f8      	ldr	r0, [r7, #12]
 80090b8:	f7ff ffb2 	bl	8009020 <chCoreAllocFromTopI>
 80090bc:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 80090be:	f7ff ff5f 	bl	8008f80 <chSysUnlock>

  return p;
 80090c2:	697b      	ldr	r3, [r7, #20]
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3718      	adds	r7, #24
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 80090cc:	b580      	push	{r7, lr}
 80090ce:	af00      	add	r7, sp, #0

  default_heap.provider = chCoreAllocAlignedWithOffset;
 80090d0:	4b06      	ldr	r3, [pc, #24]	; (80090ec <__heap_init+0x20>)
 80090d2:	4a07      	ldr	r2, [pc, #28]	; (80090f0 <__heap_init+0x24>)
 80090d4:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
 80090d6:	4b05      	ldr	r3, [pc, #20]	; (80090ec <__heap_init+0x20>)
 80090d8:	2200      	movs	r2, #0
 80090da:	605a      	str	r2, [r3, #4]
  H_PAGES(&default_heap.header) = 0;
 80090dc:	4b03      	ldr	r3, [pc, #12]	; (80090ec <__heap_init+0x20>)
 80090de:	2200      	movs	r2, #0
 80090e0:	609a      	str	r2, [r3, #8]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 80090e2:	4804      	ldr	r0, [pc, #16]	; (80090f4 <__heap_init+0x28>)
 80090e4:	f7ff fd61 	bl	8008baa <chMtxObjectInit>
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 80090e8:	bf00      	nop
 80090ea:	bd80      	pop	{r7, pc}
 80090ec:	24001390 	.word	0x24001390
 80090f0:	080090a3 	.word	0x080090a3
 80090f4:	2400139c 	.word	0x2400139c

080090f8 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 80090f8:	b480      	push	{r7}
 80090fa:	b085      	sub	sp, #20
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	60f8      	str	r0, [r7, #12]
 8009100:	60b9      	str	r1, [r7, #8]
 8009102:	607a      	str	r2, [r7, #4]
 8009104:	603b      	str	r3, [r7, #0]
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	2200      	movs	r2, #0
 800910a:	601a      	str	r2, [r3, #0]
  mp->object_size = size;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	68ba      	ldr	r2, [r7, #8]
 8009110:	605a      	str	r2, [r3, #4]
  mp->align = align;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	687a      	ldr	r2, [r7, #4]
 8009116:	609a      	str	r2, [r3, #8]
  mp->provider = provider;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	683a      	ldr	r2, [r7, #0]
 800911c:	60da      	str	r2, [r3, #12]
}
 800911e:	bf00      	nop
 8009120:	3714      	adds	r7, #20
 8009122:	46bd      	mov	sp, r7
 8009124:	bc80      	pop	{r7}
 8009126:	4770      	bx	lr

08009128 <chCoreAllocAlignedI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 8009128:	b580      	push	{r7, lr}
 800912a:	b082      	sub	sp, #8
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
 8009130:	6039      	str	r1, [r7, #0]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8009132:	2200      	movs	r2, #0
 8009134:	6839      	ldr	r1, [r7, #0]
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f7ff ff72 	bl	8009020 <chCoreAllocFromTopI>
 800913c:	4603      	mov	r3, r0
}
 800913e:	4618      	mov	r0, r3
 8009140:	3708      	adds	r7, #8
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}

08009146 <chPoolObjectInit>:
 *
 * @init
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {
 8009146:	b580      	push	{r7, lr}
 8009148:	b084      	sub	sp, #16
 800914a:	af00      	add	r7, sp, #0
 800914c:	60f8      	str	r0, [r7, #12]
 800914e:	60b9      	str	r1, [r7, #8]
 8009150:	607a      	str	r2, [r7, #4]

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2204      	movs	r2, #4
 8009156:	68b9      	ldr	r1, [r7, #8]
 8009158:	68f8      	ldr	r0, [r7, #12]
 800915a:	f7ff ffcd 	bl	80090f8 <chPoolObjectInitAligned>
}
 800915e:	bf00      	nop
 8009160:	3710      	adds	r7, #16
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}

08009166 <dyn_list_init>:
    *dp++ = c;
    i--;
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {
 8009166:	b480      	push	{r7}
 8009168:	b083      	sub	sp, #12
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]

  dlp->next = (dyn_element_t *)dlp;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	687a      	ldr	r2, [r7, #4]
 8009172:	601a      	str	r2, [r3, #0]
}
 8009174:	bf00      	nop
 8009176:	370c      	adds	r7, #12
 8009178:	46bd      	mov	sp, r7
 800917a:	bc80      	pop	{r7}
 800917c:	4770      	bx	lr
	...

08009180 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 8009180:	b580      	push	{r7, lr}
 8009182:	af00      	add	r7, sp, #0

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8009184:	4810      	ldr	r0, [pc, #64]	; (80091c8 <__factory_init+0x48>)
 8009186:	f7ff fd10 	bl	8008baa <chMtxObjectInit>
#else
  chSemObjectInit(&ch_factory.sem, (cnt_t)1);
#endif

#if CH_CFG_FACTORY_OBJECTS_REGISTRY == TRUE
  dyn_list_init(&ch_factory.obj_list);
 800918a:	4810      	ldr	r0, [pc, #64]	; (80091cc <__factory_init+0x4c>)
 800918c:	f7ff ffeb 	bl	8009166 <dyn_list_init>
  chPoolObjectInit(&ch_factory.obj_pool,
 8009190:	4a0f      	ldr	r2, [pc, #60]	; (80091d0 <__factory_init+0x50>)
 8009192:	2114      	movs	r1, #20
 8009194:	480f      	ldr	r0, [pc, #60]	; (80091d4 <__factory_init+0x54>)
 8009196:	f7ff ffd6 	bl	8009146 <chPoolObjectInit>
                   sizeof (registered_object_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_GENERIC_BUFFERS == TRUE
  dyn_list_init(&ch_factory.buf_list);
 800919a:	480f      	ldr	r0, [pc, #60]	; (80091d8 <__factory_init+0x58>)
 800919c:	f7ff ffe3 	bl	8009166 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_SEMAPHORES == TRUE
  dyn_list_init(&ch_factory.sem_list);
 80091a0:	480e      	ldr	r0, [pc, #56]	; (80091dc <__factory_init+0x5c>)
 80091a2:	f7ff ffe0 	bl	8009166 <dyn_list_init>
  chPoolObjectInit(&ch_factory.sem_pool,
 80091a6:	4a0a      	ldr	r2, [pc, #40]	; (80091d0 <__factory_init+0x50>)
 80091a8:	211c      	movs	r1, #28
 80091aa:	480d      	ldr	r0, [pc, #52]	; (80091e0 <__factory_init+0x60>)
 80091ac:	f7ff ffcb 	bl	8009146 <chPoolObjectInit>
                   sizeof (dyn_semaphore_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_MAILBOXES == TRUE
  dyn_list_init(&ch_factory.mbx_list);
 80091b0:	480c      	ldr	r0, [pc, #48]	; (80091e4 <__factory_init+0x64>)
 80091b2:	f7ff ffd8 	bl	8009166 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_OBJ_FIFOS == TRUE
  dyn_list_init(&ch_factory.fifo_list);
 80091b6:	480c      	ldr	r0, [pc, #48]	; (80091e8 <__factory_init+0x68>)
 80091b8:	f7ff ffd5 	bl	8009166 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
 80091bc:	480b      	ldr	r0, [pc, #44]	; (80091ec <__factory_init+0x6c>)
 80091be:	f7ff ffd2 	bl	8009166 <dyn_list_init>
#endif
}
 80091c2:	bf00      	nop
 80091c4:	bd80      	pop	{r7, pc}
 80091c6:	bf00      	nop
 80091c8:	240013ac 	.word	0x240013ac
 80091cc:	240013bc 	.word	0x240013bc
 80091d0:	08009129 	.word	0x08009129
 80091d4:	240013c0 	.word	0x240013c0
 80091d8:	240013d0 	.word	0x240013d0
 80091dc:	240013d4 	.word	0x240013d4
 80091e0:	240013d8 	.word	0x240013d8
 80091e4:	240013e8 	.word	0x240013e8
 80091e8:	240013ec 	.word	0x240013ec
 80091ec:	240013f0 	.word	0x240013f0

080091f0 <__NVIC_SetPriorityGrouping>:
{
 80091f0:	b480      	push	{r7}
 80091f2:	b085      	sub	sp, #20
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f003 0307 	and.w	r3, r3, #7
 80091fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009200:	4b0b      	ldr	r3, [pc, #44]	; (8009230 <__NVIC_SetPriorityGrouping+0x40>)
 8009202:	68db      	ldr	r3, [r3, #12]
 8009204:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009206:	68ba      	ldr	r2, [r7, #8]
 8009208:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800920c:	4013      	ands	r3, r2
 800920e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8009218:	4b06      	ldr	r3, [pc, #24]	; (8009234 <__NVIC_SetPriorityGrouping+0x44>)
 800921a:	4313      	orrs	r3, r2
 800921c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800921e:	4a04      	ldr	r2, [pc, #16]	; (8009230 <__NVIC_SetPriorityGrouping+0x40>)
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	60d3      	str	r3, [r2, #12]
}
 8009224:	bf00      	nop
 8009226:	3714      	adds	r7, #20
 8009228:	46bd      	mov	sp, r7
 800922a:	bc80      	pop	{r7}
 800922c:	4770      	bx	lr
 800922e:	bf00      	nop
 8009230:	e000ed00 	.word	0xe000ed00
 8009234:	05fa0000 	.word	0x05fa0000

08009238 <__NVIC_SetPriority>:
{
 8009238:	b480      	push	{r7}
 800923a:	b083      	sub	sp, #12
 800923c:	af00      	add	r7, sp, #0
 800923e:	4603      	mov	r3, r0
 8009240:	6039      	str	r1, [r7, #0]
 8009242:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009244:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009248:	2b00      	cmp	r3, #0
 800924a:	db0a      	blt.n	8009262 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	b2da      	uxtb	r2, r3
 8009250:	490c      	ldr	r1, [pc, #48]	; (8009284 <__NVIC_SetPriority+0x4c>)
 8009252:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009256:	0112      	lsls	r2, r2, #4
 8009258:	b2d2      	uxtb	r2, r2
 800925a:	440b      	add	r3, r1
 800925c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009260:	e00a      	b.n	8009278 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	b2da      	uxtb	r2, r3
 8009266:	4908      	ldr	r1, [pc, #32]	; (8009288 <__NVIC_SetPriority+0x50>)
 8009268:	88fb      	ldrh	r3, [r7, #6]
 800926a:	f003 030f 	and.w	r3, r3, #15
 800926e:	3b04      	subs	r3, #4
 8009270:	0112      	lsls	r2, r2, #4
 8009272:	b2d2      	uxtb	r2, r2
 8009274:	440b      	add	r3, r1
 8009276:	761a      	strb	r2, [r3, #24]
}
 8009278:	bf00      	nop
 800927a:	370c      	adds	r7, #12
 800927c:	46bd      	mov	sp, r7
 800927e:	bc80      	pop	{r7}
 8009280:	4770      	bx	lr
 8009282:	bf00      	nop
 8009284:	e000e100 	.word	0xe000e100
 8009288:	e000ed00 	.word	0xe000ed00

0800928c <SVC_Handler>:
 * @details The SVC vector is used for exception mode re-entering after a
 *          context switch and, optionally, for system calls.
 * @note    The SVC vector is only used in advanced kernel mode.
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void SVC_Handler(void) {
 800928c:	b480      	push	{r7}
 800928e:	b085      	sub	sp, #20
 8009290:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8009292:	f3ef 8309 	mrs	r3, PSP
 8009296:	603b      	str	r3, [r7, #0]
  return(result);
 8009298:	683b      	ldr	r3, [r7, #0]
/*lint -restore*/
  uint32_t psp = __get_PSP();
 800929a:	60fb      	str	r3, [r7, #12]
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	3320      	adds	r3, #32
 80092a0:	60fb      	str	r3, [r7, #12]
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f383 8809 	msr	PSP, r3
}
 80092ac:	bf00      	nop
 80092ae:	2300      	movs	r3, #0
 80092b0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	f383 8811 	msr	BASEPRI, r3
}
 80092b8:	bf00      	nop
 80092ba:	bf00      	nop
}
 80092bc:	bf00      	nop
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 80092be:	bf00      	nop
 80092c0:	3714      	adds	r7, #20
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bc80      	pop	{r7}
 80092c6:	4770      	bx	lr

080092c8 <port_init>:
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b084      	sub	sp, #16
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
 80092d0:	2330      	movs	r3, #48	; 0x30
 80092d2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f383 8811 	msr	BASEPRI, r3
}
 80092da:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80092dc:	b662      	cpsie	i
}
 80092de:	bf00      	nop
}
 80092e0:	bf00      	nop

  /* Starting in a known IRQ configuration.*/
  port_suspend();

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);
 80092e2:	2003      	movs	r0, #3
 80092e4:	f7ff ff84 	bl	80091f0 <__NVIC_SetPriorityGrouping>

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80092e8:	4b0e      	ldr	r3, [pc, #56]	; (8009324 <port_init+0x5c>)
 80092ea:	68db      	ldr	r3, [r3, #12]
 80092ec:	4a0d      	ldr	r2, [pc, #52]	; (8009324 <port_init+0x5c>)
 80092ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80092f2:	60d3      	str	r3, [r2, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 80092f4:	4b0c      	ldr	r3, [pc, #48]	; (8009328 <port_init+0x60>)
 80092f6:	4a0d      	ldr	r2, [pc, #52]	; (800932c <port_init+0x64>)
 80092f8:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80092fc:	4b0a      	ldr	r3, [pc, #40]	; (8009328 <port_init+0x60>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a09      	ldr	r2, [pc, #36]	; (8009328 <port_init+0x60>)
 8009302:	f043 0301 	orr.w	r3, r3, #1
 8009306:	6013      	str	r3, [r2, #0]

  /* Initialization of the system vectors used by the port.*/
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  NVIC_SetPriority(SVCall_IRQn, CORTEX_PRIORITY_SVCALL);
 8009308:	2102      	movs	r1, #2
 800930a:	f06f 0004 	mvn.w	r0, #4
 800930e:	f7ff ff93 	bl	8009238 <__NVIC_SetPriority>
#endif
  NVIC_SetPriority(PendSV_IRQn, CORTEX_PRIORITY_PENDSV);
 8009312:	2103      	movs	r1, #3
 8009314:	f06f 0001 	mvn.w	r0, #1
 8009318:	f7ff ff8e 	bl	8009238 <__NVIC_SetPriority>

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 800931c:	bf00      	nop
 800931e:	3710      	adds	r7, #16
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}
 8009324:	e000edf0 	.word	0xe000edf0
 8009328:	e0001000 	.word	0xe0001000
 800932c:	c5acce55 	.word	0xc5acce55

08009330 <__port_irq_epilogue>:
#endif

/**
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {
 8009330:	b580      	push	{r7, lr}
 8009332:	b086      	sub	sp, #24
 8009334:	af00      	add	r7, sp, #0
 8009336:	2330      	movs	r3, #48	; 0x30
 8009338:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	f383 8811 	msr	BASEPRI, r3
}
 8009340:	bf00      	nop
}
 8009342:	bf00      	nop
}
 8009344:	bf00      	nop

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8009346:	4b19      	ldr	r3, [pc, #100]	; (80093ac <__port_irq_epilogue+0x7c>)
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800934e:	2b00      	cmp	r3, #0
 8009350:	d020      	beq.n	8009394 <__port_irq_epilogue+0x64>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8009352:	f3ef 8309 	mrs	r3, PSP
 8009356:	607b      	str	r3, [r7, #4]
  return(result);
 8009358:	687b      	ldr	r3, [r7, #4]
        lctxp->control = control;
        lctxp->ectxp   = (struct port_extctx *)psp;
      }
    }
#else
    s_psp = __get_PSP();
 800935a:	617b      	str	r3, [r7, #20]
#endif

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    s_psp -= sizeof (struct port_extctx);
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	3b20      	subs	r3, #32
 8009360:	617b      	str	r3, [r7, #20]

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	613b      	str	r3, [r7, #16]

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800936c:	61da      	str	r2, [r3, #28]
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	f383 8809 	msr	PSP, r3
}
 8009378:	bf00      	nop
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 800937a:	f7fe ff49 	bl	8008210 <chSchIsPreemptionRequired>
 800937e:	4603      	mov	r3, r0
 8009380:	2b00      	cmp	r3, #0
 8009382:	d003      	beq.n	800938c <__port_irq_epilogue+0x5c>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8009384:	4a0a      	ldr	r2, [pc, #40]	; (80093b0 <__port_irq_epilogue+0x80>)
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	619a      	str	r2, [r3, #24]
      ectxp->pc = (uint32_t)__port_exit_from_isr;
    }

    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
 800938a:	e00b      	b.n	80093a4 <__port_irq_epilogue+0x74>
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 800938c:	4a09      	ldr	r2, [pc, #36]	; (80093b4 <__port_irq_epilogue+0x84>)
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	619a      	str	r2, [r3, #24]
    return;
 8009392:	e007      	b.n	80093a4 <__port_irq_epilogue+0x74>
 8009394:	2300      	movs	r3, #0
 8009396:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	f383 8811 	msr	BASEPRI, r3
}
 800939e:	bf00      	nop
}
 80093a0:	bf00      	nop
}
 80093a2:	bf00      	nop
  }
  port_unlock_from_isr();
}
 80093a4:	3718      	adds	r7, #24
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	e000ed00 	.word	0xe000ed00
 80093b0:	08000403 	.word	0x08000403
 80093b4:	08000406 	.word	0x08000406

080093b8 <_read_r>:
#endif

/***************************************************************************/

__attribute__((used))
int _read_r(struct _reent *r, int file, char * ptr, int len) {
 80093b8:	b480      	push	{r7}
 80093ba:	b085      	sub	sp, #20
 80093bc:	af00      	add	r7, sp, #0
 80093be:	60f8      	str	r0, [r7, #12]
 80093c0:	60b9      	str	r1, [r7, #8]
 80093c2:	607a      	str	r2, [r7, #4]
 80093c4:	603b      	str	r3, [r7, #0]
  return len;
#else
  (void)file;
  (void)ptr;
  (void)len;
  __errno_r(r)  = EINVAL;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2216      	movs	r2, #22
 80093ca:	601a      	str	r2, [r3, #0]
  return -1;
 80093cc:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 80093d0:	4618      	mov	r0, r3
 80093d2:	3714      	adds	r7, #20
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bc80      	pop	{r7}
 80093d8:	4770      	bx	lr

080093da <_lseek_r>:

/***************************************************************************/

__attribute__((used))
int _lseek_r(struct _reent *r, int file, int ptr, int dir) {
 80093da:	b480      	push	{r7}
 80093dc:	b085      	sub	sp, #20
 80093de:	af00      	add	r7, sp, #0
 80093e0:	60f8      	str	r0, [r7, #12]
 80093e2:	60b9      	str	r1, [r7, #8]
 80093e4:	607a      	str	r2, [r7, #4]
 80093e6:	603b      	str	r3, [r7, #0]
  (void)r;
  (void)file;
  (void)ptr;
  (void)dir;

  return 0;
 80093e8:	2300      	movs	r3, #0
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3714      	adds	r7, #20
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bc80      	pop	{r7}
 80093f2:	4770      	bx	lr

080093f4 <_write_r>:

/***************************************************************************/

__attribute__((used))
int _write_r(struct _reent *r, int file, char * ptr, int len) {
 80093f4:	b480      	push	{r7}
 80093f6:	b085      	sub	sp, #20
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	60f8      	str	r0, [r7, #12]
 80093fc:	60b9      	str	r1, [r7, #8]
 80093fe:	607a      	str	r2, [r7, #4]
 8009400:	603b      	str	r3, [r7, #0]
    __errno_r(r) = EINVAL;
    return -1;
  }
  sdWrite(&STDOUT_SD, (uint8_t *)ptr, (size_t)len);
#endif
  return len;
 8009402:	683b      	ldr	r3, [r7, #0]
}
 8009404:	4618      	mov	r0, r3
 8009406:	3714      	adds	r7, #20
 8009408:	46bd      	mov	sp, r7
 800940a:	bc80      	pop	{r7}
 800940c:	4770      	bx	lr

0800940e <_close_r>:
}

/***************************************************************************/

__attribute__((used))
int _close_r(struct _reent *r, int file) {
 800940e:	b480      	push	{r7}
 8009410:	b083      	sub	sp, #12
 8009412:	af00      	add	r7, sp, #0
 8009414:	6078      	str	r0, [r7, #4]
 8009416:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)file;

  return 0;
 8009418:	2300      	movs	r3, #0
}
 800941a:	4618      	mov	r0, r3
 800941c:	370c      	adds	r7, #12
 800941e:	46bd      	mov	sp, r7
 8009420:	bc80      	pop	{r7}
 8009422:	4770      	bx	lr

08009424 <_sbrk_r>:

/***************************************************************************/

__attribute__((used))
caddr_t _sbrk_r(struct _reent *r, int incr) {
 8009424:	b580      	push	{r7, lr}
 8009426:	b084      	sub	sp, #16
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	6039      	str	r1, [r7, #0]
#if CH_CFG_USE_MEMCORE
  void *p;

  chDbgCheck(incr >= 0);

  p = chCoreAllocFromBase((size_t)incr, 1U, 0U);
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	2200      	movs	r2, #0
 8009432:	2101      	movs	r1, #1
 8009434:	4618      	mov	r0, r3
 8009436:	f7ff fe1f 	bl	8009078 <chCoreAllocFromBase>
 800943a:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d105      	bne.n	800944e <_sbrk_r+0x2a>
    __errno_r(r)  = ENOMEM;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	220c      	movs	r2, #12
 8009446:	601a      	str	r2, [r3, #0]
    return (caddr_t)-1;
 8009448:	f04f 33ff 	mov.w	r3, #4294967295
 800944c:	e000      	b.n	8009450 <_sbrk_r+0x2c>
  }
  return (caddr_t)p;
 800944e:	68fb      	ldr	r3, [r7, #12]
#else
  (void)incr;
  __errno_r(r) = ENOMEM;
  return (caddr_t)-1;
#endif
}
 8009450:	4618      	mov	r0, r3
 8009452:	3710      	adds	r7, #16
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}

08009458 <_fstat_r>:

/***************************************************************************/

__attribute__((used))
int _fstat_r(struct _reent *r, int file, struct stat * st) {
 8009458:	b580      	push	{r7, lr}
 800945a:	b084      	sub	sp, #16
 800945c:	af00      	add	r7, sp, #0
 800945e:	60f8      	str	r0, [r7, #12]
 8009460:	60b9      	str	r1, [r7, #8]
 8009462:	607a      	str	r2, [r7, #4]
  (void)r;
  (void)file;

  memset(st, 0, sizeof(*st));
 8009464:	2258      	movs	r2, #88	; 0x58
 8009466:	2100      	movs	r1, #0
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f002 fb5d 	bl	800bb28 <memset>
  st->st_mode = S_IFCHR;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009474:	605a      	str	r2, [r3, #4]
  return 0;
 8009476:	2300      	movs	r3, #0
}
 8009478:	4618      	mov	r0, r3
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <_isatty_r>:

/***************************************************************************/

__attribute__((used))
int _isatty_r(struct _reent *r, int fd) {
 8009480:	b480      	push	{r7}
 8009482:	b083      	sub	sp, #12
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)fd;

  return 1;
 800948a:	2301      	movs	r3, #1
}
 800948c:	4618      	mov	r0, r3
 800948e:	370c      	adds	r7, #12
 8009490:	46bd      	mov	sp, r7
 8009492:	bc80      	pop	{r7}
 8009494:	4770      	bx	lr
	...

08009498 <_exit>:

/***************************************************************************/

__attribute__((used))
void _exit(int status) {
 8009498:	b580      	push	{r7, lr}
 800949a:	b082      	sub	sp, #8
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]

  (void) status;

  chSysHalt("exit");
 80094a0:	4802      	ldr	r0, [pc, #8]	; (80094ac <_exit+0x14>)
 80094a2:	f7fd ffc9 	bl	8007438 <chSysHalt>
  abort();
 80094a6:	f002 faf3 	bl	800ba90 <abort>
 80094aa:	bf00      	nop
 80094ac:	08011c58 	.word	0x08011c58

080094b0 <_kill>:
}

/***************************************************************************/

__attribute__((used))
int _kill(int pid, int sig) {
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b082      	sub	sp, #8
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]

  (void) pid;
  (void) sig;

  chSysHalt("kill");
 80094ba:	4802      	ldr	r0, [pc, #8]	; (80094c4 <_kill+0x14>)
 80094bc:	f7fd ffbc 	bl	8007438 <chSysHalt>
  abort();
 80094c0:	f002 fae6 	bl	800ba90 <abort>
 80094c4:	08011c60 	.word	0x08011c60

080094c8 <_getpid>:
}

/***************************************************************************/

__attribute__((used))
int _getpid(void) {
 80094c8:	b480      	push	{r7}
 80094ca:	af00      	add	r7, sp, #0

  return 1;
 80094cc:	2301      	movs	r3, #1
  abort();
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bc80      	pop	{r7}
 80094d4:	4770      	bx	lr
	...

080094d8 <main>:

/* Polices dclares dans le driver display */
extern const font_t FONT_4X6;
extern const font_t FONT_5X7;

int main(void) {
 80094d8:	b580      	push	{r7, lr}
 80094da:	b094      	sub	sp, #80	; 0x50
 80094dc:	af00      	add	r7, sp, #0

  halInit();
 80094de:	f7f7 febd 	bl	800125c <halInit>
  chSysInit();
 80094e2:	f7fd ff79 	bl	80073d8 <chSysInit>

  drivers_init_all();
 80094e6:	f000 f9c9 	bl	800987c <drivers_init_all>
  drv_display_init();
 80094ea:	f000 fba7 	bl	8009c3c <drv_display_init>
  hall_init();
 80094ee:	f002 f819 	bl	800b524 <hall_init>
  usb_device_start();
 80094f2:	f001 fac5 	bl	800aa80 <usb_device_start>
  midi_init();
 80094f6:	f000 fe6b 	bl	800a1d0 <midi_init>

  char line[32];
  const uint8_t sensor_index = 4U;
 80094fa:	2304      	movs	r3, #4
 80094fc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
  const uint8_t base_note = 60U;
 8009500:	233c      	movs	r3, #60	; 0x3c
 8009502:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
  const uint8_t debug_x = 86U;
 8009506:	2356      	movs	r3, #86	; 0x56
 8009508:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  const uint8_t debug_y = 0U;
 800950c:	2300      	movs	r3, #0
 800950e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  const uint8_t debug_line_height = 8U;
 8009512:	2308      	movs	r3, #8
 8009514:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  bool note_active[16];
  uint8_t last_pressure[16];

  memset(note_active, 0, sizeof(note_active));
 8009518:	f107 0310 	add.w	r3, r7, #16
 800951c:	2210      	movs	r2, #16
 800951e:	2100      	movs	r1, #0
 8009520:	4618      	mov	r0, r3
 8009522:	f002 fb01 	bl	800bb28 <memset>
  memset(last_pressure, 0, sizeof(last_pressure));
 8009526:	463b      	mov	r3, r7
 8009528:	2210      	movs	r2, #16
 800952a:	2100      	movs	r1, #0
 800952c:	4618      	mov	r0, r3
 800952e:	f002 fafb 	bl	800bb28 <memset>

  while (true) {
    hall_update();
 8009532:	f002 f8a7 	bl	800b684 <hall_update>

    drv_display_clear();
 8009536:	f000 fb25 	bl	8009b84 <drv_display_clear>

    /* Police normale */
    drv_display_set_font(&FONT_5X7);
 800953a:	48c1      	ldr	r0, [pc, #772]	; (8009840 <main+0x368>)
 800953c:	f000 fa7a 	bl	8009a34 <drv_display_set_font>
    drv_display_draw_text(0, 0, "HALL B5 DEBUG");
 8009540:	4ac0      	ldr	r2, [pc, #768]	; (8009844 <main+0x36c>)
 8009542:	2100      	movs	r1, #0
 8009544:	2000      	movs	r0, #0
 8009546:	f000 fae9 	bl	8009b1c <drv_display_draw_text>

    for (uint8_t i = 0U; i < 16U; i++) {
 800954a:	2300      	movs	r3, #0
 800954c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8009550:	e07a      	b.n	8009648 <main+0x170>
      bool note_on = hall_get_note_on(i);
 8009552:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009556:	4618      	mov	r0, r3
 8009558:	f002 f8c8 	bl	800b6ec <hall_get_note_on>
 800955c:	4603      	mov	r3, r0
 800955e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
      bool note_off = hall_get_note_off(i);
 8009562:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009566:	4618      	mov	r0, r3
 8009568:	f002 f8d4 	bl	800b714 <hall_get_note_off>
 800956c:	4603      	mov	r3, r0
 800956e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
      uint8_t velocity = hall_get_velocity(i);
 8009572:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009576:	4618      	mov	r0, r3
 8009578:	f002 f8e0 	bl	800b73c <hall_get_velocity>
 800957c:	4603      	mov	r3, r0
 800957e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      uint8_t pressure = hall_get_pressure(i);
 8009582:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009586:	4618      	mov	r0, r3
 8009588:	f002 f8ec 	bl	800b764 <hall_get_pressure>
 800958c:	4603      	mov	r3, r0
 800958e:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
      uint8_t note_number = (uint8_t)(base_note + i);
 8009592:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8009596:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800959a:	4413      	add	r3, r2
 800959c:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

      if (note_on) {
 80095a0:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d00e      	beq.n	80095c6 <main+0xee>
        note_active[i] = true;
 80095a8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80095ac:	3350      	adds	r3, #80	; 0x50
 80095ae:	443b      	add	r3, r7
 80095b0:	2201      	movs	r2, #1
 80095b2:	f803 2c40 	strb.w	r2, [r3, #-64]
        midi_note_on(MIDI_DEST_BOTH, 0U, note_number, velocity);
 80095b6:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80095ba:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 80095be:	2100      	movs	r1, #0
 80095c0:	2003      	movs	r0, #3
 80095c2:	f001 f9c8 	bl	800a956 <midi_note_on>
      }
      if (note_off) {
 80095c6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d00d      	beq.n	80095ea <main+0x112>
        note_active[i] = false;
 80095ce:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80095d2:	3350      	adds	r3, #80	; 0x50
 80095d4:	443b      	add	r3, r7
 80095d6:	2200      	movs	r2, #0
 80095d8:	f803 2c40 	strb.w	r2, [r3, #-64]
        midi_note_off(MIDI_DEST_BOTH, 0U, note_number, 0U);
 80095dc:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 80095e0:	2300      	movs	r3, #0
 80095e2:	2100      	movs	r1, #0
 80095e4:	2003      	movs	r0, #3
 80095e6:	f001 f9ef 	bl	800a9c8 <midi_note_off>
      }
      if (note_active[i]) {
 80095ea:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80095ee:	3350      	adds	r3, #80	; 0x50
 80095f0:	443b      	add	r3, r7
 80095f2:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d01a      	beq.n	8009630 <main+0x158>
        if (pressure != last_pressure[i]) {
 80095fa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80095fe:	3350      	adds	r3, #80	; 0x50
 8009600:	443b      	add	r3, r7
 8009602:	f813 3c50 	ldrb.w	r3, [r3, #-80]
 8009606:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800960a:	429a      	cmp	r2, r3
 800960c:	d017      	beq.n	800963e <main+0x166>
          midi_poly_aftertouch(MIDI_DEST_BOTH, 0U, note_number, pressure);
 800960e:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8009612:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 8009616:	2100      	movs	r1, #0
 8009618:	2003      	movs	r0, #3
 800961a:	f001 fa03 	bl	800aa24 <midi_poly_aftertouch>
          last_pressure[i] = pressure;
 800961e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009622:	3350      	adds	r3, #80	; 0x50
 8009624:	443b      	add	r3, r7
 8009626:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800962a:	f803 2c50 	strb.w	r2, [r3, #-80]
 800962e:	e006      	b.n	800963e <main+0x166>
        }
      } else {
        last_pressure[i] = 0U;
 8009630:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009634:	3350      	adds	r3, #80	; 0x50
 8009636:	443b      	add	r3, r7
 8009638:	2200      	movs	r2, #0
 800963a:	f803 2c50 	strb.w	r2, [r3, #-80]
    for (uint8_t i = 0U; i < 16U; i++) {
 800963e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009642:	3301      	adds	r3, #1
 8009644:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8009648:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800964c:	2b0f      	cmp	r3, #15
 800964e:	d980      	bls.n	8009552 <main+0x7a>
      }
    }

    uint16_t raw = hall_get(sensor_index);
 8009650:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8009654:	4618      	mov	r0, r3
 8009656:	f002 f833 	bl	800b6c0 <hall_get>
 800965a:	4603      	mov	r3, r0
 800965c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
    uint8_t midi_value = hall_get_midi_value(sensor_index);
 8009660:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8009664:	4618      	mov	r0, r3
 8009666:	f002 f891 	bl	800b78c <hall_get_midi_value>
 800966a:	4603      	mov	r3, r0
 800966c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint8_t velocity = hall_get_velocity(sensor_index);
 8009670:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8009674:	4618      	mov	r0, r3
 8009676:	f002 f861 	bl	800b73c <hall_get_velocity>
 800967a:	4603      	mov	r3, r0
 800967c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint8_t pressure = hall_get_pressure(sensor_index);
 8009680:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8009684:	4618      	mov	r0, r3
 8009686:	f002 f86d 	bl	800b764 <hall_get_pressure>
 800968a:	4603      	mov	r3, r0
 800968c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

    snprintf(line, sizeof(line), "RAW = %4u", raw);
 8009690:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8009694:	f107 0020 	add.w	r0, r7, #32
 8009698:	4a6b      	ldr	r2, [pc, #428]	; (8009848 <main+0x370>)
 800969a:	2120      	movs	r1, #32
 800969c:	f002 fa00 	bl	800baa0 <snprintf>
    drv_display_draw_text(0, 12, line);
 80096a0:	f107 0320 	add.w	r3, r7, #32
 80096a4:	461a      	mov	r2, r3
 80096a6:	210c      	movs	r1, #12
 80096a8:	2000      	movs	r0, #0
 80096aa:	f000 fa37 	bl	8009b1c <drv_display_draw_text>

    snprintf(line, sizeof(line), "MIDI = %3u", midi_value);
 80096ae:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80096b2:	f107 0020 	add.w	r0, r7, #32
 80096b6:	4a65      	ldr	r2, [pc, #404]	; (800984c <main+0x374>)
 80096b8:	2120      	movs	r1, #32
 80096ba:	f002 f9f1 	bl	800baa0 <snprintf>
    drv_display_draw_text(0, 20, line);
 80096be:	f107 0320 	add.w	r3, r7, #32
 80096c2:	461a      	mov	r2, r3
 80096c4:	2114      	movs	r1, #20
 80096c6:	2000      	movs	r0, #0
 80096c8:	f000 fa28 	bl	8009b1c <drv_display_draw_text>

    snprintf(line, sizeof(line), "ON/OFF = %s", note_active[sensor_index] ? "ON " : "OFF");
 80096cc:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80096d0:	3350      	adds	r3, #80	; 0x50
 80096d2:	443b      	add	r3, r7
 80096d4:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d001      	beq.n	80096e0 <main+0x208>
 80096dc:	4b5c      	ldr	r3, [pc, #368]	; (8009850 <main+0x378>)
 80096de:	e000      	b.n	80096e2 <main+0x20a>
 80096e0:	4b5c      	ldr	r3, [pc, #368]	; (8009854 <main+0x37c>)
 80096e2:	f107 0020 	add.w	r0, r7, #32
 80096e6:	4a5c      	ldr	r2, [pc, #368]	; (8009858 <main+0x380>)
 80096e8:	2120      	movs	r1, #32
 80096ea:	f002 f9d9 	bl	800baa0 <snprintf>
    drv_display_draw_text(0, 28, line);
 80096ee:	f107 0320 	add.w	r3, r7, #32
 80096f2:	461a      	mov	r2, r3
 80096f4:	211c      	movs	r1, #28
 80096f6:	2000      	movs	r0, #0
 80096f8:	f000 fa10 	bl	8009b1c <drv_display_draw_text>

    snprintf(line, sizeof(line), "VEL = %3u", velocity);
 80096fc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8009700:	f107 0020 	add.w	r0, r7, #32
 8009704:	4a55      	ldr	r2, [pc, #340]	; (800985c <main+0x384>)
 8009706:	2120      	movs	r1, #32
 8009708:	f002 f9ca 	bl	800baa0 <snprintf>
    drv_display_draw_text(0, 36, line);
 800970c:	f107 0320 	add.w	r3, r7, #32
 8009710:	461a      	mov	r2, r3
 8009712:	2124      	movs	r1, #36	; 0x24
 8009714:	2000      	movs	r0, #0
 8009716:	f000 fa01 	bl	8009b1c <drv_display_draw_text>

    snprintf(line, sizeof(line), "PRES = %3u", pressure);
 800971a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800971e:	f107 0020 	add.w	r0, r7, #32
 8009722:	4a4f      	ldr	r2, [pc, #316]	; (8009860 <main+0x388>)
 8009724:	2120      	movs	r1, #32
 8009726:	f002 f9bb 	bl	800baa0 <snprintf>
    drv_display_draw_text(0, 44, line);
 800972a:	f107 0320 	add.w	r3, r7, #32
 800972e:	461a      	mov	r2, r3
 8009730:	212c      	movs	r1, #44	; 0x2c
 8009732:	2000      	movs	r0, #0
 8009734:	f000 f9f2 	bl	8009b1c <drv_display_draw_text>

    /* --- Colonne debug droite en petite police --- */
    drv_display_set_font(&FONT_4X6);
 8009738:	484a      	ldr	r0, [pc, #296]	; (8009864 <main+0x38c>)
 800973a:	f000 f97b 	bl	8009a34 <drv_display_set_font>

    snprintf(line, sizeof(line), "MUX:%u", hall_debug_get_mux_index());
 800973e:	f002 f839 	bl	800b7b4 <hall_debug_get_mux_index>
 8009742:	4603      	mov	r3, r0
 8009744:	f107 0020 	add.w	r0, r7, #32
 8009748:	4a47      	ldr	r2, [pc, #284]	; (8009868 <main+0x390>)
 800974a:	2120      	movs	r1, #32
 800974c:	f002 f9a8 	bl	800baa0 <snprintf>
    drv_display_draw_text(debug_x, debug_y, line);
 8009750:	f107 0220 	add.w	r2, r7, #32
 8009754:	f897 104b 	ldrb.w	r1, [r7, #75]	; 0x4b
 8009758:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800975c:	4618      	mov	r0, r3
 800975e:	f000 f9dd 	bl	8009b1c <drv_display_draw_text>

    snprintf(line, sizeof(line), "H0:%5u", hall_get(0));
 8009762:	2000      	movs	r0, #0
 8009764:	f001 ffac 	bl	800b6c0 <hall_get>
 8009768:	4603      	mov	r3, r0
 800976a:	f107 0020 	add.w	r0, r7, #32
 800976e:	4a3f      	ldr	r2, [pc, #252]	; (800986c <main+0x394>)
 8009770:	2120      	movs	r1, #32
 8009772:	f002 f995 	bl	800baa0 <snprintf>
    drv_display_draw_text(debug_x, debug_y + debug_line_height, line);
 8009776:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 800977a:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800977e:	4413      	add	r3, r2
 8009780:	b2d9      	uxtb	r1, r3
 8009782:	f107 0220 	add.w	r2, r7, #32
 8009786:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800978a:	4618      	mov	r0, r3
 800978c:	f000 f9c6 	bl	8009b1c <drv_display_draw_text>

    snprintf(line, sizeof(line), "H1:%5u", hall_get(1));
 8009790:	2001      	movs	r0, #1
 8009792:	f001 ff95 	bl	800b6c0 <hall_get>
 8009796:	4603      	mov	r3, r0
 8009798:	f107 0020 	add.w	r0, r7, #32
 800979c:	4a34      	ldr	r2, [pc, #208]	; (8009870 <main+0x398>)
 800979e:	2120      	movs	r1, #32
 80097a0:	f002 f97e 	bl	800baa0 <snprintf>
    drv_display_draw_text(debug_x, debug_y + 2 * debug_line_height, line);
 80097a4:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80097a8:	005b      	lsls	r3, r3, #1
 80097aa:	b2da      	uxtb	r2, r3
 80097ac:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80097b0:	4413      	add	r3, r2
 80097b2:	b2d9      	uxtb	r1, r3
 80097b4:	f107 0220 	add.w	r2, r7, #32
 80097b8:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80097bc:	4618      	mov	r0, r3
 80097be:	f000 f9ad 	bl	8009b1c <drv_display_draw_text>

    snprintf(line, sizeof(line), "H8:%5u", hall_get(8));
 80097c2:	2008      	movs	r0, #8
 80097c4:	f001 ff7c 	bl	800b6c0 <hall_get>
 80097c8:	4603      	mov	r3, r0
 80097ca:	f107 0020 	add.w	r0, r7, #32
 80097ce:	4a29      	ldr	r2, [pc, #164]	; (8009874 <main+0x39c>)
 80097d0:	2120      	movs	r1, #32
 80097d2:	f002 f965 	bl	800baa0 <snprintf>
    drv_display_draw_text(debug_x, debug_y + 3 * debug_line_height, line);
 80097d6:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80097da:	461a      	mov	r2, r3
 80097dc:	0052      	lsls	r2, r2, #1
 80097de:	4413      	add	r3, r2
 80097e0:	b2da      	uxtb	r2, r3
 80097e2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80097e6:	4413      	add	r3, r2
 80097e8:	b2d9      	uxtb	r1, r3
 80097ea:	f107 0220 	add.w	r2, r7, #32
 80097ee:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80097f2:	4618      	mov	r0, r3
 80097f4:	f000 f992 	bl	8009b1c <drv_display_draw_text>

    snprintf(line, sizeof(line), "H9:%5u", hall_get(9));
 80097f8:	2009      	movs	r0, #9
 80097fa:	f001 ff61 	bl	800b6c0 <hall_get>
 80097fe:	4603      	mov	r3, r0
 8009800:	f107 0020 	add.w	r0, r7, #32
 8009804:	4a1c      	ldr	r2, [pc, #112]	; (8009878 <main+0x3a0>)
 8009806:	2120      	movs	r1, #32
 8009808:	f002 f94a 	bl	800baa0 <snprintf>
    drv_display_draw_text(debug_x, debug_y + 4 * debug_line_height, line);
 800980c:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	b2da      	uxtb	r2, r3
 8009814:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8009818:	4413      	add	r3, r2
 800981a:	b2d9      	uxtb	r1, r3
 800981c:	f107 0220 	add.w	r2, r7, #32
 8009820:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8009824:	4618      	mov	r0, r3
 8009826:	f000 f979 	bl	8009b1c <drv_display_draw_text>

    /* Retour police normale */
    drv_display_set_font(&FONT_5X7);
 800982a:	4805      	ldr	r0, [pc, #20]	; (8009840 <main+0x368>)
 800982c:	f000 f902 	bl	8009a34 <drv_display_set_font>

    drv_display_update();
 8009830:	f000 f9be 	bl	8009bb0 <drv_display_update>

    chThdSleepMilliseconds(100);
 8009834:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009838:	f7fe fff5 	bl	8008826 <chThdSleep>
  while (true) {
 800983c:	e679      	b.n	8009532 <main+0x5a>
 800983e:	bf00      	nop
 8009840:	080122fc 	.word	0x080122fc
 8009844:	08011c78 	.word	0x08011c78
 8009848:	08011c88 	.word	0x08011c88
 800984c:	08011c94 	.word	0x08011c94
 8009850:	08011ca0 	.word	0x08011ca0
 8009854:	08011ca4 	.word	0x08011ca4
 8009858:	08011ca8 	.word	0x08011ca8
 800985c:	08011cb4 	.word	0x08011cb4
 8009860:	08011cc0 	.word	0x08011cc0
 8009864:	0801230c 	.word	0x0801230c
 8009868:	08011ccc 	.word	0x08011ccc
 800986c:	08011cd4 	.word	0x08011cd4
 8009870:	08011cdc 	.word	0x08011cdc
 8009874:	08011ce4 	.word	0x08011ce4
 8009878:	08011cec 	.word	0x08011cec

0800987c <drivers_init_all>:

#include "drivers.h"

mutex_t spi5_mutex;

void drivers_init_all(void) {
 800987c:	b580      	push	{r7, lr}
 800987e:	af00      	add	r7, sp, #0
    chMtxObjectInit(&spi5_mutex);
 8009880:	4803      	ldr	r0, [pc, #12]	; (8009890 <drivers_init_all+0x14>)
 8009882:	f7ff f992 	bl	8008baa <chMtxObjectInit>
       - drv_display   : init uniquement (rendu dclench ct UI)
       - drv_leds_addr : init uniquement (rendu dclench ct UI)
       - drv_buttons   : start = init + thread de scan
       - drv_encoders  : start = init + thread de scan
       - drv_pots      : start = init + thread de scan */
    drv_display_init();
 8009886:	f000 f9d9 	bl	8009c3c <drv_display_init>

}
 800988a:	bf00      	nop
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	240013f4 	.word	0x240013f4

08009894 <cs_low>:

/* ====================================================================== */
/*                              UTILITAIRES GPIO                          */
/* ====================================================================== */

static inline void cs_low(void)  { palClearLine(LINE_SPI5_CS_OLED); }
 8009894:	b480      	push	{r7}
 8009896:	af00      	add	r7, sp, #0
 8009898:	4b03      	ldr	r3, [pc, #12]	; (80098a8 <cs_low+0x14>)
 800989a:	2240      	movs	r2, #64	; 0x40
 800989c:	835a      	strh	r2, [r3, #26]
 800989e:	bf00      	nop
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bc80      	pop	{r7}
 80098a4:	4770      	bx	lr
 80098a6:	bf00      	nop
 80098a8:	58022000 	.word	0x58022000

080098ac <cs_high>:
static inline void cs_high(void) { palSetLine  (LINE_SPI5_CS_OLED); }
 80098ac:	b480      	push	{r7}
 80098ae:	af00      	add	r7, sp, #0
 80098b0:	4b03      	ldr	r3, [pc, #12]	; (80098c0 <cs_high+0x14>)
 80098b2:	2240      	movs	r2, #64	; 0x40
 80098b4:	831a      	strh	r2, [r3, #24]
 80098b6:	bf00      	nop
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bc80      	pop	{r7}
 80098bc:	4770      	bx	lr
 80098be:	bf00      	nop
 80098c0:	58022000 	.word	0x58022000

080098c4 <dc_cmd>:
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 80098c4:	b480      	push	{r7}
 80098c6:	af00      	add	r7, sp, #0
 80098c8:	4b03      	ldr	r3, [pc, #12]	; (80098d8 <dc_cmd+0x14>)
 80098ca:	2220      	movs	r2, #32
 80098cc:	835a      	strh	r2, [r3, #26]
 80098ce:	bf00      	nop
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bc80      	pop	{r7}
 80098d4:	4770      	bx	lr
 80098d6:	bf00      	nop
 80098d8:	58022000 	.word	0x58022000

080098dc <dc_data>:
static inline void dc_data(void) { palSetLine  (LINE_SPI5_DC_OLED); }
 80098dc:	b480      	push	{r7}
 80098de:	af00      	add	r7, sp, #0
 80098e0:	4b03      	ldr	r3, [pc, #12]	; (80098f0 <dc_data+0x14>)
 80098e2:	2220      	movs	r2, #32
 80098e4:	831a      	strh	r2, [r3, #24]
 80098e6:	bf00      	nop
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bc80      	pop	{r7}
 80098ec:	4770      	bx	lr
 80098ee:	bf00      	nop
 80098f0:	58022000 	.word	0x58022000

080098f4 <send_cmd>:

/* ====================================================================== */
/*                              UTILITAIRES SPI                           */
/* ====================================================================== */

static void send_cmd(uint8_t cmd) {
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b082      	sub	sp, #8
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	4603      	mov	r3, r0
 80098fc:	71fb      	strb	r3, [r7, #7]
    dc_cmd();
 80098fe:	f7ff ffe1 	bl	80098c4 <dc_cmd>
    cs_low();
 8009902:	f7ff ffc7 	bl	8009894 <cs_low>
    spiPolledExchange(&SPID2, cmd);
 8009906:	79fb      	ldrb	r3, [r7, #7]
 8009908:	4619      	mov	r1, r3
 800990a:	4804      	ldr	r0, [pc, #16]	; (800991c <send_cmd+0x28>)
 800990c:	f7fc ffde 	bl	80068cc <spi_lld_polled_exchange>
    cs_high();
 8009910:	f7ff ffcc 	bl	80098ac <cs_high>
}
 8009914:	bf00      	nop
 8009916:	3708      	adds	r7, #8
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}
 800991c:	24000874 	.word	0x24000874

08009920 <send_data>:

static void send_data(const uint8_t *data, size_t len) {
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	6039      	str	r1, [r7, #0]
    dc_data();
 800992a:	f7ff ffd7 	bl	80098dc <dc_data>
    for (size_t i = 0; i < len; i++) {
 800992e:	2300      	movs	r3, #0
 8009930:	60fb      	str	r3, [r7, #12]
 8009932:	e00e      	b.n	8009952 <send_data+0x32>
        cs_low();
 8009934:	f7ff ffae 	bl	8009894 <cs_low>
        spiPolledExchange(&SPID2, data[i]);
 8009938:	687a      	ldr	r2, [r7, #4]
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	4413      	add	r3, r2
 800993e:	781b      	ldrb	r3, [r3, #0]
 8009940:	4619      	mov	r1, r3
 8009942:	4808      	ldr	r0, [pc, #32]	; (8009964 <send_data+0x44>)
 8009944:	f7fc ffc2 	bl	80068cc <spi_lld_polled_exchange>
        cs_high();
 8009948:	f7ff ffb0 	bl	80098ac <cs_high>
    for (size_t i = 0; i < len; i++) {
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	3301      	adds	r3, #1
 8009950:	60fb      	str	r3, [r7, #12]
 8009952:	68fa      	ldr	r2, [r7, #12]
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	429a      	cmp	r2, r3
 8009958:	d3ec      	bcc.n	8009934 <send_data+0x14>
    }
}
 800995a:	bf00      	nop
 800995c:	bf00      	nop
 800995e:	3710      	adds	r7, #16
 8009960:	46bd      	mov	sp, r7
 8009962:	bd80      	pop	{r7, pc}
 8009964:	24000874 	.word	0x24000874

08009968 <set_pixel>:

/* ====================================================================== */
/*                              PIXELS                                    */
/* ====================================================================== */

static inline void set_pixel(int x, int y, bool on) {
 8009968:	b480      	push	{r7}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
 800996e:	60f8      	str	r0, [r7, #12]
 8009970:	60b9      	str	r1, [r7, #8]
 8009972:	4613      	mov	r3, r2
 8009974:	71fb      	strb	r3, [r7, #7]
    if (x < 0 || x >= BRICK_OLED_WIDTH ||
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	2b00      	cmp	r3, #0
 800997a:	db4f      	blt.n	8009a1c <set_pixel+0xb4>
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2b7f      	cmp	r3, #127	; 0x7f
 8009980:	dc4c      	bgt.n	8009a1c <set_pixel+0xb4>
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	2b00      	cmp	r3, #0
 8009986:	db49      	blt.n	8009a1c <set_pixel+0xb4>
        y < 0 || y >= BRICK_OLED_HEIGHT)
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	2b3f      	cmp	r3, #63	; 0x3f
 800998c:	dc46      	bgt.n	8009a1c <set_pixel+0xb4>
        return;

    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	10db      	asrs	r3, r3, #3
 8009992:	01db      	lsls	r3, r3, #7
 8009994:	68fa      	ldr	r2, [r7, #12]
 8009996:	4413      	add	r3, r2
 8009998:	617b      	str	r3, [r7, #20]
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	f003 0307 	and.w	r3, r3, #7
 80099a0:	2201      	movs	r2, #1
 80099a2:	fa02 f303 	lsl.w	r3, r2, r3
 80099a6:	74fb      	strb	r3, [r7, #19]

    uint8_t old = buffer[index];
 80099a8:	4a1f      	ldr	r2, [pc, #124]	; (8009a28 <set_pixel+0xc0>)
 80099aa:	697b      	ldr	r3, [r7, #20]
 80099ac:	4413      	add	r3, r2
 80099ae:	781b      	ldrb	r3, [r3, #0]
 80099b0:	74bb      	strb	r3, [r7, #18]

    if (on)
 80099b2:	79fb      	ldrb	r3, [r7, #7]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d00c      	beq.n	80099d2 <set_pixel+0x6a>
        buffer[index] |= mask;
 80099b8:	4a1b      	ldr	r2, [pc, #108]	; (8009a28 <set_pixel+0xc0>)
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	4413      	add	r3, r2
 80099be:	781a      	ldrb	r2, [r3, #0]
 80099c0:	7cfb      	ldrb	r3, [r7, #19]
 80099c2:	4313      	orrs	r3, r2
 80099c4:	b2d9      	uxtb	r1, r3
 80099c6:	4a18      	ldr	r2, [pc, #96]	; (8009a28 <set_pixel+0xc0>)
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	4413      	add	r3, r2
 80099cc:	460a      	mov	r2, r1
 80099ce:	701a      	strb	r2, [r3, #0]
 80099d0:	e00d      	b.n	80099ee <set_pixel+0x86>
    else
        buffer[index] &= (uint8_t)~mask;
 80099d2:	4a15      	ldr	r2, [pc, #84]	; (8009a28 <set_pixel+0xc0>)
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	4413      	add	r3, r2
 80099d8:	781a      	ldrb	r2, [r3, #0]
 80099da:	7cfb      	ldrb	r3, [r7, #19]
 80099dc:	43db      	mvns	r3, r3
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	4013      	ands	r3, r2
 80099e2:	b2d9      	uxtb	r1, r3
 80099e4:	4a10      	ldr	r2, [pc, #64]	; (8009a28 <set_pixel+0xc0>)
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	4413      	add	r3, r2
 80099ea:	460a      	mov	r2, r1
 80099ec:	701a      	strb	r2, [r3, #0]

    if (buffer[index] != old) {
 80099ee:	4a0e      	ldr	r2, [pc, #56]	; (8009a28 <set_pixel+0xc0>)
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	4413      	add	r3, r2
 80099f4:	781b      	ldrb	r3, [r3, #0]
 80099f6:	7cba      	ldrb	r2, [r7, #18]
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d010      	beq.n	8009a1e <set_pixel+0xb6>
        display_dirty = true;
 80099fc:	4b0b      	ldr	r3, [pc, #44]	; (8009a2c <set_pixel+0xc4>)
 80099fe:	2201      	movs	r2, #1
 8009a00:	701a      	strb	r2, [r3, #0]
        dirty_pages |= (1U << (y >> 3));
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	10db      	asrs	r3, r3, #3
 8009a06:	2201      	movs	r2, #1
 8009a08:	fa02 f303 	lsl.w	r3, r2, r3
 8009a0c:	b2da      	uxtb	r2, r3
 8009a0e:	4b08      	ldr	r3, [pc, #32]	; (8009a30 <set_pixel+0xc8>)
 8009a10:	781b      	ldrb	r3, [r3, #0]
 8009a12:	4313      	orrs	r3, r2
 8009a14:	b2da      	uxtb	r2, r3
 8009a16:	4b06      	ldr	r3, [pc, #24]	; (8009a30 <set_pixel+0xc8>)
 8009a18:	701a      	strb	r2, [r3, #0]
 8009a1a:	e000      	b.n	8009a1e <set_pixel+0xb6>
        return;
 8009a1c:	bf00      	nop
    }
}
 8009a1e:	371c      	adds	r7, #28
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bc80      	pop	{r7}
 8009a24:	4770      	bx	lr
 8009a26:	bf00      	nop
 8009a28:	24001404 	.word	0x24001404
 8009a2c:	24001808 	.word	0x24001808
 8009a30:	24001809 	.word	0x24001809

08009a34 <drv_display_set_font>:

/* ====================================================================== */
/*                              TEXTE                                     */
/* ====================================================================== */

void drv_display_set_font(const font_t *font) {
 8009a34:	b480      	push	{r7}
 8009a36:	b083      	sub	sp, #12
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
    current_font = font;
 8009a3c:	4a03      	ldr	r2, [pc, #12]	; (8009a4c <drv_display_set_font+0x18>)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6013      	str	r3, [r2, #0]
}
 8009a42:	bf00      	nop
 8009a44:	370c      	adds	r7, #12
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bc80      	pop	{r7}
 8009a4a:	4770      	bx	lr
 8009a4c:	24001804 	.word	0x24001804

08009a50 <font_advance>:

static inline uint8_t font_advance(const font_t *f) {
 8009a50:	b480      	push	{r7}
 8009a52:	b083      	sub	sp, #12
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
    return (uint8_t)(f->width + f->spacing);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	791a      	ldrb	r2, [r3, #4]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	7a1b      	ldrb	r3, [r3, #8]
 8009a60:	4413      	add	r3, r2
 8009a62:	b2db      	uxtb	r3, r3
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	370c      	adds	r7, #12
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bc80      	pop	{r7}
 8009a6c:	4770      	bx	lr
	...

08009a70 <drv_display_draw_char>:

void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b084      	sub	sp, #16
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	4603      	mov	r3, r0
 8009a78:	71fb      	strb	r3, [r7, #7]
 8009a7a:	460b      	mov	r3, r1
 8009a7c:	71bb      	strb	r3, [r7, #6]
 8009a7e:	4613      	mov	r3, r2
 8009a80:	717b      	strb	r3, [r7, #5]
    if (!current_font)
 8009a82:	4b25      	ldr	r3, [pc, #148]	; (8009b18 <drv_display_draw_char+0xa8>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d041      	beq.n	8009b0e <drv_display_draw_char+0x9e>
        return;

    if ((uint8_t)c < current_font->first ||
 8009a8a:	4b23      	ldr	r3, [pc, #140]	; (8009b18 <drv_display_draw_char+0xa8>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	799b      	ldrb	r3, [r3, #6]
 8009a90:	797a      	ldrb	r2, [r7, #5]
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d305      	bcc.n	8009aa2 <drv_display_draw_char+0x32>
        (uint8_t)c > current_font->last)
 8009a96:	4b20      	ldr	r3, [pc, #128]	; (8009b18 <drv_display_draw_char+0xa8>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	79db      	ldrb	r3, [r3, #7]
    if ((uint8_t)c < current_font->first ||
 8009a9c:	797a      	ldrb	r2, [r7, #5]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d901      	bls.n	8009aa6 <drv_display_draw_char+0x36>
        c = '?';
 8009aa2:	233f      	movs	r3, #63	; 0x3f
 8009aa4:	717b      	strb	r3, [r7, #5]

    for (uint8_t col = 0; col < current_font->width; col++) {
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	73fb      	strb	r3, [r7, #15]
 8009aaa:	e029      	b.n	8009b00 <drv_display_draw_char+0x90>
        uint8_t bits = current_font->get_col(c, col);
 8009aac:	4b1a      	ldr	r3, [pc, #104]	; (8009b18 <drv_display_draw_char+0xa8>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	68db      	ldr	r3, [r3, #12]
 8009ab2:	7bf9      	ldrb	r1, [r7, #15]
 8009ab4:	797a      	ldrb	r2, [r7, #5]
 8009ab6:	4610      	mov	r0, r2
 8009ab8:	4798      	blx	r3
 8009aba:	4603      	mov	r3, r0
 8009abc:	737b      	strb	r3, [r7, #13]
        for (uint8_t row = 0; row < current_font->height; row++) {
 8009abe:	2300      	movs	r3, #0
 8009ac0:	73bb      	strb	r3, [r7, #14]
 8009ac2:	e014      	b.n	8009aee <drv_display_draw_char+0x7e>
            if (bits & (1U << row))
 8009ac4:	7b7a      	ldrb	r2, [r7, #13]
 8009ac6:	7bbb      	ldrb	r3, [r7, #14]
 8009ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8009acc:	f003 0301 	and.w	r3, r3, #1
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d009      	beq.n	8009ae8 <drv_display_draw_char+0x78>
                set_pixel(x + col, y + row, true);
 8009ad4:	79fa      	ldrb	r2, [r7, #7]
 8009ad6:	7bfb      	ldrb	r3, [r7, #15]
 8009ad8:	18d0      	adds	r0, r2, r3
 8009ada:	79ba      	ldrb	r2, [r7, #6]
 8009adc:	7bbb      	ldrb	r3, [r7, #14]
 8009ade:	4413      	add	r3, r2
 8009ae0:	2201      	movs	r2, #1
 8009ae2:	4619      	mov	r1, r3
 8009ae4:	f7ff ff40 	bl	8009968 <set_pixel>
        for (uint8_t row = 0; row < current_font->height; row++) {
 8009ae8:	7bbb      	ldrb	r3, [r7, #14]
 8009aea:	3301      	adds	r3, #1
 8009aec:	73bb      	strb	r3, [r7, #14]
 8009aee:	4b0a      	ldr	r3, [pc, #40]	; (8009b18 <drv_display_draw_char+0xa8>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	795b      	ldrb	r3, [r3, #5]
 8009af4:	7bba      	ldrb	r2, [r7, #14]
 8009af6:	429a      	cmp	r2, r3
 8009af8:	d3e4      	bcc.n	8009ac4 <drv_display_draw_char+0x54>
    for (uint8_t col = 0; col < current_font->width; col++) {
 8009afa:	7bfb      	ldrb	r3, [r7, #15]
 8009afc:	3301      	adds	r3, #1
 8009afe:	73fb      	strb	r3, [r7, #15]
 8009b00:	4b05      	ldr	r3, [pc, #20]	; (8009b18 <drv_display_draw_char+0xa8>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	791b      	ldrb	r3, [r3, #4]
 8009b06:	7bfa      	ldrb	r2, [r7, #15]
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	d3cf      	bcc.n	8009aac <drv_display_draw_char+0x3c>
 8009b0c:	e000      	b.n	8009b10 <drv_display_draw_char+0xa0>
        return;
 8009b0e:	bf00      	nop
        }
    }
}
 8009b10:	3710      	adds	r7, #16
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}
 8009b16:	bf00      	nop
 8009b18:	24001804 	.word	0x24001804

08009b1c <drv_display_draw_text>:

void drv_display_draw_text(uint8_t x, uint8_t y, const char *txt) {
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b084      	sub	sp, #16
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	4603      	mov	r3, r0
 8009b24:	603a      	str	r2, [r7, #0]
 8009b26:	71fb      	strb	r3, [r7, #7]
 8009b28:	460b      	mov	r3, r1
 8009b2a:	71bb      	strb	r3, [r7, #6]
    if (!current_font || !txt)
 8009b2c:	4b14      	ldr	r3, [pc, #80]	; (8009b80 <drv_display_draw_text+0x64>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d020      	beq.n	8009b76 <drv_display_draw_text+0x5a>
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d01d      	beq.n	8009b76 <drv_display_draw_text+0x5a>
        return;

    const uint8_t adv = font_advance(current_font);
 8009b3a:	4b11      	ldr	r3, [pc, #68]	; (8009b80 <drv_display_draw_text+0x64>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f7ff ff86 	bl	8009a50 <font_advance>
 8009b44:	4603      	mov	r3, r0
 8009b46:	73fb      	strb	r3, [r7, #15]

    while (*txt && x < BRICK_OLED_WIDTH) {
 8009b48:	e00c      	b.n	8009b64 <drv_display_draw_text+0x48>
        drv_display_draw_char(x, y, *txt++);
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	1c5a      	adds	r2, r3, #1
 8009b4e:	603a      	str	r2, [r7, #0]
 8009b50:	781a      	ldrb	r2, [r3, #0]
 8009b52:	79b9      	ldrb	r1, [r7, #6]
 8009b54:	79fb      	ldrb	r3, [r7, #7]
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7ff ff8a 	bl	8009a70 <drv_display_draw_char>
        x = (uint8_t)(x + adv);
 8009b5c:	79fa      	ldrb	r2, [r7, #7]
 8009b5e:	7bfb      	ldrb	r3, [r7, #15]
 8009b60:	4413      	add	r3, r2
 8009b62:	71fb      	strb	r3, [r7, #7]
    while (*txt && x < BRICK_OLED_WIDTH) {
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	781b      	ldrb	r3, [r3, #0]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d005      	beq.n	8009b78 <drv_display_draw_text+0x5c>
 8009b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	daea      	bge.n	8009b4a <drv_display_draw_text+0x2e>
 8009b74:	e000      	b.n	8009b78 <drv_display_draw_text+0x5c>
        return;
 8009b76:	bf00      	nop
    }
}
 8009b78:	3710      	adds	r7, #16
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}
 8009b7e:	bf00      	nop
 8009b80:	24001804 	.word	0x24001804

08009b84 <drv_display_clear>:

/* ====================================================================== */
/*                              CLEAR / UPDATE                            */
/* ====================================================================== */

void drv_display_clear(void) {
 8009b84:	b580      	push	{r7, lr}
 8009b86:	af00      	add	r7, sp, #0
    memset(buffer, 0x00, sizeof(buffer));
 8009b88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009b8c:	2100      	movs	r1, #0
 8009b8e:	4805      	ldr	r0, [pc, #20]	; (8009ba4 <drv_display_clear+0x20>)
 8009b90:	f001 ffca 	bl	800bb28 <memset>
    display_dirty = true;
 8009b94:	4b04      	ldr	r3, [pc, #16]	; (8009ba8 <drv_display_clear+0x24>)
 8009b96:	2201      	movs	r2, #1
 8009b98:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0xFF;
 8009b9a:	4b04      	ldr	r3, [pc, #16]	; (8009bac <drv_display_clear+0x28>)
 8009b9c:	22ff      	movs	r2, #255	; 0xff
 8009b9e:	701a      	strb	r2, [r3, #0]
}
 8009ba0:	bf00      	nop
 8009ba2:	bd80      	pop	{r7, pc}
 8009ba4:	24001404 	.word	0x24001404
 8009ba8:	24001808 	.word	0x24001808
 8009bac:	24001809 	.word	0x24001809

08009bb0 <drv_display_update>:

void drv_display_update(void) {
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b082      	sub	sp, #8
 8009bb4:	af00      	add	r7, sp, #0
    if (!display_dirty)
 8009bb6:	4b1e      	ldr	r3, [pc, #120]	; (8009c30 <drv_display_update+0x80>)
 8009bb8:	781b      	ldrb	r3, [r3, #0]
 8009bba:	b2db      	uxtb	r3, r3
 8009bbc:	f083 0301 	eor.w	r3, r3, #1
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d12f      	bne.n	8009c26 <drv_display_update+0x76>
        return;

    for (uint8_t page = 0; page < 8; page++) {
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	71fb      	strb	r3, [r7, #7]
 8009bca:	e022      	b.n	8009c12 <drv_display_update+0x62>
        if (!(dirty_pages & (1U << page)))
 8009bcc:	4b19      	ldr	r3, [pc, #100]	; (8009c34 <drv_display_update+0x84>)
 8009bce:	781b      	ldrb	r3, [r3, #0]
 8009bd0:	461a      	mov	r2, r3
 8009bd2:	79fb      	ldrb	r3, [r7, #7]
 8009bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8009bd8:	f003 0301 	and.w	r3, r3, #1
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d014      	beq.n	8009c0a <drv_display_update+0x5a>
            continue;

        send_cmd(0xB0 + page);
 8009be0:	79fb      	ldrb	r3, [r7, #7]
 8009be2:	3b50      	subs	r3, #80	; 0x50
 8009be4:	b2db      	uxtb	r3, r3
 8009be6:	4618      	mov	r0, r3
 8009be8:	f7ff fe84 	bl	80098f4 <send_cmd>
        send_cmd(0x00);
 8009bec:	2000      	movs	r0, #0
 8009bee:	f7ff fe81 	bl	80098f4 <send_cmd>
        send_cmd(0x10);
 8009bf2:	2010      	movs	r0, #16
 8009bf4:	f7ff fe7e 	bl	80098f4 <send_cmd>

        send_data(&buffer[page * BRICK_OLED_WIDTH],
 8009bf8:	79fb      	ldrb	r3, [r7, #7]
 8009bfa:	01db      	lsls	r3, r3, #7
 8009bfc:	4a0e      	ldr	r2, [pc, #56]	; (8009c38 <drv_display_update+0x88>)
 8009bfe:	4413      	add	r3, r2
 8009c00:	2180      	movs	r1, #128	; 0x80
 8009c02:	4618      	mov	r0, r3
 8009c04:	f7ff fe8c 	bl	8009920 <send_data>
 8009c08:	e000      	b.n	8009c0c <drv_display_update+0x5c>
            continue;
 8009c0a:	bf00      	nop
    for (uint8_t page = 0; page < 8; page++) {
 8009c0c:	79fb      	ldrb	r3, [r7, #7]
 8009c0e:	3301      	adds	r3, #1
 8009c10:	71fb      	strb	r3, [r7, #7]
 8009c12:	79fb      	ldrb	r3, [r7, #7]
 8009c14:	2b07      	cmp	r3, #7
 8009c16:	d9d9      	bls.n	8009bcc <drv_display_update+0x1c>
                  BRICK_OLED_WIDTH);
    }

    display_dirty = false;
 8009c18:	4b05      	ldr	r3, [pc, #20]	; (8009c30 <drv_display_update+0x80>)
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0;
 8009c1e:	4b05      	ldr	r3, [pc, #20]	; (8009c34 <drv_display_update+0x84>)
 8009c20:	2200      	movs	r2, #0
 8009c22:	701a      	strb	r2, [r3, #0]
 8009c24:	e000      	b.n	8009c28 <drv_display_update+0x78>
        return;
 8009c26:	bf00      	nop
}
 8009c28:	3708      	adds	r7, #8
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
 8009c2e:	bf00      	nop
 8009c30:	24001808 	.word	0x24001808
 8009c34:	24001809 	.word	0x24001809
 8009c38:	24001404 	.word	0x24001404

08009c3c <drv_display_init>:

/* ====================================================================== */
/*                              INITIALISATION                            */
/* ====================================================================== */

void drv_display_init(void) {
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	af00      	add	r7, sp, #0

    /* GPIO OLED */
    palSetLineMode(LINE_SPI5_CS_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8009c40:	2201      	movs	r2, #1
 8009c42:	2140      	movs	r1, #64	; 0x40
 8009c44:	4836      	ldr	r0, [pc, #216]	; (8009d20 <drv_display_init+0xe4>)
 8009c46:	f7fa fc71 	bl	800452c <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_DC_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8009c4a:	2201      	movs	r2, #1
 8009c4c:	2120      	movs	r1, #32
 8009c4e:	4834      	ldr	r0, [pc, #208]	; (8009d20 <drv_display_init+0xe4>)
 8009c50:	f7fa fc6c 	bl	800452c <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_RES_OLED, PAL_MODE_OUTPUT_PUSHPULL);
 8009c54:	2201      	movs	r2, #1
 8009c56:	2110      	movs	r1, #16
 8009c58:	4831      	ldr	r0, [pc, #196]	; (8009d20 <drv_display_init+0xe4>)
 8009c5a:	f7fa fc67 	bl	800452c <_pal_lld_setgroupmode>

    cs_high();
 8009c5e:	f7ff fe25 	bl	80098ac <cs_high>
    dc_data();
 8009c62:	f7ff fe3b 	bl	80098dc <dc_data>
    palSetLine(LINE_SPI5_RES_OLED);
 8009c66:	4b2e      	ldr	r3, [pc, #184]	; (8009d20 <drv_display_init+0xe4>)
 8009c68:	2210      	movs	r2, #16
 8009c6a:	831a      	strh	r2, [r3, #24]

    /* SPI2 pins */
    palSetLineMode(LINE_SPI2_SCK,
 8009c6c:	f240 229a 	movw	r2, #666	; 0x29a
 8009c70:	2102      	movs	r1, #2
 8009c72:	482b      	ldr	r0, [pc, #172]	; (8009d20 <drv_display_init+0xe4>)
 8009c74:	f7fa fc5a 	bl	800452c <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);
    palSetLineMode(LINE_SPI2_MOSI,
 8009c78:	f240 229a 	movw	r2, #666	; 0x29a
 8009c7c:	2108      	movs	r1, #8
 8009c7e:	4828      	ldr	r0, [pc, #160]	; (8009d20 <drv_display_init+0xe4>)
 8009c80:	f7fa fc54 	bl	800452c <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);

    spiStart(&SPID2, &spicfg);
 8009c84:	4927      	ldr	r1, [pc, #156]	; (8009d24 <drv_display_init+0xe8>)
 8009c86:	4828      	ldr	r0, [pc, #160]	; (8009d28 <drv_display_init+0xec>)
 8009c88:	f7f8 f921 	bl	8001ece <spiStart>

    /* Reset OLED */
    palClearLine(LINE_SPI5_RES_OLED);
 8009c8c:	4b24      	ldr	r3, [pc, #144]	; (8009d20 <drv_display_init+0xe4>)
 8009c8e:	2210      	movs	r2, #16
 8009c90:	835a      	strh	r2, [r3, #26]
    chThdSleepMilliseconds(50);
 8009c92:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009c96:	f7fe fdc6 	bl	8008826 <chThdSleep>
    palSetLine(LINE_SPI5_RES_OLED);
 8009c9a:	4b21      	ldr	r3, [pc, #132]	; (8009d20 <drv_display_init+0xe4>)
 8009c9c:	2210      	movs	r2, #16
 8009c9e:	831a      	strh	r2, [r3, #24]
    chThdSleepMilliseconds(50);
 8009ca0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009ca4:	f7fe fdbf 	bl	8008826 <chThdSleep>

    /* Init SSD130x */
    send_cmd(0xAE);
 8009ca8:	20ae      	movs	r0, #174	; 0xae
 8009caa:	f7ff fe23 	bl	80098f4 <send_cmd>
    send_cmd(0xD5); send_cmd(0x80);
 8009cae:	20d5      	movs	r0, #213	; 0xd5
 8009cb0:	f7ff fe20 	bl	80098f4 <send_cmd>
 8009cb4:	2080      	movs	r0, #128	; 0x80
 8009cb6:	f7ff fe1d 	bl	80098f4 <send_cmd>
    send_cmd(0xA8); send_cmd(0x3F);
 8009cba:	20a8      	movs	r0, #168	; 0xa8
 8009cbc:	f7ff fe1a 	bl	80098f4 <send_cmd>
 8009cc0:	203f      	movs	r0, #63	; 0x3f
 8009cc2:	f7ff fe17 	bl	80098f4 <send_cmd>
    send_cmd(0xD3); send_cmd(0x00);
 8009cc6:	20d3      	movs	r0, #211	; 0xd3
 8009cc8:	f7ff fe14 	bl	80098f4 <send_cmd>
 8009ccc:	2000      	movs	r0, #0
 8009cce:	f7ff fe11 	bl	80098f4 <send_cmd>
    send_cmd(0x40);
 8009cd2:	2040      	movs	r0, #64	; 0x40
 8009cd4:	f7ff fe0e 	bl	80098f4 <send_cmd>
    send_cmd(0x8D); send_cmd(0x14);
 8009cd8:	208d      	movs	r0, #141	; 0x8d
 8009cda:	f7ff fe0b 	bl	80098f4 <send_cmd>
 8009cde:	2014      	movs	r0, #20
 8009ce0:	f7ff fe08 	bl	80098f4 <send_cmd>
    send_cmd(0x20); send_cmd(0x00);
 8009ce4:	2020      	movs	r0, #32
 8009ce6:	f7ff fe05 	bl	80098f4 <send_cmd>
 8009cea:	2000      	movs	r0, #0
 8009cec:	f7ff fe02 	bl	80098f4 <send_cmd>
    send_cmd(0xA1);
 8009cf0:	20a1      	movs	r0, #161	; 0xa1
 8009cf2:	f7ff fdff 	bl	80098f4 <send_cmd>
    send_cmd(0xC8);
 8009cf6:	20c8      	movs	r0, #200	; 0xc8
 8009cf8:	f7ff fdfc 	bl	80098f4 <send_cmd>
    send_cmd(0xDA); send_cmd(0x12);
 8009cfc:	20da      	movs	r0, #218	; 0xda
 8009cfe:	f7ff fdf9 	bl	80098f4 <send_cmd>
 8009d02:	2012      	movs	r0, #18
 8009d04:	f7ff fdf6 	bl	80098f4 <send_cmd>
    send_cmd(0xAF);
 8009d08:	20af      	movs	r0, #175	; 0xaf
 8009d0a:	f7ff fdf3 	bl	80098f4 <send_cmd>

    drv_display_clear();
 8009d0e:	f7ff ff39 	bl	8009b84 <drv_display_clear>
    drv_display_update();
 8009d12:	f7ff ff4d 	bl	8009bb0 <drv_display_update>

    extern const font_t FONT_5X7;
    current_font = &FONT_5X7;
 8009d16:	4b05      	ldr	r3, [pc, #20]	; (8009d2c <drv_display_init+0xf0>)
 8009d18:	4a05      	ldr	r2, [pc, #20]	; (8009d30 <drv_display_init+0xf4>)
 8009d1a:	601a      	str	r2, [r3, #0]
}
 8009d1c:	bf00      	nop
 8009d1e:	bd80      	pop	{r7, pc}
 8009d20:	58022000 	.word	0x58022000
 8009d24:	080121b4 	.word	0x080121b4
 8009d28:	24000874 	.word	0x24000874
 8009d2c:	24001804 	.word	0x24001804
 8009d30:	080122fc 	.word	0x080122fc

08009d34 <chSysLock>:
static inline void chSysLock(void) {
 8009d34:	b480      	push	{r7}
 8009d36:	b083      	sub	sp, #12
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	2330      	movs	r3, #48	; 0x30
 8009d3c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f383 8811 	msr	BASEPRI, r3
}
 8009d44:	bf00      	nop
}
 8009d46:	bf00      	nop
}
 8009d48:	bf00      	nop
 8009d4a:	370c      	adds	r7, #12
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bc80      	pop	{r7}
 8009d50:	4770      	bx	lr

08009d52 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8009d52:	b480      	push	{r7}
 8009d54:	b083      	sub	sp, #12
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	2300      	movs	r3, #0
 8009d5a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f383 8811 	msr	BASEPRI, r3
}
 8009d62:	bf00      	nop
}
 8009d64:	bf00      	nop
}
 8009d66:	bf00      	nop
 8009d68:	370c      	adds	r7, #12
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bc80      	pop	{r7}
 8009d6e:	4770      	bx	lr

08009d70 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8009d70:	b480      	push	{r7}
 8009d72:	b083      	sub	sp, #12
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	2330      	movs	r3, #48	; 0x30
 8009d78:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f383 8811 	msr	BASEPRI, r3
}
 8009d80:	bf00      	nop
}
 8009d82:	bf00      	nop
}
 8009d84:	bf00      	nop
}
 8009d86:	bf00      	nop
 8009d88:	370c      	adds	r7, #12
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bc80      	pop	{r7}
 8009d8e:	4770      	bx	lr

08009d90 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8009d90:	b480      	push	{r7}
 8009d92:	b083      	sub	sp, #12
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	2300      	movs	r3, #0
 8009d98:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f383 8811 	msr	BASEPRI, r3
}
 8009da0:	bf00      	nop
}
 8009da2:	bf00      	nop
}
 8009da4:	bf00      	nop
}
 8009da6:	bf00      	nop
 8009da8:	370c      	adds	r7, #12
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bc80      	pop	{r7}
 8009dae:	4770      	bx	lr

08009db0 <chRegSetThreadName>:
 *
 * @param[in] name      thread name as a zero terminated string
 *
 * @api
 */
static inline void chRegSetThreadName(const char *name) {
 8009db0:	b480      	push	{r7}
 8009db2:	b083      	sub	sp, #12
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_REGISTRY == TRUE
  __sch_get_currthread()->name = name;
 8009db8:	4b04      	ldr	r3, [pc, #16]	; (8009dcc <chRegSetThreadName+0x1c>)
 8009dba:	68db      	ldr	r3, [r3, #12]
 8009dbc:	687a      	ldr	r2, [r7, #4]
 8009dbe:	61da      	str	r2, [r3, #28]
#else
  (void)name;
#endif
}
 8009dc0:	bf00      	nop
 8009dc2:	370c      	adds	r7, #12
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bc80      	pop	{r7}
 8009dc8:	4770      	bx	lr
 8009dca:	bf00      	nop
 8009dcc:	240009c8 	.word	0x240009c8

08009dd0 <chBSemObjectInit>:
 *                      - @a true, the initial state is taken.
 *                      .
 *
 * @init
 */
static inline void chBSemObjectInit(binary_semaphore_t *bsp, bool taken) {
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b082      	sub	sp, #8
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	460b      	mov	r3, r1
 8009dda:	70fb      	strb	r3, [r7, #3]

  chSemObjectInit(&bsp->sem, taken ? (cnt_t)0 : (cnt_t)1);
 8009ddc:	687a      	ldr	r2, [r7, #4]
 8009dde:	78fb      	ldrb	r3, [r7, #3]
 8009de0:	f083 0301 	eor.w	r3, r3, #1
 8009de4:	b2db      	uxtb	r3, r3
 8009de6:	4619      	mov	r1, r3
 8009de8:	4610      	mov	r0, r2
 8009dea:	f7fe fe5b 	bl	8008aa4 <chSemObjectInit>
}
 8009dee:	bf00      	nop
 8009df0:	3708      	adds	r7, #8
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}

08009df6 <chBSemWaitTimeout>:
 *                      within the specified timeout.
 *
 * @api
 */
static inline msg_t chBSemWaitTimeout(binary_semaphore_t *bsp,
                                      sysinterval_t timeout) {
 8009df6:	b580      	push	{r7, lr}
 8009df8:	b082      	sub	sp, #8
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	6078      	str	r0, [r7, #4]
 8009dfe:	6039      	str	r1, [r7, #0]

  return chSemWaitTimeout(&bsp->sem, timeout);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6839      	ldr	r1, [r7, #0]
 8009e04:	4618      	mov	r0, r3
 8009e06:	f7fe fe5d 	bl	8008ac4 <chSemWaitTimeout>
 8009e0a:	4603      	mov	r3, r0
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3708      	adds	r7, #8
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}

08009e14 <osalSysLock>:
static inline void osalSysLock(void) {
 8009e14:	b580      	push	{r7, lr}
 8009e16:	af00      	add	r7, sp, #0
  chSysLock();
 8009e18:	f7ff ff8c 	bl	8009d34 <chSysLock>
}
 8009e1c:	bf00      	nop
 8009e1e:	bd80      	pop	{r7, pc}

08009e20 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8009e20:	b580      	push	{r7, lr}
 8009e22:	af00      	add	r7, sp, #0
  chSysUnlock();
 8009e24:	f7ff ff95 	bl	8009d52 <chSysUnlock>
}
 8009e28:	bf00      	nop
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8009e30:	f7ff ff9e 	bl	8009d70 <chSysLockFromISR>
}
 8009e34:	bf00      	nop
 8009e36:	bd80      	pop	{r7, pc}

08009e38 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8009e3c:	f7ff ffa8 	bl	8009d90 <chSysUnlockFromISR>
}
 8009e40:	bf00      	nop
 8009e42:	bd80      	pop	{r7, pc}

08009e44 <midi_usb_ready>:
 */
extern volatile bool usb_midi_tx_ready;

static bool midi_initialized = false;

static inline bool midi_usb_ready(void) {
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b082      	sub	sp, #8
 8009e48:	af00      	add	r7, sp, #0
  bool ready;
  osalSysLock();
 8009e4a:	f7ff ffe3 	bl	8009e14 <osalSysLock>
  ready = usb_midi_tx_ready;
 8009e4e:	4b05      	ldr	r3, [pc, #20]	; (8009e64 <midi_usb_ready+0x20>)
 8009e50:	781b      	ldrb	r3, [r3, #0]
 8009e52:	71fb      	strb	r3, [r7, #7]
  osalSysUnlock();
 8009e54:	f7ff ffe4 	bl	8009e20 <osalSysUnlock>
  return ready;
 8009e58:	79fb      	ldrb	r3, [r7, #7]
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3708      	adds	r7, #8
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
 8009e62:	bf00      	nop
 8009e64:	240021a0 	.word	0x240021a0

08009e68 <midi_usb_flush_tx_cache>:
  uintptr_t start = (uintptr_t)addr & ~(cache_line - 1U);
  uintptr_t end = (uintptr_t)addr + len;
  SCB_CleanDCache_by_Addr((uint32_t *)start, (int32_t)(end - start));
}
#else
static inline void midi_usb_flush_tx_cache(const void *addr, size_t len) {
 8009e68:	b480      	push	{r7}
 8009e6a:	b083      	sub	sp, #12
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	6039      	str	r1, [r7, #0]
  (void)addr; (void)len;
}
 8009e72:	bf00      	nop
 8009e74:	370c      	adds	r7, #12
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bc80      	pop	{r7}
 8009e7a:	4770      	bx	lr

08009e7c <midi_internal_receive>:
#endif

/* Callback faible pour injection dans le moteur MIDI interne. */
__attribute__((weak)) void midi_internal_receive(const uint8_t *msg, size_t len) {
 8009e7c:	b480      	push	{r7}
 8009e7e:	b083      	sub	sp, #12
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
  (void)msg; (void)len;
}
 8009e86:	bf00      	nop
 8009e88:	370c      	adds	r7, #12
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bc80      	pop	{r7}
 8009e8e:	4770      	bx	lr

08009e90 <midi_usb_queue_increment>:
static msg_t     midi_usb_rx_queue[MIDI_USB_RX_QUEUE_LEN];
static uint16_t midi_usb_rx_queue_fill = 0;
static uint16_t midi_usb_rx_queue_high_water = 0;
volatile uint32_t midi_usb_rx_drops = 0;

static inline void midi_usb_queue_increment(void) {
 8009e90:	b580      	push	{r7, lr}
 8009e92:	af00      	add	r7, sp, #0
  osalSysLock();
 8009e94:	f7ff ffbe 	bl	8009e14 <osalSysLock>
  if (midi_usb_queue_fill < MIDI_USB_QUEUE_LEN) {
 8009e98:	4b0b      	ldr	r3, [pc, #44]	; (8009ec8 <midi_usb_queue_increment+0x38>)
 8009e9a:	881b      	ldrh	r3, [r3, #0]
 8009e9c:	2bff      	cmp	r3, #255	; 0xff
 8009e9e:	d80f      	bhi.n	8009ec0 <midi_usb_queue_increment+0x30>
    midi_usb_queue_fill++;
 8009ea0:	4b09      	ldr	r3, [pc, #36]	; (8009ec8 <midi_usb_queue_increment+0x38>)
 8009ea2:	881b      	ldrh	r3, [r3, #0]
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	b29a      	uxth	r2, r3
 8009ea8:	4b07      	ldr	r3, [pc, #28]	; (8009ec8 <midi_usb_queue_increment+0x38>)
 8009eaa:	801a      	strh	r2, [r3, #0]
    if (midi_usb_queue_fill > midi_usb_queue_high_water) {
 8009eac:	4b06      	ldr	r3, [pc, #24]	; (8009ec8 <midi_usb_queue_increment+0x38>)
 8009eae:	881a      	ldrh	r2, [r3, #0]
 8009eb0:	4b06      	ldr	r3, [pc, #24]	; (8009ecc <midi_usb_queue_increment+0x3c>)
 8009eb2:	881b      	ldrh	r3, [r3, #0]
 8009eb4:	429a      	cmp	r2, r3
 8009eb6:	d903      	bls.n	8009ec0 <midi_usb_queue_increment+0x30>
      midi_usb_queue_high_water = midi_usb_queue_fill;
 8009eb8:	4b03      	ldr	r3, [pc, #12]	; (8009ec8 <midi_usb_queue_increment+0x38>)
 8009eba:	881a      	ldrh	r2, [r3, #0]
 8009ebc:	4b03      	ldr	r3, [pc, #12]	; (8009ecc <midi_usb_queue_increment+0x3c>)
 8009ebe:	801a      	strh	r2, [r3, #0]
    }
  }
  osalSysUnlock();
 8009ec0:	f7ff ffae 	bl	8009e20 <osalSysUnlock>
}
 8009ec4:	bf00      	nop
 8009ec6:	bd80      	pop	{r7, pc}
 8009ec8:	24001c34 	.word	0x24001c34
 8009ecc:	24001c36 	.word	0x24001c36

08009ed0 <midi_usb_queue_decrement>:

static inline void midi_usb_queue_decrement(void) {
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	af00      	add	r7, sp, #0
  osalSysLock();
 8009ed4:	f7ff ff9e 	bl	8009e14 <osalSysLock>
  if (midi_usb_queue_fill > 0U) {
 8009ed8:	4b06      	ldr	r3, [pc, #24]	; (8009ef4 <midi_usb_queue_decrement+0x24>)
 8009eda:	881b      	ldrh	r3, [r3, #0]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d005      	beq.n	8009eec <midi_usb_queue_decrement+0x1c>
    midi_usb_queue_fill--;
 8009ee0:	4b04      	ldr	r3, [pc, #16]	; (8009ef4 <midi_usb_queue_decrement+0x24>)
 8009ee2:	881b      	ldrh	r3, [r3, #0]
 8009ee4:	3b01      	subs	r3, #1
 8009ee6:	b29a      	uxth	r2, r3
 8009ee8:	4b02      	ldr	r3, [pc, #8]	; (8009ef4 <midi_usb_queue_decrement+0x24>)
 8009eea:	801a      	strh	r2, [r3, #0]
  }
  osalSysUnlock();
 8009eec:	f7ff ff98 	bl	8009e20 <osalSysUnlock>
}
 8009ef0:	bf00      	nop
 8009ef2:	bd80      	pop	{r7, pc}
 8009ef4:	24001c34 	.word	0x24001c34

08009ef8 <midi_usb_rx_queue_increment_i>:

static inline void midi_usb_rx_queue_increment_i(void) {
 8009ef8:	b480      	push	{r7}
 8009efa:	af00      	add	r7, sp, #0
  /* Les compteurs RX sont manipuls sous verrou systme (ISR ou lock explicite). */
  if (midi_usb_rx_queue_fill < MIDI_USB_RX_QUEUE_LEN) {
 8009efc:	4b0b      	ldr	r3, [pc, #44]	; (8009f2c <midi_usb_rx_queue_increment_i+0x34>)
 8009efe:	881b      	ldrh	r3, [r3, #0]
 8009f00:	2b7f      	cmp	r3, #127	; 0x7f
 8009f02:	d80f      	bhi.n	8009f24 <midi_usb_rx_queue_increment_i+0x2c>
    midi_usb_rx_queue_fill++;
 8009f04:	4b09      	ldr	r3, [pc, #36]	; (8009f2c <midi_usb_rx_queue_increment_i+0x34>)
 8009f06:	881b      	ldrh	r3, [r3, #0]
 8009f08:	3301      	adds	r3, #1
 8009f0a:	b29a      	uxth	r2, r3
 8009f0c:	4b07      	ldr	r3, [pc, #28]	; (8009f2c <midi_usb_rx_queue_increment_i+0x34>)
 8009f0e:	801a      	strh	r2, [r3, #0]
    if (midi_usb_rx_queue_fill > midi_usb_rx_queue_high_water) {
 8009f10:	4b06      	ldr	r3, [pc, #24]	; (8009f2c <midi_usb_rx_queue_increment_i+0x34>)
 8009f12:	881a      	ldrh	r2, [r3, #0]
 8009f14:	4b06      	ldr	r3, [pc, #24]	; (8009f30 <midi_usb_rx_queue_increment_i+0x38>)
 8009f16:	881b      	ldrh	r3, [r3, #0]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d903      	bls.n	8009f24 <midi_usb_rx_queue_increment_i+0x2c>
      midi_usb_rx_queue_high_water = midi_usb_rx_queue_fill;
 8009f1c:	4b03      	ldr	r3, [pc, #12]	; (8009f2c <midi_usb_rx_queue_increment_i+0x34>)
 8009f1e:	881a      	ldrh	r2, [r3, #0]
 8009f20:	4b03      	ldr	r3, [pc, #12]	; (8009f30 <midi_usb_rx_queue_increment_i+0x38>)
 8009f22:	801a      	strh	r2, [r3, #0]
    }
  }
}
 8009f24:	bf00      	nop
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bc80      	pop	{r7}
 8009f2a:	4770      	bx	lr
 8009f2c:	24001e60 	.word	0x24001e60
 8009f30:	24001e62 	.word	0x24001e62

08009f34 <midi_usb_rx_queue_decrement>:

static inline void midi_usb_rx_queue_decrement(void) {
 8009f34:	b480      	push	{r7}
 8009f36:	af00      	add	r7, sp, #0
  /* Les compteurs RX sont manipuls sous verrou systme (ISR ou lock explicite). */
  if (midi_usb_rx_queue_fill > 0U) {
 8009f38:	4b06      	ldr	r3, [pc, #24]	; (8009f54 <midi_usb_rx_queue_decrement+0x20>)
 8009f3a:	881b      	ldrh	r3, [r3, #0]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d005      	beq.n	8009f4c <midi_usb_rx_queue_decrement+0x18>
    midi_usb_rx_queue_fill--;
 8009f40:	4b04      	ldr	r3, [pc, #16]	; (8009f54 <midi_usb_rx_queue_decrement+0x20>)
 8009f42:	881b      	ldrh	r3, [r3, #0]
 8009f44:	3b01      	subs	r3, #1
 8009f46:	b29a      	uxth	r2, r3
 8009f48:	4b02      	ldr	r3, [pc, #8]	; (8009f54 <midi_usb_rx_queue_decrement+0x20>)
 8009f4a:	801a      	strh	r2, [r3, #0]
  }
}
 8009f4c:	bf00      	nop
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bc80      	pop	{r7}
 8009f52:	4770      	bx	lr
 8009f54:	24001e60 	.word	0x24001e60

08009f58 <midi_usb_start_tx>:

static inline void midi_usb_start_tx(const uint8_t *buffer, size_t len) {
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b082      	sub	sp, #8
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
 8009f60:	6039      	str	r1, [r7, #0]
  midi_usb_flush_tx_cache(buffer, len);
 8009f62:	6839      	ldr	r1, [r7, #0]
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f7ff ff7f 	bl	8009e68 <midi_usb_flush_tx_cache>
  osalSysLock();
 8009f6a:	f7ff ff53 	bl	8009e14 <osalSysLock>
  usbStartTransmitI(&USBD1, MIDI_EP_IN, buffer, len);
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	687a      	ldr	r2, [r7, #4]
 8009f72:	2102      	movs	r1, #2
 8009f74:	4804      	ldr	r0, [pc, #16]	; (8009f88 <midi_usb_start_tx+0x30>)
 8009f76:	f7f8 fb3b 	bl	80025f0 <usbStartTransmitI>
  osalSysUnlock();
 8009f7a:	f7ff ff51 	bl	8009e20 <osalSysUnlock>
}
 8009f7e:	bf00      	nop
 8009f80:	3708      	adds	r7, #8
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}
 8009f86:	bf00      	nop
 8009f88:	240007c0 	.word	0x240007c0

08009f8c <midi_usb_rx_submit_from_isr>:

void midi_usb_rx_submit_from_isr(const uint8_t *packet, size_t len) {
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b086      	sub	sp, #24
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
 8009f94:	6039      	str	r1, [r7, #0]
  if ((packet == NULL) || (len < 4U)) {
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d058      	beq.n	800a04e <midi_usb_rx_submit_from_isr+0xc2>
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	2b03      	cmp	r3, #3
 8009fa0:	d955      	bls.n	800a04e <midi_usb_rx_submit_from_isr+0xc2>
    return;
  }

  const size_t packets = len / 4U;
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	089b      	lsrs	r3, r3, #2
 8009fa6:	613b      	str	r3, [r7, #16]

  osalSysLockFromISR();
 8009fa8:	f7ff ff40 	bl	8009e2c <osalSysLockFromISR>
  if (midi_usb_rx_mb.buffer == NULL) {
 8009fac:	4b2a      	ldr	r3, [pc, #168]	; (800a058 <midi_usb_rx_submit_from_isr+0xcc>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d102      	bne.n	8009fba <midi_usb_rx_submit_from_isr+0x2e>
    osalSysUnlockFromISR();
 8009fb4:	f7ff ff40 	bl	8009e38 <osalSysUnlockFromISR>
    return;
 8009fb8:	e04a      	b.n	800a050 <midi_usb_rx_submit_from_isr+0xc4>
  }

  for (size_t i = 0; i < packets; i++) {
 8009fba:	2300      	movs	r3, #0
 8009fbc:	617b      	str	r3, [r7, #20]
 8009fbe:	e03f      	b.n	800a040 <midi_usb_rx_submit_from_isr+0xb4>
    if (midi_usb_rx_queue_fill >= MIDI_USB_RX_QUEUE_LEN) {
 8009fc0:	4b26      	ldr	r3, [pc, #152]	; (800a05c <midi_usb_rx_submit_from_isr+0xd0>)
 8009fc2:	881b      	ldrh	r3, [r3, #0]
 8009fc4:	2b7f      	cmp	r3, #127	; 0x7f
 8009fc6:	d90a      	bls.n	8009fde <midi_usb_rx_submit_from_isr+0x52>
      midi_usb_rx_drops++;
 8009fc8:	4b25      	ldr	r3, [pc, #148]	; (800a060 <midi_usb_rx_submit_from_isr+0xd4>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	3301      	adds	r3, #1
 8009fce:	4a24      	ldr	r2, [pc, #144]	; (800a060 <midi_usb_rx_submit_from_isr+0xd4>)
 8009fd0:	6013      	str	r3, [r2, #0]
      midi_rx_stats.usb_rx_drops++;
 8009fd2:	4b24      	ldr	r3, [pc, #144]	; (800a064 <midi_usb_rx_submit_from_isr+0xd8>)
 8009fd4:	685b      	ldr	r3, [r3, #4]
 8009fd6:	3301      	adds	r3, #1
 8009fd8:	4a22      	ldr	r2, [pc, #136]	; (800a064 <midi_usb_rx_submit_from_isr+0xd8>)
 8009fda:	6053      	str	r3, [r2, #4]
 8009fdc:	e02a      	b.n	800a034 <midi_usb_rx_submit_from_isr+0xa8>
    } else {
      msg_t m = ((msg_t)packet[0] << 24) |
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	781b      	ldrb	r3, [r3, #0]
 8009fe2:	061a      	lsls	r2, r3, #24
                ((msg_t)packet[1] << 16) |
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	041b      	lsls	r3, r3, #16
      msg_t m = ((msg_t)packet[0] << 24) |
 8009fec:	431a      	orrs	r2, r3
                ((msg_t)packet[2] << 8)  |
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	3302      	adds	r3, #2
 8009ff2:	781b      	ldrb	r3, [r3, #0]
 8009ff4:	021b      	lsls	r3, r3, #8
                ((msg_t)packet[1] << 16) |
 8009ff6:	4313      	orrs	r3, r2
                ((msg_t)packet[3]);
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	3203      	adds	r2, #3
 8009ffc:	7812      	ldrb	r2, [r2, #0]
      msg_t m = ((msg_t)packet[0] << 24) |
 8009ffe:	4313      	orrs	r3, r2
 800a000:	60fb      	str	r3, [r7, #12]

      if (chMBPostI(&midi_usb_rx_mb, m) == MSG_OK) {
 800a002:	68f9      	ldr	r1, [r7, #12]
 800a004:	4814      	ldr	r0, [pc, #80]	; (800a058 <midi_usb_rx_submit_from_isr+0xcc>)
 800a006:	f7fe ff1e 	bl	8008e46 <chMBPostI>
 800a00a:	4603      	mov	r3, r0
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d107      	bne.n	800a020 <midi_usb_rx_submit_from_isr+0x94>
        midi_usb_rx_queue_increment_i();
 800a010:	f7ff ff72 	bl	8009ef8 <midi_usb_rx_queue_increment_i>
        midi_rx_stats.usb_rx_enqueued++;
 800a014:	4b13      	ldr	r3, [pc, #76]	; (800a064 <midi_usb_rx_submit_from_isr+0xd8>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	3301      	adds	r3, #1
 800a01a:	4a12      	ldr	r2, [pc, #72]	; (800a064 <midi_usb_rx_submit_from_isr+0xd8>)
 800a01c:	6013      	str	r3, [r2, #0]
 800a01e:	e009      	b.n	800a034 <midi_usb_rx_submit_from_isr+0xa8>
      } else {
        midi_usb_rx_drops++;
 800a020:	4b0f      	ldr	r3, [pc, #60]	; (800a060 <midi_usb_rx_submit_from_isr+0xd4>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	3301      	adds	r3, #1
 800a026:	4a0e      	ldr	r2, [pc, #56]	; (800a060 <midi_usb_rx_submit_from_isr+0xd4>)
 800a028:	6013      	str	r3, [r2, #0]
        midi_rx_stats.usb_rx_drops++;
 800a02a:	4b0e      	ldr	r3, [pc, #56]	; (800a064 <midi_usb_rx_submit_from_isr+0xd8>)
 800a02c:	685b      	ldr	r3, [r3, #4]
 800a02e:	3301      	adds	r3, #1
 800a030:	4a0c      	ldr	r2, [pc, #48]	; (800a064 <midi_usb_rx_submit_from_isr+0xd8>)
 800a032:	6053      	str	r3, [r2, #4]
      }
    }
    packet += 4U;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	3304      	adds	r3, #4
 800a038:	607b      	str	r3, [r7, #4]
  for (size_t i = 0; i < packets; i++) {
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	3301      	adds	r3, #1
 800a03e:	617b      	str	r3, [r7, #20]
 800a040:	697a      	ldr	r2, [r7, #20]
 800a042:	693b      	ldr	r3, [r7, #16]
 800a044:	429a      	cmp	r2, r3
 800a046:	d3bb      	bcc.n	8009fc0 <midi_usb_rx_submit_from_isr+0x34>
  }
  osalSysUnlockFromISR();
 800a048:	f7ff fef6 	bl	8009e38 <osalSysUnlockFromISR>
 800a04c:	e000      	b.n	800a050 <midi_usb_rx_submit_from_isr+0xc4>
    return;
 800a04e:	bf00      	nop
}
 800a050:	3718      	adds	r7, #24
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
 800a056:	bf00      	nop
 800a058:	24001c38 	.word	0x24001c38
 800a05c:	24001e60 	.word	0x24001e60
 800a060:	24001e64 	.word	0x24001e64
 800a064:	24001e9c 	.word	0x24001e9c

0800a068 <thdMidiUsbTx>:
 * - Si le smaphore nest pas obtenu dans @ref MIDI_USB_TX_WAIT_MS ms,
 *   le lot courant est **abandonn** (drop contrl) pour viter tout blocage.
 *
 * @param arg Argument inutilis.
 */
static THD_FUNCTION(thdMidiUsbTx, arg) {
 800a068:	b580      	push	{r7, lr}
 800a06a:	b09a      	sub	sp, #104	; 0x68
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  (void)arg;
#if CH_CFG_USE_REGISTRY
  chRegSetThreadName("MIDI_USB_TX");
 800a070:	4852      	ldr	r0, [pc, #328]	; (800a1bc <thdMidiUsbTx+0x154>)
 800a072:	f7ff fe9d 	bl	8009db0 <chRegSetThreadName>
#endif
  uint8_t buf[64];
  size_t n = 0;
 800a076:	2300      	movs	r3, #0
 800a078:	667b      	str	r3, [r7, #100]	; 0x64

  while (true) {
    midi_process_usb_rx();
 800a07a:	f000 fa1f 	bl	800a4bc <midi_process_usb_rx>

    msg_t msg;
    msg_t res = chMBFetchTimeout(&midi_usb_mb, &msg, TIME_MS2I(1));
 800a07e:	f107 030c 	add.w	r3, r7, #12
 800a082:	220a      	movs	r2, #10
 800a084:	4619      	mov	r1, r3
 800a086:	484e      	ldr	r0, [pc, #312]	; (800a1c0 <thdMidiUsbTx+0x158>)
 800a088:	f7fe ff13 	bl	8008eb2 <chMBFetchTimeout>
 800a08c:	6638      	str	r0, [r7, #96]	; 0x60

    if (res == MSG_OK) {
 800a08e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a090:	2b00      	cmp	r3, #0
 800a092:	d15b      	bne.n	800a14c <thdMidiUsbTx+0xe4>
      midi_usb_queue_decrement();
 800a094:	f7ff ff1c 	bl	8009ed0 <midi_usb_queue_decrement>
      buf[n++] = (uint8_t)((msg >> 24) & 0xFF);
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	1619      	asrs	r1, r3, #24
 800a09c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a09e:	1c5a      	adds	r2, r3, #1
 800a0a0:	667a      	str	r2, [r7, #100]	; 0x64
 800a0a2:	b2ca      	uxtb	r2, r1
 800a0a4:	3368      	adds	r3, #104	; 0x68
 800a0a6:	443b      	add	r3, r7
 800a0a8:	f803 2c58 	strb.w	r2, [r3, #-88]
      buf[n++] = (uint8_t)((msg >> 16) & 0xFF);
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	1419      	asrs	r1, r3, #16
 800a0b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0b2:	1c5a      	adds	r2, r3, #1
 800a0b4:	667a      	str	r2, [r7, #100]	; 0x64
 800a0b6:	b2ca      	uxtb	r2, r1
 800a0b8:	3368      	adds	r3, #104	; 0x68
 800a0ba:	443b      	add	r3, r7
 800a0bc:	f803 2c58 	strb.w	r2, [r3, #-88]
      buf[n++] = (uint8_t)((msg >> 8)  & 0xFF);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	1219      	asrs	r1, r3, #8
 800a0c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0c6:	1c5a      	adds	r2, r3, #1
 800a0c8:	667a      	str	r2, [r7, #100]	; 0x64
 800a0ca:	b2ca      	uxtb	r2, r1
 800a0cc:	3368      	adds	r3, #104	; 0x68
 800a0ce:	443b      	add	r3, r7
 800a0d0:	f803 2c58 	strb.w	r2, [r3, #-88]
      buf[n++] = (uint8_t)( msg        & 0xFF);
 800a0d4:	68f9      	ldr	r1, [r7, #12]
 800a0d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0d8:	1c5a      	adds	r2, r3, #1
 800a0da:	667a      	str	r2, [r7, #100]	; 0x64
 800a0dc:	b2ca      	uxtb	r2, r1
 800a0de:	3368      	adds	r3, #104	; 0x68
 800a0e0:	443b      	add	r3, r7
 800a0e2:	f803 2c58 	strb.w	r2, [r3, #-88]

      if (n == sizeof(buf)) {
 800a0e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0e8:	2b40      	cmp	r3, #64	; 0x40
 800a0ea:	d1c6      	bne.n	800a07a <thdMidiUsbTx+0x12>
        const bool ready = midi_usb_ready();
 800a0ec:	f7ff feaa 	bl	8009e44 <midi_usb_ready>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if (ready) {
 800a0f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d01c      	beq.n	800a138 <thdMidiUsbTx+0xd0>
          const systime_t tw = TIME_MS2I(MIDI_USB_TX_WAIT_MS);
 800a0fe:	2314      	movs	r3, #20
 800a100:	653b      	str	r3, [r7, #80]	; 0x50
          if (chBSemWaitTimeout(&tx_sem, tw) == MSG_OK) {
 800a102:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a104:	482f      	ldr	r0, [pc, #188]	; (800a1c4 <thdMidiUsbTx+0x15c>)
 800a106:	f7ff fe76 	bl	8009df6 <chBSemWaitTimeout>
 800a10a:	4603      	mov	r3, r0
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d10b      	bne.n	800a128 <thdMidiUsbTx+0xc0>
            midi_usb_start_tx(buf, n);
 800a110:	f107 0310 	add.w	r3, r7, #16
 800a114:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800a116:	4618      	mov	r0, r3
 800a118:	f7ff ff1e 	bl	8009f58 <midi_usb_start_tx>
            midi_tx_stats.tx_sent_batched++;
 800a11c:	4b2a      	ldr	r3, [pc, #168]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	3301      	adds	r3, #1
 800a122:	4a29      	ldr	r2, [pc, #164]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a124:	6053      	str	r3, [r2, #4]
 800a126:	e00e      	b.n	800a146 <thdMidiUsbTx+0xde>
          } else {
            /* Endpoint non rarm  temps : abandon contrl du lot. */
            midi_tx_stats.usb_not_ready_drops += n / 4;
 800a128:	4b27      	ldr	r3, [pc, #156]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a12a:	699a      	ldr	r2, [r3, #24]
 800a12c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a12e:	089b      	lsrs	r3, r3, #2
 800a130:	4413      	add	r3, r2
 800a132:	4a25      	ldr	r2, [pc, #148]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a134:	6193      	str	r3, [r2, #24]
 800a136:	e006      	b.n	800a146 <thdMidiUsbTx+0xde>
          }
        } else {
          midi_tx_stats.usb_not_ready_drops += n / 4;
 800a138:	4b23      	ldr	r3, [pc, #140]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a13a:	699a      	ldr	r2, [r3, #24]
 800a13c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a13e:	089b      	lsrs	r3, r3, #2
 800a140:	4413      	add	r3, r2
 800a142:	4a21      	ldr	r2, [pc, #132]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a144:	6193      	str	r3, [r2, #24]
        }
        n = 0;
 800a146:	2300      	movs	r3, #0
 800a148:	667b      	str	r3, [r7, #100]	; 0x64
 800a14a:	e796      	b.n	800a07a <thdMidiUsbTx+0x12>
      }
    } else if (n > 0U) {
 800a14c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d093      	beq.n	800a07a <thdMidiUsbTx+0x12>
      /* Flush du lot partiel dclench sur le prochain SOF ou aprs timeout. */
      chBSemWaitTimeout(&sof_sem, TIME_MS2I(1));
 800a152:	210a      	movs	r1, #10
 800a154:	481d      	ldr	r0, [pc, #116]	; (800a1cc <thdMidiUsbTx+0x164>)
 800a156:	f7ff fe4e 	bl	8009df6 <chBSemWaitTimeout>
      const bool ready = midi_usb_ready();
 800a15a:	f7ff fe73 	bl	8009e44 <midi_usb_ready>
 800a15e:	4603      	mov	r3, r0
 800a160:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      if (ready) {
 800a164:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d01c      	beq.n	800a1a6 <thdMidiUsbTx+0x13e>
        const systime_t tw = TIME_MS2I(MIDI_USB_TX_WAIT_MS);
 800a16c:	2314      	movs	r3, #20
 800a16e:	65bb      	str	r3, [r7, #88]	; 0x58
        if (chBSemWaitTimeout(&tx_sem, tw) == MSG_OK) {
 800a170:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a172:	4814      	ldr	r0, [pc, #80]	; (800a1c4 <thdMidiUsbTx+0x15c>)
 800a174:	f7ff fe3f 	bl	8009df6 <chBSemWaitTimeout>
 800a178:	4603      	mov	r3, r0
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d10b      	bne.n	800a196 <thdMidiUsbTx+0x12e>
          midi_usb_start_tx(buf, n);
 800a17e:	f107 0310 	add.w	r3, r7, #16
 800a182:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800a184:	4618      	mov	r0, r3
 800a186:	f7ff fee7 	bl	8009f58 <midi_usb_start_tx>
          midi_tx_stats.tx_sent_batched++;
 800a18a:	4b0f      	ldr	r3, [pc, #60]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a18c:	685b      	ldr	r3, [r3, #4]
 800a18e:	3301      	adds	r3, #1
 800a190:	4a0d      	ldr	r2, [pc, #52]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a192:	6053      	str	r3, [r2, #4]
 800a194:	e00e      	b.n	800a1b4 <thdMidiUsbTx+0x14c>
        } else {
          midi_tx_stats.usb_not_ready_drops += n / 4;
 800a196:	4b0c      	ldr	r3, [pc, #48]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a198:	699a      	ldr	r2, [r3, #24]
 800a19a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a19c:	089b      	lsrs	r3, r3, #2
 800a19e:	4413      	add	r3, r2
 800a1a0:	4a09      	ldr	r2, [pc, #36]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a1a2:	6193      	str	r3, [r2, #24]
 800a1a4:	e006      	b.n	800a1b4 <thdMidiUsbTx+0x14c>
        }
      } else {
        midi_tx_stats.usb_not_ready_drops += n / 4;
 800a1a6:	4b08      	ldr	r3, [pc, #32]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a1a8:	699a      	ldr	r2, [r3, #24]
 800a1aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a1ac:	089b      	lsrs	r3, r3, #2
 800a1ae:	4413      	add	r3, r2
 800a1b0:	4a05      	ldr	r2, [pc, #20]	; (800a1c8 <thdMidiUsbTx+0x160>)
 800a1b2:	6193      	str	r3, [r2, #24]
      }
      n = 0;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	667b      	str	r3, [r7, #100]	; 0x64
  while (true) {
 800a1b8:	e75f      	b.n	800a07a <thdMidiUsbTx+0x12>
 800a1ba:	bf00      	nop
 800a1bc:	08011cf4 	.word	0x08011cf4
 800a1c0:	2400180c 	.word	0x2400180c
 800a1c4:	24001e68 	.word	0x24001e68
 800a1c8:	24001e80 	.word	0x24001e80
 800a1cc:	24001e74 	.word	0x24001e74

0800a1d0 <midi_init>:
 * - Configure lUART DIN  31250 bauds,
 * - Initialise la mailbox et son buffer circulaire,
 * - Initialise le smaphore dEP libre,
 * - Dmarre le thread de transmission USB-MIDI.
 */
void midi_init(void) {
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b082      	sub	sp, #8
 800a1d4:	af02      	add	r7, sp, #8
  osalSysLock();
 800a1d6:	f7ff fe1d 	bl	8009e14 <osalSysLock>
  if (midi_initialized) {
 800a1da:	4b1e      	ldr	r3, [pc, #120]	; (800a254 <midi_init+0x84>)
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d002      	beq.n	800a1e8 <midi_init+0x18>
    osalSysUnlock();
 800a1e2:	f7ff fe1d 	bl	8009e20 <osalSysUnlock>
    return;
 800a1e6:	e033      	b.n	800a250 <midi_init+0x80>
  }
  midi_initialized = true;
 800a1e8:	4b1a      	ldr	r3, [pc, #104]	; (800a254 <midi_init+0x84>)
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	701a      	strb	r2, [r3, #0]
  osalSysUnlock();
 800a1ee:	f7ff fe17 	bl	8009e20 <osalSysUnlock>

  static const SerialConfig uart_cfg = { 31250, 0, 0, 0 };
  sdStart(MIDI_UART, &uart_cfg);
 800a1f2:	4919      	ldr	r1, [pc, #100]	; (800a258 <midi_init+0x88>)
 800a1f4:	4819      	ldr	r0, [pc, #100]	; (800a25c <midi_init+0x8c>)
 800a1f6:	f7f7 fddd 	bl	8001db4 <sdStart>
  midi_usb_queue_fill = 0;
 800a1fa:	4b19      	ldr	r3, [pc, #100]	; (800a260 <midi_init+0x90>)
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	801a      	strh	r2, [r3, #0]
  midi_usb_queue_high_water = 0;
 800a200:	4b18      	ldr	r3, [pc, #96]	; (800a264 <midi_init+0x94>)
 800a202:	2200      	movs	r2, #0
 800a204:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_queue_fill = 0;
 800a206:	4b18      	ldr	r3, [pc, #96]	; (800a268 <midi_init+0x98>)
 800a208:	2200      	movs	r2, #0
 800a20a:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_queue_high_water = 0;
 800a20c:	4b17      	ldr	r3, [pc, #92]	; (800a26c <midi_init+0x9c>)
 800a20e:	2200      	movs	r2, #0
 800a210:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_drops = 0;
 800a212:	4b17      	ldr	r3, [pc, #92]	; (800a270 <midi_init+0xa0>)
 800a214:	2200      	movs	r2, #0
 800a216:	601a      	str	r2, [r3, #0]
  chMBObjectInit(&midi_usb_mb, midi_usb_queue, MIDI_USB_QUEUE_LEN);
 800a218:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a21c:	4915      	ldr	r1, [pc, #84]	; (800a274 <midi_init+0xa4>)
 800a21e:	4816      	ldr	r0, [pc, #88]	; (800a278 <midi_init+0xa8>)
 800a220:	f7fe fd91 	bl	8008d46 <chMBObjectInit>
  chMBObjectInit(&midi_usb_rx_mb, midi_usb_rx_queue, MIDI_USB_RX_QUEUE_LEN);
 800a224:	2280      	movs	r2, #128	; 0x80
 800a226:	4915      	ldr	r1, [pc, #84]	; (800a27c <midi_init+0xac>)
 800a228:	4815      	ldr	r0, [pc, #84]	; (800a280 <midi_init+0xb0>)
 800a22a:	f7fe fd8c 	bl	8008d46 <chMBObjectInit>
  chBSemObjectInit(&tx_sem, true);
 800a22e:	2101      	movs	r1, #1
 800a230:	4814      	ldr	r0, [pc, #80]	; (800a284 <midi_init+0xb4>)
 800a232:	f7ff fdcd 	bl	8009dd0 <chBSemObjectInit>
  chBSemObjectInit(&sof_sem, true);
 800a236:	2101      	movs	r1, #1
 800a238:	4813      	ldr	r0, [pc, #76]	; (800a288 <midi_init+0xb8>)
 800a23a:	f7ff fdc9 	bl	8009dd0 <chBSemObjectInit>
  chThdCreateStatic(waMidiUsbTx, sizeof(waMidiUsbTx),
 800a23e:	2300      	movs	r3, #0
 800a240:	9300      	str	r3, [sp, #0]
 800a242:	4b12      	ldr	r3, [pc, #72]	; (800a28c <midi_init+0xbc>)
 800a244:	2281      	movs	r2, #129	; 0x81
 800a246:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 800a24a:	4811      	ldr	r0, [pc, #68]	; (800a290 <midi_init+0xc0>)
 800a24c:	f7fe fa66 	bl	800871c <chThdCreateStatic>
                    MIDI_USB_TX_PRIO, thdMidiUsbTx, NULL);
}
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}
 800a254:	2400180a 	.word	0x2400180a
 800a258:	080121d0 	.word	0x080121d0
 800a25c:	2400091c 	.word	0x2400091c
 800a260:	24001c34 	.word	0x24001c34
 800a264:	24001c36 	.word	0x24001c36
 800a268:	24001e60 	.word	0x24001e60
 800a26c:	24001e62 	.word	0x24001e62
 800a270:	24001e64 	.word	0x24001e64
 800a274:	24001834 	.word	0x24001834
 800a278:	2400180c 	.word	0x2400180c
 800a27c:	24001c60 	.word	0x24001c60
 800a280:	24001c38 	.word	0x24001c38
 800a284:	24001e68 	.word	0x24001e68
 800a288:	24001e74 	.word	0x24001e74
 800a28c:	0800a069 	.word	0x0800a069
 800a290:	24001eb0 	.word	0x24001eb0

0800a294 <send_uart>:
/**
 * @brief Envoie un message brut sur la sortie DIN (UART).
 * @param msg Pointeur sur les octets du message MIDI.
 * @param len Longueur en octets du message.
 */
static void send_uart(const uint8_t *msg, size_t len) { sdWrite(MIDI_UART, msg, len); }
 800a294:	b580      	push	{r7, lr}
 800a296:	b082      	sub	sp, #8
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
 800a29c:	6039      	str	r1, [r7, #0]
 800a29e:	f04f 33ff 	mov.w	r3, #4294967295
 800a2a2:	683a      	ldr	r2, [r7, #0]
 800a2a4:	6879      	ldr	r1, [r7, #4]
 800a2a6:	4803      	ldr	r0, [pc, #12]	; (800a2b4 <send_uart+0x20>)
 800a2a8:	f7f7 faf9 	bl	800189e <oqWriteTimeout>
 800a2ac:	bf00      	nop
 800a2ae:	3708      	adds	r7, #8
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}
 800a2b4:	2400094c 	.word	0x2400094c

0800a2b8 <post_mb_or_drop>:
 * @param m Paquet USB-MIDI encod dans un `msg_t` (octet 0 dans bits 31..24).
 * @param force_drop_oldest Si vrai, retire le plus ancien lment de la mailbox
 *                          pour insrer le nouveau (politique drop-oldest).
 *                          Sinon, le paquet courant est perdu si la file est pleine.
 */
static void post_mb_or_drop(msg_t m, bool force_drop_oldest) {
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b084      	sub	sp, #16
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
 800a2c0:	460b      	mov	r3, r1
 800a2c2:	70fb      	strb	r3, [r7, #3]
  if (chMBPostTimeout(&midi_usb_mb, m, TIME_IMMEDIATE) != MSG_OK) {
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	6879      	ldr	r1, [r7, #4]
 800a2c8:	4818      	ldr	r0, [pc, #96]	; (800a32c <post_mb_or_drop+0x74>)
 800a2ca:	f7fe fd65 	bl	8008d98 <chMBPostTimeout>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d025      	beq.n	800a320 <post_mb_or_drop+0x68>
    if (force_drop_oldest || MIDI_MB_DROP_OLDEST) {
 800a2d4:	78fb      	ldrb	r3, [r7, #3]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d01c      	beq.n	800a314 <post_mb_or_drop+0x5c>
      msg_t throwaway;
      if (chMBFetchTimeout(&midi_usb_mb, &throwaway, TIME_IMMEDIATE) == MSG_OK) {
 800a2da:	f107 030c 	add.w	r3, r7, #12
 800a2de:	2200      	movs	r2, #0
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	4812      	ldr	r0, [pc, #72]	; (800a32c <post_mb_or_drop+0x74>)
 800a2e4:	f7fe fde5 	bl	8008eb2 <chMBFetchTimeout>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d101      	bne.n	800a2f2 <post_mb_or_drop+0x3a>
        midi_usb_queue_decrement();
 800a2ee:	f7ff fdef 	bl	8009ed0 <midi_usb_queue_decrement>
      }
      if (chMBPostTimeout(&midi_usb_mb, m, TIME_IMMEDIATE) != MSG_OK)
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	6879      	ldr	r1, [r7, #4]
 800a2f6:	480d      	ldr	r0, [pc, #52]	; (800a32c <post_mb_or_drop+0x74>)
 800a2f8:	f7fe fd4e 	bl	8008d98 <chMBPostTimeout>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d005      	beq.n	800a30e <post_mb_or_drop+0x56>
        midi_tx_stats.tx_mb_drops++;
 800a302:	4b0b      	ldr	r3, [pc, #44]	; (800a330 <post_mb_or_drop+0x78>)
 800a304:	695b      	ldr	r3, [r3, #20]
 800a306:	3301      	adds	r3, #1
 800a308:	4a09      	ldr	r2, [pc, #36]	; (800a330 <post_mb_or_drop+0x78>)
 800a30a:	6153      	str	r3, [r2, #20]
      midi_tx_stats.tx_mb_drops++;
    }
  } else {
    midi_usb_queue_increment();
  }
}
 800a30c:	e00a      	b.n	800a324 <post_mb_or_drop+0x6c>
        midi_usb_queue_increment();
 800a30e:	f7ff fdbf 	bl	8009e90 <midi_usb_queue_increment>
}
 800a312:	e007      	b.n	800a324 <post_mb_or_drop+0x6c>
      midi_tx_stats.tx_mb_drops++;
 800a314:	4b06      	ldr	r3, [pc, #24]	; (800a330 <post_mb_or_drop+0x78>)
 800a316:	695b      	ldr	r3, [r3, #20]
 800a318:	3301      	adds	r3, #1
 800a31a:	4a05      	ldr	r2, [pc, #20]	; (800a330 <post_mb_or_drop+0x78>)
 800a31c:	6153      	str	r3, [r2, #20]
}
 800a31e:	e001      	b.n	800a324 <post_mb_or_drop+0x6c>
    midi_usb_queue_increment();
 800a320:	f7ff fdb6 	bl	8009e90 <midi_usb_queue_increment>
}
 800a324:	bf00      	nop
 800a326:	3710      	adds	r7, #16
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}
 800a32c:	2400180c 	.word	0x2400180c
 800a330:	24001e80 	.word	0x24001e80

0800a334 <usb_midi_decode_packet>:

/* ====================================================================== */
/*                        RCEPTION USB (DCODAGE)                        */
/* ====================================================================== */

static bool usb_midi_decode_packet(const uint8_t pkt[4], midi_msg_t *out) {
 800a334:	b480      	push	{r7}
 800a336:	b085      	sub	sp, #20
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	6039      	str	r1, [r7, #0]
  if (out == NULL) {
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d101      	bne.n	800a348 <usb_midi_decode_packet+0x14>
    return false;
 800a344:	2300      	movs	r3, #0
 800a346:	e094      	b.n	800a472 <usb_midi_decode_packet+0x13e>
  }

  const uint8_t cin = (uint8_t)(pkt[0] & 0x0F);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	781b      	ldrb	r3, [r3, #0]
 800a34c:	f003 030f 	and.w	r3, r3, #15
 800a350:	73fb      	strb	r3, [r7, #15]

  switch (cin) {
 800a352:	7bfb      	ldrb	r3, [r7, #15]
 800a354:	3b02      	subs	r3, #2
 800a356:	2b0d      	cmp	r3, #13
 800a358:	f200 8089 	bhi.w	800a46e <usb_midi_decode_packet+0x13a>
 800a35c:	a201      	add	r2, pc, #4	; (adr r2, 800a364 <usb_midi_decode_packet+0x30>)
 800a35e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a362:	bf00      	nop
 800a364:	0800a3e3 	.word	0x0800a3e3
 800a368:	0800a401 	.word	0x0800a401
 800a36c:	0800a46f 	.word	0x0800a46f
 800a370:	0800a46f 	.word	0x0800a46f
 800a374:	0800a46f 	.word	0x0800a46f
 800a378:	0800a46f 	.word	0x0800a46f
 800a37c:	0800a39d 	.word	0x0800a39d
 800a380:	0800a39d 	.word	0x0800a39d
 800a384:	0800a39d 	.word	0x0800a39d
 800a388:	0800a39d 	.word	0x0800a39d
 800a38c:	0800a3c5 	.word	0x0800a3c5
 800a390:	0800a3c5 	.word	0x0800a3c5
 800a394:	0800a39d 	.word	0x0800a39d
 800a398:	0800a429 	.word	0x0800a429
    case 0x08: /* Note Off */
    case 0x09: /* Note On */
    case 0x0A: /* Poly Aftertouch */
    case 0x0B: /* Control Change */
    case 0x0E: /* Pitch Bend */
      out->len = 3U;
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	2203      	movs	r2, #3
 800a3a0:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	3301      	adds	r3, #1
 800a3a6:	781a      	ldrb	r2, [r3, #0]
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	3302      	adds	r3, #2
 800a3b0:	781a      	ldrb	r2, [r3, #0]
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	705a      	strb	r2, [r3, #1]
      out->data[2] = pkt[3];
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	3303      	adds	r3, #3
 800a3ba:	781a      	ldrb	r2, [r3, #0]
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	709a      	strb	r2, [r3, #2]
      return true;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	e056      	b.n	800a472 <usb_midi_decode_packet+0x13e>

    case 0x0C: /* Program Change */
    case 0x0D: /* Channel Pressure */
      out->len = 2U;
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	2202      	movs	r2, #2
 800a3c8:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	3301      	adds	r3, #1
 800a3ce:	781a      	ldrb	r2, [r3, #0]
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	3302      	adds	r3, #2
 800a3d8:	781a      	ldrb	r2, [r3, #0]
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	705a      	strb	r2, [r3, #1]
      return true;
 800a3de:	2301      	movs	r3, #1
 800a3e0:	e047      	b.n	800a472 <usb_midi_decode_packet+0x13e>

    case 0x02: /* System Common 2 bytes (MTC Quarter Frame / Song Select) */
      out->len = 2U;
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	2202      	movs	r2, #2
 800a3e6:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	3301      	adds	r3, #1
 800a3ec:	781a      	ldrb	r2, [r3, #0]
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	3302      	adds	r3, #2
 800a3f6:	781a      	ldrb	r2, [r3, #0]
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	705a      	strb	r2, [r3, #1]
      return true;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	e038      	b.n	800a472 <usb_midi_decode_packet+0x13e>

    case 0x03: /* System Common 3 bytes (Song Position Pointer) */
      out->len = 3U;
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	2203      	movs	r2, #3
 800a404:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	3301      	adds	r3, #1
 800a40a:	781a      	ldrb	r2, [r3, #0]
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	3302      	adds	r3, #2
 800a414:	781a      	ldrb	r2, [r3, #0]
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	705a      	strb	r2, [r3, #1]
      out->data[2] = pkt[3];
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	3303      	adds	r3, #3
 800a41e:	781a      	ldrb	r2, [r3, #0]
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	709a      	strb	r2, [r3, #2]
      return true;
 800a424:	2301      	movs	r3, #1
 800a426:	e024      	b.n	800a472 <usb_midi_decode_packet+0x13e>

    case 0x0F: /* Single-byte real-time */
      switch (pkt[1]) {
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	3301      	adds	r3, #1
 800a42c:	781b      	ldrb	r3, [r3, #0]
 800a42e:	3bf8      	subs	r3, #248	; 0xf8
 800a430:	2b07      	cmp	r3, #7
 800a432:	bf8c      	ite	hi
 800a434:	2201      	movhi	r2, #1
 800a436:	2200      	movls	r2, #0
 800a438:	b2d2      	uxtb	r2, r2
 800a43a:	2a00      	cmp	r2, #0
 800a43c:	d115      	bne.n	800a46a <usb_midi_decode_packet+0x136>
 800a43e:	22dd      	movs	r2, #221	; 0xdd
 800a440:	fa22 f303 	lsr.w	r3, r2, r3
 800a444:	f003 0301 	and.w	r3, r3, #1
 800a448:	2b00      	cmp	r3, #0
 800a44a:	bf14      	ite	ne
 800a44c:	2301      	movne	r3, #1
 800a44e:	2300      	moveq	r3, #0
 800a450:	b2db      	uxtb	r3, r3
 800a452:	2b00      	cmp	r3, #0
 800a454:	d009      	beq.n	800a46a <usb_midi_decode_packet+0x136>
        case 0xFA: /* Start */
        case 0xFB: /* Continue */
        case 0xFC: /* Stop */
        case 0xFE: /* Active Sensing */
        case 0xFF: /* System Reset */
          out->len = 1U;
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	2201      	movs	r2, #1
 800a45a:	70da      	strb	r2, [r3, #3]
          out->data[0] = pkt[1];
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	3301      	adds	r3, #1
 800a460:	781a      	ldrb	r2, [r3, #0]
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	701a      	strb	r2, [r3, #0]
          return true;
 800a466:	2301      	movs	r3, #1
 800a468:	e003      	b.n	800a472 <usb_midi_decode_packet+0x13e>
        default:
          return false;
 800a46a:	2300      	movs	r3, #0
 800a46c:	e001      	b.n	800a472 <usb_midi_decode_packet+0x13e>
      }
      break;

    default:
      break;
 800a46e:	bf00      	nop
  }

  return false;
 800a470:	2300      	movs	r3, #0
}
 800a472:	4618      	mov	r0, r3
 800a474:	3714      	adds	r7, #20
 800a476:	46bd      	mov	sp, r7
 800a478:	bc80      	pop	{r7}
 800a47a:	4770      	bx	lr

0800a47c <midi_dispatch_rx_message>:

static void midi_dispatch_rx_message(const midi_msg_t *msg) {
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b082      	sub	sp, #8
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  midi_internal_receive(msg->data, msg->len);
 800a484:	687a      	ldr	r2, [r7, #4]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	78db      	ldrb	r3, [r3, #3]
 800a48a:	4619      	mov	r1, r3
 800a48c:	4610      	mov	r0, r2
 800a48e:	f7ff fcf5 	bl	8009e7c <midi_internal_receive>

  if ((midi_rx_dest == MIDI_DEST_UART) || (midi_rx_dest == MIDI_DEST_BOTH)) {
 800a492:	4b09      	ldr	r3, [pc, #36]	; (800a4b8 <midi_dispatch_rx_message+0x3c>)
 800a494:	781b      	ldrb	r3, [r3, #0]
 800a496:	2b01      	cmp	r3, #1
 800a498:	d003      	beq.n	800a4a2 <midi_dispatch_rx_message+0x26>
 800a49a:	4b07      	ldr	r3, [pc, #28]	; (800a4b8 <midi_dispatch_rx_message+0x3c>)
 800a49c:	781b      	ldrb	r3, [r3, #0]
 800a49e:	2b03      	cmp	r3, #3
 800a4a0:	d106      	bne.n	800a4b0 <midi_dispatch_rx_message+0x34>
    send_uart(msg->data, msg->len);
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	78db      	ldrb	r3, [r3, #3]
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	4610      	mov	r0, r2
 800a4ac:	f7ff fef2 	bl	800a294 <send_uart>
  }
}
 800a4b0:	bf00      	nop
 800a4b2:	3708      	adds	r7, #8
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}
 800a4b8:	24000000 	.word	0x24000000

0800a4bc <midi_process_usb_rx>:

static void midi_process_usb_rx(void) {
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b086      	sub	sp, #24
 800a4c0:	af00      	add	r7, sp, #0
  const uint32_t max_burst = 16U;
 800a4c2:	2310      	movs	r3, #16
 800a4c4:	613b      	str	r3, [r7, #16]
  uint32_t processed = 0U;
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	617b      	str	r3, [r7, #20]
  msg_t raw;

  while ((processed < max_burst) &&
 800a4ca:	e030      	b.n	800a52e <midi_process_usb_rx+0x72>
         (chMBFetchTimeout(&midi_usb_rx_mb, &raw, TIME_IMMEDIATE) == MSG_OK)) {
    osalSysLock();
 800a4cc:	f7ff fca2 	bl	8009e14 <osalSysLock>
    midi_usb_rx_queue_decrement();
 800a4d0:	f7ff fd30 	bl	8009f34 <midi_usb_rx_queue_decrement>
    osalSysUnlock();
 800a4d4:	f7ff fca4 	bl	8009e20 <osalSysUnlock>

    uint8_t pkt[4];
    pkt[0] = (uint8_t)((raw >> 24) & 0xFF);
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	161b      	asrs	r3, r3, #24
 800a4dc:	b2db      	uxtb	r3, r3
 800a4de:	723b      	strb	r3, [r7, #8]
    pkt[1] = (uint8_t)((raw >> 16) & 0xFF);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	141b      	asrs	r3, r3, #16
 800a4e4:	b2db      	uxtb	r3, r3
 800a4e6:	727b      	strb	r3, [r7, #9]
    pkt[2] = (uint8_t)((raw >> 8)  & 0xFF);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	121b      	asrs	r3, r3, #8
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	72bb      	strb	r3, [r7, #10]
    pkt[3] = (uint8_t)( raw        & 0xFF);
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	b2db      	uxtb	r3, r3
 800a4f4:	72fb      	strb	r3, [r7, #11]

    midi_msg_t msg;
    if (usb_midi_decode_packet(pkt, &msg)) {
 800a4f6:	1d3a      	adds	r2, r7, #4
 800a4f8:	f107 0308 	add.w	r3, r7, #8
 800a4fc:	4611      	mov	r1, r2
 800a4fe:	4618      	mov	r0, r3
 800a500:	f7ff ff18 	bl	800a334 <usb_midi_decode_packet>
 800a504:	4603      	mov	r3, r0
 800a506:	2b00      	cmp	r3, #0
 800a508:	d009      	beq.n	800a51e <midi_process_usb_rx+0x62>
      midi_dispatch_rx_message(&msg);
 800a50a:	1d3b      	adds	r3, r7, #4
 800a50c:	4618      	mov	r0, r3
 800a50e:	f7ff ffb5 	bl	800a47c <midi_dispatch_rx_message>
      midi_rx_stats.usb_rx_decoded++;
 800a512:	4b10      	ldr	r3, [pc, #64]	; (800a554 <midi_process_usb_rx+0x98>)
 800a514:	689b      	ldr	r3, [r3, #8]
 800a516:	3301      	adds	r3, #1
 800a518:	4a0e      	ldr	r2, [pc, #56]	; (800a554 <midi_process_usb_rx+0x98>)
 800a51a:	6093      	str	r3, [r2, #8]
 800a51c:	e004      	b.n	800a528 <midi_process_usb_rx+0x6c>
    } else {
      midi_rx_stats.usb_rx_ignored++;
 800a51e:	4b0d      	ldr	r3, [pc, #52]	; (800a554 <midi_process_usb_rx+0x98>)
 800a520:	68db      	ldr	r3, [r3, #12]
 800a522:	3301      	adds	r3, #1
 800a524:	4a0b      	ldr	r2, [pc, #44]	; (800a554 <midi_process_usb_rx+0x98>)
 800a526:	60d3      	str	r3, [r2, #12]
    }

    processed++;
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	3301      	adds	r3, #1
 800a52c:	617b      	str	r3, [r7, #20]
  while ((processed < max_burst) &&
 800a52e:	697a      	ldr	r2, [r7, #20]
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	429a      	cmp	r2, r3
 800a534:	d209      	bcs.n	800a54a <midi_process_usb_rx+0x8e>
         (chMBFetchTimeout(&midi_usb_rx_mb, &raw, TIME_IMMEDIATE) == MSG_OK)) {
 800a536:	f107 030c 	add.w	r3, r7, #12
 800a53a:	2200      	movs	r2, #0
 800a53c:	4619      	mov	r1, r3
 800a53e:	4806      	ldr	r0, [pc, #24]	; (800a558 <midi_process_usb_rx+0x9c>)
 800a540:	f7fe fcb7 	bl	8008eb2 <chMBFetchTimeout>
 800a544:	4603      	mov	r3, r0
  while ((processed < max_burst) &&
 800a546:	2b00      	cmp	r3, #0
 800a548:	d0c0      	beq.n	800a4cc <midi_process_usb_rx+0x10>
  }
}
 800a54a:	bf00      	nop
 800a54c:	3718      	adds	r7, #24
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}
 800a552:	bf00      	nop
 800a554:	24001e9c 	.word	0x24001e9c
 800a558:	24001c38 	.word	0x24001c38

0800a55c <send_usb>:
 * - Pour les **Notes** : tentative immdiate (sans attente active), sinon agrgation.
 *
 * @param msg Pointeur vers le message MIDI (status + data).
 * @param len Taille du message en octets (1  3 selon le type).
 */
static void send_usb(const uint8_t *msg, size_t len) {
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b088      	sub	sp, #32
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
 800a564:	6039      	str	r1, [r7, #0]
  uint8_t packet[4]={0,0,0,0};
 800a566:	2300      	movs	r3, #0
 800a568:	60bb      	str	r3, [r7, #8]
  const uint8_t st = msg[0];
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	781b      	ldrb	r3, [r3, #0]
 800a56e:	77bb      	strb	r3, [r7, #30]
  const uint8_t cable = (uint8_t)(MIDI_USB_CABLE<<4);
 800a570:	2300      	movs	r3, #0
 800a572:	777b      	strb	r3, [r7, #29]

  bool is_note=false;
 800a574:	2300      	movs	r3, #0
 800a576:	77fb      	strb	r3, [r7, #31]

  /* Channel Voice */
  if ((st & 0xF0)==0x80 && len>=3){ packet[0]=cable|0x08; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; is_note=true; }
 800a578:	7fbb      	ldrb	r3, [r7, #30]
 800a57a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a57e:	2b80      	cmp	r3, #128	; 0x80
 800a580:	d115      	bne.n	800a5ae <send_usb+0x52>
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	2b02      	cmp	r3, #2
 800a586:	d912      	bls.n	800a5ae <send_usb+0x52>
 800a588:	7f7b      	ldrb	r3, [r7, #29]
 800a58a:	f043 0308 	orr.w	r3, r3, #8
 800a58e:	b2db      	uxtb	r3, r3
 800a590:	723b      	strb	r3, [r7, #8]
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	727b      	strb	r3, [r7, #9]
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	3301      	adds	r3, #1
 800a59c:	781b      	ldrb	r3, [r3, #0]
 800a59e:	72bb      	strb	r3, [r7, #10]
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	3302      	adds	r3, #2
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	72fb      	strb	r3, [r7, #11]
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	77fb      	strb	r3, [r7, #31]
 800a5ac:	e178      	b.n	800a8a0 <send_usb+0x344>
  else if ((st & 0xF0)==0x90 && len>=3){ packet[0]=cable|0x09; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; is_note=true; }
 800a5ae:	7fbb      	ldrb	r3, [r7, #30]
 800a5b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a5b4:	2b90      	cmp	r3, #144	; 0x90
 800a5b6:	d115      	bne.n	800a5e4 <send_usb+0x88>
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	2b02      	cmp	r3, #2
 800a5bc:	d912      	bls.n	800a5e4 <send_usb+0x88>
 800a5be:	7f7b      	ldrb	r3, [r7, #29]
 800a5c0:	f043 0309 	orr.w	r3, r3, #9
 800a5c4:	b2db      	uxtb	r3, r3
 800a5c6:	723b      	strb	r3, [r7, #8]
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	781b      	ldrb	r3, [r3, #0]
 800a5cc:	727b      	strb	r3, [r7, #9]
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	3301      	adds	r3, #1
 800a5d2:	781b      	ldrb	r3, [r3, #0]
 800a5d4:	72bb      	strb	r3, [r7, #10]
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	3302      	adds	r3, #2
 800a5da:	781b      	ldrb	r3, [r3, #0]
 800a5dc:	72fb      	strb	r3, [r7, #11]
 800a5de:	2301      	movs	r3, #1
 800a5e0:	77fb      	strb	r3, [r7, #31]
 800a5e2:	e15d      	b.n	800a8a0 <send_usb+0x344>
  else if ((st & 0xF0)==0xA0 && len>=3){ packet[0]=cable|0x0A; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 800a5e4:	7fbb      	ldrb	r3, [r7, #30]
 800a5e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a5ea:	2ba0      	cmp	r3, #160	; 0xa0
 800a5ec:	d113      	bne.n	800a616 <send_usb+0xba>
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	2b02      	cmp	r3, #2
 800a5f2:	d910      	bls.n	800a616 <send_usb+0xba>
 800a5f4:	7f7b      	ldrb	r3, [r7, #29]
 800a5f6:	f043 030a 	orr.w	r3, r3, #10
 800a5fa:	b2db      	uxtb	r3, r3
 800a5fc:	723b      	strb	r3, [r7, #8]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	781b      	ldrb	r3, [r3, #0]
 800a602:	727b      	strb	r3, [r7, #9]
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	3301      	adds	r3, #1
 800a608:	781b      	ldrb	r3, [r3, #0]
 800a60a:	72bb      	strb	r3, [r7, #10]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	3302      	adds	r3, #2
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	72fb      	strb	r3, [r7, #11]
 800a614:	e144      	b.n	800a8a0 <send_usb+0x344>
  else if ((st & 0xF0)==0xB0 && len>=3){ packet[0]=cable|0x0B; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 800a616:	7fbb      	ldrb	r3, [r7, #30]
 800a618:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a61c:	2bb0      	cmp	r3, #176	; 0xb0
 800a61e:	d113      	bne.n	800a648 <send_usb+0xec>
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	2b02      	cmp	r3, #2
 800a624:	d910      	bls.n	800a648 <send_usb+0xec>
 800a626:	7f7b      	ldrb	r3, [r7, #29]
 800a628:	f043 030b 	orr.w	r3, r3, #11
 800a62c:	b2db      	uxtb	r3, r3
 800a62e:	723b      	strb	r3, [r7, #8]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	781b      	ldrb	r3, [r3, #0]
 800a634:	727b      	strb	r3, [r7, #9]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	3301      	adds	r3, #1
 800a63a:	781b      	ldrb	r3, [r3, #0]
 800a63c:	72bb      	strb	r3, [r7, #10]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	3302      	adds	r3, #2
 800a642:	781b      	ldrb	r3, [r3, #0]
 800a644:	72fb      	strb	r3, [r7, #11]
 800a646:	e12b      	b.n	800a8a0 <send_usb+0x344>
  else if ((st & 0xF0)==0xE0 && len>=3){ packet[0]=cable|0x0E; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=msg[2]; }
 800a648:	7fbb      	ldrb	r3, [r7, #30]
 800a64a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a64e:	2be0      	cmp	r3, #224	; 0xe0
 800a650:	d113      	bne.n	800a67a <send_usb+0x11e>
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	2b02      	cmp	r3, #2
 800a656:	d910      	bls.n	800a67a <send_usb+0x11e>
 800a658:	7f7b      	ldrb	r3, [r7, #29]
 800a65a:	f043 030e 	orr.w	r3, r3, #14
 800a65e:	b2db      	uxtb	r3, r3
 800a660:	723b      	strb	r3, [r7, #8]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	781b      	ldrb	r3, [r3, #0]
 800a666:	727b      	strb	r3, [r7, #9]
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	3301      	adds	r3, #1
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	72bb      	strb	r3, [r7, #10]
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	3302      	adds	r3, #2
 800a674:	781b      	ldrb	r3, [r3, #0]
 800a676:	72fb      	strb	r3, [r7, #11]
 800a678:	e112      	b.n	800a8a0 <send_usb+0x344>
  else if ((st & 0xF0)==0xC0 && len>=2){ packet[0]=cable|0x0C; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=0; }
 800a67a:	7fbb      	ldrb	r3, [r7, #30]
 800a67c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a680:	2bc0      	cmp	r3, #192	; 0xc0
 800a682:	d111      	bne.n	800a6a8 <send_usb+0x14c>
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	2b01      	cmp	r3, #1
 800a688:	d90e      	bls.n	800a6a8 <send_usb+0x14c>
 800a68a:	7f7b      	ldrb	r3, [r7, #29]
 800a68c:	f043 030c 	orr.w	r3, r3, #12
 800a690:	b2db      	uxtb	r3, r3
 800a692:	723b      	strb	r3, [r7, #8]
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	781b      	ldrb	r3, [r3, #0]
 800a698:	727b      	strb	r3, [r7, #9]
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	3301      	adds	r3, #1
 800a69e:	781b      	ldrb	r3, [r3, #0]
 800a6a0:	72bb      	strb	r3, [r7, #10]
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	72fb      	strb	r3, [r7, #11]
 800a6a6:	e0fb      	b.n	800a8a0 <send_usb+0x344>
  else if ((st & 0xF0)==0xD0 && len>=2){ packet[0]=cable|0x0D; packet[1]=msg[0]; packet[2]=msg[1]; packet[3]=0; }
 800a6a8:	7fbb      	ldrb	r3, [r7, #30]
 800a6aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a6ae:	2bd0      	cmp	r3, #208	; 0xd0
 800a6b0:	d111      	bne.n	800a6d6 <send_usb+0x17a>
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	2b01      	cmp	r3, #1
 800a6b6:	d90e      	bls.n	800a6d6 <send_usb+0x17a>
 800a6b8:	7f7b      	ldrb	r3, [r7, #29]
 800a6ba:	f043 030d 	orr.w	r3, r3, #13
 800a6be:	b2db      	uxtb	r3, r3
 800a6c0:	723b      	strb	r3, [r7, #8]
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	781b      	ldrb	r3, [r3, #0]
 800a6c6:	727b      	strb	r3, [r7, #9]
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	781b      	ldrb	r3, [r3, #0]
 800a6ce:	72bb      	strb	r3, [r7, #10]
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	72fb      	strb	r3, [r7, #11]
 800a6d4:	e0e4      	b.n	800a8a0 <send_usb+0x344>

  /* System Common */
  else if (st==0xF1 && len>=2){ packet[0]=cable|0x02; packet[1]=0xF1; packet[2]=msg[1]; }
 800a6d6:	7fbb      	ldrb	r3, [r7, #30]
 800a6d8:	2bf1      	cmp	r3, #241	; 0xf1
 800a6da:	d10e      	bne.n	800a6fa <send_usb+0x19e>
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	2b01      	cmp	r3, #1
 800a6e0:	d90b      	bls.n	800a6fa <send_usb+0x19e>
 800a6e2:	7f7b      	ldrb	r3, [r7, #29]
 800a6e4:	f043 0302 	orr.w	r3, r3, #2
 800a6e8:	b2db      	uxtb	r3, r3
 800a6ea:	723b      	strb	r3, [r7, #8]
 800a6ec:	23f1      	movs	r3, #241	; 0xf1
 800a6ee:	727b      	strb	r3, [r7, #9]
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	72bb      	strb	r3, [r7, #10]
 800a6f8:	e0d2      	b.n	800a8a0 <send_usb+0x344>
  else if (st==0xF2 && len>=3){ packet[0]=cable|0x03; packet[1]=0xF2; packet[2]=msg[1]; packet[3]=msg[2]; }
 800a6fa:	7fbb      	ldrb	r3, [r7, #30]
 800a6fc:	2bf2      	cmp	r3, #242	; 0xf2
 800a6fe:	d112      	bne.n	800a726 <send_usb+0x1ca>
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	2b02      	cmp	r3, #2
 800a704:	d90f      	bls.n	800a726 <send_usb+0x1ca>
 800a706:	7f7b      	ldrb	r3, [r7, #29]
 800a708:	f043 0303 	orr.w	r3, r3, #3
 800a70c:	b2db      	uxtb	r3, r3
 800a70e:	723b      	strb	r3, [r7, #8]
 800a710:	23f2      	movs	r3, #242	; 0xf2
 800a712:	727b      	strb	r3, [r7, #9]
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	3301      	adds	r3, #1
 800a718:	781b      	ldrb	r3, [r3, #0]
 800a71a:	72bb      	strb	r3, [r7, #10]
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	3302      	adds	r3, #2
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	72fb      	strb	r3, [r7, #11]
 800a724:	e0bc      	b.n	800a8a0 <send_usb+0x344>
  else if (st==0xF3 && len>=2){ packet[0]=cable|0x02; packet[1]=0xF3; packet[2]=msg[1]; }
 800a726:	7fbb      	ldrb	r3, [r7, #30]
 800a728:	2bf3      	cmp	r3, #243	; 0xf3
 800a72a:	d10e      	bne.n	800a74a <send_usb+0x1ee>
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	2b01      	cmp	r3, #1
 800a730:	d90b      	bls.n	800a74a <send_usb+0x1ee>
 800a732:	7f7b      	ldrb	r3, [r7, #29]
 800a734:	f043 0302 	orr.w	r3, r3, #2
 800a738:	b2db      	uxtb	r3, r3
 800a73a:	723b      	strb	r3, [r7, #8]
 800a73c:	23f3      	movs	r3, #243	; 0xf3
 800a73e:	727b      	strb	r3, [r7, #9]
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	3301      	adds	r3, #1
 800a744:	781b      	ldrb	r3, [r3, #0]
 800a746:	72bb      	strb	r3, [r7, #10]
 800a748:	e0aa      	b.n	800a8a0 <send_usb+0x344>
  else if (st==0xF6){          packet[0]=cable|0x0F; packet[1]=0xF6; }
 800a74a:	7fbb      	ldrb	r3, [r7, #30]
 800a74c:	2bf6      	cmp	r3, #246	; 0xf6
 800a74e:	d107      	bne.n	800a760 <send_usb+0x204>
 800a750:	7f7b      	ldrb	r3, [r7, #29]
 800a752:	f043 030f 	orr.w	r3, r3, #15
 800a756:	b2db      	uxtb	r3, r3
 800a758:	723b      	strb	r3, [r7, #8]
 800a75a:	23f6      	movs	r3, #246	; 0xf6
 800a75c:	727b      	strb	r3, [r7, #9]
 800a75e:	e09f      	b.n	800a8a0 <send_usb+0x344>

  /* Realtime */
  else if (st>=0xF8){
 800a760:	7fbb      	ldrb	r3, [r7, #30]
 800a762:	2bf7      	cmp	r3, #247	; 0xf7
 800a764:	d97d      	bls.n	800a862 <send_usb+0x306>
    packet[0]=cable|0x0F; packet[1]=st;
 800a766:	7f7b      	ldrb	r3, [r7, #29]
 800a768:	f043 030f 	orr.w	r3, r3, #15
 800a76c:	b2db      	uxtb	r3, r3
 800a76e:	723b      	strb	r3, [r7, #8]
 800a770:	7fbb      	ldrb	r3, [r7, #30]
 800a772:	727b      	strb	r3, [r7, #9]

    if (st==0xF8){
 800a774:	7fbb      	ldrb	r3, [r7, #30]
 800a776:	2bf8      	cmp	r3, #248	; 0xf8
 800a778:	d127      	bne.n	800a7ca <send_usb+0x26e>
      if (midi_usb_ready() && chBSemWaitTimeout(&tx_sem, TIME_IMMEDIATE)==MSG_OK){
 800a77a:	f7ff fb63 	bl	8009e44 <midi_usb_ready>
 800a77e:	4603      	mov	r3, r0
 800a780:	2b00      	cmp	r3, #0
 800a782:	d012      	beq.n	800a7aa <send_usb+0x24e>
 800a784:	2100      	movs	r1, #0
 800a786:	485d      	ldr	r0, [pc, #372]	; (800a8fc <send_usb+0x3a0>)
 800a788:	f7ff fb35 	bl	8009df6 <chBSemWaitTimeout>
 800a78c:	4603      	mov	r3, r0
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d10b      	bne.n	800a7aa <send_usb+0x24e>
        midi_usb_start_tx(packet, 4);
 800a792:	f107 0308 	add.w	r3, r7, #8
 800a796:	2104      	movs	r1, #4
 800a798:	4618      	mov	r0, r3
 800a79a:	f7ff fbdd 	bl	8009f58 <midi_usb_start_tx>
        midi_tx_stats.tx_sent_immediate++;
 800a79e:	4b58      	ldr	r3, [pc, #352]	; (800a900 <send_usb+0x3a4>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	3301      	adds	r3, #1
 800a7a4:	4a56      	ldr	r2, [pc, #344]	; (800a900 <send_usb+0x3a4>)
 800a7a6:	6013      	str	r3, [r2, #0]
      } else {
        msg_t m=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
        post_mb_or_drop(m,false);
      }
      return;
 800a7a8:	e0a4      	b.n	800a8f4 <send_usb+0x398>
        msg_t m=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
 800a7aa:	7a3b      	ldrb	r3, [r7, #8]
 800a7ac:	061a      	lsls	r2, r3, #24
 800a7ae:	7a7b      	ldrb	r3, [r7, #9]
 800a7b0:	041b      	lsls	r3, r3, #16
 800a7b2:	431a      	orrs	r2, r3
 800a7b4:	7abb      	ldrb	r3, [r7, #10]
 800a7b6:	021b      	lsls	r3, r3, #8
 800a7b8:	4313      	orrs	r3, r2
 800a7ba:	7afa      	ldrb	r2, [r7, #11]
 800a7bc:	4313      	orrs	r3, r2
 800a7be:	613b      	str	r3, [r7, #16]
        post_mb_or_drop(m,false);
 800a7c0:	2100      	movs	r1, #0
 800a7c2:	6938      	ldr	r0, [r7, #16]
 800a7c4:	f7ff fd78 	bl	800a2b8 <post_mb_or_drop>
      return;
 800a7c8:	e094      	b.n	800a8f4 <send_usb+0x398>
    }

    if (st==0xFA || st==0xFB || st==0xFC || st==0xFE || st==0xFF){
 800a7ca:	7fbb      	ldrb	r3, [r7, #30]
 800a7cc:	2bfa      	cmp	r3, #250	; 0xfa
 800a7ce:	d00b      	beq.n	800a7e8 <send_usb+0x28c>
 800a7d0:	7fbb      	ldrb	r3, [r7, #30]
 800a7d2:	2bfb      	cmp	r3, #251	; 0xfb
 800a7d4:	d008      	beq.n	800a7e8 <send_usb+0x28c>
 800a7d6:	7fbb      	ldrb	r3, [r7, #30]
 800a7d8:	2bfc      	cmp	r3, #252	; 0xfc
 800a7da:	d005      	beq.n	800a7e8 <send_usb+0x28c>
 800a7dc:	7fbb      	ldrb	r3, [r7, #30]
 800a7de:	2bfe      	cmp	r3, #254	; 0xfe
 800a7e0:	d002      	beq.n	800a7e8 <send_usb+0x28c>
 800a7e2:	7fbb      	ldrb	r3, [r7, #30]
 800a7e4:	2bff      	cmp	r3, #255	; 0xff
 800a7e6:	d12c      	bne.n	800a842 <send_usb+0x2e6>
      if (midi_usb_ready() && chBSemWaitTimeout(&tx_sem, TIME_IMMEDIATE)==MSG_OK){
 800a7e8:	f7ff fb2c 	bl	8009e44 <midi_usb_ready>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d012      	beq.n	800a818 <send_usb+0x2bc>
 800a7f2:	2100      	movs	r1, #0
 800a7f4:	4841      	ldr	r0, [pc, #260]	; (800a8fc <send_usb+0x3a0>)
 800a7f6:	f7ff fafe 	bl	8009df6 <chBSemWaitTimeout>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d10b      	bne.n	800a818 <send_usb+0x2bc>
        midi_usb_start_tx(packet, 4);
 800a800:	f107 0308 	add.w	r3, r7, #8
 800a804:	2104      	movs	r1, #4
 800a806:	4618      	mov	r0, r3
 800a808:	f7ff fba6 	bl	8009f58 <midi_usb_start_tx>
        midi_tx_stats.tx_sent_immediate++;
 800a80c:	4b3c      	ldr	r3, [pc, #240]	; (800a900 <send_usb+0x3a4>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	3301      	adds	r3, #1
 800a812:	4a3b      	ldr	r2, [pc, #236]	; (800a900 <send_usb+0x3a4>)
 800a814:	6013      	str	r3, [r2, #0]
      } else {
        midi_tx_stats.rt_other_enq_fallback++;
        msg_t m=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
        post_mb_or_drop(m,true);
      }
      return;
 800a816:	e06d      	b.n	800a8f4 <send_usb+0x398>
        midi_tx_stats.rt_other_enq_fallback++;
 800a818:	4b39      	ldr	r3, [pc, #228]	; (800a900 <send_usb+0x3a4>)
 800a81a:	691b      	ldr	r3, [r3, #16]
 800a81c:	3301      	adds	r3, #1
 800a81e:	4a38      	ldr	r2, [pc, #224]	; (800a900 <send_usb+0x3a4>)
 800a820:	6113      	str	r3, [r2, #16]
        msg_t m=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
 800a822:	7a3b      	ldrb	r3, [r7, #8]
 800a824:	061a      	lsls	r2, r3, #24
 800a826:	7a7b      	ldrb	r3, [r7, #9]
 800a828:	041b      	lsls	r3, r3, #16
 800a82a:	431a      	orrs	r2, r3
 800a82c:	7abb      	ldrb	r3, [r7, #10]
 800a82e:	021b      	lsls	r3, r3, #8
 800a830:	4313      	orrs	r3, r2
 800a832:	7afa      	ldrb	r2, [r7, #11]
 800a834:	4313      	orrs	r3, r2
 800a836:	617b      	str	r3, [r7, #20]
        post_mb_or_drop(m,true);
 800a838:	2101      	movs	r1, #1
 800a83a:	6978      	ldr	r0, [r7, #20]
 800a83c:	f7ff fd3c 	bl	800a2b8 <post_mb_or_drop>
      return;
 800a840:	e058      	b.n	800a8f4 <send_usb+0x398>
    }

    msg_t m3=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
 800a842:	7a3b      	ldrb	r3, [r7, #8]
 800a844:	061a      	lsls	r2, r3, #24
 800a846:	7a7b      	ldrb	r3, [r7, #9]
 800a848:	041b      	lsls	r3, r3, #16
 800a84a:	431a      	orrs	r2, r3
 800a84c:	7abb      	ldrb	r3, [r7, #10]
 800a84e:	021b      	lsls	r3, r3, #8
 800a850:	4313      	orrs	r3, r2
 800a852:	7afa      	ldrb	r2, [r7, #11]
 800a854:	4313      	orrs	r3, r2
 800a856:	61bb      	str	r3, [r7, #24]
    post_mb_or_drop(m3,false);
 800a858:	2100      	movs	r1, #0
 800a85a:	69b8      	ldr	r0, [r7, #24]
 800a85c:	f7ff fd2c 	bl	800a2b8 <post_mb_or_drop>
    return;
 800a860:	e048      	b.n	800a8f4 <send_usb+0x398>
  }

  else { packet[0]=cable|0x0F; packet[1]=len>0?msg[0]:0; packet[2]=len>1?msg[1]:0; packet[3]=len>2?msg[2]:0; }
 800a862:	7f7b      	ldrb	r3, [r7, #29]
 800a864:	f043 030f 	orr.w	r3, r3, #15
 800a868:	b2db      	uxtb	r3, r3
 800a86a:	723b      	strb	r3, [r7, #8]
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d002      	beq.n	800a878 <send_usb+0x31c>
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	781b      	ldrb	r3, [r3, #0]
 800a876:	e000      	b.n	800a87a <send_usb+0x31e>
 800a878:	2300      	movs	r3, #0
 800a87a:	727b      	strb	r3, [r7, #9]
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	2b01      	cmp	r3, #1
 800a880:	d903      	bls.n	800a88a <send_usb+0x32e>
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	3301      	adds	r3, #1
 800a886:	781b      	ldrb	r3, [r3, #0]
 800a888:	e000      	b.n	800a88c <send_usb+0x330>
 800a88a:	2300      	movs	r3, #0
 800a88c:	72bb      	strb	r3, [r7, #10]
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	2b02      	cmp	r3, #2
 800a892:	d903      	bls.n	800a89c <send_usb+0x340>
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	3302      	adds	r3, #2
 800a898:	781b      	ldrb	r3, [r3, #0]
 800a89a:	e000      	b.n	800a89e <send_usb+0x342>
 800a89c:	2300      	movs	r3, #0
 800a89e:	72fb      	strb	r3, [r7, #11]

  if (is_note){
 800a8a0:	7ffb      	ldrb	r3, [r7, #31]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d017      	beq.n	800a8d6 <send_usb+0x37a>
    if (midi_usb_ready() && chBSemWaitTimeout(&tx_sem, TIME_IMMEDIATE)==MSG_OK){
 800a8a6:	f7ff facd 	bl	8009e44 <midi_usb_ready>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d012      	beq.n	800a8d6 <send_usb+0x37a>
 800a8b0:	2100      	movs	r1, #0
 800a8b2:	4812      	ldr	r0, [pc, #72]	; (800a8fc <send_usb+0x3a0>)
 800a8b4:	f7ff fa9f 	bl	8009df6 <chBSemWaitTimeout>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d10b      	bne.n	800a8d6 <send_usb+0x37a>
      midi_usb_start_tx(packet, 4);
 800a8be:	f107 0308 	add.w	r3, r7, #8
 800a8c2:	2104      	movs	r1, #4
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	f7ff fb47 	bl	8009f58 <midi_usb_start_tx>
      midi_tx_stats.tx_sent_immediate++; return;
 800a8ca:	4b0d      	ldr	r3, [pc, #52]	; (800a900 <send_usb+0x3a4>)
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	3301      	adds	r3, #1
 800a8d0:	4a0b      	ldr	r2, [pc, #44]	; (800a900 <send_usb+0x3a4>)
 800a8d2:	6013      	str	r3, [r2, #0]
 800a8d4:	e00e      	b.n	800a8f4 <send_usb+0x398>
    }
  }

  msg_t m=((msg_t)packet[0]<<24)|((msg_t)packet[1]<<16)|((msg_t)packet[2]<<8)|packet[3];
 800a8d6:	7a3b      	ldrb	r3, [r7, #8]
 800a8d8:	061a      	lsls	r2, r3, #24
 800a8da:	7a7b      	ldrb	r3, [r7, #9]
 800a8dc:	041b      	lsls	r3, r3, #16
 800a8de:	431a      	orrs	r2, r3
 800a8e0:	7abb      	ldrb	r3, [r7, #10]
 800a8e2:	021b      	lsls	r3, r3, #8
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	7afa      	ldrb	r2, [r7, #11]
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	60fb      	str	r3, [r7, #12]
  post_mb_or_drop(m,false);
 800a8ec:	2100      	movs	r1, #0
 800a8ee:	68f8      	ldr	r0, [r7, #12]
 800a8f0:	f7ff fce2 	bl	800a2b8 <post_mb_or_drop>
}
 800a8f4:	3720      	adds	r7, #32
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
 800a8fa:	bf00      	nop
 800a8fc:	24001e68 	.word	0x24001e68
 800a900:	24001e80 	.word	0x24001e80

0800a904 <midi_send>:
 * @brief Envoie un message MIDI vers la destination choisie.
 * @param d Destination denvoi (UART, USB, ou les deux).
 * @param m Pointeur sur les octets du message MIDI.
 * @param n Longueur du message en octets.
 */
static void midi_send(midi_dest_t d, const uint8_t *m, size_t n){
 800a904:	b580      	push	{r7, lr}
 800a906:	b084      	sub	sp, #16
 800a908:	af00      	add	r7, sp, #0
 800a90a:	4603      	mov	r3, r0
 800a90c:	60b9      	str	r1, [r7, #8]
 800a90e:	607a      	str	r2, [r7, #4]
 800a910:	73fb      	strb	r3, [r7, #15]
  switch(d){
 800a912:	7bfb      	ldrb	r3, [r7, #15]
 800a914:	2b03      	cmp	r3, #3
 800a916:	d010      	beq.n	800a93a <midi_send+0x36>
 800a918:	2b03      	cmp	r3, #3
 800a91a:	dc17      	bgt.n	800a94c <midi_send+0x48>
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d002      	beq.n	800a926 <midi_send+0x22>
 800a920:	2b02      	cmp	r3, #2
 800a922:	d005      	beq.n	800a930 <midi_send+0x2c>
    case MIDI_DEST_UART: send_uart(m,n); break;
    case MIDI_DEST_USB:  send_usb(m,n);  break;
    case MIDI_DEST_BOTH: send_uart(m,n); send_usb(m,n); break;
    default: break;
 800a924:	e012      	b.n	800a94c <midi_send+0x48>
    case MIDI_DEST_UART: send_uart(m,n); break;
 800a926:	6879      	ldr	r1, [r7, #4]
 800a928:	68b8      	ldr	r0, [r7, #8]
 800a92a:	f7ff fcb3 	bl	800a294 <send_uart>
 800a92e:	e00e      	b.n	800a94e <midi_send+0x4a>
    case MIDI_DEST_USB:  send_usb(m,n);  break;
 800a930:	6879      	ldr	r1, [r7, #4]
 800a932:	68b8      	ldr	r0, [r7, #8]
 800a934:	f7ff fe12 	bl	800a55c <send_usb>
 800a938:	e009      	b.n	800a94e <midi_send+0x4a>
    case MIDI_DEST_BOTH: send_uart(m,n); send_usb(m,n); break;
 800a93a:	6879      	ldr	r1, [r7, #4]
 800a93c:	68b8      	ldr	r0, [r7, #8]
 800a93e:	f7ff fca9 	bl	800a294 <send_uart>
 800a942:	6879      	ldr	r1, [r7, #4]
 800a944:	68b8      	ldr	r0, [r7, #8]
 800a946:	f7ff fe09 	bl	800a55c <send_usb>
 800a94a:	e000      	b.n	800a94e <midi_send+0x4a>
    default: break;
 800a94c:	bf00      	nop
  }
}
 800a94e:	bf00      	nop
 800a950:	3710      	adds	r7, #16
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}

0800a956 <midi_note_on>:

/* ====================================================================== */
/*                                API MIDI                                */
/* ====================================================================== */

void midi_note_on(midi_dest_t d,uint8_t ch,uint8_t n,uint8_t v){
 800a956:	b590      	push	{r4, r7, lr}
 800a958:	b085      	sub	sp, #20
 800a95a:	af00      	add	r7, sp, #0
 800a95c:	4604      	mov	r4, r0
 800a95e:	4608      	mov	r0, r1
 800a960:	4611      	mov	r1, r2
 800a962:	461a      	mov	r2, r3
 800a964:	4623      	mov	r3, r4
 800a966:	71fb      	strb	r3, [r7, #7]
 800a968:	4603      	mov	r3, r0
 800a96a:	71bb      	strb	r3, [r7, #6]
 800a96c:	460b      	mov	r3, r1
 800a96e:	717b      	strb	r3, [r7, #5]
 800a970:	4613      	mov	r3, r2
 800a972:	713b      	strb	r3, [r7, #4]
  if ((v & 0x7F)==0){ midi_note_off(d,ch,n,0); return; }
 800a974:	793b      	ldrb	r3, [r7, #4]
 800a976:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d106      	bne.n	800a98c <midi_note_on+0x36>
 800a97e:	797a      	ldrb	r2, [r7, #5]
 800a980:	79b9      	ldrb	r1, [r7, #6]
 800a982:	79f8      	ldrb	r0, [r7, #7]
 800a984:	2300      	movs	r3, #0
 800a986:	f000 f81f 	bl	800a9c8 <midi_note_off>
 800a98a:	e01a      	b.n	800a9c2 <midi_note_on+0x6c>
  uint8_t m[3]={ (uint8_t)(0x90|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
 800a98c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800a990:	f003 030f 	and.w	r3, r3, #15
 800a994:	b25b      	sxtb	r3, r3
 800a996:	f063 036f 	orn	r3, r3, #111	; 0x6f
 800a99a:	b25b      	sxtb	r3, r3
 800a99c:	b2db      	uxtb	r3, r3
 800a99e:	733b      	strb	r3, [r7, #12]
 800a9a0:	797b      	ldrb	r3, [r7, #5]
 800a9a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a9a6:	b2db      	uxtb	r3, r3
 800a9a8:	737b      	strb	r3, [r7, #13]
 800a9aa:	793b      	ldrb	r3, [r7, #4]
 800a9ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a9b0:	b2db      	uxtb	r3, r3
 800a9b2:	73bb      	strb	r3, [r7, #14]
  midi_send(d,m,3);
 800a9b4:	f107 010c 	add.w	r1, r7, #12
 800a9b8:	79fb      	ldrb	r3, [r7, #7]
 800a9ba:	2203      	movs	r2, #3
 800a9bc:	4618      	mov	r0, r3
 800a9be:	f7ff ffa1 	bl	800a904 <midi_send>
}
 800a9c2:	3714      	adds	r7, #20
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd90      	pop	{r4, r7, pc}

0800a9c8 <midi_note_off>:

void midi_note_off(midi_dest_t d,uint8_t ch,uint8_t n,uint8_t v){
 800a9c8:	b590      	push	{r4, r7, lr}
 800a9ca:	b085      	sub	sp, #20
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	4604      	mov	r4, r0
 800a9d0:	4608      	mov	r0, r1
 800a9d2:	4611      	mov	r1, r2
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	4623      	mov	r3, r4
 800a9d8:	71fb      	strb	r3, [r7, #7]
 800a9da:	4603      	mov	r3, r0
 800a9dc:	71bb      	strb	r3, [r7, #6]
 800a9de:	460b      	mov	r3, r1
 800a9e0:	717b      	strb	r3, [r7, #5]
 800a9e2:	4613      	mov	r3, r2
 800a9e4:	713b      	strb	r3, [r7, #4]
  uint8_t m[3]={ (uint8_t)(0x80|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(v&0x7F) };
 800a9e6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800a9ea:	f003 030f 	and.w	r3, r3, #15
 800a9ee:	b25b      	sxtb	r3, r3
 800a9f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a9f4:	b25b      	sxtb	r3, r3
 800a9f6:	b2db      	uxtb	r3, r3
 800a9f8:	733b      	strb	r3, [r7, #12]
 800a9fa:	797b      	ldrb	r3, [r7, #5]
 800a9fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa00:	b2db      	uxtb	r3, r3
 800aa02:	737b      	strb	r3, [r7, #13]
 800aa04:	793b      	ldrb	r3, [r7, #4]
 800aa06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa0a:	b2db      	uxtb	r3, r3
 800aa0c:	73bb      	strb	r3, [r7, #14]
  midi_send(d,m,3);
 800aa0e:	f107 010c 	add.w	r1, r7, #12
 800aa12:	79fb      	ldrb	r3, [r7, #7]
 800aa14:	2203      	movs	r2, #3
 800aa16:	4618      	mov	r0, r3
 800aa18:	f7ff ff74 	bl	800a904 <midi_send>
}
 800aa1c:	bf00      	nop
 800aa1e:	3714      	adds	r7, #20
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd90      	pop	{r4, r7, pc}

0800aa24 <midi_poly_aftertouch>:

void midi_poly_aftertouch(midi_dest_t d,uint8_t ch,uint8_t n,uint8_t p){
 800aa24:	b590      	push	{r4, r7, lr}
 800aa26:	b085      	sub	sp, #20
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	4604      	mov	r4, r0
 800aa2c:	4608      	mov	r0, r1
 800aa2e:	4611      	mov	r1, r2
 800aa30:	461a      	mov	r2, r3
 800aa32:	4623      	mov	r3, r4
 800aa34:	71fb      	strb	r3, [r7, #7]
 800aa36:	4603      	mov	r3, r0
 800aa38:	71bb      	strb	r3, [r7, #6]
 800aa3a:	460b      	mov	r3, r1
 800aa3c:	717b      	strb	r3, [r7, #5]
 800aa3e:	4613      	mov	r3, r2
 800aa40:	713b      	strb	r3, [r7, #4]
  uint8_t m[3]={ (uint8_t)(0xA0|(ch&0x0F)), (uint8_t)(n&0x7F), (uint8_t)(p&0x7F) };
 800aa42:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800aa46:	f003 030f 	and.w	r3, r3, #15
 800aa4a:	b25b      	sxtb	r3, r3
 800aa4c:	f063 035f 	orn	r3, r3, #95	; 0x5f
 800aa50:	b25b      	sxtb	r3, r3
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	733b      	strb	r3, [r7, #12]
 800aa56:	797b      	ldrb	r3, [r7, #5]
 800aa58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	737b      	strb	r3, [r7, #13]
 800aa60:	793b      	ldrb	r3, [r7, #4]
 800aa62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa66:	b2db      	uxtb	r3, r3
 800aa68:	73bb      	strb	r3, [r7, #14]
  midi_send(d,m,3);
 800aa6a:	f107 010c 	add.w	r1, r7, #12
 800aa6e:	79fb      	ldrb	r3, [r7, #7]
 800aa70:	2203      	movs	r2, #3
 800aa72:	4618      	mov	r0, r3
 800aa74:	f7ff ff46 	bl	800a904 <midi_send>
}
 800aa78:	bf00      	nop
 800aa7a:	3714      	adds	r7, #20
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd90      	pop	{r4, r7, pc}

0800aa80 <usb_device_start>:
 * 5. Connexion du bus (activation du pull-up DP).
 *
 * @note Cette procdure est ncessaire sur certaines cartes Nucleo o
 *       la broche VBUS (PA9) nest pas connecte au contrleur OTG FS.
 */
void usb_device_start(void) {
 800aa80:	b580      	push	{r7, lr}
 800aa82:	af00      	add	r7, sp, #0
    /* 1. Dconnexion logique pour forcer une r-numration */
    usbDisconnectBus(&USBD1);
 800aa84:	4b10      	ldr	r3, [pc, #64]	; (800aac8 <usb_device_start+0x48>)
 800aa86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa8a:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 800aa8e:	4b0e      	ldr	r3, [pc, #56]	; (800aac8 <usb_device_start+0x48>)
 800aa90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa94:	f042 0202 	orr.w	r2, r2, #2
 800aa98:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
    chThdSleepMilliseconds(1500);
 800aa9c:	f643 2098 	movw	r0, #15000	; 0x3a98
 800aaa0:	f7fd fec1 	bl	8008826 <chThdSleep>

    /* 2. Dmarrage du driver avec la config USB du projet */
    usbStart(&USBD1, &usbcfg);
 800aaa4:	4909      	ldr	r1, [pc, #36]	; (800aacc <usb_device_start+0x4c>)
 800aaa6:	4808      	ldr	r0, [pc, #32]	; (800aac8 <usb_device_start+0x48>)
 800aaa8:	f7f7 fcf6 	bl	8002498 <usbStart>
        USBD1.otg->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
#endif
    }

    /* 4. Connexion logique sur le bus */
    usbConnectBus(&USBD1);
 800aaac:	4b06      	ldr	r3, [pc, #24]	; (800aac8 <usb_device_start+0x48>)
 800aaae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aab2:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 800aab6:	4b04      	ldr	r3, [pc, #16]	; (800aac8 <usb_device_start+0x48>)
 800aab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aabc:	f022 0202 	bic.w	r2, r2, #2
 800aac0:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
}
 800aac4:	bf00      	nop
 800aac6:	bd80      	pop	{r7, pc}
 800aac8:	240007c0 	.word	0x240007c0
 800aacc:	080122ec 	.word	0x080122ec

0800aad0 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	2330      	movs	r3, #48	; 0x30
 800aad8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	f383 8811 	msr	BASEPRI, r3
}
 800aae0:	bf00      	nop
}
 800aae2:	bf00      	nop
}
 800aae4:	bf00      	nop
}
 800aae6:	bf00      	nop
 800aae8:	370c      	adds	r7, #12
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bc80      	pop	{r7}
 800aaee:	4770      	bx	lr

0800aaf0 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800aaf0:	b480      	push	{r7}
 800aaf2:	b083      	sub	sp, #12
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f383 8811 	msr	BASEPRI, r3
}
 800ab00:	bf00      	nop
}
 800ab02:	bf00      	nop
}
 800ab04:	bf00      	nop
}
 800ab06:	bf00      	nop
 800ab08:	370c      	adds	r7, #12
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bc80      	pop	{r7}
 800ab0e:	4770      	bx	lr

0800ab10 <chBSemSignalI>:
 *
 * @param[in] bsp       pointer to a @p binary_semaphore_t structure
 *
 * @iclass
 */
static inline void chBSemSignalI(binary_semaphore_t *bsp) {
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b082      	sub	sp, #8
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  if (bsp->sem.cnt < (cnt_t)1) {
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	689b      	ldr	r3, [r3, #8]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	dc03      	bgt.n	800ab28 <chBSemSignalI+0x18>
    chSemSignalI(&bsp->sem);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	4618      	mov	r0, r3
 800ab24:	f7fe f816 	bl	8008b54 <chSemSignalI>
  }
}
 800ab28:	bf00      	nop
 800ab2a:	3708      	adds	r7, #8
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	bd80      	pop	{r7, pc}

0800ab30 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 800ab30:	b580      	push	{r7, lr}
 800ab32:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 800ab34:	f7ff ffcc 	bl	800aad0 <chSysLockFromISR>
}
 800ab38:	bf00      	nop
 800ab3a:	bd80      	pop	{r7, pc}

0800ab3c <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 800ab40:	f7ff ffd6 	bl	800aaf0 <chSysUnlockFromISR>
}
 800ab44:	bf00      	nop
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <usb_dcache_invalidate>:
  uintptr_t start = (uintptr_t)addr & ~(cache_line - 1U);
  uintptr_t end = (uintptr_t)addr + len;
  SCB_InvalidateDCache_by_Addr((uint32_t *)start, (int32_t)(end - start));
}
#else
static inline void usb_dcache_invalidate(void *addr, size_t len) {
 800ab48:	b480      	push	{r7}
 800ab4a:	b083      	sub	sp, #12
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
 800ab50:	6039      	str	r1, [r7, #0]
  (void)addr; (void)len;
}
 800ab52:	bf00      	nop
 800ab54:	370c      	adds	r7, #12
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bc80      	pop	{r7}
 800ab5a:	4770      	bx	lr

0800ab5c <ep1_out_cb>:
/**
 * @brief Callback OUT (EP1)  rarme la rception de paquets MIDI.
 * @param usbp Pointeur driver USB.
 * @param ep   Numro dendpoint (ignor).
 */
static void ep1_out_cb(USBDriver *usbp, usbep_t ep) {
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b084      	sub	sp, #16
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
 800ab64:	460b      	mov	r3, r1
 800ab66:	70fb      	strb	r3, [r7, #3]
  (void)ep;
  const size_t rx_size = ep1_out_state.rxsize;
 800ab68:	4b15      	ldr	r3, [pc, #84]	; (800abc0 <ep1_out_cb+0x64>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	60fb      	str	r3, [r7, #12]

  if ((rx_size == 0U) || (rx_size > sizeof rx_pkt)) {
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d002      	beq.n	800ab7a <ep1_out_cb+0x1e>
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	2b40      	cmp	r3, #64	; 0x40
 800ab78:	d910      	bls.n	800ab9c <ep1_out_cb+0x40>
    usb_midi_rx_invalid_size++;
 800ab7a:	4b12      	ldr	r3, [pc, #72]	; (800abc4 <ep1_out_cb+0x68>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	3301      	adds	r3, #1
 800ab80:	4a10      	ldr	r2, [pc, #64]	; (800abc4 <ep1_out_cb+0x68>)
 800ab82:	6013      	str	r3, [r2, #0]
    midi_rx_stats.usb_rx_drops++;
 800ab84:	4b10      	ldr	r3, [pc, #64]	; (800abc8 <ep1_out_cb+0x6c>)
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	3301      	adds	r3, #1
 800ab8a:	4a0f      	ldr	r2, [pc, #60]	; (800abc8 <ep1_out_cb+0x6c>)
 800ab8c:	6053      	str	r3, [r2, #4]
    usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 800ab8e:	2340      	movs	r3, #64	; 0x40
 800ab90:	4a0e      	ldr	r2, [pc, #56]	; (800abcc <ep1_out_cb+0x70>)
 800ab92:	2101      	movs	r1, #1
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f7f7 fcfe 	bl	8002596 <usbStartReceiveI>
    return;
 800ab9a:	e00d      	b.n	800abb8 <ep1_out_cb+0x5c>
  }

  usb_dcache_invalidate(rx_pkt, rx_size);
 800ab9c:	68f9      	ldr	r1, [r7, #12]
 800ab9e:	480b      	ldr	r0, [pc, #44]	; (800abcc <ep1_out_cb+0x70>)
 800aba0:	f7ff ffd2 	bl	800ab48 <usb_dcache_invalidate>
  midi_usb_rx_submit_from_isr(rx_pkt, rx_size);
 800aba4:	68f9      	ldr	r1, [r7, #12]
 800aba6:	4809      	ldr	r0, [pc, #36]	; (800abcc <ep1_out_cb+0x70>)
 800aba8:	f7ff f9f0 	bl	8009f8c <midi_usb_rx_submit_from_isr>
  usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 800abac:	2340      	movs	r3, #64	; 0x40
 800abae:	4a07      	ldr	r2, [pc, #28]	; (800abcc <ep1_out_cb+0x70>)
 800abb0:	2101      	movs	r1, #1
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f7f7 fcef 	bl	8002596 <usbStartReceiveI>
}
 800abb8:	3710      	adds	r7, #16
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}
 800abbe:	bf00      	nop
 800abc0:	240021b4 	.word	0x240021b4
 800abc4:	24002220 	.word	0x24002220
 800abc8:	24001e9c 	.word	0x24001e9c
 800abcc:	240021e0 	.word	0x240021e0

0800abd0 <ep2_in_cb>:
 * Appelle `chBSemSignalI()` sur le smaphore `tx_sem` dfini dans `midi.c`
 * pour rveiller le thread dmission.
 */
extern binary_semaphore_t tx_sem;   /* dfini dans midi.c */
extern binary_semaphore_t sof_sem;  /* dfini dans midi.c */
static void ep2_in_cb(USBDriver *usbp, usbep_t ep) {
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b082      	sub	sp, #8
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
 800abd8:	460b      	mov	r3, r1
 800abda:	70fb      	strb	r3, [r7, #3]
  (void)usbp; (void)ep;
  chBSemSignalI(&tx_sem);
 800abdc:	4803      	ldr	r0, [pc, #12]	; (800abec <ep2_in_cb+0x1c>)
 800abde:	f7ff ff97 	bl	800ab10 <chBSemSignalI>
}
 800abe2:	bf00      	nop
 800abe4:	3708      	adds	r7, #8
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bd80      	pop	{r7, pc}
 800abea:	bf00      	nop
 800abec:	24001e68 	.word	0x24001e68

0800abf0 <get_descriptor>:
 * @brief Slectionne et renvoie le bon descripteur USB selon le type demand.
 */
static const USBDescriptor *get_descriptor(USBDriver *usbp,
                                           uint8_t dtype,
                                           uint8_t dindex,
                                           uint16_t lang) {
 800abf0:	b480      	push	{r7}
 800abf2:	b083      	sub	sp, #12
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
 800abf8:	4608      	mov	r0, r1
 800abfa:	4611      	mov	r1, r2
 800abfc:	461a      	mov	r2, r3
 800abfe:	4603      	mov	r3, r0
 800ac00:	70fb      	strb	r3, [r7, #3]
 800ac02:	460b      	mov	r3, r1
 800ac04:	70bb      	strb	r3, [r7, #2]
 800ac06:	4613      	mov	r3, r2
 800ac08:	803b      	strh	r3, [r7, #0]
  (void)usbp; (void)lang;
  switch (dtype) {
 800ac0a:	78fb      	ldrb	r3, [r7, #3]
 800ac0c:	2b03      	cmp	r3, #3
 800ac0e:	d00a      	beq.n	800ac26 <get_descriptor+0x36>
 800ac10:	2b03      	cmp	r3, #3
 800ac12:	dc10      	bgt.n	800ac36 <get_descriptor+0x46>
 800ac14:	2b01      	cmp	r3, #1
 800ac16:	d002      	beq.n	800ac1e <get_descriptor+0x2e>
 800ac18:	2b02      	cmp	r3, #2
 800ac1a:	d002      	beq.n	800ac22 <get_descriptor+0x32>
    case USB_DESCRIPTOR_CONFIGURATION: return &config_descriptor;
    case USB_DESCRIPTOR_STRING:
      if (dindex < 4) return &strings[dindex];
      break;
    default:
      break;
 800ac1c:	e00b      	b.n	800ac36 <get_descriptor+0x46>
    case USB_DESCRIPTOR_DEVICE:        return &device_descriptor;
 800ac1e:	4b0a      	ldr	r3, [pc, #40]	; (800ac48 <get_descriptor+0x58>)
 800ac20:	e00d      	b.n	800ac3e <get_descriptor+0x4e>
    case USB_DESCRIPTOR_CONFIGURATION: return &config_descriptor;
 800ac22:	4b0a      	ldr	r3, [pc, #40]	; (800ac4c <get_descriptor+0x5c>)
 800ac24:	e00b      	b.n	800ac3e <get_descriptor+0x4e>
      if (dindex < 4) return &strings[dindex];
 800ac26:	78bb      	ldrb	r3, [r7, #2]
 800ac28:	2b03      	cmp	r3, #3
 800ac2a:	d806      	bhi.n	800ac3a <get_descriptor+0x4a>
 800ac2c:	78bb      	ldrb	r3, [r7, #2]
 800ac2e:	00db      	lsls	r3, r3, #3
 800ac30:	4a07      	ldr	r2, [pc, #28]	; (800ac50 <get_descriptor+0x60>)
 800ac32:	4413      	add	r3, r2
 800ac34:	e003      	b.n	800ac3e <get_descriptor+0x4e>
      break;
 800ac36:	bf00      	nop
 800ac38:	e000      	b.n	800ac3c <get_descriptor+0x4c>
      break;
 800ac3a:	bf00      	nop
  }
  return NULL;
 800ac3c:	2300      	movs	r3, #0
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	370c      	adds	r7, #12
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bc80      	pop	{r7}
 800ac46:	4770      	bx	lr
 800ac48:	080121f4 	.word	0x080121f4
 800ac4c:	08012250 	.word	0x08012250
 800ac50:	08012284 	.word	0x08012284

0800ac54 <usb_event>:
 * @brief Callback dvnements du bus USB (configur, reset, suspend).
 *
 * - Lors de `USB_EVENT_CONFIGURED`, initialise les endpoints et dmarre la RX.
 * - Rinitialise `usb_midi_tx_ready` sur les autres vnements.
 */
static void usb_event(USBDriver *usbp, usbevent_t event) {
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b082      	sub	sp, #8
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
 800ac5c:	460b      	mov	r3, r1
 800ac5e:	70fb      	strb	r3, [r7, #3]
  switch (event) {
 800ac60:	78fb      	ldrb	r3, [r7, #3]
 800ac62:	2b04      	cmp	r3, #4
 800ac64:	dc2c      	bgt.n	800acc0 <usb_event+0x6c>
 800ac66:	2b03      	cmp	r3, #3
 800ac68:	da22      	bge.n	800acb0 <usb_event+0x5c>
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d020      	beq.n	800acb0 <usb_event+0x5c>
 800ac6e:	2b02      	cmp	r3, #2
 800ac70:	d126      	bne.n	800acc0 <usb_event+0x6c>
    case USB_EVENT_CONFIGURED:
      osalSysLockFromISR();
 800ac72:	f7ff ff5d 	bl	800ab30 <osalSysLockFromISR>
      usbInitEndpointI(usbp, MIDI_EP_OUT, &ep1_out_cfg);
 800ac76:	4a15      	ldr	r2, [pc, #84]	; (800accc <usb_event+0x78>)
 800ac78:	2101      	movs	r1, #1
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f7f7 fc35 	bl	80024ea <usbInitEndpointI>
      usbInitEndpointI(usbp, MIDI_EP_IN,  &ep2_in_cfg);
 800ac80:	4a13      	ldr	r2, [pc, #76]	; (800acd0 <usb_event+0x7c>)
 800ac82:	2102      	movs	r1, #2
 800ac84:	6878      	ldr	r0, [r7, #4]
 800ac86:	f7f7 fc30 	bl	80024ea <usbInitEndpointI>
      usb_dcache_invalidate(rx_pkt, sizeof rx_pkt);
 800ac8a:	2140      	movs	r1, #64	; 0x40
 800ac8c:	4811      	ldr	r0, [pc, #68]	; (800acd4 <usb_event+0x80>)
 800ac8e:	f7ff ff5b 	bl	800ab48 <usb_dcache_invalidate>
      usbStartReceiveI(usbp, MIDI_EP_OUT, rx_pkt, sizeof rx_pkt);
 800ac92:	2340      	movs	r3, #64	; 0x40
 800ac94:	4a0f      	ldr	r2, [pc, #60]	; (800acd4 <usb_event+0x80>)
 800ac96:	2101      	movs	r1, #1
 800ac98:	6878      	ldr	r0, [r7, #4]
 800ac9a:	f7f7 fc7c 	bl	8002596 <usbStartReceiveI>
      usb_midi_tx_ready = true;
 800ac9e:	4b0e      	ldr	r3, [pc, #56]	; (800acd8 <usb_event+0x84>)
 800aca0:	2201      	movs	r2, #1
 800aca2:	701a      	strb	r2, [r3, #0]
      chBSemSignalI(&tx_sem);
 800aca4:	480d      	ldr	r0, [pc, #52]	; (800acdc <usb_event+0x88>)
 800aca6:	f7ff ff33 	bl	800ab10 <chBSemSignalI>
      osalSysUnlockFromISR();
 800acaa:	f7ff ff47 	bl	800ab3c <osalSysUnlockFromISR>
      break;
 800acae:	e008      	b.n	800acc2 <usb_event+0x6e>

    case USB_EVENT_RESET:
    case USB_EVENT_UNCONFIGURED:
    case USB_EVENT_SUSPEND:
      osalSysLockFromISR();
 800acb0:	f7ff ff3e 	bl	800ab30 <osalSysLockFromISR>
      usb_midi_tx_ready = false;
 800acb4:	4b08      	ldr	r3, [pc, #32]	; (800acd8 <usb_event+0x84>)
 800acb6:	2200      	movs	r2, #0
 800acb8:	701a      	strb	r2, [r3, #0]
      osalSysUnlockFromISR();
 800acba:	f7ff ff3f 	bl	800ab3c <osalSysUnlockFromISR>
      break;
 800acbe:	e000      	b.n	800acc2 <usb_event+0x6e>

    default:
      break;
 800acc0:	bf00      	nop
  }
}
 800acc2:	bf00      	nop
 800acc4:	3708      	adds	r7, #8
 800acc6:	46bd      	mov	sp, r7
 800acc8:	bd80      	pop	{r7, pc}
 800acca:	bf00      	nop
 800accc:	080122a4 	.word	0x080122a4
 800acd0:	080122c8 	.word	0x080122c8
 800acd4:	240021e0 	.word	0x240021e0
 800acd8:	240021a0 	.word	0x240021a0
 800acdc:	24001e68 	.word	0x24001e68

0800ace0 <sof_handler>:

/**
 * @brief Callback "Start Of Frame" (SOF). Inutilis ici.
 */
static void sof_handler(USBDriver *usbp) {
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b082      	sub	sp, #8
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
  (void)usbp;
  chBSemSignalI(&sof_sem);
 800ace8:	4803      	ldr	r0, [pc, #12]	; (800acf8 <sof_handler+0x18>)
 800acea:	f7ff ff11 	bl	800ab10 <chBSemSignalI>
}
 800acee:	bf00      	nop
 800acf0:	3708      	adds	r7, #8
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd80      	pop	{r7, pc}
 800acf6:	bf00      	nop
 800acf8:	24001e74 	.word	0x24001e74

0800acfc <get_col_5x7>:
 *
 * @param c   Caractre ASCII (32..126)
 * @param col Index de colonne (0..4)
 * @return Octet contenant les 7 bits verticaux du glyphe.
 */
static uint8_t get_col_5x7(char c, uint8_t col) {
 800acfc:	b480      	push	{r7}
 800acfe:	b083      	sub	sp, #12
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	4603      	mov	r3, r0
 800ad04:	460a      	mov	r2, r1
 800ad06:	71fb      	strb	r3, [r7, #7]
 800ad08:	4613      	mov	r3, r2
 800ad0a:	71bb      	strb	r3, [r7, #6]
    if (c < 32 || c > 126) return 0;
 800ad0c:	79fb      	ldrb	r3, [r7, #7]
 800ad0e:	2b1f      	cmp	r3, #31
 800ad10:	d902      	bls.n	800ad18 <get_col_5x7+0x1c>
 800ad12:	79fb      	ldrb	r3, [r7, #7]
 800ad14:	2b7e      	cmp	r3, #126	; 0x7e
 800ad16:	d901      	bls.n	800ad1c <get_col_5x7+0x20>
 800ad18:	2300      	movs	r3, #0
 800ad1a:	e00f      	b.n	800ad3c <get_col_5x7+0x40>
    if (col >= 5) return 0;
 800ad1c:	79bb      	ldrb	r3, [r7, #6]
 800ad1e:	2b04      	cmp	r3, #4
 800ad20:	d901      	bls.n	800ad26 <get_col_5x7+0x2a>
 800ad22:	2300      	movs	r3, #0
 800ad24:	e00a      	b.n	800ad3c <get_col_5x7+0x40>
    return font5x7[(uint8_t)c - 32][col];
 800ad26:	79fb      	ldrb	r3, [r7, #7]
 800ad28:	f1a3 0220 	sub.w	r2, r3, #32
 800ad2c:	79b9      	ldrb	r1, [r7, #6]
 800ad2e:	4806      	ldr	r0, [pc, #24]	; (800ad48 <get_col_5x7+0x4c>)
 800ad30:	4613      	mov	r3, r2
 800ad32:	009b      	lsls	r3, r3, #2
 800ad34:	4413      	add	r3, r2
 800ad36:	4403      	add	r3, r0
 800ad38:	440b      	add	r3, r1
 800ad3a:	781b      	ldrb	r3, [r3, #0]
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	370c      	adds	r7, #12
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bc80      	pop	{r7}
 800ad44:	4770      	bx	lr
 800ad46:	bf00      	nop
 800ad48:	0801249c 	.word	0x0801249c

0800ad4c <expand_font4x6>:
/**
 * @brief Dcompresse la table `font4x6` en RAM pour accs direct colonne/ligne.
 *
 * Appele automatiquement au premier accs (`lazy init`).
 */
static void expand_font4x6(void) {
 800ad4c:	b480      	push	{r7}
 800ad4e:	b085      	sub	sp, #20
 800ad50:	af00      	add	r7, sp, #0
    for (int c = 32; c <= 126; c++) {
 800ad52:	2320      	movs	r3, #32
 800ad54:	60fb      	str	r3, [r7, #12]
 800ad56:	e056      	b.n	800ae06 <expand_font4x6+0xba>
        const uint8_t *g = font4x6[c];  // 3 octets = 6 lignes
 800ad58:	68fa      	ldr	r2, [r7, #12]
 800ad5a:	4613      	mov	r3, r2
 800ad5c:	005b      	lsls	r3, r3, #1
 800ad5e:	4413      	add	r3, r2
 800ad60:	4a2e      	ldr	r2, [pc, #184]	; (800ae1c <expand_font4x6+0xd0>)
 800ad62:	4413      	add	r3, r2
 800ad64:	607b      	str	r3, [r7, #4]
        for (uint8_t row = 0; row < 6; row++) {
 800ad66:	2300      	movs	r3, #0
 800ad68:	72fb      	strb	r3, [r7, #11]
 800ad6a:	e046      	b.n	800adfa <expand_font4x6+0xae>
            uint8_t byte   = g[row >> 1]; // 0..2
 800ad6c:	7afb      	ldrb	r3, [r7, #11]
 800ad6e:	085b      	lsrs	r3, r3, #1
 800ad70:	b2db      	uxtb	r3, r3
 800ad72:	461a      	mov	r2, r3
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	4413      	add	r3, r2
 800ad78:	781b      	ldrb	r3, [r3, #0]
 800ad7a:	70fb      	strb	r3, [r7, #3]
            uint8_t nibble = (row & 1)
 800ad7c:	7afb      	ldrb	r3, [r7, #11]
 800ad7e:	f003 0301 	and.w	r3, r3, #1
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d004      	beq.n	800ad90 <expand_font4x6+0x44>
 800ad86:	78fb      	ldrb	r3, [r7, #3]
 800ad88:	f003 030f 	and.w	r3, r3, #15
 800ad8c:	b2db      	uxtb	r3, r3
 800ad8e:	e002      	b.n	800ad96 <expand_font4x6+0x4a>
 800ad90:	78fb      	ldrb	r3, [r7, #3]
 800ad92:	091b      	lsrs	r3, r3, #4
 800ad94:	b2db      	uxtb	r3, r3
 800ad96:	70bb      	strb	r3, [r7, #2]
                ? (byte & 0x0F)   // ligne impaire
                : (byte >> 4);    // ligne paire

            for (uint8_t col = 0; col < 4; col++) {
 800ad98:	2300      	movs	r3, #0
 800ad9a:	72bb      	strb	r3, [r7, #10]
 800ad9c:	e027      	b.n	800adee <expand_font4x6+0xa2>
                uint8_t bit = (nibble >> col) & 1U;
 800ad9e:	78ba      	ldrb	r2, [r7, #2]
 800ada0:	7abb      	ldrb	r3, [r7, #10]
 800ada2:	fa42 f303 	asr.w	r3, r2, r3
 800ada6:	b2db      	uxtb	r3, r3
 800ada8:	f003 0301 	and.w	r3, r3, #1
 800adac:	707b      	strb	r3, [r7, #1]
                if (bit)
 800adae:	787b      	ldrb	r3, [r7, #1]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d019      	beq.n	800ade8 <expand_font4x6+0x9c>
                    font4x6_expanded[c - 32][col] |= (1U << row);
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	f1a3 0220 	sub.w	r2, r3, #32
 800adba:	7abb      	ldrb	r3, [r7, #10]
 800adbc:	4918      	ldr	r1, [pc, #96]	; (800ae20 <expand_font4x6+0xd4>)
 800adbe:	0092      	lsls	r2, r2, #2
 800adc0:	440a      	add	r2, r1
 800adc2:	4413      	add	r3, r2
 800adc4:	7818      	ldrb	r0, [r3, #0]
 800adc6:	7afb      	ldrb	r3, [r7, #11]
 800adc8:	2201      	movs	r2, #1
 800adca:	fa02 f303 	lsl.w	r3, r2, r3
 800adce:	b2d9      	uxtb	r1, r3
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	f1a3 0220 	sub.w	r2, r3, #32
 800add6:	7abb      	ldrb	r3, [r7, #10]
 800add8:	4301      	orrs	r1, r0
 800adda:	b2c8      	uxtb	r0, r1
 800addc:	4910      	ldr	r1, [pc, #64]	; (800ae20 <expand_font4x6+0xd4>)
 800adde:	0092      	lsls	r2, r2, #2
 800ade0:	440a      	add	r2, r1
 800ade2:	4413      	add	r3, r2
 800ade4:	4602      	mov	r2, r0
 800ade6:	701a      	strb	r2, [r3, #0]
            for (uint8_t col = 0; col < 4; col++) {
 800ade8:	7abb      	ldrb	r3, [r7, #10]
 800adea:	3301      	adds	r3, #1
 800adec:	72bb      	strb	r3, [r7, #10]
 800adee:	7abb      	ldrb	r3, [r7, #10]
 800adf0:	2b03      	cmp	r3, #3
 800adf2:	d9d4      	bls.n	800ad9e <expand_font4x6+0x52>
        for (uint8_t row = 0; row < 6; row++) {
 800adf4:	7afb      	ldrb	r3, [r7, #11]
 800adf6:	3301      	adds	r3, #1
 800adf8:	72fb      	strb	r3, [r7, #11]
 800adfa:	7afb      	ldrb	r3, [r7, #11]
 800adfc:	2b05      	cmp	r3, #5
 800adfe:	d9b5      	bls.n	800ad6c <expand_font4x6+0x20>
    for (int c = 32; c <= 126; c++) {
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	3301      	adds	r3, #1
 800ae04:	60fb      	str	r3, [r7, #12]
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2b7e      	cmp	r3, #126	; 0x7e
 800ae0a:	dda5      	ble.n	800ad58 <expand_font4x6+0xc>
            }
        }
    }
    font4x6_ready = true;
 800ae0c:	4b05      	ldr	r3, [pc, #20]	; (800ae24 <expand_font4x6+0xd8>)
 800ae0e:	2201      	movs	r2, #1
 800ae10:	701a      	strb	r2, [r3, #0]
}
 800ae12:	bf00      	nop
 800ae14:	3714      	adds	r7, #20
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bc80      	pop	{r7}
 800ae1a:	4770      	bx	lr
 800ae1c:	0801231c 	.word	0x0801231c
 800ae20:	24002224 	.word	0x24002224
 800ae24:	240023a0 	.word	0x240023a0

0800ae28 <get_col_4x6>:
 *
 * @param c   Caractre ASCII (32..126)
 * @param col Index de colonne (0..3)
 * @return Octet contenant les 6 bits verticaux du glyphe.
 */
static uint8_t get_col_4x6(char c, uint8_t col) {
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b082      	sub	sp, #8
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	4603      	mov	r3, r0
 800ae30:	460a      	mov	r2, r1
 800ae32:	71fb      	strb	r3, [r7, #7]
 800ae34:	4613      	mov	r3, r2
 800ae36:	71bb      	strb	r3, [r7, #6]
    if (c < 32 || c > 126) return 0;
 800ae38:	79fb      	ldrb	r3, [r7, #7]
 800ae3a:	2b1f      	cmp	r3, #31
 800ae3c:	d902      	bls.n	800ae44 <get_col_4x6+0x1c>
 800ae3e:	79fb      	ldrb	r3, [r7, #7]
 800ae40:	2b7e      	cmp	r3, #126	; 0x7e
 800ae42:	d901      	bls.n	800ae48 <get_col_4x6+0x20>
 800ae44:	2300      	movs	r3, #0
 800ae46:	e016      	b.n	800ae76 <get_col_4x6+0x4e>
    if (col >= 4) return 0;
 800ae48:	79bb      	ldrb	r3, [r7, #6]
 800ae4a:	2b03      	cmp	r3, #3
 800ae4c:	d901      	bls.n	800ae52 <get_col_4x6+0x2a>
 800ae4e:	2300      	movs	r3, #0
 800ae50:	e011      	b.n	800ae76 <get_col_4x6+0x4e>
    if (!font4x6_ready) expand_font4x6(); // lazy init
 800ae52:	4b0b      	ldr	r3, [pc, #44]	; (800ae80 <get_col_4x6+0x58>)
 800ae54:	781b      	ldrb	r3, [r3, #0]
 800ae56:	f083 0301 	eor.w	r3, r3, #1
 800ae5a:	b2db      	uxtb	r3, r3
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d001      	beq.n	800ae64 <get_col_4x6+0x3c>
 800ae60:	f7ff ff74 	bl	800ad4c <expand_font4x6>
    return font4x6_expanded[(uint8_t)c - 32][col];
 800ae64:	79fb      	ldrb	r3, [r7, #7]
 800ae66:	f1a3 0220 	sub.w	r2, r3, #32
 800ae6a:	79bb      	ldrb	r3, [r7, #6]
 800ae6c:	4905      	ldr	r1, [pc, #20]	; (800ae84 <get_col_4x6+0x5c>)
 800ae6e:	0092      	lsls	r2, r2, #2
 800ae70:	440a      	add	r2, r1
 800ae72:	4413      	add	r3, r2
 800ae74:	781b      	ldrb	r3, [r3, #0]
}
 800ae76:	4618      	mov	r0, r3
 800ae78:	3708      	adds	r7, #8
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	bd80      	pop	{r7, pc}
 800ae7e:	bf00      	nop
 800ae80:	240023a0 	.word	0x240023a0
 800ae84:	24002224 	.word	0x24002224

0800ae88 <chTimeDiffX>:
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 800ae88:	b480      	push	{r7}
 800ae8a:	b083      	sub	sp, #12
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	6039      	str	r1, [r7, #0]
  return (sysinterval_t)((systime_t)(end - start));
 800ae92:	683a      	ldr	r2, [r7, #0]
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	1ad3      	subs	r3, r2, r3
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	370c      	adds	r7, #12
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bc80      	pop	{r7}
 800aea0:	4770      	bx	lr

0800aea2 <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 800aea2:	b580      	push	{r7, lr}
 800aea4:	af00      	add	r7, sp, #0
  return stGetCounter();
 800aea6:	f7f6 fa2e 	bl	8001306 <stGetCounter>
 800aeaa:	4603      	mov	r3, r0
}
 800aeac:	4618      	mov	r0, r3
 800aeae:	bd80      	pop	{r7, pc}

0800aeb0 <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 800aeb4:	f7ff fff5 	bl	800aea2 <port_timer_get_time>
 800aeb8:	4603      	mov	r3, r0
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	bd80      	pop	{r7, pc}
	...

0800aec0 <adc_cb>:
  .dier         = 0U
};

static const gptcnt_t hall_gpt_interval = (STM32_TIMCLK1 / 20000U);

static void adc_cb(ADCDriver *adcp) {
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b086      	sub	sp, #24
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  (void)adcp;
  uint16_t vA = adc_buffer[0U];
 800aec8:	4b1a      	ldr	r3, [pc, #104]	; (800af34 <adc_cb+0x74>)
 800aeca:	881b      	ldrh	r3, [r3, #0]
 800aecc:	82fb      	strh	r3, [r7, #22]
  uint16_t vB = adc_buffer[1U];
 800aece:	4b19      	ldr	r3, [pc, #100]	; (800af34 <adc_cb+0x74>)
 800aed0:	885b      	ldrh	r3, [r3, #2]
 800aed2:	82bb      	strh	r3, [r7, #20]
  uint8_t mux_ch = hall_mux_index;
 800aed4:	4b18      	ldr	r3, [pc, #96]	; (800af38 <adc_cb+0x78>)
 800aed6:	781b      	ldrb	r3, [r3, #0]
 800aed8:	74fb      	strb	r3, [r7, #19]

  hall_values[mux_ch + 0U] = vA;
 800aeda:	7cfb      	ldrb	r3, [r7, #19]
 800aedc:	4917      	ldr	r1, [pc, #92]	; (800af3c <adc_cb+0x7c>)
 800aede:	8afa      	ldrh	r2, [r7, #22]
 800aee0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  hall_values[mux_ch + 8U] = vB;
 800aee4:	7cfb      	ldrb	r3, [r7, #19]
 800aee6:	3308      	adds	r3, #8
 800aee8:	4914      	ldr	r1, [pc, #80]	; (800af3c <adc_cb+0x7c>)
 800aeea:	8aba      	ldrh	r2, [r7, #20]
 800aeec:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

  /* "This function can be called from any context" (os/rt/include/chvt.h). */
  systime_t now = chVTGetSystemTimeX();
 800aef0:	f7ff ffde 	bl	800aeb0 <chVTGetSystemTimeX>
 800aef4:	60f8      	str	r0, [r7, #12]
  hall_process_channel(mux_ch + 0U, vA, now);
 800aef6:	8af9      	ldrh	r1, [r7, #22]
 800aef8:	7cfb      	ldrb	r3, [r7, #19]
 800aefa:	68fa      	ldr	r2, [r7, #12]
 800aefc:	4618      	mov	r0, r3
 800aefe:	f000 f9d7 	bl	800b2b0 <hall_process_channel>
  hall_process_channel(mux_ch + 8U, vB, now);
 800af02:	7cfb      	ldrb	r3, [r7, #19]
 800af04:	3308      	adds	r3, #8
 800af06:	b2db      	uxtb	r3, r3
 800af08:	8ab9      	ldrh	r1, [r7, #20]
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	4618      	mov	r0, r3
 800af0e:	f000 f9cf 	bl	800b2b0 <hall_process_channel>

  hall_mux_index = (uint8_t)((mux_ch + 1U) & 0x7U);
 800af12:	7cfb      	ldrb	r3, [r7, #19]
 800af14:	3301      	adds	r3, #1
 800af16:	b2db      	uxtb	r3, r3
 800af18:	f003 0307 	and.w	r3, r3, #7
 800af1c:	b2da      	uxtb	r2, r3
 800af1e:	4b06      	ldr	r3, [pc, #24]	; (800af38 <adc_cb+0x78>)
 800af20:	701a      	strb	r2, [r3, #0]
  mux_select(hall_mux_index);
 800af22:	4b05      	ldr	r3, [pc, #20]	; (800af38 <adc_cb+0x78>)
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	4618      	mov	r0, r3
 800af28:	f000 f80a 	bl	800af40 <mux_select>
}
 800af2c:	bf00      	nop
 800af2e:	3718      	adds	r7, #24
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}
 800af34:	240006b4 	.word	0x240006b4
 800af38:	240024b5 	.word	0x240024b5
 800af3c:	240023a4 	.word	0x240023a4

0800af40 <mux_select>:
    0,
    0
  }
};

static void mux_select(uint8_t ch) {
 800af40:	b480      	push	{r7}
 800af42:	b087      	sub	sp, #28
 800af44:	af00      	add	r7, sp, #0
 800af46:	4603      	mov	r3, r0
 800af48:	71fb      	strb	r3, [r7, #7]
  palWritePad(MUX_S0_PORT, MUX_S0_PIN, (ch >> 0) & 1U);
 800af4a:	79fb      	ldrb	r3, [r7, #7]
 800af4c:	f003 0301 	and.w	r3, r3, #1
 800af50:	2b00      	cmp	r3, #0
 800af52:	d102      	bne.n	800af5a <mux_select+0x1a>
 800af54:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800af58:	e000      	b.n	800af5c <mux_select+0x1c>
 800af5a:	2200      	movs	r2, #0
 800af5c:	79fb      	ldrb	r3, [r7, #7]
 800af5e:	015b      	lsls	r3, r3, #5
 800af60:	f003 0320 	and.w	r3, r3, #32
 800af64:	4313      	orrs	r3, r2
 800af66:	617b      	str	r3, [r7, #20]
 800af68:	4a19      	ldr	r2, [pc, #100]	; (800afd0 <mux_select+0x90>)
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	6193      	str	r3, [r2, #24]
  palWritePad(MUX_S1_PORT, MUX_S1_PIN, (ch >> 1) & 1U);
 800af6e:	79fb      	ldrb	r3, [r7, #7]
 800af70:	085b      	lsrs	r3, r3, #1
 800af72:	b2db      	uxtb	r3, r3
 800af74:	f003 0301 	and.w	r3, r3, #1
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d102      	bne.n	800af82 <mux_select+0x42>
 800af7c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800af80:	e000      	b.n	800af84 <mux_select+0x44>
 800af82:	2200      	movs	r2, #0
 800af84:	79fb      	ldrb	r3, [r7, #7]
 800af86:	085b      	lsrs	r3, r3, #1
 800af88:	b2db      	uxtb	r3, r3
 800af8a:	011b      	lsls	r3, r3, #4
 800af8c:	f003 0310 	and.w	r3, r3, #16
 800af90:	4313      	orrs	r3, r2
 800af92:	613b      	str	r3, [r7, #16]
 800af94:	4a0e      	ldr	r2, [pc, #56]	; (800afd0 <mux_select+0x90>)
 800af96:	693b      	ldr	r3, [r7, #16]
 800af98:	6193      	str	r3, [r2, #24]
  palWritePad(MUX_S2_PORT, MUX_S2_PIN, (ch >> 2) & 1U);
 800af9a:	79fb      	ldrb	r3, [r7, #7]
 800af9c:	089b      	lsrs	r3, r3, #2
 800af9e:	b2db      	uxtb	r3, r3
 800afa0:	f003 0301 	and.w	r3, r3, #1
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d102      	bne.n	800afae <mux_select+0x6e>
 800afa8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800afac:	e000      	b.n	800afb0 <mux_select+0x70>
 800afae:	2200      	movs	r2, #0
 800afb0:	79fb      	ldrb	r3, [r7, #7]
 800afb2:	089b      	lsrs	r3, r3, #2
 800afb4:	b2db      	uxtb	r3, r3
 800afb6:	019b      	lsls	r3, r3, #6
 800afb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afbc:	4313      	orrs	r3, r2
 800afbe:	60fb      	str	r3, [r7, #12]
 800afc0:	4a03      	ldr	r2, [pc, #12]	; (800afd0 <mux_select+0x90>)
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	6193      	str	r3, [r2, #24]
}
 800afc6:	bf00      	nop
 800afc8:	371c      	adds	r7, #28
 800afca:	46bd      	mov	sp, r7
 800afcc:	bc80      	pop	{r7}
 800afce:	4770      	bx	lr
 800afd0:	58020000 	.word	0x58020000

0800afd4 <clamp_u16>:

static uint16_t clamp_u16(int32_t value) {
 800afd4:	b480      	push	{r7}
 800afd6:	b083      	sub	sp, #12
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
  if (value < 0) {
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	da01      	bge.n	800afe6 <clamp_u16+0x12>
    return 0U;
 800afe2:	2300      	movs	r3, #0
 800afe4:	e008      	b.n	800aff8 <clamp_u16+0x24>
  }
  if (value > UINT16_MAX) {
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800afec:	db02      	blt.n	800aff4 <clamp_u16+0x20>
    return UINT16_MAX;
 800afee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800aff2:	e001      	b.n	800aff8 <clamp_u16+0x24>
  }
  return (uint16_t)value;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	b29b      	uxth	r3, r3
}
 800aff8:	4618      	mov	r0, r3
 800affa:	370c      	adds	r7, #12
 800affc:	46bd      	mov	sp, r7
 800affe:	bc80      	pop	{r7}
 800b000:	4770      	bx	lr

0800b002 <hall_apply_offset>:
    return UINT8_MAX;
  }
  return (uint8_t)value;
}

static uint16_t hall_apply_offset(uint16_t raw, int16_t offset) {
 800b002:	b580      	push	{r7, lr}
 800b004:	b082      	sub	sp, #8
 800b006:	af00      	add	r7, sp, #0
 800b008:	4603      	mov	r3, r0
 800b00a:	460a      	mov	r2, r1
 800b00c:	80fb      	strh	r3, [r7, #6]
 800b00e:	4613      	mov	r3, r2
 800b010:	80bb      	strh	r3, [r7, #4]
  return clamp_u16((int32_t)raw + offset);
 800b012:	88fa      	ldrh	r2, [r7, #6]
 800b014:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800b018:	4413      	add	r3, r2
 800b01a:	4618      	mov	r0, r3
 800b01c:	f7ff ffda 	bl	800afd4 <clamp_u16>
 800b020:	4603      	mov	r3, r0
}
 800b022:	4618      	mov	r0, r3
 800b024:	3708      	adds	r7, #8
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}

0800b02a <hall_map_to_midi>:

static uint8_t hall_map_to_midi(uint16_t value, uint16_t min, uint16_t max) {
 800b02a:	b480      	push	{r7}
 800b02c:	b085      	sub	sp, #20
 800b02e:	af00      	add	r7, sp, #0
 800b030:	4603      	mov	r3, r0
 800b032:	80fb      	strh	r3, [r7, #6]
 800b034:	460b      	mov	r3, r1
 800b036:	80bb      	strh	r3, [r7, #4]
 800b038:	4613      	mov	r3, r2
 800b03a:	807b      	strh	r3, [r7, #2]
  if (max <= min) {
 800b03c:	887a      	ldrh	r2, [r7, #2]
 800b03e:	88bb      	ldrh	r3, [r7, #4]
 800b040:	429a      	cmp	r2, r3
 800b042:	d801      	bhi.n	800b048 <hall_map_to_midi+0x1e>
    return 0U;
 800b044:	2300      	movs	r3, #0
 800b046:	e01c      	b.n	800b082 <hall_map_to_midi+0x58>
  }
  if (value <= min) {
 800b048:	88fa      	ldrh	r2, [r7, #6]
 800b04a:	88bb      	ldrh	r3, [r7, #4]
 800b04c:	429a      	cmp	r2, r3
 800b04e:	d801      	bhi.n	800b054 <hall_map_to_midi+0x2a>
    return 0U;
 800b050:	2300      	movs	r3, #0
 800b052:	e016      	b.n	800b082 <hall_map_to_midi+0x58>
  }
  if (value >= max) {
 800b054:	88fa      	ldrh	r2, [r7, #6]
 800b056:	887b      	ldrh	r3, [r7, #2]
 800b058:	429a      	cmp	r2, r3
 800b05a:	d301      	bcc.n	800b060 <hall_map_to_midi+0x36>
    return 127U;
 800b05c:	237f      	movs	r3, #127	; 0x7f
 800b05e:	e010      	b.n	800b082 <hall_map_to_midi+0x58>
  }
  uint32_t span = (uint32_t)(max - min);
 800b060:	887a      	ldrh	r2, [r7, #2]
 800b062:	88bb      	ldrh	r3, [r7, #4]
 800b064:	1ad3      	subs	r3, r2, r3
 800b066:	60fb      	str	r3, [r7, #12]
  uint32_t scaled = (uint32_t)(value - min) * 127U;
 800b068:	88fa      	ldrh	r2, [r7, #6]
 800b06a:	88bb      	ldrh	r3, [r7, #4]
 800b06c:	1ad3      	subs	r3, r2, r3
 800b06e:	461a      	mov	r2, r3
 800b070:	4613      	mov	r3, r2
 800b072:	01db      	lsls	r3, r3, #7
 800b074:	1a9b      	subs	r3, r3, r2
 800b076:	60bb      	str	r3, [r7, #8]
  return (uint8_t)(scaled / span);
 800b078:	68ba      	ldr	r2, [r7, #8]
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b080:	b2db      	uxtb	r3, r3
}
 800b082:	4618      	mov	r0, r3
 800b084:	3714      	adds	r7, #20
 800b086:	46bd      	mov	sp, r7
 800b088:	bc80      	pop	{r7}
 800b08a:	4770      	bx	lr

0800b08c <hall_compute_rate>:

static uint32_t hall_compute_rate(uint16_t prev, uint16_t current, systime_t prev_time, systime_t now) {
 800b08c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b090:	b09c      	sub	sp, #112	; 0x70
 800b092:	af00      	add	r7, sp, #0
 800b094:	653a      	str	r2, [r7, #80]	; 0x50
 800b096:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b098:	4603      	mov	r3, r0
 800b09a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800b09e:	460b      	mov	r3, r1
 800b0a0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
  uint16_t delta = (current > prev) ? (uint16_t)(current - prev) : 0U;
 800b0a4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800b0a8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d906      	bls.n	800b0be <hall_compute_rate+0x32>
 800b0b0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800b0b4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b0b8:	1ad3      	subs	r3, r2, r3
 800b0ba:	b29b      	uxth	r3, r3
 800b0bc:	e000      	b.n	800b0c0 <hall_compute_rate+0x34>
 800b0be:	2300      	movs	r3, #0
 800b0c0:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
  systime_t diff = chTimeDiffX(prev_time, now);
 800b0c4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b0c6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800b0c8:	f7ff fede 	bl	800ae88 <chTimeDiffX>
 800b0cc:	6678      	str	r0, [r7, #100]	; 0x64
  uint32_t elapsed_us = TIME_I2US(diff);
 800b0ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	643b      	str	r3, [r7, #64]	; 0x40
 800b0d4:	647a      	str	r2, [r7, #68]	; 0x44
 800b0d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b0da:	f04f 0000 	mov.w	r0, #0
 800b0de:	f04f 0100 	mov.w	r1, #0
 800b0e2:	0159      	lsls	r1, r3, #5
 800b0e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b0e8:	0150      	lsls	r0, r2, #5
 800b0ea:	4602      	mov	r2, r0
 800b0ec:	460b      	mov	r3, r1
 800b0ee:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800b0f2:	4684      	mov	ip, r0
 800b0f4:	ebb2 040c 	subs.w	r4, r2, ip
 800b0f8:	468c      	mov	ip, r1
 800b0fa:	eb63 050c 	sbc.w	r5, r3, ip
 800b0fe:	f04f 0200 	mov.w	r2, #0
 800b102:	f04f 0300 	mov.w	r3, #0
 800b106:	026b      	lsls	r3, r5, #9
 800b108:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800b10c:	0262      	lsls	r2, r4, #9
 800b10e:	4614      	mov	r4, r2
 800b110:	461d      	mov	r5, r3
 800b112:	4603      	mov	r3, r0
 800b114:	eb14 0803 	adds.w	r8, r4, r3
 800b118:	460b      	mov	r3, r1
 800b11a:	eb45 0903 	adc.w	r9, r5, r3
 800b11e:	f04f 0200 	mov.w	r2, #0
 800b122:	f04f 0300 	mov.w	r3, #0
 800b126:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b12a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b12e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b132:	ebb2 0408 	subs.w	r4, r2, r8
 800b136:	61bc      	str	r4, [r7, #24]
 800b138:	eb63 0309 	sbc.w	r3, r3, r9
 800b13c:	61fb      	str	r3, [r7, #28]
 800b13e:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800b142:	4623      	mov	r3, r4
 800b144:	4602      	mov	r2, r0
 800b146:	189b      	adds	r3, r3, r2
 800b148:	63bb      	str	r3, [r7, #56]	; 0x38
 800b14a:	460b      	mov	r3, r1
 800b14c:	462a      	mov	r2, r5
 800b14e:	eb42 0303 	adc.w	r3, r2, r3
 800b152:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b154:	f242 730f 	movw	r3, #9999	; 0x270f
 800b158:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800b15c:	4602      	mov	r2, r0
 800b15e:	18d3      	adds	r3, r2, r3
 800b160:	633b      	str	r3, [r7, #48]	; 0x30
 800b162:	460b      	mov	r3, r1
 800b164:	f143 0300 	adc.w	r3, r3, #0
 800b168:	637b      	str	r3, [r7, #52]	; 0x34
 800b16a:	f242 7210 	movw	r2, #10000	; 0x2710
 800b16e:	f04f 0300 	mov.w	r3, #0
 800b172:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b176:	f7f5 f949 	bl	800040c <__aeabi_uldivmod>
 800b17a:	4602      	mov	r2, r0
 800b17c:	460b      	mov	r3, r1
 800b17e:	4613      	mov	r3, r2
 800b180:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (elapsed_us == 0U) {
 800b182:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b184:	2b00      	cmp	r3, #0
 800b186:	d101      	bne.n	800b18c <hall_compute_rate+0x100>
    elapsed_us = 1U;
 800b188:	2301      	movs	r3, #1
 800b18a:	66fb      	str	r3, [r7, #108]	; 0x6c
  }
  uint64_t scaled = (uint64_t)delta * 1000000ULL;
 800b18c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800b190:	2200      	movs	r2, #0
 800b192:	62bb      	str	r3, [r7, #40]	; 0x28
 800b194:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b196:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 800b19a:	4622      	mov	r2, r4
 800b19c:	462b      	mov	r3, r5
 800b19e:	f04f 0000 	mov.w	r0, #0
 800b1a2:	f04f 0100 	mov.w	r1, #0
 800b1a6:	0159      	lsls	r1, r3, #5
 800b1a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b1ac:	0150      	lsls	r0, r2, #5
 800b1ae:	4602      	mov	r2, r0
 800b1b0:	460b      	mov	r3, r1
 800b1b2:	4621      	mov	r1, r4
 800b1b4:	ebb2 0a01 	subs.w	sl, r2, r1
 800b1b8:	4629      	mov	r1, r5
 800b1ba:	eb63 0b01 	sbc.w	fp, r3, r1
 800b1be:	f04f 0200 	mov.w	r2, #0
 800b1c2:	f04f 0300 	mov.w	r3, #0
 800b1c6:	ea4f 234b 	mov.w	r3, fp, lsl #9
 800b1ca:	ea43 53da 	orr.w	r3, r3, sl, lsr #23
 800b1ce:	ea4f 224a 	mov.w	r2, sl, lsl #9
 800b1d2:	4692      	mov	sl, r2
 800b1d4:	469b      	mov	fp, r3
 800b1d6:	4623      	mov	r3, r4
 800b1d8:	eb1a 0303 	adds.w	r3, sl, r3
 800b1dc:	613b      	str	r3, [r7, #16]
 800b1de:	462b      	mov	r3, r5
 800b1e0:	eb4b 0303 	adc.w	r3, fp, r3
 800b1e4:	617b      	str	r3, [r7, #20]
 800b1e6:	f04f 0200 	mov.w	r2, #0
 800b1ea:	f04f 0300 	mov.w	r3, #0
 800b1ee:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800b1f2:	4649      	mov	r1, r9
 800b1f4:	018b      	lsls	r3, r1, #6
 800b1f6:	4641      	mov	r1, r8
 800b1f8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800b1fc:	4641      	mov	r1, r8
 800b1fe:	018a      	lsls	r2, r1, #6
 800b200:	46c4      	mov	ip, r8
 800b202:	ebb2 0c0c 	subs.w	ip, r2, ip
 800b206:	f8c7 c008 	str.w	ip, [r7, #8]
 800b20a:	4649      	mov	r1, r9
 800b20c:	eb63 0301 	sbc.w	r3, r3, r1
 800b210:	60fb      	str	r3, [r7, #12]
 800b212:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b216:	4603      	mov	r3, r0
 800b218:	4622      	mov	r2, r4
 800b21a:	189b      	adds	r3, r3, r2
 800b21c:	603b      	str	r3, [r7, #0]
 800b21e:	462b      	mov	r3, r5
 800b220:	460a      	mov	r2, r1
 800b222:	eb42 0303 	adc.w	r3, r2, r3
 800b226:	607b      	str	r3, [r7, #4]
 800b228:	e9d7 3400 	ldrd	r3, r4, [r7]
 800b22c:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
  return (uint32_t)(scaled / elapsed_us);
 800b230:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b232:	2200      	movs	r2, #0
 800b234:	623b      	str	r3, [r7, #32]
 800b236:	627a      	str	r2, [r7, #36]	; 0x24
 800b238:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b23c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800b240:	f7f5 f8e4 	bl	800040c <__aeabi_uldivmod>
 800b244:	4602      	mov	r2, r0
 800b246:	460b      	mov	r3, r1
 800b248:	4613      	mov	r3, r2
}
 800b24a:	4618      	mov	r0, r3
 800b24c:	3770      	adds	r7, #112	; 0x70
 800b24e:	46bd      	mov	sp, r7
 800b250:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b254 <hall_velocity_from_rate>:

static uint8_t hall_velocity_from_rate(uint32_t rate) {
 800b254:	b480      	push	{r7}
 800b256:	b085      	sub	sp, #20
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  if (rate <= HALL_VELOCITY_RATE_MIN) {
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800b262:	d801      	bhi.n	800b268 <hall_velocity_from_rate+0x14>
    return 1U;
 800b264:	2301      	movs	r3, #1
 800b266:	e017      	b.n	800b298 <hall_velocity_from_rate+0x44>
  }
  if (rate >= HALL_VELOCITY_RATE_MAX) {
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	4a0e      	ldr	r2, [pc, #56]	; (800b2a4 <hall_velocity_from_rate+0x50>)
 800b26c:	4293      	cmp	r3, r2
 800b26e:	d901      	bls.n	800b274 <hall_velocity_from_rate+0x20>
    return 127U;
 800b270:	237f      	movs	r3, #127	; 0x7f
 800b272:	e011      	b.n	800b298 <hall_velocity_from_rate+0x44>
  }
  uint32_t span = HALL_VELOCITY_RATE_MAX - HALL_VELOCITY_RATE_MIN;
 800b274:	4b0c      	ldr	r3, [pc, #48]	; (800b2a8 <hall_velocity_from_rate+0x54>)
 800b276:	60fb      	str	r3, [r7, #12]
  uint32_t scaled = (rate - HALL_VELOCITY_RATE_MIN) * 126U / span;
 800b278:	687a      	ldr	r2, [r7, #4]
 800b27a:	4613      	mov	r3, r2
 800b27c:	019b      	lsls	r3, r3, #6
 800b27e:	1a9b      	subs	r3, r3, r2
 800b280:	005b      	lsls	r3, r3, #1
 800b282:	461a      	mov	r2, r3
 800b284:	4b09      	ldr	r3, [pc, #36]	; (800b2ac <hall_velocity_from_rate+0x58>)
 800b286:	4413      	add	r3, r2
 800b288:	68fa      	ldr	r2, [r7, #12]
 800b28a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b28e:	60bb      	str	r3, [r7, #8]
  return (uint8_t)(scaled + 1U);
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	b2db      	uxtb	r3, r3
 800b294:	3301      	adds	r3, #1
 800b296:	b2db      	uxtb	r3, r3
}
 800b298:	4618      	mov	r0, r3
 800b29a:	3714      	adds	r7, #20
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bc80      	pop	{r7}
 800b2a0:	4770      	bx	lr
 800b2a2:	bf00      	nop
 800b2a4:	00030d3f 	.word	0x00030d3f
 800b2a8:	00030b4c 	.word	0x00030b4c
 800b2ac:	ffff09e8 	.word	0xffff09e8

0800b2b0 <hall_process_channel>:

static void hall_process_channel(uint8_t index, uint16_t raw, systime_t now) {
 800b2b0:	b590      	push	{r4, r7, lr}
 800b2b2:	b08b      	sub	sp, #44	; 0x2c
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	603a      	str	r2, [r7, #0]
 800b2ba:	71fb      	strb	r3, [r7, #7]
 800b2bc:	460b      	mov	r3, r1
 800b2be:	80bb      	strh	r3, [r7, #4]
  int16_t offset = hall_offsets[index];
 800b2c0:	79fb      	ldrb	r3, [r7, #7]
 800b2c2:	4a87      	ldr	r2, [pc, #540]	; (800b4e0 <hall_process_channel+0x230>)
 800b2c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b2c8:	843b      	strh	r3, [r7, #32]
  uint16_t adjusted = hall_apply_offset(raw, offset);
 800b2ca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800b2ce:	88bb      	ldrh	r3, [r7, #4]
 800b2d0:	4611      	mov	r1, r2
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f7ff fe95 	bl	800b002 <hall_apply_offset>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	83fb      	strh	r3, [r7, #30]
  uint16_t prev = hall_prev_values[index];
 800b2dc:	79fb      	ldrb	r3, [r7, #7]
 800b2de:	4a81      	ldr	r2, [pc, #516]	; (800b4e4 <hall_process_channel+0x234>)
 800b2e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b2e4:	83bb      	strh	r3, [r7, #28]
  systime_t prev_time = hall_prev_times[index];
 800b2e6:	79fb      	ldrb	r3, [r7, #7]
 800b2e8:	4a7f      	ldr	r2, [pc, #508]	; (800b4e8 <hall_process_channel+0x238>)
 800b2ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (prev_time == 0U) {
 800b2f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d101      	bne.n	800b2fa <hall_process_channel+0x4a>
    prev_time = now;
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  uint32_t rate = hall_compute_rate(prev, adjusted, prev_time, now);
 800b2fa:	8bf9      	ldrh	r1, [r7, #30]
 800b2fc:	8bb8      	ldrh	r0, [r7, #28]
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b302:	f7ff fec3 	bl	800b08c <hall_compute_rate>
 800b306:	61b8      	str	r0, [r7, #24]
  hall_prev_values[index] = adjusted;
 800b308:	79fb      	ldrb	r3, [r7, #7]
 800b30a:	4976      	ldr	r1, [pc, #472]	; (800b4e4 <hall_process_channel+0x234>)
 800b30c:	8bfa      	ldrh	r2, [r7, #30]
 800b30e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  hall_prev_times[index] = now;
 800b312:	79fb      	ldrb	r3, [r7, #7]
 800b314:	4974      	ldr	r1, [pc, #464]	; (800b4e8 <hall_process_channel+0x238>)
 800b316:	683a      	ldr	r2, [r7, #0]
 800b318:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  uint16_t on_threshold = clamp_u16((int32_t)HALL_ON_THRESHOLD + offset);
 800b31c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800b320:	f649 4340 	movw	r3, #40000	; 0x9c40
 800b324:	4413      	add	r3, r2
 800b326:	4618      	mov	r0, r3
 800b328:	f7ff fe54 	bl	800afd4 <clamp_u16>
 800b32c:	4603      	mov	r3, r0
 800b32e:	82fb      	strh	r3, [r7, #22]
  uint16_t off_threshold = clamp_u16((int32_t)HALL_ON_THRESHOLD - (int32_t)HALL_HYSTERESIS + offset);
 800b330:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800b334:	f249 6364 	movw	r3, #38500	; 0x9664
 800b338:	4413      	add	r3, r2
 800b33a:	4618      	mov	r0, r3
 800b33c:	f7ff fe4a 	bl	800afd4 <clamp_u16>
 800b340:	4603      	mov	r3, r0
 800b342:	82bb      	strh	r3, [r7, #20]
  uint16_t retrigger_threshold = clamp_u16((int32_t)HALL_ON_THRESHOLD - (int32_t)HALL_RETRIGGER_DELTA + offset);
 800b344:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800b348:	f649 03bc 	movw	r3, #39100	; 0x98bc
 800b34c:	4413      	add	r3, r2
 800b34e:	4618      	mov	r0, r3
 800b350:	f7ff fe40 	bl	800afd4 <clamp_u16>
 800b354:	4603      	mov	r3, r0
 800b356:	827b      	strh	r3, [r7, #18]
  uint16_t min_value = clamp_u16((int32_t)HALL_RAW_REST + offset);
 800b358:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800b35c:	f648 43a0 	movw	r3, #36000	; 0x8ca0
 800b360:	4413      	add	r3, r2
 800b362:	4618      	mov	r0, r3
 800b364:	f7ff fe36 	bl	800afd4 <clamp_u16>
 800b368:	4603      	mov	r3, r0
 800b36a:	823b      	strh	r3, [r7, #16]
  uint16_t max_value = clamp_u16((int32_t)HALL_RAW_PRESSED + offset);
 800b36c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800b370:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 800b374:	4618      	mov	r0, r3
 800b376:	f7ff fe2d 	bl	800afd4 <clamp_u16>
 800b37a:	4603      	mov	r3, r0
 800b37c:	847b      	strh	r3, [r7, #34]	; 0x22
  if (max_value <= min_value) {
 800b37e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b380:	8a3b      	ldrh	r3, [r7, #16]
 800b382:	429a      	cmp	r2, r3
 800b384:	d802      	bhi.n	800b38c <hall_process_channel+0xdc>
    max_value = (uint16_t)(min_value + 1U);
 800b386:	8a3b      	ldrh	r3, [r7, #16]
 800b388:	3301      	adds	r3, #1
 800b38a:	847b      	strh	r3, [r7, #34]	; 0x22
  }

  hall_midi_value[index] = hall_map_to_midi(adjusted, min_value, max_value);
 800b38c:	79fc      	ldrb	r4, [r7, #7]
 800b38e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b390:	8a39      	ldrh	r1, [r7, #16]
 800b392:	8bfb      	ldrh	r3, [r7, #30]
 800b394:	4618      	mov	r0, r3
 800b396:	f7ff fe48 	bl	800b02a <hall_map_to_midi>
 800b39a:	4603      	mov	r3, r0
 800b39c:	461a      	mov	r2, r3
 800b39e:	4b53      	ldr	r3, [pc, #332]	; (800b4ec <hall_process_channel+0x23c>)
 800b3a0:	551a      	strb	r2, [r3, r4]

  hall_dbg_adjusted[index] = adjusted;
 800b3a2:	79fb      	ldrb	r3, [r7, #7]
 800b3a4:	4952      	ldr	r1, [pc, #328]	; (800b4f0 <hall_process_channel+0x240>)
 800b3a6:	8bfa      	ldrh	r2, [r7, #30]
 800b3a8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  hall_dbg_on_threshold[index] = on_threshold;
 800b3ac:	79fb      	ldrb	r3, [r7, #7]
 800b3ae:	4951      	ldr	r1, [pc, #324]	; (800b4f4 <hall_process_channel+0x244>)
 800b3b0:	8afa      	ldrh	r2, [r7, #22]
 800b3b2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  hall_dbg_off_threshold[index] = off_threshold;
 800b3b6:	79fb      	ldrb	r3, [r7, #7]
 800b3b8:	494f      	ldr	r1, [pc, #316]	; (800b4f8 <hall_process_channel+0x248>)
 800b3ba:	8aba      	ldrh	r2, [r7, #20]
 800b3bc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  hall_dbg_retrigger_threshold[index] = retrigger_threshold;
 800b3c0:	79fb      	ldrb	r3, [r7, #7]
 800b3c2:	494e      	ldr	r1, [pc, #312]	; (800b4fc <hall_process_channel+0x24c>)
 800b3c4:	8a7a      	ldrh	r2, [r7, #18]
 800b3c6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  hall_dbg_rate[index] = rate;
 800b3ca:	79fb      	ldrb	r3, [r7, #7]
 800b3cc:	494c      	ldr	r1, [pc, #304]	; (800b500 <hall_process_channel+0x250>)
 800b3ce:	69ba      	ldr	r2, [r7, #24]
 800b3d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  if ((prev > retrigger_threshold) && (adjusted <= retrigger_threshold)) {
 800b3d4:	8bba      	ldrh	r2, [r7, #28]
 800b3d6:	8a7b      	ldrh	r3, [r7, #18]
 800b3d8:	429a      	cmp	r2, r3
 800b3da:	d907      	bls.n	800b3ec <hall_process_channel+0x13c>
 800b3dc:	8bfa      	ldrh	r2, [r7, #30]
 800b3de:	8a7b      	ldrh	r3, [r7, #18]
 800b3e0:	429a      	cmp	r2, r3
 800b3e2:	d803      	bhi.n	800b3ec <hall_process_channel+0x13c>
    hall_armed[index] = true;
 800b3e4:	79fb      	ldrb	r3, [r7, #7]
 800b3e6:	4a47      	ldr	r2, [pc, #284]	; (800b504 <hall_process_channel+0x254>)
 800b3e8:	2101      	movs	r1, #1
 800b3ea:	54d1      	strb	r1, [r2, r3]
  }

  bool fast_rise = rate >= HALL_TRIGGER_RATE;
 800b3ec:	69bb      	ldr	r3, [r7, #24]
 800b3ee:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	bf8c      	ite	hi
 800b3f6:	2301      	movhi	r3, #1
 800b3f8:	2300      	movls	r3, #0
 800b3fa:	73fb      	strb	r3, [r7, #15]
  bool threshold_crossed = (prev < on_threshold) && (adjusted >= on_threshold);
 800b3fc:	8bba      	ldrh	r2, [r7, #28]
 800b3fe:	8afb      	ldrh	r3, [r7, #22]
 800b400:	429a      	cmp	r2, r3
 800b402:	d205      	bcs.n	800b410 <hall_process_channel+0x160>
 800b404:	8bfa      	ldrh	r2, [r7, #30]
 800b406:	8afb      	ldrh	r3, [r7, #22]
 800b408:	429a      	cmp	r2, r3
 800b40a:	d301      	bcc.n	800b410 <hall_process_channel+0x160>
 800b40c:	2301      	movs	r3, #1
 800b40e:	e000      	b.n	800b412 <hall_process_channel+0x162>
 800b410:	2300      	movs	r3, #0
 800b412:	73bb      	strb	r3, [r7, #14]
 800b414:	7bbb      	ldrb	r3, [r7, #14]
 800b416:	f003 0301 	and.w	r3, r3, #1
 800b41a:	73bb      	strb	r3, [r7, #14]

  if ((threshold_crossed || (fast_rise && adjusted >= retrigger_threshold)) && hall_armed[index]) {
 800b41c:	7bbb      	ldrb	r3, [r7, #14]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d106      	bne.n	800b430 <hall_process_channel+0x180>
 800b422:	7bfb      	ldrb	r3, [r7, #15]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d01c      	beq.n	800b462 <hall_process_channel+0x1b2>
 800b428:	8bfa      	ldrh	r2, [r7, #30]
 800b42a:	8a7b      	ldrh	r3, [r7, #18]
 800b42c:	429a      	cmp	r2, r3
 800b42e:	d318      	bcc.n	800b462 <hall_process_channel+0x1b2>
 800b430:	79fb      	ldrb	r3, [r7, #7]
 800b432:	4a34      	ldr	r2, [pc, #208]	; (800b504 <hall_process_channel+0x254>)
 800b434:	5cd3      	ldrb	r3, [r2, r3]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d013      	beq.n	800b462 <hall_process_channel+0x1b2>
    hall_gate[index] = true;
 800b43a:	79fb      	ldrb	r3, [r7, #7]
 800b43c:	4a32      	ldr	r2, [pc, #200]	; (800b508 <hall_process_channel+0x258>)
 800b43e:	2101      	movs	r1, #1
 800b440:	54d1      	strb	r1, [r2, r3]
    hall_note_on[index] = true;
 800b442:	79fb      	ldrb	r3, [r7, #7]
 800b444:	4a31      	ldr	r2, [pc, #196]	; (800b50c <hall_process_channel+0x25c>)
 800b446:	2101      	movs	r1, #1
 800b448:	54d1      	strb	r1, [r2, r3]
    hall_velocity[index] = hall_velocity_from_rate(rate);
 800b44a:	79fc      	ldrb	r4, [r7, #7]
 800b44c:	69b8      	ldr	r0, [r7, #24]
 800b44e:	f7ff ff01 	bl	800b254 <hall_velocity_from_rate>
 800b452:	4603      	mov	r3, r0
 800b454:	461a      	mov	r2, r3
 800b456:	4b2e      	ldr	r3, [pc, #184]	; (800b510 <hall_process_channel+0x260>)
 800b458:	551a      	strb	r2, [r3, r4]
    hall_armed[index] = false;
 800b45a:	79fb      	ldrb	r3, [r7, #7]
 800b45c:	4a29      	ldr	r2, [pc, #164]	; (800b504 <hall_process_channel+0x254>)
 800b45e:	2100      	movs	r1, #0
 800b460:	54d1      	strb	r1, [r2, r3]
  }

  if (hall_gate[index] && (prev > off_threshold) && (adjusted <= off_threshold)) {
 800b462:	79fb      	ldrb	r3, [r7, #7]
 800b464:	4a28      	ldr	r2, [pc, #160]	; (800b508 <hall_process_channel+0x258>)
 800b466:	5cd3      	ldrb	r3, [r2, r3]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d013      	beq.n	800b494 <hall_process_channel+0x1e4>
 800b46c:	8bba      	ldrh	r2, [r7, #28]
 800b46e:	8abb      	ldrh	r3, [r7, #20]
 800b470:	429a      	cmp	r2, r3
 800b472:	d90f      	bls.n	800b494 <hall_process_channel+0x1e4>
 800b474:	8bfa      	ldrh	r2, [r7, #30]
 800b476:	8abb      	ldrh	r3, [r7, #20]
 800b478:	429a      	cmp	r2, r3
 800b47a:	d80b      	bhi.n	800b494 <hall_process_channel+0x1e4>
    hall_gate[index] = false;
 800b47c:	79fb      	ldrb	r3, [r7, #7]
 800b47e:	4a22      	ldr	r2, [pc, #136]	; (800b508 <hall_process_channel+0x258>)
 800b480:	2100      	movs	r1, #0
 800b482:	54d1      	strb	r1, [r2, r3]
    hall_note_off[index] = true;
 800b484:	79fb      	ldrb	r3, [r7, #7]
 800b486:	4a23      	ldr	r2, [pc, #140]	; (800b514 <hall_process_channel+0x264>)
 800b488:	2101      	movs	r1, #1
 800b48a:	54d1      	strb	r1, [r2, r3]
    hall_armed[index] = true;
 800b48c:	79fb      	ldrb	r3, [r7, #7]
 800b48e:	4a1d      	ldr	r2, [pc, #116]	; (800b504 <hall_process_channel+0x254>)
 800b490:	2101      	movs	r1, #1
 800b492:	54d1      	strb	r1, [r2, r3]
  }

  if (hall_gate[index]) {
 800b494:	79fb      	ldrb	r3, [r7, #7]
 800b496:	4a1c      	ldr	r2, [pc, #112]	; (800b508 <hall_process_channel+0x258>)
 800b498:	5cd3      	ldrb	r3, [r2, r3]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d00b      	beq.n	800b4b6 <hall_process_channel+0x206>
    hall_pressure[index] = hall_map_to_midi(adjusted, min_value, max_value);
 800b49e:	79fc      	ldrb	r4, [r7, #7]
 800b4a0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b4a2:	8a39      	ldrh	r1, [r7, #16]
 800b4a4:	8bfb      	ldrh	r3, [r7, #30]
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f7ff fdbf 	bl	800b02a <hall_map_to_midi>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	461a      	mov	r2, r3
 800b4b0:	4b19      	ldr	r3, [pc, #100]	; (800b518 <hall_process_channel+0x268>)
 800b4b2:	551a      	strb	r2, [r3, r4]
 800b4b4:	e003      	b.n	800b4be <hall_process_channel+0x20e>
  } else {
    hall_pressure[index] = 0U;
 800b4b6:	79fb      	ldrb	r3, [r7, #7]
 800b4b8:	4a17      	ldr	r2, [pc, #92]	; (800b518 <hall_process_channel+0x268>)
 800b4ba:	2100      	movs	r1, #0
 800b4bc:	54d1      	strb	r1, [r2, r3]
  }

  hall_dbg_armed[index] = hall_armed[index];
 800b4be:	79fa      	ldrb	r2, [r7, #7]
 800b4c0:	79fb      	ldrb	r3, [r7, #7]
 800b4c2:	4910      	ldr	r1, [pc, #64]	; (800b504 <hall_process_channel+0x254>)
 800b4c4:	5c89      	ldrb	r1, [r1, r2]
 800b4c6:	4a15      	ldr	r2, [pc, #84]	; (800b51c <hall_process_channel+0x26c>)
 800b4c8:	54d1      	strb	r1, [r2, r3]
  hall_dbg_gate[index] = hall_gate[index];
 800b4ca:	79fa      	ldrb	r2, [r7, #7]
 800b4cc:	79fb      	ldrb	r3, [r7, #7]
 800b4ce:	490e      	ldr	r1, [pc, #56]	; (800b508 <hall_process_channel+0x258>)
 800b4d0:	5c89      	ldrb	r1, [r1, r2]
 800b4d2:	4a13      	ldr	r2, [pc, #76]	; (800b520 <hall_process_channel+0x270>)
 800b4d4:	54d1      	strb	r1, [r2, r3]
}
 800b4d6:	bf00      	nop
 800b4d8:	372c      	adds	r7, #44	; 0x2c
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd90      	pop	{r4, r7, pc}
 800b4de:	bf00      	nop
 800b4e0:	24002494 	.word	0x24002494
 800b4e4:	240023c4 	.word	0x240023c4
 800b4e8:	240023e4 	.word	0x240023e4
 800b4ec:	24002484 	.word	0x24002484
 800b4f0:	240024b8 	.word	0x240024b8
 800b4f4:	240024d8 	.word	0x240024d8
 800b4f8:	240024f8 	.word	0x240024f8
 800b4fc:	24002518 	.word	0x24002518
 800b500:	24002538 	.word	0x24002538
 800b504:	24002434 	.word	0x24002434
 800b508:	24002424 	.word	0x24002424
 800b50c:	24002444 	.word	0x24002444
 800b510:	24002464 	.word	0x24002464
 800b514:	24002454 	.word	0x24002454
 800b518:	24002474 	.word	0x24002474
 800b51c:	24002578 	.word	0x24002578
 800b520:	24002588 	.word	0x24002588

0800b524 <hall_init>:

void hall_init(void) {
 800b524:	b590      	push	{r4, r7, lr}
 800b526:	b083      	sub	sp, #12
 800b528:	af00      	add	r7, sp, #0
  if (hall_initialized) {
 800b52a:	4b43      	ldr	r3, [pc, #268]	; (800b638 <hall_init+0x114>)
 800b52c:	781b      	ldrb	r3, [r3, #0]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d17d      	bne.n	800b62e <hall_init+0x10a>
    return;
  }

  palSetPadMode(GPIOA, 4, PAL_MODE_OUTPUT_PUSHPULL);
 800b532:	2201      	movs	r2, #1
 800b534:	2110      	movs	r1, #16
 800b536:	4841      	ldr	r0, [pc, #260]	; (800b63c <hall_init+0x118>)
 800b538:	f7f8 fff8 	bl	800452c <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 5, PAL_MODE_OUTPUT_PUSHPULL);
 800b53c:	2201      	movs	r2, #1
 800b53e:	2120      	movs	r1, #32
 800b540:	483e      	ldr	r0, [pc, #248]	; (800b63c <hall_init+0x118>)
 800b542:	f7f8 fff3 	bl	800452c <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 6, PAL_MODE_OUTPUT_PUSHPULL);
 800b546:	2201      	movs	r2, #1
 800b548:	2140      	movs	r1, #64	; 0x40
 800b54a:	483c      	ldr	r0, [pc, #240]	; (800b63c <hall_init+0x118>)
 800b54c:	f7f8 ffee 	bl	800452c <_pal_lld_setgroupmode>

  palSetPadMode(GPIOC, 4, PAL_MODE_INPUT_ANALOG);
 800b550:	2203      	movs	r2, #3
 800b552:	2110      	movs	r1, #16
 800b554:	483a      	ldr	r0, [pc, #232]	; (800b640 <hall_init+0x11c>)
 800b556:	f7f8 ffe9 	bl	800452c <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 7, PAL_MODE_INPUT_ANALOG);
 800b55a:	2203      	movs	r2, #3
 800b55c:	2180      	movs	r1, #128	; 0x80
 800b55e:	4837      	ldr	r0, [pc, #220]	; (800b63c <hall_init+0x118>)
 800b560:	f7f8 ffe4 	bl	800452c <_pal_lld_setgroupmode>

  for (unsigned i = 0; i < ADC_DMA_DEPTH * ADC_NUM_CHANNELS; i++) {
 800b564:	2300      	movs	r3, #0
 800b566:	607b      	str	r3, [r7, #4]
 800b568:	e008      	b.n	800b57c <hall_init+0x58>
    adc_buffer[i] = 0x1234;
 800b56a:	4a36      	ldr	r2, [pc, #216]	; (800b644 <hall_init+0x120>)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f241 2134 	movw	r1, #4660	; 0x1234
 800b572:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (unsigned i = 0; i < ADC_DMA_DEPTH * ADC_NUM_CHANNELS; i++) {
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	3301      	adds	r3, #1
 800b57a:	607b      	str	r3, [r7, #4]
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	2b01      	cmp	r3, #1
 800b580:	d9f3      	bls.n	800b56a <hall_init+0x46>
  }

  for (uint8_t i = 0; i < HALL_SENSOR_COUNT; i++) {
 800b582:	2300      	movs	r3, #0
 800b584:	70fb      	strb	r3, [r7, #3]
 800b586:	e02f      	b.n	800b5e8 <hall_init+0xc4>
    hall_values[i] = 0U;
 800b588:	78fb      	ldrb	r3, [r7, #3]
 800b58a:	4a2f      	ldr	r2, [pc, #188]	; (800b648 <hall_init+0x124>)
 800b58c:	2100      	movs	r1, #0
 800b58e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    hall_prev_values[i] = 0U;
 800b592:	78fb      	ldrb	r3, [r7, #3]
 800b594:	4a2d      	ldr	r2, [pc, #180]	; (800b64c <hall_init+0x128>)
 800b596:	2100      	movs	r1, #0
 800b598:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    hall_prev_times[i] = chVTGetSystemTimeX();
 800b59c:	78fc      	ldrb	r4, [r7, #3]
 800b59e:	f7ff fc87 	bl	800aeb0 <chVTGetSystemTimeX>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	4a2a      	ldr	r2, [pc, #168]	; (800b650 <hall_init+0x12c>)
 800b5a6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    hall_gate[i] = false;
 800b5aa:	78fb      	ldrb	r3, [r7, #3]
 800b5ac:	4a29      	ldr	r2, [pc, #164]	; (800b654 <hall_init+0x130>)
 800b5ae:	2100      	movs	r1, #0
 800b5b0:	54d1      	strb	r1, [r2, r3]
    hall_armed[i] = true;
 800b5b2:	78fb      	ldrb	r3, [r7, #3]
 800b5b4:	4a28      	ldr	r2, [pc, #160]	; (800b658 <hall_init+0x134>)
 800b5b6:	2101      	movs	r1, #1
 800b5b8:	54d1      	strb	r1, [r2, r3]
    hall_note_on[i] = false;
 800b5ba:	78fb      	ldrb	r3, [r7, #3]
 800b5bc:	4a27      	ldr	r2, [pc, #156]	; (800b65c <hall_init+0x138>)
 800b5be:	2100      	movs	r1, #0
 800b5c0:	54d1      	strb	r1, [r2, r3]
    hall_note_off[i] = false;
 800b5c2:	78fb      	ldrb	r3, [r7, #3]
 800b5c4:	4a26      	ldr	r2, [pc, #152]	; (800b660 <hall_init+0x13c>)
 800b5c6:	2100      	movs	r1, #0
 800b5c8:	54d1      	strb	r1, [r2, r3]
    hall_velocity[i] = 0U;
 800b5ca:	78fb      	ldrb	r3, [r7, #3]
 800b5cc:	4a25      	ldr	r2, [pc, #148]	; (800b664 <hall_init+0x140>)
 800b5ce:	2100      	movs	r1, #0
 800b5d0:	54d1      	strb	r1, [r2, r3]
    hall_pressure[i] = 0U;
 800b5d2:	78fb      	ldrb	r3, [r7, #3]
 800b5d4:	4a24      	ldr	r2, [pc, #144]	; (800b668 <hall_init+0x144>)
 800b5d6:	2100      	movs	r1, #0
 800b5d8:	54d1      	strb	r1, [r2, r3]
    hall_midi_value[i] = 0U;
 800b5da:	78fb      	ldrb	r3, [r7, #3]
 800b5dc:	4a23      	ldr	r2, [pc, #140]	; (800b66c <hall_init+0x148>)
 800b5de:	2100      	movs	r1, #0
 800b5e0:	54d1      	strb	r1, [r2, r3]
  for (uint8_t i = 0; i < HALL_SENSOR_COUNT; i++) {
 800b5e2:	78fb      	ldrb	r3, [r7, #3]
 800b5e4:	3301      	adds	r3, #1
 800b5e6:	70fb      	strb	r3, [r7, #3]
 800b5e8:	78fb      	ldrb	r3, [r7, #3]
 800b5ea:	2b0f      	cmp	r3, #15
 800b5ec:	d9cc      	bls.n	800b588 <hall_init+0x64>
  }

  hall_mux_index = 0U;
 800b5ee:	4b20      	ldr	r3, [pc, #128]	; (800b670 <hall_init+0x14c>)
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	701a      	strb	r2, [r3, #0]
  mux_select(hall_mux_index);
 800b5f4:	4b1e      	ldr	r3, [pc, #120]	; (800b670 <hall_init+0x14c>)
 800b5f6:	781b      	ldrb	r3, [r3, #0]
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	f7ff fca1 	bl	800af40 <mux_select>

  gptStart(&GPTD4, &hall_gptcfg);
 800b5fe:	491d      	ldr	r1, [pc, #116]	; (800b674 <hall_init+0x150>)
 800b600:	481d      	ldr	r0, [pc, #116]	; (800b678 <hall_init+0x154>)
 800b602:	f7f6 fa5e 	bl	8001ac2 <gptStart>

  adcStart(&ADCD1, NULL);
 800b606:	2100      	movs	r1, #0
 800b608:	481c      	ldr	r0, [pc, #112]	; (800b67c <hall_init+0x158>)
 800b60a:	f7f6 f9e2 	bl	80019d2 <adcStart>
  adcStartConversion(&ADCD1, &adcgrpcfg, adc_buffer, ADC_DMA_DEPTH);
 800b60e:	2301      	movs	r3, #1
 800b610:	4a0c      	ldr	r2, [pc, #48]	; (800b644 <hall_init+0x120>)
 800b612:	491b      	ldr	r1, [pc, #108]	; (800b680 <hall_init+0x15c>)
 800b614:	4819      	ldr	r0, [pc, #100]	; (800b67c <hall_init+0x158>)
 800b616:	f7f6 f9fb 	bl	8001a10 <adcStartConversion>

  gptStartContinuous(&GPTD4, hall_gpt_interval);
 800b61a:	f242 7310 	movw	r3, #10000	; 0x2710
 800b61e:	4619      	mov	r1, r3
 800b620:	4815      	ldr	r0, [pc, #84]	; (800b678 <hall_init+0x154>)
 800b622:	f7f6 fa67 	bl	8001af4 <gptStartContinuous>

  hall_initialized = true;
 800b626:	4b04      	ldr	r3, [pc, #16]	; (800b638 <hall_init+0x114>)
 800b628:	2201      	movs	r2, #1
 800b62a:	701a      	strb	r2, [r3, #0]
 800b62c:	e000      	b.n	800b630 <hall_init+0x10c>
    return;
 800b62e:	bf00      	nop
}
 800b630:	370c      	adds	r7, #12
 800b632:	46bd      	mov	sp, r7
 800b634:	bd90      	pop	{r4, r7, pc}
 800b636:	bf00      	nop
 800b638:	240024b4 	.word	0x240024b4
 800b63c:	58020000 	.word	0x58020000
 800b640:	58020800 	.word	0x58020800
 800b644:	240006b4 	.word	0x240006b4
 800b648:	240023a4 	.word	0x240023a4
 800b64c:	240023c4 	.word	0x240023c4
 800b650:	240023e4 	.word	0x240023e4
 800b654:	24002424 	.word	0x24002424
 800b658:	24002434 	.word	0x24002434
 800b65c:	24002444 	.word	0x24002444
 800b660:	24002454 	.word	0x24002454
 800b664:	24002464 	.word	0x24002464
 800b668:	24002474 	.word	0x24002474
 800b66c:	24002484 	.word	0x24002484
 800b670:	240024b5 	.word	0x240024b5
 800b674:	08012678 	.word	0x08012678
 800b678:	240008ac 	.word	0x240008ac
 800b67c:	240006c8 	.word	0x240006c8
 800b680:	08012688 	.word	0x08012688

0800b684 <hall_update>:

void hall_update(void) {
 800b684:	b480      	push	{r7}
 800b686:	b083      	sub	sp, #12
 800b688:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < HALL_SENSOR_COUNT; i++) {
 800b68a:	2300      	movs	r3, #0
 800b68c:	71fb      	strb	r3, [r7, #7]
 800b68e:	e00a      	b.n	800b6a6 <hall_update+0x22>
    hall_note_on[i] = false;
 800b690:	79fb      	ldrb	r3, [r7, #7]
 800b692:	4a09      	ldr	r2, [pc, #36]	; (800b6b8 <hall_update+0x34>)
 800b694:	2100      	movs	r1, #0
 800b696:	54d1      	strb	r1, [r2, r3]
    hall_note_off[i] = false;
 800b698:	79fb      	ldrb	r3, [r7, #7]
 800b69a:	4a08      	ldr	r2, [pc, #32]	; (800b6bc <hall_update+0x38>)
 800b69c:	2100      	movs	r1, #0
 800b69e:	54d1      	strb	r1, [r2, r3]
  for (uint8_t i = 0; i < HALL_SENSOR_COUNT; i++) {
 800b6a0:	79fb      	ldrb	r3, [r7, #7]
 800b6a2:	3301      	adds	r3, #1
 800b6a4:	71fb      	strb	r3, [r7, #7]
 800b6a6:	79fb      	ldrb	r3, [r7, #7]
 800b6a8:	2b0f      	cmp	r3, #15
 800b6aa:	d9f1      	bls.n	800b690 <hall_update+0xc>
  }
}
 800b6ac:	bf00      	nop
 800b6ae:	bf00      	nop
 800b6b0:	370c      	adds	r7, #12
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bc80      	pop	{r7}
 800b6b6:	4770      	bx	lr
 800b6b8:	24002444 	.word	0x24002444
 800b6bc:	24002454 	.word	0x24002454

0800b6c0 <hall_get>:

uint16_t hall_get(uint8_t index) {
 800b6c0:	b480      	push	{r7}
 800b6c2:	b083      	sub	sp, #12
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	4603      	mov	r3, r0
 800b6c8:	71fb      	strb	r3, [r7, #7]
  if (index >= HALL_SENSOR_COUNT) {
 800b6ca:	79fb      	ldrb	r3, [r7, #7]
 800b6cc:	2b0f      	cmp	r3, #15
 800b6ce:	d901      	bls.n	800b6d4 <hall_get+0x14>
    return 0;
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	e003      	b.n	800b6dc <hall_get+0x1c>
  }
  return hall_values[index];
 800b6d4:	79fb      	ldrb	r3, [r7, #7]
 800b6d6:	4a04      	ldr	r2, [pc, #16]	; (800b6e8 <hall_get+0x28>)
 800b6d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800b6dc:	4618      	mov	r0, r3
 800b6de:	370c      	adds	r7, #12
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bc80      	pop	{r7}
 800b6e4:	4770      	bx	lr
 800b6e6:	bf00      	nop
 800b6e8:	240023a4 	.word	0x240023a4

0800b6ec <hall_get_note_on>:

bool hall_get_note_on(uint8_t index) {
 800b6ec:	b480      	push	{r7}
 800b6ee:	b083      	sub	sp, #12
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	71fb      	strb	r3, [r7, #7]
  if (index >= HALL_SENSOR_COUNT) {
 800b6f6:	79fb      	ldrb	r3, [r7, #7]
 800b6f8:	2b0f      	cmp	r3, #15
 800b6fa:	d901      	bls.n	800b700 <hall_get_note_on+0x14>
    return false;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	e002      	b.n	800b706 <hall_get_note_on+0x1a>
  }
  return hall_note_on[index];
 800b700:	79fb      	ldrb	r3, [r7, #7]
 800b702:	4a03      	ldr	r2, [pc, #12]	; (800b710 <hall_get_note_on+0x24>)
 800b704:	5cd3      	ldrb	r3, [r2, r3]
}
 800b706:	4618      	mov	r0, r3
 800b708:	370c      	adds	r7, #12
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bc80      	pop	{r7}
 800b70e:	4770      	bx	lr
 800b710:	24002444 	.word	0x24002444

0800b714 <hall_get_note_off>:

bool hall_get_note_off(uint8_t index) {
 800b714:	b480      	push	{r7}
 800b716:	b083      	sub	sp, #12
 800b718:	af00      	add	r7, sp, #0
 800b71a:	4603      	mov	r3, r0
 800b71c:	71fb      	strb	r3, [r7, #7]
  if (index >= HALL_SENSOR_COUNT) {
 800b71e:	79fb      	ldrb	r3, [r7, #7]
 800b720:	2b0f      	cmp	r3, #15
 800b722:	d901      	bls.n	800b728 <hall_get_note_off+0x14>
    return false;
 800b724:	2300      	movs	r3, #0
 800b726:	e002      	b.n	800b72e <hall_get_note_off+0x1a>
  }
  return hall_note_off[index];
 800b728:	79fb      	ldrb	r3, [r7, #7]
 800b72a:	4a03      	ldr	r2, [pc, #12]	; (800b738 <hall_get_note_off+0x24>)
 800b72c:	5cd3      	ldrb	r3, [r2, r3]
}
 800b72e:	4618      	mov	r0, r3
 800b730:	370c      	adds	r7, #12
 800b732:	46bd      	mov	sp, r7
 800b734:	bc80      	pop	{r7}
 800b736:	4770      	bx	lr
 800b738:	24002454 	.word	0x24002454

0800b73c <hall_get_velocity>:

uint8_t hall_get_velocity(uint8_t index) {
 800b73c:	b480      	push	{r7}
 800b73e:	b083      	sub	sp, #12
 800b740:	af00      	add	r7, sp, #0
 800b742:	4603      	mov	r3, r0
 800b744:	71fb      	strb	r3, [r7, #7]
  if (index >= HALL_SENSOR_COUNT) {
 800b746:	79fb      	ldrb	r3, [r7, #7]
 800b748:	2b0f      	cmp	r3, #15
 800b74a:	d901      	bls.n	800b750 <hall_get_velocity+0x14>
    return 0U;
 800b74c:	2300      	movs	r3, #0
 800b74e:	e002      	b.n	800b756 <hall_get_velocity+0x1a>
  }
  return hall_velocity[index];
 800b750:	79fb      	ldrb	r3, [r7, #7]
 800b752:	4a03      	ldr	r2, [pc, #12]	; (800b760 <hall_get_velocity+0x24>)
 800b754:	5cd3      	ldrb	r3, [r2, r3]
}
 800b756:	4618      	mov	r0, r3
 800b758:	370c      	adds	r7, #12
 800b75a:	46bd      	mov	sp, r7
 800b75c:	bc80      	pop	{r7}
 800b75e:	4770      	bx	lr
 800b760:	24002464 	.word	0x24002464

0800b764 <hall_get_pressure>:

uint8_t hall_get_pressure(uint8_t index) {
 800b764:	b480      	push	{r7}
 800b766:	b083      	sub	sp, #12
 800b768:	af00      	add	r7, sp, #0
 800b76a:	4603      	mov	r3, r0
 800b76c:	71fb      	strb	r3, [r7, #7]
  if (index >= HALL_SENSOR_COUNT) {
 800b76e:	79fb      	ldrb	r3, [r7, #7]
 800b770:	2b0f      	cmp	r3, #15
 800b772:	d901      	bls.n	800b778 <hall_get_pressure+0x14>
    return 0U;
 800b774:	2300      	movs	r3, #0
 800b776:	e002      	b.n	800b77e <hall_get_pressure+0x1a>
  }
  return hall_pressure[index];
 800b778:	79fb      	ldrb	r3, [r7, #7]
 800b77a:	4a03      	ldr	r2, [pc, #12]	; (800b788 <hall_get_pressure+0x24>)
 800b77c:	5cd3      	ldrb	r3, [r2, r3]
}
 800b77e:	4618      	mov	r0, r3
 800b780:	370c      	adds	r7, #12
 800b782:	46bd      	mov	sp, r7
 800b784:	bc80      	pop	{r7}
 800b786:	4770      	bx	lr
 800b788:	24002474 	.word	0x24002474

0800b78c <hall_get_midi_value>:

uint8_t hall_get_midi_value(uint8_t index) {
 800b78c:	b480      	push	{r7}
 800b78e:	b083      	sub	sp, #12
 800b790:	af00      	add	r7, sp, #0
 800b792:	4603      	mov	r3, r0
 800b794:	71fb      	strb	r3, [r7, #7]
  if (index >= HALL_SENSOR_COUNT) {
 800b796:	79fb      	ldrb	r3, [r7, #7]
 800b798:	2b0f      	cmp	r3, #15
 800b79a:	d901      	bls.n	800b7a0 <hall_get_midi_value+0x14>
    return 0U;
 800b79c:	2300      	movs	r3, #0
 800b79e:	e002      	b.n	800b7a6 <hall_get_midi_value+0x1a>
  }
  return hall_midi_value[index];
 800b7a0:	79fb      	ldrb	r3, [r7, #7]
 800b7a2:	4a03      	ldr	r2, [pc, #12]	; (800b7b0 <hall_get_midi_value+0x24>)
 800b7a4:	5cd3      	ldrb	r3, [r2, r3]
}
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	370c      	adds	r7, #12
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bc80      	pop	{r7}
 800b7ae:	4770      	bx	lr
 800b7b0:	24002484 	.word	0x24002484

0800b7b4 <hall_debug_get_mux_index>:

uint8_t hall_debug_get_mux_index(void) {
 800b7b4:	b480      	push	{r7}
 800b7b6:	af00      	add	r7, sp, #0
  return hall_mux_index;
 800b7b8:	4b02      	ldr	r3, [pc, #8]	; (800b7c4 <hall_debug_get_mux_index+0x10>)
 800b7ba:	781b      	ldrb	r3, [r3, #0]
}
 800b7bc:	4618      	mov	r0, r3
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	bc80      	pop	{r7}
 800b7c2:	4770      	bx	lr
 800b7c4:	240024b5 	.word	0x240024b5

0800b7c8 <__udivmoddi4>:
 800b7c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7cc:	9e08      	ldr	r6, [sp, #32]
 800b7ce:	460d      	mov	r5, r1
 800b7d0:	4604      	mov	r4, r0
 800b7d2:	460f      	mov	r7, r1
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d14a      	bne.n	800b86e <__udivmoddi4+0xa6>
 800b7d8:	428a      	cmp	r2, r1
 800b7da:	4694      	mov	ip, r2
 800b7dc:	d965      	bls.n	800b8aa <__udivmoddi4+0xe2>
 800b7de:	fab2 f382 	clz	r3, r2
 800b7e2:	b143      	cbz	r3, 800b7f6 <__udivmoddi4+0x2e>
 800b7e4:	fa02 fc03 	lsl.w	ip, r2, r3
 800b7e8:	f1c3 0220 	rsb	r2, r3, #32
 800b7ec:	409f      	lsls	r7, r3
 800b7ee:	fa20 f202 	lsr.w	r2, r0, r2
 800b7f2:	4317      	orrs	r7, r2
 800b7f4:	409c      	lsls	r4, r3
 800b7f6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800b7fa:	fa1f f58c 	uxth.w	r5, ip
 800b7fe:	fbb7 f1fe 	udiv	r1, r7, lr
 800b802:	0c22      	lsrs	r2, r4, #16
 800b804:	fb0e 7711 	mls	r7, lr, r1, r7
 800b808:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800b80c:	fb01 f005 	mul.w	r0, r1, r5
 800b810:	4290      	cmp	r0, r2
 800b812:	d90a      	bls.n	800b82a <__udivmoddi4+0x62>
 800b814:	eb1c 0202 	adds.w	r2, ip, r2
 800b818:	f101 37ff 	add.w	r7, r1, #4294967295
 800b81c:	f080 811b 	bcs.w	800ba56 <__udivmoddi4+0x28e>
 800b820:	4290      	cmp	r0, r2
 800b822:	f240 8118 	bls.w	800ba56 <__udivmoddi4+0x28e>
 800b826:	3902      	subs	r1, #2
 800b828:	4462      	add	r2, ip
 800b82a:	1a12      	subs	r2, r2, r0
 800b82c:	b2a4      	uxth	r4, r4
 800b82e:	fbb2 f0fe 	udiv	r0, r2, lr
 800b832:	fb0e 2210 	mls	r2, lr, r0, r2
 800b836:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b83a:	fb00 f505 	mul.w	r5, r0, r5
 800b83e:	42a5      	cmp	r5, r4
 800b840:	d90a      	bls.n	800b858 <__udivmoddi4+0x90>
 800b842:	eb1c 0404 	adds.w	r4, ip, r4
 800b846:	f100 32ff 	add.w	r2, r0, #4294967295
 800b84a:	f080 8106 	bcs.w	800ba5a <__udivmoddi4+0x292>
 800b84e:	42a5      	cmp	r5, r4
 800b850:	f240 8103 	bls.w	800ba5a <__udivmoddi4+0x292>
 800b854:	4464      	add	r4, ip
 800b856:	3802      	subs	r0, #2
 800b858:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800b85c:	1b64      	subs	r4, r4, r5
 800b85e:	2100      	movs	r1, #0
 800b860:	b11e      	cbz	r6, 800b86a <__udivmoddi4+0xa2>
 800b862:	40dc      	lsrs	r4, r3
 800b864:	2300      	movs	r3, #0
 800b866:	e9c6 4300 	strd	r4, r3, [r6]
 800b86a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b86e:	428b      	cmp	r3, r1
 800b870:	d908      	bls.n	800b884 <__udivmoddi4+0xbc>
 800b872:	2e00      	cmp	r6, #0
 800b874:	f000 80ec 	beq.w	800ba50 <__udivmoddi4+0x288>
 800b878:	2100      	movs	r1, #0
 800b87a:	e9c6 0500 	strd	r0, r5, [r6]
 800b87e:	4608      	mov	r0, r1
 800b880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b884:	fab3 f183 	clz	r1, r3
 800b888:	2900      	cmp	r1, #0
 800b88a:	d149      	bne.n	800b920 <__udivmoddi4+0x158>
 800b88c:	42ab      	cmp	r3, r5
 800b88e:	d302      	bcc.n	800b896 <__udivmoddi4+0xce>
 800b890:	4282      	cmp	r2, r0
 800b892:	f200 80f7 	bhi.w	800ba84 <__udivmoddi4+0x2bc>
 800b896:	1a84      	subs	r4, r0, r2
 800b898:	eb65 0203 	sbc.w	r2, r5, r3
 800b89c:	2001      	movs	r0, #1
 800b89e:	4617      	mov	r7, r2
 800b8a0:	2e00      	cmp	r6, #0
 800b8a2:	d0e2      	beq.n	800b86a <__udivmoddi4+0xa2>
 800b8a4:	e9c6 4700 	strd	r4, r7, [r6]
 800b8a8:	e7df      	b.n	800b86a <__udivmoddi4+0xa2>
 800b8aa:	b902      	cbnz	r2, 800b8ae <__udivmoddi4+0xe6>
 800b8ac:	deff      	udf	#255	; 0xff
 800b8ae:	fab2 f382 	clz	r3, r2
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	f040 808f 	bne.w	800b9d6 <__udivmoddi4+0x20e>
 800b8b8:	1a8a      	subs	r2, r1, r2
 800b8ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800b8be:	fa1f fe8c 	uxth.w	lr, ip
 800b8c2:	2101      	movs	r1, #1
 800b8c4:	fbb2 f5f7 	udiv	r5, r2, r7
 800b8c8:	fb07 2015 	mls	r0, r7, r5, r2
 800b8cc:	0c22      	lsrs	r2, r4, #16
 800b8ce:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800b8d2:	fb0e f005 	mul.w	r0, lr, r5
 800b8d6:	4290      	cmp	r0, r2
 800b8d8:	d908      	bls.n	800b8ec <__udivmoddi4+0x124>
 800b8da:	eb1c 0202 	adds.w	r2, ip, r2
 800b8de:	f105 38ff 	add.w	r8, r5, #4294967295
 800b8e2:	d202      	bcs.n	800b8ea <__udivmoddi4+0x122>
 800b8e4:	4290      	cmp	r0, r2
 800b8e6:	f200 80ca 	bhi.w	800ba7e <__udivmoddi4+0x2b6>
 800b8ea:	4645      	mov	r5, r8
 800b8ec:	1a12      	subs	r2, r2, r0
 800b8ee:	b2a4      	uxth	r4, r4
 800b8f0:	fbb2 f0f7 	udiv	r0, r2, r7
 800b8f4:	fb07 2210 	mls	r2, r7, r0, r2
 800b8f8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b8fc:	fb0e fe00 	mul.w	lr, lr, r0
 800b900:	45a6      	cmp	lr, r4
 800b902:	d908      	bls.n	800b916 <__udivmoddi4+0x14e>
 800b904:	eb1c 0404 	adds.w	r4, ip, r4
 800b908:	f100 32ff 	add.w	r2, r0, #4294967295
 800b90c:	d202      	bcs.n	800b914 <__udivmoddi4+0x14c>
 800b90e:	45a6      	cmp	lr, r4
 800b910:	f200 80ba 	bhi.w	800ba88 <__udivmoddi4+0x2c0>
 800b914:	4610      	mov	r0, r2
 800b916:	eba4 040e 	sub.w	r4, r4, lr
 800b91a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800b91e:	e79f      	b.n	800b860 <__udivmoddi4+0x98>
 800b920:	f1c1 0720 	rsb	r7, r1, #32
 800b924:	408b      	lsls	r3, r1
 800b926:	fa22 fc07 	lsr.w	ip, r2, r7
 800b92a:	ea4c 0c03 	orr.w	ip, ip, r3
 800b92e:	fa05 f401 	lsl.w	r4, r5, r1
 800b932:	fa20 f307 	lsr.w	r3, r0, r7
 800b936:	40fd      	lsrs	r5, r7
 800b938:	4323      	orrs	r3, r4
 800b93a:	fa00 f901 	lsl.w	r9, r0, r1
 800b93e:	ea4f 401c 	mov.w	r0, ip, lsr #16
 800b942:	fa1f fe8c 	uxth.w	lr, ip
 800b946:	fbb5 f8f0 	udiv	r8, r5, r0
 800b94a:	0c1c      	lsrs	r4, r3, #16
 800b94c:	fb00 5518 	mls	r5, r0, r8, r5
 800b950:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800b954:	fb08 f50e 	mul.w	r5, r8, lr
 800b958:	42a5      	cmp	r5, r4
 800b95a:	fa02 f201 	lsl.w	r2, r2, r1
 800b95e:	d90b      	bls.n	800b978 <__udivmoddi4+0x1b0>
 800b960:	eb1c 0404 	adds.w	r4, ip, r4
 800b964:	f108 3aff 	add.w	sl, r8, #4294967295
 800b968:	f080 8087 	bcs.w	800ba7a <__udivmoddi4+0x2b2>
 800b96c:	42a5      	cmp	r5, r4
 800b96e:	f240 8084 	bls.w	800ba7a <__udivmoddi4+0x2b2>
 800b972:	f1a8 0802 	sub.w	r8, r8, #2
 800b976:	4464      	add	r4, ip
 800b978:	1b64      	subs	r4, r4, r5
 800b97a:	b29d      	uxth	r5, r3
 800b97c:	fbb4 f3f0 	udiv	r3, r4, r0
 800b980:	fb00 4413 	mls	r4, r0, r3, r4
 800b984:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800b988:	fb03 fe0e 	mul.w	lr, r3, lr
 800b98c:	45a6      	cmp	lr, r4
 800b98e:	d908      	bls.n	800b9a2 <__udivmoddi4+0x1da>
 800b990:	eb1c 0404 	adds.w	r4, ip, r4
 800b994:	f103 30ff 	add.w	r0, r3, #4294967295
 800b998:	d26b      	bcs.n	800ba72 <__udivmoddi4+0x2aa>
 800b99a:	45a6      	cmp	lr, r4
 800b99c:	d969      	bls.n	800ba72 <__udivmoddi4+0x2aa>
 800b99e:	3b02      	subs	r3, #2
 800b9a0:	4464      	add	r4, ip
 800b9a2:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800b9a6:	fba0 8302 	umull	r8, r3, r0, r2
 800b9aa:	eba4 040e 	sub.w	r4, r4, lr
 800b9ae:	429c      	cmp	r4, r3
 800b9b0:	46c6      	mov	lr, r8
 800b9b2:	461d      	mov	r5, r3
 800b9b4:	d355      	bcc.n	800ba62 <__udivmoddi4+0x29a>
 800b9b6:	d052      	beq.n	800ba5e <__udivmoddi4+0x296>
 800b9b8:	b156      	cbz	r6, 800b9d0 <__udivmoddi4+0x208>
 800b9ba:	ebb9 030e 	subs.w	r3, r9, lr
 800b9be:	eb64 0405 	sbc.w	r4, r4, r5
 800b9c2:	fa04 f707 	lsl.w	r7, r4, r7
 800b9c6:	40cb      	lsrs	r3, r1
 800b9c8:	40cc      	lsrs	r4, r1
 800b9ca:	431f      	orrs	r7, r3
 800b9cc:	e9c6 7400 	strd	r7, r4, [r6]
 800b9d0:	2100      	movs	r1, #0
 800b9d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9d6:	f1c3 0120 	rsb	r1, r3, #32
 800b9da:	fa02 fc03 	lsl.w	ip, r2, r3
 800b9de:	fa20 f201 	lsr.w	r2, r0, r1
 800b9e2:	fa25 f101 	lsr.w	r1, r5, r1
 800b9e6:	409d      	lsls	r5, r3
 800b9e8:	432a      	orrs	r2, r5
 800b9ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800b9ee:	fa1f fe8c 	uxth.w	lr, ip
 800b9f2:	fbb1 f0f7 	udiv	r0, r1, r7
 800b9f6:	fb07 1510 	mls	r5, r7, r0, r1
 800b9fa:	0c11      	lsrs	r1, r2, #16
 800b9fc:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800ba00:	fb00 f50e 	mul.w	r5, r0, lr
 800ba04:	428d      	cmp	r5, r1
 800ba06:	fa04 f403 	lsl.w	r4, r4, r3
 800ba0a:	d908      	bls.n	800ba1e <__udivmoddi4+0x256>
 800ba0c:	eb1c 0101 	adds.w	r1, ip, r1
 800ba10:	f100 38ff 	add.w	r8, r0, #4294967295
 800ba14:	d22f      	bcs.n	800ba76 <__udivmoddi4+0x2ae>
 800ba16:	428d      	cmp	r5, r1
 800ba18:	d92d      	bls.n	800ba76 <__udivmoddi4+0x2ae>
 800ba1a:	3802      	subs	r0, #2
 800ba1c:	4461      	add	r1, ip
 800ba1e:	1b49      	subs	r1, r1, r5
 800ba20:	b292      	uxth	r2, r2
 800ba22:	fbb1 f5f7 	udiv	r5, r1, r7
 800ba26:	fb07 1115 	mls	r1, r7, r5, r1
 800ba2a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800ba2e:	fb05 f10e 	mul.w	r1, r5, lr
 800ba32:	4291      	cmp	r1, r2
 800ba34:	d908      	bls.n	800ba48 <__udivmoddi4+0x280>
 800ba36:	eb1c 0202 	adds.w	r2, ip, r2
 800ba3a:	f105 38ff 	add.w	r8, r5, #4294967295
 800ba3e:	d216      	bcs.n	800ba6e <__udivmoddi4+0x2a6>
 800ba40:	4291      	cmp	r1, r2
 800ba42:	d914      	bls.n	800ba6e <__udivmoddi4+0x2a6>
 800ba44:	3d02      	subs	r5, #2
 800ba46:	4462      	add	r2, ip
 800ba48:	1a52      	subs	r2, r2, r1
 800ba4a:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800ba4e:	e739      	b.n	800b8c4 <__udivmoddi4+0xfc>
 800ba50:	4631      	mov	r1, r6
 800ba52:	4630      	mov	r0, r6
 800ba54:	e709      	b.n	800b86a <__udivmoddi4+0xa2>
 800ba56:	4639      	mov	r1, r7
 800ba58:	e6e7      	b.n	800b82a <__udivmoddi4+0x62>
 800ba5a:	4610      	mov	r0, r2
 800ba5c:	e6fc      	b.n	800b858 <__udivmoddi4+0x90>
 800ba5e:	45c1      	cmp	r9, r8
 800ba60:	d2aa      	bcs.n	800b9b8 <__udivmoddi4+0x1f0>
 800ba62:	ebb8 0e02 	subs.w	lr, r8, r2
 800ba66:	eb63 050c 	sbc.w	r5, r3, ip
 800ba6a:	3801      	subs	r0, #1
 800ba6c:	e7a4      	b.n	800b9b8 <__udivmoddi4+0x1f0>
 800ba6e:	4645      	mov	r5, r8
 800ba70:	e7ea      	b.n	800ba48 <__udivmoddi4+0x280>
 800ba72:	4603      	mov	r3, r0
 800ba74:	e795      	b.n	800b9a2 <__udivmoddi4+0x1da>
 800ba76:	4640      	mov	r0, r8
 800ba78:	e7d1      	b.n	800ba1e <__udivmoddi4+0x256>
 800ba7a:	46d0      	mov	r8, sl
 800ba7c:	e77c      	b.n	800b978 <__udivmoddi4+0x1b0>
 800ba7e:	3d02      	subs	r5, #2
 800ba80:	4462      	add	r2, ip
 800ba82:	e733      	b.n	800b8ec <__udivmoddi4+0x124>
 800ba84:	4608      	mov	r0, r1
 800ba86:	e70b      	b.n	800b8a0 <__udivmoddi4+0xd8>
 800ba88:	4464      	add	r4, ip
 800ba8a:	3802      	subs	r0, #2
 800ba8c:	e743      	b.n	800b916 <__udivmoddi4+0x14e>
 800ba8e:	bf00      	nop

0800ba90 <abort>:
 800ba90:	b508      	push	{r3, lr}
 800ba92:	2006      	movs	r0, #6
 800ba94:	f000 f89a 	bl	800bbcc <raise>
 800ba98:	2001      	movs	r0, #1
 800ba9a:	f7fd fcfd 	bl	8009498 <_exit>
 800ba9e:	bf00      	nop

0800baa0 <snprintf>:
 800baa0:	b40c      	push	{r2, r3}
 800baa2:	b510      	push	{r4, lr}
 800baa4:	4b1f      	ldr	r3, [pc, #124]	; (800bb24 <snprintf+0x84>)
 800baa6:	2900      	cmp	r1, #0
 800baa8:	681c      	ldr	r4, [r3, #0]
 800baaa:	b09c      	sub	sp, #112	; 0x70
 800baac:	db35      	blt.n	800bb1a <snprintf+0x7a>
 800baae:	f44f 7302 	mov.w	r3, #520	; 0x208
 800bab2:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bab6:	9002      	str	r0, [sp, #8]
 800bab8:	9006      	str	r0, [sp, #24]
 800baba:	ab1f      	add	r3, sp, #124	; 0x7c
 800babc:	d018      	beq.n	800baf0 <snprintf+0x50>
 800babe:	3901      	subs	r1, #1
 800bac0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bac4:	9104      	str	r1, [sp, #16]
 800bac6:	9107      	str	r1, [sp, #28]
 800bac8:	f8ad 2016 	strh.w	r2, [sp, #22]
 800bacc:	a902      	add	r1, sp, #8
 800bace:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800bad0:	9301      	str	r3, [sp, #4]
 800bad2:	4620      	mov	r0, r4
 800bad4:	f000 fb7c 	bl	800c1d0 <_svfprintf_r>
 800bad8:	1c42      	adds	r2, r0, #1
 800bada:	da01      	bge.n	800bae0 <snprintf+0x40>
 800badc:	238b      	movs	r3, #139	; 0x8b
 800bade:	6023      	str	r3, [r4, #0]
 800bae0:	9b02      	ldr	r3, [sp, #8]
 800bae2:	2200      	movs	r2, #0
 800bae4:	701a      	strb	r2, [r3, #0]
 800bae6:	b01c      	add	sp, #112	; 0x70
 800bae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800baec:	b002      	add	sp, #8
 800baee:	4770      	bx	lr
 800baf0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800baf4:	9104      	str	r1, [sp, #16]
 800baf6:	9107      	str	r1, [sp, #28]
 800baf8:	f8ad 2016 	strh.w	r2, [sp, #22]
 800bafc:	a902      	add	r1, sp, #8
 800bafe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800bb00:	9301      	str	r3, [sp, #4]
 800bb02:	4620      	mov	r0, r4
 800bb04:	f000 fb64 	bl	800c1d0 <_svfprintf_r>
 800bb08:	1c43      	adds	r3, r0, #1
 800bb0a:	da01      	bge.n	800bb10 <snprintf+0x70>
 800bb0c:	238b      	movs	r3, #139	; 0x8b
 800bb0e:	6023      	str	r3, [r4, #0]
 800bb10:	b01c      	add	sp, #112	; 0x70
 800bb12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb16:	b002      	add	sp, #8
 800bb18:	4770      	bx	lr
 800bb1a:	238b      	movs	r3, #139	; 0x8b
 800bb1c:	6023      	str	r3, [r4, #0]
 800bb1e:	f04f 30ff 	mov.w	r0, #4294967295
 800bb22:	e7f5      	b.n	800bb10 <snprintf+0x70>
 800bb24:	24000128 	.word	0x24000128

0800bb28 <memset>:
 800bb28:	0783      	lsls	r3, r0, #30
 800bb2a:	b530      	push	{r4, r5, lr}
 800bb2c:	d048      	beq.n	800bbc0 <memset+0x98>
 800bb2e:	1e54      	subs	r4, r2, #1
 800bb30:	2a00      	cmp	r2, #0
 800bb32:	d03f      	beq.n	800bbb4 <memset+0x8c>
 800bb34:	b2ca      	uxtb	r2, r1
 800bb36:	4603      	mov	r3, r0
 800bb38:	e001      	b.n	800bb3e <memset+0x16>
 800bb3a:	3c01      	subs	r4, #1
 800bb3c:	d33a      	bcc.n	800bbb4 <memset+0x8c>
 800bb3e:	f803 2b01 	strb.w	r2, [r3], #1
 800bb42:	079d      	lsls	r5, r3, #30
 800bb44:	d1f9      	bne.n	800bb3a <memset+0x12>
 800bb46:	2c03      	cmp	r4, #3
 800bb48:	d92d      	bls.n	800bba6 <memset+0x7e>
 800bb4a:	b2cd      	uxtb	r5, r1
 800bb4c:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800bb50:	2c0f      	cmp	r4, #15
 800bb52:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800bb56:	d936      	bls.n	800bbc6 <memset+0x9e>
 800bb58:	f1a4 0210 	sub.w	r2, r4, #16
 800bb5c:	f022 0c0f 	bic.w	ip, r2, #15
 800bb60:	f103 0e20 	add.w	lr, r3, #32
 800bb64:	44e6      	add	lr, ip
 800bb66:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 800bb6a:	f103 0210 	add.w	r2, r3, #16
 800bb6e:	e942 5504 	strd	r5, r5, [r2, #-16]
 800bb72:	e942 5502 	strd	r5, r5, [r2, #-8]
 800bb76:	3210      	adds	r2, #16
 800bb78:	4572      	cmp	r2, lr
 800bb7a:	d1f8      	bne.n	800bb6e <memset+0x46>
 800bb7c:	f10c 0201 	add.w	r2, ip, #1
 800bb80:	f014 0f0c 	tst.w	r4, #12
 800bb84:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 800bb88:	f004 0c0f 	and.w	ip, r4, #15
 800bb8c:	d013      	beq.n	800bbb6 <memset+0x8e>
 800bb8e:	f1ac 0304 	sub.w	r3, ip, #4
 800bb92:	f023 0303 	bic.w	r3, r3, #3
 800bb96:	3304      	adds	r3, #4
 800bb98:	4413      	add	r3, r2
 800bb9a:	f842 5b04 	str.w	r5, [r2], #4
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d1fb      	bne.n	800bb9a <memset+0x72>
 800bba2:	f00c 0403 	and.w	r4, ip, #3
 800bba6:	b12c      	cbz	r4, 800bbb4 <memset+0x8c>
 800bba8:	b2c9      	uxtb	r1, r1
 800bbaa:	441c      	add	r4, r3
 800bbac:	f803 1b01 	strb.w	r1, [r3], #1
 800bbb0:	429c      	cmp	r4, r3
 800bbb2:	d1fb      	bne.n	800bbac <memset+0x84>
 800bbb4:	bd30      	pop	{r4, r5, pc}
 800bbb6:	4664      	mov	r4, ip
 800bbb8:	4613      	mov	r3, r2
 800bbba:	2c00      	cmp	r4, #0
 800bbbc:	d1f4      	bne.n	800bba8 <memset+0x80>
 800bbbe:	e7f9      	b.n	800bbb4 <memset+0x8c>
 800bbc0:	4603      	mov	r3, r0
 800bbc2:	4614      	mov	r4, r2
 800bbc4:	e7bf      	b.n	800bb46 <memset+0x1e>
 800bbc6:	461a      	mov	r2, r3
 800bbc8:	46a4      	mov	ip, r4
 800bbca:	e7e0      	b.n	800bb8e <memset+0x66>

0800bbcc <raise>:
 800bbcc:	b538      	push	{r3, r4, r5, lr}
 800bbce:	4b15      	ldr	r3, [pc, #84]	; (800bc24 <raise+0x58>)
 800bbd0:	281f      	cmp	r0, #31
 800bbd2:	681d      	ldr	r5, [r3, #0]
 800bbd4:	d820      	bhi.n	800bc18 <raise+0x4c>
 800bbd6:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
 800bbda:	4604      	mov	r4, r0
 800bbdc:	b162      	cbz	r2, 800bbf8 <raise+0x2c>
 800bbde:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 800bbe2:	b14b      	cbz	r3, 800bbf8 <raise+0x2c>
 800bbe4:	2b01      	cmp	r3, #1
 800bbe6:	d015      	beq.n	800bc14 <raise+0x48>
 800bbe8:	1c59      	adds	r1, r3, #1
 800bbea:	d00f      	beq.n	800bc0c <raise+0x40>
 800bbec:	2500      	movs	r5, #0
 800bbee:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 800bbf2:	4798      	blx	r3
 800bbf4:	4628      	mov	r0, r5
 800bbf6:	bd38      	pop	{r3, r4, r5, pc}
 800bbf8:	4628      	mov	r0, r5
 800bbfa:	f000 f82b 	bl	800bc54 <_getpid_r>
 800bbfe:	4622      	mov	r2, r4
 800bc00:	4601      	mov	r1, r0
 800bc02:	4628      	mov	r0, r5
 800bc04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc08:	f000 b80e 	b.w	800bc28 <_kill_r>
 800bc0c:	2316      	movs	r3, #22
 800bc0e:	602b      	str	r3, [r5, #0]
 800bc10:	2001      	movs	r0, #1
 800bc12:	bd38      	pop	{r3, r4, r5, pc}
 800bc14:	2000      	movs	r0, #0
 800bc16:	bd38      	pop	{r3, r4, r5, pc}
 800bc18:	2316      	movs	r3, #22
 800bc1a:	602b      	str	r3, [r5, #0]
 800bc1c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc20:	bd38      	pop	{r3, r4, r5, pc}
 800bc22:	bf00      	nop
 800bc24:	24000128 	.word	0x24000128

0800bc28 <_kill_r>:
 800bc28:	b570      	push	{r4, r5, r6, lr}
 800bc2a:	460c      	mov	r4, r1
 800bc2c:	4d08      	ldr	r5, [pc, #32]	; (800bc50 <_kill_r+0x28>)
 800bc2e:	4603      	mov	r3, r0
 800bc30:	2600      	movs	r6, #0
 800bc32:	4620      	mov	r0, r4
 800bc34:	4611      	mov	r1, r2
 800bc36:	461c      	mov	r4, r3
 800bc38:	602e      	str	r6, [r5, #0]
 800bc3a:	f7fd fc39 	bl	80094b0 <_kill>
 800bc3e:	1c43      	adds	r3, r0, #1
 800bc40:	d000      	beq.n	800bc44 <_kill_r+0x1c>
 800bc42:	bd70      	pop	{r4, r5, r6, pc}
 800bc44:	682b      	ldr	r3, [r5, #0]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d0fb      	beq.n	800bc42 <_kill_r+0x1a>
 800bc4a:	6023      	str	r3, [r4, #0]
 800bc4c:	bd70      	pop	{r4, r5, r6, pc}
 800bc4e:	bf00      	nop
 800bc50:	24002708 	.word	0x24002708

0800bc54 <_getpid_r>:
 800bc54:	f7fd bc38 	b.w	80094c8 <_getpid>

0800bc58 <_malloc_r>:
 800bc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc5c:	f101 060b 	add.w	r6, r1, #11
 800bc60:	2e16      	cmp	r6, #22
 800bc62:	b083      	sub	sp, #12
 800bc64:	4604      	mov	r4, r0
 800bc66:	d824      	bhi.n	800bcb2 <_malloc_r+0x5a>
 800bc68:	2910      	cmp	r1, #16
 800bc6a:	f200 80ba 	bhi.w	800bde2 <_malloc_r+0x18a>
 800bc6e:	f000 faa3 	bl	800c1b8 <__malloc_lock>
 800bc72:	2610      	movs	r6, #16
 800bc74:	2218      	movs	r2, #24
 800bc76:	2002      	movs	r0, #2
 800bc78:	4fb5      	ldr	r7, [pc, #724]	; (800bf50 <_malloc_r+0x2f8>)
 800bc7a:	443a      	add	r2, r7
 800bc7c:	f1a2 0108 	sub.w	r1, r2, #8
 800bc80:	6853      	ldr	r3, [r2, #4]
 800bc82:	428b      	cmp	r3, r1
 800bc84:	f000 80ba 	beq.w	800bdfc <_malloc_r+0x1a4>
 800bc88:	685a      	ldr	r2, [r3, #4]
 800bc8a:	68d9      	ldr	r1, [r3, #12]
 800bc8c:	f022 0203 	bic.w	r2, r2, #3
 800bc90:	441a      	add	r2, r3
 800bc92:	689d      	ldr	r5, [r3, #8]
 800bc94:	60e9      	str	r1, [r5, #12]
 800bc96:	608d      	str	r5, [r1, #8]
 800bc98:	6851      	ldr	r1, [r2, #4]
 800bc9a:	f041 0101 	orr.w	r1, r1, #1
 800bc9e:	4620      	mov	r0, r4
 800bca0:	6051      	str	r1, [r2, #4]
 800bca2:	f103 0508 	add.w	r5, r3, #8
 800bca6:	f000 fa8d 	bl	800c1c4 <__malloc_unlock>
 800bcaa:	4628      	mov	r0, r5
 800bcac:	b003      	add	sp, #12
 800bcae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcb2:	f036 0607 	bics.w	r6, r6, #7
 800bcb6:	f100 8094 	bmi.w	800bde2 <_malloc_r+0x18a>
 800bcba:	42b1      	cmp	r1, r6
 800bcbc:	f200 8091 	bhi.w	800bde2 <_malloc_r+0x18a>
 800bcc0:	f000 fa7a 	bl	800c1b8 <__malloc_lock>
 800bcc4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
 800bcc8:	f0c0 819a 	bcc.w	800c000 <_malloc_r+0x3a8>
 800bccc:	0a73      	lsrs	r3, r6, #9
 800bcce:	f000 808f 	beq.w	800bdf0 <_malloc_r+0x198>
 800bcd2:	2b04      	cmp	r3, #4
 800bcd4:	f200 816f 	bhi.w	800bfb6 <_malloc_r+0x35e>
 800bcd8:	09b3      	lsrs	r3, r6, #6
 800bcda:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800bcde:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 800bce2:	00c3      	lsls	r3, r0, #3
 800bce4:	4f9a      	ldr	r7, [pc, #616]	; (800bf50 <_malloc_r+0x2f8>)
 800bce6:	443b      	add	r3, r7
 800bce8:	f1a3 0508 	sub.w	r5, r3, #8
 800bcec:	685b      	ldr	r3, [r3, #4]
 800bcee:	429d      	cmp	r5, r3
 800bcf0:	d106      	bne.n	800bd00 <_malloc_r+0xa8>
 800bcf2:	e00c      	b.n	800bd0e <_malloc_r+0xb6>
 800bcf4:	2900      	cmp	r1, #0
 800bcf6:	f280 8127 	bge.w	800bf48 <_malloc_r+0x2f0>
 800bcfa:	68db      	ldr	r3, [r3, #12]
 800bcfc:	429d      	cmp	r5, r3
 800bcfe:	d006      	beq.n	800bd0e <_malloc_r+0xb6>
 800bd00:	685a      	ldr	r2, [r3, #4]
 800bd02:	f022 0203 	bic.w	r2, r2, #3
 800bd06:	1b91      	subs	r1, r2, r6
 800bd08:	290f      	cmp	r1, #15
 800bd0a:	ddf3      	ble.n	800bcf4 <_malloc_r+0x9c>
 800bd0c:	4660      	mov	r0, ip
 800bd0e:	693d      	ldr	r5, [r7, #16]
 800bd10:	f8df c240 	ldr.w	ip, [pc, #576]	; 800bf54 <_malloc_r+0x2fc>
 800bd14:	4565      	cmp	r5, ip
 800bd16:	d07c      	beq.n	800be12 <_malloc_r+0x1ba>
 800bd18:	686a      	ldr	r2, [r5, #4]
 800bd1a:	f022 0203 	bic.w	r2, r2, #3
 800bd1e:	1b93      	subs	r3, r2, r6
 800bd20:	2b0f      	cmp	r3, #15
 800bd22:	f300 817b 	bgt.w	800c01c <_malloc_r+0x3c4>
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	e9c7 cc04 	strd	ip, ip, [r7, #16]
 800bd2c:	f280 816c 	bge.w	800c008 <_malloc_r+0x3b0>
 800bd30:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800bd34:	f080 811a 	bcs.w	800bf6c <_malloc_r+0x314>
 800bd38:	08d3      	lsrs	r3, r2, #3
 800bd3a:	6879      	ldr	r1, [r7, #4]
 800bd3c:	3301      	adds	r3, #1
 800bd3e:	ea4f 1e52 	mov.w	lr, r2, lsr #5
 800bd42:	2201      	movs	r2, #1
 800bd44:	fa02 f20e 	lsl.w	r2, r2, lr
 800bd48:	430a      	orrs	r2, r1
 800bd4a:	f857 e033 	ldr.w	lr, [r7, r3, lsl #3]
 800bd4e:	f8c5 e008 	str.w	lr, [r5, #8]
 800bd52:	eb07 01c3 	add.w	r1, r7, r3, lsl #3
 800bd56:	3908      	subs	r1, #8
 800bd58:	60e9      	str	r1, [r5, #12]
 800bd5a:	607a      	str	r2, [r7, #4]
 800bd5c:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 800bd60:	f8ce 500c 	str.w	r5, [lr, #12]
 800bd64:	1083      	asrs	r3, r0, #2
 800bd66:	2101      	movs	r1, #1
 800bd68:	4099      	lsls	r1, r3
 800bd6a:	4291      	cmp	r1, r2
 800bd6c:	d857      	bhi.n	800be1e <_malloc_r+0x1c6>
 800bd6e:	4211      	tst	r1, r2
 800bd70:	d106      	bne.n	800bd80 <_malloc_r+0x128>
 800bd72:	f020 0003 	bic.w	r0, r0, #3
 800bd76:	0049      	lsls	r1, r1, #1
 800bd78:	4211      	tst	r1, r2
 800bd7a:	f100 0004 	add.w	r0, r0, #4
 800bd7e:	d0fa      	beq.n	800bd76 <_malloc_r+0x11e>
 800bd80:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 800bd84:	464d      	mov	r5, r9
 800bd86:	4686      	mov	lr, r0
 800bd88:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800bd8c:	4545      	cmp	r5, r8
 800bd8e:	d108      	bne.n	800bda2 <_malloc_r+0x14a>
 800bd90:	e11d      	b.n	800bfce <_malloc_r+0x376>
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	f280 8124 	bge.w	800bfe0 <_malloc_r+0x388>
 800bd98:	f8d8 800c 	ldr.w	r8, [r8, #12]
 800bd9c:	4545      	cmp	r5, r8
 800bd9e:	f000 8116 	beq.w	800bfce <_malloc_r+0x376>
 800bda2:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800bda6:	f022 0203 	bic.w	r2, r2, #3
 800bdaa:	1b93      	subs	r3, r2, r6
 800bdac:	2b0f      	cmp	r3, #15
 800bdae:	ddf0      	ble.n	800bd92 <_malloc_r+0x13a>
 800bdb0:	4620      	mov	r0, r4
 800bdb2:	e9d8 5402 	ldrd	r5, r4, [r8, #8]
 800bdb6:	eb08 0106 	add.w	r1, r8, r6
 800bdba:	f046 0601 	orr.w	r6, r6, #1
 800bdbe:	f8c8 6004 	str.w	r6, [r8, #4]
 800bdc2:	60ec      	str	r4, [r5, #12]
 800bdc4:	60a5      	str	r5, [r4, #8]
 800bdc6:	f043 0401 	orr.w	r4, r3, #1
 800bdca:	e9c7 1104 	strd	r1, r1, [r7, #16]
 800bdce:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 800bdd2:	604c      	str	r4, [r1, #4]
 800bdd4:	f848 3002 	str.w	r3, [r8, r2]
 800bdd8:	f000 f9f4 	bl	800c1c4 <__malloc_unlock>
 800bddc:	f108 0508 	add.w	r5, r8, #8
 800bde0:	e002      	b.n	800bde8 <_malloc_r+0x190>
 800bde2:	230c      	movs	r3, #12
 800bde4:	6023      	str	r3, [r4, #0]
 800bde6:	2500      	movs	r5, #0
 800bde8:	4628      	mov	r0, r5
 800bdea:	b003      	add	sp, #12
 800bdec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bdf4:	2040      	movs	r0, #64	; 0x40
 800bdf6:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 800bdfa:	e773      	b.n	800bce4 <_malloc_r+0x8c>
 800bdfc:	68d3      	ldr	r3, [r2, #12]
 800bdfe:	429a      	cmp	r2, r3
 800be00:	bf08      	it	eq
 800be02:	3002      	addeq	r0, #2
 800be04:	f47f af40 	bne.w	800bc88 <_malloc_r+0x30>
 800be08:	693d      	ldr	r5, [r7, #16]
 800be0a:	f8df c148 	ldr.w	ip, [pc, #328]	; 800bf54 <_malloc_r+0x2fc>
 800be0e:	4565      	cmp	r5, ip
 800be10:	d182      	bne.n	800bd18 <_malloc_r+0xc0>
 800be12:	687a      	ldr	r2, [r7, #4]
 800be14:	1083      	asrs	r3, r0, #2
 800be16:	2101      	movs	r1, #1
 800be18:	4099      	lsls	r1, r3
 800be1a:	4291      	cmp	r1, r2
 800be1c:	d9a7      	bls.n	800bd6e <_malloc_r+0x116>
 800be1e:	68bd      	ldr	r5, [r7, #8]
 800be20:	686b      	ldr	r3, [r5, #4]
 800be22:	f023 0903 	bic.w	r9, r3, #3
 800be26:	454e      	cmp	r6, r9
 800be28:	d803      	bhi.n	800be32 <_malloc_r+0x1da>
 800be2a:	eba9 0306 	sub.w	r3, r9, r6
 800be2e:	2b0f      	cmp	r3, #15
 800be30:	dc7a      	bgt.n	800bf28 <_malloc_r+0x2d0>
 800be32:	f8df b124 	ldr.w	fp, [pc, #292]	; 800bf58 <_malloc_r+0x300>
 800be36:	4b49      	ldr	r3, [pc, #292]	; (800bf5c <_malloc_r+0x304>)
 800be38:	f8db 2000 	ldr.w	r2, [fp]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	3201      	adds	r2, #1
 800be40:	4433      	add	r3, r6
 800be42:	eb05 0a09 	add.w	sl, r5, r9
 800be46:	f000 8133 	beq.w	800c0b0 <_malloc_r+0x458>
 800be4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be4e:	330f      	adds	r3, #15
 800be50:	f423 687f 	bic.w	r8, r3, #4080	; 0xff0
 800be54:	f028 080f 	bic.w	r8, r8, #15
 800be58:	4641      	mov	r1, r8
 800be5a:	4620      	mov	r0, r4
 800be5c:	f7fd fae2 	bl	8009424 <_sbrk_r>
 800be60:	1c41      	adds	r1, r0, #1
 800be62:	4602      	mov	r2, r0
 800be64:	f000 80f3 	beq.w	800c04e <_malloc_r+0x3f6>
 800be68:	4582      	cmp	sl, r0
 800be6a:	f200 80ee 	bhi.w	800c04a <_malloc_r+0x3f2>
 800be6e:	4b3c      	ldr	r3, [pc, #240]	; (800bf60 <_malloc_r+0x308>)
 800be70:	6819      	ldr	r1, [r3, #0]
 800be72:	4441      	add	r1, r8
 800be74:	6019      	str	r1, [r3, #0]
 800be76:	4608      	mov	r0, r1
 800be78:	f000 814e 	beq.w	800c118 <_malloc_r+0x4c0>
 800be7c:	f8db 1000 	ldr.w	r1, [fp]
 800be80:	9301      	str	r3, [sp, #4]
 800be82:	3101      	adds	r1, #1
 800be84:	bf1b      	ittet	ne
 800be86:	eba2 010a 	subne.w	r1, r2, sl
 800be8a:	1809      	addne	r1, r1, r0
 800be8c:	f8cb 2000 	streq.w	r2, [fp]
 800be90:	6019      	strne	r1, [r3, #0]
 800be92:	f012 0b07 	ands.w	fp, r2, #7
 800be96:	f000 8117 	beq.w	800c0c8 <_malloc_r+0x470>
 800be9a:	f1cb 0108 	rsb	r1, fp, #8
 800be9e:	440a      	add	r2, r1
 800bea0:	f5cb 5180 	rsb	r1, fp, #4096	; 0x1000
 800bea4:	4490      	add	r8, r2
 800bea6:	3108      	adds	r1, #8
 800bea8:	eba1 0108 	sub.w	r1, r1, r8
 800beac:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 800beb0:	4651      	mov	r1, sl
 800beb2:	4620      	mov	r0, r4
 800beb4:	9200      	str	r2, [sp, #0]
 800beb6:	f7fd fab5 	bl	8009424 <_sbrk_r>
 800beba:	1c42      	adds	r2, r0, #1
 800bebc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bec0:	f000 814f 	beq.w	800c162 <_malloc_r+0x50a>
 800bec4:	1a80      	subs	r0, r0, r2
 800bec6:	eb00 080a 	add.w	r8, r0, sl
 800beca:	6819      	ldr	r1, [r3, #0]
 800becc:	60ba      	str	r2, [r7, #8]
 800bece:	f048 0001 	orr.w	r0, r8, #1
 800bed2:	4451      	add	r1, sl
 800bed4:	42bd      	cmp	r5, r7
 800bed6:	6050      	str	r0, [r2, #4]
 800bed8:	6019      	str	r1, [r3, #0]
 800beda:	f000 8129 	beq.w	800c130 <_malloc_r+0x4d8>
 800bede:	f1b9 0f0f 	cmp.w	r9, #15
 800bee2:	f240 8127 	bls.w	800c134 <_malloc_r+0x4dc>
 800bee6:	6868      	ldr	r0, [r5, #4]
 800bee8:	f1a9 0c0c 	sub.w	ip, r9, #12
 800beec:	f02c 0c07 	bic.w	ip, ip, #7
 800bef0:	f000 0001 	and.w	r0, r0, #1
 800bef4:	ea40 000c 	orr.w	r0, r0, ip
 800bef8:	6068      	str	r0, [r5, #4]
 800befa:	f04f 0e05 	mov.w	lr, #5
 800befe:	eb05 000c 	add.w	r0, r5, ip
 800bf02:	f1bc 0f0f 	cmp.w	ip, #15
 800bf06:	e9c0 ee01 	strd	lr, lr, [r0, #4]
 800bf0a:	f200 8132 	bhi.w	800c172 <_malloc_r+0x51a>
 800bf0e:	6850      	ldr	r0, [r2, #4]
 800bf10:	4615      	mov	r5, r2
 800bf12:	4b14      	ldr	r3, [pc, #80]	; (800bf64 <_malloc_r+0x30c>)
 800bf14:	681a      	ldr	r2, [r3, #0]
 800bf16:	428a      	cmp	r2, r1
 800bf18:	bf38      	it	cc
 800bf1a:	6019      	strcc	r1, [r3, #0]
 800bf1c:	4b12      	ldr	r3, [pc, #72]	; (800bf68 <_malloc_r+0x310>)
 800bf1e:	681a      	ldr	r2, [r3, #0]
 800bf20:	428a      	cmp	r2, r1
 800bf22:	bf38      	it	cc
 800bf24:	6019      	strcc	r1, [r3, #0]
 800bf26:	e094      	b.n	800c052 <_malloc_r+0x3fa>
 800bf28:	19aa      	adds	r2, r5, r6
 800bf2a:	f043 0301 	orr.w	r3, r3, #1
 800bf2e:	f046 0601 	orr.w	r6, r6, #1
 800bf32:	606e      	str	r6, [r5, #4]
 800bf34:	4620      	mov	r0, r4
 800bf36:	60ba      	str	r2, [r7, #8]
 800bf38:	6053      	str	r3, [r2, #4]
 800bf3a:	f000 f943 	bl	800c1c4 <__malloc_unlock>
 800bf3e:	3508      	adds	r5, #8
 800bf40:	4628      	mov	r0, r5
 800bf42:	b003      	add	sp, #12
 800bf44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf48:	68d9      	ldr	r1, [r3, #12]
 800bf4a:	441a      	add	r2, r3
 800bf4c:	e6a1      	b.n	800bc92 <_malloc_r+0x3a>
 800bf4e:	bf00      	nop
 800bf50:	2400012c 	.word	0x2400012c
 800bf54:	24000134 	.word	0x24000134
 800bf58:	24000534 	.word	0x24000534
 800bf5c:	240025c8 	.word	0x240025c8
 800bf60:	24002598 	.word	0x24002598
 800bf64:	240025c0 	.word	0x240025c0
 800bf68:	240025c4 	.word	0x240025c4
 800bf6c:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
 800bf70:	ea4f 2352 	mov.w	r3, r2, lsr #9
 800bf74:	d363      	bcc.n	800c03e <_malloc_r+0x3e6>
 800bf76:	2b14      	cmp	r3, #20
 800bf78:	f200 80b7 	bhi.w	800c0ea <_malloc_r+0x492>
 800bf7c:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 800bf80:	00c9      	lsls	r1, r1, #3
 800bf82:	335b      	adds	r3, #91	; 0x5b
 800bf84:	eb07 0e01 	add.w	lr, r7, r1
 800bf88:	5879      	ldr	r1, [r7, r1]
 800bf8a:	f1ae 0e08 	sub.w	lr, lr, #8
 800bf8e:	458e      	cmp	lr, r1
 800bf90:	f000 8091 	beq.w	800c0b6 <_malloc_r+0x45e>
 800bf94:	684b      	ldr	r3, [r1, #4]
 800bf96:	f023 0303 	bic.w	r3, r3, #3
 800bf9a:	4293      	cmp	r3, r2
 800bf9c:	d902      	bls.n	800bfa4 <_malloc_r+0x34c>
 800bf9e:	6889      	ldr	r1, [r1, #8]
 800bfa0:	458e      	cmp	lr, r1
 800bfa2:	d1f7      	bne.n	800bf94 <_malloc_r+0x33c>
 800bfa4:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 800bfa8:	687a      	ldr	r2, [r7, #4]
 800bfaa:	e9c5 1e02 	strd	r1, lr, [r5, #8]
 800bfae:	f8ce 5008 	str.w	r5, [lr, #8]
 800bfb2:	60cd      	str	r5, [r1, #12]
 800bfb4:	e6d6      	b.n	800bd64 <_malloc_r+0x10c>
 800bfb6:	2b14      	cmp	r3, #20
 800bfb8:	d959      	bls.n	800c06e <_malloc_r+0x416>
 800bfba:	2b54      	cmp	r3, #84	; 0x54
 800bfbc:	f200 809d 	bhi.w	800c0fa <_malloc_r+0x4a2>
 800bfc0:	0b33      	lsrs	r3, r6, #12
 800bfc2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800bfc6:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 800bfca:	00c3      	lsls	r3, r0, #3
 800bfcc:	e68a      	b.n	800bce4 <_malloc_r+0x8c>
 800bfce:	f10e 0e01 	add.w	lr, lr, #1
 800bfd2:	f01e 0f03 	tst.w	lr, #3
 800bfd6:	f105 0508 	add.w	r5, r5, #8
 800bfda:	f47f aed5 	bne.w	800bd88 <_malloc_r+0x130>
 800bfde:	e051      	b.n	800c084 <_malloc_r+0x42c>
 800bfe0:	4442      	add	r2, r8
 800bfe2:	4645      	mov	r5, r8
 800bfe4:	6853      	ldr	r3, [r2, #4]
 800bfe6:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800bfea:	f043 0301 	orr.w	r3, r3, #1
 800bfee:	6053      	str	r3, [r2, #4]
 800bff0:	f855 3f08 	ldr.w	r3, [r5, #8]!
 800bff4:	4620      	mov	r0, r4
 800bff6:	60d9      	str	r1, [r3, #12]
 800bff8:	608b      	str	r3, [r1, #8]
 800bffa:	f000 f8e3 	bl	800c1c4 <__malloc_unlock>
 800bffe:	e6f3      	b.n	800bde8 <_malloc_r+0x190>
 800c000:	08f0      	lsrs	r0, r6, #3
 800c002:	f106 0208 	add.w	r2, r6, #8
 800c006:	e637      	b.n	800bc78 <_malloc_r+0x20>
 800c008:	442a      	add	r2, r5
 800c00a:	4620      	mov	r0, r4
 800c00c:	6853      	ldr	r3, [r2, #4]
 800c00e:	f043 0301 	orr.w	r3, r3, #1
 800c012:	6053      	str	r3, [r2, #4]
 800c014:	3508      	adds	r5, #8
 800c016:	f000 f8d5 	bl	800c1c4 <__malloc_unlock>
 800c01a:	e6e5      	b.n	800bde8 <_malloc_r+0x190>
 800c01c:	19a9      	adds	r1, r5, r6
 800c01e:	4620      	mov	r0, r4
 800c020:	f046 0601 	orr.w	r6, r6, #1
 800c024:	f043 0401 	orr.w	r4, r3, #1
 800c028:	606e      	str	r6, [r5, #4]
 800c02a:	e9c7 1104 	strd	r1, r1, [r7, #16]
 800c02e:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 800c032:	604c      	str	r4, [r1, #4]
 800c034:	50ab      	str	r3, [r5, r2]
 800c036:	f000 f8c5 	bl	800c1c4 <__malloc_unlock>
 800c03a:	3508      	adds	r5, #8
 800c03c:	e6d4      	b.n	800bde8 <_malloc_r+0x190>
 800c03e:	0993      	lsrs	r3, r2, #6
 800c040:	f103 0139 	add.w	r1, r3, #57	; 0x39
 800c044:	00c9      	lsls	r1, r1, #3
 800c046:	3338      	adds	r3, #56	; 0x38
 800c048:	e79c      	b.n	800bf84 <_malloc_r+0x32c>
 800c04a:	42bd      	cmp	r5, r7
 800c04c:	d05f      	beq.n	800c10e <_malloc_r+0x4b6>
 800c04e:	68bd      	ldr	r5, [r7, #8]
 800c050:	6868      	ldr	r0, [r5, #4]
 800c052:	f020 0803 	bic.w	r8, r0, #3
 800c056:	4546      	cmp	r6, r8
 800c058:	eba8 0306 	sub.w	r3, r8, r6
 800c05c:	d802      	bhi.n	800c064 <_malloc_r+0x40c>
 800c05e:	2b0f      	cmp	r3, #15
 800c060:	f73f af62 	bgt.w	800bf28 <_malloc_r+0x2d0>
 800c064:	4620      	mov	r0, r4
 800c066:	f000 f8ad 	bl	800c1c4 <__malloc_unlock>
 800c06a:	2500      	movs	r5, #0
 800c06c:	e6bc      	b.n	800bde8 <_malloc_r+0x190>
 800c06e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800c072:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 800c076:	00c3      	lsls	r3, r0, #3
 800c078:	e634      	b.n	800bce4 <_malloc_r+0x8c>
 800c07a:	f859 3908 	ldr.w	r3, [r9], #-8
 800c07e:	454b      	cmp	r3, r9
 800c080:	f040 8096 	bne.w	800c1b0 <_malloc_r+0x558>
 800c084:	f010 0f03 	tst.w	r0, #3
 800c088:	f100 30ff 	add.w	r0, r0, #4294967295
 800c08c:	d1f5      	bne.n	800c07a <_malloc_r+0x422>
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	ea23 0301 	bic.w	r3, r3, r1
 800c094:	607b      	str	r3, [r7, #4]
 800c096:	0049      	lsls	r1, r1, #1
 800c098:	4299      	cmp	r1, r3
 800c09a:	f63f aec0 	bhi.w	800be1e <_malloc_r+0x1c6>
 800c09e:	b919      	cbnz	r1, 800c0a8 <_malloc_r+0x450>
 800c0a0:	e6bd      	b.n	800be1e <_malloc_r+0x1c6>
 800c0a2:	0049      	lsls	r1, r1, #1
 800c0a4:	f10e 0e04 	add.w	lr, lr, #4
 800c0a8:	4219      	tst	r1, r3
 800c0aa:	d0fa      	beq.n	800c0a2 <_malloc_r+0x44a>
 800c0ac:	4670      	mov	r0, lr
 800c0ae:	e667      	b.n	800bd80 <_malloc_r+0x128>
 800c0b0:	f103 0810 	add.w	r8, r3, #16
 800c0b4:	e6d0      	b.n	800be58 <_malloc_r+0x200>
 800c0b6:	109a      	asrs	r2, r3, #2
 800c0b8:	f04f 0801 	mov.w	r8, #1
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	fa08 f202 	lsl.w	r2, r8, r2
 800c0c2:	431a      	orrs	r2, r3
 800c0c4:	607a      	str	r2, [r7, #4]
 800c0c6:	e770      	b.n	800bfaa <_malloc_r+0x352>
 800c0c8:	eb02 0108 	add.w	r1, r2, r8
 800c0cc:	4249      	negs	r1, r1
 800c0ce:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 800c0d2:	4651      	mov	r1, sl
 800c0d4:	4620      	mov	r0, r4
 800c0d6:	9200      	str	r2, [sp, #0]
 800c0d8:	f7fd f9a4 	bl	8009424 <_sbrk_r>
 800c0dc:	1c43      	adds	r3, r0, #1
 800c0de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c0e2:	f47f aeef 	bne.w	800bec4 <_malloc_r+0x26c>
 800c0e6:	46da      	mov	sl, fp
 800c0e8:	e6ef      	b.n	800beca <_malloc_r+0x272>
 800c0ea:	2b54      	cmp	r3, #84	; 0x54
 800c0ec:	d825      	bhi.n	800c13a <_malloc_r+0x4e2>
 800c0ee:	0b13      	lsrs	r3, r2, #12
 800c0f0:	f103 016f 	add.w	r1, r3, #111	; 0x6f
 800c0f4:	00c9      	lsls	r1, r1, #3
 800c0f6:	336e      	adds	r3, #110	; 0x6e
 800c0f8:	e744      	b.n	800bf84 <_malloc_r+0x32c>
 800c0fa:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800c0fe:	d825      	bhi.n	800c14c <_malloc_r+0x4f4>
 800c100:	0bf3      	lsrs	r3, r6, #15
 800c102:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800c106:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 800c10a:	00c3      	lsls	r3, r0, #3
 800c10c:	e5ea      	b.n	800bce4 <_malloc_r+0x8c>
 800c10e:	4b29      	ldr	r3, [pc, #164]	; (800c1b4 <_malloc_r+0x55c>)
 800c110:	6818      	ldr	r0, [r3, #0]
 800c112:	4440      	add	r0, r8
 800c114:	6018      	str	r0, [r3, #0]
 800c116:	e6b1      	b.n	800be7c <_malloc_r+0x224>
 800c118:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
 800c11c:	f1bc 0f00 	cmp.w	ip, #0
 800c120:	f47f aeac 	bne.w	800be7c <_malloc_r+0x224>
 800c124:	68bd      	ldr	r5, [r7, #8]
 800c126:	44c8      	add	r8, r9
 800c128:	f048 0001 	orr.w	r0, r8, #1
 800c12c:	6068      	str	r0, [r5, #4]
 800c12e:	e6f0      	b.n	800bf12 <_malloc_r+0x2ba>
 800c130:	4615      	mov	r5, r2
 800c132:	e6ee      	b.n	800bf12 <_malloc_r+0x2ba>
 800c134:	2301      	movs	r3, #1
 800c136:	6053      	str	r3, [r2, #4]
 800c138:	e794      	b.n	800c064 <_malloc_r+0x40c>
 800c13a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800c13e:	d823      	bhi.n	800c188 <_malloc_r+0x530>
 800c140:	0bd3      	lsrs	r3, r2, #15
 800c142:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800c146:	00c9      	lsls	r1, r1, #3
 800c148:	3377      	adds	r3, #119	; 0x77
 800c14a:	e71b      	b.n	800bf84 <_malloc_r+0x32c>
 800c14c:	f240 5254 	movw	r2, #1364	; 0x554
 800c150:	4293      	cmp	r3, r2
 800c152:	d823      	bhi.n	800c19c <_malloc_r+0x544>
 800c154:	0cb3      	lsrs	r3, r6, #18
 800c156:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800c15a:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 800c15e:	00c3      	lsls	r3, r0, #3
 800c160:	e5c0      	b.n	800bce4 <_malloc_r+0x8c>
 800c162:	f1ab 0b08 	sub.w	fp, fp, #8
 800c166:	44d8      	add	r8, fp
 800c168:	eba8 0802 	sub.w	r8, r8, r2
 800c16c:	f04f 0a00 	mov.w	sl, #0
 800c170:	e6ab      	b.n	800beca <_malloc_r+0x272>
 800c172:	f105 0108 	add.w	r1, r5, #8
 800c176:	4620      	mov	r0, r4
 800c178:	9300      	str	r3, [sp, #0]
 800c17a:	f002 ffe1 	bl	800f140 <_free_r>
 800c17e:	68bd      	ldr	r5, [r7, #8]
 800c180:	9b00      	ldr	r3, [sp, #0]
 800c182:	6868      	ldr	r0, [r5, #4]
 800c184:	6819      	ldr	r1, [r3, #0]
 800c186:	e6c4      	b.n	800bf12 <_malloc_r+0x2ba>
 800c188:	f240 5154 	movw	r1, #1364	; 0x554
 800c18c:	428b      	cmp	r3, r1
 800c18e:	d80b      	bhi.n	800c1a8 <_malloc_r+0x550>
 800c190:	0c93      	lsrs	r3, r2, #18
 800c192:	f103 017d 	add.w	r1, r3, #125	; 0x7d
 800c196:	00c9      	lsls	r1, r1, #3
 800c198:	337c      	adds	r3, #124	; 0x7c
 800c19a:	e6f3      	b.n	800bf84 <_malloc_r+0x32c>
 800c19c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800c1a0:	207f      	movs	r0, #127	; 0x7f
 800c1a2:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 800c1a6:	e59d      	b.n	800bce4 <_malloc_r+0x8c>
 800c1a8:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 800c1ac:	237e      	movs	r3, #126	; 0x7e
 800c1ae:	e6e9      	b.n	800bf84 <_malloc_r+0x32c>
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	e770      	b.n	800c096 <_malloc_r+0x43e>
 800c1b4:	24002598 	.word	0x24002598

0800c1b8 <__malloc_lock>:
 800c1b8:	4801      	ldr	r0, [pc, #4]	; (800c1c0 <__malloc_lock+0x8>)
 800c1ba:	f001 bf45 	b.w	800e048 <__retarget_lock_acquire_recursive>
 800c1be:	bf00      	nop
 800c1c0:	2400270c 	.word	0x2400270c

0800c1c4 <__malloc_unlock>:
 800c1c4:	4801      	ldr	r0, [pc, #4]	; (800c1cc <__malloc_unlock+0x8>)
 800c1c6:	f001 bf41 	b.w	800e04c <__retarget_lock_release_recursive>
 800c1ca:	bf00      	nop
 800c1cc:	2400270c 	.word	0x2400270c

0800c1d0 <_svfprintf_r>:
 800c1d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1d4:	b0d9      	sub	sp, #356	; 0x164
 800c1d6:	460c      	mov	r4, r1
 800c1d8:	910c      	str	r1, [sp, #48]	; 0x30
 800c1da:	4690      	mov	r8, r2
 800c1dc:	930e      	str	r3, [sp, #56]	; 0x38
 800c1de:	4682      	mov	sl, r0
 800c1e0:	f001 ff2a 	bl	800e038 <_localeconv_r>
 800c1e4:	6803      	ldr	r3, [r0, #0]
 800c1e6:	9319      	str	r3, [sp, #100]	; 0x64
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	f7f4 fa29 	bl	8000640 <strlen>
 800c1ee:	2208      	movs	r2, #8
 800c1f0:	9017      	str	r0, [sp, #92]	; 0x5c
 800c1f2:	2100      	movs	r1, #0
 800c1f4:	a828      	add	r0, sp, #160	; 0xa0
 800c1f6:	f7ff fc97 	bl	800bb28 <memset>
 800c1fa:	89a3      	ldrh	r3, [r4, #12]
 800c1fc:	061f      	lsls	r7, r3, #24
 800c1fe:	d503      	bpl.n	800c208 <_svfprintf_r+0x38>
 800c200:	6923      	ldr	r3, [r4, #16]
 800c202:	2b00      	cmp	r3, #0
 800c204:	f000 873f 	beq.w	800d086 <_svfprintf_r+0xeb6>
 800c208:	2300      	movs	r3, #0
 800c20a:	aa2f      	add	r2, sp, #188	; 0xbc
 800c20c:	2400      	movs	r4, #0
 800c20e:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
 800c212:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
 800c216:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
 800c21a:	9313      	str	r3, [sp, #76]	; 0x4c
 800c21c:	9318      	str	r3, [sp, #96]	; 0x60
 800c21e:	9309      	str	r3, [sp, #36]	; 0x24
 800c220:	2300      	movs	r3, #0
 800c222:	e9cd 3414 	strd	r3, r4, [sp, #80]	; 0x50
 800c226:	922c      	str	r2, [sp, #176]	; 0xb0
 800c228:	4691      	mov	r9, r2
 800c22a:	4644      	mov	r4, r8
 800c22c:	46a0      	mov	r8, r4
 800c22e:	4b78      	ldr	r3, [pc, #480]	; (800c410 <_svfprintf_r+0x240>)
 800c230:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 800c234:	f001 fefa 	bl	800e02c <__locale_mb_cur_max>
 800c238:	4603      	mov	r3, r0
 800c23a:	a828      	add	r0, sp, #160	; 0xa0
 800c23c:	9000      	str	r0, [sp, #0]
 800c23e:	4642      	mov	r2, r8
 800c240:	a924      	add	r1, sp, #144	; 0x90
 800c242:	4650      	mov	r0, sl
 800c244:	47a8      	blx	r5
 800c246:	2800      	cmp	r0, #0
 800c248:	f000 80b0 	beq.w	800c3ac <_svfprintf_r+0x1dc>
 800c24c:	f2c0 80a6 	blt.w	800c39c <_svfprintf_r+0x1cc>
 800c250:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c252:	2a25      	cmp	r2, #37	; 0x25
 800c254:	4603      	mov	r3, r0
 800c256:	d001      	beq.n	800c25c <_svfprintf_r+0x8c>
 800c258:	4498      	add	r8, r3
 800c25a:	e7e8      	b.n	800c22e <_svfprintf_r+0x5e>
 800c25c:	ebb8 0704 	subs.w	r7, r8, r4
 800c260:	4606      	mov	r6, r0
 800c262:	f040 80a7 	bne.w	800c3b4 <_svfprintf_r+0x1e4>
 800c266:	2300      	movs	r3, #0
 800c268:	f04f 32ff 	mov.w	r2, #4294967295
 800c26c:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800c270:	469b      	mov	fp, r3
 800c272:	930b      	str	r3, [sp, #44]	; 0x2c
 800c274:	f108 0801 	add.w	r8, r8, #1
 800c278:	f898 3000 	ldrb.w	r3, [r8]
 800c27c:	9208      	str	r2, [sp, #32]
 800c27e:	252b      	movs	r5, #43	; 0x2b
 800c280:	2620      	movs	r6, #32
 800c282:	f108 0801 	add.w	r8, r8, #1
 800c286:	f1a3 0220 	sub.w	r2, r3, #32
 800c28a:	2a5a      	cmp	r2, #90	; 0x5a
 800c28c:	f200 80c2 	bhi.w	800c414 <_svfprintf_r+0x244>
 800c290:	e8df f012 	tbh	[pc, r2, lsl #1]
 800c294:	00c002e6 	.word	0x00c002e6
 800c298:	02e100c0 	.word	0x02e100c0
 800c29c:	00c000c0 	.word	0x00c000c0
 800c2a0:	006a00c0 	.word	0x006a00c0
 800c2a4:	00c000c0 	.word	0x00c000c0
 800c2a8:	02840208 	.word	0x02840208
 800c2ac:	021300c0 	.word	0x021300c0
 800c2b0:	00c002c7 	.word	0x00c002c7
 800c2b4:	005b02c2 	.word	0x005b02c2
 800c2b8:	005b005b 	.word	0x005b005b
 800c2bc:	005b005b 	.word	0x005b005b
 800c2c0:	005b005b 	.word	0x005b005b
 800c2c4:	005b005b 	.word	0x005b005b
 800c2c8:	00c000c0 	.word	0x00c000c0
 800c2cc:	00c000c0 	.word	0x00c000c0
 800c2d0:	00c000c0 	.word	0x00c000c0
 800c2d4:	014300c0 	.word	0x014300c0
 800c2d8:	018900c0 	.word	0x018900c0
 800c2dc:	0143021d 	.word	0x0143021d
 800c2e0:	01430143 	.word	0x01430143
 800c2e4:	00c000c0 	.word	0x00c000c0
 800c2e8:	00c000c0 	.word	0x00c000c0
 800c2ec:	00c00218 	.word	0x00c00218
 800c2f0:	029600c0 	.word	0x029600c0
 800c2f4:	00c000c0 	.word	0x00c000c0
 800c2f8:	01b100c0 	.word	0x01b100c0
 800c2fc:	02a900c0 	.word	0x02a900c0
 800c300:	00c000c0 	.word	0x00c000c0
 800c304:	00c006dd 	.word	0x00c006dd
 800c308:	00c000c0 	.word	0x00c000c0
 800c30c:	00c000c0 	.word	0x00c000c0
 800c310:	00c000c0 	.word	0x00c000c0
 800c314:	014300c0 	.word	0x014300c0
 800c318:	018900c0 	.word	0x018900c0
 800c31c:	014301e2 	.word	0x014301e2
 800c320:	01430143 	.word	0x01430143
 800c324:	01e20277 	.word	0x01e20277
 800c328:	00c0007f 	.word	0x00c0007f
 800c32c:	00c00289 	.word	0x00c00289
 800c330:	06da025f 	.word	0x06da025f
 800c334:	007f0232 	.word	0x007f0232
 800c338:	01b100c0 	.word	0x01b100c0
 800c33c:	06b4007c 	.word	0x06b4007c
 800c340:	00c000c0 	.word	0x00c000c0
 800c344:	00c006b8 	.word	0x00c006b8
 800c348:	007c      	.short	0x007c
 800c34a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800c34e:	2100      	movs	r1, #0
 800c350:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c354:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c358:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c35c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800c360:	2a09      	cmp	r2, #9
 800c362:	d9f5      	bls.n	800c350 <_svfprintf_r+0x180>
 800c364:	910b      	str	r1, [sp, #44]	; 0x2c
 800c366:	e78e      	b.n	800c286 <_svfprintf_r+0xb6>
 800c368:	4650      	mov	r0, sl
 800c36a:	f001 fe65 	bl	800e038 <_localeconv_r>
 800c36e:	6843      	ldr	r3, [r0, #4]
 800c370:	931c      	str	r3, [sp, #112]	; 0x70
 800c372:	4618      	mov	r0, r3
 800c374:	f7f4 f964 	bl	8000640 <strlen>
 800c378:	901d      	str	r0, [sp, #116]	; 0x74
 800c37a:	4607      	mov	r7, r0
 800c37c:	4650      	mov	r0, sl
 800c37e:	f001 fe5b 	bl	800e038 <_localeconv_r>
 800c382:	6883      	ldr	r3, [r0, #8]
 800c384:	931a      	str	r3, [sp, #104]	; 0x68
 800c386:	2f00      	cmp	r7, #0
 800c388:	f040 85b1 	bne.w	800ceee <_svfprintf_r+0xd1e>
 800c38c:	f898 3000 	ldrb.w	r3, [r8]
 800c390:	e777      	b.n	800c282 <_svfprintf_r+0xb2>
 800c392:	f898 3000 	ldrb.w	r3, [r8]
 800c396:	f04b 0b20 	orr.w	fp, fp, #32
 800c39a:	e772      	b.n	800c282 <_svfprintf_r+0xb2>
 800c39c:	2208      	movs	r2, #8
 800c39e:	2100      	movs	r1, #0
 800c3a0:	a828      	add	r0, sp, #160	; 0xa0
 800c3a2:	f7ff fbc1 	bl	800bb28 <memset>
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	4498      	add	r8, r3
 800c3aa:	e740      	b.n	800c22e <_svfprintf_r+0x5e>
 800c3ac:	ebb8 0704 	subs.w	r7, r8, r4
 800c3b0:	4606      	mov	r6, r0
 800c3b2:	d011      	beq.n	800c3d8 <_svfprintf_r+0x208>
 800c3b4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c3b6:	443b      	add	r3, r7
 800c3b8:	932e      	str	r3, [sp, #184]	; 0xb8
 800c3ba:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c3bc:	3301      	adds	r3, #1
 800c3be:	2b07      	cmp	r3, #7
 800c3c0:	e9c9 4700 	strd	r4, r7, [r9]
 800c3c4:	932d      	str	r3, [sp, #180]	; 0xb4
 800c3c6:	dc19      	bgt.n	800c3fc <_svfprintf_r+0x22c>
 800c3c8:	f109 0908 	add.w	r9, r9, #8
 800c3cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3ce:	443b      	add	r3, r7
 800c3d0:	9309      	str	r3, [sp, #36]	; 0x24
 800c3d2:	2e00      	cmp	r6, #0
 800c3d4:	f47f af47 	bne.w	800c266 <_svfprintf_r+0x96>
 800c3d8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	f041 8201 	bne.w	800d7e2 <_svfprintf_r+0x1612>
 800c3e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c3e2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800c3e6:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c3ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3ec:	bf18      	it	ne
 800c3ee:	f04f 33ff 	movne.w	r3, #4294967295
 800c3f2:	9309      	str	r3, [sp, #36]	; 0x24
 800c3f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c3f6:	b059      	add	sp, #356	; 0x164
 800c3f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3fc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c3fe:	aa2c      	add	r2, sp, #176	; 0xb0
 800c400:	4650      	mov	r0, sl
 800c402:	f003 fba9 	bl	800fb58 <__ssprint_r>
 800c406:	2800      	cmp	r0, #0
 800c408:	d1ea      	bne.n	800c3e0 <_svfprintf_r+0x210>
 800c40a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800c40e:	e7dd      	b.n	800c3cc <_svfprintf_r+0x1fc>
 800c410:	24000548 	.word	0x24000548
 800c414:	9310      	str	r3, [sp, #64]	; 0x40
 800c416:	2b00      	cmp	r3, #0
 800c418:	d0de      	beq.n	800c3d8 <_svfprintf_r+0x208>
 800c41a:	2200      	movs	r2, #0
 800c41c:	f88d 30fc 	strb.w	r3, [sp, #252]	; 0xfc
 800c420:	2301      	movs	r3, #1
 800c422:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800c426:	9307      	str	r3, [sp, #28]
 800c428:	920d      	str	r2, [sp, #52]	; 0x34
 800c42a:	930a      	str	r3, [sp, #40]	; 0x28
 800c42c:	9208      	str	r2, [sp, #32]
 800c42e:	9212      	str	r2, [sp, #72]	; 0x48
 800c430:	9216      	str	r2, [sp, #88]	; 0x58
 800c432:	9211      	str	r2, [sp, #68]	; 0x44
 800c434:	ac3f      	add	r4, sp, #252	; 0xfc
 800c436:	f01b 0302 	ands.w	r3, fp, #2
 800c43a:	d002      	beq.n	800c442 <_svfprintf_r+0x272>
 800c43c:	9907      	ldr	r1, [sp, #28]
 800c43e:	3102      	adds	r1, #2
 800c440:	9107      	str	r1, [sp, #28]
 800c442:	f01b 0184 	ands.w	r1, fp, #132	; 0x84
 800c446:	910f      	str	r1, [sp, #60]	; 0x3c
 800c448:	d105      	bne.n	800c456 <_svfprintf_r+0x286>
 800c44a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c44c:	9807      	ldr	r0, [sp, #28]
 800c44e:	1a0f      	subs	r7, r1, r0
 800c450:	2f00      	cmp	r7, #0
 800c452:	f300 8382 	bgt.w	800cb5a <_svfprintf_r+0x98a>
 800c456:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800c458:	b182      	cbz	r2, 800c47c <_svfprintf_r+0x2ac>
 800c45a:	2201      	movs	r2, #1
 800c45c:	f8c9 2004 	str.w	r2, [r9, #4]
 800c460:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800c462:	3201      	adds	r2, #1
 800c464:	3601      	adds	r6, #1
 800c466:	f10d 0187 	add.w	r1, sp, #135	; 0x87
 800c46a:	2a07      	cmp	r2, #7
 800c46c:	962e      	str	r6, [sp, #184]	; 0xb8
 800c46e:	922d      	str	r2, [sp, #180]	; 0xb4
 800c470:	f8c9 1000 	str.w	r1, [r9]
 800c474:	f300 83bd 	bgt.w	800cbf2 <_svfprintf_r+0xa22>
 800c478:	f109 0908 	add.w	r9, r9, #8
 800c47c:	b183      	cbz	r3, 800c4a0 <_svfprintf_r+0x2d0>
 800c47e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c480:	aa22      	add	r2, sp, #136	; 0x88
 800c482:	3301      	adds	r3, #1
 800c484:	3602      	adds	r6, #2
 800c486:	f8c9 2000 	str.w	r2, [r9]
 800c48a:	2b07      	cmp	r3, #7
 800c48c:	f04f 0202 	mov.w	r2, #2
 800c490:	962e      	str	r6, [sp, #184]	; 0xb8
 800c492:	932d      	str	r3, [sp, #180]	; 0xb4
 800c494:	f8c9 2004 	str.w	r2, [r9, #4]
 800c498:	f300 83c0 	bgt.w	800cc1c <_svfprintf_r+0xa4c>
 800c49c:	f109 0908 	add.w	r9, r9, #8
 800c4a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c4a2:	2b80      	cmp	r3, #128	; 0x80
 800c4a4:	f000 8281 	beq.w	800c9aa <_svfprintf_r+0x7da>
 800c4a8:	9b08      	ldr	r3, [sp, #32]
 800c4aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c4ac:	1a9f      	subs	r7, r3, r2
 800c4ae:	2f00      	cmp	r7, #0
 800c4b0:	f300 82bc 	bgt.w	800ca2c <_svfprintf_r+0x85c>
 800c4b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c4b8:	f040 821e 	bne.w	800c8f8 <_svfprintf_r+0x728>
 800c4bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4be:	f8c9 3004 	str.w	r3, [r9, #4]
 800c4c2:	441e      	add	r6, r3
 800c4c4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c4c6:	f8c9 4000 	str.w	r4, [r9]
 800c4ca:	3301      	adds	r3, #1
 800c4cc:	2b07      	cmp	r3, #7
 800c4ce:	962e      	str	r6, [sp, #184]	; 0xb8
 800c4d0:	932d      	str	r3, [sp, #180]	; 0xb4
 800c4d2:	f300 8337 	bgt.w	800cb44 <_svfprintf_r+0x974>
 800c4d6:	f109 0908 	add.w	r9, r9, #8
 800c4da:	f01b 0f04 	tst.w	fp, #4
 800c4de:	d005      	beq.n	800c4ec <_svfprintf_r+0x31c>
 800c4e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c4e2:	9a07      	ldr	r2, [sp, #28]
 800c4e4:	1a9c      	subs	r4, r3, r2
 800c4e6:	2c00      	cmp	r4, #0
 800c4e8:	f300 83a4 	bgt.w	800cc34 <_svfprintf_r+0xa64>
 800c4ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c4f0:	9907      	ldr	r1, [sp, #28]
 800c4f2:	428a      	cmp	r2, r1
 800c4f4:	bfac      	ite	ge
 800c4f6:	189b      	addge	r3, r3, r2
 800c4f8:	185b      	addlt	r3, r3, r1
 800c4fa:	9309      	str	r3, [sp, #36]	; 0x24
 800c4fc:	2e00      	cmp	r6, #0
 800c4fe:	f040 82ca 	bne.w	800ca96 <_svfprintf_r+0x8c6>
 800c502:	2300      	movs	r3, #0
 800c504:	932d      	str	r3, [sp, #180]	; 0xb4
 800c506:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c508:	b11b      	cbz	r3, 800c512 <_svfprintf_r+0x342>
 800c50a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c50c:	4650      	mov	r0, sl
 800c50e:	f002 fe17 	bl	800f140 <_free_r>
 800c512:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800c516:	4644      	mov	r4, r8
 800c518:	e688      	b.n	800c22c <_svfprintf_r+0x5c>
 800c51a:	9310      	str	r3, [sp, #64]	; 0x40
 800c51c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c51e:	3307      	adds	r3, #7
 800c520:	f023 0107 	bic.w	r1, r3, #7
 800c524:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c528:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800c52c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c530:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800c534:	910e      	str	r1, [sp, #56]	; 0x38
 800c536:	4616      	mov	r6, r2
 800c538:	4610      	mov	r0, r2
 800c53a:	4bb3      	ldr	r3, [pc, #716]	; (800c808 <_svfprintf_r+0x638>)
 800c53c:	4629      	mov	r1, r5
 800c53e:	f04f 32ff 	mov.w	r2, #4294967295
 800c542:	f7f4 fd41 	bl	8000fc8 <__aeabi_dcmpun>
 800c546:	2800      	cmp	r0, #0
 800c548:	f040 84fc 	bne.w	800cf44 <_svfprintf_r+0xd74>
 800c54c:	4bae      	ldr	r3, [pc, #696]	; (800c808 <_svfprintf_r+0x638>)
 800c54e:	4630      	mov	r0, r6
 800c550:	4629      	mov	r1, r5
 800c552:	f04f 32ff 	mov.w	r2, #4294967295
 800c556:	f7f4 fd19 	bl	8000f8c <__aeabi_dcmple>
 800c55a:	2800      	cmp	r0, #0
 800c55c:	f040 84f2 	bne.w	800cf44 <_svfprintf_r+0xd74>
 800c560:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800c564:	2200      	movs	r2, #0
 800c566:	2300      	movs	r3, #0
 800c568:	f7f4 fd06 	bl	8000f78 <__aeabi_dcmplt>
 800c56c:	2800      	cmp	r0, #0
 800c56e:	f041 8038 	bne.w	800d5e2 <_svfprintf_r+0x1412>
 800c572:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800c576:	4ca5      	ldr	r4, [pc, #660]	; (800c80c <_svfprintf_r+0x63c>)
 800c578:	4ba5      	ldr	r3, [pc, #660]	; (800c810 <_svfprintf_r+0x640>)
 800c57a:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800c57e:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c580:	2947      	cmp	r1, #71	; 0x47
 800c582:	bfc8      	it	gt
 800c584:	461c      	movgt	r4, r3
 800c586:	2300      	movs	r3, #0
 800c588:	2103      	movs	r1, #3
 800c58a:	930d      	str	r3, [sp, #52]	; 0x34
 800c58c:	9107      	str	r1, [sp, #28]
 800c58e:	910a      	str	r1, [sp, #40]	; 0x28
 800c590:	9308      	str	r3, [sp, #32]
 800c592:	9312      	str	r3, [sp, #72]	; 0x48
 800c594:	9316      	str	r3, [sp, #88]	; 0x58
 800c596:	9311      	str	r3, [sp, #68]	; 0x44
 800c598:	2a00      	cmp	r2, #0
 800c59a:	f43f af4c 	beq.w	800c436 <_svfprintf_r+0x266>
 800c59e:	9b07      	ldr	r3, [sp, #28]
 800c5a0:	3301      	adds	r3, #1
 800c5a2:	9307      	str	r3, [sp, #28]
 800c5a4:	e747      	b.n	800c436 <_svfprintf_r+0x266>
 800c5a6:	2b43      	cmp	r3, #67	; 0x43
 800c5a8:	9310      	str	r3, [sp, #64]	; 0x40
 800c5aa:	d003      	beq.n	800c5b4 <_svfprintf_r+0x3e4>
 800c5ac:	f01b 0f10 	tst.w	fp, #16
 800c5b0:	f000 8551 	beq.w	800d056 <_svfprintf_r+0xe86>
 800c5b4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800c5b6:	2208      	movs	r2, #8
 800c5b8:	2100      	movs	r1, #0
 800c5ba:	a82a      	add	r0, sp, #168	; 0xa8
 800c5bc:	ac3f      	add	r4, sp, #252	; 0xfc
 800c5be:	f7ff fab3 	bl	800bb28 <memset>
 800c5c2:	ab2a      	add	r3, sp, #168	; 0xa8
 800c5c4:	f856 2b04 	ldr.w	r2, [r6], #4
 800c5c8:	4621      	mov	r1, r4
 800c5ca:	4650      	mov	r0, sl
 800c5cc:	f003 fa90 	bl	800faf0 <_wcrtomb_r>
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	3301      	adds	r3, #1
 800c5d4:	900a      	str	r0, [sp, #40]	; 0x28
 800c5d6:	f001 82c3 	beq.w	800db60 <_svfprintf_r+0x1990>
 800c5da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5dc:	960e      	str	r6, [sp, #56]	; 0x38
 800c5de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c5e2:	9307      	str	r3, [sp, #28]
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800c5ea:	920d      	str	r2, [sp, #52]	; 0x34
 800c5ec:	9208      	str	r2, [sp, #32]
 800c5ee:	9212      	str	r2, [sp, #72]	; 0x48
 800c5f0:	9216      	str	r2, [sp, #88]	; 0x58
 800c5f2:	9211      	str	r2, [sp, #68]	; 0x44
 800c5f4:	e71f      	b.n	800c436 <_svfprintf_r+0x266>
 800c5f6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800c5f8:	9310      	str	r3, [sp, #64]	; 0x40
 800c5fa:	f857 4b04 	ldr.w	r4, [r7], #4
 800c5fe:	2300      	movs	r3, #0
 800c600:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800c604:	2c00      	cmp	r4, #0
 800c606:	f000 854d 	beq.w	800d0a4 <_svfprintf_r+0xed4>
 800c60a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c60c:	2b53      	cmp	r3, #83	; 0x53
 800c60e:	f000 86d4 	beq.w	800d3ba <_svfprintf_r+0x11ea>
 800c612:	f01b 0310 	ands.w	r3, fp, #16
 800c616:	9311      	str	r3, [sp, #68]	; 0x44
 800c618:	f040 86cf 	bne.w	800d3ba <_svfprintf_r+0x11ea>
 800c61c:	9b08      	ldr	r3, [sp, #32]
 800c61e:	1c5d      	adds	r5, r3, #1
 800c620:	f001 80cc 	beq.w	800d7bc <_svfprintf_r+0x15ec>
 800c624:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c626:	461a      	mov	r2, r3
 800c628:	4620      	mov	r0, r4
 800c62a:	f7f3 ffa9 	bl	8000580 <memchr>
 800c62e:	900d      	str	r0, [sp, #52]	; 0x34
 800c630:	2800      	cmp	r0, #0
 800c632:	f001 8351 	beq.w	800dcd8 <_svfprintf_r+0x1b08>
 800c636:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c638:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c63a:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800c63e:	970e      	str	r7, [sp, #56]	; 0x38
 800c640:	1b1b      	subs	r3, r3, r4
 800c642:	930a      	str	r3, [sp, #40]	; 0x28
 800c644:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c648:	9307      	str	r3, [sp, #28]
 800c64a:	2373      	movs	r3, #115	; 0x73
 800c64c:	9108      	str	r1, [sp, #32]
 800c64e:	9112      	str	r1, [sp, #72]	; 0x48
 800c650:	9116      	str	r1, [sp, #88]	; 0x58
 800c652:	910d      	str	r1, [sp, #52]	; 0x34
 800c654:	9310      	str	r3, [sp, #64]	; 0x40
 800c656:	e79f      	b.n	800c598 <_svfprintf_r+0x3c8>
 800c658:	f01b 0f20 	tst.w	fp, #32
 800c65c:	9310      	str	r3, [sp, #64]	; 0x40
 800c65e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c660:	d03c      	beq.n	800c6dc <_svfprintf_r+0x50c>
 800c662:	3307      	adds	r3, #7
 800c664:	f023 0307 	bic.w	r3, r3, #7
 800c668:	461a      	mov	r2, r3
 800c66a:	4611      	mov	r1, r2
 800c66c:	685b      	ldr	r3, [r3, #4]
 800c66e:	f851 2b08 	ldr.w	r2, [r1], #8
 800c672:	910e      	str	r1, [sp, #56]	; 0x38
 800c674:	4619      	mov	r1, r3
 800c676:	2b00      	cmp	r3, #0
 800c678:	f2c0 8401 	blt.w	800ce7e <_svfprintf_r+0xcae>
 800c67c:	9b08      	ldr	r3, [sp, #32]
 800c67e:	3301      	adds	r3, #1
 800c680:	f000 82a8 	beq.w	800cbd4 <_svfprintf_r+0xa04>
 800c684:	ea52 0301 	orrs.w	r3, r2, r1
 800c688:	f02b 0580 	bic.w	r5, fp, #128	; 0x80
 800c68c:	f040 82a3 	bne.w	800cbd6 <_svfprintf_r+0xa06>
 800c690:	9b08      	ldr	r3, [sp, #32]
 800c692:	2b00      	cmp	r3, #0
 800c694:	f040 82a4 	bne.w	800cbe0 <_svfprintf_r+0xa10>
 800c698:	46ab      	mov	fp, r5
 800c69a:	2300      	movs	r3, #0
 800c69c:	9308      	str	r3, [sp, #32]
 800c69e:	930a      	str	r3, [sp, #40]	; 0x28
 800c6a0:	ac58      	add	r4, sp, #352	; 0x160
 800c6a2:	e0ff      	b.n	800c8a4 <_svfprintf_r+0x6d4>
 800c6a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6aa:	920b      	str	r2, [sp, #44]	; 0x2c
 800c6ac:	2a00      	cmp	r2, #0
 800c6ae:	f280 840c 	bge.w	800ceca <_svfprintf_r+0xcfa>
 800c6b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c6b4:	930e      	str	r3, [sp, #56]	; 0x38
 800c6b6:	4252      	negs	r2, r2
 800c6b8:	920b      	str	r2, [sp, #44]	; 0x2c
 800c6ba:	f898 3000 	ldrb.w	r3, [r8]
 800c6be:	f04b 0b04 	orr.w	fp, fp, #4
 800c6c2:	e5de      	b.n	800c282 <_svfprintf_r+0xb2>
 800c6c4:	f898 3000 	ldrb.w	r3, [r8]
 800c6c8:	f04b 0b08 	orr.w	fp, fp, #8
 800c6cc:	e5d9      	b.n	800c282 <_svfprintf_r+0xb2>
 800c6ce:	f04b 0b10 	orr.w	fp, fp, #16
 800c6d2:	f01b 0f20 	tst.w	fp, #32
 800c6d6:	9310      	str	r3, [sp, #64]	; 0x40
 800c6d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6da:	d1c2      	bne.n	800c662 <_svfprintf_r+0x492>
 800c6dc:	f01b 0f10 	tst.w	fp, #16
 800c6e0:	f040 83fe 	bne.w	800cee0 <_svfprintf_r+0xd10>
 800c6e4:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800c6e8:	f000 83f6 	beq.w	800ced8 <_svfprintf_r+0xd08>
 800c6ec:	f933 2b04 	ldrsh.w	r2, [r3], #4
 800c6f0:	930e      	str	r3, [sp, #56]	; 0x38
 800c6f2:	17d1      	asrs	r1, r2, #31
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	e7be      	b.n	800c676 <_svfprintf_r+0x4a6>
 800c6f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6fe:	930e      	str	r3, [sp, #56]	; 0x38
 800c700:	f647 0330 	movw	r3, #30768	; 0x7830
 800c704:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
 800c708:	2078      	movs	r0, #120	; 0x78
 800c70a:	4b42      	ldr	r3, [pc, #264]	; (800c814 <_svfprintf_r+0x644>)
 800c70c:	9318      	str	r3, [sp, #96]	; 0x60
 800c70e:	f04b 0502 	orr.w	r5, fp, #2
 800c712:	2100      	movs	r1, #0
 800c714:	2302      	movs	r3, #2
 800c716:	9010      	str	r0, [sp, #64]	; 0x40
 800c718:	2000      	movs	r0, #0
 800c71a:	9c08      	ldr	r4, [sp, #32]
 800c71c:	f88d 0087 	strb.w	r0, [sp, #135]	; 0x87
 800c720:	1c60      	adds	r0, r4, #1
 800c722:	f000 80a8 	beq.w	800c876 <_svfprintf_r+0x6a6>
 800c726:	ea52 0001 	orrs.w	r0, r2, r1
 800c72a:	f025 0b80 	bic.w	fp, r5, #128	; 0x80
 800c72e:	f040 80a1 	bne.w	800c874 <_svfprintf_r+0x6a4>
 800c732:	2c00      	cmp	r4, #0
 800c734:	f040 8695 	bne.w	800d462 <_svfprintf_r+0x1292>
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d1ae      	bne.n	800c69a <_svfprintf_r+0x4ca>
 800c73c:	f015 0301 	ands.w	r3, r5, #1
 800c740:	930a      	str	r3, [sp, #40]	; 0x28
 800c742:	f000 83c7 	beq.w	800ced4 <_svfprintf_r+0xd04>
 800c746:	2330      	movs	r3, #48	; 0x30
 800c748:	f88d 315f 	strb.w	r3, [sp, #351]	; 0x15f
 800c74c:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 800c750:	e0a8      	b.n	800c8a4 <_svfprintf_r+0x6d4>
 800c752:	f01b 0f20 	tst.w	fp, #32
 800c756:	f040 83e5 	bne.w	800cf24 <_svfprintf_r+0xd54>
 800c75a:	f01b 0f10 	tst.w	fp, #16
 800c75e:	f040 8686 	bne.w	800d46e <_svfprintf_r+0x129e>
 800c762:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800c766:	f040 877f 	bne.w	800d668 <_svfprintf_r+0x1498>
 800c76a:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800c76e:	f000 867e 	beq.w	800d46e <_svfprintf_r+0x129e>
 800c772:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c774:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c776:	f853 2b04 	ldr.w	r2, [r3], #4
 800c77a:	930e      	str	r3, [sp, #56]	; 0x38
 800c77c:	7011      	strb	r1, [r2, #0]
 800c77e:	4644      	mov	r4, r8
 800c780:	e554      	b.n	800c22c <_svfprintf_r+0x5c>
 800c782:	f898 3000 	ldrb.w	r3, [r8]
 800c786:	2b68      	cmp	r3, #104	; 0x68
 800c788:	bf03      	ittte	eq
 800c78a:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 800c78e:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 800c792:	f108 0801 	addeq.w	r8, r8, #1
 800c796:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 800c79a:	e572      	b.n	800c282 <_svfprintf_r+0xb2>
 800c79c:	f898 3000 	ldrb.w	r3, [r8]
 800c7a0:	f88d 5087 	strb.w	r5, [sp, #135]	; 0x87
 800c7a4:	e56d      	b.n	800c282 <_svfprintf_r+0xb2>
 800c7a6:	f898 3000 	ldrb.w	r3, [r8]
 800c7aa:	2b6c      	cmp	r3, #108	; 0x6c
 800c7ac:	bf03      	ittte	eq
 800c7ae:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 800c7b2:	f04b 0b20 	orreq.w	fp, fp, #32
 800c7b6:	f108 0801 	addeq.w	r8, r8, #1
 800c7ba:	f04b 0b10 	orrne.w	fp, fp, #16
 800c7be:	e560      	b.n	800c282 <_svfprintf_r+0xb2>
 800c7c0:	9310      	str	r3, [sp, #64]	; 0x40
 800c7c2:	f04b 0b10 	orr.w	fp, fp, #16
 800c7c6:	f01b 0120 	ands.w	r1, fp, #32
 800c7ca:	f000 834a 	beq.w	800ce62 <_svfprintf_r+0xc92>
 800c7ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c7d0:	3307      	adds	r3, #7
 800c7d2:	f023 0307 	bic.w	r3, r3, #7
 800c7d6:	6859      	ldr	r1, [r3, #4]
 800c7d8:	f853 2b08 	ldr.w	r2, [r3], #8
 800c7dc:	930e      	str	r3, [sp, #56]	; 0x38
 800c7de:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	e798      	b.n	800c718 <_svfprintf_r+0x548>
 800c7e6:	9310      	str	r3, [sp, #64]	; 0x40
 800c7e8:	f04b 0510 	orr.w	r5, fp, #16
 800c7ec:	f015 0120 	ands.w	r1, r5, #32
 800c7f0:	f000 8328 	beq.w	800ce44 <_svfprintf_r+0xc74>
 800c7f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c7f6:	3307      	adds	r3, #7
 800c7f8:	f023 0307 	bic.w	r3, r3, #7
 800c7fc:	6859      	ldr	r1, [r3, #4]
 800c7fe:	f853 2b08 	ldr.w	r2, [r3], #8
 800c802:	930e      	str	r3, [sp, #56]	; 0x38
 800c804:	2301      	movs	r3, #1
 800c806:	e787      	b.n	800c718 <_svfprintf_r+0x548>
 800c808:	7fefffff 	.word	0x7fefffff
 800c80c:	080127e4 	.word	0x080127e4
 800c810:	080127e8 	.word	0x080127e8
 800c814:	080127f4 	.word	0x080127f4
 800c818:	f898 3000 	ldrb.w	r3, [r8]
 800c81c:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 800c820:	e52f      	b.n	800c282 <_svfprintf_r+0xb2>
 800c822:	4641      	mov	r1, r8
 800c824:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c828:	2b2a      	cmp	r3, #42	; 0x2a
 800c82a:	f001 827f 	beq.w	800dd2c <_svfprintf_r+0x1b5c>
 800c82e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800c832:	2a09      	cmp	r2, #9
 800c834:	4688      	mov	r8, r1
 800c836:	bf98      	it	ls
 800c838:	2100      	movls	r1, #0
 800c83a:	f201 8176 	bhi.w	800db2a <_svfprintf_r+0x195a>
 800c83e:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c842:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c846:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c84a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800c84e:	2a09      	cmp	r2, #9
 800c850:	d9f5      	bls.n	800c83e <_svfprintf_r+0x66e>
 800c852:	9108      	str	r1, [sp, #32]
 800c854:	e517      	b.n	800c286 <_svfprintf_r+0xb6>
 800c856:	f898 3000 	ldrb.w	r3, [r8]
 800c85a:	f04b 0b01 	orr.w	fp, fp, #1
 800c85e:	e510      	b.n	800c282 <_svfprintf_r+0xb2>
 800c860:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
 800c864:	2b00      	cmp	r3, #0
 800c866:	f47f ad91 	bne.w	800c38c <_svfprintf_r+0x1bc>
 800c86a:	f898 3000 	ldrb.w	r3, [r8]
 800c86e:	f88d 6087 	strb.w	r6, [sp, #135]	; 0x87
 800c872:	e506      	b.n	800c282 <_svfprintf_r+0xb2>
 800c874:	465d      	mov	r5, fp
 800c876:	2b01      	cmp	r3, #1
 800c878:	f000 81ad 	beq.w	800cbd6 <_svfprintf_r+0xa06>
 800c87c:	2b02      	cmp	r3, #2
 800c87e:	ac58      	add	r4, sp, #352	; 0x160
 800c880:	d11f      	bne.n	800c8c2 <_svfprintf_r+0x6f2>
 800c882:	9818      	ldr	r0, [sp, #96]	; 0x60
 800c884:	f002 030f 	and.w	r3, r2, #15
 800c888:	0912      	lsrs	r2, r2, #4
 800c88a:	5cc3      	ldrb	r3, [r0, r3]
 800c88c:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800c890:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 800c894:	0909      	lsrs	r1, r1, #4
 800c896:	ea52 0301 	orrs.w	r3, r2, r1
 800c89a:	d1f3      	bne.n	800c884 <_svfprintf_r+0x6b4>
 800c89c:	ab58      	add	r3, sp, #352	; 0x160
 800c89e:	1b1b      	subs	r3, r3, r4
 800c8a0:	46ab      	mov	fp, r5
 800c8a2:	930a      	str	r3, [sp, #40]	; 0x28
 800c8a4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c8a6:	9808      	ldr	r0, [sp, #32]
 800c8a8:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800c8ac:	4281      	cmp	r1, r0
 800c8ae:	f04f 0300 	mov.w	r3, #0
 800c8b2:	bfb8      	it	lt
 800c8b4:	4601      	movlt	r1, r0
 800c8b6:	930d      	str	r3, [sp, #52]	; 0x34
 800c8b8:	9107      	str	r1, [sp, #28]
 800c8ba:	9312      	str	r3, [sp, #72]	; 0x48
 800c8bc:	9316      	str	r3, [sp, #88]	; 0x58
 800c8be:	9311      	str	r3, [sp, #68]	; 0x44
 800c8c0:	e66a      	b.n	800c598 <_svfprintf_r+0x3c8>
 800c8c2:	f002 0307 	and.w	r3, r2, #7
 800c8c6:	08d2      	lsrs	r2, r2, #3
 800c8c8:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 800c8cc:	08c9      	lsrs	r1, r1, #3
 800c8ce:	3330      	adds	r3, #48	; 0x30
 800c8d0:	ea52 0601 	orrs.w	r6, r2, r1
 800c8d4:	4620      	mov	r0, r4
 800c8d6:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800c8da:	d1f2      	bne.n	800c8c2 <_svfprintf_r+0x6f2>
 800c8dc:	07e9      	lsls	r1, r5, #31
 800c8de:	d5dd      	bpl.n	800c89c <_svfprintf_r+0x6cc>
 800c8e0:	2b30      	cmp	r3, #48	; 0x30
 800c8e2:	d0db      	beq.n	800c89c <_svfprintf_r+0x6cc>
 800c8e4:	2330      	movs	r3, #48	; 0x30
 800c8e6:	3802      	subs	r0, #2
 800c8e8:	f804 3c01 	strb.w	r3, [r4, #-1]
 800c8ec:	ab58      	add	r3, sp, #352	; 0x160
 800c8ee:	1a1b      	subs	r3, r3, r0
 800c8f0:	46ab      	mov	fp, r5
 800c8f2:	930a      	str	r3, [sp, #40]	; 0x28
 800c8f4:	4604      	mov	r4, r0
 800c8f6:	e7d5      	b.n	800c8a4 <_svfprintf_r+0x6d4>
 800c8f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c8fa:	2b65      	cmp	r3, #101	; 0x65
 800c8fc:	f340 80dc 	ble.w	800cab8 <_svfprintf_r+0x8e8>
 800c900:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800c904:	2200      	movs	r2, #0
 800c906:	2300      	movs	r3, #0
 800c908:	f7f4 fb2c 	bl	8000f64 <__aeabi_dcmpeq>
 800c90c:	2800      	cmp	r0, #0
 800c90e:	f000 81c8 	beq.w	800cca2 <_svfprintf_r+0xad2>
 800c912:	2301      	movs	r3, #1
 800c914:	f8c9 3004 	str.w	r3, [r9, #4]
 800c918:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c91a:	4abd      	ldr	r2, [pc, #756]	; (800cc10 <_svfprintf_r+0xa40>)
 800c91c:	f8c9 2000 	str.w	r2, [r9]
 800c920:	3301      	adds	r3, #1
 800c922:	3601      	adds	r6, #1
 800c924:	2b07      	cmp	r3, #7
 800c926:	962e      	str	r6, [sp, #184]	; 0xb8
 800c928:	932d      	str	r3, [sp, #180]	; 0xb4
 800c92a:	f300 8539 	bgt.w	800d3a0 <_svfprintf_r+0x11d0>
 800c92e:	f109 0908 	add.w	r9, r9, #8
 800c932:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c934:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c936:	4293      	cmp	r3, r2
 800c938:	f280 82c2 	bge.w	800cec0 <_svfprintf_r+0xcf0>
 800c93c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c93e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c940:	441e      	add	r6, r3
 800c942:	e9c9 2300 	strd	r2, r3, [r9]
 800c946:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c948:	962e      	str	r6, [sp, #184]	; 0xb8
 800c94a:	3301      	adds	r3, #1
 800c94c:	2b07      	cmp	r3, #7
 800c94e:	932d      	str	r3, [sp, #180]	; 0xb4
 800c950:	f300 838d 	bgt.w	800d06e <_svfprintf_r+0xe9e>
 800c954:	f109 0908 	add.w	r9, r9, #8
 800c958:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c95a:	1e5c      	subs	r4, r3, #1
 800c95c:	2c00      	cmp	r4, #0
 800c95e:	f77f adbc 	ble.w	800c4da <_svfprintf_r+0x30a>
 800c962:	2c10      	cmp	r4, #16
 800c964:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c966:	4dab      	ldr	r5, [pc, #684]	; (800cc14 <_svfprintf_r+0xa44>)
 800c968:	f340 8555 	ble.w	800d416 <_svfprintf_r+0x1246>
 800c96c:	4632      	mov	r2, r6
 800c96e:	2710      	movs	r7, #16
 800c970:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c972:	e005      	b.n	800c980 <_svfprintf_r+0x7b0>
 800c974:	f109 0908 	add.w	r9, r9, #8
 800c978:	3c10      	subs	r4, #16
 800c97a:	2c10      	cmp	r4, #16
 800c97c:	f340 854a 	ble.w	800d414 <_svfprintf_r+0x1244>
 800c980:	3301      	adds	r3, #1
 800c982:	3210      	adds	r2, #16
 800c984:	2b07      	cmp	r3, #7
 800c986:	e9c9 5700 	strd	r5, r7, [r9]
 800c98a:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800c98e:	ddf1      	ble.n	800c974 <_svfprintf_r+0x7a4>
 800c990:	aa2c      	add	r2, sp, #176	; 0xb0
 800c992:	4631      	mov	r1, r6
 800c994:	4650      	mov	r0, sl
 800c996:	f003 f8df 	bl	800fb58 <__ssprint_r>
 800c99a:	2800      	cmp	r0, #0
 800c99c:	f040 8083 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800c9a0:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800c9a4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800c9a8:	e7e6      	b.n	800c978 <_svfprintf_r+0x7a8>
 800c9aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9ac:	9a07      	ldr	r2, [sp, #28]
 800c9ae:	1a9f      	subs	r7, r3, r2
 800c9b0:	2f00      	cmp	r7, #0
 800c9b2:	f77f ad79 	ble.w	800c4a8 <_svfprintf_r+0x2d8>
 800c9b6:	2f10      	cmp	r7, #16
 800c9b8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800c9ba:	4d96      	ldr	r5, [pc, #600]	; (800cc14 <_svfprintf_r+0xa44>)
 800c9bc:	dd23      	ble.n	800ca06 <_svfprintf_r+0x836>
 800c9be:	4632      	mov	r2, r6
 800c9c0:	4626      	mov	r6, r4
 800c9c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800c9c4:	e004      	b.n	800c9d0 <_svfprintf_r+0x800>
 800c9c6:	3f10      	subs	r7, #16
 800c9c8:	2f10      	cmp	r7, #16
 800c9ca:	f109 0908 	add.w	r9, r9, #8
 800c9ce:	dd18      	ble.n	800ca02 <_svfprintf_r+0x832>
 800c9d0:	3301      	adds	r3, #1
 800c9d2:	3210      	adds	r2, #16
 800c9d4:	2110      	movs	r1, #16
 800c9d6:	2b07      	cmp	r3, #7
 800c9d8:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800c9dc:	f8c9 5000 	str.w	r5, [r9]
 800c9e0:	f8c9 1004 	str.w	r1, [r9, #4]
 800c9e4:	ddef      	ble.n	800c9c6 <_svfprintf_r+0x7f6>
 800c9e6:	aa2c      	add	r2, sp, #176	; 0xb0
 800c9e8:	4621      	mov	r1, r4
 800c9ea:	4650      	mov	r0, sl
 800c9ec:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800c9f0:	f003 f8b2 	bl	800fb58 <__ssprint_r>
 800c9f4:	2800      	cmp	r0, #0
 800c9f6:	d156      	bne.n	800caa6 <_svfprintf_r+0x8d6>
 800c9f8:	3f10      	subs	r7, #16
 800c9fa:	2f10      	cmp	r7, #16
 800c9fc:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800ca00:	dce6      	bgt.n	800c9d0 <_svfprintf_r+0x800>
 800ca02:	4634      	mov	r4, r6
 800ca04:	4616      	mov	r6, r2
 800ca06:	3301      	adds	r3, #1
 800ca08:	443e      	add	r6, r7
 800ca0a:	2b07      	cmp	r3, #7
 800ca0c:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800ca10:	f8c9 5000 	str.w	r5, [r9]
 800ca14:	f8c9 7004 	str.w	r7, [r9, #4]
 800ca18:	f300 8516 	bgt.w	800d448 <_svfprintf_r+0x1278>
 800ca1c:	9b08      	ldr	r3, [sp, #32]
 800ca1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca20:	1a9f      	subs	r7, r3, r2
 800ca22:	2f00      	cmp	r7, #0
 800ca24:	f109 0908 	add.w	r9, r9, #8
 800ca28:	f77f ad44 	ble.w	800c4b4 <_svfprintf_r+0x2e4>
 800ca2c:	2f10      	cmp	r7, #16
 800ca2e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ca30:	4d78      	ldr	r5, [pc, #480]	; (800cc14 <_svfprintf_r+0xa44>)
 800ca32:	dd22      	ble.n	800ca7a <_svfprintf_r+0x8aa>
 800ca34:	4632      	mov	r2, r6
 800ca36:	4626      	mov	r6, r4
 800ca38:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800ca3a:	e004      	b.n	800ca46 <_svfprintf_r+0x876>
 800ca3c:	3f10      	subs	r7, #16
 800ca3e:	2f10      	cmp	r7, #16
 800ca40:	f109 0908 	add.w	r9, r9, #8
 800ca44:	dd17      	ble.n	800ca76 <_svfprintf_r+0x8a6>
 800ca46:	3301      	adds	r3, #1
 800ca48:	3210      	adds	r2, #16
 800ca4a:	2110      	movs	r1, #16
 800ca4c:	2b07      	cmp	r3, #7
 800ca4e:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800ca52:	f8c9 5000 	str.w	r5, [r9]
 800ca56:	f8c9 1004 	str.w	r1, [r9, #4]
 800ca5a:	ddef      	ble.n	800ca3c <_svfprintf_r+0x86c>
 800ca5c:	aa2c      	add	r2, sp, #176	; 0xb0
 800ca5e:	4621      	mov	r1, r4
 800ca60:	4650      	mov	r0, sl
 800ca62:	f003 f879 	bl	800fb58 <__ssprint_r>
 800ca66:	b9f0      	cbnz	r0, 800caa6 <_svfprintf_r+0x8d6>
 800ca68:	3f10      	subs	r7, #16
 800ca6a:	2f10      	cmp	r7, #16
 800ca6c:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800ca70:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ca74:	dce7      	bgt.n	800ca46 <_svfprintf_r+0x876>
 800ca76:	4634      	mov	r4, r6
 800ca78:	4616      	mov	r6, r2
 800ca7a:	3301      	adds	r3, #1
 800ca7c:	443e      	add	r6, r7
 800ca7e:	2b07      	cmp	r3, #7
 800ca80:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800ca84:	f8c9 5000 	str.w	r5, [r9]
 800ca88:	f8c9 7004 	str.w	r7, [r9, #4]
 800ca8c:	f300 81cd 	bgt.w	800ce2a <_svfprintf_r+0xc5a>
 800ca90:	f109 0908 	add.w	r9, r9, #8
 800ca94:	e50e      	b.n	800c4b4 <_svfprintf_r+0x2e4>
 800ca96:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ca98:	aa2c      	add	r2, sp, #176	; 0xb0
 800ca9a:	4650      	mov	r0, sl
 800ca9c:	f003 f85c 	bl	800fb58 <__ssprint_r>
 800caa0:	2800      	cmp	r0, #0
 800caa2:	f43f ad2e 	beq.w	800c502 <_svfprintf_r+0x332>
 800caa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	f43f ac99 	beq.w	800c3e0 <_svfprintf_r+0x210>
 800caae:	990d      	ldr	r1, [sp, #52]	; 0x34
 800cab0:	4650      	mov	r0, sl
 800cab2:	f002 fb45 	bl	800f140 <_free_r>
 800cab6:	e493      	b.n	800c3e0 <_svfprintf_r+0x210>
 800cab8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800caba:	2b01      	cmp	r3, #1
 800cabc:	f340 816e 	ble.w	800cd9c <_svfprintf_r+0xbcc>
 800cac0:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800cac2:	f8c9 4000 	str.w	r4, [r9]
 800cac6:	2301      	movs	r3, #1
 800cac8:	441f      	add	r7, r3
 800caca:	3601      	adds	r6, #1
 800cacc:	2f07      	cmp	r7, #7
 800cace:	f8c9 3004 	str.w	r3, [r9, #4]
 800cad2:	962e      	str	r6, [sp, #184]	; 0xb8
 800cad4:	972d      	str	r7, [sp, #180]	; 0xb4
 800cad6:	f300 81d9 	bgt.w	800ce8c <_svfprintf_r+0xcbc>
 800cada:	f109 0908 	add.w	r9, r9, #8
 800cade:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cae0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800cae2:	3701      	adds	r7, #1
 800cae4:	441e      	add	r6, r3
 800cae6:	2f07      	cmp	r7, #7
 800cae8:	e9c9 2300 	strd	r2, r3, [r9]
 800caec:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800caf0:	f300 81d9 	bgt.w	800cea6 <_svfprintf_r+0xcd6>
 800caf4:	f109 0908 	add.w	r9, r9, #8
 800caf8:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800cafc:	2200      	movs	r2, #0
 800cafe:	2300      	movs	r3, #0
 800cb00:	f7f4 fa30 	bl	8000f64 <__aeabi_dcmpeq>
 800cb04:	2800      	cmp	r0, #0
 800cb06:	f040 8167 	bne.w	800cdd8 <_svfprintf_r+0xc08>
 800cb0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cb0c:	3701      	adds	r7, #1
 800cb0e:	3b01      	subs	r3, #1
 800cb10:	3401      	adds	r4, #1
 800cb12:	441e      	add	r6, r3
 800cb14:	2f07      	cmp	r7, #7
 800cb16:	f8c9 4000 	str.w	r4, [r9]
 800cb1a:	972d      	str	r7, [sp, #180]	; 0xb4
 800cb1c:	f8c9 3004 	str.w	r3, [r9, #4]
 800cb20:	962e      	str	r6, [sp, #184]	; 0xb8
 800cb22:	f300 814c 	bgt.w	800cdbe <_svfprintf_r+0xbee>
 800cb26:	f109 0908 	add.w	r9, r9, #8
 800cb2a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800cb2c:	f8c9 3004 	str.w	r3, [r9, #4]
 800cb30:	3701      	adds	r7, #1
 800cb32:	441e      	add	r6, r3
 800cb34:	2f07      	cmp	r7, #7
 800cb36:	ab26      	add	r3, sp, #152	; 0x98
 800cb38:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800cb3c:	f8c9 3000 	str.w	r3, [r9]
 800cb40:	f77f acc9 	ble.w	800c4d6 <_svfprintf_r+0x306>
 800cb44:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cb46:	aa2c      	add	r2, sp, #176	; 0xb0
 800cb48:	4650      	mov	r0, sl
 800cb4a:	f003 f805 	bl	800fb58 <__ssprint_r>
 800cb4e:	2800      	cmp	r0, #0
 800cb50:	d1a9      	bne.n	800caa6 <_svfprintf_r+0x8d6>
 800cb52:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800cb54:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cb58:	e4bf      	b.n	800c4da <_svfprintf_r+0x30a>
 800cb5a:	2f10      	cmp	r7, #16
 800cb5c:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 800cb60:	4d2d      	ldr	r5, [pc, #180]	; (800cc18 <_svfprintf_r+0xa48>)
 800cb62:	dd27      	ble.n	800cbb4 <_svfprintf_r+0x9e4>
 800cb64:	e9cd 381e 	strd	r3, r8, [sp, #120]	; 0x78
 800cb68:	2610      	movs	r6, #16
 800cb6a:	46d0      	mov	r8, sl
 800cb6c:	46a2      	mov	sl, r4
 800cb6e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800cb70:	e004      	b.n	800cb7c <_svfprintf_r+0x9ac>
 800cb72:	3f10      	subs	r7, #16
 800cb74:	2f10      	cmp	r7, #16
 800cb76:	f109 0908 	add.w	r9, r9, #8
 800cb7a:	dd16      	ble.n	800cbaa <_svfprintf_r+0x9da>
 800cb7c:	3201      	adds	r2, #1
 800cb7e:	3110      	adds	r1, #16
 800cb80:	2a07      	cmp	r2, #7
 800cb82:	e9c9 5600 	strd	r5, r6, [r9]
 800cb86:	e9cd 212d 	strd	r2, r1, [sp, #180]	; 0xb4
 800cb8a:	ddf2      	ble.n	800cb72 <_svfprintf_r+0x9a2>
 800cb8c:	aa2c      	add	r2, sp, #176	; 0xb0
 800cb8e:	4621      	mov	r1, r4
 800cb90:	4640      	mov	r0, r8
 800cb92:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cb96:	f002 ffdf 	bl	800fb58 <__ssprint_r>
 800cb9a:	2800      	cmp	r0, #0
 800cb9c:	f040 83f2 	bne.w	800d384 <_svfprintf_r+0x11b4>
 800cba0:	3f10      	subs	r7, #16
 800cba2:	2f10      	cmp	r7, #16
 800cba4:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 800cba8:	dce8      	bgt.n	800cb7c <_svfprintf_r+0x9ac>
 800cbaa:	4654      	mov	r4, sl
 800cbac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800cbae:	46c2      	mov	sl, r8
 800cbb0:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 800cbb4:	f8c9 5000 	str.w	r5, [r9]
 800cbb8:	3201      	adds	r2, #1
 800cbba:	187e      	adds	r6, r7, r1
 800cbbc:	2a07      	cmp	r2, #7
 800cbbe:	e9cd 262d 	strd	r2, r6, [sp, #180]	; 0xb4
 800cbc2:	f8c9 7004 	str.w	r7, [r9, #4]
 800cbc6:	f300 83cc 	bgt.w	800d362 <_svfprintf_r+0x1192>
 800cbca:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800cbce:	f109 0908 	add.w	r9, r9, #8
 800cbd2:	e441      	b.n	800c458 <_svfprintf_r+0x288>
 800cbd4:	465d      	mov	r5, fp
 800cbd6:	2a0a      	cmp	r2, #10
 800cbd8:	f171 0300 	sbcs.w	r3, r1, #0
 800cbdc:	f080 8329 	bcs.w	800d232 <_svfprintf_r+0x1062>
 800cbe0:	3230      	adds	r2, #48	; 0x30
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	f88d 215f 	strb.w	r2, [sp, #351]	; 0x15f
 800cbe8:	46ab      	mov	fp, r5
 800cbea:	930a      	str	r3, [sp, #40]	; 0x28
 800cbec:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 800cbf0:	e658      	b.n	800c8a4 <_svfprintf_r+0x6d4>
 800cbf2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cbf4:	931e      	str	r3, [sp, #120]	; 0x78
 800cbf6:	aa2c      	add	r2, sp, #176	; 0xb0
 800cbf8:	4650      	mov	r0, sl
 800cbfa:	f002 ffad 	bl	800fb58 <__ssprint_r>
 800cbfe:	2800      	cmp	r0, #0
 800cc00:	f47f af51 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800cc04:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800cc06:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800cc08:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cc0c:	e436      	b.n	800c47c <_svfprintf_r+0x2ac>
 800cc0e:	bf00      	nop
 800cc10:	08012824 	.word	0x08012824
 800cc14:	08012838 	.word	0x08012838
 800cc18:	08012828 	.word	0x08012828
 800cc1c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cc1e:	aa2c      	add	r2, sp, #176	; 0xb0
 800cc20:	4650      	mov	r0, sl
 800cc22:	f002 ff99 	bl	800fb58 <__ssprint_r>
 800cc26:	2800      	cmp	r0, #0
 800cc28:	f47f af3d 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800cc2c:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800cc2e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cc32:	e435      	b.n	800c4a0 <_svfprintf_r+0x2d0>
 800cc34:	2c10      	cmp	r4, #16
 800cc36:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cc38:	4db8      	ldr	r5, [pc, #736]	; (800cf1c <_svfprintf_r+0xd4c>)
 800cc3a:	dd1f      	ble.n	800cc7c <_svfprintf_r+0xaac>
 800cc3c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800cc40:	2710      	movs	r7, #16
 800cc42:	e004      	b.n	800cc4e <_svfprintf_r+0xa7e>
 800cc44:	3c10      	subs	r4, #16
 800cc46:	2c10      	cmp	r4, #16
 800cc48:	f109 0908 	add.w	r9, r9, #8
 800cc4c:	dd16      	ble.n	800cc7c <_svfprintf_r+0xaac>
 800cc4e:	3301      	adds	r3, #1
 800cc50:	3610      	adds	r6, #16
 800cc52:	2b07      	cmp	r3, #7
 800cc54:	e9c9 5700 	strd	r5, r7, [r9]
 800cc58:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800cc5c:	ddf2      	ble.n	800cc44 <_svfprintf_r+0xa74>
 800cc5e:	aa2c      	add	r2, sp, #176	; 0xb0
 800cc60:	4659      	mov	r1, fp
 800cc62:	4650      	mov	r0, sl
 800cc64:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cc68:	f002 ff76 	bl	800fb58 <__ssprint_r>
 800cc6c:	2800      	cmp	r0, #0
 800cc6e:	f47f af1a 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800cc72:	3c10      	subs	r4, #16
 800cc74:	2c10      	cmp	r4, #16
 800cc76:	e9dd 362d 	ldrd	r3, r6, [sp, #180]	; 0xb4
 800cc7a:	dce8      	bgt.n	800cc4e <_svfprintf_r+0xa7e>
 800cc7c:	3301      	adds	r3, #1
 800cc7e:	4426      	add	r6, r4
 800cc80:	2b07      	cmp	r3, #7
 800cc82:	e9c9 5400 	strd	r5, r4, [r9]
 800cc86:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800cc8a:	f77f ac2f 	ble.w	800c4ec <_svfprintf_r+0x31c>
 800cc8e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cc90:	aa2c      	add	r2, sp, #176	; 0xb0
 800cc92:	4650      	mov	r0, sl
 800cc94:	f002 ff60 	bl	800fb58 <__ssprint_r>
 800cc98:	2800      	cmp	r0, #0
 800cc9a:	f47f af04 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800cc9e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800cca0:	e424      	b.n	800c4ec <_svfprintf_r+0x31c>
 800cca2:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800cca4:	2900      	cmp	r1, #0
 800cca6:	f340 8327 	ble.w	800d2f8 <_svfprintf_r+0x1128>
 800ccaa:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800ccac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ccae:	429d      	cmp	r5, r3
 800ccb0:	bfa8      	it	ge
 800ccb2:	461d      	movge	r5, r3
 800ccb4:	2d00      	cmp	r5, #0
 800ccb6:	dd0b      	ble.n	800ccd0 <_svfprintf_r+0xb00>
 800ccb8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ccba:	3301      	adds	r3, #1
 800ccbc:	442e      	add	r6, r5
 800ccbe:	2b07      	cmp	r3, #7
 800ccc0:	e9c9 4500 	strd	r4, r5, [r9]
 800ccc4:	962e      	str	r6, [sp, #184]	; 0xb8
 800ccc6:	932d      	str	r3, [sp, #180]	; 0xb4
 800ccc8:	f300 86dd 	bgt.w	800da86 <_svfprintf_r+0x18b6>
 800cccc:	f109 0908 	add.w	r9, r9, #8
 800ccd0:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800ccd2:	2d00      	cmp	r5, #0
 800ccd4:	bfa8      	it	ge
 800ccd6:	1b7f      	subge	r7, r7, r5
 800ccd8:	2f00      	cmp	r7, #0
 800ccda:	f300 81f4 	bgt.w	800d0c6 <_svfprintf_r+0xef6>
 800ccde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cce0:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 800cce4:	4423      	add	r3, r4
 800cce6:	930a      	str	r3, [sp, #40]	; 0x28
 800cce8:	f040 8214 	bne.w	800d114 <_svfprintf_r+0xf44>
 800ccec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ccee:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ccf0:	4293      	cmp	r3, r2
 800ccf2:	db03      	blt.n	800ccfc <_svfprintf_r+0xb2c>
 800ccf4:	f01b 0f01 	tst.w	fp, #1
 800ccf8:	f000 84a5 	beq.w	800d646 <_svfprintf_r+0x1476>
 800ccfc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ccfe:	9919      	ldr	r1, [sp, #100]	; 0x64
 800cd00:	4416      	add	r6, r2
 800cd02:	e9c9 1200 	strd	r1, r2, [r9]
 800cd06:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800cd08:	962e      	str	r6, [sp, #184]	; 0xb8
 800cd0a:	3201      	adds	r2, #1
 800cd0c:	2a07      	cmp	r2, #7
 800cd0e:	922d      	str	r2, [sp, #180]	; 0xb4
 800cd10:	f300 86c6 	bgt.w	800daa0 <_svfprintf_r+0x18d0>
 800cd14:	f109 0908 	add.w	r9, r9, #8
 800cd18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cd1a:	18a5      	adds	r5, r4, r2
 800cd1c:	1ad4      	subs	r4, r2, r3
 800cd1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cd20:	1aed      	subs	r5, r5, r3
 800cd22:	42a5      	cmp	r5, r4
 800cd24:	bfa8      	it	ge
 800cd26:	4625      	movge	r5, r4
 800cd28:	2d00      	cmp	r5, #0
 800cd2a:	dd0d      	ble.n	800cd48 <_svfprintf_r+0xb78>
 800cd2c:	f8c9 3000 	str.w	r3, [r9]
 800cd30:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cd32:	f8c9 5004 	str.w	r5, [r9, #4]
 800cd36:	3301      	adds	r3, #1
 800cd38:	442e      	add	r6, r5
 800cd3a:	2b07      	cmp	r3, #7
 800cd3c:	962e      	str	r6, [sp, #184]	; 0xb8
 800cd3e:	932d      	str	r3, [sp, #180]	; 0xb4
 800cd40:	f300 86be 	bgt.w	800dac0 <_svfprintf_r+0x18f0>
 800cd44:	f109 0908 	add.w	r9, r9, #8
 800cd48:	2d00      	cmp	r5, #0
 800cd4a:	bfa8      	it	ge
 800cd4c:	1b64      	subge	r4, r4, r5
 800cd4e:	2c00      	cmp	r4, #0
 800cd50:	f77f abc3 	ble.w	800c4da <_svfprintf_r+0x30a>
 800cd54:	2c10      	cmp	r4, #16
 800cd56:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800cd58:	4d71      	ldr	r5, [pc, #452]	; (800cf20 <_svfprintf_r+0xd50>)
 800cd5a:	f340 835c 	ble.w	800d416 <_svfprintf_r+0x1246>
 800cd5e:	4632      	mov	r2, r6
 800cd60:	2710      	movs	r7, #16
 800cd62:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800cd64:	e005      	b.n	800cd72 <_svfprintf_r+0xba2>
 800cd66:	f109 0908 	add.w	r9, r9, #8
 800cd6a:	3c10      	subs	r4, #16
 800cd6c:	2c10      	cmp	r4, #16
 800cd6e:	f340 8351 	ble.w	800d414 <_svfprintf_r+0x1244>
 800cd72:	3301      	adds	r3, #1
 800cd74:	3210      	adds	r2, #16
 800cd76:	2b07      	cmp	r3, #7
 800cd78:	e9c9 5700 	strd	r5, r7, [r9]
 800cd7c:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800cd80:	ddf1      	ble.n	800cd66 <_svfprintf_r+0xb96>
 800cd82:	aa2c      	add	r2, sp, #176	; 0xb0
 800cd84:	4631      	mov	r1, r6
 800cd86:	4650      	mov	r0, sl
 800cd88:	f002 fee6 	bl	800fb58 <__ssprint_r>
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	f47f ae8a 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800cd92:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800cd96:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cd9a:	e7e6      	b.n	800cd6a <_svfprintf_r+0xb9a>
 800cd9c:	f01b 0f01 	tst.w	fp, #1
 800cda0:	f47f ae8e 	bne.w	800cac0 <_svfprintf_r+0x8f0>
 800cda4:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800cda6:	f8c9 4000 	str.w	r4, [r9]
 800cdaa:	2301      	movs	r3, #1
 800cdac:	441f      	add	r7, r3
 800cdae:	3601      	adds	r6, #1
 800cdb0:	2f07      	cmp	r7, #7
 800cdb2:	f8c9 3004 	str.w	r3, [r9, #4]
 800cdb6:	962e      	str	r6, [sp, #184]	; 0xb8
 800cdb8:	972d      	str	r7, [sp, #180]	; 0xb4
 800cdba:	f77f aeb4 	ble.w	800cb26 <_svfprintf_r+0x956>
 800cdbe:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cdc0:	aa2c      	add	r2, sp, #176	; 0xb0
 800cdc2:	4650      	mov	r0, sl
 800cdc4:	f002 fec8 	bl	800fb58 <__ssprint_r>
 800cdc8:	2800      	cmp	r0, #0
 800cdca:	f47f ae6c 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800cdce:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800cdd2:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cdd6:	e6a8      	b.n	800cb2a <_svfprintf_r+0x95a>
 800cdd8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cdda:	1e5c      	subs	r4, r3, #1
 800cddc:	2c00      	cmp	r4, #0
 800cdde:	f77f aea4 	ble.w	800cb2a <_svfprintf_r+0x95a>
 800cde2:	2c10      	cmp	r4, #16
 800cde4:	4d4e      	ldr	r5, [pc, #312]	; (800cf20 <_svfprintf_r+0xd50>)
 800cde6:	f340 834c 	ble.w	800d482 <_svfprintf_r+0x12b2>
 800cdea:	4632      	mov	r2, r6
 800cdec:	2310      	movs	r3, #16
 800cdee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800cdf0:	e005      	b.n	800cdfe <_svfprintf_r+0xc2e>
 800cdf2:	f109 0908 	add.w	r9, r9, #8
 800cdf6:	3c10      	subs	r4, #16
 800cdf8:	2c10      	cmp	r4, #16
 800cdfa:	f340 8341 	ble.w	800d480 <_svfprintf_r+0x12b0>
 800cdfe:	3701      	adds	r7, #1
 800ce00:	3210      	adds	r2, #16
 800ce02:	2f07      	cmp	r7, #7
 800ce04:	e9c9 5300 	strd	r5, r3, [r9]
 800ce08:	e9cd 722d 	strd	r7, r2, [sp, #180]	; 0xb4
 800ce0c:	ddf1      	ble.n	800cdf2 <_svfprintf_r+0xc22>
 800ce0e:	aa2c      	add	r2, sp, #176	; 0xb0
 800ce10:	4631      	mov	r1, r6
 800ce12:	4650      	mov	r0, sl
 800ce14:	f002 fea0 	bl	800fb58 <__ssprint_r>
 800ce18:	2800      	cmp	r0, #0
 800ce1a:	f47f ae44 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800ce1e:	e9dd 722d 	ldrd	r7, r2, [sp, #180]	; 0xb4
 800ce22:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ce26:	2310      	movs	r3, #16
 800ce28:	e7e5      	b.n	800cdf6 <_svfprintf_r+0xc26>
 800ce2a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ce2c:	aa2c      	add	r2, sp, #176	; 0xb0
 800ce2e:	4650      	mov	r0, sl
 800ce30:	f002 fe92 	bl	800fb58 <__ssprint_r>
 800ce34:	2800      	cmp	r0, #0
 800ce36:	f47f ae36 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800ce3a:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ce3c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ce40:	f7ff bb38 	b.w	800c4b4 <_svfprintf_r+0x2e4>
 800ce44:	f015 0310 	ands.w	r3, r5, #16
 800ce48:	d160      	bne.n	800cf0c <_svfprintf_r+0xd3c>
 800ce4a:	f015 0240 	ands.w	r2, r5, #64	; 0x40
 800ce4e:	f000 8373 	beq.w	800d538 <_svfprintf_r+0x1368>
 800ce52:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ce54:	f850 2b04 	ldr.w	r2, [r0], #4
 800ce58:	900e      	str	r0, [sp, #56]	; 0x38
 800ce5a:	4619      	mov	r1, r3
 800ce5c:	b292      	uxth	r2, r2
 800ce5e:	2301      	movs	r3, #1
 800ce60:	e45a      	b.n	800c718 <_svfprintf_r+0x548>
 800ce62:	f01b 0310 	ands.w	r3, fp, #16
 800ce66:	d168      	bne.n	800cf3a <_svfprintf_r+0xd6a>
 800ce68:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800ce6c:	f000 8356 	beq.w	800d51c <_svfprintf_r+0x134c>
 800ce70:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ce72:	f850 2b04 	ldr.w	r2, [r0], #4
 800ce76:	900e      	str	r0, [sp, #56]	; 0x38
 800ce78:	4619      	mov	r1, r3
 800ce7a:	b292      	uxth	r2, r2
 800ce7c:	e4af      	b.n	800c7de <_svfprintf_r+0x60e>
 800ce7e:	4252      	negs	r2, r2
 800ce80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800ce84:	465d      	mov	r5, fp
 800ce86:	202d      	movs	r0, #45	; 0x2d
 800ce88:	2301      	movs	r3, #1
 800ce8a:	e446      	b.n	800c71a <_svfprintf_r+0x54a>
 800ce8c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ce8e:	aa2c      	add	r2, sp, #176	; 0xb0
 800ce90:	4650      	mov	r0, sl
 800ce92:	f002 fe61 	bl	800fb58 <__ssprint_r>
 800ce96:	2800      	cmp	r0, #0
 800ce98:	f47f ae05 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800ce9c:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800cea0:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cea4:	e61b      	b.n	800cade <_svfprintf_r+0x90e>
 800cea6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cea8:	aa2c      	add	r2, sp, #176	; 0xb0
 800ceaa:	4650      	mov	r0, sl
 800ceac:	f002 fe54 	bl	800fb58 <__ssprint_r>
 800ceb0:	2800      	cmp	r0, #0
 800ceb2:	f47f adf8 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800ceb6:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800ceba:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800cebe:	e61b      	b.n	800caf8 <_svfprintf_r+0x928>
 800cec0:	f01b 0f01 	tst.w	fp, #1
 800cec4:	f43f ab09 	beq.w	800c4da <_svfprintf_r+0x30a>
 800cec8:	e538      	b.n	800c93c <_svfprintf_r+0x76c>
 800ceca:	930e      	str	r3, [sp, #56]	; 0x38
 800cecc:	f898 3000 	ldrb.w	r3, [r8]
 800ced0:	f7ff b9d7 	b.w	800c282 <_svfprintf_r+0xb2>
 800ced4:	ac58      	add	r4, sp, #352	; 0x160
 800ced6:	e4e5      	b.n	800c8a4 <_svfprintf_r+0x6d4>
 800ced8:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800cedc:	f040 83bd 	bne.w	800d65a <_svfprintf_r+0x148a>
 800cee0:	f853 2b04 	ldr.w	r2, [r3], #4
 800cee4:	930e      	str	r3, [sp, #56]	; 0x38
 800cee6:	17d1      	asrs	r1, r2, #31
 800cee8:	460b      	mov	r3, r1
 800ceea:	f7ff bbc4 	b.w	800c676 <_svfprintf_r+0x4a6>
 800ceee:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	f43f aa4b 	beq.w	800c38c <_svfprintf_r+0x1bc>
 800cef6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800cef8:	781b      	ldrb	r3, [r3, #0]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	f43f aa46 	beq.w	800c38c <_svfprintf_r+0x1bc>
 800cf00:	f898 3000 	ldrb.w	r3, [r8]
 800cf04:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 800cf08:	f7ff b9bb 	b.w	800c282 <_svfprintf_r+0xb2>
 800cf0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf12:	930e      	str	r3, [sp, #56]	; 0x38
 800cf14:	2301      	movs	r3, #1
 800cf16:	f7ff bbff 	b.w	800c718 <_svfprintf_r+0x548>
 800cf1a:	bf00      	nop
 800cf1c:	08012828 	.word	0x08012828
 800cf20:	08012838 	.word	0x08012838
 800cf24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf26:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf28:	f853 1b04 	ldr.w	r1, [r3], #4
 800cf2c:	930e      	str	r3, [sp, #56]	; 0x38
 800cf2e:	17c2      	asrs	r2, r0, #31
 800cf30:	e9c1 0200 	strd	r0, r2, [r1]
 800cf34:	4644      	mov	r4, r8
 800cf36:	f7ff b979 	b.w	800c22c <_svfprintf_r+0x5c>
 800cf3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf3c:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf40:	930e      	str	r3, [sp, #56]	; 0x38
 800cf42:	e44c      	b.n	800c7de <_svfprintf_r+0x60e>
 800cf44:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800cf48:	4602      	mov	r2, r0
 800cf4a:	460b      	mov	r3, r1
 800cf4c:	f7f4 f83c 	bl	8000fc8 <__aeabi_dcmpun>
 800cf50:	2800      	cmp	r0, #0
 800cf52:	f040 8675 	bne.w	800dc40 <_svfprintf_r+0x1a70>
 800cf56:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cf58:	2b61      	cmp	r3, #97	; 0x61
 800cf5a:	f000 855b 	beq.w	800da14 <_svfprintf_r+0x1844>
 800cf5e:	2b41      	cmp	r3, #65	; 0x41
 800cf60:	f000 85ac 	beq.w	800dabc <_svfprintf_r+0x18ec>
 800cf64:	9b08      	ldr	r3, [sp, #32]
 800cf66:	3301      	adds	r3, #1
 800cf68:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cf6a:	f023 0320 	bic.w	r3, r3, #32
 800cf6e:	9307      	str	r3, [sp, #28]
 800cf70:	f000 8463 	beq.w	800d83a <_svfprintf_r+0x166a>
 800cf74:	2b47      	cmp	r3, #71	; 0x47
 800cf76:	d104      	bne.n	800cf82 <_svfprintf_r+0xdb2>
 800cf78:	9b08      	ldr	r3, [sp, #32]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	bf08      	it	eq
 800cf7e:	2301      	moveq	r3, #1
 800cf80:	9308      	str	r3, [sp, #32]
 800cf82:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800cf86:	460a      	mov	r2, r1
 800cf88:	2a00      	cmp	r2, #0
 800cf8a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 800cf8e:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800cf92:	f2c0 85e1 	blt.w	800db58 <_svfprintf_r+0x1988>
 800cf96:	469b      	mov	fp, r3
 800cf98:	2300      	movs	r3, #0
 800cf9a:	4616      	mov	r6, r2
 800cf9c:	931e      	str	r3, [sp, #120]	; 0x78
 800cf9e:	4607      	mov	r7, r0
 800cfa0:	930d      	str	r3, [sp, #52]	; 0x34
 800cfa2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cfa4:	3b41      	subs	r3, #65	; 0x41
 800cfa6:	2b25      	cmp	r3, #37	; 0x25
 800cfa8:	f200 8367 	bhi.w	800d67a <_svfprintf_r+0x14aa>
 800cfac:	e8df f013 	tbh	[pc, r3, lsl #1]
 800cfb0:	03650452 	.word	0x03650452
 800cfb4:	03650365 	.word	0x03650365
 800cfb8:	044e0449 	.word	0x044e0449
 800cfbc:	03650365 	.word	0x03650365
 800cfc0:	03650365 	.word	0x03650365
 800cfc4:	03650365 	.word	0x03650365
 800cfc8:	03650365 	.word	0x03650365
 800cfcc:	03650365 	.word	0x03650365
 800cfd0:	03650365 	.word	0x03650365
 800cfd4:	03650365 	.word	0x03650365
 800cfd8:	03650365 	.word	0x03650365
 800cfdc:	03650365 	.word	0x03650365
 800cfe0:	03650365 	.word	0x03650365
 800cfe4:	03650365 	.word	0x03650365
 800cfe8:	03650365 	.word	0x03650365
 800cfec:	03650365 	.word	0x03650365
 800cff0:	03650365 	.word	0x03650365
 800cff4:	03650365 	.word	0x03650365
 800cff8:	044e0449 	.word	0x044e0449
 800cffc:	9310      	str	r3, [sp, #64]	; 0x40
 800cffe:	465d      	mov	r5, fp
 800d000:	f7ff bbf4 	b.w	800c7ec <_svfprintf_r+0x61c>
 800d004:	9310      	str	r3, [sp, #64]	; 0x40
 800d006:	4bb7      	ldr	r3, [pc, #732]	; (800d2e4 <_svfprintf_r+0x1114>)
 800d008:	9318      	str	r3, [sp, #96]	; 0x60
 800d00a:	f01b 0120 	ands.w	r1, fp, #32
 800d00e:	f000 80fc 	beq.w	800d20a <_svfprintf_r+0x103a>
 800d012:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d014:	3307      	adds	r3, #7
 800d016:	f023 0307 	bic.w	r3, r3, #7
 800d01a:	6859      	ldr	r1, [r3, #4]
 800d01c:	f853 2b08 	ldr.w	r2, [r3], #8
 800d020:	930e      	str	r3, [sp, #56]	; 0x38
 800d022:	f01b 0f01 	tst.w	fp, #1
 800d026:	d00a      	beq.n	800d03e <_svfprintf_r+0xe6e>
 800d028:	ea52 0301 	orrs.w	r3, r2, r1
 800d02c:	d007      	beq.n	800d03e <_svfprintf_r+0xe6e>
 800d02e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d030:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800d034:	2330      	movs	r3, #48	; 0x30
 800d036:	f04b 0b02 	orr.w	fp, fp, #2
 800d03a:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800d03e:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 800d042:	2302      	movs	r3, #2
 800d044:	f7ff bb68 	b.w	800c718 <_svfprintf_r+0x548>
 800d048:	9310      	str	r3, [sp, #64]	; 0x40
 800d04a:	f7ff bbbc 	b.w	800c7c6 <_svfprintf_r+0x5f6>
 800d04e:	9310      	str	r3, [sp, #64]	; 0x40
 800d050:	4ba5      	ldr	r3, [pc, #660]	; (800d2e8 <_svfprintf_r+0x1118>)
 800d052:	9318      	str	r3, [sp, #96]	; 0x60
 800d054:	e7d9      	b.n	800d00a <_svfprintf_r+0xe3a>
 800d056:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d058:	2101      	movs	r1, #1
 800d05a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d05e:	9107      	str	r1, [sp, #28]
 800d060:	f88d 20fc 	strb.w	r2, [sp, #252]	; 0xfc
 800d064:	930e      	str	r3, [sp, #56]	; 0x38
 800d066:	910a      	str	r1, [sp, #40]	; 0x28
 800d068:	ac3f      	add	r4, sp, #252	; 0xfc
 800d06a:	f7ff babb 	b.w	800c5e4 <_svfprintf_r+0x414>
 800d06e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d070:	aa2c      	add	r2, sp, #176	; 0xb0
 800d072:	4650      	mov	r0, sl
 800d074:	f002 fd70 	bl	800fb58 <__ssprint_r>
 800d078:	2800      	cmp	r0, #0
 800d07a:	f47f ad14 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d07e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d080:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d084:	e468      	b.n	800c958 <_svfprintf_r+0x788>
 800d086:	2140      	movs	r1, #64	; 0x40
 800d088:	4650      	mov	r0, sl
 800d08a:	f7fe fde5 	bl	800bc58 <_malloc_r>
 800d08e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d090:	6018      	str	r0, [r3, #0]
 800d092:	6118      	str	r0, [r3, #16]
 800d094:	2800      	cmp	r0, #0
 800d096:	f000 8660 	beq.w	800dd5a <_svfprintf_r+0x1b8a>
 800d09a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d09c:	2340      	movs	r3, #64	; 0x40
 800d09e:	6153      	str	r3, [r2, #20]
 800d0a0:	f7ff b8b2 	b.w	800c208 <_svfprintf_r+0x38>
 800d0a4:	9b08      	ldr	r3, [sp, #32]
 800d0a6:	940d      	str	r4, [sp, #52]	; 0x34
 800d0a8:	2b06      	cmp	r3, #6
 800d0aa:	4621      	mov	r1, r4
 800d0ac:	bf28      	it	cs
 800d0ae:	2306      	movcs	r3, #6
 800d0b0:	9408      	str	r4, [sp, #32]
 800d0b2:	4622      	mov	r2, r4
 800d0b4:	9307      	str	r3, [sp, #28]
 800d0b6:	4c8d      	ldr	r4, [pc, #564]	; (800d2ec <_svfprintf_r+0x111c>)
 800d0b8:	970e      	str	r7, [sp, #56]	; 0x38
 800d0ba:	930a      	str	r3, [sp, #40]	; 0x28
 800d0bc:	9112      	str	r1, [sp, #72]	; 0x48
 800d0be:	9116      	str	r1, [sp, #88]	; 0x58
 800d0c0:	9111      	str	r1, [sp, #68]	; 0x44
 800d0c2:	f7ff ba69 	b.w	800c598 <_svfprintf_r+0x3c8>
 800d0c6:	2f10      	cmp	r7, #16
 800d0c8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d0ca:	4d89      	ldr	r5, [pc, #548]	; (800d2f0 <_svfprintf_r+0x1120>)
 800d0cc:	f340 8245 	ble.w	800d55a <_svfprintf_r+0x138a>
 800d0d0:	4632      	mov	r2, r6
 800d0d2:	4626      	mov	r6, r4
 800d0d4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d0d6:	e005      	b.n	800d0e4 <_svfprintf_r+0xf14>
 800d0d8:	f109 0908 	add.w	r9, r9, #8
 800d0dc:	3f10      	subs	r7, #16
 800d0de:	2f10      	cmp	r7, #16
 800d0e0:	f340 8239 	ble.w	800d556 <_svfprintf_r+0x1386>
 800d0e4:	3301      	adds	r3, #1
 800d0e6:	3210      	adds	r2, #16
 800d0e8:	2110      	movs	r1, #16
 800d0ea:	2b07      	cmp	r3, #7
 800d0ec:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800d0f0:	f8c9 5000 	str.w	r5, [r9]
 800d0f4:	f8c9 1004 	str.w	r1, [r9, #4]
 800d0f8:	ddee      	ble.n	800d0d8 <_svfprintf_r+0xf08>
 800d0fa:	aa2c      	add	r2, sp, #176	; 0xb0
 800d0fc:	4621      	mov	r1, r4
 800d0fe:	4650      	mov	r0, sl
 800d100:	f002 fd2a 	bl	800fb58 <__ssprint_r>
 800d104:	2800      	cmp	r0, #0
 800d106:	f47f acce 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d10a:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800d10e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d112:	e7e3      	b.n	800d0dc <_svfprintf_r+0xf0c>
 800d114:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d116:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d118:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 800d11c:	464a      	mov	r2, r9
 800d11e:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800d122:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800d126:	18e3      	adds	r3, r4, r3
 800d128:	9308      	str	r3, [sp, #32]
 800d12a:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800d12c:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800d130:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800d134:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d136:	9410      	str	r4, [sp, #64]	; 0x40
 800d138:	4631      	mov	r1, r6
 800d13a:	f1b9 0f00 	cmp.w	r9, #0
 800d13e:	d02e      	beq.n	800d19e <_svfprintf_r+0xfce>
 800d140:	bb83      	cbnz	r3, 800d1a4 <_svfprintf_r+0xfd4>
 800d142:	3f01      	subs	r7, #1
 800d144:	f109 39ff 	add.w	r9, r9, #4294967295
 800d148:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800d14a:	e9c2 3b00 	strd	r3, fp, [r2]
 800d14e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d150:	3301      	adds	r3, #1
 800d152:	4459      	add	r1, fp
 800d154:	2b07      	cmp	r3, #7
 800d156:	912e      	str	r1, [sp, #184]	; 0xb8
 800d158:	932d      	str	r3, [sp, #180]	; 0xb4
 800d15a:	dc5f      	bgt.n	800d21c <_svfprintf_r+0x104c>
 800d15c:	3208      	adds	r2, #8
 800d15e:	9b08      	ldr	r3, [sp, #32]
 800d160:	7838      	ldrb	r0, [r7, #0]
 800d162:	1b5b      	subs	r3, r3, r5
 800d164:	4283      	cmp	r3, r0
 800d166:	bfa8      	it	ge
 800d168:	4603      	movge	r3, r0
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	461e      	mov	r6, r3
 800d16e:	dd0b      	ble.n	800d188 <_svfprintf_r+0xfb8>
 800d170:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800d172:	3001      	adds	r0, #1
 800d174:	4419      	add	r1, r3
 800d176:	2807      	cmp	r0, #7
 800d178:	e9c2 5300 	strd	r5, r3, [r2]
 800d17c:	912e      	str	r1, [sp, #184]	; 0xb8
 800d17e:	902d      	str	r0, [sp, #180]	; 0xb4
 800d180:	f300 8156 	bgt.w	800d430 <_svfprintf_r+0x1260>
 800d184:	7838      	ldrb	r0, [r7, #0]
 800d186:	3208      	adds	r2, #8
 800d188:	2e00      	cmp	r6, #0
 800d18a:	bfac      	ite	ge
 800d18c:	1b84      	subge	r4, r0, r6
 800d18e:	4604      	movlt	r4, r0
 800d190:	2c00      	cmp	r4, #0
 800d192:	dc0b      	bgt.n	800d1ac <_svfprintf_r+0xfdc>
 800d194:	4405      	add	r5, r0
 800d196:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d198:	f1b9 0f00 	cmp.w	r9, #0
 800d19c:	d1d0      	bne.n	800d140 <_svfprintf_r+0xf70>
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	f000 83d4 	beq.w	800d94c <_svfprintf_r+0x177c>
 800d1a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d1a6:	3b01      	subs	r3, #1
 800d1a8:	9312      	str	r3, [sp, #72]	; 0x48
 800d1aa:	e7cd      	b.n	800d148 <_svfprintf_r+0xf78>
 800d1ac:	2c10      	cmp	r4, #16
 800d1ae:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800d1b0:	dd1d      	ble.n	800d1ee <_svfprintf_r+0x101e>
 800d1b2:	2610      	movs	r6, #16
 800d1b4:	e004      	b.n	800d1c0 <_svfprintf_r+0xff0>
 800d1b6:	3c10      	subs	r4, #16
 800d1b8:	2c10      	cmp	r4, #16
 800d1ba:	f102 0208 	add.w	r2, r2, #8
 800d1be:	dd16      	ble.n	800d1ee <_svfprintf_r+0x101e>
 800d1c0:	3001      	adds	r0, #1
 800d1c2:	4b4b      	ldr	r3, [pc, #300]	; (800d2f0 <_svfprintf_r+0x1120>)
 800d1c4:	3110      	adds	r1, #16
 800d1c6:	2807      	cmp	r0, #7
 800d1c8:	e9c2 3600 	strd	r3, r6, [r2]
 800d1cc:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800d1d0:	ddf1      	ble.n	800d1b6 <_svfprintf_r+0xfe6>
 800d1d2:	aa2c      	add	r2, sp, #176	; 0xb0
 800d1d4:	4641      	mov	r1, r8
 800d1d6:	4650      	mov	r0, sl
 800d1d8:	f002 fcbe 	bl	800fb58 <__ssprint_r>
 800d1dc:	2800      	cmp	r0, #0
 800d1de:	f47f ac62 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d1e2:	3c10      	subs	r4, #16
 800d1e4:	2c10      	cmp	r4, #16
 800d1e6:	e9dd 012d 	ldrd	r0, r1, [sp, #180]	; 0xb4
 800d1ea:	aa2f      	add	r2, sp, #188	; 0xbc
 800d1ec:	dce8      	bgt.n	800d1c0 <_svfprintf_r+0xff0>
 800d1ee:	3001      	adds	r0, #1
 800d1f0:	4b3f      	ldr	r3, [pc, #252]	; (800d2f0 <_svfprintf_r+0x1120>)
 800d1f2:	6054      	str	r4, [r2, #4]
 800d1f4:	4421      	add	r1, r4
 800d1f6:	2807      	cmp	r0, #7
 800d1f8:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800d1fc:	6013      	str	r3, [r2, #0]
 800d1fe:	f300 83fb 	bgt.w	800d9f8 <_svfprintf_r+0x1828>
 800d202:	7838      	ldrb	r0, [r7, #0]
 800d204:	3208      	adds	r2, #8
 800d206:	4405      	add	r5, r0
 800d208:	e7c5      	b.n	800d196 <_svfprintf_r+0xfc6>
 800d20a:	f01b 0310 	ands.w	r3, fp, #16
 800d20e:	f000 80bc 	beq.w	800d38a <_svfprintf_r+0x11ba>
 800d212:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d214:	f853 2b04 	ldr.w	r2, [r3], #4
 800d218:	930e      	str	r3, [sp, #56]	; 0x38
 800d21a:	e702      	b.n	800d022 <_svfprintf_r+0xe52>
 800d21c:	aa2c      	add	r2, sp, #176	; 0xb0
 800d21e:	4641      	mov	r1, r8
 800d220:	4650      	mov	r0, sl
 800d222:	f002 fc99 	bl	800fb58 <__ssprint_r>
 800d226:	2800      	cmp	r0, #0
 800d228:	f47f ac3d 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d22c:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800d22e:	aa2f      	add	r2, sp, #188	; 0xbc
 800d230:	e795      	b.n	800d15e <_svfprintf_r+0xf8e>
 800d232:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 800d236:	4b2f      	ldr	r3, [pc, #188]	; (800d2f4 <_svfprintf_r+0x1124>)
 800d238:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 800d23c:	f8cd 801c 	str.w	r8, [sp, #28]
 800d240:	f405 6780 	and.w	r7, r5, #1024	; 0x400
 800d244:	f04f 0c00 	mov.w	ip, #0
 800d248:	ac58      	add	r4, sp, #352	; 0x160
 800d24a:	f04f 3bcc 	mov.w	fp, #3435973836	; 0xcccccccc
 800d24e:	950a      	str	r5, [sp, #40]	; 0x28
 800d250:	e005      	b.n	800d25e <_svfprintf_r+0x108e>
 800d252:	2a0a      	cmp	r2, #10
 800d254:	f171 0100 	sbcs.w	r1, r1, #0
 800d258:	d334      	bcc.n	800d2c4 <_svfprintf_r+0x10f4>
 800d25a:	4642      	mov	r2, r8
 800d25c:	4631      	mov	r1, r6
 800d25e:	1850      	adds	r0, r2, r1
 800d260:	f140 0000 	adc.w	r0, r0, #0
 800d264:	fba3 5600 	umull	r5, r6, r3, r0
 800d268:	f026 0503 	bic.w	r5, r6, #3
 800d26c:	eb05 0596 	add.w	r5, r5, r6, lsr #2
 800d270:	1b40      	subs	r0, r0, r5
 800d272:	1a15      	subs	r5, r2, r0
 800d274:	f161 0e00 	sbc.w	lr, r1, #0
 800d278:	fb0b f605 	mul.w	r6, fp, r5
 800d27c:	fb03 660e 	mla	r6, r3, lr, r6
 800d280:	fba5 8503 	umull	r8, r5, r5, r3
 800d284:	442e      	add	r6, r5
 800d286:	f008 0e01 	and.w	lr, r8, #1
 800d28a:	2505      	movs	r5, #5
 800d28c:	fbae 5e05 	umull	r5, lr, lr, r5
 800d290:	182d      	adds	r5, r5, r0
 800d292:	ea4f 0858 	mov.w	r8, r8, lsr #1
 800d296:	3530      	adds	r5, #48	; 0x30
 800d298:	f804 5c01 	strb.w	r5, [r4, #-1]
 800d29c:	ea48 78c6 	orr.w	r8, r8, r6, lsl #31
 800d2a0:	f10c 0c01 	add.w	ip, ip, #1
 800d2a4:	3c01      	subs	r4, #1
 800d2a6:	0876      	lsrs	r6, r6, #1
 800d2a8:	2f00      	cmp	r7, #0
 800d2aa:	d0d2      	beq.n	800d252 <_svfprintf_r+0x1082>
 800d2ac:	f899 0000 	ldrb.w	r0, [r9]
 800d2b0:	4584      	cmp	ip, r0
 800d2b2:	d1ce      	bne.n	800d252 <_svfprintf_r+0x1082>
 800d2b4:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800d2b8:	d0cb      	beq.n	800d252 <_svfprintf_r+0x1082>
 800d2ba:	2a0a      	cmp	r2, #10
 800d2bc:	f171 0100 	sbcs.w	r1, r1, #0
 800d2c0:	f080 8198 	bcs.w	800d5f4 <_svfprintf_r+0x1424>
 800d2c4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d2c6:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 800d2ca:	ab58      	add	r3, sp, #352	; 0x160
 800d2cc:	1b1b      	subs	r3, r3, r4
 800d2ce:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800d2d2:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 800d2d6:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 800d2da:	46ab      	mov	fp, r5
 800d2dc:	930a      	str	r3, [sp, #40]	; 0x28
 800d2de:	f7ff bae1 	b.w	800c8a4 <_svfprintf_r+0x6d4>
 800d2e2:	bf00      	nop
 800d2e4:	080127f4 	.word	0x080127f4
 800d2e8:	08012808 	.word	0x08012808
 800d2ec:	0801281c 	.word	0x0801281c
 800d2f0:	08012838 	.word	0x08012838
 800d2f4:	cccccccd 	.word	0xcccccccd
 800d2f8:	2301      	movs	r3, #1
 800d2fa:	f8c9 3004 	str.w	r3, [r9, #4]
 800d2fe:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d300:	4aba      	ldr	r2, [pc, #744]	; (800d5ec <_svfprintf_r+0x141c>)
 800d302:	f8c9 2000 	str.w	r2, [r9]
 800d306:	3301      	adds	r3, #1
 800d308:	3601      	adds	r6, #1
 800d30a:	2b07      	cmp	r3, #7
 800d30c:	962e      	str	r6, [sp, #184]	; 0xb8
 800d30e:	932d      	str	r3, [sp, #180]	; 0xb4
 800d310:	f300 818c 	bgt.w	800d62c <_svfprintf_r+0x145c>
 800d314:	f109 0908 	add.w	r9, r9, #8
 800d318:	2900      	cmp	r1, #0
 800d31a:	f040 80be 	bne.w	800d49a <_svfprintf_r+0x12ca>
 800d31e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d320:	f00b 0301 	and.w	r3, fp, #1
 800d324:	4313      	orrs	r3, r2
 800d326:	f43f a8d8 	beq.w	800c4da <_svfprintf_r+0x30a>
 800d32a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d32c:	9919      	ldr	r1, [sp, #100]	; 0x64
 800d32e:	199a      	adds	r2, r3, r6
 800d330:	e9c9 1300 	strd	r1, r3, [r9]
 800d334:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d336:	922e      	str	r2, [sp, #184]	; 0xb8
 800d338:	3301      	adds	r3, #1
 800d33a:	2b07      	cmp	r3, #7
 800d33c:	932d      	str	r3, [sp, #180]	; 0xb4
 800d33e:	f300 826e 	bgt.w	800d81e <_svfprintf_r+0x164e>
 800d342:	f109 0908 	add.w	r9, r9, #8
 800d346:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800d348:	f8c9 4000 	str.w	r4, [r9]
 800d34c:	3301      	adds	r3, #1
 800d34e:	188e      	adds	r6, r1, r2
 800d350:	2b07      	cmp	r3, #7
 800d352:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800d356:	f8c9 1004 	str.w	r1, [r9, #4]
 800d35a:	f77f a8bc 	ble.w	800c4d6 <_svfprintf_r+0x306>
 800d35e:	f7ff bbf1 	b.w	800cb44 <_svfprintf_r+0x974>
 800d362:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d364:	931e      	str	r3, [sp, #120]	; 0x78
 800d366:	aa2c      	add	r2, sp, #176	; 0xb0
 800d368:	4650      	mov	r0, sl
 800d36a:	f002 fbf5 	bl	800fb58 <__ssprint_r>
 800d36e:	2800      	cmp	r0, #0
 800d370:	f47f ab99 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d374:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800d378:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d37a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d37c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d380:	f7ff b86a 	b.w	800c458 <_svfprintf_r+0x288>
 800d384:	46c2      	mov	sl, r8
 800d386:	f7ff bb8e 	b.w	800caa6 <_svfprintf_r+0x8d6>
 800d38a:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800d38e:	f000 80b8 	beq.w	800d502 <_svfprintf_r+0x1332>
 800d392:	980e      	ldr	r0, [sp, #56]	; 0x38
 800d394:	f850 2b04 	ldr.w	r2, [r0], #4
 800d398:	900e      	str	r0, [sp, #56]	; 0x38
 800d39a:	4619      	mov	r1, r3
 800d39c:	b292      	uxth	r2, r2
 800d39e:	e640      	b.n	800d022 <_svfprintf_r+0xe52>
 800d3a0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d3a2:	aa2c      	add	r2, sp, #176	; 0xb0
 800d3a4:	4650      	mov	r0, sl
 800d3a6:	f002 fbd7 	bl	800fb58 <__ssprint_r>
 800d3aa:	2800      	cmp	r0, #0
 800d3ac:	f47f ab7b 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d3b0:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d3b2:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d3b6:	f7ff babc 	b.w	800c932 <_svfprintf_r+0x762>
 800d3ba:	ae2a      	add	r6, sp, #168	; 0xa8
 800d3bc:	2208      	movs	r2, #8
 800d3be:	2100      	movs	r1, #0
 800d3c0:	4630      	mov	r0, r6
 800d3c2:	9425      	str	r4, [sp, #148]	; 0x94
 800d3c4:	f7fe fbb0 	bl	800bb28 <memset>
 800d3c8:	9b08      	ldr	r3, [sp, #32]
 800d3ca:	1c5a      	adds	r2, r3, #1
 800d3cc:	f000 80d4 	beq.w	800d578 <_svfprintf_r+0x13a8>
 800d3d0:	2500      	movs	r5, #0
 800d3d2:	f8cd 801c 	str.w	r8, [sp, #28]
 800d3d6:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800d3da:	46a8      	mov	r8, r5
 800d3dc:	469b      	mov	fp, r3
 800d3de:	e00c      	b.n	800d3fa <_svfprintf_r+0x122a>
 800d3e0:	a93f      	add	r1, sp, #252	; 0xfc
 800d3e2:	4650      	mov	r0, sl
 800d3e4:	f002 fb84 	bl	800faf0 <_wcrtomb_r>
 800d3e8:	1c43      	adds	r3, r0, #1
 800d3ea:	4440      	add	r0, r8
 800d3ec:	f000 83b8 	beq.w	800db60 <_svfprintf_r+0x1990>
 800d3f0:	4558      	cmp	r0, fp
 800d3f2:	dc08      	bgt.n	800d406 <_svfprintf_r+0x1236>
 800d3f4:	f000 8435 	beq.w	800dc62 <_svfprintf_r+0x1a92>
 800d3f8:	4680      	mov	r8, r0
 800d3fa:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800d3fc:	5952      	ldr	r2, [r2, r5]
 800d3fe:	4633      	mov	r3, r6
 800d400:	3504      	adds	r5, #4
 800d402:	2a00      	cmp	r2, #0
 800d404:	d1ec      	bne.n	800d3e0 <_svfprintf_r+0x1210>
 800d406:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800d40a:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800d40e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800d412:	e0be      	b.n	800d592 <_svfprintf_r+0x13c2>
 800d414:	4616      	mov	r6, r2
 800d416:	3301      	adds	r3, #1
 800d418:	4426      	add	r6, r4
 800d41a:	2b07      	cmp	r3, #7
 800d41c:	f8c9 5000 	str.w	r5, [r9]
 800d420:	f8c9 4004 	str.w	r4, [r9, #4]
 800d424:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800d428:	f77f a855 	ble.w	800c4d6 <_svfprintf_r+0x306>
 800d42c:	f7ff bb8a 	b.w	800cb44 <_svfprintf_r+0x974>
 800d430:	aa2c      	add	r2, sp, #176	; 0xb0
 800d432:	4641      	mov	r1, r8
 800d434:	4650      	mov	r0, sl
 800d436:	f002 fb8f 	bl	800fb58 <__ssprint_r>
 800d43a:	2800      	cmp	r0, #0
 800d43c:	f47f ab33 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d440:	7838      	ldrb	r0, [r7, #0]
 800d442:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800d444:	aa2f      	add	r2, sp, #188	; 0xbc
 800d446:	e69f      	b.n	800d188 <_svfprintf_r+0xfb8>
 800d448:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d44a:	aa2c      	add	r2, sp, #176	; 0xb0
 800d44c:	4650      	mov	r0, sl
 800d44e:	f002 fb83 	bl	800fb58 <__ssprint_r>
 800d452:	2800      	cmp	r0, #0
 800d454:	f47f ab27 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d458:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d45a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d45e:	f7ff b823 	b.w	800c4a8 <_svfprintf_r+0x2d8>
 800d462:	2b01      	cmp	r3, #1
 800d464:	465d      	mov	r5, fp
 800d466:	f47f aa09 	bne.w	800c87c <_svfprintf_r+0x6ac>
 800d46a:	f7ff bbb9 	b.w	800cbe0 <_svfprintf_r+0xa10>
 800d46e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d470:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d472:	f853 2b04 	ldr.w	r2, [r3], #4
 800d476:	4644      	mov	r4, r8
 800d478:	6011      	str	r1, [r2, #0]
 800d47a:	930e      	str	r3, [sp, #56]	; 0x38
 800d47c:	f7fe bed6 	b.w	800c22c <_svfprintf_r+0x5c>
 800d480:	4616      	mov	r6, r2
 800d482:	3701      	adds	r7, #1
 800d484:	4426      	add	r6, r4
 800d486:	2f07      	cmp	r7, #7
 800d488:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800d48c:	f8c9 5000 	str.w	r5, [r9]
 800d490:	f8c9 4004 	str.w	r4, [r9, #4]
 800d494:	f77f ab47 	ble.w	800cb26 <_svfprintf_r+0x956>
 800d498:	e491      	b.n	800cdbe <_svfprintf_r+0xbee>
 800d49a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d49c:	9819      	ldr	r0, [sp, #100]	; 0x64
 800d49e:	199a      	adds	r2, r3, r6
 800d4a0:	e9c9 0300 	strd	r0, r3, [r9]
 800d4a4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d4a6:	922e      	str	r2, [sp, #184]	; 0xb8
 800d4a8:	3301      	adds	r3, #1
 800d4aa:	2b07      	cmp	r3, #7
 800d4ac:	932d      	str	r3, [sp, #180]	; 0xb4
 800d4ae:	f300 81b6 	bgt.w	800d81e <_svfprintf_r+0x164e>
 800d4b2:	f109 0908 	add.w	r9, r9, #8
 800d4b6:	2900      	cmp	r1, #0
 800d4b8:	f6bf af45 	bge.w	800d346 <_svfprintf_r+0x1176>
 800d4bc:	424f      	negs	r7, r1
 800d4be:	3110      	adds	r1, #16
 800d4c0:	4d4b      	ldr	r5, [pc, #300]	; (800d5f0 <_svfprintf_r+0x1420>)
 800d4c2:	f280 8388 	bge.w	800dbd6 <_svfprintf_r+0x1a06>
 800d4c6:	4649      	mov	r1, r9
 800d4c8:	2610      	movs	r6, #16
 800d4ca:	46a1      	mov	r9, r4
 800d4cc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d4ce:	e004      	b.n	800d4da <_svfprintf_r+0x130a>
 800d4d0:	3108      	adds	r1, #8
 800d4d2:	3f10      	subs	r7, #16
 800d4d4:	2f10      	cmp	r7, #16
 800d4d6:	f340 837c 	ble.w	800dbd2 <_svfprintf_r+0x1a02>
 800d4da:	3301      	adds	r3, #1
 800d4dc:	3210      	adds	r2, #16
 800d4de:	2b07      	cmp	r3, #7
 800d4e0:	e9c1 5600 	strd	r5, r6, [r1]
 800d4e4:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800d4e8:	ddf2      	ble.n	800d4d0 <_svfprintf_r+0x1300>
 800d4ea:	aa2c      	add	r2, sp, #176	; 0xb0
 800d4ec:	4621      	mov	r1, r4
 800d4ee:	4650      	mov	r0, sl
 800d4f0:	f002 fb32 	bl	800fb58 <__ssprint_r>
 800d4f4:	2800      	cmp	r0, #0
 800d4f6:	f47f aad6 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d4fa:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800d4fe:	a92f      	add	r1, sp, #188	; 0xbc
 800d500:	e7e7      	b.n	800d4d2 <_svfprintf_r+0x1302>
 800d502:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d504:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800d508:	bf1a      	itte	ne
 800d50a:	4611      	movne	r1, r2
 800d50c:	f853 2b04 	ldrne.w	r2, [r3], #4
 800d510:	f853 2b04 	ldreq.w	r2, [r3], #4
 800d514:	930e      	str	r3, [sp, #56]	; 0x38
 800d516:	bf18      	it	ne
 800d518:	b2d2      	uxtbne	r2, r2
 800d51a:	e582      	b.n	800d022 <_svfprintf_r+0xe52>
 800d51c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d51e:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800d522:	bf1a      	itte	ne
 800d524:	4611      	movne	r1, r2
 800d526:	f853 2b04 	ldrne.w	r2, [r3], #4
 800d52a:	f853 2b04 	ldreq.w	r2, [r3], #4
 800d52e:	930e      	str	r3, [sp, #56]	; 0x38
 800d530:	bf18      	it	ne
 800d532:	b2d2      	uxtbne	r2, r2
 800d534:	f7ff b953 	b.w	800c7de <_svfprintf_r+0x60e>
 800d538:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d53a:	f415 7100 	ands.w	r1, r5, #512	; 0x200
 800d53e:	bf1a      	itte	ne
 800d540:	4611      	movne	r1, r2
 800d542:	f853 2b04 	ldrne.w	r2, [r3], #4
 800d546:	f853 2b04 	ldreq.w	r2, [r3], #4
 800d54a:	930e      	str	r3, [sp, #56]	; 0x38
 800d54c:	bf18      	it	ne
 800d54e:	b2d2      	uxtbne	r2, r2
 800d550:	2301      	movs	r3, #1
 800d552:	f7ff b8e1 	b.w	800c718 <_svfprintf_r+0x548>
 800d556:	4634      	mov	r4, r6
 800d558:	4616      	mov	r6, r2
 800d55a:	3301      	adds	r3, #1
 800d55c:	443e      	add	r6, r7
 800d55e:	2b07      	cmp	r3, #7
 800d560:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800d564:	f8c9 5000 	str.w	r5, [r9]
 800d568:	f8c9 7004 	str.w	r7, [r9, #4]
 800d56c:	f300 814a 	bgt.w	800d804 <_svfprintf_r+0x1634>
 800d570:	f109 0908 	add.w	r9, r9, #8
 800d574:	f7ff bbb3 	b.w	800ccde <_svfprintf_r+0xb0e>
 800d578:	2300      	movs	r3, #0
 800d57a:	4619      	mov	r1, r3
 800d57c:	9600      	str	r6, [sp, #0]
 800d57e:	aa25      	add	r2, sp, #148	; 0x94
 800d580:	4650      	mov	r0, sl
 800d582:	f002 fadb 	bl	800fb3c <_wcsrtombs_r>
 800d586:	4603      	mov	r3, r0
 800d588:	3301      	adds	r3, #1
 800d58a:	900a      	str	r0, [sp, #40]	; 0x28
 800d58c:	f000 82e8 	beq.w	800db60 <_svfprintf_r+0x1990>
 800d590:	9425      	str	r4, [sp, #148]	; 0x94
 800d592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d594:	2b00      	cmp	r3, #0
 800d596:	d03d      	beq.n	800d614 <_svfprintf_r+0x1444>
 800d598:	2b63      	cmp	r3, #99	; 0x63
 800d59a:	f300 8129 	bgt.w	800d7f0 <_svfprintf_r+0x1620>
 800d59e:	2300      	movs	r3, #0
 800d5a0:	930d      	str	r3, [sp, #52]	; 0x34
 800d5a2:	ac3f      	add	r4, sp, #252	; 0xfc
 800d5a4:	2208      	movs	r2, #8
 800d5a6:	2100      	movs	r1, #0
 800d5a8:	4630      	mov	r0, r6
 800d5aa:	f7fe fabd 	bl	800bb28 <memset>
 800d5ae:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d5b0:	9600      	str	r6, [sp, #0]
 800d5b2:	462b      	mov	r3, r5
 800d5b4:	aa25      	add	r2, sp, #148	; 0x94
 800d5b6:	4621      	mov	r1, r4
 800d5b8:	4650      	mov	r0, sl
 800d5ba:	f002 fabf 	bl	800fb3c <_wcsrtombs_r>
 800d5be:	4285      	cmp	r5, r0
 800d5c0:	f040 83c4 	bne.w	800dd4c <_svfprintf_r+0x1b7c>
 800d5c4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d5c6:	970e      	str	r7, [sp, #56]	; 0x38
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	5463      	strb	r3, [r4, r1]
 800d5cc:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800d5d0:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800d5d4:	9308      	str	r3, [sp, #32]
 800d5d6:	9107      	str	r1, [sp, #28]
 800d5d8:	9312      	str	r3, [sp, #72]	; 0x48
 800d5da:	9316      	str	r3, [sp, #88]	; 0x58
 800d5dc:	9311      	str	r3, [sp, #68]	; 0x44
 800d5de:	f7fe bfdb 	b.w	800c598 <_svfprintf_r+0x3c8>
 800d5e2:	222d      	movs	r2, #45	; 0x2d
 800d5e4:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800d5e8:	f7fe bfc5 	b.w	800c576 <_svfprintf_r+0x3a6>
 800d5ec:	08012824 	.word	0x08012824
 800d5f0:	08012838 	.word	0x08012838
 800d5f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d5f6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d5f8:	1ae4      	subs	r4, r4, r3
 800d5fa:	461a      	mov	r2, r3
 800d5fc:	4620      	mov	r0, r4
 800d5fe:	f000 fce3 	bl	800dfc8 <strncpy>
 800d602:	f899 2001 	ldrb.w	r2, [r9, #1]
 800d606:	4ba5      	ldr	r3, [pc, #660]	; (800d89c <_svfprintf_r+0x16cc>)
 800d608:	b10a      	cbz	r2, 800d60e <_svfprintf_r+0x143e>
 800d60a:	f109 0901 	add.w	r9, r9, #1
 800d60e:	f04f 0c00 	mov.w	ip, #0
 800d612:	e622      	b.n	800d25a <_svfprintf_r+0x108a>
 800d614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d616:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800d61a:	970e      	str	r7, [sp, #56]	; 0x38
 800d61c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800d620:	9312      	str	r3, [sp, #72]	; 0x48
 800d622:	9316      	str	r3, [sp, #88]	; 0x58
 800d624:	9311      	str	r3, [sp, #68]	; 0x44
 800d626:	930d      	str	r3, [sp, #52]	; 0x34
 800d628:	f7fe bfb6 	b.w	800c598 <_svfprintf_r+0x3c8>
 800d62c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d62e:	aa2c      	add	r2, sp, #176	; 0xb0
 800d630:	4650      	mov	r0, sl
 800d632:	f002 fa91 	bl	800fb58 <__ssprint_r>
 800d636:	2800      	cmp	r0, #0
 800d638:	f47f aa35 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d63c:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800d63e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d640:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d644:	e668      	b.n	800d318 <_svfprintf_r+0x1148>
 800d646:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d648:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d64a:	18a5      	adds	r5, r4, r2
 800d64c:	1a6d      	subs	r5, r5, r1
 800d64e:	1ad4      	subs	r4, r2, r3
 800d650:	42a5      	cmp	r5, r4
 800d652:	bfa8      	it	ge
 800d654:	4625      	movge	r5, r4
 800d656:	f7ff bb77 	b.w	800cd48 <_svfprintf_r+0xb78>
 800d65a:	f913 2b04 	ldrsb.w	r2, [r3], #4
 800d65e:	930e      	str	r3, [sp, #56]	; 0x38
 800d660:	17d1      	asrs	r1, r2, #31
 800d662:	460b      	mov	r3, r1
 800d664:	f7ff b807 	b.w	800c676 <_svfprintf_r+0x4a6>
 800d668:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d66a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d66c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d670:	930e      	str	r3, [sp, #56]	; 0x38
 800d672:	8011      	strh	r1, [r2, #0]
 800d674:	4644      	mov	r4, r8
 800d676:	f7fe bdd9 	b.w	800c22c <_svfprintf_r+0x5c>
 800d67a:	9b08      	ldr	r3, [sp, #32]
 800d67c:	930a      	str	r3, [sp, #40]	; 0x28
 800d67e:	2302      	movs	r3, #2
 800d680:	a92a      	add	r1, sp, #168	; 0xa8
 800d682:	9104      	str	r1, [sp, #16]
 800d684:	a925      	add	r1, sp, #148	; 0x94
 800d686:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d688:	9103      	str	r1, [sp, #12]
 800d68a:	a923      	add	r1, sp, #140	; 0x8c
 800d68c:	9300      	str	r3, [sp, #0]
 800d68e:	463a      	mov	r2, r7
 800d690:	4633      	mov	r3, r6
 800d692:	9501      	str	r5, [sp, #4]
 800d694:	9102      	str	r1, [sp, #8]
 800d696:	4650      	mov	r0, sl
 800d698:	f000 fda6 	bl	800e1e8 <_dtoa_r>
 800d69c:	9b07      	ldr	r3, [sp, #28]
 800d69e:	2b47      	cmp	r3, #71	; 0x47
 800d6a0:	4604      	mov	r4, r0
 800d6a2:	f000 81a3 	beq.w	800d9ec <_svfprintf_r+0x181c>
 800d6a6:	2b46      	cmp	r3, #70	; 0x46
 800d6a8:	4405      	add	r5, r0
 800d6aa:	d105      	bne.n	800d6b8 <_svfprintf_r+0x14e8>
 800d6ac:	7803      	ldrb	r3, [r0, #0]
 800d6ae:	2b30      	cmp	r3, #48	; 0x30
 800d6b0:	f000 82b8 	beq.w	800dc24 <_svfprintf_r+0x1a54>
 800d6b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d6b6:	441d      	add	r5, r3
 800d6b8:	4638      	mov	r0, r7
 800d6ba:	4631      	mov	r1, r6
 800d6bc:	2200      	movs	r2, #0
 800d6be:	2300      	movs	r3, #0
 800d6c0:	f7f3 fc50 	bl	8000f64 <__aeabi_dcmpeq>
 800d6c4:	2800      	cmp	r0, #0
 800d6c6:	f000 8166 	beq.w	800d996 <_svfprintf_r+0x17c6>
 800d6ca:	462b      	mov	r3, r5
 800d6cc:	1b1b      	subs	r3, r3, r4
 800d6ce:	9313      	str	r3, [sp, #76]	; 0x4c
 800d6d0:	9b07      	ldr	r3, [sp, #28]
 800d6d2:	2b47      	cmp	r3, #71	; 0x47
 800d6d4:	f000 814a 	beq.w	800d96c <_svfprintf_r+0x179c>
 800d6d8:	9b07      	ldr	r3, [sp, #28]
 800d6da:	2b46      	cmp	r3, #70	; 0x46
 800d6dc:	f000 8200 	beq.w	800dae0 <_svfprintf_r+0x1910>
 800d6e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d6e2:	9311      	str	r3, [sp, #68]	; 0x44
 800d6e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d6e6:	9a07      	ldr	r2, [sp, #28]
 800d6e8:	3b01      	subs	r3, #1
 800d6ea:	2a41      	cmp	r2, #65	; 0x41
 800d6ec:	9323      	str	r3, [sp, #140]	; 0x8c
 800d6ee:	f000 8223 	beq.w	800db38 <_svfprintf_r+0x1968>
 800d6f2:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800d6f6:	2100      	movs	r1, #0
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	bfb8      	it	lt
 800d6fc:	9b11      	ldrlt	r3, [sp, #68]	; 0x44
 800d6fe:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 800d702:	bfba      	itte	lt
 800d704:	f1c3 0301 	rsblt	r3, r3, #1
 800d708:	222d      	movlt	r2, #45	; 0x2d
 800d70a:	222b      	movge	r2, #43	; 0x2b
 800d70c:	2b09      	cmp	r3, #9
 800d70e:	f88d 2099 	strb.w	r2, [sp, #153]	; 0x99
 800d712:	f340 824f 	ble.w	800dbb4 <_svfprintf_r+0x19e4>
 800d716:	f10d 05af 	add.w	r5, sp, #175	; 0xaf
 800d71a:	4e61      	ldr	r6, [pc, #388]	; (800d8a0 <_svfprintf_r+0x16d0>)
 800d71c:	462a      	mov	r2, r5
 800d71e:	4610      	mov	r0, r2
 800d720:	fb86 2103 	smull	r2, r1, r6, r3
 800d724:	17da      	asrs	r2, r3, #31
 800d726:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 800d72a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800d72e:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
 800d732:	3130      	adds	r1, #48	; 0x30
 800d734:	f800 1c01 	strb.w	r1, [r0, #-1]
 800d738:	4619      	mov	r1, r3
 800d73a:	2963      	cmp	r1, #99	; 0x63
 800d73c:	4613      	mov	r3, r2
 800d73e:	f100 32ff 	add.w	r2, r0, #4294967295
 800d742:	dcec      	bgt.n	800d71e <_svfprintf_r+0x154e>
 800d744:	3330      	adds	r3, #48	; 0x30
 800d746:	b2d9      	uxtb	r1, r3
 800d748:	1e83      	subs	r3, r0, #2
 800d74a:	429d      	cmp	r5, r3
 800d74c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d750:	f240 82e9 	bls.w	800dd26 <_svfprintf_r+0x1b56>
 800d754:	4613      	mov	r3, r2
 800d756:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800d75a:	e001      	b.n	800d760 <_svfprintf_r+0x1590>
 800d75c:	f813 1b01 	ldrb.w	r1, [r3], #1
 800d760:	f802 1b01 	strb.w	r1, [r2], #1
 800d764:	429d      	cmp	r5, r3
 800d766:	d1f9      	bne.n	800d75c <_svfprintf_r+0x158c>
 800d768:	f10d 03b1 	add.w	r3, sp, #177	; 0xb1
 800d76c:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800d770:	1a1b      	subs	r3, r3, r0
 800d772:	4413      	add	r3, r2
 800d774:	aa26      	add	r2, sp, #152	; 0x98
 800d776:	1a9b      	subs	r3, r3, r2
 800d778:	931b      	str	r3, [sp, #108]	; 0x6c
 800d77a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d77c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d77e:	2b01      	cmp	r3, #1
 800d780:	441a      	add	r2, r3
 800d782:	920a      	str	r2, [sp, #40]	; 0x28
 800d784:	f340 8249 	ble.w	800dc1a <_svfprintf_r+0x1a4a>
 800d788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d78a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d78c:	4413      	add	r3, r2
 800d78e:	930a      	str	r3, [sp, #40]	; 0x28
 800d790:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d792:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d794:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d798:	f443 7b80 	orr.w	fp, r3, #256	; 0x100
 800d79c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	9312      	str	r3, [sp, #72]	; 0x48
 800d7a4:	9207      	str	r2, [sp, #28]
 800d7a6:	9316      	str	r3, [sp, #88]	; 0x58
 800d7a8:	9311      	str	r3, [sp, #68]	; 0x44
 800d7aa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	f040 80eb 	bne.w	800d988 <_svfprintf_r+0x17b8>
 800d7b2:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800d7b6:	9308      	str	r3, [sp, #32]
 800d7b8:	f7fe beee 	b.w	800c598 <_svfprintf_r+0x3c8>
 800d7bc:	4620      	mov	r0, r4
 800d7be:	970e      	str	r7, [sp, #56]	; 0x38
 800d7c0:	f7f2 ff3e 	bl	8000640 <strlen>
 800d7c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d7c6:	9308      	str	r3, [sp, #32]
 800d7c8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 800d7cc:	9312      	str	r3, [sp, #72]	; 0x48
 800d7ce:	9316      	str	r3, [sp, #88]	; 0x58
 800d7d0:	930d      	str	r3, [sp, #52]	; 0x34
 800d7d2:	2373      	movs	r3, #115	; 0x73
 800d7d4:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800d7d8:	900a      	str	r0, [sp, #40]	; 0x28
 800d7da:	9107      	str	r1, [sp, #28]
 800d7dc:	9310      	str	r3, [sp, #64]	; 0x40
 800d7de:	f7fe bedb 	b.w	800c598 <_svfprintf_r+0x3c8>
 800d7e2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d7e4:	aa2c      	add	r2, sp, #176	; 0xb0
 800d7e6:	4650      	mov	r0, sl
 800d7e8:	f002 f9b6 	bl	800fb58 <__ssprint_r>
 800d7ec:	f7fe bdf8 	b.w	800c3e0 <_svfprintf_r+0x210>
 800d7f0:	1c59      	adds	r1, r3, #1
 800d7f2:	4650      	mov	r0, sl
 800d7f4:	f7fe fa30 	bl	800bc58 <_malloc_r>
 800d7f8:	4604      	mov	r4, r0
 800d7fa:	2800      	cmp	r0, #0
 800d7fc:	f000 81b0 	beq.w	800db60 <_svfprintf_r+0x1990>
 800d800:	900d      	str	r0, [sp, #52]	; 0x34
 800d802:	e6cf      	b.n	800d5a4 <_svfprintf_r+0x13d4>
 800d804:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d806:	aa2c      	add	r2, sp, #176	; 0xb0
 800d808:	4650      	mov	r0, sl
 800d80a:	f002 f9a5 	bl	800fb58 <__ssprint_r>
 800d80e:	2800      	cmp	r0, #0
 800d810:	f47f a949 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d814:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800d816:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d81a:	f7ff ba60 	b.w	800ccde <_svfprintf_r+0xb0e>
 800d81e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d820:	aa2c      	add	r2, sp, #176	; 0xb0
 800d822:	4650      	mov	r0, sl
 800d824:	f002 f998 	bl	800fb58 <__ssprint_r>
 800d828:	2800      	cmp	r0, #0
 800d82a:	f47f a93c 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800d82e:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800d832:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800d834:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800d838:	e63d      	b.n	800d4b6 <_svfprintf_r+0x12e6>
 800d83a:	2306      	movs	r3, #6
 800d83c:	9308      	str	r3, [sp, #32]
 800d83e:	f7ff bba0 	b.w	800cf82 <_svfprintf_r+0xdb2>
 800d842:	9b08      	ldr	r3, [sp, #32]
 800d844:	3301      	adds	r3, #1
 800d846:	930a      	str	r3, [sp, #40]	; 0x28
 800d848:	2302      	movs	r3, #2
 800d84a:	e719      	b.n	800d680 <_svfprintf_r+0x14b0>
 800d84c:	9b08      	ldr	r3, [sp, #32]
 800d84e:	930a      	str	r3, [sp, #40]	; 0x28
 800d850:	2303      	movs	r3, #3
 800d852:	e715      	b.n	800d680 <_svfprintf_r+0x14b0>
 800d854:	4638      	mov	r0, r7
 800d856:	4631      	mov	r1, r6
 800d858:	aa23      	add	r2, sp, #140	; 0x8c
 800d85a:	f000 fbf9 	bl	800e050 <frexp>
 800d85e:	2200      	movs	r2, #0
 800d860:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d864:	f7f3 f916 	bl	8000a94 <__aeabi_dmul>
 800d868:	2200      	movs	r2, #0
 800d86a:	2300      	movs	r3, #0
 800d86c:	4606      	mov	r6, r0
 800d86e:	460f      	mov	r7, r1
 800d870:	f7f3 fb78 	bl	8000f64 <__aeabi_dcmpeq>
 800d874:	b108      	cbz	r0, 800d87a <_svfprintf_r+0x16aa>
 800d876:	2301      	movs	r3, #1
 800d878:	9323      	str	r3, [sp, #140]	; 0x8c
 800d87a:	4b0a      	ldr	r3, [pc, #40]	; (800d8a4 <_svfprintf_r+0x16d4>)
 800d87c:	930a      	str	r3, [sp, #40]	; 0x28
 800d87e:	9b08      	ldr	r3, [sp, #32]
 800d880:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800d884:	3b01      	subs	r3, #1
 800d886:	e9cd 8b11 	strd	r8, fp, [sp, #68]	; 0x44
 800d88a:	4625      	mov	r5, r4
 800d88c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800d890:	f8cd a058 	str.w	sl, [sp, #88]	; 0x58
 800d894:	4698      	mov	r8, r3
 800d896:	941f      	str	r4, [sp, #124]	; 0x7c
 800d898:	e00d      	b.n	800d8b6 <_svfprintf_r+0x16e6>
 800d89a:	bf00      	nop
 800d89c:	cccccccd 	.word	0xcccccccd
 800d8a0:	66666667 	.word	0x66666667
 800d8a4:	08012808 	.word	0x08012808
 800d8a8:	2200      	movs	r2, #0
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	f108 38ff 	add.w	r8, r8, #4294967295
 800d8b0:	f7f3 fb58 	bl	8000f64 <__aeabi_dcmpeq>
 800d8b4:	b9e8      	cbnz	r0, 800d8f2 <_svfprintf_r+0x1722>
 800d8b6:	4bae      	ldr	r3, [pc, #696]	; (800db70 <_svfprintf_r+0x19a0>)
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	4630      	mov	r0, r6
 800d8bc:	4639      	mov	r1, r7
 800d8be:	f7f3 f8e9 	bl	8000a94 <__aeabi_dmul>
 800d8c2:	460f      	mov	r7, r1
 800d8c4:	4606      	mov	r6, r0
 800d8c6:	f7f3 fb95 	bl	8000ff4 <__aeabi_d2iz>
 800d8ca:	4604      	mov	r4, r0
 800d8cc:	f7f3 f878 	bl	80009c0 <__aeabi_i2d>
 800d8d0:	460b      	mov	r3, r1
 800d8d2:	4602      	mov	r2, r0
 800d8d4:	4639      	mov	r1, r7
 800d8d6:	4630      	mov	r0, r6
 800d8d8:	f7f2 ff24 	bl	8000724 <__aeabi_dsub>
 800d8dc:	f81b 3004 	ldrb.w	r3, [fp, r4]
 800d8e0:	f1b8 3fff 	cmp.w	r8, #4294967295
 800d8e4:	46aa      	mov	sl, r5
 800d8e6:	46c1      	mov	r9, r8
 800d8e8:	f805 3b01 	strb.w	r3, [r5], #1
 800d8ec:	4606      	mov	r6, r0
 800d8ee:	460f      	mov	r7, r1
 800d8f0:	d1da      	bne.n	800d8a8 <_svfprintf_r+0x16d8>
 800d8f2:	4ba0      	ldr	r3, [pc, #640]	; (800db74 <_svfprintf_r+0x19a4>)
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	4630      	mov	r0, r6
 800d8f8:	4639      	mov	r1, r7
 800d8fa:	e9dd 8b11 	ldrd	r8, fp, [sp, #68]	; 0x44
 800d8fe:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
 800d902:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 800d906:	e9cd a412 	strd	sl, r4, [sp, #72]	; 0x48
 800d90a:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 800d90e:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800d910:	f7f3 fb50 	bl	8000fb4 <__aeabi_dcmpgt>
 800d914:	2800      	cmp	r0, #0
 800d916:	f040 8131 	bne.w	800db7c <_svfprintf_r+0x19ac>
 800d91a:	4b96      	ldr	r3, [pc, #600]	; (800db74 <_svfprintf_r+0x19a4>)
 800d91c:	4630      	mov	r0, r6
 800d91e:	4639      	mov	r1, r7
 800d920:	2200      	movs	r2, #0
 800d922:	f7f3 fb1f 	bl	8000f64 <__aeabi_dcmpeq>
 800d926:	b118      	cbz	r0, 800d930 <_svfprintf_r+0x1760>
 800d928:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d92a:	07de      	lsls	r6, r3, #31
 800d92c:	f100 8126 	bmi.w	800db7c <_svfprintf_r+0x19ac>
 800d930:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d932:	2b00      	cmp	r3, #0
 800d934:	db07      	blt.n	800d946 <_svfprintf_r+0x1776>
 800d936:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d938:	3301      	adds	r3, #1
 800d93a:	442b      	add	r3, r5
 800d93c:	2230      	movs	r2, #48	; 0x30
 800d93e:	f805 2b01 	strb.w	r2, [r5], #1
 800d942:	42ab      	cmp	r3, r5
 800d944:	d1fb      	bne.n	800d93e <_svfprintf_r+0x176e>
 800d946:	1b2b      	subs	r3, r5, r4
 800d948:	9313      	str	r3, [sp, #76]	; 0x4c
 800d94a:	e6c1      	b.n	800d6d0 <_svfprintf_r+0x1500>
 800d94c:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800d94e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d950:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800d954:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 800d958:	971a      	str	r7, [sp, #104]	; 0x68
 800d95a:	18e3      	adds	r3, r4, r3
 800d95c:	429d      	cmp	r5, r3
 800d95e:	bf28      	it	cs
 800d960:	461d      	movcs	r5, r3
 800d962:	4691      	mov	r9, r2
 800d964:	460e      	mov	r6, r1
 800d966:	950a      	str	r5, [sp, #40]	; 0x28
 800d968:	f7ff b9c0 	b.w	800ccec <_svfprintf_r+0xb1c>
 800d96c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d96e:	9311      	str	r3, [sp, #68]	; 0x44
 800d970:	1cdd      	adds	r5, r3, #3
 800d972:	db02      	blt.n	800d97a <_svfprintf_r+0x17aa>
 800d974:	9a08      	ldr	r2, [sp, #32]
 800d976:	4293      	cmp	r3, r2
 800d978:	dd19      	ble.n	800d9ae <_svfprintf_r+0x17de>
 800d97a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d97c:	3b02      	subs	r3, #2
 800d97e:	9310      	str	r3, [sp, #64]	; 0x40
 800d980:	f023 0320 	bic.w	r3, r3, #32
 800d984:	9307      	str	r3, [sp, #28]
 800d986:	e6ad      	b.n	800d6e4 <_svfprintf_r+0x1514>
 800d988:	222d      	movs	r2, #45	; 0x2d
 800d98a:	2300      	movs	r3, #0
 800d98c:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800d990:	9308      	str	r3, [sp, #32]
 800d992:	f7fe be04 	b.w	800c59e <_svfprintf_r+0x3ce>
 800d996:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d998:	42ab      	cmp	r3, r5
 800d99a:	f4bf ae97 	bcs.w	800d6cc <_svfprintf_r+0x14fc>
 800d99e:	2130      	movs	r1, #48	; 0x30
 800d9a0:	1c5a      	adds	r2, r3, #1
 800d9a2:	922a      	str	r2, [sp, #168]	; 0xa8
 800d9a4:	7019      	strb	r1, [r3, #0]
 800d9a6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d9a8:	429d      	cmp	r5, r3
 800d9aa:	d8f9      	bhi.n	800d9a0 <_svfprintf_r+0x17d0>
 800d9ac:	e68e      	b.n	800d6cc <_svfprintf_r+0x14fc>
 800d9ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d9b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d9b2:	4293      	cmp	r3, r2
 800d9b4:	f2c0 80c5 	blt.w	800db42 <_svfprintf_r+0x1972>
 800d9b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d9ba:	f013 0f01 	tst.w	r3, #1
 800d9be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d9c0:	f000 814d 	beq.w	800dc5e <_svfprintf_r+0x1a8e>
 800d9c4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d9c6:	4413      	add	r3, r2
 800d9c8:	930a      	str	r3, [sp, #40]	; 0x28
 800d9ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d9cc:	0559      	lsls	r1, r3, #21
 800d9ce:	d503      	bpl.n	800d9d8 <_svfprintf_r+0x1808>
 800d9d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	f300 8156 	bgt.w	800dc84 <_svfprintf_r+0x1ab4>
 800d9d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9da:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d9de:	9307      	str	r3, [sp, #28]
 800d9e0:	2367      	movs	r3, #103	; 0x67
 800d9e2:	9310      	str	r3, [sp, #64]	; 0x40
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	9312      	str	r3, [sp, #72]	; 0x48
 800d9e8:	9316      	str	r3, [sp, #88]	; 0x58
 800d9ea:	e6de      	b.n	800d7aa <_svfprintf_r+0x15da>
 800d9ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d9ee:	07db      	lsls	r3, r3, #31
 800d9f0:	f100 809f 	bmi.w	800db32 <_svfprintf_r+0x1962>
 800d9f4:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800d9f6:	e669      	b.n	800d6cc <_svfprintf_r+0x14fc>
 800d9f8:	aa2c      	add	r2, sp, #176	; 0xb0
 800d9fa:	4641      	mov	r1, r8
 800d9fc:	4650      	mov	r0, sl
 800d9fe:	f002 f8ab 	bl	800fb58 <__ssprint_r>
 800da02:	2800      	cmp	r0, #0
 800da04:	f47f a84f 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800da08:	7838      	ldrb	r0, [r7, #0]
 800da0a:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800da0c:	aa2f      	add	r2, sp, #188	; 0xbc
 800da0e:	4405      	add	r5, r0
 800da10:	f7ff bbc1 	b.w	800d196 <_svfprintf_r+0xfc6>
 800da14:	2378      	movs	r3, #120	; 0x78
 800da16:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800da1a:	2330      	movs	r3, #48	; 0x30
 800da1c:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800da20:	f04b 0302 	orr.w	r3, fp, #2
 800da24:	930f      	str	r3, [sp, #60]	; 0x3c
 800da26:	9b08      	ldr	r3, [sp, #32]
 800da28:	2b63      	cmp	r3, #99	; 0x63
 800da2a:	f300 80ed 	bgt.w	800dc08 <_svfprintf_r+0x1a38>
 800da2e:	2300      	movs	r3, #0
 800da30:	930d      	str	r3, [sp, #52]	; 0x34
 800da32:	ac3f      	add	r4, sp, #252	; 0xfc
 800da34:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 800da38:	4613      	mov	r3, r2
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	f44b 7b81 	orr.w	fp, fp, #258	; 0x102
 800da40:	db67      	blt.n	800db12 <_svfprintf_r+0x1942>
 800da42:	461e      	mov	r6, r3
 800da44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800da46:	f023 0320 	bic.w	r3, r3, #32
 800da4a:	9307      	str	r3, [sp, #28]
 800da4c:	2300      	movs	r3, #0
 800da4e:	460f      	mov	r7, r1
 800da50:	931e      	str	r3, [sp, #120]	; 0x78
 800da52:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800da54:	2b61      	cmp	r3, #97	; 0x61
 800da56:	f47f aaa4 	bne.w	800cfa2 <_svfprintf_r+0xdd2>
 800da5a:	4638      	mov	r0, r7
 800da5c:	4631      	mov	r1, r6
 800da5e:	aa23      	add	r2, sp, #140	; 0x8c
 800da60:	f000 faf6 	bl	800e050 <frexp>
 800da64:	2200      	movs	r2, #0
 800da66:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800da6a:	f7f3 f813 	bl	8000a94 <__aeabi_dmul>
 800da6e:	2200      	movs	r2, #0
 800da70:	2300      	movs	r3, #0
 800da72:	4606      	mov	r6, r0
 800da74:	460f      	mov	r7, r1
 800da76:	f7f3 fa75 	bl	8000f64 <__aeabi_dcmpeq>
 800da7a:	b108      	cbz	r0, 800da80 <_svfprintf_r+0x18b0>
 800da7c:	2301      	movs	r3, #1
 800da7e:	9323      	str	r3, [sp, #140]	; 0x8c
 800da80:	4b3d      	ldr	r3, [pc, #244]	; (800db78 <_svfprintf_r+0x19a8>)
 800da82:	930a      	str	r3, [sp, #40]	; 0x28
 800da84:	e6fb      	b.n	800d87e <_svfprintf_r+0x16ae>
 800da86:	990c      	ldr	r1, [sp, #48]	; 0x30
 800da88:	aa2c      	add	r2, sp, #176	; 0xb0
 800da8a:	4650      	mov	r0, sl
 800da8c:	f002 f864 	bl	800fb58 <__ssprint_r>
 800da90:	2800      	cmp	r0, #0
 800da92:	f47f a808 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800da96:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800da98:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800da9c:	f7ff b918 	b.w	800ccd0 <_svfprintf_r+0xb00>
 800daa0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800daa2:	aa2c      	add	r2, sp, #176	; 0xb0
 800daa4:	4650      	mov	r0, sl
 800daa6:	f002 f857 	bl	800fb58 <__ssprint_r>
 800daaa:	2800      	cmp	r0, #0
 800daac:	f47e affb 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800dab0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dab2:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800dab4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800dab8:	f7ff b92e 	b.w	800cd18 <_svfprintf_r+0xb48>
 800dabc:	2358      	movs	r3, #88	; 0x58
 800dabe:	e7aa      	b.n	800da16 <_svfprintf_r+0x1846>
 800dac0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800dac2:	aa2c      	add	r2, sp, #176	; 0xb0
 800dac4:	4650      	mov	r0, sl
 800dac6:	f002 f847 	bl	800fb58 <__ssprint_r>
 800daca:	2800      	cmp	r0, #0
 800dacc:	f47e afeb 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800dad0:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800dad2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dad4:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800dad6:	1b1c      	subs	r4, r3, r4
 800dad8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800dadc:	f7ff b934 	b.w	800cd48 <_svfprintf_r+0xb78>
 800dae0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800dae2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dae4:	9211      	str	r2, [sp, #68]	; 0x44
 800dae6:	2a00      	cmp	r2, #0
 800dae8:	f003 0301 	and.w	r3, r3, #1
 800daec:	f340 8108 	ble.w	800dd00 <_svfprintf_r+0x1b30>
 800daf0:	9908      	ldr	r1, [sp, #32]
 800daf2:	430b      	orrs	r3, r1
 800daf4:	f040 80fd 	bne.w	800dcf2 <_svfprintf_r+0x1b22>
 800daf8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dafa:	930a      	str	r3, [sp, #40]	; 0x28
 800dafc:	2366      	movs	r3, #102	; 0x66
 800dafe:	9310      	str	r3, [sp, #64]	; 0x40
 800db00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db02:	055a      	lsls	r2, r3, #21
 800db04:	f100 80c0 	bmi.w	800dc88 <_svfprintf_r+0x1ab8>
 800db08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db0a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800db0e:	9307      	str	r3, [sp, #28]
 800db10:	e768      	b.n	800d9e4 <_svfprintf_r+0x1814>
 800db12:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800db14:	f023 0320 	bic.w	r3, r3, #32
 800db18:	9307      	str	r3, [sp, #28]
 800db1a:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800db1e:	f103 4600 	add.w	r6, r3, #2147483648	; 0x80000000
 800db22:	232d      	movs	r3, #45	; 0x2d
 800db24:	4617      	mov	r7, r2
 800db26:	931e      	str	r3, [sp, #120]	; 0x78
 800db28:	e793      	b.n	800da52 <_svfprintf_r+0x1882>
 800db2a:	2200      	movs	r2, #0
 800db2c:	9208      	str	r2, [sp, #32]
 800db2e:	f7fe bbaa 	b.w	800c286 <_svfprintf_r+0xb6>
 800db32:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800db34:	4425      	add	r5, r4
 800db36:	e5bf      	b.n	800d6b8 <_svfprintf_r+0x14e8>
 800db38:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800db3a:	320f      	adds	r2, #15
 800db3c:	b2d2      	uxtb	r2, r2
 800db3e:	2101      	movs	r1, #1
 800db40:	e5da      	b.n	800d6f8 <_svfprintf_r+0x1528>
 800db42:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800db44:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800db46:	189a      	adds	r2, r3, r2
 800db48:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800db4a:	920a      	str	r2, [sp, #40]	; 0x28
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	f340 808f 	ble.w	800dc70 <_svfprintf_r+0x1aa0>
 800db52:	2367      	movs	r3, #103	; 0x67
 800db54:	9310      	str	r3, [sp, #64]	; 0x40
 800db56:	e7d3      	b.n	800db00 <_svfprintf_r+0x1930>
 800db58:	469b      	mov	fp, r3
 800db5a:	2300      	movs	r3, #0
 800db5c:	930d      	str	r3, [sp, #52]	; 0x34
 800db5e:	e7dc      	b.n	800db1a <_svfprintf_r+0x194a>
 800db60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800db62:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800db66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db6a:	8193      	strh	r3, [r2, #12]
 800db6c:	f7fe bc3b 	b.w	800c3e6 <_svfprintf_r+0x216>
 800db70:	40300000 	.word	0x40300000
 800db74:	3fe00000 	.word	0x3fe00000
 800db78:	080127f4 	.word	0x080127f4
 800db7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800db7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db80:	932a      	str	r3, [sp, #168]	; 0xa8
 800db82:	7bd1      	ldrb	r1, [r2, #15]
 800db84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800db88:	428b      	cmp	r3, r1
 800db8a:	462a      	mov	r2, r5
 800db8c:	d109      	bne.n	800dba2 <_svfprintf_r+0x19d2>
 800db8e:	2030      	movs	r0, #48	; 0x30
 800db90:	f802 0c01 	strb.w	r0, [r2, #-1]
 800db94:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800db96:	1e53      	subs	r3, r2, #1
 800db98:	932a      	str	r3, [sp, #168]	; 0xa8
 800db9a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800db9e:	4299      	cmp	r1, r3
 800dba0:	d0f6      	beq.n	800db90 <_svfprintf_r+0x19c0>
 800dba2:	2b39      	cmp	r3, #57	; 0x39
 800dba4:	bf0b      	itete	eq
 800dba6:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
 800dba8:	3301      	addne	r3, #1
 800dbaa:	7a9b      	ldrbeq	r3, [r3, #10]
 800dbac:	b2db      	uxtbne	r3, r3
 800dbae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dbb2:	e6c8      	b.n	800d946 <_svfprintf_r+0x1776>
 800dbb4:	2900      	cmp	r1, #0
 800dbb6:	f040 808c 	bne.w	800dcd2 <_svfprintf_r+0x1b02>
 800dbba:	2230      	movs	r2, #48	; 0x30
 800dbbc:	f88d 209a 	strb.w	r2, [sp, #154]	; 0x9a
 800dbc0:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
 800dbc4:	3330      	adds	r3, #48	; 0x30
 800dbc6:	f802 3b01 	strb.w	r3, [r2], #1
 800dbca:	ab26      	add	r3, sp, #152	; 0x98
 800dbcc:	1ad3      	subs	r3, r2, r3
 800dbce:	931b      	str	r3, [sp, #108]	; 0x6c
 800dbd0:	e5d3      	b.n	800d77a <_svfprintf_r+0x15aa>
 800dbd2:	464c      	mov	r4, r9
 800dbd4:	4689      	mov	r9, r1
 800dbd6:	3301      	adds	r3, #1
 800dbd8:	443a      	add	r2, r7
 800dbda:	2b07      	cmp	r3, #7
 800dbdc:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800dbe0:	f8c9 5000 	str.w	r5, [r9]
 800dbe4:	f8c9 7004 	str.w	r7, [r9, #4]
 800dbe8:	f77f abab 	ble.w	800d342 <_svfprintf_r+0x1172>
 800dbec:	990c      	ldr	r1, [sp, #48]	; 0x30
 800dbee:	aa2c      	add	r2, sp, #176	; 0xb0
 800dbf0:	4650      	mov	r0, sl
 800dbf2:	f001 ffb1 	bl	800fb58 <__ssprint_r>
 800dbf6:	2800      	cmp	r0, #0
 800dbf8:	f47e af55 	bne.w	800caa6 <_svfprintf_r+0x8d6>
 800dbfc:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800dc00:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800dc04:	f7ff bb9f 	b.w	800d346 <_svfprintf_r+0x1176>
 800dc08:	1c59      	adds	r1, r3, #1
 800dc0a:	4650      	mov	r0, sl
 800dc0c:	f7fe f824 	bl	800bc58 <_malloc_r>
 800dc10:	4604      	mov	r4, r0
 800dc12:	2800      	cmp	r0, #0
 800dc14:	d0a4      	beq.n	800db60 <_svfprintf_r+0x1990>
 800dc16:	900d      	str	r0, [sp, #52]	; 0x34
 800dc18:	e70c      	b.n	800da34 <_svfprintf_r+0x1864>
 800dc1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc1c:	07d8      	lsls	r0, r3, #31
 800dc1e:	f57f adb7 	bpl.w	800d790 <_svfprintf_r+0x15c0>
 800dc22:	e5b1      	b.n	800d788 <_svfprintf_r+0x15b8>
 800dc24:	4638      	mov	r0, r7
 800dc26:	4631      	mov	r1, r6
 800dc28:	2200      	movs	r2, #0
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	f7f3 f99a 	bl	8000f64 <__aeabi_dcmpeq>
 800dc30:	2800      	cmp	r0, #0
 800dc32:	f47f ad3f 	bne.w	800d6b4 <_svfprintf_r+0x14e4>
 800dc36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc38:	f1c3 0301 	rsb	r3, r3, #1
 800dc3c:	9323      	str	r3, [sp, #140]	; 0x8c
 800dc3e:	e53a      	b.n	800d6b6 <_svfprintf_r+0x14e6>
 800dc40:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc42:	4c4a      	ldr	r4, [pc, #296]	; (800dd6c <_svfprintf_r+0x1b9c>)
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	bfb4      	ite	lt
 800dc48:	222d      	movlt	r2, #45	; 0x2d
 800dc4a:	f89d 2087 	ldrbge.w	r2, [sp, #135]	; 0x87
 800dc4e:	4b48      	ldr	r3, [pc, #288]	; (800dd70 <_svfprintf_r+0x1ba0>)
 800dc50:	bfb8      	it	lt
 800dc52:	f88d 2087 	strblt.w	r2, [sp, #135]	; 0x87
 800dc56:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800dc5a:	f7fe bc90 	b.w	800c57e <_svfprintf_r+0x3ae>
 800dc5e:	930a      	str	r3, [sp, #40]	; 0x28
 800dc60:	e6b3      	b.n	800d9ca <_svfprintf_r+0x17fa>
 800dc62:	9b08      	ldr	r3, [sp, #32]
 800dc64:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800dc68:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800dc6c:	930a      	str	r3, [sp, #40]	; 0x28
 800dc6e:	e490      	b.n	800d592 <_svfprintf_r+0x13c2>
 800dc70:	f1c3 0301 	rsb	r3, r3, #1
 800dc74:	441a      	add	r2, r3
 800dc76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dc7a:	9307      	str	r3, [sp, #28]
 800dc7c:	2367      	movs	r3, #103	; 0x67
 800dc7e:	920a      	str	r2, [sp, #40]	; 0x28
 800dc80:	9310      	str	r3, [sp, #64]	; 0x40
 800dc82:	e6af      	b.n	800d9e4 <_svfprintf_r+0x1814>
 800dc84:	2367      	movs	r3, #103	; 0x67
 800dc86:	9310      	str	r3, [sp, #64]	; 0x40
 800dc88:	991a      	ldr	r1, [sp, #104]	; 0x68
 800dc8a:	780b      	ldrb	r3, [r1, #0]
 800dc8c:	2bff      	cmp	r3, #255	; 0xff
 800dc8e:	d059      	beq.n	800dd44 <_svfprintf_r+0x1b74>
 800dc90:	2500      	movs	r5, #0
 800dc92:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800dc94:	4628      	mov	r0, r5
 800dc96:	e003      	b.n	800dca0 <_svfprintf_r+0x1ad0>
 800dc98:	3001      	adds	r0, #1
 800dc9a:	3101      	adds	r1, #1
 800dc9c:	2bff      	cmp	r3, #255	; 0xff
 800dc9e:	d008      	beq.n	800dcb2 <_svfprintf_r+0x1ae2>
 800dca0:	4293      	cmp	r3, r2
 800dca2:	da06      	bge.n	800dcb2 <_svfprintf_r+0x1ae2>
 800dca4:	1ad2      	subs	r2, r2, r3
 800dca6:	784b      	ldrb	r3, [r1, #1]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d1f5      	bne.n	800dc98 <_svfprintf_r+0x1ac8>
 800dcac:	780b      	ldrb	r3, [r1, #0]
 800dcae:	3501      	adds	r5, #1
 800dcb0:	e7f4      	b.n	800dc9c <_svfprintf_r+0x1acc>
 800dcb2:	9211      	str	r2, [sp, #68]	; 0x44
 800dcb4:	911a      	str	r1, [sp, #104]	; 0x68
 800dcb6:	9016      	str	r0, [sp, #88]	; 0x58
 800dcb8:	9512      	str	r5, [sp, #72]	; 0x48
 800dcba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dcbc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dcbe:	991d      	ldr	r1, [sp, #116]	; 0x74
 800dcc0:	4413      	add	r3, r2
 800dcc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dcc4:	fb01 2303 	mla	r3, r1, r3, r2
 800dcc8:	930a      	str	r3, [sp, #40]	; 0x28
 800dcca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800dcce:	9307      	str	r3, [sp, #28]
 800dcd0:	e56b      	b.n	800d7aa <_svfprintf_r+0x15da>
 800dcd2:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800dcd6:	e775      	b.n	800dbc4 <_svfprintf_r+0x19f4>
 800dcd8:	9b08      	ldr	r3, [sp, #32]
 800dcda:	9307      	str	r3, [sp, #28]
 800dcdc:	930a      	str	r3, [sp, #40]	; 0x28
 800dcde:	2373      	movs	r3, #115	; 0x73
 800dce0:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800dce4:	970e      	str	r7, [sp, #56]	; 0x38
 800dce6:	9008      	str	r0, [sp, #32]
 800dce8:	9012      	str	r0, [sp, #72]	; 0x48
 800dcea:	9016      	str	r0, [sp, #88]	; 0x58
 800dcec:	9310      	str	r3, [sp, #64]	; 0x40
 800dcee:	f7fe bc53 	b.w	800c598 <_svfprintf_r+0x3c8>
 800dcf2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dcf4:	18d5      	adds	r5, r2, r3
 800dcf6:	4429      	add	r1, r5
 800dcf8:	2366      	movs	r3, #102	; 0x66
 800dcfa:	910a      	str	r1, [sp, #40]	; 0x28
 800dcfc:	9310      	str	r3, [sp, #64]	; 0x40
 800dcfe:	e6ff      	b.n	800db00 <_svfprintf_r+0x1930>
 800dd00:	9a08      	ldr	r2, [sp, #32]
 800dd02:	4313      	orrs	r3, r2
 800dd04:	d105      	bne.n	800dd12 <_svfprintf_r+0x1b42>
 800dd06:	2301      	movs	r3, #1
 800dd08:	2266      	movs	r2, #102	; 0x66
 800dd0a:	9307      	str	r3, [sp, #28]
 800dd0c:	9210      	str	r2, [sp, #64]	; 0x40
 800dd0e:	930a      	str	r3, [sp, #40]	; 0x28
 800dd10:	e668      	b.n	800d9e4 <_svfprintf_r+0x1814>
 800dd12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dd14:	1c5d      	adds	r5, r3, #1
 800dd16:	442a      	add	r2, r5
 800dd18:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dd1c:	9307      	str	r3, [sp, #28]
 800dd1e:	2366      	movs	r3, #102	; 0x66
 800dd20:	920a      	str	r2, [sp, #40]	; 0x28
 800dd22:	9310      	str	r3, [sp, #64]	; 0x40
 800dd24:	e65e      	b.n	800d9e4 <_svfprintf_r+0x1814>
 800dd26:	2302      	movs	r3, #2
 800dd28:	931b      	str	r3, [sp, #108]	; 0x6c
 800dd2a:	e526      	b.n	800d77a <_svfprintf_r+0x15aa>
 800dd2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd2e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800dd32:	4688      	mov	r8, r1
 800dd34:	f852 1b04 	ldr.w	r1, [r2], #4
 800dd38:	920e      	str	r2, [sp, #56]	; 0x38
 800dd3a:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800dd3e:	9108      	str	r1, [sp, #32]
 800dd40:	f7fe ba9f 	b.w	800c282 <_svfprintf_r+0xb2>
 800dd44:	2300      	movs	r3, #0
 800dd46:	9312      	str	r3, [sp, #72]	; 0x48
 800dd48:	9316      	str	r3, [sp, #88]	; 0x58
 800dd4a:	e7b6      	b.n	800dcba <_svfprintf_r+0x1aea>
 800dd4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dd4e:	8993      	ldrh	r3, [r2, #12]
 800dd50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd54:	8193      	strh	r3, [r2, #12]
 800dd56:	f7fe bea6 	b.w	800caa6 <_svfprintf_r+0x8d6>
 800dd5a:	230c      	movs	r3, #12
 800dd5c:	f8ca 3000 	str.w	r3, [sl]
 800dd60:	f04f 33ff 	mov.w	r3, #4294967295
 800dd64:	9309      	str	r3, [sp, #36]	; 0x24
 800dd66:	f7fe bb45 	b.w	800c3f4 <_svfprintf_r+0x224>
 800dd6a:	bf00      	nop
 800dd6c:	080127ec 	.word	0x080127ec
 800dd70:	080127f0 	.word	0x080127f0

0800dd74 <stdio_exit_handler>:
 800dd74:	4a02      	ldr	r2, [pc, #8]	; (800dd80 <stdio_exit_handler+0xc>)
 800dd76:	4903      	ldr	r1, [pc, #12]	; (800dd84 <stdio_exit_handler+0x10>)
 800dd78:	4803      	ldr	r0, [pc, #12]	; (800dd88 <stdio_exit_handler+0x14>)
 800dd7a:	f000 b8bb 	b.w	800def4 <_fwalk_sglue>
 800dd7e:	bf00      	nop
 800dd80:	2400053c 	.word	0x2400053c
 800dd84:	0800fc59 	.word	0x0800fc59
 800dd88:	24000008 	.word	0x24000008

0800dd8c <cleanup_stdio>:
 800dd8c:	4b0c      	ldr	r3, [pc, #48]	; (800ddc0 <cleanup_stdio+0x34>)
 800dd8e:	6841      	ldr	r1, [r0, #4]
 800dd90:	4299      	cmp	r1, r3
 800dd92:	b510      	push	{r4, lr}
 800dd94:	4604      	mov	r4, r0
 800dd96:	d001      	beq.n	800dd9c <cleanup_stdio+0x10>
 800dd98:	f001 ff5e 	bl	800fc58 <_fclose_r>
 800dd9c:	68a1      	ldr	r1, [r4, #8]
 800dd9e:	4b09      	ldr	r3, [pc, #36]	; (800ddc4 <cleanup_stdio+0x38>)
 800dda0:	4299      	cmp	r1, r3
 800dda2:	d002      	beq.n	800ddaa <cleanup_stdio+0x1e>
 800dda4:	4620      	mov	r0, r4
 800dda6:	f001 ff57 	bl	800fc58 <_fclose_r>
 800ddaa:	68e1      	ldr	r1, [r4, #12]
 800ddac:	4b06      	ldr	r3, [pc, #24]	; (800ddc8 <cleanup_stdio+0x3c>)
 800ddae:	4299      	cmp	r1, r3
 800ddb0:	d004      	beq.n	800ddbc <cleanup_stdio+0x30>
 800ddb2:	4620      	mov	r0, r4
 800ddb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ddb8:	f001 bf4e 	b.w	800fc58 <_fclose_r>
 800ddbc:	bd10      	pop	{r4, pc}
 800ddbe:	bf00      	nop
 800ddc0:	240025cc 	.word	0x240025cc
 800ddc4:	24002634 	.word	0x24002634
 800ddc8:	2400269c 	.word	0x2400269c

0800ddcc <global_stdio_init.part.0>:
 800ddcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddd0:	4c2a      	ldr	r4, [pc, #168]	; (800de7c <global_stdio_init.part.0+0xb0>)
 800ddd2:	4b2b      	ldr	r3, [pc, #172]	; (800de80 <global_stdio_init.part.0+0xb4>)
 800ddd4:	482b      	ldr	r0, [pc, #172]	; (800de84 <global_stdio_init.part.0+0xb8>)
 800ddd6:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800de88 <global_stdio_init.part.0+0xbc>
 800ddda:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800de8c <global_stdio_init.part.0+0xc0>
 800ddde:	4f2c      	ldr	r7, [pc, #176]	; (800de90 <global_stdio_init.part.0+0xc4>)
 800dde0:	6018      	str	r0, [r3, #0]
 800dde2:	2500      	movs	r5, #0
 800dde4:	2304      	movs	r3, #4
 800dde6:	2208      	movs	r2, #8
 800dde8:	4629      	mov	r1, r5
 800ddea:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ddee:	4e29      	ldr	r6, [pc, #164]	; (800de94 <global_stdio_init.part.0+0xc8>)
 800ddf0:	6665      	str	r5, [r4, #100]	; 0x64
 800ddf2:	e9c4 5302 	strd	r5, r3, [r4, #8]
 800ddf6:	e9c4 5500 	strd	r5, r5, [r4]
 800ddfa:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ddfe:	61a5      	str	r5, [r4, #24]
 800de00:	f7fd fe92 	bl	800bb28 <memset>
 800de04:	4b24      	ldr	r3, [pc, #144]	; (800de98 <global_stdio_init.part.0+0xcc>)
 800de06:	6763      	str	r3, [r4, #116]	; 0x74
 800de08:	2208      	movs	r2, #8
 800de0a:	4629      	mov	r1, r5
 800de0c:	f104 00c4 	add.w	r0, r4, #196	; 0xc4
 800de10:	e9c4 4907 	strd	r4, r9, [r4, #28]
 800de14:	e9c4 8709 	strd	r8, r7, [r4, #36]	; 0x24
 800de18:	e9c4 551a 	strd	r5, r5, [r4, #104]	; 0x68
 800de1c:	e9c4 551e 	strd	r5, r5, [r4, #120]	; 0x78
 800de20:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
 800de24:	6725      	str	r5, [r4, #112]	; 0x70
 800de26:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 800de2a:	62e6      	str	r6, [r4, #44]	; 0x2c
 800de2c:	f7fd fe7c 	bl	800bb28 <memset>
 800de30:	4b1a      	ldr	r3, [pc, #104]	; (800de9c <global_stdio_init.part.0+0xd0>)
 800de32:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800de36:	4629      	mov	r1, r5
 800de38:	f104 0368 	add.w	r3, r4, #104	; 0x68
 800de3c:	2208      	movs	r2, #8
 800de3e:	f504 7096 	add.w	r0, r4, #300	; 0x12c
 800de42:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800de46:	e9c4 9822 	strd	r9, r8, [r4, #136]	; 0x88
 800de4a:	e9c4 7624 	strd	r7, r6, [r4, #144]	; 0x90
 800de4e:	e9c4 5534 	strd	r5, r5, [r4, #208]	; 0xd0
 800de52:	e9c4 5538 	strd	r5, r5, [r4, #224]	; 0xe0
 800de56:	f8c4 5134 	str.w	r5, [r4, #308]	; 0x134
 800de5a:	f8c4 50d8 	str.w	r5, [r4, #216]	; 0xd8
 800de5e:	f8c4 50e8 	str.w	r5, [r4, #232]	; 0xe8
 800de62:	f7fd fe61 	bl	800bb28 <memset>
 800de66:	f104 03d0 	add.w	r3, r4, #208	; 0xd0
 800de6a:	e9c4 983c 	strd	r9, r8, [r4, #240]	; 0xf0
 800de6e:	e9c4 763e 	strd	r7, r6, [r4, #248]	; 0xf8
 800de72:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 800de76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de7a:	bf00      	nop
 800de7c:	240025cc 	.word	0x240025cc
 800de80:	24002704 	.word	0x24002704
 800de84:	0800dd75 	.word	0x0800dd75
 800de88:	0800df3d 	.word	0x0800df3d
 800de8c:	0800df61 	.word	0x0800df61
 800de90:	0800dfa1 	.word	0x0800dfa1
 800de94:	0800dfc1 	.word	0x0800dfc1
 800de98:	00010009 	.word	0x00010009
 800de9c:	00020012 	.word	0x00020012

0800dea0 <__sinit>:
 800dea0:	b510      	push	{r4, lr}
 800dea2:	4604      	mov	r4, r0
 800dea4:	480a      	ldr	r0, [pc, #40]	; (800ded0 <__sinit+0x30>)
 800dea6:	f000 f8cf 	bl	800e048 <__retarget_lock_acquire_recursive>
 800deaa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800deac:	b923      	cbnz	r3, 800deb8 <__sinit+0x18>
 800deae:	4b09      	ldr	r3, [pc, #36]	; (800ded4 <__sinit+0x34>)
 800deb0:	4a09      	ldr	r2, [pc, #36]	; (800ded8 <__sinit+0x38>)
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	6362      	str	r2, [r4, #52]	; 0x34
 800deb6:	b123      	cbz	r3, 800dec2 <__sinit+0x22>
 800deb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800debc:	4804      	ldr	r0, [pc, #16]	; (800ded0 <__sinit+0x30>)
 800debe:	f000 b8c5 	b.w	800e04c <__retarget_lock_release_recursive>
 800dec2:	f7ff ff83 	bl	800ddcc <global_stdio_init.part.0>
 800dec6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800deca:	4801      	ldr	r0, [pc, #4]	; (800ded0 <__sinit+0x30>)
 800decc:	f000 b8be 	b.w	800e04c <__retarget_lock_release_recursive>
 800ded0:	24002710 	.word	0x24002710
 800ded4:	24002704 	.word	0x24002704
 800ded8:	0800dd8d 	.word	0x0800dd8d

0800dedc <__sfp_lock_acquire>:
 800dedc:	4801      	ldr	r0, [pc, #4]	; (800dee4 <__sfp_lock_acquire+0x8>)
 800dede:	f000 b8b3 	b.w	800e048 <__retarget_lock_acquire_recursive>
 800dee2:	bf00      	nop
 800dee4:	24002710 	.word	0x24002710

0800dee8 <__sfp_lock_release>:
 800dee8:	4801      	ldr	r0, [pc, #4]	; (800def0 <__sfp_lock_release+0x8>)
 800deea:	f000 b8af 	b.w	800e04c <__retarget_lock_release_recursive>
 800deee:	bf00      	nop
 800def0:	24002710 	.word	0x24002710

0800def4 <_fwalk_sglue>:
 800def4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800def8:	4680      	mov	r8, r0
 800defa:	460f      	mov	r7, r1
 800defc:	4616      	mov	r6, r2
 800defe:	f04f 0900 	mov.w	r9, #0
 800df02:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
 800df06:	3d01      	subs	r5, #1
 800df08:	d411      	bmi.n	800df2e <_fwalk_sglue+0x3a>
 800df0a:	89a3      	ldrh	r3, [r4, #12]
 800df0c:	2b01      	cmp	r3, #1
 800df0e:	f105 35ff 	add.w	r5, r5, #4294967295
 800df12:	d908      	bls.n	800df26 <_fwalk_sglue+0x32>
 800df14:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800df18:	3301      	adds	r3, #1
 800df1a:	4621      	mov	r1, r4
 800df1c:	d003      	beq.n	800df26 <_fwalk_sglue+0x32>
 800df1e:	4640      	mov	r0, r8
 800df20:	47b8      	blx	r7
 800df22:	ea49 0900 	orr.w	r9, r9, r0
 800df26:	1c6b      	adds	r3, r5, #1
 800df28:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800df2c:	d1ed      	bne.n	800df0a <_fwalk_sglue+0x16>
 800df2e:	6836      	ldr	r6, [r6, #0]
 800df30:	2e00      	cmp	r6, #0
 800df32:	d1e6      	bne.n	800df02 <_fwalk_sglue+0xe>
 800df34:	4648      	mov	r0, r9
 800df36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df3a:	bf00      	nop

0800df3c <__sread>:
 800df3c:	b510      	push	{r4, lr}
 800df3e:	460c      	mov	r4, r1
 800df40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df44:	f7fb fa38 	bl	80093b8 <_read_r>
 800df48:	2800      	cmp	r0, #0
 800df4a:	db03      	blt.n	800df54 <__sread+0x18>
 800df4c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800df4e:	4403      	add	r3, r0
 800df50:	6523      	str	r3, [r4, #80]	; 0x50
 800df52:	bd10      	pop	{r4, pc}
 800df54:	89a3      	ldrh	r3, [r4, #12]
 800df56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800df5a:	81a3      	strh	r3, [r4, #12]
 800df5c:	bd10      	pop	{r4, pc}
 800df5e:	bf00      	nop

0800df60 <__swrite>:
 800df60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df64:	460c      	mov	r4, r1
 800df66:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 800df6a:	461f      	mov	r7, r3
 800df6c:	05cb      	lsls	r3, r1, #23
 800df6e:	4605      	mov	r5, r0
 800df70:	4616      	mov	r6, r2
 800df72:	d40b      	bmi.n	800df8c <__swrite+0x2c>
 800df74:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800df78:	81a1      	strh	r1, [r4, #12]
 800df7a:	463b      	mov	r3, r7
 800df7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df80:	4632      	mov	r2, r6
 800df82:	4628      	mov	r0, r5
 800df84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df88:	f7fb ba34 	b.w	80093f4 <_write_r>
 800df8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df90:	2302      	movs	r3, #2
 800df92:	2200      	movs	r2, #0
 800df94:	f7fb fa21 	bl	80093da <_lseek_r>
 800df98:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800df9c:	e7ea      	b.n	800df74 <__swrite+0x14>
 800df9e:	bf00      	nop

0800dfa0 <__sseek>:
 800dfa0:	b510      	push	{r4, lr}
 800dfa2:	460c      	mov	r4, r1
 800dfa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfa8:	f7fb fa17 	bl	80093da <_lseek_r>
 800dfac:	89a3      	ldrh	r3, [r4, #12]
 800dfae:	1c42      	adds	r2, r0, #1
 800dfb0:	bf0e      	itee	eq
 800dfb2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800dfb6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800dfba:	6520      	strne	r0, [r4, #80]	; 0x50
 800dfbc:	81a3      	strh	r3, [r4, #12]
 800dfbe:	bd10      	pop	{r4, pc}

0800dfc0 <__sclose>:
 800dfc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfc4:	f7fb ba23 	b.w	800940e <_close_r>

0800dfc8 <strncpy>:
 800dfc8:	ea40 0301 	orr.w	r3, r0, r1
 800dfcc:	079b      	lsls	r3, r3, #30
 800dfce:	b530      	push	{r4, r5, lr}
 800dfd0:	d101      	bne.n	800dfd6 <strncpy+0xe>
 800dfd2:	2a03      	cmp	r2, #3
 800dfd4:	d80f      	bhi.n	800dff6 <strncpy+0x2e>
 800dfd6:	4684      	mov	ip, r0
 800dfd8:	f101 3eff 	add.w	lr, r1, #4294967295
 800dfdc:	e007      	b.n	800dfee <strncpy+0x26>
 800dfde:	f81e 1f01 	ldrb.w	r1, [lr, #1]!
 800dfe2:	f803 1b01 	strb.w	r1, [r3], #1
 800dfe6:	1e54      	subs	r4, r2, #1
 800dfe8:	b1c1      	cbz	r1, 800e01c <strncpy+0x54>
 800dfea:	469c      	mov	ip, r3
 800dfec:	4622      	mov	r2, r4
 800dfee:	4663      	mov	r3, ip
 800dff0:	2a00      	cmp	r2, #0
 800dff2:	d1f4      	bne.n	800dfde <strncpy+0x16>
 800dff4:	bd30      	pop	{r4, r5, pc}
 800dff6:	460b      	mov	r3, r1
 800dff8:	4684      	mov	ip, r0
 800dffa:	4619      	mov	r1, r3
 800dffc:	f853 5b04 	ldr.w	r5, [r3], #4
 800e000:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 800e004:	ea24 0405 	bic.w	r4, r4, r5
 800e008:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800e00c:	d1e4      	bne.n	800dfd8 <strncpy+0x10>
 800e00e:	3a04      	subs	r2, #4
 800e010:	2a03      	cmp	r2, #3
 800e012:	f84c 5b04 	str.w	r5, [ip], #4
 800e016:	4619      	mov	r1, r3
 800e018:	d8ef      	bhi.n	800dffa <strncpy+0x32>
 800e01a:	e7dd      	b.n	800dfd8 <strncpy+0x10>
 800e01c:	4494      	add	ip, r2
 800e01e:	2c00      	cmp	r4, #0
 800e020:	d0e8      	beq.n	800dff4 <strncpy+0x2c>
 800e022:	f803 1b01 	strb.w	r1, [r3], #1
 800e026:	4563      	cmp	r3, ip
 800e028:	d1fb      	bne.n	800e022 <strncpy+0x5a>
 800e02a:	bd30      	pop	{r4, r5, pc}

0800e02c <__locale_mb_cur_max>:
 800e02c:	4b01      	ldr	r3, [pc, #4]	; (800e034 <__locale_mb_cur_max+0x8>)
 800e02e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800e032:	4770      	bx	lr
 800e034:	24000548 	.word	0x24000548

0800e038 <_localeconv_r>:
 800e038:	4800      	ldr	r0, [pc, #0]	; (800e03c <_localeconv_r+0x4>)
 800e03a:	4770      	bx	lr
 800e03c:	24000638 	.word	0x24000638

0800e040 <__retarget_lock_init_recursive>:
 800e040:	4770      	bx	lr
 800e042:	bf00      	nop

0800e044 <__retarget_lock_close_recursive>:
 800e044:	4770      	bx	lr
 800e046:	bf00      	nop

0800e048 <__retarget_lock_acquire_recursive>:
 800e048:	4770      	bx	lr
 800e04a:	bf00      	nop

0800e04c <__retarget_lock_release_recursive>:
 800e04c:	4770      	bx	lr
 800e04e:	bf00      	nop

0800e050 <frexp>:
 800e050:	f8df c060 	ldr.w	ip, [pc, #96]	; 800e0b4 <frexp+0x64>
 800e054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e056:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e05a:	2700      	movs	r7, #0
 800e05c:	4563      	cmp	r3, ip
 800e05e:	4604      	mov	r4, r0
 800e060:	460d      	mov	r5, r1
 800e062:	4616      	mov	r6, r2
 800e064:	6017      	str	r7, [r2, #0]
 800e066:	dc22      	bgt.n	800e0ae <frexp+0x5e>
 800e068:	4684      	mov	ip, r0
 800e06a:	ea53 0c0c 	orrs.w	ip, r3, ip
 800e06e:	d01e      	beq.n	800e0ae <frexp+0x5e>
 800e070:	f8df c044 	ldr.w	ip, [pc, #68]	; 800e0b8 <frexp+0x68>
 800e074:	ea01 0c0c 	and.w	ip, r1, ip
 800e078:	460a      	mov	r2, r1
 800e07a:	f1bc 0f00 	cmp.w	ip, #0
 800e07e:	d109      	bne.n	800e094 <frexp+0x44>
 800e080:	4b0e      	ldr	r3, [pc, #56]	; (800e0bc <frexp+0x6c>)
 800e082:	2200      	movs	r2, #0
 800e084:	f7f2 fd06 	bl	8000a94 <__aeabi_dmul>
 800e088:	f06f 0735 	mvn.w	r7, #53	; 0x35
 800e08c:	4604      	mov	r4, r0
 800e08e:	460a      	mov	r2, r1
 800e090:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e094:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800e098:	151b      	asrs	r3, r3, #20
 800e09a:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800e09e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e0a2:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800e0a6:	443b      	add	r3, r7
 800e0a8:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800e0ac:	6033      	str	r3, [r6, #0]
 800e0ae:	4620      	mov	r0, r4
 800e0b0:	4629      	mov	r1, r5
 800e0b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e0b4:	7fefffff 	.word	0x7fefffff
 800e0b8:	7ff00000 	.word	0x7ff00000
 800e0bc:	43500000 	.word	0x43500000

0800e0c0 <quorem>:
 800e0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0c4:	6903      	ldr	r3, [r0, #16]
 800e0c6:	690c      	ldr	r4, [r1, #16]
 800e0c8:	42a3      	cmp	r3, r4
 800e0ca:	b083      	sub	sp, #12
 800e0cc:	f2c0 8088 	blt.w	800e1e0 <quorem+0x120>
 800e0d0:	3c01      	subs	r4, #1
 800e0d2:	f101 0514 	add.w	r5, r1, #20
 800e0d6:	00a3      	lsls	r3, r4, #2
 800e0d8:	f100 0814 	add.w	r8, r0, #20
 800e0dc:	9300      	str	r3, [sp, #0]
 800e0de:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800e0e2:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800e0e6:	3301      	adds	r3, #1
 800e0e8:	468a      	mov	sl, r1
 800e0ea:	429a      	cmp	r2, r3
 800e0ec:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 800e0f0:	4681      	mov	r9, r0
 800e0f2:	eb05 0784 	add.w	r7, r5, r4, lsl #2
 800e0f6:	9101      	str	r1, [sp, #4]
 800e0f8:	fbb2 f6f3 	udiv	r6, r2, r3
 800e0fc:	d33a      	bcc.n	800e174 <quorem+0xb4>
 800e0fe:	f04f 0c00 	mov.w	ip, #0
 800e102:	46ae      	mov	lr, r5
 800e104:	4640      	mov	r0, r8
 800e106:	4662      	mov	r2, ip
 800e108:	4663      	mov	r3, ip
 800e10a:	f85e bb04 	ldr.w	fp, [lr], #4
 800e10e:	6801      	ldr	r1, [r0, #0]
 800e110:	fa1f fc8b 	uxth.w	ip, fp
 800e114:	fb06 330c 	mla	r3, r6, ip, r3
 800e118:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800e11c:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800e120:	fb06 cc0b 	mla	ip, r6, fp, ip
 800e124:	b29b      	uxth	r3, r3
 800e126:	1ad3      	subs	r3, r2, r3
 800e128:	fa1f f28c 	uxth.w	r2, ip
 800e12c:	fa13 f381 	uxtah	r3, r3, r1
 800e130:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 800e134:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e138:	b29b      	uxth	r3, r3
 800e13a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e13e:	4577      	cmp	r7, lr
 800e140:	f840 3b04 	str.w	r3, [r0], #4
 800e144:	ea4f 4222 	mov.w	r2, r2, asr #16
 800e148:	ea4f 431c 	mov.w	r3, ip, lsr #16
 800e14c:	d2dd      	bcs.n	800e10a <quorem+0x4a>
 800e14e:	9b00      	ldr	r3, [sp, #0]
 800e150:	f858 3003 	ldr.w	r3, [r8, r3]
 800e154:	b973      	cbnz	r3, 800e174 <quorem+0xb4>
 800e156:	9b01      	ldr	r3, [sp, #4]
 800e158:	3b04      	subs	r3, #4
 800e15a:	4598      	cmp	r8, r3
 800e15c:	d304      	bcc.n	800e168 <quorem+0xa8>
 800e15e:	e007      	b.n	800e170 <quorem+0xb0>
 800e160:	4598      	cmp	r8, r3
 800e162:	f104 34ff 	add.w	r4, r4, #4294967295
 800e166:	d203      	bcs.n	800e170 <quorem+0xb0>
 800e168:	f853 2904 	ldr.w	r2, [r3], #-4
 800e16c:	2a00      	cmp	r2, #0
 800e16e:	d0f7      	beq.n	800e160 <quorem+0xa0>
 800e170:	f8c9 4010 	str.w	r4, [r9, #16]
 800e174:	4651      	mov	r1, sl
 800e176:	4648      	mov	r0, r9
 800e178:	f001 fb82 	bl	800f880 <__mcmp>
 800e17c:	2800      	cmp	r0, #0
 800e17e:	db2b      	blt.n	800e1d8 <quorem+0x118>
 800e180:	3601      	adds	r6, #1
 800e182:	4641      	mov	r1, r8
 800e184:	2300      	movs	r3, #0
 800e186:	f855 0b04 	ldr.w	r0, [r5], #4
 800e18a:	f8d1 c000 	ldr.w	ip, [r1]
 800e18e:	b282      	uxth	r2, r0
 800e190:	1a9a      	subs	r2, r3, r2
 800e192:	0c03      	lsrs	r3, r0, #16
 800e194:	fa12 f28c 	uxtah	r2, r2, ip
 800e198:	ebc3 431c 	rsb	r3, r3, ip, lsr #16
 800e19c:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800e1a0:	b292      	uxth	r2, r2
 800e1a2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e1a6:	42af      	cmp	r7, r5
 800e1a8:	f841 2b04 	str.w	r2, [r1], #4
 800e1ac:	ea4f 4323 	mov.w	r3, r3, asr #16
 800e1b0:	d2e9      	bcs.n	800e186 <quorem+0xc6>
 800e1b2:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800e1b6:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800e1ba:	b96a      	cbnz	r2, 800e1d8 <quorem+0x118>
 800e1bc:	3b04      	subs	r3, #4
 800e1be:	4598      	cmp	r8, r3
 800e1c0:	d304      	bcc.n	800e1cc <quorem+0x10c>
 800e1c2:	e007      	b.n	800e1d4 <quorem+0x114>
 800e1c4:	4598      	cmp	r8, r3
 800e1c6:	f104 34ff 	add.w	r4, r4, #4294967295
 800e1ca:	d203      	bcs.n	800e1d4 <quorem+0x114>
 800e1cc:	f853 2904 	ldr.w	r2, [r3], #-4
 800e1d0:	2a00      	cmp	r2, #0
 800e1d2:	d0f7      	beq.n	800e1c4 <quorem+0x104>
 800e1d4:	f8c9 4010 	str.w	r4, [r9, #16]
 800e1d8:	4630      	mov	r0, r6
 800e1da:	b003      	add	sp, #12
 800e1dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1e0:	2000      	movs	r0, #0
 800e1e2:	b003      	add	sp, #12
 800e1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e1e8 <_dtoa_r>:
 800e1e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1ec:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800e1ee:	b099      	sub	sp, #100	; 0x64
 800e1f0:	4690      	mov	r8, r2
 800e1f2:	4699      	mov	r9, r3
 800e1f4:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800e1f8:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800e1fa:	4604      	mov	r4, r0
 800e1fc:	b141      	cbz	r1, 800e210 <_dtoa_r+0x28>
 800e1fe:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e200:	604a      	str	r2, [r1, #4]
 800e202:	2301      	movs	r3, #1
 800e204:	4093      	lsls	r3, r2
 800e206:	608b      	str	r3, [r1, #8]
 800e208:	f001 f8dc 	bl	800f3c4 <_Bfree>
 800e20c:	2300      	movs	r3, #0
 800e20e:	63a3      	str	r3, [r4, #56]	; 0x38
 800e210:	f1b9 0a00 	subs.w	sl, r9, #0
 800e214:	bfb4      	ite	lt
 800e216:	2301      	movlt	r3, #1
 800e218:	2300      	movge	r3, #0
 800e21a:	602b      	str	r3, [r5, #0]
 800e21c:	4b76      	ldr	r3, [pc, #472]	; (800e3f8 <_dtoa_r+0x210>)
 800e21e:	bfbc      	itt	lt
 800e220:	f02a 4a00 	biclt.w	sl, sl, #2147483648	; 0x80000000
 800e224:	f8cd a014 	strlt.w	sl, [sp, #20]
 800e228:	ea33 030a 	bics.w	r3, r3, sl
 800e22c:	f000 80ab 	beq.w	800e386 <_dtoa_r+0x19e>
 800e230:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e234:	4610      	mov	r0, r2
 800e236:	4619      	mov	r1, r3
 800e238:	2200      	movs	r2, #0
 800e23a:	2300      	movs	r3, #0
 800e23c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e240:	f7f2 fe90 	bl	8000f64 <__aeabi_dcmpeq>
 800e244:	4607      	mov	r7, r0
 800e246:	b178      	cbz	r0, 800e268 <_dtoa_r+0x80>
 800e248:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e24a:	2301      	movs	r3, #1
 800e24c:	6013      	str	r3, [r2, #0]
 800e24e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e250:	2b00      	cmp	r3, #0
 800e252:	f000 83ae 	beq.w	800e9b2 <_dtoa_r+0x7ca>
 800e256:	4b69      	ldr	r3, [pc, #420]	; (800e3fc <_dtoa_r+0x214>)
 800e258:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e25a:	6013      	str	r3, [r2, #0]
 800e25c:	3b01      	subs	r3, #1
 800e25e:	9303      	str	r3, [sp, #12]
 800e260:	9803      	ldr	r0, [sp, #12]
 800e262:	b019      	add	sp, #100	; 0x64
 800e264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e268:	ab16      	add	r3, sp, #88	; 0x58
 800e26a:	9301      	str	r3, [sp, #4]
 800e26c:	ab17      	add	r3, sp, #92	; 0x5c
 800e26e:	9300      	str	r3, [sp, #0]
 800e270:	4620      	mov	r0, r4
 800e272:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e276:	f001 fbcd 	bl	800fa14 <__d2b>
 800e27a:	ea5f 561a 	movs.w	r6, sl, lsr #20
 800e27e:	4605      	mov	r5, r0
 800e280:	f040 8097 	bne.w	800e3b2 <_dtoa_r+0x1ca>
 800e284:	e9dd 7616 	ldrd	r7, r6, [sp, #88]	; 0x58
 800e288:	443e      	add	r6, r7
 800e28a:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800e28e:	2b20      	cmp	r3, #32
 800e290:	f340 83a6 	ble.w	800e9e0 <_dtoa_r+0x7f8>
 800e294:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800e298:	fa0a fa03 	lsl.w	sl, sl, r3
 800e29c:	f206 4312 	addw	r3, r6, #1042	; 0x412
 800e2a0:	fa28 f003 	lsr.w	r0, r8, r3
 800e2a4:	ea4a 0000 	orr.w	r0, sl, r0
 800e2a8:	f7f2 fb7a 	bl	80009a0 <__aeabi_ui2d>
 800e2ac:	2301      	movs	r3, #1
 800e2ae:	3e01      	subs	r6, #1
 800e2b0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800e2b4:	930f      	str	r3, [sp, #60]	; 0x3c
 800e2b6:	4b52      	ldr	r3, [pc, #328]	; (800e400 <_dtoa_r+0x218>)
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	f7f2 fa33 	bl	8000724 <__aeabi_dsub>
 800e2be:	a348      	add	r3, pc, #288	; (adr r3, 800e3e0 <_dtoa_r+0x1f8>)
 800e2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c4:	f7f2 fbe6 	bl	8000a94 <__aeabi_dmul>
 800e2c8:	a347      	add	r3, pc, #284	; (adr r3, 800e3e8 <_dtoa_r+0x200>)
 800e2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ce:	f7f2 fa2b 	bl	8000728 <__adddf3>
 800e2d2:	4680      	mov	r8, r0
 800e2d4:	4630      	mov	r0, r6
 800e2d6:	4689      	mov	r9, r1
 800e2d8:	f7f2 fb72 	bl	80009c0 <__aeabi_i2d>
 800e2dc:	a344      	add	r3, pc, #272	; (adr r3, 800e3f0 <_dtoa_r+0x208>)
 800e2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2e2:	f7f2 fbd7 	bl	8000a94 <__aeabi_dmul>
 800e2e6:	4602      	mov	r2, r0
 800e2e8:	460b      	mov	r3, r1
 800e2ea:	4640      	mov	r0, r8
 800e2ec:	4649      	mov	r1, r9
 800e2ee:	f7f2 fa1b 	bl	8000728 <__adddf3>
 800e2f2:	4680      	mov	r8, r0
 800e2f4:	4689      	mov	r9, r1
 800e2f6:	f7f2 fe7d 	bl	8000ff4 <__aeabi_d2iz>
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	4683      	mov	fp, r0
 800e2fe:	2300      	movs	r3, #0
 800e300:	4640      	mov	r0, r8
 800e302:	4649      	mov	r1, r9
 800e304:	f7f2 fe38 	bl	8000f78 <__aeabi_dcmplt>
 800e308:	2800      	cmp	r0, #0
 800e30a:	f040 8345 	bne.w	800e998 <_dtoa_r+0x7b0>
 800e30e:	f1bb 0f16 	cmp.w	fp, #22
 800e312:	f200 8334 	bhi.w	800e97e <_dtoa_r+0x796>
 800e316:	4b3b      	ldr	r3, [pc, #236]	; (800e404 <_dtoa_r+0x21c>)
 800e318:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e320:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e324:	f7f2 fe28 	bl	8000f78 <__aeabi_dcmplt>
 800e328:	2800      	cmp	r0, #0
 800e32a:	d071      	beq.n	800e410 <_dtoa_r+0x228>
 800e32c:	2300      	movs	r3, #0
 800e32e:	1bbf      	subs	r7, r7, r6
 800e330:	930e      	str	r3, [sp, #56]	; 0x38
 800e332:	1e7b      	subs	r3, r7, #1
 800e334:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e338:	9306      	str	r3, [sp, #24]
 800e33a:	f100 8327 	bmi.w	800e98c <_dtoa_r+0x7a4>
 800e33e:	2300      	movs	r3, #0
 800e340:	9309      	str	r3, [sp, #36]	; 0x24
 800e342:	f1bb 0f00 	cmp.w	fp, #0
 800e346:	da6a      	bge.n	800e41e <_dtoa_r+0x236>
 800e348:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e34a:	f8cd b01c 	str.w	fp, [sp, #28]
 800e34e:	eba3 030b 	sub.w	r3, r3, fp
 800e352:	9309      	str	r3, [sp, #36]	; 0x24
 800e354:	f1cb 0300 	rsb	r3, fp, #0
 800e358:	930d      	str	r3, [sp, #52]	; 0x34
 800e35a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e35c:	2b09      	cmp	r3, #9
 800e35e:	f04f 0b00 	mov.w	fp, #0
 800e362:	d865      	bhi.n	800e430 <_dtoa_r+0x248>
 800e364:	2b05      	cmp	r3, #5
 800e366:	f340 8339 	ble.w	800e9dc <_dtoa_r+0x7f4>
 800e36a:	3b04      	subs	r3, #4
 800e36c:	9322      	str	r3, [sp, #136]	; 0x88
 800e36e:	2600      	movs	r6, #0
 800e370:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e372:	3b02      	subs	r3, #2
 800e374:	2b03      	cmp	r3, #3
 800e376:	f200 8667 	bhi.w	800f048 <_dtoa_r+0xe60>
 800e37a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e37e:	044e      	.short	0x044e
 800e380:	0442044b 	.word	0x0442044b
 800e384:	0425      	.short	0x0425
 800e386:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800e388:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800e38c:	f242 730f 	movw	r3, #9999	; 0x270f
 800e390:	ea5a 0a08 	orrs.w	sl, sl, r8
 800e394:	6013      	str	r3, [r2, #0]
 800e396:	d11a      	bne.n	800e3ce <_dtoa_r+0x1e6>
 800e398:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	f000 8663 	beq.w	800f066 <_dtoa_r+0xe7e>
 800e3a0:	4b19      	ldr	r3, [pc, #100]	; (800e408 <_dtoa_r+0x220>)
 800e3a2:	9303      	str	r3, [sp, #12]
 800e3a4:	3308      	adds	r3, #8
 800e3a6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e3a8:	9803      	ldr	r0, [sp, #12]
 800e3aa:	6013      	str	r3, [r2, #0]
 800e3ac:	b019      	add	sp, #100	; 0x64
 800e3ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3b2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800e3b6:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800e3ba:	4608      	mov	r0, r1
 800e3bc:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800e3c0:	970f      	str	r7, [sp, #60]	; 0x3c
 800e3c2:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800e3c6:	9f16      	ldr	r7, [sp, #88]	; 0x58
 800e3c8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800e3cc:	e773      	b.n	800e2b6 <_dtoa_r+0xce>
 800e3ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	f040 83db 	bne.w	800eb8c <_dtoa_r+0x9a4>
 800e3d6:	4b0d      	ldr	r3, [pc, #52]	; (800e40c <_dtoa_r+0x224>)
 800e3d8:	9303      	str	r3, [sp, #12]
 800e3da:	e741      	b.n	800e260 <_dtoa_r+0x78>
 800e3dc:	f3af 8000 	nop.w
 800e3e0:	636f4361 	.word	0x636f4361
 800e3e4:	3fd287a7 	.word	0x3fd287a7
 800e3e8:	8b60c8b3 	.word	0x8b60c8b3
 800e3ec:	3fc68a28 	.word	0x3fc68a28
 800e3f0:	509f79fb 	.word	0x509f79fb
 800e3f4:	3fd34413 	.word	0x3fd34413
 800e3f8:	7ff00000 	.word	0x7ff00000
 800e3fc:	08012825 	.word	0x08012825
 800e400:	3ff80000 	.word	0x3ff80000
 800e404:	08012998 	.word	0x08012998
 800e408:	08012890 	.word	0x08012890
 800e40c:	0801289c 	.word	0x0801289c
 800e410:	1bbf      	subs	r7, r7, r6
 800e412:	1e7b      	subs	r3, r7, #1
 800e414:	9306      	str	r3, [sp, #24]
 800e416:	f100 847e 	bmi.w	800ed16 <_dtoa_r+0xb2e>
 800e41a:	900e      	str	r0, [sp, #56]	; 0x38
 800e41c:	9009      	str	r0, [sp, #36]	; 0x24
 800e41e:	9b06      	ldr	r3, [sp, #24]
 800e420:	445b      	add	r3, fp
 800e422:	e9cd 3b06 	strd	r3, fp, [sp, #24]
 800e426:	2300      	movs	r3, #0
 800e428:	930d      	str	r3, [sp, #52]	; 0x34
 800e42a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e42c:	2b09      	cmp	r3, #9
 800e42e:	d999      	bls.n	800e364 <_dtoa_r+0x17c>
 800e430:	2300      	movs	r3, #0
 800e432:	e9cd 3322 	strd	r3, r3, [sp, #136]	; 0x88
 800e436:	2601      	movs	r6, #1
 800e438:	f04f 33ff 	mov.w	r3, #4294967295
 800e43c:	960c      	str	r6, [sp, #48]	; 0x30
 800e43e:	9308      	str	r3, [sp, #32]
 800e440:	9b08      	ldr	r3, [sp, #32]
 800e442:	9312      	str	r3, [sp, #72]	; 0x48
 800e444:	2100      	movs	r1, #0
 800e446:	63e1      	str	r1, [r4, #60]	; 0x3c
 800e448:	4620      	mov	r0, r4
 800e44a:	f000 ff95 	bl	800f378 <_Balloc>
 800e44e:	9003      	str	r0, [sp, #12]
 800e450:	2800      	cmp	r0, #0
 800e452:	f000 8601 	beq.w	800f058 <_dtoa_r+0xe70>
 800e456:	9b03      	ldr	r3, [sp, #12]
 800e458:	63a3      	str	r3, [r4, #56]	; 0x38
 800e45a:	9b08      	ldr	r3, [sp, #32]
 800e45c:	2b0e      	cmp	r3, #14
 800e45e:	f200 8113 	bhi.w	800e688 <_dtoa_r+0x4a0>
 800e462:	2e00      	cmp	r6, #0
 800e464:	f000 8110 	beq.w	800e688 <_dtoa_r+0x4a0>
 800e468:	9907      	ldr	r1, [sp, #28]
 800e46a:	2900      	cmp	r1, #0
 800e46c:	f340 8455 	ble.w	800ed1a <_dtoa_r+0xb32>
 800e470:	4bae      	ldr	r3, [pc, #696]	; (800e72c <_dtoa_r+0x544>)
 800e472:	f001 020f 	and.w	r2, r1, #15
 800e476:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e47a:	ea4f 1821 	mov.w	r8, r1, asr #4
 800e47e:	05c9      	lsls	r1, r1, #23
 800e480:	e9d3 6700 	ldrd	r6, r7, [r3]
 800e484:	f140 8411 	bpl.w	800ecaa <_dtoa_r+0xac2>
 800e488:	4ba9      	ldr	r3, [pc, #676]	; (800e730 <_dtoa_r+0x548>)
 800e48a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e48e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e492:	f7f2 fc29 	bl	8000ce8 <__aeabi_ddiv>
 800e496:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e49a:	f008 080f 	and.w	r8, r8, #15
 800e49e:	f04f 0a03 	mov.w	sl, #3
 800e4a2:	f1b8 0f00 	cmp.w	r8, #0
 800e4a6:	d013      	beq.n	800e4d0 <_dtoa_r+0x2e8>
 800e4a8:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800e730 <_dtoa_r+0x548>
 800e4ac:	f018 0f01 	tst.w	r8, #1
 800e4b0:	d009      	beq.n	800e4c6 <_dtoa_r+0x2de>
 800e4b2:	4630      	mov	r0, r6
 800e4b4:	4639      	mov	r1, r7
 800e4b6:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e4ba:	f7f2 faeb 	bl	8000a94 <__aeabi_dmul>
 800e4be:	f10a 0a01 	add.w	sl, sl, #1
 800e4c2:	4606      	mov	r6, r0
 800e4c4:	460f      	mov	r7, r1
 800e4c6:	ea5f 0868 	movs.w	r8, r8, asr #1
 800e4ca:	f109 0908 	add.w	r9, r9, #8
 800e4ce:	d1ed      	bne.n	800e4ac <_dtoa_r+0x2c4>
 800e4d0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e4d4:	4632      	mov	r2, r6
 800e4d6:	463b      	mov	r3, r7
 800e4d8:	f7f2 fc06 	bl	8000ce8 <__aeabi_ddiv>
 800e4dc:	4680      	mov	r8, r0
 800e4de:	4689      	mov	r9, r1
 800e4e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e4e2:	b143      	cbz	r3, 800e4f6 <_dtoa_r+0x30e>
 800e4e4:	4b93      	ldr	r3, [pc, #588]	; (800e734 <_dtoa_r+0x54c>)
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	4640      	mov	r0, r8
 800e4ea:	4649      	mov	r1, r9
 800e4ec:	f7f2 fd44 	bl	8000f78 <__aeabi_dcmplt>
 800e4f0:	2800      	cmp	r0, #0
 800e4f2:	f040 852a 	bne.w	800ef4a <_dtoa_r+0xd62>
 800e4f6:	4650      	mov	r0, sl
 800e4f8:	f7f2 fa62 	bl	80009c0 <__aeabi_i2d>
 800e4fc:	4642      	mov	r2, r8
 800e4fe:	464b      	mov	r3, r9
 800e500:	f7f2 fac8 	bl	8000a94 <__aeabi_dmul>
 800e504:	4b8c      	ldr	r3, [pc, #560]	; (800e738 <_dtoa_r+0x550>)
 800e506:	2200      	movs	r2, #0
 800e508:	f7f2 f90e 	bl	8000728 <__adddf3>
 800e50c:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800e510:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e514:	9311      	str	r3, [sp, #68]	; 0x44
 800e516:	9b08      	ldr	r3, [sp, #32]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	f000 8099 	beq.w	800e650 <_dtoa_r+0x468>
 800e51e:	9b07      	ldr	r3, [sp, #28]
 800e520:	9314      	str	r3, [sp, #80]	; 0x50
 800e522:	9b08      	ldr	r3, [sp, #32]
 800e524:	9313      	str	r3, [sp, #76]	; 0x4c
 800e526:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e528:	2b00      	cmp	r3, #0
 800e52a:	f000 84a5 	beq.w	800ee78 <_dtoa_r+0xc90>
 800e52e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e530:	4b7e      	ldr	r3, [pc, #504]	; (800e72c <_dtoa_r+0x544>)
 800e532:	4982      	ldr	r1, [pc, #520]	; (800e73c <_dtoa_r+0x554>)
 800e534:	9e03      	ldr	r6, [sp, #12]
 800e536:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e53a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e53e:	2000      	movs	r0, #0
 800e540:	f7f2 fbd2 	bl	8000ce8 <__aeabi_ddiv>
 800e544:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e548:	f7f2 f8ec 	bl	8000724 <__aeabi_dsub>
 800e54c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e550:	4649      	mov	r1, r9
 800e552:	4640      	mov	r0, r8
 800e554:	f7f2 fd4e 	bl	8000ff4 <__aeabi_d2iz>
 800e558:	4607      	mov	r7, r0
 800e55a:	f7f2 fa31 	bl	80009c0 <__aeabi_i2d>
 800e55e:	4602      	mov	r2, r0
 800e560:	460b      	mov	r3, r1
 800e562:	4640      	mov	r0, r8
 800e564:	4649      	mov	r1, r9
 800e566:	f7f2 f8dd 	bl	8000724 <__aeabi_dsub>
 800e56a:	3730      	adds	r7, #48	; 0x30
 800e56c:	4680      	mov	r8, r0
 800e56e:	4689      	mov	r9, r1
 800e570:	4602      	mov	r2, r0
 800e572:	460b      	mov	r3, r1
 800e574:	f806 7b01 	strb.w	r7, [r6], #1
 800e578:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e57c:	f7f2 fd1a 	bl	8000fb4 <__aeabi_dcmpgt>
 800e580:	2800      	cmp	r0, #0
 800e582:	f040 8527 	bne.w	800efd4 <_dtoa_r+0xdec>
 800e586:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
 800e58a:	2700      	movs	r7, #0
 800e58c:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
 800e590:	9510      	str	r5, [sp, #64]	; 0x40
 800e592:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800e594:	9413      	str	r4, [sp, #76]	; 0x4c
 800e596:	e02a      	b.n	800e5ee <_dtoa_r+0x406>
 800e598:	3701      	adds	r7, #1
 800e59a:	42af      	cmp	r7, r5
 800e59c:	f280 852a 	bge.w	800eff4 <_dtoa_r+0xe0c>
 800e5a0:	4b67      	ldr	r3, [pc, #412]	; (800e740 <_dtoa_r+0x558>)
 800e5a2:	4650      	mov	r0, sl
 800e5a4:	4659      	mov	r1, fp
 800e5a6:	2200      	movs	r2, #0
 800e5a8:	f7f2 fa74 	bl	8000a94 <__aeabi_dmul>
 800e5ac:	4b64      	ldr	r3, [pc, #400]	; (800e740 <_dtoa_r+0x558>)
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	4682      	mov	sl, r0
 800e5b2:	468b      	mov	fp, r1
 800e5b4:	4640      	mov	r0, r8
 800e5b6:	4649      	mov	r1, r9
 800e5b8:	f7f2 fa6c 	bl	8000a94 <__aeabi_dmul>
 800e5bc:	4689      	mov	r9, r1
 800e5be:	4680      	mov	r8, r0
 800e5c0:	f7f2 fd18 	bl	8000ff4 <__aeabi_d2iz>
 800e5c4:	4604      	mov	r4, r0
 800e5c6:	f7f2 f9fb 	bl	80009c0 <__aeabi_i2d>
 800e5ca:	4602      	mov	r2, r0
 800e5cc:	460b      	mov	r3, r1
 800e5ce:	4640      	mov	r0, r8
 800e5d0:	4649      	mov	r1, r9
 800e5d2:	f7f2 f8a7 	bl	8000724 <__aeabi_dsub>
 800e5d6:	3430      	adds	r4, #48	; 0x30
 800e5d8:	f806 4b01 	strb.w	r4, [r6], #1
 800e5dc:	4652      	mov	r2, sl
 800e5de:	465b      	mov	r3, fp
 800e5e0:	4680      	mov	r8, r0
 800e5e2:	4689      	mov	r9, r1
 800e5e4:	f7f2 fcc8 	bl	8000f78 <__aeabi_dcmplt>
 800e5e8:	2800      	cmp	r0, #0
 800e5ea:	f040 84f1 	bne.w	800efd0 <_dtoa_r+0xde8>
 800e5ee:	4642      	mov	r2, r8
 800e5f0:	464b      	mov	r3, r9
 800e5f2:	4950      	ldr	r1, [pc, #320]	; (800e734 <_dtoa_r+0x54c>)
 800e5f4:	2000      	movs	r0, #0
 800e5f6:	f7f2 f895 	bl	8000724 <__aeabi_dsub>
 800e5fa:	4652      	mov	r2, sl
 800e5fc:	465b      	mov	r3, fp
 800e5fe:	f7f2 fcbb 	bl	8000f78 <__aeabi_dcmplt>
 800e602:	2800      	cmp	r0, #0
 800e604:	d0c8      	beq.n	800e598 <_dtoa_r+0x3b0>
 800e606:	e9dd 4313 	ldrd	r4, r3, [sp, #76]	; 0x4c
 800e60a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e60c:	9a03      	ldr	r2, [sp, #12]
 800e60e:	9307      	str	r3, [sp, #28]
 800e610:	e002      	b.n	800e618 <_dtoa_r+0x430>
 800e612:	42b2      	cmp	r2, r6
 800e614:	f000 84c6 	beq.w	800efa4 <_dtoa_r+0xdbc>
 800e618:	46b1      	mov	r9, r6
 800e61a:	f816 3d01 	ldrb.w	r3, [r6, #-1]!
 800e61e:	2b39      	cmp	r3, #57	; 0x39
 800e620:	d0f7      	beq.n	800e612 <_dtoa_r+0x42a>
 800e622:	3301      	adds	r3, #1
 800e624:	b2db      	uxtb	r3, r3
 800e626:	7033      	strb	r3, [r6, #0]
 800e628:	9b07      	ldr	r3, [sp, #28]
 800e62a:	3301      	adds	r3, #1
 800e62c:	9307      	str	r3, [sp, #28]
 800e62e:	e192      	b.n	800e956 <_dtoa_r+0x76e>
 800e630:	4650      	mov	r0, sl
 800e632:	f7f2 f9c5 	bl	80009c0 <__aeabi_i2d>
 800e636:	4642      	mov	r2, r8
 800e638:	464b      	mov	r3, r9
 800e63a:	f7f2 fa2b 	bl	8000a94 <__aeabi_dmul>
 800e63e:	4b3e      	ldr	r3, [pc, #248]	; (800e738 <_dtoa_r+0x550>)
 800e640:	2200      	movs	r2, #0
 800e642:	f7f2 f871 	bl	8000728 <__adddf3>
 800e646:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800e64a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e64e:	9311      	str	r3, [sp, #68]	; 0x44
 800e650:	4b3c      	ldr	r3, [pc, #240]	; (800e744 <_dtoa_r+0x55c>)
 800e652:	4640      	mov	r0, r8
 800e654:	4649      	mov	r1, r9
 800e656:	2200      	movs	r2, #0
 800e658:	f7f2 f864 	bl	8000724 <__aeabi_dsub>
 800e65c:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800e660:	4642      	mov	r2, r8
 800e662:	464b      	mov	r3, r9
 800e664:	4606      	mov	r6, r0
 800e666:	460f      	mov	r7, r1
 800e668:	f7f2 fca4 	bl	8000fb4 <__aeabi_dcmpgt>
 800e66c:	4682      	mov	sl, r0
 800e66e:	2800      	cmp	r0, #0
 800e670:	f040 84a8 	bne.w	800efc4 <_dtoa_r+0xddc>
 800e674:	4642      	mov	r2, r8
 800e676:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e67a:	4630      	mov	r0, r6
 800e67c:	4639      	mov	r1, r7
 800e67e:	f7f2 fc7b 	bl	8000f78 <__aeabi_dcmplt>
 800e682:	2800      	cmp	r0, #0
 800e684:	f040 8345 	bne.w	800ed12 <_dtoa_r+0xb2a>
 800e688:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	f2c0 808c 	blt.w	800e7a8 <_dtoa_r+0x5c0>
 800e690:	9a07      	ldr	r2, [sp, #28]
 800e692:	2a0e      	cmp	r2, #14
 800e694:	f300 8088 	bgt.w	800e7a8 <_dtoa_r+0x5c0>
 800e698:	4b24      	ldr	r3, [pc, #144]	; (800e72c <_dtoa_r+0x544>)
 800e69a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e69e:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800e6a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	da1b      	bge.n	800e6e0 <_dtoa_r+0x4f8>
 800e6a8:	9b08      	ldr	r3, [sp, #32]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	dc18      	bgt.n	800e6e0 <_dtoa_r+0x4f8>
 800e6ae:	f040 832e 	bne.w	800ed0e <_dtoa_r+0xb26>
 800e6b2:	4b24      	ldr	r3, [pc, #144]	; (800e744 <_dtoa_r+0x55c>)
 800e6b4:	4650      	mov	r0, sl
 800e6b6:	2200      	movs	r2, #0
 800e6b8:	4659      	mov	r1, fp
 800e6ba:	f7f2 f9eb 	bl	8000a94 <__aeabi_dmul>
 800e6be:	4602      	mov	r2, r0
 800e6c0:	460b      	mov	r3, r1
 800e6c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e6c6:	f7f2 fc61 	bl	8000f8c <__aeabi_dcmple>
 800e6ca:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e6ce:	4656      	mov	r6, sl
 800e6d0:	2800      	cmp	r0, #0
 800e6d2:	f000 82b9 	beq.w	800ec48 <_dtoa_r+0xa60>
 800e6d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e6d8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e6dc:	43df      	mvns	r7, r3
 800e6de:	e2bb      	b.n	800ec58 <_dtoa_r+0xa70>
 800e6e0:	e9dd 780a 	ldrd	r7, r8, [sp, #40]	; 0x28
 800e6e4:	4652      	mov	r2, sl
 800e6e6:	465b      	mov	r3, fp
 800e6e8:	4638      	mov	r0, r7
 800e6ea:	4641      	mov	r1, r8
 800e6ec:	f7f2 fafc 	bl	8000ce8 <__aeabi_ddiv>
 800e6f0:	f7f2 fc80 	bl	8000ff4 <__aeabi_d2iz>
 800e6f4:	4681      	mov	r9, r0
 800e6f6:	9009      	str	r0, [sp, #36]	; 0x24
 800e6f8:	f7f2 f962 	bl	80009c0 <__aeabi_i2d>
 800e6fc:	4652      	mov	r2, sl
 800e6fe:	465b      	mov	r3, fp
 800e700:	f7f2 f9c8 	bl	8000a94 <__aeabi_dmul>
 800e704:	9e03      	ldr	r6, [sp, #12]
 800e706:	460b      	mov	r3, r1
 800e708:	4602      	mov	r2, r0
 800e70a:	4641      	mov	r1, r8
 800e70c:	4638      	mov	r0, r7
 800e70e:	f7f2 f809 	bl	8000724 <__aeabi_dsub>
 800e712:	f109 0330 	add.w	r3, r9, #48	; 0x30
 800e716:	f806 3b01 	strb.w	r3, [r6], #1
 800e71a:	9b08      	ldr	r3, [sp, #32]
 800e71c:	2b01      	cmp	r3, #1
 800e71e:	f000 835c 	beq.w	800edda <_dtoa_r+0xbf2>
 800e722:	9406      	str	r4, [sp, #24]
 800e724:	2701      	movs	r7, #1
 800e726:	9504      	str	r5, [sp, #16]
 800e728:	461c      	mov	r4, r3
 800e72a:	e02a      	b.n	800e782 <_dtoa_r+0x59a>
 800e72c:	08012998 	.word	0x08012998
 800e730:	08012970 	.word	0x08012970
 800e734:	3ff00000 	.word	0x3ff00000
 800e738:	401c0000 	.word	0x401c0000
 800e73c:	3fe00000 	.word	0x3fe00000
 800e740:	40240000 	.word	0x40240000
 800e744:	40140000 	.word	0x40140000
 800e748:	4652      	mov	r2, sl
 800e74a:	465b      	mov	r3, fp
 800e74c:	4640      	mov	r0, r8
 800e74e:	4649      	mov	r1, r9
 800e750:	f7f2 faca 	bl	8000ce8 <__aeabi_ddiv>
 800e754:	f7f2 fc4e 	bl	8000ff4 <__aeabi_d2iz>
 800e758:	4605      	mov	r5, r0
 800e75a:	f7f2 f931 	bl	80009c0 <__aeabi_i2d>
 800e75e:	4652      	mov	r2, sl
 800e760:	465b      	mov	r3, fp
 800e762:	f7f2 f997 	bl	8000a94 <__aeabi_dmul>
 800e766:	3701      	adds	r7, #1
 800e768:	460b      	mov	r3, r1
 800e76a:	4602      	mov	r2, r0
 800e76c:	4649      	mov	r1, r9
 800e76e:	4640      	mov	r0, r8
 800e770:	f7f1 ffd8 	bl	8000724 <__aeabi_dsub>
 800e774:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800e778:	42a7      	cmp	r7, r4
 800e77a:	f806 3b01 	strb.w	r3, [r6], #1
 800e77e:	f000 8329 	beq.w	800edd4 <_dtoa_r+0xbec>
 800e782:	4ba5      	ldr	r3, [pc, #660]	; (800ea18 <_dtoa_r+0x830>)
 800e784:	2200      	movs	r2, #0
 800e786:	f7f2 f985 	bl	8000a94 <__aeabi_dmul>
 800e78a:	2200      	movs	r2, #0
 800e78c:	2300      	movs	r3, #0
 800e78e:	4680      	mov	r8, r0
 800e790:	4689      	mov	r9, r1
 800e792:	f7f2 fbe7 	bl	8000f64 <__aeabi_dcmpeq>
 800e796:	2800      	cmp	r0, #0
 800e798:	d0d6      	beq.n	800e748 <_dtoa_r+0x560>
 800e79a:	9d04      	ldr	r5, [sp, #16]
 800e79c:	9c06      	ldr	r4, [sp, #24]
 800e79e:	9b07      	ldr	r3, [sp, #28]
 800e7a0:	3301      	adds	r3, #1
 800e7a2:	9307      	str	r3, [sp, #28]
 800e7a4:	46b1      	mov	r9, r6
 800e7a6:	e0d6      	b.n	800e956 <_dtoa_r+0x76e>
 800e7a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e7aa:	2a00      	cmp	r2, #0
 800e7ac:	f000 8107 	beq.w	800e9be <_dtoa_r+0x7d6>
 800e7b0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e7b2:	2a01      	cmp	r2, #1
 800e7b4:	f340 8294 	ble.w	800ece0 <_dtoa_r+0xaf8>
 800e7b8:	9b08      	ldr	r3, [sp, #32]
 800e7ba:	f103 38ff 	add.w	r8, r3, #4294967295
 800e7be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e7c0:	4543      	cmp	r3, r8
 800e7c2:	f280 825e 	bge.w	800ec82 <_dtoa_r+0xa9a>
 800e7c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e7c8:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800e7cc:	eba8 0303 	sub.w	r3, r8, r3
 800e7d0:	449b      	add	fp, r3
 800e7d2:	f04f 0800 	mov.w	r8, #0
 800e7d6:	9b08      	ldr	r3, [sp, #32]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	f2c0 832f 	blt.w	800ee3c <_dtoa_r+0xc54>
 800e7de:	9a06      	ldr	r2, [sp, #24]
 800e7e0:	441a      	add	r2, r3
 800e7e2:	9206      	str	r2, [sp, #24]
 800e7e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e7e6:	4617      	mov	r7, r2
 800e7e8:	441a      	add	r2, r3
 800e7ea:	9209      	str	r2, [sp, #36]	; 0x24
 800e7ec:	2101      	movs	r1, #1
 800e7ee:	4620      	mov	r0, r4
 800e7f0:	f000 fe92 	bl	800f518 <__i2b>
 800e7f4:	4606      	mov	r6, r0
 800e7f6:	b167      	cbz	r7, 800e812 <_dtoa_r+0x62a>
 800e7f8:	9906      	ldr	r1, [sp, #24]
 800e7fa:	2900      	cmp	r1, #0
 800e7fc:	460b      	mov	r3, r1
 800e7fe:	dd08      	ble.n	800e812 <_dtoa_r+0x62a>
 800e800:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e802:	42b9      	cmp	r1, r7
 800e804:	bfa8      	it	ge
 800e806:	463b      	movge	r3, r7
 800e808:	1ad2      	subs	r2, r2, r3
 800e80a:	1aff      	subs	r7, r7, r3
 800e80c:	1acb      	subs	r3, r1, r3
 800e80e:	9209      	str	r2, [sp, #36]	; 0x24
 800e810:	9306      	str	r3, [sp, #24]
 800e812:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e814:	b163      	cbz	r3, 800e830 <_dtoa_r+0x648>
 800e816:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e818:	2b00      	cmp	r3, #0
 800e81a:	f000 82b6 	beq.w	800ed8a <_dtoa_r+0xba2>
 800e81e:	f1b8 0f00 	cmp.w	r8, #0
 800e822:	f300 8231 	bgt.w	800ec88 <_dtoa_r+0xaa0>
 800e826:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e828:	ebb3 0208 	subs.w	r2, r3, r8
 800e82c:	f040 8316 	bne.w	800ee5c <_dtoa_r+0xc74>
 800e830:	2101      	movs	r1, #1
 800e832:	4620      	mov	r0, r4
 800e834:	f000 fe70 	bl	800f518 <__i2b>
 800e838:	f1bb 0f00 	cmp.w	fp, #0
 800e83c:	4682      	mov	sl, r0
 800e83e:	f300 80d4 	bgt.w	800e9ea <_dtoa_r+0x802>
 800e842:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e844:	2b01      	cmp	r3, #1
 800e846:	f340 81a7 	ble.w	800eb98 <_dtoa_r+0x9b0>
 800e84a:	f04f 0900 	mov.w	r9, #0
 800e84e:	2001      	movs	r0, #1
 800e850:	f1bb 0f00 	cmp.w	fp, #0
 800e854:	f040 80d5 	bne.w	800ea02 <_dtoa_r+0x81a>
 800e858:	9b06      	ldr	r3, [sp, #24]
 800e85a:	4418      	add	r0, r3
 800e85c:	f010 001f 	ands.w	r0, r0, #31
 800e860:	f000 8198 	beq.w	800eb94 <_dtoa_r+0x9ac>
 800e864:	f1c0 0320 	rsb	r3, r0, #32
 800e868:	2b04      	cmp	r3, #4
 800e86a:	f300 80ad 	bgt.w	800e9c8 <_dtoa_r+0x7e0>
 800e86e:	f040 8224 	bne.w	800ecba <_dtoa_r+0xad2>
 800e872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e874:	2b00      	cmp	r3, #0
 800e876:	dd05      	ble.n	800e884 <_dtoa_r+0x69c>
 800e878:	4629      	mov	r1, r5
 800e87a:	461a      	mov	r2, r3
 800e87c:	4620      	mov	r0, r4
 800e87e:	f000 ff87 	bl	800f790 <__lshift>
 800e882:	4605      	mov	r5, r0
 800e884:	9b06      	ldr	r3, [sp, #24]
 800e886:	2b00      	cmp	r3, #0
 800e888:	dd05      	ble.n	800e896 <_dtoa_r+0x6ae>
 800e88a:	4651      	mov	r1, sl
 800e88c:	461a      	mov	r2, r3
 800e88e:	4620      	mov	r0, r4
 800e890:	f000 ff7e 	bl	800f790 <__lshift>
 800e894:	4682      	mov	sl, r0
 800e896:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e898:	2b00      	cmp	r3, #0
 800e89a:	f040 815c 	bne.w	800eb56 <_dtoa_r+0x96e>
 800e89e:	9b08      	ldr	r3, [sp, #32]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	f340 8143 	ble.w	800eb2c <_dtoa_r+0x944>
 800e8a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	f040 80c6 	bne.w	800ea3a <_dtoa_r+0x852>
 800e8ae:	9b07      	ldr	r3, [sp, #28]
 800e8b0:	3301      	adds	r3, #1
 800e8b2:	9307      	str	r3, [sp, #28]
 800e8b4:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e8b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e8bc:	2701      	movs	r7, #1
 800e8be:	e007      	b.n	800e8d0 <_dtoa_r+0x6e8>
 800e8c0:	4629      	mov	r1, r5
 800e8c2:	2300      	movs	r3, #0
 800e8c4:	220a      	movs	r2, #10
 800e8c6:	4620      	mov	r0, r4
 800e8c8:	f000 fd86 	bl	800f3d8 <__multadd>
 800e8cc:	3701      	adds	r7, #1
 800e8ce:	4605      	mov	r5, r0
 800e8d0:	4651      	mov	r1, sl
 800e8d2:	4628      	mov	r0, r5
 800e8d4:	f7ff fbf4 	bl	800e0c0 <quorem>
 800e8d8:	45b9      	cmp	r9, r7
 800e8da:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e8de:	f808 3b01 	strb.w	r3, [r8], #1
 800e8e2:	dced      	bgt.n	800e8c0 <_dtoa_r+0x6d8>
 800e8e4:	9a08      	ldr	r2, [sp, #32]
 800e8e6:	2a00      	cmp	r2, #0
 800e8e8:	bfc8      	it	gt
 800e8ea:	4693      	movgt	fp, r2
 800e8ec:	9a03      	ldr	r2, [sp, #12]
 800e8ee:	bfd8      	it	le
 800e8f0:	f04f 0b01 	movle.w	fp, #1
 800e8f4:	4493      	add	fp, r2
 800e8f6:	2700      	movs	r7, #0
 800e8f8:	4629      	mov	r1, r5
 800e8fa:	2201      	movs	r2, #1
 800e8fc:	4620      	mov	r0, r4
 800e8fe:	9304      	str	r3, [sp, #16]
 800e900:	f000 ff46 	bl	800f790 <__lshift>
 800e904:	4651      	mov	r1, sl
 800e906:	4605      	mov	r5, r0
 800e908:	f000 ffba 	bl	800f880 <__mcmp>
 800e90c:	2800      	cmp	r0, #0
 800e90e:	f340 81dc 	ble.w	800ecca <_dtoa_r+0xae2>
 800e912:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
 800e916:	9a03      	ldr	r2, [sp, #12]
 800e918:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e91c:	e004      	b.n	800e928 <_dtoa_r+0x740>
 800e91e:	455a      	cmp	r2, fp
 800e920:	f000 81ee 	beq.w	800ed00 <_dtoa_r+0xb18>
 800e924:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800e928:	2b39      	cmp	r3, #57	; 0x39
 800e92a:	f10b 0901 	add.w	r9, fp, #1
 800e92e:	d0f6      	beq.n	800e91e <_dtoa_r+0x736>
 800e930:	3301      	adds	r3, #1
 800e932:	f88b 3000 	strb.w	r3, [fp]
 800e936:	4651      	mov	r1, sl
 800e938:	4620      	mov	r0, r4
 800e93a:	f000 fd43 	bl	800f3c4 <_Bfree>
 800e93e:	b156      	cbz	r6, 800e956 <_dtoa_r+0x76e>
 800e940:	b12f      	cbz	r7, 800e94e <_dtoa_r+0x766>
 800e942:	42b7      	cmp	r7, r6
 800e944:	d003      	beq.n	800e94e <_dtoa_r+0x766>
 800e946:	4639      	mov	r1, r7
 800e948:	4620      	mov	r0, r4
 800e94a:	f000 fd3b 	bl	800f3c4 <_Bfree>
 800e94e:	4631      	mov	r1, r6
 800e950:	4620      	mov	r0, r4
 800e952:	f000 fd37 	bl	800f3c4 <_Bfree>
 800e956:	4629      	mov	r1, r5
 800e958:	4620      	mov	r0, r4
 800e95a:	f000 fd33 	bl	800f3c4 <_Bfree>
 800e95e:	2300      	movs	r3, #0
 800e960:	f889 3000 	strb.w	r3, [r9]
 800e964:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800e966:	9a07      	ldr	r2, [sp, #28]
 800e968:	601a      	str	r2, [r3, #0]
 800e96a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	f43f ac77 	beq.w	800e260 <_dtoa_r+0x78>
 800e972:	9803      	ldr	r0, [sp, #12]
 800e974:	f8c3 9000 	str.w	r9, [r3]
 800e978:	b019      	add	sp, #100	; 0x64
 800e97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e97e:	2301      	movs	r3, #1
 800e980:	1bbf      	subs	r7, r7, r6
 800e982:	930e      	str	r3, [sp, #56]	; 0x38
 800e984:	1e7b      	subs	r3, r7, #1
 800e986:	9306      	str	r3, [sp, #24]
 800e988:	f57f acd9 	bpl.w	800e33e <_dtoa_r+0x156>
 800e98c:	f1c7 0301 	rsb	r3, r7, #1
 800e990:	9309      	str	r3, [sp, #36]	; 0x24
 800e992:	2300      	movs	r3, #0
 800e994:	9306      	str	r3, [sp, #24]
 800e996:	e4d4      	b.n	800e342 <_dtoa_r+0x15a>
 800e998:	4658      	mov	r0, fp
 800e99a:	f7f2 f811 	bl	80009c0 <__aeabi_i2d>
 800e99e:	4642      	mov	r2, r8
 800e9a0:	464b      	mov	r3, r9
 800e9a2:	f7f2 fadf 	bl	8000f64 <__aeabi_dcmpeq>
 800e9a6:	2800      	cmp	r0, #0
 800e9a8:	f47f acb1 	bne.w	800e30e <_dtoa_r+0x126>
 800e9ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e9b0:	e4ad      	b.n	800e30e <_dtoa_r+0x126>
 800e9b2:	4b1a      	ldr	r3, [pc, #104]	; (800ea1c <_dtoa_r+0x834>)
 800e9b4:	9303      	str	r3, [sp, #12]
 800e9b6:	9803      	ldr	r0, [sp, #12]
 800e9b8:	b019      	add	sp, #100	; 0x64
 800e9ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9be:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800e9c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800e9c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e9c6:	e716      	b.n	800e7f6 <_dtoa_r+0x60e>
 800e9c8:	f1c0 001c 	rsb	r0, r0, #28
 800e9cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9ce:	4403      	add	r3, r0
 800e9d0:	9309      	str	r3, [sp, #36]	; 0x24
 800e9d2:	9b06      	ldr	r3, [sp, #24]
 800e9d4:	4403      	add	r3, r0
 800e9d6:	4407      	add	r7, r0
 800e9d8:	9306      	str	r3, [sp, #24]
 800e9da:	e74a      	b.n	800e872 <_dtoa_r+0x68a>
 800e9dc:	2601      	movs	r6, #1
 800e9de:	e4c7      	b.n	800e370 <_dtoa_r+0x188>
 800e9e0:	f1c3 0320 	rsb	r3, r3, #32
 800e9e4:	fa08 f003 	lsl.w	r0, r8, r3
 800e9e8:	e45e      	b.n	800e2a8 <_dtoa_r+0xc0>
 800e9ea:	4601      	mov	r1, r0
 800e9ec:	465a      	mov	r2, fp
 800e9ee:	4620      	mov	r0, r4
 800e9f0:	f000 fe6e 	bl	800f6d0 <__pow5mult>
 800e9f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e9f6:	2b01      	cmp	r3, #1
 800e9f8:	4682      	mov	sl, r0
 800e9fa:	f340 81ba 	ble.w	800ed72 <_dtoa_r+0xb8a>
 800e9fe:	f04f 0900 	mov.w	r9, #0
 800ea02:	f8da 3010 	ldr.w	r3, [sl, #16]
 800ea06:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800ea0a:	6918      	ldr	r0, [r3, #16]
 800ea0c:	f000 fd34 	bl	800f478 <__hi0bits>
 800ea10:	f1c0 0020 	rsb	r0, r0, #32
 800ea14:	e720      	b.n	800e858 <_dtoa_r+0x670>
 800ea16:	bf00      	nop
 800ea18:	40240000 	.word	0x40240000
 800ea1c:	08012824 	.word	0x08012824
 800ea20:	4631      	mov	r1, r6
 800ea22:	2300      	movs	r3, #0
 800ea24:	220a      	movs	r2, #10
 800ea26:	4620      	mov	r0, r4
 800ea28:	f000 fcd6 	bl	800f3d8 <__multadd>
 800ea2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	4606      	mov	r6, r0
 800ea32:	f340 82f3 	ble.w	800f01c <_dtoa_r+0xe34>
 800ea36:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800ea3a:	2f00      	cmp	r7, #0
 800ea3c:	f300 811a 	bgt.w	800ec74 <_dtoa_r+0xa8c>
 800ea40:	f1b9 0f00 	cmp.w	r9, #0
 800ea44:	f040 81e3 	bne.w	800ee0e <_dtoa_r+0xc26>
 800ea48:	46b0      	mov	r8, r6
 800ea4a:	9b04      	ldr	r3, [sp, #16]
 800ea4c:	9f03      	ldr	r7, [sp, #12]
 800ea4e:	9908      	ldr	r1, [sp, #32]
 800ea50:	f003 0201 	and.w	r2, r3, #1
 800ea54:	1e7b      	subs	r3, r7, #1
 800ea56:	4419      	add	r1, r3
 800ea58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ea5a:	920c      	str	r2, [sp, #48]	; 0x30
 800ea5c:	4313      	orrs	r3, r2
 800ea5e:	9109      	str	r1, [sp, #36]	; 0x24
 800ea60:	930a      	str	r3, [sp, #40]	; 0x28
 800ea62:	4651      	mov	r1, sl
 800ea64:	4628      	mov	r0, r5
 800ea66:	f7ff fb2b 	bl	800e0c0 <quorem>
 800ea6a:	4631      	mov	r1, r6
 800ea6c:	4683      	mov	fp, r0
 800ea6e:	4628      	mov	r0, r5
 800ea70:	f000 ff06 	bl	800f880 <__mcmp>
 800ea74:	4642      	mov	r2, r8
 800ea76:	4651      	mov	r1, sl
 800ea78:	4681      	mov	r9, r0
 800ea7a:	4620      	mov	r0, r4
 800ea7c:	f000 ff20 	bl	800f8c0 <__mdiff>
 800ea80:	68c2      	ldr	r2, [r0, #12]
 800ea82:	4601      	mov	r1, r0
 800ea84:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 800ea88:	2a00      	cmp	r2, #0
 800ea8a:	d142      	bne.n	800eb12 <_dtoa_r+0x92a>
 800ea8c:	9006      	str	r0, [sp, #24]
 800ea8e:	4628      	mov	r0, r5
 800ea90:	9308      	str	r3, [sp, #32]
 800ea92:	f000 fef5 	bl	800f880 <__mcmp>
 800ea96:	9906      	ldr	r1, [sp, #24]
 800ea98:	9004      	str	r0, [sp, #16]
 800ea9a:	4620      	mov	r0, r4
 800ea9c:	f000 fc92 	bl	800f3c4 <_Bfree>
 800eaa0:	9a04      	ldr	r2, [sp, #16]
 800eaa2:	9b08      	ldr	r3, [sp, #32]
 800eaa4:	b91a      	cbnz	r2, 800eaae <_dtoa_r+0x8c6>
 800eaa6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eaa8:	2900      	cmp	r1, #0
 800eaaa:	f000 82a9 	beq.w	800f000 <_dtoa_r+0xe18>
 800eaae:	f1b9 0f00 	cmp.w	r9, #0
 800eab2:	f2c0 8171 	blt.w	800ed98 <_dtoa_r+0xbb0>
 800eab6:	9922      	ldr	r1, [sp, #136]	; 0x88
 800eab8:	ea49 0901 	orr.w	r9, r9, r1
 800eabc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800eabe:	ea51 0909 	orrs.w	r9, r1, r9
 800eac2:	f000 8169 	beq.w	800ed98 <_dtoa_r+0xbb0>
 800eac6:	2a00      	cmp	r2, #0
 800eac8:	f300 81bc 	bgt.w	800ee44 <_dtoa_r+0xc5c>
 800eacc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eace:	703b      	strb	r3, [r7, #0]
 800ead0:	f107 0901 	add.w	r9, r7, #1
 800ead4:	4297      	cmp	r7, r2
 800ead6:	46cb      	mov	fp, r9
 800ead8:	f000 81ba 	beq.w	800ee50 <_dtoa_r+0xc68>
 800eadc:	4629      	mov	r1, r5
 800eade:	2300      	movs	r3, #0
 800eae0:	220a      	movs	r2, #10
 800eae2:	4620      	mov	r0, r4
 800eae4:	f000 fc78 	bl	800f3d8 <__multadd>
 800eae8:	4546      	cmp	r6, r8
 800eaea:	4605      	mov	r5, r0
 800eaec:	4631      	mov	r1, r6
 800eaee:	f04f 0300 	mov.w	r3, #0
 800eaf2:	f04f 020a 	mov.w	r2, #10
 800eaf6:	4620      	mov	r0, r4
 800eaf8:	d012      	beq.n	800eb20 <_dtoa_r+0x938>
 800eafa:	f000 fc6d 	bl	800f3d8 <__multadd>
 800eafe:	4641      	mov	r1, r8
 800eb00:	4606      	mov	r6, r0
 800eb02:	2300      	movs	r3, #0
 800eb04:	220a      	movs	r2, #10
 800eb06:	4620      	mov	r0, r4
 800eb08:	f000 fc66 	bl	800f3d8 <__multadd>
 800eb0c:	464f      	mov	r7, r9
 800eb0e:	4680      	mov	r8, r0
 800eb10:	e7a7      	b.n	800ea62 <_dtoa_r+0x87a>
 800eb12:	4620      	mov	r0, r4
 800eb14:	9304      	str	r3, [sp, #16]
 800eb16:	f000 fc55 	bl	800f3c4 <_Bfree>
 800eb1a:	9b04      	ldr	r3, [sp, #16]
 800eb1c:	2201      	movs	r2, #1
 800eb1e:	e7c6      	b.n	800eaae <_dtoa_r+0x8c6>
 800eb20:	f000 fc5a 	bl	800f3d8 <__multadd>
 800eb24:	464f      	mov	r7, r9
 800eb26:	4606      	mov	r6, r0
 800eb28:	4680      	mov	r8, r0
 800eb2a:	e79a      	b.n	800ea62 <_dtoa_r+0x87a>
 800eb2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800eb2e:	2b02      	cmp	r3, #2
 800eb30:	dc79      	bgt.n	800ec26 <_dtoa_r+0xa3e>
 800eb32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d180      	bne.n	800ea3a <_dtoa_r+0x852>
 800eb38:	9b07      	ldr	r3, [sp, #28]
 800eb3a:	4651      	mov	r1, sl
 800eb3c:	3301      	adds	r3, #1
 800eb3e:	4628      	mov	r0, r5
 800eb40:	9307      	str	r3, [sp, #28]
 800eb42:	f7ff fabd 	bl	800e0c0 <quorem>
 800eb46:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800eb4a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800eb4e:	f80b 3b01 	strb.w	r3, [fp], #1
 800eb52:	2700      	movs	r7, #0
 800eb54:	e6d0      	b.n	800e8f8 <_dtoa_r+0x710>
 800eb56:	4651      	mov	r1, sl
 800eb58:	4628      	mov	r0, r5
 800eb5a:	f000 fe91 	bl	800f880 <__mcmp>
 800eb5e:	2800      	cmp	r0, #0
 800eb60:	f6bf ae9d 	bge.w	800e89e <_dtoa_r+0x6b6>
 800eb64:	4629      	mov	r1, r5
 800eb66:	2300      	movs	r3, #0
 800eb68:	220a      	movs	r2, #10
 800eb6a:	4620      	mov	r0, r4
 800eb6c:	f000 fc34 	bl	800f3d8 <__multadd>
 800eb70:	9b07      	ldr	r3, [sp, #28]
 800eb72:	f103 38ff 	add.w	r8, r3, #4294967295
 800eb76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb78:	4605      	mov	r5, r0
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	f47f af50 	bne.w	800ea20 <_dtoa_r+0x838>
 800eb80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	f340 8243 	ble.w	800f00e <_dtoa_r+0xe26>
 800eb88:	9308      	str	r3, [sp, #32]
 800eb8a:	e693      	b.n	800e8b4 <_dtoa_r+0x6cc>
 800eb8c:	4bb6      	ldr	r3, [pc, #728]	; (800ee68 <_dtoa_r+0xc80>)
 800eb8e:	9303      	str	r3, [sp, #12]
 800eb90:	3303      	adds	r3, #3
 800eb92:	e408      	b.n	800e3a6 <_dtoa_r+0x1be>
 800eb94:	201c      	movs	r0, #28
 800eb96:	e719      	b.n	800e9cc <_dtoa_r+0x7e4>
 800eb98:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800eb9c:	2900      	cmp	r1, #0
 800eb9e:	f47f ae54 	bne.w	800e84a <_dtoa_r+0x662>
 800eba2:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	f47f ae4f 	bne.w	800e84a <_dtoa_r+0x662>
 800ebac:	4baf      	ldr	r3, [pc, #700]	; (800ee6c <_dtoa_r+0xc84>)
 800ebae:	4013      	ands	r3, r2
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	f000 820b 	beq.w	800efcc <_dtoa_r+0xde4>
 800ebb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebb8:	3301      	adds	r3, #1
 800ebba:	9309      	str	r3, [sp, #36]	; 0x24
 800ebbc:	9b06      	ldr	r3, [sp, #24]
 800ebbe:	3301      	adds	r3, #1
 800ebc0:	9306      	str	r3, [sp, #24]
 800ebc2:	f04f 0901 	mov.w	r9, #1
 800ebc6:	e642      	b.n	800e84e <_dtoa_r+0x666>
 800ebc8:	2301      	movs	r3, #1
 800ebca:	930c      	str	r3, [sp, #48]	; 0x30
 800ebcc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ebce:	9a07      	ldr	r2, [sp, #28]
 800ebd0:	4413      	add	r3, r2
 800ebd2:	9312      	str	r3, [sp, #72]	; 0x48
 800ebd4:	3301      	adds	r3, #1
 800ebd6:	2b01      	cmp	r3, #1
 800ebd8:	461f      	mov	r7, r3
 800ebda:	9308      	str	r3, [sp, #32]
 800ebdc:	bfb8      	it	lt
 800ebde:	2701      	movlt	r7, #1
 800ebe0:	2100      	movs	r1, #0
 800ebe2:	2f17      	cmp	r7, #23
 800ebe4:	63e1      	str	r1, [r4, #60]	; 0x3c
 800ebe6:	f77f ac2f 	ble.w	800e448 <_dtoa_r+0x260>
 800ebea:	2201      	movs	r2, #1
 800ebec:	2304      	movs	r3, #4
 800ebee:	005b      	lsls	r3, r3, #1
 800ebf0:	f103 0014 	add.w	r0, r3, #20
 800ebf4:	42b8      	cmp	r0, r7
 800ebf6:	4611      	mov	r1, r2
 800ebf8:	f102 0201 	add.w	r2, r2, #1
 800ebfc:	d9f7      	bls.n	800ebee <_dtoa_r+0xa06>
 800ebfe:	63e1      	str	r1, [r4, #60]	; 0x3c
 800ec00:	e422      	b.n	800e448 <_dtoa_r+0x260>
 800ec02:	2301      	movs	r3, #1
 800ec04:	930c      	str	r3, [sp, #48]	; 0x30
 800ec06:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	dd59      	ble.n	800ecc0 <_dtoa_r+0xad8>
 800ec0c:	9312      	str	r3, [sp, #72]	; 0x48
 800ec0e:	9308      	str	r3, [sp, #32]
 800ec10:	461f      	mov	r7, r3
 800ec12:	e7e5      	b.n	800ebe0 <_dtoa_r+0x9f8>
 800ec14:	2300      	movs	r3, #0
 800ec16:	930c      	str	r3, [sp, #48]	; 0x30
 800ec18:	e7d8      	b.n	800ebcc <_dtoa_r+0x9e4>
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	930c      	str	r3, [sp, #48]	; 0x30
 800ec1e:	e7f2      	b.n	800ec06 <_dtoa_r+0xa1e>
 800ec20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ec22:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800ec26:	9b08      	ldr	r3, [sp, #32]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	f47f ad54 	bne.w	800e6d6 <_dtoa_r+0x4ee>
 800ec2e:	4651      	mov	r1, sl
 800ec30:	2205      	movs	r2, #5
 800ec32:	4620      	mov	r0, r4
 800ec34:	f000 fbd0 	bl	800f3d8 <__multadd>
 800ec38:	4601      	mov	r1, r0
 800ec3a:	4682      	mov	sl, r0
 800ec3c:	4628      	mov	r0, r5
 800ec3e:	f000 fe1f 	bl	800f880 <__mcmp>
 800ec42:	2800      	cmp	r0, #0
 800ec44:	f77f ad47 	ble.w	800e6d6 <_dtoa_r+0x4ee>
 800ec48:	9b03      	ldr	r3, [sp, #12]
 800ec4a:	9f07      	ldr	r7, [sp, #28]
 800ec4c:	2231      	movs	r2, #49	; 0x31
 800ec4e:	4698      	mov	r8, r3
 800ec50:	f803 2b01 	strb.w	r2, [r3], #1
 800ec54:	3701      	adds	r7, #1
 800ec56:	9303      	str	r3, [sp, #12]
 800ec58:	4651      	mov	r1, sl
 800ec5a:	4620      	mov	r0, r4
 800ec5c:	f000 fbb2 	bl	800f3c4 <_Bfree>
 800ec60:	1c7b      	adds	r3, r7, #1
 800ec62:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800ec66:	9307      	str	r3, [sp, #28]
 800ec68:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec6c:	2e00      	cmp	r6, #0
 800ec6e:	f47f ae6e 	bne.w	800e94e <_dtoa_r+0x766>
 800ec72:	e670      	b.n	800e956 <_dtoa_r+0x76e>
 800ec74:	4631      	mov	r1, r6
 800ec76:	463a      	mov	r2, r7
 800ec78:	4620      	mov	r0, r4
 800ec7a:	f000 fd89 	bl	800f790 <__lshift>
 800ec7e:	4606      	mov	r6, r0
 800ec80:	e6de      	b.n	800ea40 <_dtoa_r+0x858>
 800ec82:	eba3 0808 	sub.w	r8, r3, r8
 800ec86:	e5a6      	b.n	800e7d6 <_dtoa_r+0x5ee>
 800ec88:	4631      	mov	r1, r6
 800ec8a:	4642      	mov	r2, r8
 800ec8c:	4620      	mov	r0, r4
 800ec8e:	f000 fd1f 	bl	800f6d0 <__pow5mult>
 800ec92:	462a      	mov	r2, r5
 800ec94:	4601      	mov	r1, r0
 800ec96:	4606      	mov	r6, r0
 800ec98:	4620      	mov	r0, r4
 800ec9a:	f000 fc6b 	bl	800f574 <__multiply>
 800ec9e:	4629      	mov	r1, r5
 800eca0:	4605      	mov	r5, r0
 800eca2:	4620      	mov	r0, r4
 800eca4:	f000 fb8e 	bl	800f3c4 <_Bfree>
 800eca8:	e5bd      	b.n	800e826 <_dtoa_r+0x63e>
 800ecaa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ecae:	f04f 0a02 	mov.w	sl, #2
 800ecb2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800ecb6:	f7ff bbf4 	b.w	800e4a2 <_dtoa_r+0x2ba>
 800ecba:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800ecbe:	e685      	b.n	800e9cc <_dtoa_r+0x7e4>
 800ecc0:	2301      	movs	r3, #1
 800ecc2:	9323      	str	r3, [sp, #140]	; 0x8c
 800ecc4:	9308      	str	r3, [sp, #32]
 800ecc6:	f7ff bbbb 	b.w	800e440 <_dtoa_r+0x258>
 800ecca:	d103      	bne.n	800ecd4 <_dtoa_r+0xaec>
 800eccc:	9b04      	ldr	r3, [sp, #16]
 800ecce:	07db      	lsls	r3, r3, #31
 800ecd0:	f53f ae1f 	bmi.w	800e912 <_dtoa_r+0x72a>
 800ecd4:	46d9      	mov	r9, fp
 800ecd6:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800ecda:	2b30      	cmp	r3, #48	; 0x30
 800ecdc:	d0fa      	beq.n	800ecd4 <_dtoa_r+0xaec>
 800ecde:	e62a      	b.n	800e936 <_dtoa_r+0x74e>
 800ece0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ece2:	2a00      	cmp	r2, #0
 800ece4:	f000 812d 	beq.w	800ef42 <_dtoa_r+0xd5a>
 800ece8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ecec:	9a06      	ldr	r2, [sp, #24]
 800ecee:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800ecf2:	441a      	add	r2, r3
 800ecf4:	9206      	str	r2, [sp, #24]
 800ecf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ecf8:	4617      	mov	r7, r2
 800ecfa:	441a      	add	r2, r3
 800ecfc:	9209      	str	r2, [sp, #36]	; 0x24
 800ecfe:	e575      	b.n	800e7ec <_dtoa_r+0x604>
 800ed00:	9b07      	ldr	r3, [sp, #28]
 800ed02:	9a03      	ldr	r2, [sp, #12]
 800ed04:	3301      	adds	r3, #1
 800ed06:	9307      	str	r3, [sp, #28]
 800ed08:	2331      	movs	r3, #49	; 0x31
 800ed0a:	7013      	strb	r3, [r2, #0]
 800ed0c:	e613      	b.n	800e936 <_dtoa_r+0x74e>
 800ed0e:	f04f 0a00 	mov.w	sl, #0
 800ed12:	4656      	mov	r6, sl
 800ed14:	e4df      	b.n	800e6d6 <_dtoa_r+0x4ee>
 800ed16:	900e      	str	r0, [sp, #56]	; 0x38
 800ed18:	e638      	b.n	800e98c <_dtoa_r+0x7a4>
 800ed1a:	f000 813d 	beq.w	800ef98 <_dtoa_r+0xdb0>
 800ed1e:	9a07      	ldr	r2, [sp, #28]
 800ed20:	4b53      	ldr	r3, [pc, #332]	; (800ee70 <_dtoa_r+0xc88>)
 800ed22:	4256      	negs	r6, r2
 800ed24:	f006 020f 	and.w	r2, r6, #15
 800ed28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ed34:	f7f1 feae 	bl	8000a94 <__aeabi_dmul>
 800ed38:	1136      	asrs	r6, r6, #4
 800ed3a:	4680      	mov	r8, r0
 800ed3c:	4689      	mov	r9, r1
 800ed3e:	f000 8178 	beq.w	800f032 <_dtoa_r+0xe4a>
 800ed42:	4f4c      	ldr	r7, [pc, #304]	; (800ee74 <_dtoa_r+0xc8c>)
 800ed44:	2300      	movs	r3, #0
 800ed46:	f04f 0a02 	mov.w	sl, #2
 800ed4a:	07f2      	lsls	r2, r6, #31
 800ed4c:	d506      	bpl.n	800ed5c <_dtoa_r+0xb74>
 800ed4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed52:	f7f1 fe9f 	bl	8000a94 <__aeabi_dmul>
 800ed56:	f10a 0a01 	add.w	sl, sl, #1
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	1076      	asrs	r6, r6, #1
 800ed5e:	f107 0708 	add.w	r7, r7, #8
 800ed62:	d1f2      	bne.n	800ed4a <_dtoa_r+0xb62>
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	f43f abbb 	beq.w	800e4e0 <_dtoa_r+0x2f8>
 800ed6a:	4680      	mov	r8, r0
 800ed6c:	4689      	mov	r9, r1
 800ed6e:	f7ff bbb7 	b.w	800e4e0 <_dtoa_r+0x2f8>
 800ed72:	9b04      	ldr	r3, [sp, #16]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	f47f ae42 	bne.w	800e9fe <_dtoa_r+0x816>
 800ed7a:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800ed7e:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	f43f af12 	beq.w	800ebac <_dtoa_r+0x9c4>
 800ed88:	e639      	b.n	800e9fe <_dtoa_r+0x816>
 800ed8a:	4629      	mov	r1, r5
 800ed8c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ed8e:	4620      	mov	r0, r4
 800ed90:	f000 fc9e 	bl	800f6d0 <__pow5mult>
 800ed94:	4605      	mov	r5, r0
 800ed96:	e54b      	b.n	800e830 <_dtoa_r+0x648>
 800ed98:	2a00      	cmp	r2, #0
 800ed9a:	dd12      	ble.n	800edc2 <_dtoa_r+0xbda>
 800ed9c:	4629      	mov	r1, r5
 800ed9e:	2201      	movs	r2, #1
 800eda0:	4620      	mov	r0, r4
 800eda2:	9304      	str	r3, [sp, #16]
 800eda4:	f000 fcf4 	bl	800f790 <__lshift>
 800eda8:	4651      	mov	r1, sl
 800edaa:	4605      	mov	r5, r0
 800edac:	f000 fd68 	bl	800f880 <__mcmp>
 800edb0:	2800      	cmp	r0, #0
 800edb2:	9b04      	ldr	r3, [sp, #16]
 800edb4:	f340 8118 	ble.w	800efe8 <_dtoa_r+0xe00>
 800edb8:	2b39      	cmp	r3, #57	; 0x39
 800edba:	f000 80f9 	beq.w	800efb0 <_dtoa_r+0xdc8>
 800edbe:	f10b 0331 	add.w	r3, fp, #49	; 0x31
 800edc2:	46b9      	mov	r9, r7
 800edc4:	f809 3b01 	strb.w	r3, [r9], #1
 800edc8:	9b07      	ldr	r3, [sp, #28]
 800edca:	3301      	adds	r3, #1
 800edcc:	4637      	mov	r7, r6
 800edce:	9307      	str	r3, [sp, #28]
 800edd0:	4646      	mov	r6, r8
 800edd2:	e5b0      	b.n	800e936 <_dtoa_r+0x74e>
 800edd4:	9509      	str	r5, [sp, #36]	; 0x24
 800edd6:	9c06      	ldr	r4, [sp, #24]
 800edd8:	9d04      	ldr	r5, [sp, #16]
 800edda:	4602      	mov	r2, r0
 800eddc:	460b      	mov	r3, r1
 800edde:	f7f1 fca3 	bl	8000728 <__adddf3>
 800ede2:	4652      	mov	r2, sl
 800ede4:	465b      	mov	r3, fp
 800ede6:	4680      	mov	r8, r0
 800ede8:	4689      	mov	r9, r1
 800edea:	f7f2 f8e3 	bl	8000fb4 <__aeabi_dcmpgt>
 800edee:	b960      	cbnz	r0, 800ee0a <_dtoa_r+0xc22>
 800edf0:	4652      	mov	r2, sl
 800edf2:	465b      	mov	r3, fp
 800edf4:	4640      	mov	r0, r8
 800edf6:	4649      	mov	r1, r9
 800edf8:	f7f2 f8b4 	bl	8000f64 <__aeabi_dcmpeq>
 800edfc:	2800      	cmp	r0, #0
 800edfe:	f43f acce 	beq.w	800e79e <_dtoa_r+0x5b6>
 800ee02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee04:	07d9      	lsls	r1, r3, #31
 800ee06:	f57f acca 	bpl.w	800e79e <_dtoa_r+0x5b6>
 800ee0a:	9a03      	ldr	r2, [sp, #12]
 800ee0c:	e404      	b.n	800e618 <_dtoa_r+0x430>
 800ee0e:	6871      	ldr	r1, [r6, #4]
 800ee10:	4620      	mov	r0, r4
 800ee12:	f000 fab1 	bl	800f378 <_Balloc>
 800ee16:	4607      	mov	r7, r0
 800ee18:	2800      	cmp	r0, #0
 800ee1a:	f000 810e 	beq.w	800f03a <_dtoa_r+0xe52>
 800ee1e:	6933      	ldr	r3, [r6, #16]
 800ee20:	3302      	adds	r3, #2
 800ee22:	009a      	lsls	r2, r3, #2
 800ee24:	f106 010c 	add.w	r1, r6, #12
 800ee28:	300c      	adds	r0, #12
 800ee2a:	f7f1 fb09 	bl	8000440 <memcpy>
 800ee2e:	4639      	mov	r1, r7
 800ee30:	2201      	movs	r2, #1
 800ee32:	4620      	mov	r0, r4
 800ee34:	f000 fcac 	bl	800f790 <__lshift>
 800ee38:	4680      	mov	r8, r0
 800ee3a:	e606      	b.n	800ea4a <_dtoa_r+0x862>
 800ee3c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ee40:	1a9f      	subs	r7, r3, r2
 800ee42:	e4d3      	b.n	800e7ec <_dtoa_r+0x604>
 800ee44:	2b39      	cmp	r3, #57	; 0x39
 800ee46:	f000 80b3 	beq.w	800efb0 <_dtoa_r+0xdc8>
 800ee4a:	46b9      	mov	r9, r7
 800ee4c:	3301      	adds	r3, #1
 800ee4e:	e7b9      	b.n	800edc4 <_dtoa_r+0xbdc>
 800ee50:	9a07      	ldr	r2, [sp, #28]
 800ee52:	3201      	adds	r2, #1
 800ee54:	4637      	mov	r7, r6
 800ee56:	9207      	str	r2, [sp, #28]
 800ee58:	4646      	mov	r6, r8
 800ee5a:	e54d      	b.n	800e8f8 <_dtoa_r+0x710>
 800ee5c:	4629      	mov	r1, r5
 800ee5e:	4620      	mov	r0, r4
 800ee60:	f000 fc36 	bl	800f6d0 <__pow5mult>
 800ee64:	4605      	mov	r5, r0
 800ee66:	e4e3      	b.n	800e830 <_dtoa_r+0x648>
 800ee68:	0801289c 	.word	0x0801289c
 800ee6c:	7ff00000 	.word	0x7ff00000
 800ee70:	08012998 	.word	0x08012998
 800ee74:	08012970 	.word	0x08012970
 800ee78:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800ee7c:	4981      	ldr	r1, [pc, #516]	; (800f084 <_dtoa_r+0xe9c>)
 800ee7e:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ee82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ee86:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 800ee8a:	f7f1 fe03 	bl	8000a94 <__aeabi_dmul>
 800ee8e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ee92:	4649      	mov	r1, r9
 800ee94:	4640      	mov	r0, r8
 800ee96:	f7f2 f8ad 	bl	8000ff4 <__aeabi_d2iz>
 800ee9a:	4606      	mov	r6, r0
 800ee9c:	f7f1 fd90 	bl	80009c0 <__aeabi_i2d>
 800eea0:	460b      	mov	r3, r1
 800eea2:	4602      	mov	r2, r0
 800eea4:	4649      	mov	r1, r9
 800eea6:	4640      	mov	r0, r8
 800eea8:	f7f1 fc3c 	bl	8000724 <__aeabi_dsub>
 800eeac:	9f03      	ldr	r7, [sp, #12]
 800eeae:	4653      	mov	r3, sl
 800eeb0:	3630      	adds	r6, #48	; 0x30
 800eeb2:	2b01      	cmp	r3, #1
 800eeb4:	f807 6b01 	strb.w	r6, [r7], #1
 800eeb8:	4680      	mov	r8, r0
 800eeba:	4689      	mov	r9, r1
 800eebc:	f000 80b7 	beq.w	800f02e <_dtoa_r+0xe46>
 800eec0:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800eec2:	9b03      	ldr	r3, [sp, #12]
 800eec4:	441e      	add	r6, r3
 800eec6:	4b70      	ldr	r3, [pc, #448]	; (800f088 <_dtoa_r+0xea0>)
 800eec8:	2200      	movs	r2, #0
 800eeca:	4640      	mov	r0, r8
 800eecc:	4649      	mov	r1, r9
 800eece:	f7f1 fde1 	bl	8000a94 <__aeabi_dmul>
 800eed2:	4689      	mov	r9, r1
 800eed4:	4680      	mov	r8, r0
 800eed6:	f7f2 f88d 	bl	8000ff4 <__aeabi_d2iz>
 800eeda:	4682      	mov	sl, r0
 800eedc:	f7f1 fd70 	bl	80009c0 <__aeabi_i2d>
 800eee0:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 800eee4:	4602      	mov	r2, r0
 800eee6:	460b      	mov	r3, r1
 800eee8:	4640      	mov	r0, r8
 800eeea:	4649      	mov	r1, r9
 800eeec:	f7f1 fc1a 	bl	8000724 <__aeabi_dsub>
 800eef0:	f807 ab01 	strb.w	sl, [r7], #1
 800eef4:	42be      	cmp	r6, r7
 800eef6:	4680      	mov	r8, r0
 800eef8:	4689      	mov	r9, r1
 800eefa:	d1e4      	bne.n	800eec6 <_dtoa_r+0xcde>
 800eefc:	4b63      	ldr	r3, [pc, #396]	; (800f08c <_dtoa_r+0xea4>)
 800eefe:	2200      	movs	r2, #0
 800ef00:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ef04:	f7f1 fc10 	bl	8000728 <__adddf3>
 800ef08:	4642      	mov	r2, r8
 800ef0a:	464b      	mov	r3, r9
 800ef0c:	f7f2 f834 	bl	8000f78 <__aeabi_dcmplt>
 800ef10:	2800      	cmp	r0, #0
 800ef12:	d164      	bne.n	800efde <_dtoa_r+0xdf6>
 800ef14:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ef18:	495c      	ldr	r1, [pc, #368]	; (800f08c <_dtoa_r+0xea4>)
 800ef1a:	2000      	movs	r0, #0
 800ef1c:	f7f1 fc02 	bl	8000724 <__aeabi_dsub>
 800ef20:	4642      	mov	r2, r8
 800ef22:	464b      	mov	r3, r9
 800ef24:	f7f2 f846 	bl	8000fb4 <__aeabi_dcmpgt>
 800ef28:	2800      	cmp	r0, #0
 800ef2a:	f43f abad 	beq.w	800e688 <_dtoa_r+0x4a0>
 800ef2e:	46b1      	mov	r9, r6
 800ef30:	3e01      	subs	r6, #1
 800ef32:	f819 3c01 	ldrb.w	r3, [r9, #-1]
 800ef36:	2b30      	cmp	r3, #48	; 0x30
 800ef38:	d0f9      	beq.n	800ef2e <_dtoa_r+0xd46>
 800ef3a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ef3c:	3301      	adds	r3, #1
 800ef3e:	9307      	str	r3, [sp, #28]
 800ef40:	e509      	b.n	800e956 <_dtoa_r+0x76e>
 800ef42:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ef44:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ef48:	e6d0      	b.n	800ecec <_dtoa_r+0xb04>
 800ef4a:	9b08      	ldr	r3, [sp, #32]
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	f43f ab6f 	beq.w	800e630 <_dtoa_r+0x448>
 800ef52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	f77f ab97 	ble.w	800e688 <_dtoa_r+0x4a0>
 800ef5a:	9a07      	ldr	r2, [sp, #28]
 800ef5c:	3a01      	subs	r2, #1
 800ef5e:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
 800ef62:	4640      	mov	r0, r8
 800ef64:	4b48      	ldr	r3, [pc, #288]	; (800f088 <_dtoa_r+0xea0>)
 800ef66:	2200      	movs	r2, #0
 800ef68:	4649      	mov	r1, r9
 800ef6a:	f7f1 fd93 	bl	8000a94 <__aeabi_dmul>
 800ef6e:	4680      	mov	r8, r0
 800ef70:	4689      	mov	r9, r1
 800ef72:	f10a 0001 	add.w	r0, sl, #1
 800ef76:	f7f1 fd23 	bl	80009c0 <__aeabi_i2d>
 800ef7a:	4642      	mov	r2, r8
 800ef7c:	464b      	mov	r3, r9
 800ef7e:	f7f1 fd89 	bl	8000a94 <__aeabi_dmul>
 800ef82:	4b43      	ldr	r3, [pc, #268]	; (800f090 <_dtoa_r+0xea8>)
 800ef84:	2200      	movs	r2, #0
 800ef86:	f7f1 fbcf 	bl	8000728 <__adddf3>
 800ef8a:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ef8e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ef92:	9311      	str	r3, [sp, #68]	; 0x44
 800ef94:	f7ff bac7 	b.w	800e526 <_dtoa_r+0x33e>
 800ef98:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 800ef9c:	f04f 0a02 	mov.w	sl, #2
 800efa0:	f7ff ba9e 	b.w	800e4e0 <_dtoa_r+0x2f8>
 800efa4:	9b07      	ldr	r3, [sp, #28]
 800efa6:	3301      	adds	r3, #1
 800efa8:	9307      	str	r3, [sp, #28]
 800efaa:	2331      	movs	r3, #49	; 0x31
 800efac:	f7ff bb3b 	b.w	800e626 <_dtoa_r+0x43e>
 800efb0:	9b07      	ldr	r3, [sp, #28]
 800efb2:	46bb      	mov	fp, r7
 800efb4:	3301      	adds	r3, #1
 800efb6:	9307      	str	r3, [sp, #28]
 800efb8:	2339      	movs	r3, #57	; 0x39
 800efba:	4637      	mov	r7, r6
 800efbc:	f80b 3b01 	strb.w	r3, [fp], #1
 800efc0:	4646      	mov	r6, r8
 800efc2:	e4a8      	b.n	800e916 <_dtoa_r+0x72e>
 800efc4:	f04f 0a00 	mov.w	sl, #0
 800efc8:	4656      	mov	r6, sl
 800efca:	e63d      	b.n	800ec48 <_dtoa_r+0xa60>
 800efcc:	4699      	mov	r9, r3
 800efce:	e43e      	b.n	800e84e <_dtoa_r+0x666>
 800efd0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800efd2:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800efd4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800efd6:	3301      	adds	r3, #1
 800efd8:	9307      	str	r3, [sp, #28]
 800efda:	46b1      	mov	r9, r6
 800efdc:	e4bb      	b.n	800e956 <_dtoa_r+0x76e>
 800efde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800efe0:	9a03      	ldr	r2, [sp, #12]
 800efe2:	9307      	str	r3, [sp, #28]
 800efe4:	f7ff bb18 	b.w	800e618 <_dtoa_r+0x430>
 800efe8:	f47f aeeb 	bne.w	800edc2 <_dtoa_r+0xbda>
 800efec:	07da      	lsls	r2, r3, #31
 800efee:	f57f aee8 	bpl.w	800edc2 <_dtoa_r+0xbda>
 800eff2:	e6e1      	b.n	800edb8 <_dtoa_r+0xbd0>
 800eff4:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 800eff8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800effa:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800effc:	f7ff bb44 	b.w	800e688 <_dtoa_r+0x4a0>
 800f000:	2b39      	cmp	r3, #57	; 0x39
 800f002:	d0d5      	beq.n	800efb0 <_dtoa_r+0xdc8>
 800f004:	f1b9 0f00 	cmp.w	r9, #0
 800f008:	f73f aed9 	bgt.w	800edbe <_dtoa_r+0xbd6>
 800f00c:	e6d9      	b.n	800edc2 <_dtoa_r+0xbda>
 800f00e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f010:	2b02      	cmp	r3, #2
 800f012:	f73f ae05 	bgt.w	800ec20 <_dtoa_r+0xa38>
 800f016:	f8cd 801c 	str.w	r8, [sp, #28]
 800f01a:	e58d      	b.n	800eb38 <_dtoa_r+0x950>
 800f01c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f01e:	2b02      	cmp	r3, #2
 800f020:	f73f adfe 	bgt.w	800ec20 <_dtoa_r+0xa38>
 800f024:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f026:	f8cd 801c 	str.w	r8, [sp, #28]
 800f02a:	9308      	str	r3, [sp, #32]
 800f02c:	e505      	b.n	800ea3a <_dtoa_r+0x852>
 800f02e:	463e      	mov	r6, r7
 800f030:	e764      	b.n	800eefc <_dtoa_r+0xd14>
 800f032:	f04f 0a02 	mov.w	sl, #2
 800f036:	f7ff ba53 	b.w	800e4e0 <_dtoa_r+0x2f8>
 800f03a:	4b16      	ldr	r3, [pc, #88]	; (800f094 <_dtoa_r+0xeac>)
 800f03c:	4816      	ldr	r0, [pc, #88]	; (800f098 <_dtoa_r+0xeb0>)
 800f03e:	463a      	mov	r2, r7
 800f040:	f240 21ef 	movw	r1, #751	; 0x2ef
 800f044:	f000 ffa8 	bl	800ff98 <__assert_func>
 800f048:	2600      	movs	r6, #0
 800f04a:	63e6      	str	r6, [r4, #60]	; 0x3c
 800f04c:	4631      	mov	r1, r6
 800f04e:	4620      	mov	r0, r4
 800f050:	f000 f992 	bl	800f378 <_Balloc>
 800f054:	9003      	str	r0, [sp, #12]
 800f056:	b950      	cbnz	r0, 800f06e <_dtoa_r+0xe86>
 800f058:	4b0e      	ldr	r3, [pc, #56]	; (800f094 <_dtoa_r+0xeac>)
 800f05a:	480f      	ldr	r0, [pc, #60]	; (800f098 <_dtoa_r+0xeb0>)
 800f05c:	2200      	movs	r2, #0
 800f05e:	f240 11af 	movw	r1, #431	; 0x1af
 800f062:	f000 ff99 	bl	800ff98 <__assert_func>
 800f066:	4b0d      	ldr	r3, [pc, #52]	; (800f09c <_dtoa_r+0xeb4>)
 800f068:	9303      	str	r3, [sp, #12]
 800f06a:	f7ff b8f9 	b.w	800e260 <_dtoa_r+0x78>
 800f06e:	9b03      	ldr	r3, [sp, #12]
 800f070:	63a3      	str	r3, [r4, #56]	; 0x38
 800f072:	f04f 33ff 	mov.w	r3, #4294967295
 800f076:	9312      	str	r3, [sp, #72]	; 0x48
 800f078:	9308      	str	r3, [sp, #32]
 800f07a:	2301      	movs	r3, #1
 800f07c:	9623      	str	r6, [sp, #140]	; 0x8c
 800f07e:	930c      	str	r3, [sp, #48]	; 0x30
 800f080:	f7ff bb02 	b.w	800e688 <_dtoa_r+0x4a0>
 800f084:	08012998 	.word	0x08012998
 800f088:	40240000 	.word	0x40240000
 800f08c:	3fe00000 	.word	0x3fe00000
 800f090:	401c0000 	.word	0x401c0000
 800f094:	080128a0 	.word	0x080128a0
 800f098:	080128b4 	.word	0x080128b4
 800f09c:	08012890 	.word	0x08012890

0800f0a0 <_malloc_trim_r>:
 800f0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0a2:	4f24      	ldr	r7, [pc, #144]	; (800f134 <_malloc_trim_r+0x94>)
 800f0a4:	460c      	mov	r4, r1
 800f0a6:	4606      	mov	r6, r0
 800f0a8:	f7fd f886 	bl	800c1b8 <__malloc_lock>
 800f0ac:	68bb      	ldr	r3, [r7, #8]
 800f0ae:	685d      	ldr	r5, [r3, #4]
 800f0b0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 800f0b4:	310f      	adds	r1, #15
 800f0b6:	f025 0503 	bic.w	r5, r5, #3
 800f0ba:	194b      	adds	r3, r1, r5
 800f0bc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800f0c0:	f023 030f 	bic.w	r3, r3, #15
 800f0c4:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
 800f0c8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800f0cc:	db07      	blt.n	800f0de <_malloc_trim_r+0x3e>
 800f0ce:	2100      	movs	r1, #0
 800f0d0:	4630      	mov	r0, r6
 800f0d2:	f7fa f9a7 	bl	8009424 <_sbrk_r>
 800f0d6:	68bb      	ldr	r3, [r7, #8]
 800f0d8:	442b      	add	r3, r5
 800f0da:	4298      	cmp	r0, r3
 800f0dc:	d004      	beq.n	800f0e8 <_malloc_trim_r+0x48>
 800f0de:	4630      	mov	r0, r6
 800f0e0:	f7fd f870 	bl	800c1c4 <__malloc_unlock>
 800f0e4:	2000      	movs	r0, #0
 800f0e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0e8:	4261      	negs	r1, r4
 800f0ea:	4630      	mov	r0, r6
 800f0ec:	f7fa f99a 	bl	8009424 <_sbrk_r>
 800f0f0:	3001      	adds	r0, #1
 800f0f2:	d00d      	beq.n	800f110 <_malloc_trim_r+0x70>
 800f0f4:	4a10      	ldr	r2, [pc, #64]	; (800f138 <_malloc_trim_r+0x98>)
 800f0f6:	68bb      	ldr	r3, [r7, #8]
 800f0f8:	1b2d      	subs	r5, r5, r4
 800f0fa:	f045 0501 	orr.w	r5, r5, #1
 800f0fe:	605d      	str	r5, [r3, #4]
 800f100:	6813      	ldr	r3, [r2, #0]
 800f102:	4630      	mov	r0, r6
 800f104:	1b1b      	subs	r3, r3, r4
 800f106:	6013      	str	r3, [r2, #0]
 800f108:	f7fd f85c 	bl	800c1c4 <__malloc_unlock>
 800f10c:	2001      	movs	r0, #1
 800f10e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f110:	2100      	movs	r1, #0
 800f112:	4630      	mov	r0, r6
 800f114:	f7fa f986 	bl	8009424 <_sbrk_r>
 800f118:	68ba      	ldr	r2, [r7, #8]
 800f11a:	1a83      	subs	r3, r0, r2
 800f11c:	2b0f      	cmp	r3, #15
 800f11e:	ddde      	ble.n	800f0de <_malloc_trim_r+0x3e>
 800f120:	f043 0301 	orr.w	r3, r3, #1
 800f124:	6053      	str	r3, [r2, #4]
 800f126:	4b05      	ldr	r3, [pc, #20]	; (800f13c <_malloc_trim_r+0x9c>)
 800f128:	4903      	ldr	r1, [pc, #12]	; (800f138 <_malloc_trim_r+0x98>)
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	1ac0      	subs	r0, r0, r3
 800f12e:	6008      	str	r0, [r1, #0]
 800f130:	e7d5      	b.n	800f0de <_malloc_trim_r+0x3e>
 800f132:	bf00      	nop
 800f134:	2400012c 	.word	0x2400012c
 800f138:	24002598 	.word	0x24002598
 800f13c:	24000534 	.word	0x24000534

0800f140 <_free_r>:
 800f140:	2900      	cmp	r1, #0
 800f142:	d061      	beq.n	800f208 <_free_r+0xc8>
 800f144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f146:	460c      	mov	r4, r1
 800f148:	4606      	mov	r6, r0
 800f14a:	f7fd f835 	bl	800c1b8 <__malloc_lock>
 800f14e:	f854 2c04 	ldr.w	r2, [r4, #-4]
 800f152:	4f7b      	ldr	r7, [pc, #492]	; (800f340 <_free_r+0x200>)
 800f154:	f1a4 0508 	sub.w	r5, r4, #8
 800f158:	f022 0101 	bic.w	r1, r2, #1
 800f15c:	eb05 0c01 	add.w	ip, r5, r1
 800f160:	68b8      	ldr	r0, [r7, #8]
 800f162:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800f166:	4560      	cmp	r0, ip
 800f168:	f023 0303 	bic.w	r3, r3, #3
 800f16c:	f000 808b 	beq.w	800f286 <_free_r+0x146>
 800f170:	07d2      	lsls	r2, r2, #31
 800f172:	f8cc 3004 	str.w	r3, [ip, #4]
 800f176:	d432      	bmi.n	800f1de <_free_r+0x9e>
 800f178:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800f17c:	1aad      	subs	r5, r5, r2
 800f17e:	4411      	add	r1, r2
 800f180:	68aa      	ldr	r2, [r5, #8]
 800f182:	f107 0008 	add.w	r0, r7, #8
 800f186:	4282      	cmp	r2, r0
 800f188:	d06a      	beq.n	800f260 <_free_r+0x120>
 800f18a:	eb0c 0403 	add.w	r4, ip, r3
 800f18e:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800f192:	68ec      	ldr	r4, [r5, #12]
 800f194:	60d4      	str	r4, [r2, #12]
 800f196:	f01e 0f01 	tst.w	lr, #1
 800f19a:	60a2      	str	r2, [r4, #8]
 800f19c:	f000 8097 	beq.w	800f2ce <_free_r+0x18e>
 800f1a0:	f041 0301 	orr.w	r3, r1, #1
 800f1a4:	606b      	str	r3, [r5, #4]
 800f1a6:	f8cc 1000 	str.w	r1, [ip]
 800f1aa:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800f1ae:	d235      	bcs.n	800f21c <_free_r+0xdc>
 800f1b0:	6878      	ldr	r0, [r7, #4]
 800f1b2:	08cb      	lsrs	r3, r1, #3
 800f1b4:	2201      	movs	r2, #1
 800f1b6:	0949      	lsrs	r1, r1, #5
 800f1b8:	3301      	adds	r3, #1
 800f1ba:	408a      	lsls	r2, r1
 800f1bc:	4302      	orrs	r2, r0
 800f1be:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
 800f1c2:	607a      	str	r2, [r7, #4]
 800f1c4:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
 800f1c8:	3a08      	subs	r2, #8
 800f1ca:	e9c5 1202 	strd	r1, r2, [r5, #8]
 800f1ce:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 800f1d2:	60cd      	str	r5, [r1, #12]
 800f1d4:	4630      	mov	r0, r6
 800f1d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f1da:	f7fc bff3 	b.w	800c1c4 <__malloc_unlock>
 800f1de:	eb0c 0203 	add.w	r2, ip, r3
 800f1e2:	6852      	ldr	r2, [r2, #4]
 800f1e4:	07d0      	lsls	r0, r2, #31
 800f1e6:	d410      	bmi.n	800f20a <_free_r+0xca>
 800f1e8:	4419      	add	r1, r3
 800f1ea:	f107 0008 	add.w	r0, r7, #8
 800f1ee:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800f1f2:	4283      	cmp	r3, r0
 800f1f4:	d073      	beq.n	800f2de <_free_r+0x19e>
 800f1f6:	f8dc 200c 	ldr.w	r2, [ip, #12]
 800f1fa:	60da      	str	r2, [r3, #12]
 800f1fc:	6093      	str	r3, [r2, #8]
 800f1fe:	f041 0301 	orr.w	r3, r1, #1
 800f202:	606b      	str	r3, [r5, #4]
 800f204:	5069      	str	r1, [r5, r1]
 800f206:	e7d0      	b.n	800f1aa <_free_r+0x6a>
 800f208:	4770      	bx	lr
 800f20a:	f041 0301 	orr.w	r3, r1, #1
 800f20e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800f212:	f844 3c04 	str.w	r3, [r4, #-4]
 800f216:	f8cc 1000 	str.w	r1, [ip]
 800f21a:	d3c9      	bcc.n	800f1b0 <_free_r+0x70>
 800f21c:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
 800f220:	ea4f 2351 	mov.w	r3, r1, lsr #9
 800f224:	d248      	bcs.n	800f2b8 <_free_r+0x178>
 800f226:	098b      	lsrs	r3, r1, #6
 800f228:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800f22c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800f230:	00c3      	lsls	r3, r0, #3
 800f232:	18f8      	adds	r0, r7, r3
 800f234:	58fb      	ldr	r3, [r7, r3]
 800f236:	3808      	subs	r0, #8
 800f238:	4298      	cmp	r0, r3
 800f23a:	d059      	beq.n	800f2f0 <_free_r+0x1b0>
 800f23c:	685a      	ldr	r2, [r3, #4]
 800f23e:	f022 0203 	bic.w	r2, r2, #3
 800f242:	428a      	cmp	r2, r1
 800f244:	d902      	bls.n	800f24c <_free_r+0x10c>
 800f246:	689b      	ldr	r3, [r3, #8]
 800f248:	4298      	cmp	r0, r3
 800f24a:	d1f7      	bne.n	800f23c <_free_r+0xfc>
 800f24c:	68d8      	ldr	r0, [r3, #12]
 800f24e:	e9c5 3002 	strd	r3, r0, [r5, #8]
 800f252:	6085      	str	r5, [r0, #8]
 800f254:	60dd      	str	r5, [r3, #12]
 800f256:	4630      	mov	r0, r6
 800f258:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f25c:	f7fc bfb2 	b.w	800c1c4 <__malloc_unlock>
 800f260:	eb0c 0203 	add.w	r2, ip, r3
 800f264:	6852      	ldr	r2, [r2, #4]
 800f266:	07d2      	lsls	r2, r2, #31
 800f268:	d463      	bmi.n	800f332 <_free_r+0x1f2>
 800f26a:	440b      	add	r3, r1
 800f26c:	e9dc 1202 	ldrd	r1, r2, [ip, #8]
 800f270:	60ca      	str	r2, [r1, #12]
 800f272:	6091      	str	r1, [r2, #8]
 800f274:	f043 0201 	orr.w	r2, r3, #1
 800f278:	606a      	str	r2, [r5, #4]
 800f27a:	4630      	mov	r0, r6
 800f27c:	50eb      	str	r3, [r5, r3]
 800f27e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f282:	f7fc bf9f 	b.w	800c1c4 <__malloc_unlock>
 800f286:	440b      	add	r3, r1
 800f288:	07d1      	lsls	r1, r2, #31
 800f28a:	d407      	bmi.n	800f29c <_free_r+0x15c>
 800f28c:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800f290:	1aad      	subs	r5, r5, r2
 800f292:	4413      	add	r3, r2
 800f294:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
 800f298:	60ca      	str	r2, [r1, #12]
 800f29a:	6091      	str	r1, [r2, #8]
 800f29c:	f043 0201 	orr.w	r2, r3, #1
 800f2a0:	606a      	str	r2, [r5, #4]
 800f2a2:	4a28      	ldr	r2, [pc, #160]	; (800f344 <_free_r+0x204>)
 800f2a4:	60bd      	str	r5, [r7, #8]
 800f2a6:	6812      	ldr	r2, [r2, #0]
 800f2a8:	429a      	cmp	r2, r3
 800f2aa:	d893      	bhi.n	800f1d4 <_free_r+0x94>
 800f2ac:	4b26      	ldr	r3, [pc, #152]	; (800f348 <_free_r+0x208>)
 800f2ae:	4630      	mov	r0, r6
 800f2b0:	6819      	ldr	r1, [r3, #0]
 800f2b2:	f7ff fef5 	bl	800f0a0 <_malloc_trim_r>
 800f2b6:	e78d      	b.n	800f1d4 <_free_r+0x94>
 800f2b8:	2b14      	cmp	r3, #20
 800f2ba:	d90a      	bls.n	800f2d2 <_free_r+0x192>
 800f2bc:	2b54      	cmp	r3, #84	; 0x54
 800f2be:	d81f      	bhi.n	800f300 <_free_r+0x1c0>
 800f2c0:	0b0b      	lsrs	r3, r1, #12
 800f2c2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800f2c6:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 800f2ca:	00c3      	lsls	r3, r0, #3
 800f2cc:	e7b1      	b.n	800f232 <_free_r+0xf2>
 800f2ce:	4419      	add	r1, r3
 800f2d0:	e78d      	b.n	800f1ee <_free_r+0xae>
 800f2d2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800f2d6:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 800f2da:	00c3      	lsls	r3, r0, #3
 800f2dc:	e7a9      	b.n	800f232 <_free_r+0xf2>
 800f2de:	f041 0301 	orr.w	r3, r1, #1
 800f2e2:	e9c7 5504 	strd	r5, r5, [r7, #16]
 800f2e6:	e9c5 0002 	strd	r0, r0, [r5, #8]
 800f2ea:	606b      	str	r3, [r5, #4]
 800f2ec:	5069      	str	r1, [r5, r1]
 800f2ee:	e771      	b.n	800f1d4 <_free_r+0x94>
 800f2f0:	6879      	ldr	r1, [r7, #4]
 800f2f2:	1092      	asrs	r2, r2, #2
 800f2f4:	2401      	movs	r4, #1
 800f2f6:	fa04 f202 	lsl.w	r2, r4, r2
 800f2fa:	430a      	orrs	r2, r1
 800f2fc:	607a      	str	r2, [r7, #4]
 800f2fe:	e7a6      	b.n	800f24e <_free_r+0x10e>
 800f300:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800f304:	d806      	bhi.n	800f314 <_free_r+0x1d4>
 800f306:	0bcb      	lsrs	r3, r1, #15
 800f308:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800f30c:	f103 0277 	add.w	r2, r3, #119	; 0x77
 800f310:	00c3      	lsls	r3, r0, #3
 800f312:	e78e      	b.n	800f232 <_free_r+0xf2>
 800f314:	f240 5254 	movw	r2, #1364	; 0x554
 800f318:	4293      	cmp	r3, r2
 800f31a:	d806      	bhi.n	800f32a <_free_r+0x1ea>
 800f31c:	0c8b      	lsrs	r3, r1, #18
 800f31e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800f322:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800f326:	00c3      	lsls	r3, r0, #3
 800f328:	e783      	b.n	800f232 <_free_r+0xf2>
 800f32a:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800f32e:	227e      	movs	r2, #126	; 0x7e
 800f330:	e77f      	b.n	800f232 <_free_r+0xf2>
 800f332:	f041 0301 	orr.w	r3, r1, #1
 800f336:	606b      	str	r3, [r5, #4]
 800f338:	f8cc 1000 	str.w	r1, [ip]
 800f33c:	e74a      	b.n	800f1d4 <_free_r+0x94>
 800f33e:	bf00      	nop
 800f340:	2400012c 	.word	0x2400012c
 800f344:	24000538 	.word	0x24000538
 800f348:	240025c8 	.word	0x240025c8

0800f34c <__ascii_mbtowc>:
 800f34c:	b082      	sub	sp, #8
 800f34e:	b149      	cbz	r1, 800f364 <__ascii_mbtowc+0x18>
 800f350:	b15a      	cbz	r2, 800f36a <__ascii_mbtowc+0x1e>
 800f352:	b16b      	cbz	r3, 800f370 <__ascii_mbtowc+0x24>
 800f354:	7813      	ldrb	r3, [r2, #0]
 800f356:	600b      	str	r3, [r1, #0]
 800f358:	7812      	ldrb	r2, [r2, #0]
 800f35a:	1e10      	subs	r0, r2, #0
 800f35c:	bf18      	it	ne
 800f35e:	2001      	movne	r0, #1
 800f360:	b002      	add	sp, #8
 800f362:	4770      	bx	lr
 800f364:	a901      	add	r1, sp, #4
 800f366:	2a00      	cmp	r2, #0
 800f368:	d1f3      	bne.n	800f352 <__ascii_mbtowc+0x6>
 800f36a:	4610      	mov	r0, r2
 800f36c:	b002      	add	sp, #8
 800f36e:	4770      	bx	lr
 800f370:	f06f 0001 	mvn.w	r0, #1
 800f374:	e7f4      	b.n	800f360 <__ascii_mbtowc+0x14>
 800f376:	bf00      	nop

0800f378 <_Balloc>:
 800f378:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800f37a:	b570      	push	{r4, r5, r6, lr}
 800f37c:	4605      	mov	r5, r0
 800f37e:	460c      	mov	r4, r1
 800f380:	b14b      	cbz	r3, 800f396 <_Balloc+0x1e>
 800f382:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f386:	b180      	cbz	r0, 800f3aa <_Balloc+0x32>
 800f388:	6802      	ldr	r2, [r0, #0]
 800f38a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800f38e:	2300      	movs	r3, #0
 800f390:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f394:	bd70      	pop	{r4, r5, r6, pc}
 800f396:	2221      	movs	r2, #33	; 0x21
 800f398:	2104      	movs	r1, #4
 800f39a:	f000 fe1d 	bl	800ffd8 <_calloc_r>
 800f39e:	4603      	mov	r3, r0
 800f3a0:	6468      	str	r0, [r5, #68]	; 0x44
 800f3a2:	2800      	cmp	r0, #0
 800f3a4:	d1ed      	bne.n	800f382 <_Balloc+0xa>
 800f3a6:	2000      	movs	r0, #0
 800f3a8:	bd70      	pop	{r4, r5, r6, pc}
 800f3aa:	2101      	movs	r1, #1
 800f3ac:	fa01 f604 	lsl.w	r6, r1, r4
 800f3b0:	1d72      	adds	r2, r6, #5
 800f3b2:	0092      	lsls	r2, r2, #2
 800f3b4:	4628      	mov	r0, r5
 800f3b6:	f000 fe0f 	bl	800ffd8 <_calloc_r>
 800f3ba:	2800      	cmp	r0, #0
 800f3bc:	d0f3      	beq.n	800f3a6 <_Balloc+0x2e>
 800f3be:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800f3c2:	e7e4      	b.n	800f38e <_Balloc+0x16>

0800f3c4 <_Bfree>:
 800f3c4:	b131      	cbz	r1, 800f3d4 <_Bfree+0x10>
 800f3c6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800f3c8:	684a      	ldr	r2, [r1, #4]
 800f3ca:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f3ce:	6008      	str	r0, [r1, #0]
 800f3d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f3d4:	4770      	bx	lr
 800f3d6:	bf00      	nop

0800f3d8 <__multadd>:
 800f3d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3dc:	690d      	ldr	r5, [r1, #16]
 800f3de:	4607      	mov	r7, r0
 800f3e0:	460e      	mov	r6, r1
 800f3e2:	461c      	mov	r4, r3
 800f3e4:	f101 0e14 	add.w	lr, r1, #20
 800f3e8:	2000      	movs	r0, #0
 800f3ea:	f8de 1000 	ldr.w	r1, [lr]
 800f3ee:	b28b      	uxth	r3, r1
 800f3f0:	fb02 4303 	mla	r3, r2, r3, r4
 800f3f4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800f3f8:	0c09      	lsrs	r1, r1, #16
 800f3fa:	fb02 cc01 	mla	ip, r2, r1, ip
 800f3fe:	3001      	adds	r0, #1
 800f400:	b29b      	uxth	r3, r3
 800f402:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 800f406:	4285      	cmp	r5, r0
 800f408:	f84e 3b04 	str.w	r3, [lr], #4
 800f40c:	ea4f 441c 	mov.w	r4, ip, lsr #16
 800f410:	dceb      	bgt.n	800f3ea <__multadd+0x12>
 800f412:	b13c      	cbz	r4, 800f424 <__multadd+0x4c>
 800f414:	68b3      	ldr	r3, [r6, #8]
 800f416:	42ab      	cmp	r3, r5
 800f418:	dd07      	ble.n	800f42a <__multadd+0x52>
 800f41a:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800f41e:	3501      	adds	r5, #1
 800f420:	615c      	str	r4, [r3, #20]
 800f422:	6135      	str	r5, [r6, #16]
 800f424:	4630      	mov	r0, r6
 800f426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f42a:	6871      	ldr	r1, [r6, #4]
 800f42c:	4638      	mov	r0, r7
 800f42e:	3101      	adds	r1, #1
 800f430:	f7ff ffa2 	bl	800f378 <_Balloc>
 800f434:	4680      	mov	r8, r0
 800f436:	b1a8      	cbz	r0, 800f464 <__multadd+0x8c>
 800f438:	6932      	ldr	r2, [r6, #16]
 800f43a:	3202      	adds	r2, #2
 800f43c:	f106 010c 	add.w	r1, r6, #12
 800f440:	0092      	lsls	r2, r2, #2
 800f442:	300c      	adds	r0, #12
 800f444:	f7f0 fffc 	bl	8000440 <memcpy>
 800f448:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f44a:	6872      	ldr	r2, [r6, #4]
 800f44c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f450:	6031      	str	r1, [r6, #0]
 800f452:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800f456:	4646      	mov	r6, r8
 800f458:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800f45c:	3501      	adds	r5, #1
 800f45e:	615c      	str	r4, [r3, #20]
 800f460:	6135      	str	r5, [r6, #16]
 800f462:	e7df      	b.n	800f424 <__multadd+0x4c>
 800f464:	4b02      	ldr	r3, [pc, #8]	; (800f470 <__multadd+0x98>)
 800f466:	4803      	ldr	r0, [pc, #12]	; (800f474 <__multadd+0x9c>)
 800f468:	4642      	mov	r2, r8
 800f46a:	21ba      	movs	r1, #186	; 0xba
 800f46c:	f000 fd94 	bl	800ff98 <__assert_func>
 800f470:	080128a0 	.word	0x080128a0
 800f474:	08012910 	.word	0x08012910

0800f478 <__hi0bits>:
 800f478:	0c02      	lsrs	r2, r0, #16
 800f47a:	0412      	lsls	r2, r2, #16
 800f47c:	4603      	mov	r3, r0
 800f47e:	b9ca      	cbnz	r2, 800f4b4 <__hi0bits+0x3c>
 800f480:	0403      	lsls	r3, r0, #16
 800f482:	2010      	movs	r0, #16
 800f484:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f488:	bf04      	itt	eq
 800f48a:	021b      	lsleq	r3, r3, #8
 800f48c:	3008      	addeq	r0, #8
 800f48e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f492:	bf04      	itt	eq
 800f494:	011b      	lsleq	r3, r3, #4
 800f496:	3004      	addeq	r0, #4
 800f498:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f49c:	bf04      	itt	eq
 800f49e:	009b      	lsleq	r3, r3, #2
 800f4a0:	3002      	addeq	r0, #2
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	db05      	blt.n	800f4b2 <__hi0bits+0x3a>
 800f4a6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800f4aa:	f100 0001 	add.w	r0, r0, #1
 800f4ae:	bf08      	it	eq
 800f4b0:	2020      	moveq	r0, #32
 800f4b2:	4770      	bx	lr
 800f4b4:	2000      	movs	r0, #0
 800f4b6:	e7e5      	b.n	800f484 <__hi0bits+0xc>

0800f4b8 <__lo0bits>:
 800f4b8:	6803      	ldr	r3, [r0, #0]
 800f4ba:	f013 0207 	ands.w	r2, r3, #7
 800f4be:	4601      	mov	r1, r0
 800f4c0:	d007      	beq.n	800f4d2 <__lo0bits+0x1a>
 800f4c2:	07da      	lsls	r2, r3, #31
 800f4c4:	d41f      	bmi.n	800f506 <__lo0bits+0x4e>
 800f4c6:	0798      	lsls	r0, r3, #30
 800f4c8:	d521      	bpl.n	800f50e <__lo0bits+0x56>
 800f4ca:	085b      	lsrs	r3, r3, #1
 800f4cc:	600b      	str	r3, [r1, #0]
 800f4ce:	2001      	movs	r0, #1
 800f4d0:	4770      	bx	lr
 800f4d2:	b298      	uxth	r0, r3
 800f4d4:	b1a0      	cbz	r0, 800f500 <__lo0bits+0x48>
 800f4d6:	4610      	mov	r0, r2
 800f4d8:	b2da      	uxtb	r2, r3
 800f4da:	b90a      	cbnz	r2, 800f4e0 <__lo0bits+0x28>
 800f4dc:	3008      	adds	r0, #8
 800f4de:	0a1b      	lsrs	r3, r3, #8
 800f4e0:	071a      	lsls	r2, r3, #28
 800f4e2:	bf04      	itt	eq
 800f4e4:	091b      	lsreq	r3, r3, #4
 800f4e6:	3004      	addeq	r0, #4
 800f4e8:	079a      	lsls	r2, r3, #30
 800f4ea:	bf04      	itt	eq
 800f4ec:	089b      	lsreq	r3, r3, #2
 800f4ee:	3002      	addeq	r0, #2
 800f4f0:	07da      	lsls	r2, r3, #31
 800f4f2:	d403      	bmi.n	800f4fc <__lo0bits+0x44>
 800f4f4:	085b      	lsrs	r3, r3, #1
 800f4f6:	f100 0001 	add.w	r0, r0, #1
 800f4fa:	d006      	beq.n	800f50a <__lo0bits+0x52>
 800f4fc:	600b      	str	r3, [r1, #0]
 800f4fe:	4770      	bx	lr
 800f500:	0c1b      	lsrs	r3, r3, #16
 800f502:	2010      	movs	r0, #16
 800f504:	e7e8      	b.n	800f4d8 <__lo0bits+0x20>
 800f506:	2000      	movs	r0, #0
 800f508:	4770      	bx	lr
 800f50a:	2020      	movs	r0, #32
 800f50c:	4770      	bx	lr
 800f50e:	089b      	lsrs	r3, r3, #2
 800f510:	600b      	str	r3, [r1, #0]
 800f512:	2002      	movs	r0, #2
 800f514:	4770      	bx	lr
 800f516:	bf00      	nop

0800f518 <__i2b>:
 800f518:	b538      	push	{r3, r4, r5, lr}
 800f51a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800f51c:	4604      	mov	r4, r0
 800f51e:	460d      	mov	r5, r1
 800f520:	b14b      	cbz	r3, 800f536 <__i2b+0x1e>
 800f522:	6858      	ldr	r0, [r3, #4]
 800f524:	b1b0      	cbz	r0, 800f554 <__i2b+0x3c>
 800f526:	6802      	ldr	r2, [r0, #0]
 800f528:	605a      	str	r2, [r3, #4]
 800f52a:	2200      	movs	r2, #0
 800f52c:	2301      	movs	r3, #1
 800f52e:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f532:	60c2      	str	r2, [r0, #12]
 800f534:	bd38      	pop	{r3, r4, r5, pc}
 800f536:	2221      	movs	r2, #33	; 0x21
 800f538:	2104      	movs	r1, #4
 800f53a:	f000 fd4d 	bl	800ffd8 <_calloc_r>
 800f53e:	4603      	mov	r3, r0
 800f540:	6460      	str	r0, [r4, #68]	; 0x44
 800f542:	2800      	cmp	r0, #0
 800f544:	d1ed      	bne.n	800f522 <__i2b+0xa>
 800f546:	4b09      	ldr	r3, [pc, #36]	; (800f56c <__i2b+0x54>)
 800f548:	4809      	ldr	r0, [pc, #36]	; (800f570 <__i2b+0x58>)
 800f54a:	2200      	movs	r2, #0
 800f54c:	f240 1145 	movw	r1, #325	; 0x145
 800f550:	f000 fd22 	bl	800ff98 <__assert_func>
 800f554:	221c      	movs	r2, #28
 800f556:	2101      	movs	r1, #1
 800f558:	4620      	mov	r0, r4
 800f55a:	f000 fd3d 	bl	800ffd8 <_calloc_r>
 800f55e:	2800      	cmp	r0, #0
 800f560:	d0f1      	beq.n	800f546 <__i2b+0x2e>
 800f562:	2201      	movs	r2, #1
 800f564:	2302      	movs	r3, #2
 800f566:	e9c0 2301 	strd	r2, r3, [r0, #4]
 800f56a:	e7de      	b.n	800f52a <__i2b+0x12>
 800f56c:	080128a0 	.word	0x080128a0
 800f570:	08012910 	.word	0x08012910

0800f574 <__multiply>:
 800f574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f578:	690e      	ldr	r6, [r1, #16]
 800f57a:	6915      	ldr	r5, [r2, #16]
 800f57c:	42ae      	cmp	r6, r5
 800f57e:	b085      	sub	sp, #20
 800f580:	4688      	mov	r8, r1
 800f582:	4614      	mov	r4, r2
 800f584:	db05      	blt.n	800f592 <__multiply+0x1e>
 800f586:	462a      	mov	r2, r5
 800f588:	4623      	mov	r3, r4
 800f58a:	4635      	mov	r5, r6
 800f58c:	460c      	mov	r4, r1
 800f58e:	4616      	mov	r6, r2
 800f590:	4698      	mov	r8, r3
 800f592:	68a3      	ldr	r3, [r4, #8]
 800f594:	6861      	ldr	r1, [r4, #4]
 800f596:	19af      	adds	r7, r5, r6
 800f598:	42bb      	cmp	r3, r7
 800f59a:	bfb8      	it	lt
 800f59c:	3101      	addlt	r1, #1
 800f59e:	f7ff feeb 	bl	800f378 <_Balloc>
 800f5a2:	9001      	str	r0, [sp, #4]
 800f5a4:	2800      	cmp	r0, #0
 800f5a6:	f000 8087 	beq.w	800f6b8 <__multiply+0x144>
 800f5aa:	9b01      	ldr	r3, [sp, #4]
 800f5ac:	f103 0914 	add.w	r9, r3, #20
 800f5b0:	eb09 0a87 	add.w	sl, r9, r7, lsl #2
 800f5b4:	45d1      	cmp	r9, sl
 800f5b6:	d205      	bcs.n	800f5c4 <__multiply+0x50>
 800f5b8:	464b      	mov	r3, r9
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	f843 2b04 	str.w	r2, [r3], #4
 800f5c0:	459a      	cmp	sl, r3
 800f5c2:	d8fb      	bhi.n	800f5bc <__multiply+0x48>
 800f5c4:	f108 0814 	add.w	r8, r8, #20
 800f5c8:	eb08 0b86 	add.w	fp, r8, r6, lsl #2
 800f5cc:	f104 0314 	add.w	r3, r4, #20
 800f5d0:	45d8      	cmp	r8, fp
 800f5d2:	461a      	mov	r2, r3
 800f5d4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800f5d8:	d25f      	bcs.n	800f69a <__multiply+0x126>
 800f5da:	1b2b      	subs	r3, r5, r4
 800f5dc:	3b15      	subs	r3, #21
 800f5de:	f023 0303 	bic.w	r3, r3, #3
 800f5e2:	3304      	adds	r3, #4
 800f5e4:	3415      	adds	r4, #21
 800f5e6:	42a5      	cmp	r5, r4
 800f5e8:	bf38      	it	cc
 800f5ea:	2304      	movcc	r3, #4
 800f5ec:	e9cd a702 	strd	sl, r7, [sp, #8]
 800f5f0:	46ac      	mov	ip, r5
 800f5f2:	461f      	mov	r7, r3
 800f5f4:	4692      	mov	sl, r2
 800f5f6:	e005      	b.n	800f604 <__multiply+0x90>
 800f5f8:	0c09      	lsrs	r1, r1, #16
 800f5fa:	d129      	bne.n	800f650 <__multiply+0xdc>
 800f5fc:	45c3      	cmp	fp, r8
 800f5fe:	f109 0904 	add.w	r9, r9, #4
 800f602:	d948      	bls.n	800f696 <__multiply+0x122>
 800f604:	f858 1b04 	ldr.w	r1, [r8], #4
 800f608:	b28d      	uxth	r5, r1
 800f60a:	2d00      	cmp	r5, #0
 800f60c:	d0f4      	beq.n	800f5f8 <__multiply+0x84>
 800f60e:	4656      	mov	r6, sl
 800f610:	464c      	mov	r4, r9
 800f612:	2300      	movs	r3, #0
 800f614:	f856 1b04 	ldr.w	r1, [r6], #4
 800f618:	6822      	ldr	r2, [r4, #0]
 800f61a:	fa1f fe81 	uxth.w	lr, r1
 800f61e:	b290      	uxth	r0, r2
 800f620:	0c09      	lsrs	r1, r1, #16
 800f622:	fb05 000e 	mla	r0, r5, lr, r0
 800f626:	0c12      	lsrs	r2, r2, #16
 800f628:	4403      	add	r3, r0
 800f62a:	fb05 2201 	mla	r2, r5, r1, r2
 800f62e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f632:	b29b      	uxth	r3, r3
 800f634:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f638:	45b4      	cmp	ip, r6
 800f63a:	f844 3b04 	str.w	r3, [r4], #4
 800f63e:	ea4f 4312 	mov.w	r3, r2, lsr #16
 800f642:	d8e7      	bhi.n	800f614 <__multiply+0xa0>
 800f644:	f849 3007 	str.w	r3, [r9, r7]
 800f648:	f858 1c04 	ldr.w	r1, [r8, #-4]
 800f64c:	0c09      	lsrs	r1, r1, #16
 800f64e:	d0d5      	beq.n	800f5fc <__multiply+0x88>
 800f650:	f8d9 3000 	ldr.w	r3, [r9]
 800f654:	4650      	mov	r0, sl
 800f656:	461a      	mov	r2, r3
 800f658:	464c      	mov	r4, r9
 800f65a:	2600      	movs	r6, #0
 800f65c:	8805      	ldrh	r5, [r0, #0]
 800f65e:	0c12      	lsrs	r2, r2, #16
 800f660:	fb01 2205 	mla	r2, r1, r5, r2
 800f664:	4416      	add	r6, r2
 800f666:	b29b      	uxth	r3, r3
 800f668:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800f66c:	f844 3b04 	str.w	r3, [r4], #4
 800f670:	f850 5b04 	ldr.w	r5, [r0], #4
 800f674:	6822      	ldr	r2, [r4, #0]
 800f676:	0c2d      	lsrs	r5, r5, #16
 800f678:	b293      	uxth	r3, r2
 800f67a:	fb01 3305 	mla	r3, r1, r5, r3
 800f67e:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 800f682:	4584      	cmp	ip, r0
 800f684:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f688:	d8e8      	bhi.n	800f65c <__multiply+0xe8>
 800f68a:	45c3      	cmp	fp, r8
 800f68c:	f849 3007 	str.w	r3, [r9, r7]
 800f690:	f109 0904 	add.w	r9, r9, #4
 800f694:	d8b6      	bhi.n	800f604 <__multiply+0x90>
 800f696:	e9dd a702 	ldrd	sl, r7, [sp, #8]
 800f69a:	2f00      	cmp	r7, #0
 800f69c:	dc02      	bgt.n	800f6a4 <__multiply+0x130>
 800f69e:	e005      	b.n	800f6ac <__multiply+0x138>
 800f6a0:	3f01      	subs	r7, #1
 800f6a2:	d003      	beq.n	800f6ac <__multiply+0x138>
 800f6a4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d0f9      	beq.n	800f6a0 <__multiply+0x12c>
 800f6ac:	9b01      	ldr	r3, [sp, #4]
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	611f      	str	r7, [r3, #16]
 800f6b2:	b005      	add	sp, #20
 800f6b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6b8:	4b03      	ldr	r3, [pc, #12]	; (800f6c8 <__multiply+0x154>)
 800f6ba:	4804      	ldr	r0, [pc, #16]	; (800f6cc <__multiply+0x158>)
 800f6bc:	9a01      	ldr	r2, [sp, #4]
 800f6be:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800f6c2:	f000 fc69 	bl	800ff98 <__assert_func>
 800f6c6:	bf00      	nop
 800f6c8:	080128a0 	.word	0x080128a0
 800f6cc:	08012910 	.word	0x08012910

0800f6d0 <__pow5mult>:
 800f6d0:	f012 0303 	ands.w	r3, r2, #3
 800f6d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6d8:	4614      	mov	r4, r2
 800f6da:	4606      	mov	r6, r0
 800f6dc:	d132      	bne.n	800f744 <__pow5mult+0x74>
 800f6de:	460d      	mov	r5, r1
 800f6e0:	10a4      	asrs	r4, r4, #2
 800f6e2:	d020      	beq.n	800f726 <__pow5mult+0x56>
 800f6e4:	f8d6 8040 	ldr.w	r8, [r6, #64]	; 0x40
 800f6e8:	f1b8 0f00 	cmp.w	r8, #0
 800f6ec:	d033      	beq.n	800f756 <__pow5mult+0x86>
 800f6ee:	07e3      	lsls	r3, r4, #31
 800f6f0:	f04f 0700 	mov.w	r7, #0
 800f6f4:	d407      	bmi.n	800f706 <__pow5mult+0x36>
 800f6f6:	1064      	asrs	r4, r4, #1
 800f6f8:	d015      	beq.n	800f726 <__pow5mult+0x56>
 800f6fa:	f8d8 0000 	ldr.w	r0, [r8]
 800f6fe:	b1a8      	cbz	r0, 800f72c <__pow5mult+0x5c>
 800f700:	4680      	mov	r8, r0
 800f702:	07e3      	lsls	r3, r4, #31
 800f704:	d5f7      	bpl.n	800f6f6 <__pow5mult+0x26>
 800f706:	4642      	mov	r2, r8
 800f708:	4629      	mov	r1, r5
 800f70a:	4630      	mov	r0, r6
 800f70c:	f7ff ff32 	bl	800f574 <__multiply>
 800f710:	b1b5      	cbz	r5, 800f740 <__pow5mult+0x70>
 800f712:	6869      	ldr	r1, [r5, #4]
 800f714:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800f716:	1064      	asrs	r4, r4, #1
 800f718:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800f71c:	602a      	str	r2, [r5, #0]
 800f71e:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
 800f722:	4605      	mov	r5, r0
 800f724:	d1e9      	bne.n	800f6fa <__pow5mult+0x2a>
 800f726:	4628      	mov	r0, r5
 800f728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f72c:	4642      	mov	r2, r8
 800f72e:	4641      	mov	r1, r8
 800f730:	4630      	mov	r0, r6
 800f732:	f7ff ff1f 	bl	800f574 <__multiply>
 800f736:	f8c8 0000 	str.w	r0, [r8]
 800f73a:	6007      	str	r7, [r0, #0]
 800f73c:	4680      	mov	r8, r0
 800f73e:	e7e0      	b.n	800f702 <__pow5mult+0x32>
 800f740:	4605      	mov	r5, r0
 800f742:	e7d8      	b.n	800f6f6 <__pow5mult+0x26>
 800f744:	3b01      	subs	r3, #1
 800f746:	4a0f      	ldr	r2, [pc, #60]	; (800f784 <__pow5mult+0xb4>)
 800f748:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f74c:	2300      	movs	r3, #0
 800f74e:	f7ff fe43 	bl	800f3d8 <__multadd>
 800f752:	4605      	mov	r5, r0
 800f754:	e7c4      	b.n	800f6e0 <__pow5mult+0x10>
 800f756:	2101      	movs	r1, #1
 800f758:	4630      	mov	r0, r6
 800f75a:	f7ff fe0d 	bl	800f378 <_Balloc>
 800f75e:	4680      	mov	r8, r0
 800f760:	b140      	cbz	r0, 800f774 <__pow5mult+0xa4>
 800f762:	2301      	movs	r3, #1
 800f764:	f240 2271 	movw	r2, #625	; 0x271
 800f768:	e9c0 3204 	strd	r3, r2, [r0, #16]
 800f76c:	2300      	movs	r3, #0
 800f76e:	6430      	str	r0, [r6, #64]	; 0x40
 800f770:	6003      	str	r3, [r0, #0]
 800f772:	e7bc      	b.n	800f6ee <__pow5mult+0x1e>
 800f774:	4b04      	ldr	r3, [pc, #16]	; (800f788 <__pow5mult+0xb8>)
 800f776:	4805      	ldr	r0, [pc, #20]	; (800f78c <__pow5mult+0xbc>)
 800f778:	4642      	mov	r2, r8
 800f77a:	f240 1145 	movw	r1, #325	; 0x145
 800f77e:	f000 fc0b 	bl	800ff98 <__assert_func>
 800f782:	bf00      	nop
 800f784:	08012a60 	.word	0x08012a60
 800f788:	080128a0 	.word	0x080128a0
 800f78c:	08012910 	.word	0x08012910

0800f790 <__lshift>:
 800f790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f794:	460c      	mov	r4, r1
 800f796:	4690      	mov	r8, r2
 800f798:	6926      	ldr	r6, [r4, #16]
 800f79a:	68a3      	ldr	r3, [r4, #8]
 800f79c:	6849      	ldr	r1, [r1, #4]
 800f79e:	eb06 1662 	add.w	r6, r6, r2, asr #5
 800f7a2:	1c75      	adds	r5, r6, #1
 800f7a4:	429d      	cmp	r5, r3
 800f7a6:	4607      	mov	r7, r0
 800f7a8:	ea4f 1962 	mov.w	r9, r2, asr #5
 800f7ac:	dd04      	ble.n	800f7b8 <__lshift+0x28>
 800f7ae:	005b      	lsls	r3, r3, #1
 800f7b0:	429d      	cmp	r5, r3
 800f7b2:	f101 0101 	add.w	r1, r1, #1
 800f7b6:	dcfa      	bgt.n	800f7ae <__lshift+0x1e>
 800f7b8:	4638      	mov	r0, r7
 800f7ba:	f7ff fddd 	bl	800f378 <_Balloc>
 800f7be:	4684      	mov	ip, r0
 800f7c0:	2800      	cmp	r0, #0
 800f7c2:	d051      	beq.n	800f868 <__lshift+0xd8>
 800f7c4:	f1b9 0f00 	cmp.w	r9, #0
 800f7c8:	f100 0014 	add.w	r0, r0, #20
 800f7cc:	dd0e      	ble.n	800f7ec <__lshift+0x5c>
 800f7ce:	f109 0205 	add.w	r2, r9, #5
 800f7d2:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 800f7d6:	4603      	mov	r3, r0
 800f7d8:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
 800f7dc:	2100      	movs	r1, #0
 800f7de:	f843 1b04 	str.w	r1, [r3], #4
 800f7e2:	4293      	cmp	r3, r2
 800f7e4:	d1fb      	bne.n	800f7de <__lshift+0x4e>
 800f7e6:	f1ae 0314 	sub.w	r3, lr, #20
 800f7ea:	4418      	add	r0, r3
 800f7ec:	6921      	ldr	r1, [r4, #16]
 800f7ee:	f104 0314 	add.w	r3, r4, #20
 800f7f2:	f018 081f 	ands.w	r8, r8, #31
 800f7f6:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800f7fa:	d02d      	beq.n	800f858 <__lshift+0xc8>
 800f7fc:	f1c8 0920 	rsb	r9, r8, #32
 800f800:	4686      	mov	lr, r0
 800f802:	f04f 0a00 	mov.w	sl, #0
 800f806:	681a      	ldr	r2, [r3, #0]
 800f808:	fa02 f208 	lsl.w	r2, r2, r8
 800f80c:	ea42 020a 	orr.w	r2, r2, sl
 800f810:	f84e 2b04 	str.w	r2, [lr], #4
 800f814:	f853 2b04 	ldr.w	r2, [r3], #4
 800f818:	4299      	cmp	r1, r3
 800f81a:	fa22 fa09 	lsr.w	sl, r2, r9
 800f81e:	d8f2      	bhi.n	800f806 <__lshift+0x76>
 800f820:	1b0b      	subs	r3, r1, r4
 800f822:	3b15      	subs	r3, #21
 800f824:	f023 0303 	bic.w	r3, r3, #3
 800f828:	3304      	adds	r3, #4
 800f82a:	f104 0215 	add.w	r2, r4, #21
 800f82e:	4291      	cmp	r1, r2
 800f830:	bf38      	it	cc
 800f832:	2304      	movcc	r3, #4
 800f834:	f1ba 0f00 	cmp.w	sl, #0
 800f838:	bf18      	it	ne
 800f83a:	462e      	movne	r6, r5
 800f83c:	f840 a003 	str.w	sl, [r0, r3]
 800f840:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f842:	6862      	ldr	r2, [r4, #4]
 800f844:	f8cc 6010 	str.w	r6, [ip, #16]
 800f848:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f84c:	6021      	str	r1, [r4, #0]
 800f84e:	4660      	mov	r0, ip
 800f850:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f858:	3804      	subs	r0, #4
 800f85a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f85e:	f840 2f04 	str.w	r2, [r0, #4]!
 800f862:	4299      	cmp	r1, r3
 800f864:	d8f9      	bhi.n	800f85a <__lshift+0xca>
 800f866:	e7eb      	b.n	800f840 <__lshift+0xb0>
 800f868:	4b03      	ldr	r3, [pc, #12]	; (800f878 <__lshift+0xe8>)
 800f86a:	4804      	ldr	r0, [pc, #16]	; (800f87c <__lshift+0xec>)
 800f86c:	4662      	mov	r2, ip
 800f86e:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800f872:	f000 fb91 	bl	800ff98 <__assert_func>
 800f876:	bf00      	nop
 800f878:	080128a0 	.word	0x080128a0
 800f87c:	08012910 	.word	0x08012910

0800f880 <__mcmp>:
 800f880:	690b      	ldr	r3, [r1, #16]
 800f882:	4684      	mov	ip, r0
 800f884:	6900      	ldr	r0, [r0, #16]
 800f886:	1ac0      	subs	r0, r0, r3
 800f888:	d115      	bne.n	800f8b6 <__mcmp+0x36>
 800f88a:	f10c 0c14 	add.w	ip, ip, #20
 800f88e:	3114      	adds	r1, #20
 800f890:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
 800f894:	b410      	push	{r4}
 800f896:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800f89a:	e001      	b.n	800f8a0 <__mcmp+0x20>
 800f89c:	4594      	cmp	ip, r2
 800f89e:	d208      	bcs.n	800f8b2 <__mcmp+0x32>
 800f8a0:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800f8a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f8a8:	428c      	cmp	r4, r1
 800f8aa:	d0f7      	beq.n	800f89c <__mcmp+0x1c>
 800f8ac:	d204      	bcs.n	800f8b8 <__mcmp+0x38>
 800f8ae:	f04f 30ff 	mov.w	r0, #4294967295
 800f8b2:	bc10      	pop	{r4}
 800f8b4:	4770      	bx	lr
 800f8b6:	4770      	bx	lr
 800f8b8:	2001      	movs	r0, #1
 800f8ba:	bc10      	pop	{r4}
 800f8bc:	4770      	bx	lr
 800f8be:	bf00      	nop

0800f8c0 <__mdiff>:
 800f8c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8c4:	690f      	ldr	r7, [r1, #16]
 800f8c6:	6913      	ldr	r3, [r2, #16]
 800f8c8:	1aff      	subs	r7, r7, r3
 800f8ca:	2f00      	cmp	r7, #0
 800f8cc:	460e      	mov	r6, r1
 800f8ce:	4690      	mov	r8, r2
 800f8d0:	d17f      	bne.n	800f9d2 <__mdiff+0x112>
 800f8d2:	f101 0514 	add.w	r5, r1, #20
 800f8d6:	3214      	adds	r2, #20
 800f8d8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f8dc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800f8e0:	e001      	b.n	800f8e6 <__mdiff+0x26>
 800f8e2:	429d      	cmp	r5, r3
 800f8e4:	d278      	bcs.n	800f9d8 <__mdiff+0x118>
 800f8e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f8ea:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800f8ee:	42a1      	cmp	r1, r4
 800f8f0:	d0f7      	beq.n	800f8e2 <__mdiff+0x22>
 800f8f2:	d369      	bcc.n	800f9c8 <__mdiff+0x108>
 800f8f4:	6871      	ldr	r1, [r6, #4]
 800f8f6:	f7ff fd3f 	bl	800f378 <_Balloc>
 800f8fa:	4681      	mov	r9, r0
 800f8fc:	2800      	cmp	r0, #0
 800f8fe:	d077      	beq.n	800f9f0 <__mdiff+0x130>
 800f900:	6935      	ldr	r5, [r6, #16]
 800f902:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f906:	60c7      	str	r7, [r0, #12]
 800f908:	f108 0e14 	add.w	lr, r8, #20
 800f90c:	f106 0014 	add.w	r0, r6, #20
 800f910:	f109 0a14 	add.w	sl, r9, #20
 800f914:	f106 0110 	add.w	r1, r6, #16
 800f918:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 800f91c:	eb00 0785 	add.w	r7, r0, r5, lsl #2
 800f920:	4656      	mov	r6, sl
 800f922:	f04f 0c00 	mov.w	ip, #0
 800f926:	f85e 4b04 	ldr.w	r4, [lr], #4
 800f92a:	f851 bf04 	ldr.w	fp, [r1, #4]!
 800f92e:	b2a3      	uxth	r3, r4
 800f930:	fa1c fc8b 	uxtah	ip, ip, fp
 800f934:	ebac 0303 	sub.w	r3, ip, r3
 800f938:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800f93c:	ebcc 4c1b 	rsb	ip, ip, fp, lsr #16
 800f940:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 800f944:	b29b      	uxth	r3, r3
 800f946:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800f94a:	4572      	cmp	r2, lr
 800f94c:	f846 3b04 	str.w	r3, [r6], #4
 800f950:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 800f954:	d8e7      	bhi.n	800f926 <__mdiff+0x66>
 800f956:	eba2 0108 	sub.w	r1, r2, r8
 800f95a:	3915      	subs	r1, #21
 800f95c:	f108 0815 	add.w	r8, r8, #21
 800f960:	4542      	cmp	r2, r8
 800f962:	f021 0403 	bic.w	r4, r1, #3
 800f966:	f104 0404 	add.w	r4, r4, #4
 800f96a:	bf38      	it	cc
 800f96c:	2404      	movcc	r4, #4
 800f96e:	4420      	add	r0, r4
 800f970:	f021 0203 	bic.w	r2, r1, #3
 800f974:	bf38      	it	cc
 800f976:	2200      	movcc	r2, #0
 800f978:	4287      	cmp	r7, r0
 800f97a:	4452      	add	r2, sl
 800f97c:	4454      	add	r4, sl
 800f97e:	d918      	bls.n	800f9b2 <__mdiff+0xf2>
 800f980:	4626      	mov	r6, r4
 800f982:	4601      	mov	r1, r0
 800f984:	f851 3b04 	ldr.w	r3, [r1], #4
 800f988:	fa1c fc83 	uxtah	ip, ip, r3
 800f98c:	ea4f 422c 	mov.w	r2, ip, asr #16
 800f990:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f994:	fa1f fc8c 	uxth.w	ip, ip
 800f998:	ea4c 4302 	orr.w	r3, ip, r2, lsl #16
 800f99c:	428f      	cmp	r7, r1
 800f99e:	f846 3b04 	str.w	r3, [r6], #4
 800f9a2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f9a6:	d8ed      	bhi.n	800f984 <__mdiff+0xc4>
 800f9a8:	3f01      	subs	r7, #1
 800f9aa:	1a3f      	subs	r7, r7, r0
 800f9ac:	f027 0703 	bic.w	r7, r7, #3
 800f9b0:	19e2      	adds	r2, r4, r7
 800f9b2:	b923      	cbnz	r3, 800f9be <__mdiff+0xfe>
 800f9b4:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f9b8:	3d01      	subs	r5, #1
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d0fa      	beq.n	800f9b4 <__mdiff+0xf4>
 800f9be:	f8c9 5010 	str.w	r5, [r9, #16]
 800f9c2:	4648      	mov	r0, r9
 800f9c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9c8:	4633      	mov	r3, r6
 800f9ca:	2701      	movs	r7, #1
 800f9cc:	4646      	mov	r6, r8
 800f9ce:	4698      	mov	r8, r3
 800f9d0:	e790      	b.n	800f8f4 <__mdiff+0x34>
 800f9d2:	dbf9      	blt.n	800f9c8 <__mdiff+0x108>
 800f9d4:	2700      	movs	r7, #0
 800f9d6:	e78d      	b.n	800f8f4 <__mdiff+0x34>
 800f9d8:	2100      	movs	r1, #0
 800f9da:	f7ff fccd 	bl	800f378 <_Balloc>
 800f9de:	4681      	mov	r9, r0
 800f9e0:	b168      	cbz	r0, 800f9fe <__mdiff+0x13e>
 800f9e2:	2201      	movs	r2, #1
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	e9c9 2304 	strd	r2, r3, [r9, #16]
 800f9ea:	4648      	mov	r0, r9
 800f9ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9f0:	4b06      	ldr	r3, [pc, #24]	; (800fa0c <__mdiff+0x14c>)
 800f9f2:	4807      	ldr	r0, [pc, #28]	; (800fa10 <__mdiff+0x150>)
 800f9f4:	464a      	mov	r2, r9
 800f9f6:	f240 2145 	movw	r1, #581	; 0x245
 800f9fa:	f000 facd 	bl	800ff98 <__assert_func>
 800f9fe:	4b03      	ldr	r3, [pc, #12]	; (800fa0c <__mdiff+0x14c>)
 800fa00:	4803      	ldr	r0, [pc, #12]	; (800fa10 <__mdiff+0x150>)
 800fa02:	464a      	mov	r2, r9
 800fa04:	f240 2137 	movw	r1, #567	; 0x237
 800fa08:	f000 fac6 	bl	800ff98 <__assert_func>
 800fa0c:	080128a0 	.word	0x080128a0
 800fa10:	08012910 	.word	0x08012910

0800fa14 <__d2b>:
 800fa14:	b570      	push	{r4, r5, r6, lr}
 800fa16:	2101      	movs	r1, #1
 800fa18:	b082      	sub	sp, #8
 800fa1a:	4616      	mov	r6, r2
 800fa1c:	461d      	mov	r5, r3
 800fa1e:	f7ff fcab 	bl	800f378 <_Balloc>
 800fa22:	4604      	mov	r4, r0
 800fa24:	2800      	cmp	r0, #0
 800fa26:	d04a      	beq.n	800fabe <__d2b+0xaa>
 800fa28:	462b      	mov	r3, r5
 800fa2a:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800fa2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fa32:	b10d      	cbz	r5, 800fa38 <__d2b+0x24>
 800fa34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fa38:	2e00      	cmp	r6, #0
 800fa3a:	9301      	str	r3, [sp, #4]
 800fa3c:	d114      	bne.n	800fa68 <__d2b+0x54>
 800fa3e:	a801      	add	r0, sp, #4
 800fa40:	f7ff fd3a 	bl	800f4b8 <__lo0bits>
 800fa44:	9b01      	ldr	r3, [sp, #4]
 800fa46:	6163      	str	r3, [r4, #20]
 800fa48:	2101      	movs	r1, #1
 800fa4a:	3020      	adds	r0, #32
 800fa4c:	6121      	str	r1, [r4, #16]
 800fa4e:	b315      	cbz	r5, 800fa96 <__d2b+0x82>
 800fa50:	9b06      	ldr	r3, [sp, #24]
 800fa52:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fa56:	4405      	add	r5, r0
 800fa58:	601d      	str	r5, [r3, #0]
 800fa5a:	9b07      	ldr	r3, [sp, #28]
 800fa5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fa60:	6018      	str	r0, [r3, #0]
 800fa62:	4620      	mov	r0, r4
 800fa64:	b002      	add	sp, #8
 800fa66:	bd70      	pop	{r4, r5, r6, pc}
 800fa68:	4668      	mov	r0, sp
 800fa6a:	9600      	str	r6, [sp, #0]
 800fa6c:	f7ff fd24 	bl	800f4b8 <__lo0bits>
 800fa70:	b308      	cbz	r0, 800fab6 <__d2b+0xa2>
 800fa72:	9b01      	ldr	r3, [sp, #4]
 800fa74:	9900      	ldr	r1, [sp, #0]
 800fa76:	f1c0 0220 	rsb	r2, r0, #32
 800fa7a:	fa03 f202 	lsl.w	r2, r3, r2
 800fa7e:	430a      	orrs	r2, r1
 800fa80:	40c3      	lsrs	r3, r0
 800fa82:	9301      	str	r3, [sp, #4]
 800fa84:	6162      	str	r2, [r4, #20]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	bf14      	ite	ne
 800fa8a:	2102      	movne	r1, #2
 800fa8c:	2101      	moveq	r1, #1
 800fa8e:	61a3      	str	r3, [r4, #24]
 800fa90:	6121      	str	r1, [r4, #16]
 800fa92:	2d00      	cmp	r5, #0
 800fa94:	d1dc      	bne.n	800fa50 <__d2b+0x3c>
 800fa96:	eb04 0281 	add.w	r2, r4, r1, lsl #2
 800fa9a:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800fa9e:	6910      	ldr	r0, [r2, #16]
 800faa0:	9a06      	ldr	r2, [sp, #24]
 800faa2:	6013      	str	r3, [r2, #0]
 800faa4:	f7ff fce8 	bl	800f478 <__hi0bits>
 800faa8:	9b07      	ldr	r3, [sp, #28]
 800faaa:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800faae:	6018      	str	r0, [r3, #0]
 800fab0:	4620      	mov	r0, r4
 800fab2:	b002      	add	sp, #8
 800fab4:	bd70      	pop	{r4, r5, r6, pc}
 800fab6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800faba:	6162      	str	r2, [r4, #20]
 800fabc:	e7e3      	b.n	800fa86 <__d2b+0x72>
 800fabe:	4b03      	ldr	r3, [pc, #12]	; (800facc <__d2b+0xb8>)
 800fac0:	4803      	ldr	r0, [pc, #12]	; (800fad0 <__d2b+0xbc>)
 800fac2:	4622      	mov	r2, r4
 800fac4:	f240 310f 	movw	r1, #783	; 0x30f
 800fac8:	f000 fa66 	bl	800ff98 <__assert_func>
 800facc:	080128a0 	.word	0x080128a0
 800fad0:	08012910 	.word	0x08012910

0800fad4 <__ascii_wctomb>:
 800fad4:	b149      	cbz	r1, 800faea <__ascii_wctomb+0x16>
 800fad6:	2aff      	cmp	r2, #255	; 0xff
 800fad8:	d802      	bhi.n	800fae0 <__ascii_wctomb+0xc>
 800fada:	700a      	strb	r2, [r1, #0]
 800fadc:	2001      	movs	r0, #1
 800fade:	4770      	bx	lr
 800fae0:	238a      	movs	r3, #138	; 0x8a
 800fae2:	6003      	str	r3, [r0, #0]
 800fae4:	f04f 30ff 	mov.w	r0, #4294967295
 800fae8:	4770      	bx	lr
 800faea:	4608      	mov	r0, r1
 800faec:	4770      	bx	lr
 800faee:	bf00      	nop

0800faf0 <_wcrtomb_r>:
 800faf0:	b570      	push	{r4, r5, r6, lr}
 800faf2:	4605      	mov	r5, r0
 800faf4:	b084      	sub	sp, #16
 800faf6:	b15b      	cbz	r3, 800fb10 <_wcrtomb_r+0x20>
 800faf8:	461c      	mov	r4, r3
 800fafa:	b169      	cbz	r1, 800fb18 <_wcrtomb_r+0x28>
 800fafc:	4b0e      	ldr	r3, [pc, #56]	; (800fb38 <_wcrtomb_r+0x48>)
 800fafe:	4628      	mov	r0, r5
 800fb00:	f8d3 60e0 	ldr.w	r6, [r3, #224]	; 0xe0
 800fb04:	4623      	mov	r3, r4
 800fb06:	47b0      	blx	r6
 800fb08:	1c43      	adds	r3, r0, #1
 800fb0a:	d00f      	beq.n	800fb2c <_wcrtomb_r+0x3c>
 800fb0c:	b004      	add	sp, #16
 800fb0e:	bd70      	pop	{r4, r5, r6, pc}
 800fb10:	f500 7482 	add.w	r4, r0, #260	; 0x104
 800fb14:	2900      	cmp	r1, #0
 800fb16:	d1f1      	bne.n	800fafc <_wcrtomb_r+0xc>
 800fb18:	4a07      	ldr	r2, [pc, #28]	; (800fb38 <_wcrtomb_r+0x48>)
 800fb1a:	4623      	mov	r3, r4
 800fb1c:	f8d2 60e0 	ldr.w	r6, [r2, #224]	; 0xe0
 800fb20:	4628      	mov	r0, r5
 800fb22:	460a      	mov	r2, r1
 800fb24:	a901      	add	r1, sp, #4
 800fb26:	47b0      	blx	r6
 800fb28:	1c43      	adds	r3, r0, #1
 800fb2a:	d1ef      	bne.n	800fb0c <_wcrtomb_r+0x1c>
 800fb2c:	2200      	movs	r2, #0
 800fb2e:	238a      	movs	r3, #138	; 0x8a
 800fb30:	6022      	str	r2, [r4, #0]
 800fb32:	602b      	str	r3, [r5, #0]
 800fb34:	b004      	add	sp, #16
 800fb36:	bd70      	pop	{r4, r5, r6, pc}
 800fb38:	24000548 	.word	0x24000548

0800fb3c <_wcsrtombs_r>:
 800fb3c:	b500      	push	{lr}
 800fb3e:	b083      	sub	sp, #12
 800fb40:	f8dd c010 	ldr.w	ip, [sp, #16]
 800fb44:	e9cd 3c00 	strd	r3, ip, [sp]
 800fb48:	f04f 33ff 	mov.w	r3, #4294967295
 800fb4c:	f000 fce8 	bl	8010520 <_wcsnrtombs_r>
 800fb50:	b003      	add	sp, #12
 800fb52:	f85d fb04 	ldr.w	pc, [sp], #4
 800fb56:	bf00      	nop

0800fb58 <__ssprint_r>:
 800fb58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb5c:	6893      	ldr	r3, [r2, #8]
 800fb5e:	6817      	ldr	r7, [r2, #0]
 800fb60:	b083      	sub	sp, #12
 800fb62:	4692      	mov	sl, r2
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d070      	beq.n	800fc4a <__ssprint_r+0xf2>
 800fb68:	4681      	mov	r9, r0
 800fb6a:	688a      	ldr	r2, [r1, #8]
 800fb6c:	6808      	ldr	r0, [r1, #0]
 800fb6e:	460c      	mov	r4, r1
 800fb70:	3708      	adds	r7, #8
 800fb72:	e043      	b.n	800fbfc <__ssprint_r+0xa4>
 800fb74:	89a3      	ldrh	r3, [r4, #12]
 800fb76:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800fb7a:	d02e      	beq.n	800fbda <__ssprint_r+0x82>
 800fb7c:	e9d4 1604 	ldrd	r1, r6, [r4, #16]
 800fb80:	eba0 0801 	sub.w	r8, r0, r1
 800fb84:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800fb88:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 800fb8c:	f108 0001 	add.w	r0, r8, #1
 800fb90:	1076      	asrs	r6, r6, #1
 800fb92:	4428      	add	r0, r5
 800fb94:	42b0      	cmp	r0, r6
 800fb96:	4632      	mov	r2, r6
 800fb98:	bf84      	itt	hi
 800fb9a:	4606      	movhi	r6, r0
 800fb9c:	4632      	movhi	r2, r6
 800fb9e:	055b      	lsls	r3, r3, #21
 800fba0:	d537      	bpl.n	800fc12 <__ssprint_r+0xba>
 800fba2:	4611      	mov	r1, r2
 800fba4:	4648      	mov	r0, r9
 800fba6:	f7fc f857 	bl	800bc58 <_malloc_r>
 800fbaa:	9001      	str	r0, [sp, #4]
 800fbac:	2800      	cmp	r0, #0
 800fbae:	d03a      	beq.n	800fc26 <__ssprint_r+0xce>
 800fbb0:	4642      	mov	r2, r8
 800fbb2:	6921      	ldr	r1, [r4, #16]
 800fbb4:	f7f0 fc44 	bl	8000440 <memcpy>
 800fbb8:	89a2      	ldrh	r2, [r4, #12]
 800fbba:	9b01      	ldr	r3, [sp, #4]
 800fbbc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800fbc0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800fbc4:	81a2      	strh	r2, [r4, #12]
 800fbc6:	eba6 0208 	sub.w	r2, r6, r8
 800fbca:	eb03 0008 	add.w	r0, r3, r8
 800fbce:	6166      	str	r6, [r4, #20]
 800fbd0:	60a2      	str	r2, [r4, #8]
 800fbd2:	6123      	str	r3, [r4, #16]
 800fbd4:	6020      	str	r0, [r4, #0]
 800fbd6:	462e      	mov	r6, r5
 800fbd8:	46a8      	mov	r8, r5
 800fbda:	4642      	mov	r2, r8
 800fbdc:	4659      	mov	r1, fp
 800fbde:	f000 f959 	bl	800fe94 <memmove>
 800fbe2:	f8da 3008 	ldr.w	r3, [sl, #8]
 800fbe6:	68a2      	ldr	r2, [r4, #8]
 800fbe8:	6820      	ldr	r0, [r4, #0]
 800fbea:	1b92      	subs	r2, r2, r6
 800fbec:	4440      	add	r0, r8
 800fbee:	1b5b      	subs	r3, r3, r5
 800fbf0:	60a2      	str	r2, [r4, #8]
 800fbf2:	6020      	str	r0, [r4, #0]
 800fbf4:	f8ca 3008 	str.w	r3, [sl, #8]
 800fbf8:	b33b      	cbz	r3, 800fc4a <__ssprint_r+0xf2>
 800fbfa:	3708      	adds	r7, #8
 800fbfc:	e957 b502 	ldrd	fp, r5, [r7, #-8]
 800fc00:	2d00      	cmp	r5, #0
 800fc02:	d0fa      	beq.n	800fbfa <__ssprint_r+0xa2>
 800fc04:	42aa      	cmp	r2, r5
 800fc06:	4616      	mov	r6, r2
 800fc08:	4690      	mov	r8, r2
 800fc0a:	d9b3      	bls.n	800fb74 <__ssprint_r+0x1c>
 800fc0c:	462e      	mov	r6, r5
 800fc0e:	46a8      	mov	r8, r5
 800fc10:	e7e3      	b.n	800fbda <__ssprint_r+0x82>
 800fc12:	4648      	mov	r0, r9
 800fc14:	f000 fa1c 	bl	8010050 <_realloc_r>
 800fc18:	4603      	mov	r3, r0
 800fc1a:	2800      	cmp	r0, #0
 800fc1c:	d1d3      	bne.n	800fbc6 <__ssprint_r+0x6e>
 800fc1e:	6921      	ldr	r1, [r4, #16]
 800fc20:	4648      	mov	r0, r9
 800fc22:	f7ff fa8d 	bl	800f140 <_free_r>
 800fc26:	89a3      	ldrh	r3, [r4, #12]
 800fc28:	220c      	movs	r2, #12
 800fc2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc2e:	f8c9 2000 	str.w	r2, [r9]
 800fc32:	f04f 30ff 	mov.w	r0, #4294967295
 800fc36:	81a3      	strh	r3, [r4, #12]
 800fc38:	2200      	movs	r2, #0
 800fc3a:	2300      	movs	r3, #0
 800fc3c:	f8ca 2008 	str.w	r2, [sl, #8]
 800fc40:	f8ca 3004 	str.w	r3, [sl, #4]
 800fc44:	b003      	add	sp, #12
 800fc46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc4a:	2000      	movs	r0, #0
 800fc4c:	2300      	movs	r3, #0
 800fc4e:	f8ca 3004 	str.w	r3, [sl, #4]
 800fc52:	b003      	add	sp, #12
 800fc54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fc58 <_fclose_r>:
 800fc58:	b570      	push	{r4, r5, r6, lr}
 800fc5a:	2900      	cmp	r1, #0
 800fc5c:	d04b      	beq.n	800fcf6 <_fclose_r+0x9e>
 800fc5e:	4606      	mov	r6, r0
 800fc60:	460c      	mov	r4, r1
 800fc62:	b110      	cbz	r0, 800fc6a <_fclose_r+0x12>
 800fc64:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d048      	beq.n	800fcfc <_fclose_r+0xa4>
 800fc6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fc6c:	07d8      	lsls	r0, r3, #31
 800fc6e:	d534      	bpl.n	800fcda <_fclose_r+0x82>
 800fc70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d03e      	beq.n	800fcf6 <_fclose_r+0x9e>
 800fc78:	4621      	mov	r1, r4
 800fc7a:	4630      	mov	r0, r6
 800fc7c:	f000 f850 	bl	800fd20 <__sflush_r>
 800fc80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800fc82:	4605      	mov	r5, r0
 800fc84:	b133      	cbz	r3, 800fc94 <_fclose_r+0x3c>
 800fc86:	69e1      	ldr	r1, [r4, #28]
 800fc88:	4630      	mov	r0, r6
 800fc8a:	4798      	blx	r3
 800fc8c:	2800      	cmp	r0, #0
 800fc8e:	bfb8      	it	lt
 800fc90:	f04f 35ff 	movlt.w	r5, #4294967295
 800fc94:	89a3      	ldrh	r3, [r4, #12]
 800fc96:	061a      	lsls	r2, r3, #24
 800fc98:	d43c      	bmi.n	800fd14 <_fclose_r+0xbc>
 800fc9a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800fc9c:	b141      	cbz	r1, 800fcb0 <_fclose_r+0x58>
 800fc9e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800fca2:	4299      	cmp	r1, r3
 800fca4:	d002      	beq.n	800fcac <_fclose_r+0x54>
 800fca6:	4630      	mov	r0, r6
 800fca8:	f7ff fa4a 	bl	800f140 <_free_r>
 800fcac:	2300      	movs	r3, #0
 800fcae:	6323      	str	r3, [r4, #48]	; 0x30
 800fcb0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800fcb2:	b121      	cbz	r1, 800fcbe <_fclose_r+0x66>
 800fcb4:	4630      	mov	r0, r6
 800fcb6:	f7ff fa43 	bl	800f140 <_free_r>
 800fcba:	2300      	movs	r3, #0
 800fcbc:	6463      	str	r3, [r4, #68]	; 0x44
 800fcbe:	f7fe f90d 	bl	800dedc <__sfp_lock_acquire>
 800fcc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fcc4:	2200      	movs	r2, #0
 800fcc6:	07db      	lsls	r3, r3, #31
 800fcc8:	81a2      	strh	r2, [r4, #12]
 800fcca:	d51f      	bpl.n	800fd0c <_fclose_r+0xb4>
 800fccc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fcce:	f7fe f9b9 	bl	800e044 <__retarget_lock_close_recursive>
 800fcd2:	f7fe f909 	bl	800dee8 <__sfp_lock_release>
 800fcd6:	4628      	mov	r0, r5
 800fcd8:	bd70      	pop	{r4, r5, r6, pc}
 800fcda:	89a3      	ldrh	r3, [r4, #12]
 800fcdc:	0599      	lsls	r1, r3, #22
 800fcde:	d4cb      	bmi.n	800fc78 <_fclose_r+0x20>
 800fce0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fce2:	f7fe f9b1 	bl	800e048 <__retarget_lock_acquire_recursive>
 800fce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d1c4      	bne.n	800fc78 <_fclose_r+0x20>
 800fcee:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800fcf0:	f015 0501 	ands.w	r5, r5, #1
 800fcf4:	d005      	beq.n	800fd02 <_fclose_r+0xaa>
 800fcf6:	2500      	movs	r5, #0
 800fcf8:	4628      	mov	r0, r5
 800fcfa:	bd70      	pop	{r4, r5, r6, pc}
 800fcfc:	f7fe f8d0 	bl	800dea0 <__sinit>
 800fd00:	e7b3      	b.n	800fc6a <_fclose_r+0x12>
 800fd02:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fd04:	f7fe f9a2 	bl	800e04c <__retarget_lock_release_recursive>
 800fd08:	4628      	mov	r0, r5
 800fd0a:	bd70      	pop	{r4, r5, r6, pc}
 800fd0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fd0e:	f7fe f99d 	bl	800e04c <__retarget_lock_release_recursive>
 800fd12:	e7db      	b.n	800fccc <_fclose_r+0x74>
 800fd14:	6921      	ldr	r1, [r4, #16]
 800fd16:	4630      	mov	r0, r6
 800fd18:	f7ff fa12 	bl	800f140 <_free_r>
 800fd1c:	e7bd      	b.n	800fc9a <_fclose_r+0x42>
 800fd1e:	bf00      	nop

0800fd20 <__sflush_r>:
 800fd20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd26:	460c      	mov	r4, r1
 800fd28:	0711      	lsls	r1, r2, #28
 800fd2a:	4607      	mov	r7, r0
 800fd2c:	d442      	bmi.n	800fdb4 <__sflush_r+0x94>
 800fd2e:	6863      	ldr	r3, [r4, #4]
 800fd30:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	81a2      	strh	r2, [r4, #12]
 800fd38:	dd59      	ble.n	800fdee <__sflush_r+0xce>
 800fd3a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800fd3c:	2d00      	cmp	r5, #0
 800fd3e:	d054      	beq.n	800fdea <__sflush_r+0xca>
 800fd40:	2300      	movs	r3, #0
 800fd42:	683e      	ldr	r6, [r7, #0]
 800fd44:	603b      	str	r3, [r7, #0]
 800fd46:	b293      	uxth	r3, r2
 800fd48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fd4c:	d153      	bne.n	800fdf6 <__sflush_r+0xd6>
 800fd4e:	69e1      	ldr	r1, [r4, #28]
 800fd50:	2301      	movs	r3, #1
 800fd52:	4638      	mov	r0, r7
 800fd54:	47a8      	blx	r5
 800fd56:	1c42      	adds	r2, r0, #1
 800fd58:	d063      	beq.n	800fe22 <__sflush_r+0x102>
 800fd5a:	89a3      	ldrh	r3, [r4, #12]
 800fd5c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800fd5e:	075b      	lsls	r3, r3, #29
 800fd60:	d505      	bpl.n	800fd6e <__sflush_r+0x4e>
 800fd62:	6863      	ldr	r3, [r4, #4]
 800fd64:	1ac0      	subs	r0, r0, r3
 800fd66:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800fd68:	b10b      	cbz	r3, 800fd6e <__sflush_r+0x4e>
 800fd6a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800fd6c:	1ac0      	subs	r0, r0, r3
 800fd6e:	69e1      	ldr	r1, [r4, #28]
 800fd70:	4602      	mov	r2, r0
 800fd72:	2300      	movs	r3, #0
 800fd74:	4638      	mov	r0, r7
 800fd76:	47a8      	blx	r5
 800fd78:	1c41      	adds	r1, r0, #1
 800fd7a:	d13e      	bne.n	800fdfa <__sflush_r+0xda>
 800fd7c:	683b      	ldr	r3, [r7, #0]
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d03b      	beq.n	800fdfa <__sflush_r+0xda>
 800fd82:	2b1d      	cmp	r3, #29
 800fd84:	d001      	beq.n	800fd8a <__sflush_r+0x6a>
 800fd86:	2b16      	cmp	r3, #22
 800fd88:	d152      	bne.n	800fe30 <__sflush_r+0x110>
 800fd8a:	89a3      	ldrh	r3, [r4, #12]
 800fd8c:	6922      	ldr	r2, [r4, #16]
 800fd8e:	6022      	str	r2, [r4, #0]
 800fd90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fd94:	2100      	movs	r1, #0
 800fd96:	6061      	str	r1, [r4, #4]
 800fd98:	81a3      	strh	r3, [r4, #12]
 800fd9a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800fd9c:	603e      	str	r6, [r7, #0]
 800fd9e:	b321      	cbz	r1, 800fdea <__sflush_r+0xca>
 800fda0:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800fda4:	4299      	cmp	r1, r3
 800fda6:	d002      	beq.n	800fdae <__sflush_r+0x8e>
 800fda8:	4638      	mov	r0, r7
 800fdaa:	f7ff f9c9 	bl	800f140 <_free_r>
 800fdae:	2000      	movs	r0, #0
 800fdb0:	6320      	str	r0, [r4, #48]	; 0x30
 800fdb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fdb4:	6926      	ldr	r6, [r4, #16]
 800fdb6:	b1c6      	cbz	r6, 800fdea <__sflush_r+0xca>
 800fdb8:	b293      	uxth	r3, r2
 800fdba:	6825      	ldr	r5, [r4, #0]
 800fdbc:	6026      	str	r6, [r4, #0]
 800fdbe:	079a      	lsls	r2, r3, #30
 800fdc0:	bf0c      	ite	eq
 800fdc2:	6963      	ldreq	r3, [r4, #20]
 800fdc4:	2300      	movne	r3, #0
 800fdc6:	1bad      	subs	r5, r5, r6
 800fdc8:	60a3      	str	r3, [r4, #8]
 800fdca:	e00c      	b.n	800fde6 <__sflush_r+0xc6>
 800fdcc:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800fdd0:	69e1      	ldr	r1, [r4, #28]
 800fdd2:	462b      	mov	r3, r5
 800fdd4:	4632      	mov	r2, r6
 800fdd6:	4638      	mov	r0, r7
 800fdd8:	47e0      	blx	ip
 800fdda:	f1b0 0c00 	subs.w	ip, r0, #0
 800fdde:	eba5 050c 	sub.w	r5, r5, ip
 800fde2:	4466      	add	r6, ip
 800fde4:	dd16      	ble.n	800fe14 <__sflush_r+0xf4>
 800fde6:	2d00      	cmp	r5, #0
 800fde8:	dcf0      	bgt.n	800fdcc <__sflush_r+0xac>
 800fdea:	2000      	movs	r0, #0
 800fdec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fdee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	dca2      	bgt.n	800fd3a <__sflush_r+0x1a>
 800fdf4:	e7f9      	b.n	800fdea <__sflush_r+0xca>
 800fdf6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800fdf8:	e7b1      	b.n	800fd5e <__sflush_r+0x3e>
 800fdfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fdfe:	6922      	ldr	r2, [r4, #16]
 800fe00:	6022      	str	r2, [r4, #0]
 800fe02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fe06:	81a3      	strh	r3, [r4, #12]
 800fe08:	2200      	movs	r2, #0
 800fe0a:	04db      	lsls	r3, r3, #19
 800fe0c:	6062      	str	r2, [r4, #4]
 800fe0e:	d5c4      	bpl.n	800fd9a <__sflush_r+0x7a>
 800fe10:	6520      	str	r0, [r4, #80]	; 0x50
 800fe12:	e7c2      	b.n	800fd9a <__sflush_r+0x7a>
 800fe14:	89a3      	ldrh	r3, [r4, #12]
 800fe16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe1a:	f04f 30ff 	mov.w	r0, #4294967295
 800fe1e:	81a3      	strh	r3, [r4, #12]
 800fe20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe22:	683b      	ldr	r3, [r7, #0]
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d098      	beq.n	800fd5a <__sflush_r+0x3a>
 800fe28:	2b1d      	cmp	r3, #29
 800fe2a:	d006      	beq.n	800fe3a <__sflush_r+0x11a>
 800fe2c:	2b16      	cmp	r3, #22
 800fe2e:	d004      	beq.n	800fe3a <__sflush_r+0x11a>
 800fe30:	89a3      	ldrh	r3, [r4, #12]
 800fe32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe36:	81a3      	strh	r3, [r4, #12]
 800fe38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe3a:	603e      	str	r6, [r7, #0]
 800fe3c:	e7d5      	b.n	800fdea <__sflush_r+0xca>
 800fe3e:	bf00      	nop

0800fe40 <_fflush_r>:
 800fe40:	b538      	push	{r3, r4, r5, lr}
 800fe42:	460c      	mov	r4, r1
 800fe44:	4605      	mov	r5, r0
 800fe46:	b108      	cbz	r0, 800fe4c <_fflush_r+0xc>
 800fe48:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800fe4a:	b303      	cbz	r3, 800fe8e <_fflush_r+0x4e>
 800fe4c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800fe50:	b188      	cbz	r0, 800fe76 <_fflush_r+0x36>
 800fe52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fe54:	07db      	lsls	r3, r3, #31
 800fe56:	d401      	bmi.n	800fe5c <_fflush_r+0x1c>
 800fe58:	0581      	lsls	r1, r0, #22
 800fe5a:	d50f      	bpl.n	800fe7c <_fflush_r+0x3c>
 800fe5c:	4628      	mov	r0, r5
 800fe5e:	4621      	mov	r1, r4
 800fe60:	f7ff ff5e 	bl	800fd20 <__sflush_r>
 800fe64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fe66:	07da      	lsls	r2, r3, #31
 800fe68:	4605      	mov	r5, r0
 800fe6a:	d402      	bmi.n	800fe72 <_fflush_r+0x32>
 800fe6c:	89a3      	ldrh	r3, [r4, #12]
 800fe6e:	059b      	lsls	r3, r3, #22
 800fe70:	d508      	bpl.n	800fe84 <_fflush_r+0x44>
 800fe72:	4628      	mov	r0, r5
 800fe74:	bd38      	pop	{r3, r4, r5, pc}
 800fe76:	4605      	mov	r5, r0
 800fe78:	4628      	mov	r0, r5
 800fe7a:	bd38      	pop	{r3, r4, r5, pc}
 800fe7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fe7e:	f7fe f8e3 	bl	800e048 <__retarget_lock_acquire_recursive>
 800fe82:	e7eb      	b.n	800fe5c <_fflush_r+0x1c>
 800fe84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fe86:	f7fe f8e1 	bl	800e04c <__retarget_lock_release_recursive>
 800fe8a:	4628      	mov	r0, r5
 800fe8c:	bd38      	pop	{r3, r4, r5, pc}
 800fe8e:	f7fe f807 	bl	800dea0 <__sinit>
 800fe92:	e7db      	b.n	800fe4c <_fflush_r+0xc>

0800fe94 <memmove>:
 800fe94:	4288      	cmp	r0, r1
 800fe96:	d90d      	bls.n	800feb4 <memmove+0x20>
 800fe98:	188b      	adds	r3, r1, r2
 800fe9a:	4283      	cmp	r3, r0
 800fe9c:	d90a      	bls.n	800feb4 <memmove+0x20>
 800fe9e:	eb00 0c02 	add.w	ip, r0, r2
 800fea2:	b1ba      	cbz	r2, 800fed4 <memmove+0x40>
 800fea4:	4662      	mov	r2, ip
 800fea6:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 800feaa:	f802 cd01 	strb.w	ip, [r2, #-1]!
 800feae:	4299      	cmp	r1, r3
 800feb0:	d1f9      	bne.n	800fea6 <memmove+0x12>
 800feb2:	4770      	bx	lr
 800feb4:	2a0f      	cmp	r2, #15
 800feb6:	d80e      	bhi.n	800fed6 <memmove+0x42>
 800feb8:	4603      	mov	r3, r0
 800feba:	f102 3cff 	add.w	ip, r2, #4294967295
 800febe:	b14a      	cbz	r2, 800fed4 <memmove+0x40>
 800fec0:	f10c 0c01 	add.w	ip, ip, #1
 800fec4:	3b01      	subs	r3, #1
 800fec6:	448c      	add	ip, r1
 800fec8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fecc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fed0:	4561      	cmp	r1, ip
 800fed2:	d1f9      	bne.n	800fec8 <memmove+0x34>
 800fed4:	4770      	bx	lr
 800fed6:	ea40 0301 	orr.w	r3, r0, r1
 800feda:	079b      	lsls	r3, r3, #30
 800fedc:	d150      	bne.n	800ff80 <memmove+0xec>
 800fede:	f1a2 0310 	sub.w	r3, r2, #16
 800fee2:	b570      	push	{r4, r5, r6, lr}
 800fee4:	f101 0c20 	add.w	ip, r1, #32
 800fee8:	f023 050f 	bic.w	r5, r3, #15
 800feec:	f101 0e10 	add.w	lr, r1, #16
 800fef0:	f100 0410 	add.w	r4, r0, #16
 800fef4:	44ac      	add	ip, r5
 800fef6:	091b      	lsrs	r3, r3, #4
 800fef8:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 800fefc:	f844 5c10 	str.w	r5, [r4, #-16]
 800ff00:	f85e 5c0c 	ldr.w	r5, [lr, #-12]
 800ff04:	f844 5c0c 	str.w	r5, [r4, #-12]
 800ff08:	f85e 5c08 	ldr.w	r5, [lr, #-8]
 800ff0c:	f844 5c08 	str.w	r5, [r4, #-8]
 800ff10:	f85e 5c04 	ldr.w	r5, [lr, #-4]
 800ff14:	f844 5c04 	str.w	r5, [r4, #-4]
 800ff18:	f10e 0e10 	add.w	lr, lr, #16
 800ff1c:	45e6      	cmp	lr, ip
 800ff1e:	f104 0410 	add.w	r4, r4, #16
 800ff22:	d1e9      	bne.n	800fef8 <memmove+0x64>
 800ff24:	3301      	adds	r3, #1
 800ff26:	f012 0f0c 	tst.w	r2, #12
 800ff2a:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800ff2e:	f002 040f 	and.w	r4, r2, #15
 800ff32:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 800ff36:	d027      	beq.n	800ff88 <memmove+0xf4>
 800ff38:	3c04      	subs	r4, #4
 800ff3a:	f024 0603 	bic.w	r6, r4, #3
 800ff3e:	ea4f 0c94 	mov.w	ip, r4, lsr #2
 800ff42:	441e      	add	r6, r3
 800ff44:	1f1c      	subs	r4, r3, #4
 800ff46:	468e      	mov	lr, r1
 800ff48:	f85e 5b04 	ldr.w	r5, [lr], #4
 800ff4c:	f844 5f04 	str.w	r5, [r4, #4]!
 800ff50:	42b4      	cmp	r4, r6
 800ff52:	d1f9      	bne.n	800ff48 <memmove+0xb4>
 800ff54:	f10c 0401 	add.w	r4, ip, #1
 800ff58:	f002 0203 	and.w	r2, r2, #3
 800ff5c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ff60:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ff64:	f102 3cff 	add.w	ip, r2, #4294967295
 800ff68:	b14a      	cbz	r2, 800ff7e <memmove+0xea>
 800ff6a:	f10c 0c01 	add.w	ip, ip, #1
 800ff6e:	3b01      	subs	r3, #1
 800ff70:	448c      	add	ip, r1
 800ff72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ff7a:	4561      	cmp	r1, ip
 800ff7c:	d1f9      	bne.n	800ff72 <memmove+0xde>
 800ff7e:	bd70      	pop	{r4, r5, r6, pc}
 800ff80:	f102 3cff 	add.w	ip, r2, #4294967295
 800ff84:	4603      	mov	r3, r0
 800ff86:	e79b      	b.n	800fec0 <memmove+0x2c>
 800ff88:	4622      	mov	r2, r4
 800ff8a:	e7eb      	b.n	800ff64 <memmove+0xd0>

0800ff8c <__errno>:
 800ff8c:	4b01      	ldr	r3, [pc, #4]	; (800ff94 <__errno+0x8>)
 800ff8e:	6818      	ldr	r0, [r3, #0]
 800ff90:	4770      	bx	lr
 800ff92:	bf00      	nop
 800ff94:	24000128 	.word	0x24000128

0800ff98 <__assert_func>:
 800ff98:	b500      	push	{lr}
 800ff9a:	4c0b      	ldr	r4, [pc, #44]	; (800ffc8 <__assert_func+0x30>)
 800ff9c:	6825      	ldr	r5, [r4, #0]
 800ff9e:	4614      	mov	r4, r2
 800ffa0:	68ee      	ldr	r6, [r5, #12]
 800ffa2:	461a      	mov	r2, r3
 800ffa4:	b085      	sub	sp, #20
 800ffa6:	4603      	mov	r3, r0
 800ffa8:	460d      	mov	r5, r1
 800ffaa:	b14c      	cbz	r4, 800ffc0 <__assert_func+0x28>
 800ffac:	4907      	ldr	r1, [pc, #28]	; (800ffcc <__assert_func+0x34>)
 800ffae:	9500      	str	r5, [sp, #0]
 800ffb0:	e9cd 1401 	strd	r1, r4, [sp, #4]
 800ffb4:	4630      	mov	r0, r6
 800ffb6:	4906      	ldr	r1, [pc, #24]	; (800ffd0 <__assert_func+0x38>)
 800ffb8:	f000 fac4 	bl	8010544 <fiprintf>
 800ffbc:	f7fb fd68 	bl	800ba90 <abort>
 800ffc0:	4904      	ldr	r1, [pc, #16]	; (800ffd4 <__assert_func+0x3c>)
 800ffc2:	460c      	mov	r4, r1
 800ffc4:	e7f3      	b.n	800ffae <__assert_func+0x16>
 800ffc6:	bf00      	nop
 800ffc8:	24000128 	.word	0x24000128
 800ffcc:	08012a6c 	.word	0x08012a6c
 800ffd0:	08012a7c 	.word	0x08012a7c
 800ffd4:	08012a78 	.word	0x08012a78

0800ffd8 <_calloc_r>:
 800ffd8:	b538      	push	{r3, r4, r5, lr}
 800ffda:	fba1 1402 	umull	r1, r4, r1, r2
 800ffde:	bb8c      	cbnz	r4, 8010044 <_calloc_r+0x6c>
 800ffe0:	f7fb fe3a 	bl	800bc58 <_malloc_r>
 800ffe4:	4605      	mov	r5, r0
 800ffe6:	b1e0      	cbz	r0, 8010022 <_calloc_r+0x4a>
 800ffe8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ffec:	f022 0203 	bic.w	r2, r2, #3
 800fff0:	3a04      	subs	r2, #4
 800fff2:	2a24      	cmp	r2, #36	; 0x24
 800fff4:	d817      	bhi.n	8010026 <_calloc_r+0x4e>
 800fff6:	2a13      	cmp	r2, #19
 800fff8:	d91a      	bls.n	8010030 <_calloc_r+0x58>
 800fffa:	2a1b      	cmp	r2, #27
 800fffc:	e9c0 4400 	strd	r4, r4, [r0]
 8010000:	d91d      	bls.n	801003e <_calloc_r+0x66>
 8010002:	2a24      	cmp	r2, #36	; 0x24
 8010004:	bf14      	ite	ne
 8010006:	f100 0210 	addne.w	r2, r0, #16
 801000a:	f100 0218 	addeq.w	r2, r0, #24
 801000e:	f04f 0300 	mov.w	r3, #0
 8010012:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8010016:	bf04      	itt	eq
 8010018:	6104      	streq	r4, [r0, #16]
 801001a:	6144      	streq	r4, [r0, #20]
 801001c:	e9c2 3300 	strd	r3, r3, [r2]
 8010020:	6093      	str	r3, [r2, #8]
 8010022:	4628      	mov	r0, r5
 8010024:	bd38      	pop	{r3, r4, r5, pc}
 8010026:	4621      	mov	r1, r4
 8010028:	f7fb fd7e 	bl	800bb28 <memset>
 801002c:	4628      	mov	r0, r5
 801002e:	bd38      	pop	{r3, r4, r5, pc}
 8010030:	4602      	mov	r2, r0
 8010032:	2300      	movs	r3, #0
 8010034:	e9c2 3300 	strd	r3, r3, [r2]
 8010038:	6093      	str	r3, [r2, #8]
 801003a:	4628      	mov	r0, r5
 801003c:	bd38      	pop	{r3, r4, r5, pc}
 801003e:	f100 0208 	add.w	r2, r0, #8
 8010042:	e7f6      	b.n	8010032 <_calloc_r+0x5a>
 8010044:	f7ff ffa2 	bl	800ff8c <__errno>
 8010048:	230c      	movs	r3, #12
 801004a:	2500      	movs	r5, #0
 801004c:	6003      	str	r3, [r0, #0]
 801004e:	e7e8      	b.n	8010022 <_calloc_r+0x4a>

08010050 <_realloc_r>:
 8010050:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010054:	4617      	mov	r7, r2
 8010056:	2900      	cmp	r1, #0
 8010058:	f000 8098 	beq.w	801018c <_realloc_r+0x13c>
 801005c:	460c      	mov	r4, r1
 801005e:	f107 050b 	add.w	r5, r7, #11
 8010062:	4680      	mov	r8, r0
 8010064:	f7fc f8a8 	bl	800c1b8 <__malloc_lock>
 8010068:	2d16      	cmp	r5, #22
 801006a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 801006e:	d85b      	bhi.n	8010128 <_realloc_r+0xd8>
 8010070:	2510      	movs	r5, #16
 8010072:	462a      	mov	r2, r5
 8010074:	42af      	cmp	r7, r5
 8010076:	d85c      	bhi.n	8010132 <_realloc_r+0xe2>
 8010078:	f021 0603 	bic.w	r6, r1, #3
 801007c:	4296      	cmp	r6, r2
 801007e:	f1a4 0908 	sub.w	r9, r4, #8
 8010082:	da62      	bge.n	801014a <_realloc_r+0xfa>
 8010084:	4bbc      	ldr	r3, [pc, #752]	; (8010378 <_realloc_r+0x328>)
 8010086:	f8d3 c008 	ldr.w	ip, [r3, #8]
 801008a:	eb09 0006 	add.w	r0, r9, r6
 801008e:	4584      	cmp	ip, r0
 8010090:	f000 8097 	beq.w	80101c2 <_realloc_r+0x172>
 8010094:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8010098:	f02c 0301 	bic.w	r3, ip, #1
 801009c:	4403      	add	r3, r0
 801009e:	685b      	ldr	r3, [r3, #4]
 80100a0:	07db      	lsls	r3, r3, #31
 80100a2:	d468      	bmi.n	8010176 <_realloc_r+0x126>
 80100a4:	f02c 0c03 	bic.w	ip, ip, #3
 80100a8:	eb06 030c 	add.w	r3, r6, ip
 80100ac:	4293      	cmp	r3, r2
 80100ae:	da47      	bge.n	8010140 <_realloc_r+0xf0>
 80100b0:	07cb      	lsls	r3, r1, #31
 80100b2:	d410      	bmi.n	80100d6 <_realloc_r+0x86>
 80100b4:	f854 3c08 	ldr.w	r3, [r4, #-8]
 80100b8:	eba9 0a03 	sub.w	sl, r9, r3
 80100bc:	f8da 3004 	ldr.w	r3, [sl, #4]
 80100c0:	f023 0103 	bic.w	r1, r3, #3
 80100c4:	448c      	add	ip, r1
 80100c6:	44b4      	add	ip, r6
 80100c8:	4594      	cmp	ip, r2
 80100ca:	f280 8111 	bge.w	80102f0 <_realloc_r+0x2a0>
 80100ce:	1873      	adds	r3, r6, r1
 80100d0:	4293      	cmp	r3, r2
 80100d2:	f280 80e8 	bge.w	80102a6 <_realloc_r+0x256>
 80100d6:	4639      	mov	r1, r7
 80100d8:	4640      	mov	r0, r8
 80100da:	f7fb fdbd 	bl	800bc58 <_malloc_r>
 80100de:	4607      	mov	r7, r0
 80100e0:	b1e0      	cbz	r0, 801011c <_realloc_r+0xcc>
 80100e2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80100e6:	f023 0301 	bic.w	r3, r3, #1
 80100ea:	444b      	add	r3, r9
 80100ec:	f1a0 0208 	sub.w	r2, r0, #8
 80100f0:	4293      	cmp	r3, r2
 80100f2:	f000 80d2 	beq.w	801029a <_realloc_r+0x24a>
 80100f6:	1f32      	subs	r2, r6, #4
 80100f8:	2a24      	cmp	r2, #36	; 0x24
 80100fa:	f200 80f5 	bhi.w	80102e8 <_realloc_r+0x298>
 80100fe:	2a13      	cmp	r2, #19
 8010100:	f200 80ac 	bhi.w	801025c <_realloc_r+0x20c>
 8010104:	4603      	mov	r3, r0
 8010106:	4622      	mov	r2, r4
 8010108:	6811      	ldr	r1, [r2, #0]
 801010a:	6019      	str	r1, [r3, #0]
 801010c:	6851      	ldr	r1, [r2, #4]
 801010e:	6059      	str	r1, [r3, #4]
 8010110:	6892      	ldr	r2, [r2, #8]
 8010112:	609a      	str	r2, [r3, #8]
 8010114:	4621      	mov	r1, r4
 8010116:	4640      	mov	r0, r8
 8010118:	f7ff f812 	bl	800f140 <_free_r>
 801011c:	4640      	mov	r0, r8
 801011e:	f7fc f851 	bl	800c1c4 <__malloc_unlock>
 8010122:	4638      	mov	r0, r7
 8010124:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010128:	f025 0507 	bic.w	r5, r5, #7
 801012c:	2d00      	cmp	r5, #0
 801012e:	462a      	mov	r2, r5
 8010130:	daa0      	bge.n	8010074 <_realloc_r+0x24>
 8010132:	230c      	movs	r3, #12
 8010134:	f8c8 3000 	str.w	r3, [r8]
 8010138:	2700      	movs	r7, #0
 801013a:	4638      	mov	r0, r7
 801013c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010140:	461e      	mov	r6, r3
 8010142:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 8010146:	60d3      	str	r3, [r2, #12]
 8010148:	609a      	str	r2, [r3, #8]
 801014a:	1b73      	subs	r3, r6, r5
 801014c:	2b0f      	cmp	r3, #15
 801014e:	d822      	bhi.n	8010196 <_realloc_r+0x146>
 8010150:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8010154:	f003 0301 	and.w	r3, r3, #1
 8010158:	4333      	orrs	r3, r6
 801015a:	444e      	add	r6, r9
 801015c:	f8c9 3004 	str.w	r3, [r9, #4]
 8010160:	6873      	ldr	r3, [r6, #4]
 8010162:	f043 0301 	orr.w	r3, r3, #1
 8010166:	6073      	str	r3, [r6, #4]
 8010168:	4640      	mov	r0, r8
 801016a:	4627      	mov	r7, r4
 801016c:	f7fc f82a 	bl	800c1c4 <__malloc_unlock>
 8010170:	4638      	mov	r0, r7
 8010172:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010176:	07c9      	lsls	r1, r1, #31
 8010178:	d4ad      	bmi.n	80100d6 <_realloc_r+0x86>
 801017a:	f854 3c08 	ldr.w	r3, [r4, #-8]
 801017e:	eba9 0a03 	sub.w	sl, r9, r3
 8010182:	f8da 1004 	ldr.w	r1, [sl, #4]
 8010186:	f021 0103 	bic.w	r1, r1, #3
 801018a:	e7a0      	b.n	80100ce <_realloc_r+0x7e>
 801018c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010190:	4611      	mov	r1, r2
 8010192:	f7fb bd61 	b.w	800bc58 <_malloc_r>
 8010196:	f8d9 2004 	ldr.w	r2, [r9, #4]
 801019a:	eb09 0105 	add.w	r1, r9, r5
 801019e:	f002 0201 	and.w	r2, r2, #1
 80101a2:	444e      	add	r6, r9
 80101a4:	f043 0301 	orr.w	r3, r3, #1
 80101a8:	432a      	orrs	r2, r5
 80101aa:	f8c9 2004 	str.w	r2, [r9, #4]
 80101ae:	604b      	str	r3, [r1, #4]
 80101b0:	6873      	ldr	r3, [r6, #4]
 80101b2:	f043 0301 	orr.w	r3, r3, #1
 80101b6:	3108      	adds	r1, #8
 80101b8:	6073      	str	r3, [r6, #4]
 80101ba:	4640      	mov	r0, r8
 80101bc:	f7fe ffc0 	bl	800f140 <_free_r>
 80101c0:	e7d2      	b.n	8010168 <_realloc_r+0x118>
 80101c2:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80101c6:	f020 0b03 	bic.w	fp, r0, #3
 80101ca:	eb06 0c0b 	add.w	ip, r6, fp
 80101ce:	f105 0010 	add.w	r0, r5, #16
 80101d2:	4584      	cmp	ip, r0
 80101d4:	da4d      	bge.n	8010272 <_realloc_r+0x222>
 80101d6:	07c9      	lsls	r1, r1, #31
 80101d8:	f53f af7d 	bmi.w	80100d6 <_realloc_r+0x86>
 80101dc:	f854 1c08 	ldr.w	r1, [r4, #-8]
 80101e0:	eba9 0a01 	sub.w	sl, r9, r1
 80101e4:	f8da 1004 	ldr.w	r1, [sl, #4]
 80101e8:	f021 0103 	bic.w	r1, r1, #3
 80101ec:	448b      	add	fp, r1
 80101ee:	44b3      	add	fp, r6
 80101f0:	4558      	cmp	r0, fp
 80101f2:	f73f af6c 	bgt.w	80100ce <_realloc_r+0x7e>
 80101f6:	4657      	mov	r7, sl
 80101f8:	f8da 100c 	ldr.w	r1, [sl, #12]
 80101fc:	f857 0f08 	ldr.w	r0, [r7, #8]!
 8010200:	1f32      	subs	r2, r6, #4
 8010202:	2a24      	cmp	r2, #36	; 0x24
 8010204:	60c1      	str	r1, [r0, #12]
 8010206:	6088      	str	r0, [r1, #8]
 8010208:	f200 80db 	bhi.w	80103c2 <_realloc_r+0x372>
 801020c:	2a13      	cmp	r2, #19
 801020e:	f240 80d6 	bls.w	80103be <_realloc_r+0x36e>
 8010212:	6821      	ldr	r1, [r4, #0]
 8010214:	f8ca 1008 	str.w	r1, [sl, #8]
 8010218:	6861      	ldr	r1, [r4, #4]
 801021a:	f8ca 100c 	str.w	r1, [sl, #12]
 801021e:	2a1b      	cmp	r2, #27
 8010220:	f200 80df 	bhi.w	80103e2 <_realloc_r+0x392>
 8010224:	3408      	adds	r4, #8
 8010226:	f10a 0210 	add.w	r2, sl, #16
 801022a:	6821      	ldr	r1, [r4, #0]
 801022c:	6011      	str	r1, [r2, #0]
 801022e:	6861      	ldr	r1, [r4, #4]
 8010230:	6051      	str	r1, [r2, #4]
 8010232:	68a1      	ldr	r1, [r4, #8]
 8010234:	6091      	str	r1, [r2, #8]
 8010236:	eb0a 0105 	add.w	r1, sl, r5
 801023a:	ebab 0205 	sub.w	r2, fp, r5
 801023e:	f042 0201 	orr.w	r2, r2, #1
 8010242:	6099      	str	r1, [r3, #8]
 8010244:	604a      	str	r2, [r1, #4]
 8010246:	f8da 3004 	ldr.w	r3, [sl, #4]
 801024a:	f003 0301 	and.w	r3, r3, #1
 801024e:	432b      	orrs	r3, r5
 8010250:	4640      	mov	r0, r8
 8010252:	f8ca 3004 	str.w	r3, [sl, #4]
 8010256:	f7fb ffb5 	bl	800c1c4 <__malloc_unlock>
 801025a:	e76e      	b.n	801013a <_realloc_r+0xea>
 801025c:	6823      	ldr	r3, [r4, #0]
 801025e:	6003      	str	r3, [r0, #0]
 8010260:	6863      	ldr	r3, [r4, #4]
 8010262:	6043      	str	r3, [r0, #4]
 8010264:	2a1b      	cmp	r2, #27
 8010266:	d868      	bhi.n	801033a <_realloc_r+0x2ea>
 8010268:	f104 0208 	add.w	r2, r4, #8
 801026c:	f100 0308 	add.w	r3, r0, #8
 8010270:	e74a      	b.n	8010108 <_realloc_r+0xb8>
 8010272:	eb09 0205 	add.w	r2, r9, r5
 8010276:	609a      	str	r2, [r3, #8]
 8010278:	ebac 0305 	sub.w	r3, ip, r5
 801027c:	f043 0301 	orr.w	r3, r3, #1
 8010280:	6053      	str	r3, [r2, #4]
 8010282:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8010286:	f003 0301 	and.w	r3, r3, #1
 801028a:	432b      	orrs	r3, r5
 801028c:	4640      	mov	r0, r8
 801028e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010292:	f7fb ff97 	bl	800c1c4 <__malloc_unlock>
 8010296:	4627      	mov	r7, r4
 8010298:	e74f      	b.n	801013a <_realloc_r+0xea>
 801029a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801029e:	f023 0303 	bic.w	r3, r3, #3
 80102a2:	441e      	add	r6, r3
 80102a4:	e751      	b.n	801014a <_realloc_r+0xfa>
 80102a6:	4657      	mov	r7, sl
 80102a8:	f8da 100c 	ldr.w	r1, [sl, #12]
 80102ac:	f857 0f08 	ldr.w	r0, [r7, #8]!
 80102b0:	1f32      	subs	r2, r6, #4
 80102b2:	2a24      	cmp	r2, #36	; 0x24
 80102b4:	60c1      	str	r1, [r0, #12]
 80102b6:	6088      	str	r0, [r1, #8]
 80102b8:	d84c      	bhi.n	8010354 <_realloc_r+0x304>
 80102ba:	2a13      	cmp	r2, #19
 80102bc:	d948      	bls.n	8010350 <_realloc_r+0x300>
 80102be:	6821      	ldr	r1, [r4, #0]
 80102c0:	f8ca 1008 	str.w	r1, [sl, #8]
 80102c4:	6861      	ldr	r1, [r4, #4]
 80102c6:	f8ca 100c 	str.w	r1, [sl, #12]
 80102ca:	2a1b      	cmp	r2, #27
 80102cc:	d856      	bhi.n	801037c <_realloc_r+0x32c>
 80102ce:	3408      	adds	r4, #8
 80102d0:	f10a 0210 	add.w	r2, sl, #16
 80102d4:	461e      	mov	r6, r3
 80102d6:	6823      	ldr	r3, [r4, #0]
 80102d8:	6013      	str	r3, [r2, #0]
 80102da:	6863      	ldr	r3, [r4, #4]
 80102dc:	6053      	str	r3, [r2, #4]
 80102de:	68a3      	ldr	r3, [r4, #8]
 80102e0:	6093      	str	r3, [r2, #8]
 80102e2:	46d1      	mov	r9, sl
 80102e4:	463c      	mov	r4, r7
 80102e6:	e730      	b.n	801014a <_realloc_r+0xfa>
 80102e8:	4621      	mov	r1, r4
 80102ea:	f7ff fdd3 	bl	800fe94 <memmove>
 80102ee:	e711      	b.n	8010114 <_realloc_r+0xc4>
 80102f0:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 80102f4:	4657      	mov	r7, sl
 80102f6:	60cb      	str	r3, [r1, #12]
 80102f8:	6099      	str	r1, [r3, #8]
 80102fa:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80102fe:	f8da 300c 	ldr.w	r3, [sl, #12]
 8010302:	60cb      	str	r3, [r1, #12]
 8010304:	1f32      	subs	r2, r6, #4
 8010306:	2a24      	cmp	r2, #36	; 0x24
 8010308:	6099      	str	r1, [r3, #8]
 801030a:	d82d      	bhi.n	8010368 <_realloc_r+0x318>
 801030c:	2a13      	cmp	r2, #19
 801030e:	d929      	bls.n	8010364 <_realloc_r+0x314>
 8010310:	6823      	ldr	r3, [r4, #0]
 8010312:	f8ca 3008 	str.w	r3, [sl, #8]
 8010316:	6863      	ldr	r3, [r4, #4]
 8010318:	f8ca 300c 	str.w	r3, [sl, #12]
 801031c:	2a1b      	cmp	r2, #27
 801031e:	d842      	bhi.n	80103a6 <_realloc_r+0x356>
 8010320:	3408      	adds	r4, #8
 8010322:	f10a 0310 	add.w	r3, sl, #16
 8010326:	6822      	ldr	r2, [r4, #0]
 8010328:	601a      	str	r2, [r3, #0]
 801032a:	6862      	ldr	r2, [r4, #4]
 801032c:	605a      	str	r2, [r3, #4]
 801032e:	68a2      	ldr	r2, [r4, #8]
 8010330:	609a      	str	r2, [r3, #8]
 8010332:	4666      	mov	r6, ip
 8010334:	46d1      	mov	r9, sl
 8010336:	463c      	mov	r4, r7
 8010338:	e707      	b.n	801014a <_realloc_r+0xfa>
 801033a:	68a3      	ldr	r3, [r4, #8]
 801033c:	6083      	str	r3, [r0, #8]
 801033e:	68e3      	ldr	r3, [r4, #12]
 8010340:	60c3      	str	r3, [r0, #12]
 8010342:	2a24      	cmp	r2, #36	; 0x24
 8010344:	d026      	beq.n	8010394 <_realloc_r+0x344>
 8010346:	f104 0210 	add.w	r2, r4, #16
 801034a:	f100 0310 	add.w	r3, r0, #16
 801034e:	e6db      	b.n	8010108 <_realloc_r+0xb8>
 8010350:	463a      	mov	r2, r7
 8010352:	e7bf      	b.n	80102d4 <_realloc_r+0x284>
 8010354:	4621      	mov	r1, r4
 8010356:	4638      	mov	r0, r7
 8010358:	461e      	mov	r6, r3
 801035a:	46d1      	mov	r9, sl
 801035c:	f7ff fd9a 	bl	800fe94 <memmove>
 8010360:	463c      	mov	r4, r7
 8010362:	e6f2      	b.n	801014a <_realloc_r+0xfa>
 8010364:	463b      	mov	r3, r7
 8010366:	e7de      	b.n	8010326 <_realloc_r+0x2d6>
 8010368:	4621      	mov	r1, r4
 801036a:	4638      	mov	r0, r7
 801036c:	4666      	mov	r6, ip
 801036e:	46d1      	mov	r9, sl
 8010370:	f7ff fd90 	bl	800fe94 <memmove>
 8010374:	463c      	mov	r4, r7
 8010376:	e6e8      	b.n	801014a <_realloc_r+0xfa>
 8010378:	2400012c 	.word	0x2400012c
 801037c:	68a1      	ldr	r1, [r4, #8]
 801037e:	f8ca 1010 	str.w	r1, [sl, #16]
 8010382:	68e1      	ldr	r1, [r4, #12]
 8010384:	f8ca 1014 	str.w	r1, [sl, #20]
 8010388:	2a24      	cmp	r2, #36	; 0x24
 801038a:	d020      	beq.n	80103ce <_realloc_r+0x37e>
 801038c:	3410      	adds	r4, #16
 801038e:	f10a 0218 	add.w	r2, sl, #24
 8010392:	e79f      	b.n	80102d4 <_realloc_r+0x284>
 8010394:	6923      	ldr	r3, [r4, #16]
 8010396:	6103      	str	r3, [r0, #16]
 8010398:	6961      	ldr	r1, [r4, #20]
 801039a:	6141      	str	r1, [r0, #20]
 801039c:	f104 0218 	add.w	r2, r4, #24
 80103a0:	f100 0318 	add.w	r3, r0, #24
 80103a4:	e6b0      	b.n	8010108 <_realloc_r+0xb8>
 80103a6:	68a3      	ldr	r3, [r4, #8]
 80103a8:	f8ca 3010 	str.w	r3, [sl, #16]
 80103ac:	68e3      	ldr	r3, [r4, #12]
 80103ae:	f8ca 3014 	str.w	r3, [sl, #20]
 80103b2:	2a24      	cmp	r2, #36	; 0x24
 80103b4:	d021      	beq.n	80103fa <_realloc_r+0x3aa>
 80103b6:	3410      	adds	r4, #16
 80103b8:	f10a 0318 	add.w	r3, sl, #24
 80103bc:	e7b3      	b.n	8010326 <_realloc_r+0x2d6>
 80103be:	463a      	mov	r2, r7
 80103c0:	e733      	b.n	801022a <_realloc_r+0x1da>
 80103c2:	4621      	mov	r1, r4
 80103c4:	4638      	mov	r0, r7
 80103c6:	f7ff fd65 	bl	800fe94 <memmove>
 80103ca:	4b16      	ldr	r3, [pc, #88]	; (8010424 <_realloc_r+0x3d4>)
 80103cc:	e733      	b.n	8010236 <_realloc_r+0x1e6>
 80103ce:	6922      	ldr	r2, [r4, #16]
 80103d0:	f8ca 2018 	str.w	r2, [sl, #24]
 80103d4:	6962      	ldr	r2, [r4, #20]
 80103d6:	f8ca 201c 	str.w	r2, [sl, #28]
 80103da:	3418      	adds	r4, #24
 80103dc:	f10a 0220 	add.w	r2, sl, #32
 80103e0:	e778      	b.n	80102d4 <_realloc_r+0x284>
 80103e2:	68a1      	ldr	r1, [r4, #8]
 80103e4:	f8ca 1010 	str.w	r1, [sl, #16]
 80103e8:	68e1      	ldr	r1, [r4, #12]
 80103ea:	f8ca 1014 	str.w	r1, [sl, #20]
 80103ee:	2a24      	cmp	r2, #36	; 0x24
 80103f0:	d00d      	beq.n	801040e <_realloc_r+0x3be>
 80103f2:	3410      	adds	r4, #16
 80103f4:	f10a 0218 	add.w	r2, sl, #24
 80103f8:	e717      	b.n	801022a <_realloc_r+0x1da>
 80103fa:	6923      	ldr	r3, [r4, #16]
 80103fc:	f8ca 3018 	str.w	r3, [sl, #24]
 8010400:	6963      	ldr	r3, [r4, #20]
 8010402:	f8ca 301c 	str.w	r3, [sl, #28]
 8010406:	3418      	adds	r4, #24
 8010408:	f10a 0320 	add.w	r3, sl, #32
 801040c:	e78b      	b.n	8010326 <_realloc_r+0x2d6>
 801040e:	6922      	ldr	r2, [r4, #16]
 8010410:	f8ca 2018 	str.w	r2, [sl, #24]
 8010414:	6962      	ldr	r2, [r4, #20]
 8010416:	f8ca 201c 	str.w	r2, [sl, #28]
 801041a:	3418      	adds	r4, #24
 801041c:	f10a 0220 	add.w	r2, sl, #32
 8010420:	e703      	b.n	801022a <_realloc_r+0x1da>
 8010422:	bf00      	nop
 8010424:	2400012c 	.word	0x2400012c

08010428 <_wcsnrtombs_l>:
 8010428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801042c:	b089      	sub	sp, #36	; 0x24
 801042e:	e9dd 8a13 	ldrd	r8, sl, [sp, #76]	; 0x4c
 8010432:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8010434:	9101      	str	r1, [sp, #4]
 8010436:	4681      	mov	r9, r0
 8010438:	9203      	str	r2, [sp, #12]
 801043a:	461e      	mov	r6, r3
 801043c:	f1b8 0f00 	cmp.w	r8, #0
 8010440:	d055      	beq.n	80104ee <_wcsnrtombs_l+0xc6>
 8010442:	9b01      	ldr	r3, [sp, #4]
 8010444:	2b00      	cmp	r3, #0
 8010446:	d057      	beq.n	80104f8 <_wcsnrtombs_l+0xd0>
 8010448:	9b03      	ldr	r3, [sp, #12]
 801044a:	681d      	ldr	r5, [r3, #0]
 801044c:	2f00      	cmp	r7, #0
 801044e:	d063      	beq.n	8010518 <_wcsnrtombs_l+0xf0>
 8010450:	1e74      	subs	r4, r6, #1
 8010452:	b32e      	cbz	r6, 80104a0 <_wcsnrtombs_l+0x78>
 8010454:	9b01      	ldr	r3, [sp, #4]
 8010456:	9302      	str	r3, [sp, #8]
 8010458:	3d04      	subs	r5, #4
 801045a:	2600      	movs	r6, #0
 801045c:	e00a      	b.n	8010474 <_wcsnrtombs_l+0x4c>
 801045e:	9b01      	ldr	r3, [sp, #4]
 8010460:	bb13      	cbnz	r3, 80104a8 <_wcsnrtombs_l+0x80>
 8010462:	682a      	ldr	r2, [r5, #0]
 8010464:	2a00      	cmp	r2, #0
 8010466:	d035      	beq.n	80104d4 <_wcsnrtombs_l+0xac>
 8010468:	45bc      	cmp	ip, r7
 801046a:	d257      	bcs.n	801051c <_wcsnrtombs_l+0xf4>
 801046c:	3c01      	subs	r4, #1
 801046e:	1c63      	adds	r3, r4, #1
 8010470:	4666      	mov	r6, ip
 8010472:	d015      	beq.n	80104a0 <_wcsnrtombs_l+0x78>
 8010474:	f8d8 3000 	ldr.w	r3, [r8]
 8010478:	f855 2f04 	ldr.w	r2, [r5, #4]!
 801047c:	9300      	str	r3, [sp, #0]
 801047e:	f8da c0e0 	ldr.w	ip, [sl, #224]	; 0xe0
 8010482:	f8d8 b004 	ldr.w	fp, [r8, #4]
 8010486:	4643      	mov	r3, r8
 8010488:	a905      	add	r1, sp, #20
 801048a:	4648      	mov	r0, r9
 801048c:	47e0      	blx	ip
 801048e:	1c42      	adds	r2, r0, #1
 8010490:	d037      	beq.n	8010502 <_wcsnrtombs_l+0xda>
 8010492:	eb00 0c06 	add.w	ip, r0, r6
 8010496:	45bc      	cmp	ip, r7
 8010498:	d9e1      	bls.n	801045e <_wcsnrtombs_l+0x36>
 801049a:	9b00      	ldr	r3, [sp, #0]
 801049c:	e9c8 3b00 	strd	r3, fp, [r8]
 80104a0:	4630      	mov	r0, r6
 80104a2:	b009      	add	sp, #36	; 0x24
 80104a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104a8:	2800      	cmp	r0, #0
 80104aa:	dd0c      	ble.n	80104c6 <_wcsnrtombs_l+0x9e>
 80104ac:	9b02      	ldr	r3, [sp, #8]
 80104ae:	4418      	add	r0, r3
 80104b0:	1e5a      	subs	r2, r3, #1
 80104b2:	a905      	add	r1, sp, #20
 80104b4:	f100 3eff 	add.w	lr, r0, #4294967295
 80104b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80104bc:	f802 3f01 	strb.w	r3, [r2, #1]!
 80104c0:	4572      	cmp	r2, lr
 80104c2:	d1f9      	bne.n	80104b8 <_wcsnrtombs_l+0x90>
 80104c4:	9002      	str	r0, [sp, #8]
 80104c6:	9b03      	ldr	r3, [sp, #12]
 80104c8:	681a      	ldr	r2, [r3, #0]
 80104ca:	3204      	adds	r2, #4
 80104cc:	601a      	str	r2, [r3, #0]
 80104ce:	682a      	ldr	r2, [r5, #0]
 80104d0:	2a00      	cmp	r2, #0
 80104d2:	d1c9      	bne.n	8010468 <_wcsnrtombs_l+0x40>
 80104d4:	9b01      	ldr	r3, [sp, #4]
 80104d6:	b10b      	cbz	r3, 80104dc <_wcsnrtombs_l+0xb4>
 80104d8:	9b03      	ldr	r3, [sp, #12]
 80104da:	601a      	str	r2, [r3, #0]
 80104dc:	f10c 36ff 	add.w	r6, ip, #4294967295
 80104e0:	2200      	movs	r2, #0
 80104e2:	4630      	mov	r0, r6
 80104e4:	f8c8 2000 	str.w	r2, [r8]
 80104e8:	b009      	add	sp, #36	; 0x24
 80104ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104ee:	9b01      	ldr	r3, [sp, #4]
 80104f0:	f500 7886 	add.w	r8, r0, #268	; 0x10c
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d1a7      	bne.n	8010448 <_wcsnrtombs_l+0x20>
 80104f8:	9b03      	ldr	r3, [sp, #12]
 80104fa:	f04f 37ff 	mov.w	r7, #4294967295
 80104fe:	681d      	ldr	r5, [r3, #0]
 8010500:	e7a6      	b.n	8010450 <_wcsnrtombs_l+0x28>
 8010502:	4606      	mov	r6, r0
 8010504:	218a      	movs	r1, #138	; 0x8a
 8010506:	2200      	movs	r2, #0
 8010508:	4630      	mov	r0, r6
 801050a:	f8c9 1000 	str.w	r1, [r9]
 801050e:	f8c8 2000 	str.w	r2, [r8]
 8010512:	b009      	add	sp, #36	; 0x24
 8010514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010518:	463e      	mov	r6, r7
 801051a:	e7c1      	b.n	80104a0 <_wcsnrtombs_l+0x78>
 801051c:	4666      	mov	r6, ip
 801051e:	e7bf      	b.n	80104a0 <_wcsnrtombs_l+0x78>

08010520 <_wcsnrtombs_r>:
 8010520:	b510      	push	{r4, lr}
 8010522:	b084      	sub	sp, #16
 8010524:	4c05      	ldr	r4, [pc, #20]	; (801053c <_wcsnrtombs_r+0x1c>)
 8010526:	9806      	ldr	r0, [sp, #24]
 8010528:	9000      	str	r0, [sp, #0]
 801052a:	9807      	ldr	r0, [sp, #28]
 801052c:	9001      	str	r0, [sp, #4]
 801052e:	4804      	ldr	r0, [pc, #16]	; (8010540 <_wcsnrtombs_r+0x20>)
 8010530:	6800      	ldr	r0, [r0, #0]
 8010532:	9402      	str	r4, [sp, #8]
 8010534:	f7ff ff78 	bl	8010428 <_wcsnrtombs_l>
 8010538:	b004      	add	sp, #16
 801053a:	bd10      	pop	{r4, pc}
 801053c:	24000548 	.word	0x24000548
 8010540:	24000128 	.word	0x24000128

08010544 <fiprintf>:
 8010544:	b40e      	push	{r1, r2, r3}
 8010546:	b510      	push	{r4, lr}
 8010548:	b083      	sub	sp, #12
 801054a:	ab05      	add	r3, sp, #20
 801054c:	4c06      	ldr	r4, [pc, #24]	; (8010568 <fiprintf+0x24>)
 801054e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010552:	9301      	str	r3, [sp, #4]
 8010554:	4601      	mov	r1, r0
 8010556:	6820      	ldr	r0, [r4, #0]
 8010558:	f000 f844 	bl	80105e4 <_vfiprintf_r>
 801055c:	b003      	add	sp, #12
 801055e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010562:	b003      	add	sp, #12
 8010564:	4770      	bx	lr
 8010566:	bf00      	nop
 8010568:	24000128 	.word	0x24000128

0801056c <__sprint_r.part.0>:
 801056c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010570:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8010572:	049c      	lsls	r4, r3, #18
 8010574:	4690      	mov	r8, r2
 8010576:	d52d      	bpl.n	80105d4 <__sprint_r.part.0+0x68>
 8010578:	6893      	ldr	r3, [r2, #8]
 801057a:	6812      	ldr	r2, [r2, #0]
 801057c:	b343      	cbz	r3, 80105d0 <__sprint_r.part.0+0x64>
 801057e:	468b      	mov	fp, r1
 8010580:	4606      	mov	r6, r0
 8010582:	f102 0908 	add.w	r9, r2, #8
 8010586:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
 801058a:	ea5f 079a 	movs.w	r7, sl, lsr #2
 801058e:	d015      	beq.n	80105bc <__sprint_r.part.0+0x50>
 8010590:	3d04      	subs	r5, #4
 8010592:	2400      	movs	r4, #0
 8010594:	e001      	b.n	801059a <__sprint_r.part.0+0x2e>
 8010596:	42a7      	cmp	r7, r4
 8010598:	d00e      	beq.n	80105b8 <__sprint_r.part.0+0x4c>
 801059a:	f855 1f04 	ldr.w	r1, [r5, #4]!
 801059e:	465a      	mov	r2, fp
 80105a0:	4630      	mov	r0, r6
 80105a2:	f001 fa51 	bl	8011a48 <_fputwc_r>
 80105a6:	1c43      	adds	r3, r0, #1
 80105a8:	f104 0401 	add.w	r4, r4, #1
 80105ac:	d1f3      	bne.n	8010596 <__sprint_r.part.0+0x2a>
 80105ae:	2300      	movs	r3, #0
 80105b0:	e9c8 3301 	strd	r3, r3, [r8, #4]
 80105b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105b8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80105bc:	f02a 0a03 	bic.w	sl, sl, #3
 80105c0:	eba3 030a 	sub.w	r3, r3, sl
 80105c4:	f8c8 3008 	str.w	r3, [r8, #8]
 80105c8:	f109 0908 	add.w	r9, r9, #8
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d1da      	bne.n	8010586 <__sprint_r.part.0+0x1a>
 80105d0:	2000      	movs	r0, #0
 80105d2:	e7ec      	b.n	80105ae <__sprint_r.part.0+0x42>
 80105d4:	f001 f808 	bl	80115e8 <__sfvwrite_r>
 80105d8:	2300      	movs	r3, #0
 80105da:	e9c8 3301 	strd	r3, r3, [r8, #4]
 80105de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105e2:	bf00      	nop

080105e4 <_vfiprintf_r>:
 80105e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105e8:	b0c5      	sub	sp, #276	; 0x114
 80105ea:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 80105ee:	4683      	mov	fp, r0
 80105f0:	9103      	str	r1, [sp, #12]
 80105f2:	4616      	mov	r6, r2
 80105f4:	2100      	movs	r1, #0
 80105f6:	2208      	movs	r2, #8
 80105f8:	4650      	mov	r0, sl
 80105fa:	461c      	mov	r4, r3
 80105fc:	9307      	str	r3, [sp, #28]
 80105fe:	f7fb fa93 	bl	800bb28 <memset>
 8010602:	f1bb 0f00 	cmp.w	fp, #0
 8010606:	d004      	beq.n	8010612 <_vfiprintf_r+0x2e>
 8010608:	f8db 3034 	ldr.w	r3, [fp, #52]	; 0x34
 801060c:	2b00      	cmp	r3, #0
 801060e:	f000 86a1 	beq.w	8011354 <_vfiprintf_r+0xd70>
 8010612:	9a03      	ldr	r2, [sp, #12]
 8010614:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8010616:	07db      	lsls	r3, r3, #31
 8010618:	f140 851c 	bpl.w	8011054 <_vfiprintf_r+0xa70>
 801061c:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 8010620:	b28a      	uxth	r2, r1
 8010622:	0495      	lsls	r5, r2, #18
 8010624:	d409      	bmi.n	801063a <_vfiprintf_r+0x56>
 8010626:	9b03      	ldr	r3, [sp, #12]
 8010628:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 801062c:	8199      	strh	r1, [r3, #12]
 801062e:	b28a      	uxth	r2, r1
 8010630:	4619      	mov	r1, r3
 8010632:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010634:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010638:	664b      	str	r3, [r1, #100]	; 0x64
 801063a:	0710      	lsls	r0, r2, #28
 801063c:	f140 8104 	bpl.w	8010848 <_vfiprintf_r+0x264>
 8010640:	9b03      	ldr	r3, [sp, #12]
 8010642:	691b      	ldr	r3, [r3, #16]
 8010644:	2b00      	cmp	r3, #0
 8010646:	f000 80ff 	beq.w	8010848 <_vfiprintf_r+0x264>
 801064a:	f002 031a 	and.w	r3, r2, #26
 801064e:	2b0a      	cmp	r3, #10
 8010650:	f000 8108 	beq.w	8010864 <_vfiprintf_r+0x280>
 8010654:	2300      	movs	r3, #0
 8010656:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 801065a:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 801065e:	aa1b      	add	r2, sp, #108	; 0x6c
 8010660:	930b      	str	r3, [sp, #44]	; 0x2c
 8010662:	9218      	str	r2, [sp, #96]	; 0x60
 8010664:	4691      	mov	r9, r2
 8010666:	930c      	str	r3, [sp, #48]	; 0x30
 8010668:	9305      	str	r3, [sp, #20]
 801066a:	46b0      	mov	r8, r6
 801066c:	4644      	mov	r4, r8
 801066e:	4ba6      	ldr	r3, [pc, #664]	; (8010908 <_vfiprintf_r+0x324>)
 8010670:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 8010674:	f7fd fcda 	bl	800e02c <__locale_mb_cur_max>
 8010678:	4622      	mov	r2, r4
 801067a:	4603      	mov	r3, r0
 801067c:	a912      	add	r1, sp, #72	; 0x48
 801067e:	f8cd a000 	str.w	sl, [sp]
 8010682:	4658      	mov	r0, fp
 8010684:	47a8      	blx	r5
 8010686:	2800      	cmp	r0, #0
 8010688:	f000 8140 	beq.w	801090c <_vfiprintf_r+0x328>
 801068c:	f2c0 8133 	blt.w	80108f6 <_vfiprintf_r+0x312>
 8010690:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010692:	2a25      	cmp	r2, #37	; 0x25
 8010694:	4603      	mov	r3, r0
 8010696:	d001      	beq.n	801069c <_vfiprintf_r+0xb8>
 8010698:	441c      	add	r4, r3
 801069a:	e7e8      	b.n	801066e <_vfiprintf_r+0x8a>
 801069c:	ebb4 0608 	subs.w	r6, r4, r8
 80106a0:	4605      	mov	r5, r0
 80106a2:	f040 8137 	bne.w	8010914 <_vfiprintf_r+0x330>
 80106a6:	2300      	movs	r3, #0
 80106a8:	7861      	ldrb	r1, [r4, #1]
 80106aa:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 80106ae:	f104 0801 	add.w	r8, r4, #1
 80106b2:	9306      	str	r3, [sp, #24]
 80106b4:	f04f 37ff 	mov.w	r7, #4294967295
 80106b8:	461e      	mov	r6, r3
 80106ba:	242b      	movs	r4, #43	; 0x2b
 80106bc:	f108 0801 	add.w	r8, r8, #1
 80106c0:	f1a1 0320 	sub.w	r3, r1, #32
 80106c4:	2b5a      	cmp	r3, #90	; 0x5a
 80106c6:	f200 8165 	bhi.w	8010994 <_vfiprintf_r+0x3b0>
 80106ca:	e8df f013 	tbh	[pc, r3, lsl #1]
 80106ce:	029f      	.short	0x029f
 80106d0:	01630163 	.word	0x01630163
 80106d4:	0163029a 	.word	0x0163029a
 80106d8:	01630163 	.word	0x01630163
 80106dc:	0163006a 	.word	0x0163006a
 80106e0:	02670163 	.word	0x02670163
 80106e4:	01630277 	.word	0x01630277
 80106e8:	02810272 	.word	0x02810272
 80106ec:	027c0163 	.word	0x027c0163
 80106f0:	005b005b 	.word	0x005b005b
 80106f4:	005b005b 	.word	0x005b005b
 80106f8:	005b005b 	.word	0x005b005b
 80106fc:	005b005b 	.word	0x005b005b
 8010700:	0163005b 	.word	0x0163005b
 8010704:	01630163 	.word	0x01630163
 8010708:	01630163 	.word	0x01630163
 801070c:	01630163 	.word	0x01630163
 8010710:	01630163 	.word	0x01630163
 8010714:	00840246 	.word	0x00840246
 8010718:	01630163 	.word	0x01630163
 801071c:	01630163 	.word	0x01630163
 8010720:	01630163 	.word	0x01630163
 8010724:	01630163 	.word	0x01630163
 8010728:	01630163 	.word	0x01630163
 801072c:	016300e2 	.word	0x016300e2
 8010730:	01630163 	.word	0x01630163
 8010734:	0163021d 	.word	0x0163021d
 8010738:	016302c4 	.word	0x016302c4
 801073c:	05940163 	.word	0x05940163
 8010740:	01630163 	.word	0x01630163
 8010744:	01630163 	.word	0x01630163
 8010748:	01630163 	.word	0x01630163
 801074c:	01630163 	.word	0x01630163
 8010750:	01630163 	.word	0x01630163
 8010754:	00860246 	.word	0x00860246
 8010758:	01630163 	.word	0x01630163
 801075c:	02b70163 	.word	0x02b70163
 8010760:	007f0086 	.word	0x007f0086
 8010764:	02aa0163 	.word	0x02aa0163
 8010768:	02e70163 	.word	0x02e70163
 801076c:	02d700e4 	.word	0x02d700e4
 8010770:	0163007f 	.word	0x0163007f
 8010774:	007c021d 	.word	0x007c021d
 8010778:	01630572 	.word	0x01630572
 801077c:	05740163 	.word	0x05740163
 8010780:	007c0163 	.word	0x007c0163
 8010784:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8010788:	2200      	movs	r2, #0
 801078a:	f818 1b01 	ldrb.w	r1, [r8], #1
 801078e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8010792:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8010796:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801079a:	2b09      	cmp	r3, #9
 801079c:	d9f5      	bls.n	801078a <_vfiprintf_r+0x1a6>
 801079e:	9206      	str	r2, [sp, #24]
 80107a0:	e78e      	b.n	80106c0 <_vfiprintf_r+0xdc>
 80107a2:	4658      	mov	r0, fp
 80107a4:	f7fd fc48 	bl	800e038 <_localeconv_r>
 80107a8:	6843      	ldr	r3, [r0, #4]
 80107aa:	930d      	str	r3, [sp, #52]	; 0x34
 80107ac:	4618      	mov	r0, r3
 80107ae:	f7ef ff47 	bl	8000640 <strlen>
 80107b2:	900e      	str	r0, [sp, #56]	; 0x38
 80107b4:	4605      	mov	r5, r0
 80107b6:	4658      	mov	r0, fp
 80107b8:	f7fd fc3e 	bl	800e038 <_localeconv_r>
 80107bc:	6883      	ldr	r3, [r0, #8]
 80107be:	930c      	str	r3, [sp, #48]	; 0x30
 80107c0:	2d00      	cmp	r5, #0
 80107c2:	f040 84df 	bne.w	8011184 <_vfiprintf_r+0xba0>
 80107c6:	f898 1000 	ldrb.w	r1, [r8]
 80107ca:	e777      	b.n	80106bc <_vfiprintf_r+0xd8>
 80107cc:	f898 1000 	ldrb.w	r1, [r8]
 80107d0:	f046 0620 	orr.w	r6, r6, #32
 80107d4:	e772      	b.n	80106bc <_vfiprintf_r+0xd8>
 80107d6:	f046 0610 	orr.w	r6, r6, #16
 80107da:	06b4      	lsls	r4, r6, #26
 80107dc:	f140 8178 	bpl.w	8010ad0 <_vfiprintf_r+0x4ec>
 80107e0:	9b07      	ldr	r3, [sp, #28]
 80107e2:	3307      	adds	r3, #7
 80107e4:	f023 0307 	bic.w	r3, r3, #7
 80107e8:	461a      	mov	r2, r3
 80107ea:	6859      	ldr	r1, [r3, #4]
 80107ec:	f852 3b08 	ldr.w	r3, [r2], #8
 80107f0:	9207      	str	r2, [sp, #28]
 80107f2:	460a      	mov	r2, r1
 80107f4:	2900      	cmp	r1, #0
 80107f6:	f2c0 847a 	blt.w	80110ee <_vfiprintf_r+0xb0a>
 80107fa:	1c79      	adds	r1, r7, #1
 80107fc:	f000 85a7 	beq.w	801134e <_vfiprintf_r+0xd6a>
 8010800:	f026 0180 	bic.w	r1, r6, #128	; 0x80
 8010804:	9102      	str	r1, [sp, #8]
 8010806:	ea53 0102 	orrs.w	r1, r3, r2
 801080a:	f000 8448 	beq.w	801109e <_vfiprintf_r+0xaba>
 801080e:	2b0a      	cmp	r3, #10
 8010810:	f172 0100 	sbcs.w	r1, r2, #0
 8010814:	f080 8549 	bcs.w	80112aa <_vfiprintf_r+0xcc6>
 8010818:	3330      	adds	r3, #48	; 0x30
 801081a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 801081e:	9e02      	ldr	r6, [sp, #8]
 8010820:	2301      	movs	r3, #1
 8010822:	9304      	str	r3, [sp, #16]
 8010824:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 8010828:	9b04      	ldr	r3, [sp, #16]
 801082a:	42bb      	cmp	r3, r7
 801082c:	bfb8      	it	lt
 801082e:	463b      	movlt	r3, r7
 8010830:	9302      	str	r3, [sp, #8]
 8010832:	2300      	movs	r3, #0
 8010834:	9308      	str	r3, [sp, #32]
 8010836:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 801083a:	2b00      	cmp	r3, #0
 801083c:	f000 80b8 	beq.w	80109b0 <_vfiprintf_r+0x3cc>
 8010840:	9b02      	ldr	r3, [sp, #8]
 8010842:	3301      	adds	r3, #1
 8010844:	9302      	str	r3, [sp, #8]
 8010846:	e0b3      	b.n	80109b0 <_vfiprintf_r+0x3cc>
 8010848:	9d03      	ldr	r5, [sp, #12]
 801084a:	4658      	mov	r0, fp
 801084c:	4629      	mov	r1, r5
 801084e:	f001 f83f 	bl	80118d0 <__swsetup_r>
 8010852:	2800      	cmp	r0, #0
 8010854:	f040 8656 	bne.w	8011504 <_vfiprintf_r+0xf20>
 8010858:	89aa      	ldrh	r2, [r5, #12]
 801085a:	f002 031a 	and.w	r3, r2, #26
 801085e:	2b0a      	cmp	r3, #10
 8010860:	f47f aef8 	bne.w	8010654 <_vfiprintf_r+0x70>
 8010864:	9903      	ldr	r1, [sp, #12]
 8010866:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 801086a:	2b00      	cmp	r3, #0
 801086c:	f6ff aef2 	blt.w	8010654 <_vfiprintf_r+0x70>
 8010870:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8010872:	07db      	lsls	r3, r3, #31
 8010874:	d402      	bmi.n	801087c <_vfiprintf_r+0x298>
 8010876:	0597      	lsls	r7, r2, #22
 8010878:	f140 8618 	bpl.w	80114ac <_vfiprintf_r+0xec8>
 801087c:	9903      	ldr	r1, [sp, #12]
 801087e:	4623      	mov	r3, r4
 8010880:	4632      	mov	r2, r6
 8010882:	4658      	mov	r0, fp
 8010884:	f000 fe70 	bl	8011568 <__sbprintf>
 8010888:	9005      	str	r0, [sp, #20]
 801088a:	9805      	ldr	r0, [sp, #20]
 801088c:	b045      	add	sp, #276	; 0x114
 801088e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010892:	f046 0610 	orr.w	r6, r6, #16
 8010896:	f016 0220 	ands.w	r2, r6, #32
 801089a:	f000 8126 	beq.w	8010aea <_vfiprintf_r+0x506>
 801089e:	9b07      	ldr	r3, [sp, #28]
 80108a0:	3307      	adds	r3, #7
 80108a2:	f023 0307 	bic.w	r3, r3, #7
 80108a6:	4619      	mov	r1, r3
 80108a8:	685a      	ldr	r2, [r3, #4]
 80108aa:	f851 3b08 	ldr.w	r3, [r1], #8
 80108ae:	9107      	str	r1, [sp, #28]
 80108b0:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 80108b4:	9102      	str	r1, [sp, #8]
 80108b6:	2100      	movs	r1, #0
 80108b8:	2000      	movs	r0, #0
 80108ba:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 80108be:	1c78      	adds	r0, r7, #1
 80108c0:	f000 8200 	beq.w	8010cc4 <_vfiprintf_r+0x6e0>
 80108c4:	9802      	ldr	r0, [sp, #8]
 80108c6:	f020 0680 	bic.w	r6, r0, #128	; 0x80
 80108ca:	ea53 0002 	orrs.w	r0, r3, r2
 80108ce:	f040 81f8 	bne.w	8010cc2 <_vfiprintf_r+0x6de>
 80108d2:	2f00      	cmp	r7, #0
 80108d4:	f040 8543 	bne.w	801135e <_vfiprintf_r+0xd7a>
 80108d8:	2900      	cmp	r1, #0
 80108da:	f040 83e4 	bne.w	80110a6 <_vfiprintf_r+0xac2>
 80108de:	9b02      	ldr	r3, [sp, #8]
 80108e0:	f013 0301 	ands.w	r3, r3, #1
 80108e4:	9304      	str	r3, [sp, #16]
 80108e6:	f000 8420 	beq.w	801112a <_vfiprintf_r+0xb46>
 80108ea:	2330      	movs	r3, #48	; 0x30
 80108ec:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 80108f0:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 80108f4:	e798      	b.n	8010828 <_vfiprintf_r+0x244>
 80108f6:	2208      	movs	r2, #8
 80108f8:	2100      	movs	r1, #0
 80108fa:	4650      	mov	r0, sl
 80108fc:	f7fb f914 	bl	800bb28 <memset>
 8010900:	2301      	movs	r3, #1
 8010902:	441c      	add	r4, r3
 8010904:	e6b3      	b.n	801066e <_vfiprintf_r+0x8a>
 8010906:	bf00      	nop
 8010908:	24000548 	.word	0x24000548
 801090c:	ebb4 0608 	subs.w	r6, r4, r8
 8010910:	4605      	mov	r5, r0
 8010912:	d01a      	beq.n	801094a <_vfiprintf_r+0x366>
 8010914:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010916:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010918:	3301      	adds	r3, #1
 801091a:	4432      	add	r2, r6
 801091c:	2b07      	cmp	r3, #7
 801091e:	e9c9 8600 	strd	r8, r6, [r9]
 8010922:	921a      	str	r2, [sp, #104]	; 0x68
 8010924:	9319      	str	r3, [sp, #100]	; 0x64
 8010926:	dd1a      	ble.n	801095e <_vfiprintf_r+0x37a>
 8010928:	2a00      	cmp	r2, #0
 801092a:	f000 83b4 	beq.w	8011096 <_vfiprintf_r+0xab2>
 801092e:	9903      	ldr	r1, [sp, #12]
 8010930:	aa18      	add	r2, sp, #96	; 0x60
 8010932:	4658      	mov	r0, fp
 8010934:	f7ff fe1a 	bl	801056c <__sprint_r.part.0>
 8010938:	b9d8      	cbnz	r0, 8010972 <_vfiprintf_r+0x38e>
 801093a:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 801093e:	9b05      	ldr	r3, [sp, #20]
 8010940:	4433      	add	r3, r6
 8010942:	9305      	str	r3, [sp, #20]
 8010944:	2d00      	cmp	r5, #0
 8010946:	f47f aeae 	bne.w	80106a6 <_vfiprintf_r+0xc2>
 801094a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801094c:	2b00      	cmp	r3, #0
 801094e:	f040 85ca 	bne.w	80114e6 <_vfiprintf_r+0xf02>
 8010952:	9b03      	ldr	r3, [sp, #12]
 8010954:	2200      	movs	r2, #0
 8010956:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 801095a:	9219      	str	r2, [sp, #100]	; 0x64
 801095c:	e00c      	b.n	8010978 <_vfiprintf_r+0x394>
 801095e:	f109 0908 	add.w	r9, r9, #8
 8010962:	e7ec      	b.n	801093e <_vfiprintf_r+0x35a>
 8010964:	46b3      	mov	fp, r6
 8010966:	9b08      	ldr	r3, [sp, #32]
 8010968:	b11b      	cbz	r3, 8010972 <_vfiprintf_r+0x38e>
 801096a:	9908      	ldr	r1, [sp, #32]
 801096c:	4658      	mov	r0, fp
 801096e:	f7fe fbe7 	bl	800f140 <_free_r>
 8010972:	9b03      	ldr	r3, [sp, #12]
 8010974:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8010978:	9a03      	ldr	r2, [sp, #12]
 801097a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 801097c:	f012 0f01 	tst.w	r2, #1
 8010980:	b29a      	uxth	r2, r3
 8010982:	f000 809c 	beq.w	8010abe <_vfiprintf_r+0x4da>
 8010986:	0650      	lsls	r0, r2, #25
 8010988:	f100 85c8 	bmi.w	801151c <_vfiprintf_r+0xf38>
 801098c:	9805      	ldr	r0, [sp, #20]
 801098e:	b045      	add	sp, #276	; 0x114
 8010990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010994:	2900      	cmp	r1, #0
 8010996:	d0d8      	beq.n	801094a <_vfiprintf_r+0x366>
 8010998:	2300      	movs	r3, #0
 801099a:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 801099e:	2301      	movs	r3, #1
 80109a0:	f88d 10ac 	strb.w	r1, [sp, #172]	; 0xac
 80109a4:	9302      	str	r3, [sp, #8]
 80109a6:	9304      	str	r3, [sp, #16]
 80109a8:	ac2b      	add	r4, sp, #172	; 0xac
 80109aa:	2300      	movs	r3, #0
 80109ac:	9308      	str	r3, [sp, #32]
 80109ae:	461f      	mov	r7, r3
 80109b0:	f016 0302 	ands.w	r3, r6, #2
 80109b4:	9309      	str	r3, [sp, #36]	; 0x24
 80109b6:	d002      	beq.n	80109be <_vfiprintf_r+0x3da>
 80109b8:	9b02      	ldr	r3, [sp, #8]
 80109ba:	3302      	adds	r3, #2
 80109bc:	9302      	str	r3, [sp, #8]
 80109be:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 80109c2:	930a      	str	r3, [sp, #40]	; 0x28
 80109c4:	d105      	bne.n	80109d2 <_vfiprintf_r+0x3ee>
 80109c6:	9b06      	ldr	r3, [sp, #24]
 80109c8:	9a02      	ldr	r2, [sp, #8]
 80109ca:	1a9d      	subs	r5, r3, r2
 80109cc:	2d00      	cmp	r5, #0
 80109ce:	f300 8294 	bgt.w	8010efa <_vfiprintf_r+0x916>
 80109d2:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 80109d6:	1c41      	adds	r1, r0, #1
 80109d8:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 80109dc:	b182      	cbz	r2, 8010a00 <_vfiprintf_r+0x41c>
 80109de:	2201      	movs	r2, #1
 80109e0:	3301      	adds	r3, #1
 80109e2:	f8c9 2004 	str.w	r2, [r9, #4]
 80109e6:	2907      	cmp	r1, #7
 80109e8:	f10d 0243 	add.w	r2, sp, #67	; 0x43
 80109ec:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 80109f0:	f8c9 2000 	str.w	r2, [r9]
 80109f4:	f300 8264 	bgt.w	8010ec0 <_vfiprintf_r+0x8dc>
 80109f8:	4608      	mov	r0, r1
 80109fa:	f109 0908 	add.w	r9, r9, #8
 80109fe:	3101      	adds	r1, #1
 8010a00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010a02:	b1da      	cbz	r2, 8010a3c <_vfiprintf_r+0x458>
 8010a04:	aa11      	add	r2, sp, #68	; 0x44
 8010a06:	3302      	adds	r3, #2
 8010a08:	f8c9 2000 	str.w	r2, [r9]
 8010a0c:	2907      	cmp	r1, #7
 8010a0e:	f04f 0202 	mov.w	r2, #2
 8010a12:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 8010a16:	f8c9 2004 	str.w	r2, [r9, #4]
 8010a1a:	f340 8269 	ble.w	8010ef0 <_vfiprintf_r+0x90c>
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	f000 8358 	beq.w	80110d4 <_vfiprintf_r+0xaf0>
 8010a24:	9903      	ldr	r1, [sp, #12]
 8010a26:	aa18      	add	r2, sp, #96	; 0x60
 8010a28:	4658      	mov	r0, fp
 8010a2a:	f7ff fd9f 	bl	801056c <__sprint_r.part.0>
 8010a2e:	2800      	cmp	r0, #0
 8010a30:	d199      	bne.n	8010966 <_vfiprintf_r+0x382>
 8010a32:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 8010a36:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010a3a:	1c41      	adds	r1, r0, #1
 8010a3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010a3e:	2a80      	cmp	r2, #128	; 0x80
 8010a40:	f000 8182 	beq.w	8010d48 <_vfiprintf_r+0x764>
 8010a44:	9a04      	ldr	r2, [sp, #16]
 8010a46:	1abd      	subs	r5, r7, r2
 8010a48:	2d00      	cmp	r5, #0
 8010a4a:	f300 81e0 	bgt.w	8010e0e <_vfiprintf_r+0x82a>
 8010a4e:	9a04      	ldr	r2, [sp, #16]
 8010a50:	f8c9 4000 	str.w	r4, [r9]
 8010a54:	4413      	add	r3, r2
 8010a56:	2907      	cmp	r1, #7
 8010a58:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 8010a5c:	f8c9 2004 	str.w	r2, [r9, #4]
 8010a60:	f340 816c 	ble.w	8010d3c <_vfiprintf_r+0x758>
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	f000 829e 	beq.w	8010fa6 <_vfiprintf_r+0x9c2>
 8010a6a:	9903      	ldr	r1, [sp, #12]
 8010a6c:	aa18      	add	r2, sp, #96	; 0x60
 8010a6e:	4658      	mov	r0, fp
 8010a70:	f7ff fd7c 	bl	801056c <__sprint_r.part.0>
 8010a74:	2800      	cmp	r0, #0
 8010a76:	f47f af76 	bne.w	8010966 <_vfiprintf_r+0x382>
 8010a7a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8010a7c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010a80:	0775      	lsls	r5, r6, #29
 8010a82:	d505      	bpl.n	8010a90 <_vfiprintf_r+0x4ac>
 8010a84:	9a06      	ldr	r2, [sp, #24]
 8010a86:	9902      	ldr	r1, [sp, #8]
 8010a88:	1a54      	subs	r4, r2, r1
 8010a8a:	2c00      	cmp	r4, #0
 8010a8c:	f300 8295 	bgt.w	8010fba <_vfiprintf_r+0x9d6>
 8010a90:	e9dd 2105 	ldrd	r2, r1, [sp, #20]
 8010a94:	9802      	ldr	r0, [sp, #8]
 8010a96:	4281      	cmp	r1, r0
 8010a98:	bfac      	ite	ge
 8010a9a:	1852      	addge	r2, r2, r1
 8010a9c:	1812      	addlt	r2, r2, r0
 8010a9e:	9205      	str	r2, [sp, #20]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	f040 81fe 	bne.w	8010ea2 <_vfiprintf_r+0x8be>
 8010aa6:	9908      	ldr	r1, [sp, #32]
 8010aa8:	2300      	movs	r3, #0
 8010aaa:	9319      	str	r3, [sp, #100]	; 0x64
 8010aac:	2900      	cmp	r1, #0
 8010aae:	f000 8148 	beq.w	8010d42 <_vfiprintf_r+0x75e>
 8010ab2:	4658      	mov	r0, fp
 8010ab4:	f7fe fb44 	bl	800f140 <_free_r>
 8010ab8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010abc:	e5d6      	b.n	801066c <_vfiprintf_r+0x88>
 8010abe:	059c      	lsls	r4, r3, #22
 8010ac0:	f53f af61 	bmi.w	8010986 <_vfiprintf_r+0x3a2>
 8010ac4:	9c03      	ldr	r4, [sp, #12]
 8010ac6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010ac8:	f7fd fac0 	bl	800e04c <__retarget_lock_release_recursive>
 8010acc:	89a2      	ldrh	r2, [r4, #12]
 8010ace:	e75a      	b.n	8010986 <_vfiprintf_r+0x3a2>
 8010ad0:	06f0      	lsls	r0, r6, #27
 8010ad2:	9a07      	ldr	r2, [sp, #28]
 8010ad4:	f100 833e 	bmi.w	8011154 <_vfiprintf_r+0xb70>
 8010ad8:	0671      	lsls	r1, r6, #25
 8010ada:	f140 8338 	bpl.w	801114e <_vfiprintf_r+0xb6a>
 8010ade:	f932 3b04 	ldrsh.w	r3, [r2], #4
 8010ae2:	9207      	str	r2, [sp, #28]
 8010ae4:	17da      	asrs	r2, r3, #31
 8010ae6:	4611      	mov	r1, r2
 8010ae8:	e684      	b.n	80107f4 <_vfiprintf_r+0x210>
 8010aea:	f016 0310 	ands.w	r3, r6, #16
 8010aee:	9907      	ldr	r1, [sp, #28]
 8010af0:	f040 8328 	bne.w	8011144 <_vfiprintf_r+0xb60>
 8010af4:	f016 0040 	ands.w	r0, r6, #64	; 0x40
 8010af8:	f000 8320 	beq.w	801113c <_vfiprintf_r+0xb58>
 8010afc:	461a      	mov	r2, r3
 8010afe:	f851 3b04 	ldr.w	r3, [r1], #4
 8010b02:	9107      	str	r1, [sp, #28]
 8010b04:	b29b      	uxth	r3, r3
 8010b06:	e6d3      	b.n	80108b0 <_vfiprintf_r+0x2cc>
 8010b08:	9b07      	ldr	r3, [sp, #28]
 8010b0a:	461a      	mov	r2, r3
 8010b0c:	2300      	movs	r3, #0
 8010b0e:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 8010b12:	4613      	mov	r3, r2
 8010b14:	f853 4b04 	ldr.w	r4, [r3], #4
 8010b18:	9302      	str	r3, [sp, #8]
 8010b1a:	2c00      	cmp	r4, #0
 8010b1c:	f000 842d 	beq.w	801137a <_vfiprintf_r+0xd96>
 8010b20:	2953      	cmp	r1, #83	; 0x53
 8010b22:	f000 838a 	beq.w	801123a <_vfiprintf_r+0xc56>
 8010b26:	f016 0510 	ands.w	r5, r6, #16
 8010b2a:	f040 8386 	bne.w	801123a <_vfiprintf_r+0xc56>
 8010b2e:	1c7b      	adds	r3, r7, #1
 8010b30:	f000 84cc 	beq.w	80114cc <_vfiprintf_r+0xee8>
 8010b34:	463a      	mov	r2, r7
 8010b36:	4629      	mov	r1, r5
 8010b38:	4620      	mov	r0, r4
 8010b3a:	f7ef fd21 	bl	8000580 <memchr>
 8010b3e:	9008      	str	r0, [sp, #32]
 8010b40:	2800      	cmp	r0, #0
 8010b42:	f000 84b8 	beq.w	80114b6 <_vfiprintf_r+0xed2>
 8010b46:	1b03      	subs	r3, r0, r4
 8010b48:	9a02      	ldr	r2, [sp, #8]
 8010b4a:	9304      	str	r3, [sp, #16]
 8010b4c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010b50:	462f      	mov	r7, r5
 8010b52:	9207      	str	r2, [sp, #28]
 8010b54:	9302      	str	r3, [sp, #8]
 8010b56:	9508      	str	r5, [sp, #32]
 8010b58:	e66d      	b.n	8010836 <_vfiprintf_r+0x252>
 8010b5a:	2943      	cmp	r1, #67	; 0x43
 8010b5c:	d002      	beq.n	8010b64 <_vfiprintf_r+0x580>
 8010b5e:	06f5      	lsls	r5, r6, #27
 8010b60:	f140 8352 	bpl.w	8011208 <_vfiprintf_r+0xc24>
 8010b64:	9d07      	ldr	r5, [sp, #28]
 8010b66:	2208      	movs	r2, #8
 8010b68:	2100      	movs	r1, #0
 8010b6a:	a816      	add	r0, sp, #88	; 0x58
 8010b6c:	ac2b      	add	r4, sp, #172	; 0xac
 8010b6e:	f7fa ffdb 	bl	800bb28 <memset>
 8010b72:	ab16      	add	r3, sp, #88	; 0x58
 8010b74:	f855 2b04 	ldr.w	r2, [r5], #4
 8010b78:	4621      	mov	r1, r4
 8010b7a:	4658      	mov	r0, fp
 8010b7c:	f7fe ffb8 	bl	800faf0 <_wcrtomb_r>
 8010b80:	4603      	mov	r3, r0
 8010b82:	3301      	adds	r3, #1
 8010b84:	9004      	str	r0, [sp, #16]
 8010b86:	f000 84ce 	beq.w	8011526 <_vfiprintf_r+0xf42>
 8010b8a:	9b04      	ldr	r3, [sp, #16]
 8010b8c:	9507      	str	r5, [sp, #28]
 8010b8e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010b92:	9302      	str	r3, [sp, #8]
 8010b94:	2300      	movs	r3, #0
 8010b96:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 8010b9a:	e706      	b.n	80109aa <_vfiprintf_r+0x3c6>
 8010b9c:	9b07      	ldr	r3, [sp, #28]
 8010b9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ba2:	9206      	str	r2, [sp, #24]
 8010ba4:	2a00      	cmp	r2, #0
 8010ba6:	f280 82bb 	bge.w	8011120 <_vfiprintf_r+0xb3c>
 8010baa:	9a06      	ldr	r2, [sp, #24]
 8010bac:	4252      	negs	r2, r2
 8010bae:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010bb2:	f898 1000 	ldrb.w	r1, [r8]
 8010bb6:	f046 0604 	orr.w	r6, r6, #4
 8010bba:	e57f      	b.n	80106bc <_vfiprintf_r+0xd8>
 8010bbc:	f898 1000 	ldrb.w	r1, [r8]
 8010bc0:	f88d 4043 	strb.w	r4, [sp, #67]	; 0x43
 8010bc4:	e57a      	b.n	80106bc <_vfiprintf_r+0xd8>
 8010bc6:	f898 1000 	ldrb.w	r1, [r8]
 8010bca:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 8010bce:	e575      	b.n	80106bc <_vfiprintf_r+0xd8>
 8010bd0:	4642      	mov	r2, r8
 8010bd2:	f812 1b01 	ldrb.w	r1, [r2], #1
 8010bd6:	292a      	cmp	r1, #42	; 0x2a
 8010bd8:	f000 84b0 	beq.w	801153c <_vfiprintf_r+0xf58>
 8010bdc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8010be0:	2b09      	cmp	r3, #9
 8010be2:	4690      	mov	r8, r2
 8010be4:	f04f 0700 	mov.w	r7, #0
 8010be8:	f63f ad6a 	bhi.w	80106c0 <_vfiprintf_r+0xdc>
 8010bec:	f818 1b01 	ldrb.w	r1, [r8], #1
 8010bf0:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8010bf4:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 8010bf8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8010bfc:	2b09      	cmp	r3, #9
 8010bfe:	d9f5      	bls.n	8010bec <_vfiprintf_r+0x608>
 8010c00:	e55e      	b.n	80106c0 <_vfiprintf_r+0xdc>
 8010c02:	f898 1000 	ldrb.w	r1, [r8]
 8010c06:	f046 0601 	orr.w	r6, r6, #1
 8010c0a:	e557      	b.n	80106bc <_vfiprintf_r+0xd8>
 8010c0c:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	f47f add8 	bne.w	80107c6 <_vfiprintf_r+0x1e2>
 8010c16:	2320      	movs	r3, #32
 8010c18:	f898 1000 	ldrb.w	r1, [r8]
 8010c1c:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 8010c20:	e54c      	b.n	80106bc <_vfiprintf_r+0xd8>
 8010c22:	f898 1000 	ldrb.w	r1, [r8]
 8010c26:	296c      	cmp	r1, #108	; 0x6c
 8010c28:	bf03      	ittte	eq
 8010c2a:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 8010c2e:	f046 0620 	orreq.w	r6, r6, #32
 8010c32:	f108 0801 	addeq.w	r8, r8, #1
 8010c36:	f046 0610 	orrne.w	r6, r6, #16
 8010c3a:	e53f      	b.n	80106bc <_vfiprintf_r+0xd8>
 8010c3c:	f898 1000 	ldrb.w	r1, [r8]
 8010c40:	2968      	cmp	r1, #104	; 0x68
 8010c42:	bf03      	ittte	eq
 8010c44:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 8010c48:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 8010c4c:	f108 0801 	addeq.w	r8, r8, #1
 8010c50:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 8010c54:	e532      	b.n	80106bc <_vfiprintf_r+0xd8>
 8010c56:	f046 0310 	orr.w	r3, r6, #16
 8010c5a:	9302      	str	r3, [sp, #8]
 8010c5c:	9b02      	ldr	r3, [sp, #8]
 8010c5e:	f013 0220 	ands.w	r2, r3, #32
 8010c62:	f000 8225 	beq.w	80110b0 <_vfiprintf_r+0xacc>
 8010c66:	9b07      	ldr	r3, [sp, #28]
 8010c68:	3307      	adds	r3, #7
 8010c6a:	f023 0307 	bic.w	r3, r3, #7
 8010c6e:	4619      	mov	r1, r3
 8010c70:	685a      	ldr	r2, [r3, #4]
 8010c72:	f851 3b08 	ldr.w	r3, [r1], #8
 8010c76:	9107      	str	r1, [sp, #28]
 8010c78:	2101      	movs	r1, #1
 8010c7a:	e61d      	b.n	80108b8 <_vfiprintf_r+0x2d4>
 8010c7c:	9a07      	ldr	r2, [sp, #28]
 8010c7e:	f046 0302 	orr.w	r3, r6, #2
 8010c82:	9302      	str	r3, [sp, #8]
 8010c84:	f852 3b04 	ldr.w	r3, [r2], #4
 8010c88:	9207      	str	r2, [sp, #28]
 8010c8a:	f647 0230 	movw	r2, #30768	; 0x7830
 8010c8e:	f8ad 2044 	strh.w	r2, [sp, #68]	; 0x44
 8010c92:	4aa1      	ldr	r2, [pc, #644]	; (8010f18 <_vfiprintf_r+0x934>)
 8010c94:	920b      	str	r2, [sp, #44]	; 0x2c
 8010c96:	2102      	movs	r1, #2
 8010c98:	2200      	movs	r2, #0
 8010c9a:	e60d      	b.n	80108b8 <_vfiprintf_r+0x2d4>
 8010c9c:	06b7      	lsls	r7, r6, #26
 8010c9e:	f100 8267 	bmi.w	8011170 <_vfiprintf_r+0xb8c>
 8010ca2:	06f5      	lsls	r5, r6, #27
 8010ca4:	f100 8361 	bmi.w	801136a <_vfiprintf_r+0xd86>
 8010ca8:	0674      	lsls	r4, r6, #25
 8010caa:	f100 83ee 	bmi.w	801148a <_vfiprintf_r+0xea6>
 8010cae:	05b0      	lsls	r0, r6, #22
 8010cb0:	f140 835b 	bpl.w	801136a <_vfiprintf_r+0xd86>
 8010cb4:	9b07      	ldr	r3, [sp, #28]
 8010cb6:	9905      	ldr	r1, [sp, #20]
 8010cb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8010cbc:	9307      	str	r3, [sp, #28]
 8010cbe:	7011      	strb	r1, [r2, #0]
 8010cc0:	e4d4      	b.n	801066c <_vfiprintf_r+0x88>
 8010cc2:	9602      	str	r6, [sp, #8]
 8010cc4:	2901      	cmp	r1, #1
 8010cc6:	f43f ada2 	beq.w	801080e <_vfiprintf_r+0x22a>
 8010cca:	2902      	cmp	r1, #2
 8010ccc:	ac44      	add	r4, sp, #272	; 0x110
 8010cce:	d111      	bne.n	8010cf4 <_vfiprintf_r+0x710>
 8010cd0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010cd2:	f003 010f 	and.w	r1, r3, #15
 8010cd6:	091b      	lsrs	r3, r3, #4
 8010cd8:	5c41      	ldrb	r1, [r0, r1]
 8010cda:	f804 1d01 	strb.w	r1, [r4, #-1]!
 8010cde:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8010ce2:	0912      	lsrs	r2, r2, #4
 8010ce4:	ea53 0102 	orrs.w	r1, r3, r2
 8010ce8:	d1f3      	bne.n	8010cd2 <_vfiprintf_r+0x6ee>
 8010cea:	9e02      	ldr	r6, [sp, #8]
 8010cec:	ab44      	add	r3, sp, #272	; 0x110
 8010cee:	1b1b      	subs	r3, r3, r4
 8010cf0:	9304      	str	r3, [sp, #16]
 8010cf2:	e599      	b.n	8010828 <_vfiprintf_r+0x244>
 8010cf4:	f003 0107 	and.w	r1, r3, #7
 8010cf8:	08db      	lsrs	r3, r3, #3
 8010cfa:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
 8010cfe:	08d2      	lsrs	r2, r2, #3
 8010d00:	3130      	adds	r1, #48	; 0x30
 8010d02:	ea53 0502 	orrs.w	r5, r3, r2
 8010d06:	4620      	mov	r0, r4
 8010d08:	f804 1d01 	strb.w	r1, [r4, #-1]!
 8010d0c:	d1f2      	bne.n	8010cf4 <_vfiprintf_r+0x710>
 8010d0e:	9e02      	ldr	r6, [sp, #8]
 8010d10:	07f3      	lsls	r3, r6, #31
 8010d12:	d5eb      	bpl.n	8010cec <_vfiprintf_r+0x708>
 8010d14:	2930      	cmp	r1, #48	; 0x30
 8010d16:	d0e8      	beq.n	8010cea <_vfiprintf_r+0x706>
 8010d18:	2330      	movs	r3, #48	; 0x30
 8010d1a:	3802      	subs	r0, #2
 8010d1c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8010d20:	ab44      	add	r3, sp, #272	; 0x110
 8010d22:	1a1b      	subs	r3, r3, r0
 8010d24:	9e02      	ldr	r6, [sp, #8]
 8010d26:	9304      	str	r3, [sp, #16]
 8010d28:	4604      	mov	r4, r0
 8010d2a:	e57d      	b.n	8010828 <_vfiprintf_r+0x244>
 8010d2c:	9b04      	ldr	r3, [sp, #16]
 8010d2e:	941b      	str	r4, [sp, #108]	; 0x6c
 8010d30:	2201      	movs	r2, #1
 8010d32:	931c      	str	r3, [sp, #112]	; 0x70
 8010d34:	931a      	str	r3, [sp, #104]	; 0x68
 8010d36:	9219      	str	r2, [sp, #100]	; 0x64
 8010d38:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010d3c:	f109 0908 	add.w	r9, r9, #8
 8010d40:	e69e      	b.n	8010a80 <_vfiprintf_r+0x49c>
 8010d42:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010d46:	e491      	b.n	801066c <_vfiprintf_r+0x88>
 8010d48:	9a06      	ldr	r2, [sp, #24]
 8010d4a:	9d02      	ldr	r5, [sp, #8]
 8010d4c:	1b55      	subs	r5, r2, r5
 8010d4e:	2d00      	cmp	r5, #0
 8010d50:	f77f ae78 	ble.w	8010a44 <_vfiprintf_r+0x460>
 8010d54:	2d10      	cmp	r5, #16
 8010d56:	f340 83d3 	ble.w	8011500 <_vfiprintf_r+0xf1c>
 8010d5a:	4619      	mov	r1, r3
 8010d5c:	4643      	mov	r3, r8
 8010d5e:	9409      	str	r4, [sp, #36]	; 0x24
 8010d60:	46b8      	mov	r8, r7
 8010d62:	9c03      	ldr	r4, [sp, #12]
 8010d64:	4637      	mov	r7, r6
 8010d66:	465e      	mov	r6, fp
 8010d68:	469b      	mov	fp, r3
 8010d6a:	e007      	b.n	8010d7c <_vfiprintf_r+0x798>
 8010d6c:	f100 0c02 	add.w	ip, r0, #2
 8010d70:	f109 0908 	add.w	r9, r9, #8
 8010d74:	4610      	mov	r0, r2
 8010d76:	3d10      	subs	r5, #16
 8010d78:	2d10      	cmp	r5, #16
 8010d7a:	dd1f      	ble.n	8010dbc <_vfiprintf_r+0x7d8>
 8010d7c:	4b67      	ldr	r3, [pc, #412]	; (8010f1c <_vfiprintf_r+0x938>)
 8010d7e:	f8c9 3000 	str.w	r3, [r9]
 8010d82:	1c42      	adds	r2, r0, #1
 8010d84:	3110      	adds	r1, #16
 8010d86:	2310      	movs	r3, #16
 8010d88:	2a07      	cmp	r2, #7
 8010d8a:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 8010d8e:	f8c9 3004 	str.w	r3, [r9, #4]
 8010d92:	ddeb      	ble.n	8010d6c <_vfiprintf_r+0x788>
 8010d94:	aa18      	add	r2, sp, #96	; 0x60
 8010d96:	2900      	cmp	r1, #0
 8010d98:	f000 808c 	beq.w	8010eb4 <_vfiprintf_r+0x8d0>
 8010d9c:	4621      	mov	r1, r4
 8010d9e:	4630      	mov	r0, r6
 8010da0:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010da4:	f7ff fbe2 	bl	801056c <__sprint_r.part.0>
 8010da8:	2800      	cmp	r0, #0
 8010daa:	f47f addb 	bne.w	8010964 <_vfiprintf_r+0x380>
 8010dae:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 8010db2:	3d10      	subs	r5, #16
 8010db4:	2d10      	cmp	r5, #16
 8010db6:	f100 0c01 	add.w	ip, r0, #1
 8010dba:	dcdf      	bgt.n	8010d7c <_vfiprintf_r+0x798>
 8010dbc:	465a      	mov	r2, fp
 8010dbe:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8010dc0:	46b3      	mov	fp, r6
 8010dc2:	460b      	mov	r3, r1
 8010dc4:	463e      	mov	r6, r7
 8010dc6:	4647      	mov	r7, r8
 8010dc8:	4690      	mov	r8, r2
 8010dca:	4a54      	ldr	r2, [pc, #336]	; (8010f1c <_vfiprintf_r+0x938>)
 8010dcc:	f8c9 5004 	str.w	r5, [r9, #4]
 8010dd0:	442b      	add	r3, r5
 8010dd2:	f1bc 0f07 	cmp.w	ip, #7
 8010dd6:	e9cd c319 	strd	ip, r3, [sp, #100]	; 0x64
 8010dda:	f8c9 2000 	str.w	r2, [r9]
 8010dde:	f340 81a7 	ble.w	8011130 <_vfiprintf_r+0xb4c>
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	f000 832c 	beq.w	8011440 <_vfiprintf_r+0xe5c>
 8010de8:	9903      	ldr	r1, [sp, #12]
 8010dea:	aa18      	add	r2, sp, #96	; 0x60
 8010dec:	4658      	mov	r0, fp
 8010dee:	f7ff fbbd 	bl	801056c <__sprint_r.part.0>
 8010df2:	2800      	cmp	r0, #0
 8010df4:	f47f adb7 	bne.w	8010966 <_vfiprintf_r+0x382>
 8010df8:	9a04      	ldr	r2, [sp, #16]
 8010dfa:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 8010dfe:	1abd      	subs	r5, r7, r2
 8010e00:	2d00      	cmp	r5, #0
 8010e02:	f100 0101 	add.w	r1, r0, #1
 8010e06:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010e0a:	f77f ae20 	ble.w	8010a4e <_vfiprintf_r+0x46a>
 8010e0e:	2d10      	cmp	r5, #16
 8010e10:	dd32      	ble.n	8010e78 <_vfiprintf_r+0x894>
 8010e12:	4619      	mov	r1, r3
 8010e14:	4643      	mov	r3, r8
 8010e16:	9409      	str	r4, [sp, #36]	; 0x24
 8010e18:	46b0      	mov	r8, r6
 8010e1a:	9c03      	ldr	r4, [sp, #12]
 8010e1c:	465e      	mov	r6, fp
 8010e1e:	2710      	movs	r7, #16
 8010e20:	469b      	mov	fp, r3
 8010e22:	e007      	b.n	8010e34 <_vfiprintf_r+0x850>
 8010e24:	f100 0c02 	add.w	ip, r0, #2
 8010e28:	f109 0908 	add.w	r9, r9, #8
 8010e2c:	4610      	mov	r0, r2
 8010e2e:	3d10      	subs	r5, #16
 8010e30:	2d10      	cmp	r5, #16
 8010e32:	dd1a      	ble.n	8010e6a <_vfiprintf_r+0x886>
 8010e34:	1c42      	adds	r2, r0, #1
 8010e36:	4b39      	ldr	r3, [pc, #228]	; (8010f1c <_vfiprintf_r+0x938>)
 8010e38:	3110      	adds	r1, #16
 8010e3a:	2a07      	cmp	r2, #7
 8010e3c:	e9c9 3700 	strd	r3, r7, [r9]
 8010e40:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 8010e44:	ddee      	ble.n	8010e24 <_vfiprintf_r+0x840>
 8010e46:	aa18      	add	r2, sp, #96	; 0x60
 8010e48:	b329      	cbz	r1, 8010e96 <_vfiprintf_r+0x8b2>
 8010e4a:	4621      	mov	r1, r4
 8010e4c:	4630      	mov	r0, r6
 8010e4e:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010e52:	f7ff fb8b 	bl	801056c <__sprint_r.part.0>
 8010e56:	2800      	cmp	r0, #0
 8010e58:	f47f ad84 	bne.w	8010964 <_vfiprintf_r+0x380>
 8010e5c:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 8010e60:	3d10      	subs	r5, #16
 8010e62:	2d10      	cmp	r5, #16
 8010e64:	f100 0c01 	add.w	ip, r0, #1
 8010e68:	dce4      	bgt.n	8010e34 <_vfiprintf_r+0x850>
 8010e6a:	465a      	mov	r2, fp
 8010e6c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8010e6e:	460b      	mov	r3, r1
 8010e70:	46b3      	mov	fp, r6
 8010e72:	4661      	mov	r1, ip
 8010e74:	4646      	mov	r6, r8
 8010e76:	4690      	mov	r8, r2
 8010e78:	4a28      	ldr	r2, [pc, #160]	; (8010f1c <_vfiprintf_r+0x938>)
 8010e7a:	f8c9 5004 	str.w	r5, [r9, #4]
 8010e7e:	442b      	add	r3, r5
 8010e80:	2907      	cmp	r1, #7
 8010e82:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 8010e86:	f8c9 2000 	str.w	r2, [r9]
 8010e8a:	f300 80f3 	bgt.w	8011074 <_vfiprintf_r+0xa90>
 8010e8e:	f109 0908 	add.w	r9, r9, #8
 8010e92:	3101      	adds	r1, #1
 8010e94:	e5db      	b.n	8010a4e <_vfiprintf_r+0x46a>
 8010e96:	f04f 0c01 	mov.w	ip, #1
 8010e9a:	4608      	mov	r0, r1
 8010e9c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010ea0:	e7c5      	b.n	8010e2e <_vfiprintf_r+0x84a>
 8010ea2:	9903      	ldr	r1, [sp, #12]
 8010ea4:	aa18      	add	r2, sp, #96	; 0x60
 8010ea6:	4658      	mov	r0, fp
 8010ea8:	f7ff fb60 	bl	801056c <__sprint_r.part.0>
 8010eac:	2800      	cmp	r0, #0
 8010eae:	f43f adfa 	beq.w	8010aa6 <_vfiprintf_r+0x4c2>
 8010eb2:	e558      	b.n	8010966 <_vfiprintf_r+0x382>
 8010eb4:	f04f 0c01 	mov.w	ip, #1
 8010eb8:	4608      	mov	r0, r1
 8010eba:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010ebe:	e75a      	b.n	8010d76 <_vfiprintf_r+0x792>
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	f000 810c 	beq.w	80110de <_vfiprintf_r+0xafa>
 8010ec6:	9903      	ldr	r1, [sp, #12]
 8010ec8:	aa18      	add	r2, sp, #96	; 0x60
 8010eca:	4658      	mov	r0, fp
 8010ecc:	f7ff fb4e 	bl	801056c <__sprint_r.part.0>
 8010ed0:	2800      	cmp	r0, #0
 8010ed2:	f47f ad48 	bne.w	8010966 <_vfiprintf_r+0x382>
 8010ed6:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 8010eda:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010ede:	1c41      	adds	r1, r0, #1
 8010ee0:	e58e      	b.n	8010a00 <_vfiprintf_r+0x41c>
 8010ee2:	2302      	movs	r3, #2
 8010ee4:	aa11      	add	r2, sp, #68	; 0x44
 8010ee6:	931c      	str	r3, [sp, #112]	; 0x70
 8010ee8:	921b      	str	r2, [sp, #108]	; 0x6c
 8010eea:	2101      	movs	r1, #1
 8010eec:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010ef0:	4608      	mov	r0, r1
 8010ef2:	f109 0908 	add.w	r9, r9, #8
 8010ef6:	1c41      	adds	r1, r0, #1
 8010ef8:	e5a0      	b.n	8010a3c <_vfiprintf_r+0x458>
 8010efa:	2d10      	cmp	r5, #16
 8010efc:	f340 82e2 	ble.w	80114c4 <_vfiprintf_r+0xee0>
 8010f00:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 8010f04:	4618      	mov	r0, r3
 8010f06:	4643      	mov	r3, r8
 8010f08:	940f      	str	r4, [sp, #60]	; 0x3c
 8010f0a:	46b8      	mov	r8, r7
 8010f0c:	9c03      	ldr	r4, [sp, #12]
 8010f0e:	4637      	mov	r7, r6
 8010f10:	465e      	mov	r6, fp
 8010f12:	469b      	mov	fp, r3
 8010f14:	e00c      	b.n	8010f30 <_vfiprintf_r+0x94c>
 8010f16:	bf00      	nop
 8010f18:	080127f4 	.word	0x080127f4
 8010f1c:	08012abc 	.word	0x08012abc
 8010f20:	f101 0c02 	add.w	ip, r1, #2
 8010f24:	f109 0908 	add.w	r9, r9, #8
 8010f28:	4611      	mov	r1, r2
 8010f2a:	3d10      	subs	r5, #16
 8010f2c:	2d10      	cmp	r5, #16
 8010f2e:	dd1d      	ble.n	8010f6c <_vfiprintf_r+0x988>
 8010f30:	4bb2      	ldr	r3, [pc, #712]	; (80111fc <_vfiprintf_r+0xc18>)
 8010f32:	f8c9 3000 	str.w	r3, [r9]
 8010f36:	1c4a      	adds	r2, r1, #1
 8010f38:	3010      	adds	r0, #16
 8010f3a:	2310      	movs	r3, #16
 8010f3c:	2a07      	cmp	r2, #7
 8010f3e:	e9cd 2019 	strd	r2, r0, [sp, #100]	; 0x64
 8010f42:	f8c9 3004 	str.w	r3, [r9, #4]
 8010f46:	ddeb      	ble.n	8010f20 <_vfiprintf_r+0x93c>
 8010f48:	aa18      	add	r2, sp, #96	; 0x60
 8010f4a:	b330      	cbz	r0, 8010f9a <_vfiprintf_r+0x9b6>
 8010f4c:	4621      	mov	r1, r4
 8010f4e:	4630      	mov	r0, r6
 8010f50:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010f54:	f7ff fb0a 	bl	801056c <__sprint_r.part.0>
 8010f58:	2800      	cmp	r0, #0
 8010f5a:	f47f ad03 	bne.w	8010964 <_vfiprintf_r+0x380>
 8010f5e:	e9dd 1019 	ldrd	r1, r0, [sp, #100]	; 0x64
 8010f62:	3d10      	subs	r5, #16
 8010f64:	2d10      	cmp	r5, #16
 8010f66:	f101 0c01 	add.w	ip, r1, #1
 8010f6a:	dce1      	bgt.n	8010f30 <_vfiprintf_r+0x94c>
 8010f6c:	465a      	mov	r2, fp
 8010f6e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8010f70:	4603      	mov	r3, r0
 8010f72:	46b3      	mov	fp, r6
 8010f74:	4660      	mov	r0, ip
 8010f76:	463e      	mov	r6, r7
 8010f78:	4647      	mov	r7, r8
 8010f7a:	4690      	mov	r8, r2
 8010f7c:	4a9f      	ldr	r2, [pc, #636]	; (80111fc <_vfiprintf_r+0xc18>)
 8010f7e:	f8c9 5004 	str.w	r5, [r9, #4]
 8010f82:	442b      	add	r3, r5
 8010f84:	2807      	cmp	r0, #7
 8010f86:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 8010f8a:	f8c9 2000 	str.w	r2, [r9]
 8010f8e:	f300 80b6 	bgt.w	80110fe <_vfiprintf_r+0xb1a>
 8010f92:	f109 0908 	add.w	r9, r9, #8
 8010f96:	1c41      	adds	r1, r0, #1
 8010f98:	e51e      	b.n	80109d8 <_vfiprintf_r+0x3f4>
 8010f9a:	4601      	mov	r1, r0
 8010f9c:	f04f 0c01 	mov.w	ip, #1
 8010fa0:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010fa4:	e7c1      	b.n	8010f2a <_vfiprintf_r+0x946>
 8010fa6:	0776      	lsls	r6, r6, #29
 8010fa8:	9319      	str	r3, [sp, #100]	; 0x64
 8010faa:	d54a      	bpl.n	8011042 <_vfiprintf_r+0xa5e>
 8010fac:	9a06      	ldr	r2, [sp, #24]
 8010fae:	9902      	ldr	r1, [sp, #8]
 8010fb0:	1a54      	subs	r4, r2, r1
 8010fb2:	2c00      	cmp	r4, #0
 8010fb4:	dd45      	ble.n	8011042 <_vfiprintf_r+0xa5e>
 8010fb6:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8010fba:	2c10      	cmp	r4, #16
 8010fbc:	f340 829d 	ble.w	80114fa <_vfiprintf_r+0xf16>
 8010fc0:	9919      	ldr	r1, [sp, #100]	; 0x64
 8010fc2:	9e03      	ldr	r6, [sp, #12]
 8010fc4:	2510      	movs	r5, #16
 8010fc6:	e006      	b.n	8010fd6 <_vfiprintf_r+0x9f2>
 8010fc8:	1c88      	adds	r0, r1, #2
 8010fca:	f109 0908 	add.w	r9, r9, #8
 8010fce:	4611      	mov	r1, r2
 8010fd0:	3c10      	subs	r4, #16
 8010fd2:	2c10      	cmp	r4, #16
 8010fd4:	dd1a      	ble.n	801100c <_vfiprintf_r+0xa28>
 8010fd6:	1c4a      	adds	r2, r1, #1
 8010fd8:	4888      	ldr	r0, [pc, #544]	; (80111fc <_vfiprintf_r+0xc18>)
 8010fda:	3310      	adds	r3, #16
 8010fdc:	2a07      	cmp	r2, #7
 8010fde:	e9c9 0500 	strd	r0, r5, [r9]
 8010fe2:	e9cd 2319 	strd	r2, r3, [sp, #100]	; 0x64
 8010fe6:	ddef      	ble.n	8010fc8 <_vfiprintf_r+0x9e4>
 8010fe8:	aa18      	add	r2, sp, #96	; 0x60
 8010fea:	b32b      	cbz	r3, 8011038 <_vfiprintf_r+0xa54>
 8010fec:	4631      	mov	r1, r6
 8010fee:	4658      	mov	r0, fp
 8010ff0:	f7ff fabc 	bl	801056c <__sprint_r.part.0>
 8010ff4:	2800      	cmp	r0, #0
 8010ff6:	f47f acb6 	bne.w	8010966 <_vfiprintf_r+0x382>
 8010ffa:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 8010ffe:	3c10      	subs	r4, #16
 8011000:	2c10      	cmp	r4, #16
 8011002:	f101 0001 	add.w	r0, r1, #1
 8011006:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 801100a:	dce4      	bgt.n	8010fd6 <_vfiprintf_r+0x9f2>
 801100c:	4a7b      	ldr	r2, [pc, #492]	; (80111fc <_vfiprintf_r+0xc18>)
 801100e:	f8c9 4004 	str.w	r4, [r9, #4]
 8011012:	4423      	add	r3, r4
 8011014:	2807      	cmp	r0, #7
 8011016:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 801101a:	f8c9 2000 	str.w	r2, [r9]
 801101e:	f77f ad37 	ble.w	8010a90 <_vfiprintf_r+0x4ac>
 8011022:	b173      	cbz	r3, 8011042 <_vfiprintf_r+0xa5e>
 8011024:	9903      	ldr	r1, [sp, #12]
 8011026:	aa18      	add	r2, sp, #96	; 0x60
 8011028:	4658      	mov	r0, fp
 801102a:	f7ff fa9f 	bl	801056c <__sprint_r.part.0>
 801102e:	2800      	cmp	r0, #0
 8011030:	f47f ac99 	bne.w	8010966 <_vfiprintf_r+0x382>
 8011034:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8011036:	e52b      	b.n	8010a90 <_vfiprintf_r+0x4ac>
 8011038:	2001      	movs	r0, #1
 801103a:	4619      	mov	r1, r3
 801103c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8011040:	e7c6      	b.n	8010fd0 <_vfiprintf_r+0x9ec>
 8011042:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8011046:	9902      	ldr	r1, [sp, #8]
 8011048:	428a      	cmp	r2, r1
 801104a:	bfac      	ite	ge
 801104c:	189b      	addge	r3, r3, r2
 801104e:	185b      	addlt	r3, r3, r1
 8011050:	9305      	str	r3, [sp, #20]
 8011052:	e528      	b.n	8010aa6 <_vfiprintf_r+0x4c2>
 8011054:	9b03      	ldr	r3, [sp, #12]
 8011056:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 801105a:	058f      	lsls	r7, r1, #22
 801105c:	b28a      	uxth	r2, r1
 801105e:	f53f aae0 	bmi.w	8010622 <_vfiprintf_r+0x3e>
 8011062:	461d      	mov	r5, r3
 8011064:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011066:	f7fc ffef 	bl	800e048 <__retarget_lock_acquire_recursive>
 801106a:	f9b5 100c 	ldrsh.w	r1, [r5, #12]
 801106e:	b28a      	uxth	r2, r1
 8011070:	f7ff bad7 	b.w	8010622 <_vfiprintf_r+0x3e>
 8011074:	2b00      	cmp	r3, #0
 8011076:	f43f ae59 	beq.w	8010d2c <_vfiprintf_r+0x748>
 801107a:	9903      	ldr	r1, [sp, #12]
 801107c:	aa18      	add	r2, sp, #96	; 0x60
 801107e:	4658      	mov	r0, fp
 8011080:	f7ff fa74 	bl	801056c <__sprint_r.part.0>
 8011084:	2800      	cmp	r0, #0
 8011086:	f47f ac6e 	bne.w	8010966 <_vfiprintf_r+0x382>
 801108a:	9919      	ldr	r1, [sp, #100]	; 0x64
 801108c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801108e:	3101      	adds	r1, #1
 8011090:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8011094:	e4db      	b.n	8010a4e <_vfiprintf_r+0x46a>
 8011096:	9219      	str	r2, [sp, #100]	; 0x64
 8011098:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 801109c:	e44f      	b.n	801093e <_vfiprintf_r+0x35a>
 801109e:	2f00      	cmp	r7, #0
 80110a0:	f47f abba 	bne.w	8010818 <_vfiprintf_r+0x234>
 80110a4:	9e02      	ldr	r6, [sp, #8]
 80110a6:	2700      	movs	r7, #0
 80110a8:	9704      	str	r7, [sp, #16]
 80110aa:	ac44      	add	r4, sp, #272	; 0x110
 80110ac:	f7ff bbbc 	b.w	8010828 <_vfiprintf_r+0x244>
 80110b0:	9b02      	ldr	r3, [sp, #8]
 80110b2:	f013 0310 	ands.w	r3, r3, #16
 80110b6:	d154      	bne.n	8011162 <_vfiprintf_r+0xb7e>
 80110b8:	9a02      	ldr	r2, [sp, #8]
 80110ba:	f012 0040 	ands.w	r0, r2, #64	; 0x40
 80110be:	f000 8167 	beq.w	8011390 <_vfiprintf_r+0xdac>
 80110c2:	9907      	ldr	r1, [sp, #28]
 80110c4:	461a      	mov	r2, r3
 80110c6:	f851 3b04 	ldr.w	r3, [r1], #4
 80110ca:	9107      	str	r1, [sp, #28]
 80110cc:	b29b      	uxth	r3, r3
 80110ce:	2101      	movs	r1, #1
 80110d0:	f7ff bbf2 	b.w	80108b8 <_vfiprintf_r+0x2d4>
 80110d4:	2101      	movs	r1, #1
 80110d6:	4618      	mov	r0, r3
 80110d8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 80110dc:	e4ae      	b.n	8010a3c <_vfiprintf_r+0x458>
 80110de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80110e0:	2a00      	cmp	r2, #0
 80110e2:	d15e      	bne.n	80111a2 <_vfiprintf_r+0xbbe>
 80110e4:	4618      	mov	r0, r3
 80110e6:	2101      	movs	r1, #1
 80110e8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 80110ec:	e4a6      	b.n	8010a3c <_vfiprintf_r+0x458>
 80110ee:	425b      	negs	r3, r3
 80110f0:	eb62 0242 	sbc.w	r2, r2, r2, lsl #1
 80110f4:	9602      	str	r6, [sp, #8]
 80110f6:	202d      	movs	r0, #45	; 0x2d
 80110f8:	2101      	movs	r1, #1
 80110fa:	f7ff bbde 	b.w	80108ba <_vfiprintf_r+0x2d6>
 80110fe:	2b00      	cmp	r3, #0
 8011100:	f000 808d 	beq.w	801121e <_vfiprintf_r+0xc3a>
 8011104:	9903      	ldr	r1, [sp, #12]
 8011106:	aa18      	add	r2, sp, #96	; 0x60
 8011108:	4658      	mov	r0, fp
 801110a:	f7ff fa2f 	bl	801056c <__sprint_r.part.0>
 801110e:	2800      	cmp	r0, #0
 8011110:	f47f ac29 	bne.w	8010966 <_vfiprintf_r+0x382>
 8011114:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 8011118:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 801111c:	1c41      	adds	r1, r0, #1
 801111e:	e45b      	b.n	80109d8 <_vfiprintf_r+0x3f4>
 8011120:	f898 1000 	ldrb.w	r1, [r8]
 8011124:	9307      	str	r3, [sp, #28]
 8011126:	f7ff bac9 	b.w	80106bc <_vfiprintf_r+0xd8>
 801112a:	ac44      	add	r4, sp, #272	; 0x110
 801112c:	f7ff bb7c 	b.w	8010828 <_vfiprintf_r+0x244>
 8011130:	f109 0908 	add.w	r9, r9, #8
 8011134:	f10c 0101 	add.w	r1, ip, #1
 8011138:	4660      	mov	r0, ip
 801113a:	e483      	b.n	8010a44 <_vfiprintf_r+0x460>
 801113c:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 8011140:	f040 8191 	bne.w	8011466 <_vfiprintf_r+0xe82>
 8011144:	f851 3b04 	ldr.w	r3, [r1], #4
 8011148:	9107      	str	r1, [sp, #28]
 801114a:	f7ff bbb1 	b.w	80108b0 <_vfiprintf_r+0x2cc>
 801114e:	05b3      	lsls	r3, r6, #22
 8011150:	f100 8182 	bmi.w	8011458 <_vfiprintf_r+0xe74>
 8011154:	f852 3b04 	ldr.w	r3, [r2], #4
 8011158:	9207      	str	r2, [sp, #28]
 801115a:	17da      	asrs	r2, r3, #31
 801115c:	4611      	mov	r1, r2
 801115e:	f7ff bb49 	b.w	80107f4 <_vfiprintf_r+0x210>
 8011162:	9907      	ldr	r1, [sp, #28]
 8011164:	f851 3b04 	ldr.w	r3, [r1], #4
 8011168:	9107      	str	r1, [sp, #28]
 801116a:	2101      	movs	r1, #1
 801116c:	f7ff bba4 	b.w	80108b8 <_vfiprintf_r+0x2d4>
 8011170:	9b07      	ldr	r3, [sp, #28]
 8011172:	9805      	ldr	r0, [sp, #20]
 8011174:	f853 1b04 	ldr.w	r1, [r3], #4
 8011178:	9307      	str	r3, [sp, #28]
 801117a:	17c2      	asrs	r2, r0, #31
 801117c:	e9c1 0200 	strd	r0, r2, [r1]
 8011180:	f7ff ba74 	b.w	801066c <_vfiprintf_r+0x88>
 8011184:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011186:	2b00      	cmp	r3, #0
 8011188:	f43f ab1d 	beq.w	80107c6 <_vfiprintf_r+0x1e2>
 801118c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801118e:	781b      	ldrb	r3, [r3, #0]
 8011190:	2b00      	cmp	r3, #0
 8011192:	f43f ab18 	beq.w	80107c6 <_vfiprintf_r+0x1e2>
 8011196:	f898 1000 	ldrb.w	r1, [r8]
 801119a:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 801119e:	f7ff ba8d 	b.w	80106bc <_vfiprintf_r+0xd8>
 80111a2:	2302      	movs	r3, #2
 80111a4:	aa11      	add	r2, sp, #68	; 0x44
 80111a6:	931c      	str	r3, [sp, #112]	; 0x70
 80111a8:	921b      	str	r2, [sp, #108]	; 0x6c
 80111aa:	2001      	movs	r0, #1
 80111ac:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 80111b0:	e69f      	b.n	8010ef2 <_vfiprintf_r+0x90e>
 80111b2:	9602      	str	r6, [sp, #8]
 80111b4:	e552      	b.n	8010c5c <_vfiprintf_r+0x678>
 80111b6:	4b12      	ldr	r3, [pc, #72]	; (8011200 <_vfiprintf_r+0xc1c>)
 80111b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80111ba:	f016 0220 	ands.w	r2, r6, #32
 80111be:	d05f      	beq.n	8011280 <_vfiprintf_r+0xc9c>
 80111c0:	9b07      	ldr	r3, [sp, #28]
 80111c2:	3307      	adds	r3, #7
 80111c4:	f023 0307 	bic.w	r3, r3, #7
 80111c8:	4618      	mov	r0, r3
 80111ca:	685a      	ldr	r2, [r3, #4]
 80111cc:	f850 3b08 	ldr.w	r3, [r0], #8
 80111d0:	9007      	str	r0, [sp, #28]
 80111d2:	07f4      	lsls	r4, r6, #31
 80111d4:	d509      	bpl.n	80111ea <_vfiprintf_r+0xc06>
 80111d6:	ea53 0002 	orrs.w	r0, r3, r2
 80111da:	d006      	beq.n	80111ea <_vfiprintf_r+0xc06>
 80111dc:	f88d 1045 	strb.w	r1, [sp, #69]	; 0x45
 80111e0:	2130      	movs	r1, #48	; 0x30
 80111e2:	f046 0602 	orr.w	r6, r6, #2
 80111e6:	f88d 1044 	strb.w	r1, [sp, #68]	; 0x44
 80111ea:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 80111ee:	9102      	str	r1, [sp, #8]
 80111f0:	2102      	movs	r1, #2
 80111f2:	f7ff bb61 	b.w	80108b8 <_vfiprintf_r+0x2d4>
 80111f6:	4b03      	ldr	r3, [pc, #12]	; (8011204 <_vfiprintf_r+0xc20>)
 80111f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80111fa:	e7de      	b.n	80111ba <_vfiprintf_r+0xbd6>
 80111fc:	08012aac 	.word	0x08012aac
 8011200:	080127f4 	.word	0x080127f4
 8011204:	08012808 	.word	0x08012808
 8011208:	9b07      	ldr	r3, [sp, #28]
 801120a:	2101      	movs	r1, #1
 801120c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011210:	9102      	str	r1, [sp, #8]
 8011212:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 8011216:	9307      	str	r3, [sp, #28]
 8011218:	9104      	str	r1, [sp, #16]
 801121a:	ac2b      	add	r4, sp, #172	; 0xac
 801121c:	e4ba      	b.n	8010b94 <_vfiprintf_r+0x5b0>
 801121e:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 8011222:	2a00      	cmp	r2, #0
 8011224:	f040 8126 	bne.w	8011474 <_vfiprintf_r+0xe90>
 8011228:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801122a:	2a00      	cmp	r2, #0
 801122c:	f47f ae59 	bne.w	8010ee2 <_vfiprintf_r+0x8fe>
 8011230:	4618      	mov	r0, r3
 8011232:	2101      	movs	r1, #1
 8011234:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8011238:	e404      	b.n	8010a44 <_vfiprintf_r+0x460>
 801123a:	2100      	movs	r1, #0
 801123c:	2208      	movs	r2, #8
 801123e:	a816      	add	r0, sp, #88	; 0x58
 8011240:	9413      	str	r4, [sp, #76]	; 0x4c
 8011242:	f7fa fc71 	bl	800bb28 <memset>
 8011246:	1c79      	adds	r1, r7, #1
 8011248:	f000 80b2 	beq.w	80113b0 <_vfiprintf_r+0xdcc>
 801124c:	2500      	movs	r5, #0
 801124e:	9407      	str	r4, [sp, #28]
 8011250:	462c      	mov	r4, r5
 8011252:	e00c      	b.n	801126e <_vfiprintf_r+0xc8a>
 8011254:	a92b      	add	r1, sp, #172	; 0xac
 8011256:	4658      	mov	r0, fp
 8011258:	f7fe fc4a 	bl	800faf0 <_wcrtomb_r>
 801125c:	1c42      	adds	r2, r0, #1
 801125e:	4420      	add	r0, r4
 8011260:	f000 8161 	beq.w	8011526 <_vfiprintf_r+0xf42>
 8011264:	42b8      	cmp	r0, r7
 8011266:	dc08      	bgt.n	801127a <_vfiprintf_r+0xc96>
 8011268:	f000 8165 	beq.w	8011536 <_vfiprintf_r+0xf52>
 801126c:	4604      	mov	r4, r0
 801126e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8011270:	5952      	ldr	r2, [r2, r5]
 8011272:	ab16      	add	r3, sp, #88	; 0x58
 8011274:	3504      	adds	r5, #4
 8011276:	2a00      	cmp	r2, #0
 8011278:	d1ec      	bne.n	8011254 <_vfiprintf_r+0xc70>
 801127a:	9404      	str	r4, [sp, #16]
 801127c:	9c07      	ldr	r4, [sp, #28]
 801127e:	e0a5      	b.n	80113cc <_vfiprintf_r+0xde8>
 8011280:	f016 0310 	ands.w	r3, r6, #16
 8011284:	9807      	ldr	r0, [sp, #28]
 8011286:	d10c      	bne.n	80112a2 <_vfiprintf_r+0xcbe>
 8011288:	f016 0440 	ands.w	r4, r6, #64	; 0x40
 801128c:	d005      	beq.n	801129a <_vfiprintf_r+0xcb6>
 801128e:	461a      	mov	r2, r3
 8011290:	f850 3b04 	ldr.w	r3, [r0], #4
 8011294:	9007      	str	r0, [sp, #28]
 8011296:	b29b      	uxth	r3, r3
 8011298:	e79b      	b.n	80111d2 <_vfiprintf_r+0xbee>
 801129a:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 801129e:	f040 80d5 	bne.w	801144c <_vfiprintf_r+0xe68>
 80112a2:	f850 3b04 	ldr.w	r3, [r0], #4
 80112a6:	9007      	str	r0, [sp, #28]
 80112a8:	e793      	b.n	80111d2 <_vfiprintf_r+0xbee>
 80112aa:	9902      	ldr	r1, [sp, #8]
 80112ac:	f8cd 8020 	str.w	r8, [sp, #32]
 80112b0:	f401 6680 	and.w	r6, r1, #1024	; 0x400
 80112b4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80112b8:	9704      	str	r7, [sp, #16]
 80112ba:	f04f 0c00 	mov.w	ip, #0
 80112be:	ac44      	add	r4, sp, #272	; 0x110
 80112c0:	e005      	b.n	80112ce <_vfiprintf_r+0xcea>
 80112c2:	2b0a      	cmp	r3, #10
 80112c4:	f172 0200 	sbcs.w	r2, r2, #0
 80112c8:	d336      	bcc.n	8011338 <_vfiprintf_r+0xd54>
 80112ca:	463b      	mov	r3, r7
 80112cc:	462a      	mov	r2, r5
 80112ce:	f8df e290 	ldr.w	lr, [pc, #656]	; 8011560 <_vfiprintf_r+0xf7c>
 80112d2:	1899      	adds	r1, r3, r2
 80112d4:	f141 0100 	adc.w	r1, r1, #0
 80112d8:	fbae 0501 	umull	r0, r5, lr, r1
 80112dc:	f025 0003 	bic.w	r0, r5, #3
 80112e0:	eb00 0095 	add.w	r0, r0, r5, lsr #2
 80112e4:	1a09      	subs	r1, r1, r0
 80112e6:	1a58      	subs	r0, r3, r1
 80112e8:	f04f 35cc 	mov.w	r5, #3435973836	; 0xcccccccc
 80112ec:	f162 0700 	sbc.w	r7, r2, #0
 80112f0:	fb05 f500 	mul.w	r5, r5, r0
 80112f4:	fb0e 5507 	mla	r5, lr, r7, r5
 80112f8:	fba0 700e 	umull	r7, r0, r0, lr
 80112fc:	4405      	add	r5, r0
 80112fe:	f007 0e01 	and.w	lr, r7, #1
 8011302:	2005      	movs	r0, #5
 8011304:	fbae 0e00 	umull	r0, lr, lr, r0
 8011308:	1840      	adds	r0, r0, r1
 801130a:	087f      	lsrs	r7, r7, #1
 801130c:	3030      	adds	r0, #48	; 0x30
 801130e:	f804 0c01 	strb.w	r0, [r4, #-1]
 8011312:	ea47 77c5 	orr.w	r7, r7, r5, lsl #31
 8011316:	f10c 0c01 	add.w	ip, ip, #1
 801131a:	3c01      	subs	r4, #1
 801131c:	086d      	lsrs	r5, r5, #1
 801131e:	2e00      	cmp	r6, #0
 8011320:	d0cf      	beq.n	80112c2 <_vfiprintf_r+0xcde>
 8011322:	f898 1000 	ldrb.w	r1, [r8]
 8011326:	4561      	cmp	r1, ip
 8011328:	d1cb      	bne.n	80112c2 <_vfiprintf_r+0xcde>
 801132a:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 801132e:	d0c8      	beq.n	80112c2 <_vfiprintf_r+0xcde>
 8011330:	2b0a      	cmp	r3, #10
 8011332:	f172 0200 	sbcs.w	r2, r2, #0
 8011336:	d26c      	bcs.n	8011412 <_vfiprintf_r+0xe2e>
 8011338:	ab44      	add	r3, sp, #272	; 0x110
 801133a:	1b1b      	subs	r3, r3, r4
 801133c:	9f04      	ldr	r7, [sp, #16]
 801133e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8011342:	9e02      	ldr	r6, [sp, #8]
 8011344:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011348:	9304      	str	r3, [sp, #16]
 801134a:	f7ff ba6d 	b.w	8010828 <_vfiprintf_r+0x244>
 801134e:	9602      	str	r6, [sp, #8]
 8011350:	f7ff ba5d 	b.w	801080e <_vfiprintf_r+0x22a>
 8011354:	4658      	mov	r0, fp
 8011356:	f7fc fda3 	bl	800dea0 <__sinit>
 801135a:	f7ff b95a 	b.w	8010612 <_vfiprintf_r+0x2e>
 801135e:	2901      	cmp	r1, #1
 8011360:	9602      	str	r6, [sp, #8]
 8011362:	f47f acb2 	bne.w	8010cca <_vfiprintf_r+0x6e6>
 8011366:	f7ff ba57 	b.w	8010818 <_vfiprintf_r+0x234>
 801136a:	9b07      	ldr	r3, [sp, #28]
 801136c:	9905      	ldr	r1, [sp, #20]
 801136e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011372:	6011      	str	r1, [r2, #0]
 8011374:	9307      	str	r3, [sp, #28]
 8011376:	f7ff b979 	b.w	801066c <_vfiprintf_r+0x88>
 801137a:	2f06      	cmp	r7, #6
 801137c:	463b      	mov	r3, r7
 801137e:	9a02      	ldr	r2, [sp, #8]
 8011380:	4c78      	ldr	r4, [pc, #480]	; (8011564 <_vfiprintf_r+0xf80>)
 8011382:	9207      	str	r2, [sp, #28]
 8011384:	bf28      	it	cs
 8011386:	2306      	movcs	r3, #6
 8011388:	9304      	str	r3, [sp, #16]
 801138a:	9302      	str	r3, [sp, #8]
 801138c:	f7ff bb0d 	b.w	80109aa <_vfiprintf_r+0x3c6>
 8011390:	9b02      	ldr	r3, [sp, #8]
 8011392:	9907      	ldr	r1, [sp, #28]
 8011394:	f413 7200 	ands.w	r2, r3, #512	; 0x200
 8011398:	bf14      	ite	ne
 801139a:	f851 3b04 	ldrne.w	r3, [r1], #4
 801139e:	f851 3b04 	ldreq.w	r3, [r1], #4
 80113a2:	9107      	str	r1, [sp, #28]
 80113a4:	bf1c      	itt	ne
 80113a6:	4602      	movne	r2, r0
 80113a8:	b2db      	uxtbne	r3, r3
 80113aa:	2101      	movs	r1, #1
 80113ac:	f7ff ba84 	b.w	80108b8 <_vfiprintf_r+0x2d4>
 80113b0:	ab16      	add	r3, sp, #88	; 0x58
 80113b2:	9300      	str	r3, [sp, #0]
 80113b4:	2300      	movs	r3, #0
 80113b6:	4619      	mov	r1, r3
 80113b8:	aa13      	add	r2, sp, #76	; 0x4c
 80113ba:	4658      	mov	r0, fp
 80113bc:	f7fe fbbe 	bl	800fb3c <_wcsrtombs_r>
 80113c0:	4603      	mov	r3, r0
 80113c2:	3301      	adds	r3, #1
 80113c4:	9004      	str	r0, [sp, #16]
 80113c6:	f000 80ae 	beq.w	8011526 <_vfiprintf_r+0xf42>
 80113ca:	9413      	str	r4, [sp, #76]	; 0x4c
 80113cc:	9b04      	ldr	r3, [sp, #16]
 80113ce:	b37b      	cbz	r3, 8011430 <_vfiprintf_r+0xe4c>
 80113d0:	2b63      	cmp	r3, #99	; 0x63
 80113d2:	dc62      	bgt.n	801149a <_vfiprintf_r+0xeb6>
 80113d4:	2300      	movs	r3, #0
 80113d6:	9308      	str	r3, [sp, #32]
 80113d8:	ac2b      	add	r4, sp, #172	; 0xac
 80113da:	2208      	movs	r2, #8
 80113dc:	2100      	movs	r1, #0
 80113de:	a816      	add	r0, sp, #88	; 0x58
 80113e0:	f7fa fba2 	bl	800bb28 <memset>
 80113e4:	9d04      	ldr	r5, [sp, #16]
 80113e6:	ab16      	add	r3, sp, #88	; 0x58
 80113e8:	9300      	str	r3, [sp, #0]
 80113ea:	aa13      	add	r2, sp, #76	; 0x4c
 80113ec:	462b      	mov	r3, r5
 80113ee:	4621      	mov	r1, r4
 80113f0:	4658      	mov	r0, fp
 80113f2:	f7fe fba3 	bl	800fb3c <_wcsrtombs_r>
 80113f6:	4285      	cmp	r5, r0
 80113f8:	f040 80ab 	bne.w	8011552 <_vfiprintf_r+0xf6e>
 80113fc:	9b02      	ldr	r3, [sp, #8]
 80113fe:	9a04      	ldr	r2, [sp, #16]
 8011400:	9307      	str	r3, [sp, #28]
 8011402:	2300      	movs	r3, #0
 8011404:	54a3      	strb	r3, [r4, r2]
 8011406:	461f      	mov	r7, r3
 8011408:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801140c:	9302      	str	r3, [sp, #8]
 801140e:	f7ff ba12 	b.w	8010836 <_vfiprintf_r+0x252>
 8011412:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011414:	990d      	ldr	r1, [sp, #52]	; 0x34
 8011416:	1ae4      	subs	r4, r4, r3
 8011418:	461a      	mov	r2, r3
 801141a:	4620      	mov	r0, r4
 801141c:	f7fc fdd4 	bl	800dfc8 <strncpy>
 8011420:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011424:	b10b      	cbz	r3, 801142a <_vfiprintf_r+0xe46>
 8011426:	f108 0801 	add.w	r8, r8, #1
 801142a:	f04f 0c00 	mov.w	ip, #0
 801142e:	e74c      	b.n	80112ca <_vfiprintf_r+0xce6>
 8011430:	9b02      	ldr	r3, [sp, #8]
 8011432:	9307      	str	r3, [sp, #28]
 8011434:	9b04      	ldr	r3, [sp, #16]
 8011436:	9302      	str	r3, [sp, #8]
 8011438:	461f      	mov	r7, r3
 801143a:	9308      	str	r3, [sp, #32]
 801143c:	f7ff b9fb 	b.w	8010836 <_vfiprintf_r+0x252>
 8011440:	2101      	movs	r1, #1
 8011442:	4618      	mov	r0, r3
 8011444:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8011448:	f7ff bafc 	b.w	8010a44 <_vfiprintf_r+0x460>
 801144c:	f850 3b04 	ldr.w	r3, [r0], #4
 8011450:	9007      	str	r0, [sp, #28]
 8011452:	4622      	mov	r2, r4
 8011454:	b2db      	uxtb	r3, r3
 8011456:	e6bc      	b.n	80111d2 <_vfiprintf_r+0xbee>
 8011458:	f912 3b04 	ldrsb.w	r3, [r2], #4
 801145c:	9207      	str	r2, [sp, #28]
 801145e:	17da      	asrs	r2, r3, #31
 8011460:	4611      	mov	r1, r2
 8011462:	f7ff b9c7 	b.w	80107f4 <_vfiprintf_r+0x210>
 8011466:	f851 3b04 	ldr.w	r3, [r1], #4
 801146a:	9107      	str	r1, [sp, #28]
 801146c:	4602      	mov	r2, r0
 801146e:	b2db      	uxtb	r3, r3
 8011470:	f7ff ba1e 	b.w	80108b0 <_vfiprintf_r+0x2cc>
 8011474:	2301      	movs	r3, #1
 8011476:	931c      	str	r3, [sp, #112]	; 0x70
 8011478:	2101      	movs	r1, #1
 801147a:	f10d 0343 	add.w	r3, sp, #67	; 0x43
 801147e:	931b      	str	r3, [sp, #108]	; 0x6c
 8011480:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 8011484:	460b      	mov	r3, r1
 8011486:	f7ff bab7 	b.w	80109f8 <_vfiprintf_r+0x414>
 801148a:	9b07      	ldr	r3, [sp, #28]
 801148c:	9905      	ldr	r1, [sp, #20]
 801148e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011492:	9307      	str	r3, [sp, #28]
 8011494:	8011      	strh	r1, [r2, #0]
 8011496:	f7ff b8e9 	b.w	801066c <_vfiprintf_r+0x88>
 801149a:	1c59      	adds	r1, r3, #1
 801149c:	4658      	mov	r0, fp
 801149e:	f7fa fbdb 	bl	800bc58 <_malloc_r>
 80114a2:	4604      	mov	r4, r0
 80114a4:	2800      	cmp	r0, #0
 80114a6:	d03e      	beq.n	8011526 <_vfiprintf_r+0xf42>
 80114a8:	9008      	str	r0, [sp, #32]
 80114aa:	e796      	b.n	80113da <_vfiprintf_r+0xdf6>
 80114ac:	6d88      	ldr	r0, [r1, #88]	; 0x58
 80114ae:	f7fc fdcd 	bl	800e04c <__retarget_lock_release_recursive>
 80114b2:	f7ff b9e3 	b.w	801087c <_vfiprintf_r+0x298>
 80114b6:	9b02      	ldr	r3, [sp, #8]
 80114b8:	9704      	str	r7, [sp, #16]
 80114ba:	9702      	str	r7, [sp, #8]
 80114bc:	9307      	str	r3, [sp, #28]
 80114be:	9f08      	ldr	r7, [sp, #32]
 80114c0:	f7ff b9b9 	b.w	8010836 <_vfiprintf_r+0x252>
 80114c4:	9819      	ldr	r0, [sp, #100]	; 0x64
 80114c6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80114c8:	3001      	adds	r0, #1
 80114ca:	e557      	b.n	8010f7c <_vfiprintf_r+0x998>
 80114cc:	9b02      	ldr	r3, [sp, #8]
 80114ce:	9307      	str	r3, [sp, #28]
 80114d0:	4620      	mov	r0, r4
 80114d2:	f7ef f8b5 	bl	8000640 <strlen>
 80114d6:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 80114da:	462f      	mov	r7, r5
 80114dc:	9004      	str	r0, [sp, #16]
 80114de:	9302      	str	r3, [sp, #8]
 80114e0:	9508      	str	r5, [sp, #32]
 80114e2:	f7ff b9a8 	b.w	8010836 <_vfiprintf_r+0x252>
 80114e6:	9903      	ldr	r1, [sp, #12]
 80114e8:	aa18      	add	r2, sp, #96	; 0x60
 80114ea:	4658      	mov	r0, fp
 80114ec:	f7ff f83e 	bl	801056c <__sprint_r.part.0>
 80114f0:	2800      	cmp	r0, #0
 80114f2:	f43f aa2e 	beq.w	8010952 <_vfiprintf_r+0x36e>
 80114f6:	f7ff ba3c 	b.w	8010972 <_vfiprintf_r+0x38e>
 80114fa:	9819      	ldr	r0, [sp, #100]	; 0x64
 80114fc:	3001      	adds	r0, #1
 80114fe:	e585      	b.n	801100c <_vfiprintf_r+0xa28>
 8011500:	468c      	mov	ip, r1
 8011502:	e462      	b.n	8010dca <_vfiprintf_r+0x7e6>
 8011504:	9b03      	ldr	r3, [sp, #12]
 8011506:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011508:	07d9      	lsls	r1, r3, #31
 801150a:	d407      	bmi.n	801151c <_vfiprintf_r+0xf38>
 801150c:	9b03      	ldr	r3, [sp, #12]
 801150e:	899b      	ldrh	r3, [r3, #12]
 8011510:	059a      	lsls	r2, r3, #22
 8011512:	d403      	bmi.n	801151c <_vfiprintf_r+0xf38>
 8011514:	9b03      	ldr	r3, [sp, #12]
 8011516:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011518:	f7fc fd98 	bl	800e04c <__retarget_lock_release_recursive>
 801151c:	f04f 33ff 	mov.w	r3, #4294967295
 8011520:	9305      	str	r3, [sp, #20]
 8011522:	f7ff ba33 	b.w	801098c <_vfiprintf_r+0x3a8>
 8011526:	9a03      	ldr	r2, [sp, #12]
 8011528:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 801152c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011530:	8193      	strh	r3, [r2, #12]
 8011532:	f7ff ba21 	b.w	8010978 <_vfiprintf_r+0x394>
 8011536:	9c07      	ldr	r4, [sp, #28]
 8011538:	9704      	str	r7, [sp, #16]
 801153a:	e747      	b.n	80113cc <_vfiprintf_r+0xde8>
 801153c:	9b07      	ldr	r3, [sp, #28]
 801153e:	f898 1001 	ldrb.w	r1, [r8, #1]
 8011542:	f853 7b04 	ldr.w	r7, [r3], #4
 8011546:	9307      	str	r3, [sp, #28]
 8011548:	4690      	mov	r8, r2
 801154a:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 801154e:	f7ff b8b5 	b.w	80106bc <_vfiprintf_r+0xd8>
 8011552:	9a03      	ldr	r2, [sp, #12]
 8011554:	8993      	ldrh	r3, [r2, #12]
 8011556:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801155a:	8193      	strh	r3, [r2, #12]
 801155c:	f7ff ba03 	b.w	8010966 <_vfiprintf_r+0x382>
 8011560:	cccccccd 	.word	0xcccccccd
 8011564:	0801281c 	.word	0x0801281c

08011568 <__sbprintf>:
 8011568:	b5f0      	push	{r4, r5, r6, r7, lr}
 801156a:	461f      	mov	r7, r3
 801156c:	898b      	ldrh	r3, [r1, #12]
 801156e:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8011572:	f023 0302 	bic.w	r3, r3, #2
 8011576:	f8ad 300c 	strh.w	r3, [sp, #12]
 801157a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801157c:	9319      	str	r3, [sp, #100]	; 0x64
 801157e:	89cb      	ldrh	r3, [r1, #14]
 8011580:	f8ad 300e 	strh.w	r3, [sp, #14]
 8011584:	69cb      	ldr	r3, [r1, #28]
 8011586:	9307      	str	r3, [sp, #28]
 8011588:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 801158a:	9309      	str	r3, [sp, #36]	; 0x24
 801158c:	ab1a      	add	r3, sp, #104	; 0x68
 801158e:	9300      	str	r3, [sp, #0]
 8011590:	9304      	str	r3, [sp, #16]
 8011592:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011596:	4615      	mov	r5, r2
 8011598:	4606      	mov	r6, r0
 801159a:	9302      	str	r3, [sp, #8]
 801159c:	9305      	str	r3, [sp, #20]
 801159e:	a816      	add	r0, sp, #88	; 0x58
 80115a0:	2300      	movs	r3, #0
 80115a2:	460c      	mov	r4, r1
 80115a4:	9306      	str	r3, [sp, #24]
 80115a6:	f7fc fd4b 	bl	800e040 <__retarget_lock_init_recursive>
 80115aa:	462a      	mov	r2, r5
 80115ac:	463b      	mov	r3, r7
 80115ae:	4669      	mov	r1, sp
 80115b0:	4630      	mov	r0, r6
 80115b2:	f7ff f817 	bl	80105e4 <_vfiprintf_r>
 80115b6:	1e05      	subs	r5, r0, #0
 80115b8:	db07      	blt.n	80115ca <__sbprintf+0x62>
 80115ba:	4669      	mov	r1, sp
 80115bc:	4630      	mov	r0, r6
 80115be:	f7fe fc3f 	bl	800fe40 <_fflush_r>
 80115c2:	2800      	cmp	r0, #0
 80115c4:	bf18      	it	ne
 80115c6:	f04f 35ff 	movne.w	r5, #4294967295
 80115ca:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80115ce:	065b      	lsls	r3, r3, #25
 80115d0:	d503      	bpl.n	80115da <__sbprintf+0x72>
 80115d2:	89a3      	ldrh	r3, [r4, #12]
 80115d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80115d8:	81a3      	strh	r3, [r4, #12]
 80115da:	9816      	ldr	r0, [sp, #88]	; 0x58
 80115dc:	f7fc fd32 	bl	800e044 <__retarget_lock_close_recursive>
 80115e0:	4628      	mov	r0, r5
 80115e2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80115e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080115e8 <__sfvwrite_r>:
 80115e8:	6893      	ldr	r3, [r2, #8]
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	f000 8081 	beq.w	80116f2 <__sfvwrite_r+0x10a>
 80115f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115f4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 80115f8:	460c      	mov	r4, r1
 80115fa:	0719      	lsls	r1, r3, #28
 80115fc:	4680      	mov	r8, r0
 80115fe:	b083      	sub	sp, #12
 8011600:	4617      	mov	r7, r2
 8011602:	b298      	uxth	r0, r3
 8011604:	d523      	bpl.n	801164e <__sfvwrite_r+0x66>
 8011606:	6923      	ldr	r3, [r4, #16]
 8011608:	b30b      	cbz	r3, 801164e <__sfvwrite_r+0x66>
 801160a:	f010 0302 	ands.w	r3, r0, #2
 801160e:	683d      	ldr	r5, [r7, #0]
 8011610:	d02b      	beq.n	801166a <__sfvwrite_r+0x82>
 8011612:	f04f 0a00 	mov.w	sl, #0
 8011616:	f8df b2b4 	ldr.w	fp, [pc, #692]	; 80118cc <__sfvwrite_r+0x2e4>
 801161a:	4656      	mov	r6, sl
 801161c:	455e      	cmp	r6, fp
 801161e:	4633      	mov	r3, r6
 8011620:	4652      	mov	r2, sl
 8011622:	bf28      	it	cs
 8011624:	465b      	movcs	r3, fp
 8011626:	4640      	mov	r0, r8
 8011628:	2e00      	cmp	r6, #0
 801162a:	d04f      	beq.n	80116cc <__sfvwrite_r+0xe4>
 801162c:	69e1      	ldr	r1, [r4, #28]
 801162e:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8011632:	47e0      	blx	ip
 8011634:	2800      	cmp	r0, #0
 8011636:	dd52      	ble.n	80116de <__sfvwrite_r+0xf6>
 8011638:	68bb      	ldr	r3, [r7, #8]
 801163a:	1a1b      	subs	r3, r3, r0
 801163c:	4482      	add	sl, r0
 801163e:	1a36      	subs	r6, r6, r0
 8011640:	60bb      	str	r3, [r7, #8]
 8011642:	2b00      	cmp	r3, #0
 8011644:	d1ea      	bne.n	801161c <__sfvwrite_r+0x34>
 8011646:	2000      	movs	r0, #0
 8011648:	b003      	add	sp, #12
 801164a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801164e:	4621      	mov	r1, r4
 8011650:	4640      	mov	r0, r8
 8011652:	f000 f93d 	bl	80118d0 <__swsetup_r>
 8011656:	2800      	cmp	r0, #0
 8011658:	f040 8134 	bne.w	80118c4 <__sfvwrite_r+0x2dc>
 801165c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011660:	683d      	ldr	r5, [r7, #0]
 8011662:	b298      	uxth	r0, r3
 8011664:	f010 0302 	ands.w	r3, r0, #2
 8011668:	d1d3      	bne.n	8011612 <__sfvwrite_r+0x2a>
 801166a:	f010 0901 	ands.w	r9, r0, #1
 801166e:	d142      	bne.n	80116f6 <__sfvwrite_r+0x10e>
 8011670:	464e      	mov	r6, r9
 8011672:	b33e      	cbz	r6, 80116c4 <__sfvwrite_r+0xdc>
 8011674:	0582      	lsls	r2, r0, #22
 8011676:	f8d4 b008 	ldr.w	fp, [r4, #8]
 801167a:	f140 8081 	bpl.w	8011780 <__sfvwrite_r+0x198>
 801167e:	45b3      	cmp	fp, r6
 8011680:	465a      	mov	r2, fp
 8011682:	f200 80b1 	bhi.w	80117e8 <__sfvwrite_r+0x200>
 8011686:	f410 6f90 	tst.w	r0, #1152	; 0x480
 801168a:	f040 80be 	bne.w	801180a <__sfvwrite_r+0x222>
 801168e:	6820      	ldr	r0, [r4, #0]
 8011690:	9201      	str	r2, [sp, #4]
 8011692:	4649      	mov	r1, r9
 8011694:	f7fe fbfe 	bl	800fe94 <memmove>
 8011698:	68a3      	ldr	r3, [r4, #8]
 801169a:	9a01      	ldr	r2, [sp, #4]
 801169c:	eba3 010b 	sub.w	r1, r3, fp
 80116a0:	6823      	ldr	r3, [r4, #0]
 80116a2:	60a1      	str	r1, [r4, #8]
 80116a4:	4413      	add	r3, r2
 80116a6:	46b2      	mov	sl, r6
 80116a8:	6023      	str	r3, [r4, #0]
 80116aa:	2600      	movs	r6, #0
 80116ac:	68bb      	ldr	r3, [r7, #8]
 80116ae:	eba3 030a 	sub.w	r3, r3, sl
 80116b2:	44d1      	add	r9, sl
 80116b4:	60bb      	str	r3, [r7, #8]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d0c5      	beq.n	8011646 <__sfvwrite_r+0x5e>
 80116ba:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 80116be:	b280      	uxth	r0, r0
 80116c0:	2e00      	cmp	r6, #0
 80116c2:	d1d7      	bne.n	8011674 <__sfvwrite_r+0x8c>
 80116c4:	e9d5 9600 	ldrd	r9, r6, [r5]
 80116c8:	3508      	adds	r5, #8
 80116ca:	e7d2      	b.n	8011672 <__sfvwrite_r+0x8a>
 80116cc:	e9d5 a600 	ldrd	sl, r6, [r5]
 80116d0:	3508      	adds	r5, #8
 80116d2:	e7a3      	b.n	801161c <__sfvwrite_r+0x34>
 80116d4:	4621      	mov	r1, r4
 80116d6:	4640      	mov	r0, r8
 80116d8:	f7fe fbb2 	bl	800fe40 <_fflush_r>
 80116dc:	b380      	cbz	r0, 8011740 <__sfvwrite_r+0x158>
 80116de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80116e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116e6:	f04f 30ff 	mov.w	r0, #4294967295
 80116ea:	81a3      	strh	r3, [r4, #12]
 80116ec:	b003      	add	sp, #12
 80116ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116f2:	2000      	movs	r0, #0
 80116f4:	4770      	bx	lr
 80116f6:	461e      	mov	r6, r3
 80116f8:	46ba      	mov	sl, r7
 80116fa:	4699      	mov	r9, r3
 80116fc:	4618      	mov	r0, r3
 80116fe:	461f      	mov	r7, r3
 8011700:	b366      	cbz	r6, 801175c <__sfvwrite_r+0x174>
 8011702:	b388      	cbz	r0, 8011768 <__sfvwrite_r+0x180>
 8011704:	464a      	mov	r2, r9
 8011706:	e9d4 c304 	ldrd	ip, r3, [r4, #16]
 801170a:	6820      	ldr	r0, [r4, #0]
 801170c:	68a1      	ldr	r1, [r4, #8]
 801170e:	42b2      	cmp	r2, r6
 8011710:	bf28      	it	cs
 8011712:	4632      	movcs	r2, r6
 8011714:	4560      	cmp	r0, ip
 8011716:	d904      	bls.n	8011722 <__sfvwrite_r+0x13a>
 8011718:	eb01 0b03 	add.w	fp, r1, r3
 801171c:	455a      	cmp	r2, fp
 801171e:	f300 80a7 	bgt.w	8011870 <__sfvwrite_r+0x288>
 8011722:	4293      	cmp	r3, r2
 8011724:	dc64      	bgt.n	80117f0 <__sfvwrite_r+0x208>
 8011726:	69e1      	ldr	r1, [r4, #28]
 8011728:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 801172c:	463a      	mov	r2, r7
 801172e:	4640      	mov	r0, r8
 8011730:	47e0      	blx	ip
 8011732:	f1b0 0b00 	subs.w	fp, r0, #0
 8011736:	ddd2      	ble.n	80116de <__sfvwrite_r+0xf6>
 8011738:	ebb9 090b 	subs.w	r9, r9, fp
 801173c:	d0ca      	beq.n	80116d4 <__sfvwrite_r+0xec>
 801173e:	2001      	movs	r0, #1
 8011740:	f8da 3008 	ldr.w	r3, [sl, #8]
 8011744:	eba3 030b 	sub.w	r3, r3, fp
 8011748:	445f      	add	r7, fp
 801174a:	eba6 060b 	sub.w	r6, r6, fp
 801174e:	f8ca 3008 	str.w	r3, [sl, #8]
 8011752:	2b00      	cmp	r3, #0
 8011754:	f43f af77 	beq.w	8011646 <__sfvwrite_r+0x5e>
 8011758:	2e00      	cmp	r6, #0
 801175a:	d1d2      	bne.n	8011702 <__sfvwrite_r+0x11a>
 801175c:	686e      	ldr	r6, [r5, #4]
 801175e:	462b      	mov	r3, r5
 8011760:	3508      	adds	r5, #8
 8011762:	2e00      	cmp	r6, #0
 8011764:	d0fa      	beq.n	801175c <__sfvwrite_r+0x174>
 8011766:	681f      	ldr	r7, [r3, #0]
 8011768:	4632      	mov	r2, r6
 801176a:	210a      	movs	r1, #10
 801176c:	4638      	mov	r0, r7
 801176e:	f7ee ff07 	bl	8000580 <memchr>
 8011772:	2800      	cmp	r0, #0
 8011774:	f000 809d 	beq.w	80118b2 <__sfvwrite_r+0x2ca>
 8011778:	3001      	adds	r0, #1
 801177a:	eba0 0907 	sub.w	r9, r0, r7
 801177e:	e7c1      	b.n	8011704 <__sfvwrite_r+0x11c>
 8011780:	6820      	ldr	r0, [r4, #0]
 8011782:	6923      	ldr	r3, [r4, #16]
 8011784:	4298      	cmp	r0, r3
 8011786:	d817      	bhi.n	80117b8 <__sfvwrite_r+0x1d0>
 8011788:	6962      	ldr	r2, [r4, #20]
 801178a:	42b2      	cmp	r2, r6
 801178c:	d814      	bhi.n	80117b8 <__sfvwrite_r+0x1d0>
 801178e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8011792:	42b3      	cmp	r3, r6
 8011794:	bf28      	it	cs
 8011796:	4633      	movcs	r3, r6
 8011798:	69e1      	ldr	r1, [r4, #28]
 801179a:	fb93 f3f2 	sdiv	r3, r3, r2
 801179e:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 80117a2:	fb02 f303 	mul.w	r3, r2, r3
 80117a6:	4640      	mov	r0, r8
 80117a8:	464a      	mov	r2, r9
 80117aa:	47e0      	blx	ip
 80117ac:	f1b0 0a00 	subs.w	sl, r0, #0
 80117b0:	dd95      	ble.n	80116de <__sfvwrite_r+0xf6>
 80117b2:	eba6 060a 	sub.w	r6, r6, sl
 80117b6:	e779      	b.n	80116ac <__sfvwrite_r+0xc4>
 80117b8:	45b3      	cmp	fp, r6
 80117ba:	46da      	mov	sl, fp
 80117bc:	bf28      	it	cs
 80117be:	46b2      	movcs	sl, r6
 80117c0:	4652      	mov	r2, sl
 80117c2:	4649      	mov	r1, r9
 80117c4:	f7fe fb66 	bl	800fe94 <memmove>
 80117c8:	68a3      	ldr	r3, [r4, #8]
 80117ca:	6822      	ldr	r2, [r4, #0]
 80117cc:	eba3 030a 	sub.w	r3, r3, sl
 80117d0:	4452      	add	r2, sl
 80117d2:	60a3      	str	r3, [r4, #8]
 80117d4:	6022      	str	r2, [r4, #0]
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d1eb      	bne.n	80117b2 <__sfvwrite_r+0x1ca>
 80117da:	4621      	mov	r1, r4
 80117dc:	4640      	mov	r0, r8
 80117de:	f7fe fb2f 	bl	800fe40 <_fflush_r>
 80117e2:	2800      	cmp	r0, #0
 80117e4:	d0e5      	beq.n	80117b2 <__sfvwrite_r+0x1ca>
 80117e6:	e77a      	b.n	80116de <__sfvwrite_r+0xf6>
 80117e8:	6820      	ldr	r0, [r4, #0]
 80117ea:	46b3      	mov	fp, r6
 80117ec:	4632      	mov	r2, r6
 80117ee:	e74f      	b.n	8011690 <__sfvwrite_r+0xa8>
 80117f0:	4639      	mov	r1, r7
 80117f2:	9201      	str	r2, [sp, #4]
 80117f4:	f7fe fb4e 	bl	800fe94 <memmove>
 80117f8:	9a01      	ldr	r2, [sp, #4]
 80117fa:	68a3      	ldr	r3, [r4, #8]
 80117fc:	1a9b      	subs	r3, r3, r2
 80117fe:	60a3      	str	r3, [r4, #8]
 8011800:	6823      	ldr	r3, [r4, #0]
 8011802:	4413      	add	r3, r2
 8011804:	6023      	str	r3, [r4, #0]
 8011806:	4693      	mov	fp, r2
 8011808:	e796      	b.n	8011738 <__sfvwrite_r+0x150>
 801180a:	6823      	ldr	r3, [r4, #0]
 801180c:	6921      	ldr	r1, [r4, #16]
 801180e:	eba3 0b01 	sub.w	fp, r3, r1
 8011812:	6963      	ldr	r3, [r4, #20]
 8011814:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
 8011818:	eb0a 7ada 	add.w	sl, sl, sl, lsr #31
 801181c:	f10b 0301 	add.w	r3, fp, #1
 8011820:	ea4f 0a6a 	mov.w	sl, sl, asr #1
 8011824:	4433      	add	r3, r6
 8011826:	4553      	cmp	r3, sl
 8011828:	4652      	mov	r2, sl
 801182a:	bf84      	itt	hi
 801182c:	469a      	movhi	sl, r3
 801182e:	4652      	movhi	r2, sl
 8011830:	0543      	lsls	r3, r0, #21
 8011832:	d52c      	bpl.n	801188e <__sfvwrite_r+0x2a6>
 8011834:	4611      	mov	r1, r2
 8011836:	4640      	mov	r0, r8
 8011838:	f7fa fa0e 	bl	800bc58 <_malloc_r>
 801183c:	2800      	cmp	r0, #0
 801183e:	d03b      	beq.n	80118b8 <__sfvwrite_r+0x2d0>
 8011840:	465a      	mov	r2, fp
 8011842:	6921      	ldr	r1, [r4, #16]
 8011844:	9001      	str	r0, [sp, #4]
 8011846:	f7ee fdfb 	bl	8000440 <memcpy>
 801184a:	89a2      	ldrh	r2, [r4, #12]
 801184c:	9b01      	ldr	r3, [sp, #4]
 801184e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8011852:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8011856:	81a2      	strh	r2, [r4, #12]
 8011858:	eb03 000b 	add.w	r0, r3, fp
 801185c:	6123      	str	r3, [r4, #16]
 801185e:	ebaa 030b 	sub.w	r3, sl, fp
 8011862:	f8c4 a014 	str.w	sl, [r4, #20]
 8011866:	60a3      	str	r3, [r4, #8]
 8011868:	6020      	str	r0, [r4, #0]
 801186a:	46b3      	mov	fp, r6
 801186c:	4632      	mov	r2, r6
 801186e:	e70f      	b.n	8011690 <__sfvwrite_r+0xa8>
 8011870:	4639      	mov	r1, r7
 8011872:	465a      	mov	r2, fp
 8011874:	f7fe fb0e 	bl	800fe94 <memmove>
 8011878:	6823      	ldr	r3, [r4, #0]
 801187a:	445b      	add	r3, fp
 801187c:	6023      	str	r3, [r4, #0]
 801187e:	4621      	mov	r1, r4
 8011880:	4640      	mov	r0, r8
 8011882:	f7fe fadd 	bl	800fe40 <_fflush_r>
 8011886:	2800      	cmp	r0, #0
 8011888:	f43f af56 	beq.w	8011738 <__sfvwrite_r+0x150>
 801188c:	e727      	b.n	80116de <__sfvwrite_r+0xf6>
 801188e:	4640      	mov	r0, r8
 8011890:	f7fe fbde 	bl	8010050 <_realloc_r>
 8011894:	4603      	mov	r3, r0
 8011896:	2800      	cmp	r0, #0
 8011898:	d1de      	bne.n	8011858 <__sfvwrite_r+0x270>
 801189a:	6921      	ldr	r1, [r4, #16]
 801189c:	4640      	mov	r0, r8
 801189e:	f7fd fc4f 	bl	800f140 <_free_r>
 80118a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118a6:	220c      	movs	r2, #12
 80118a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80118ac:	f8c8 2000 	str.w	r2, [r8]
 80118b0:	e717      	b.n	80116e2 <__sfvwrite_r+0xfa>
 80118b2:	1c72      	adds	r2, r6, #1
 80118b4:	4691      	mov	r9, r2
 80118b6:	e726      	b.n	8011706 <__sfvwrite_r+0x11e>
 80118b8:	220c      	movs	r2, #12
 80118ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118be:	f8c8 2000 	str.w	r2, [r8]
 80118c2:	e70e      	b.n	80116e2 <__sfvwrite_r+0xfa>
 80118c4:	f04f 30ff 	mov.w	r0, #4294967295
 80118c8:	e6be      	b.n	8011648 <__sfvwrite_r+0x60>
 80118ca:	bf00      	nop
 80118cc:	7ffffc00 	.word	0x7ffffc00

080118d0 <__swsetup_r>:
 80118d0:	b538      	push	{r3, r4, r5, lr}
 80118d2:	4b31      	ldr	r3, [pc, #196]	; (8011998 <__swsetup_r+0xc8>)
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	4605      	mov	r5, r0
 80118d8:	460c      	mov	r4, r1
 80118da:	b113      	cbz	r3, 80118e2 <__swsetup_r+0x12>
 80118dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80118de:	2a00      	cmp	r2, #0
 80118e0:	d04e      	beq.n	8011980 <__swsetup_r+0xb0>
 80118e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80118e6:	0718      	lsls	r0, r3, #28
 80118e8:	b29a      	uxth	r2, r3
 80118ea:	d51c      	bpl.n	8011926 <__swsetup_r+0x56>
 80118ec:	6921      	ldr	r1, [r4, #16]
 80118ee:	b329      	cbz	r1, 801193c <__swsetup_r+0x6c>
 80118f0:	f012 0001 	ands.w	r0, r2, #1
 80118f4:	d007      	beq.n	8011906 <__swsetup_r+0x36>
 80118f6:	2000      	movs	r0, #0
 80118f8:	60a0      	str	r0, [r4, #8]
 80118fa:	6960      	ldr	r0, [r4, #20]
 80118fc:	4240      	negs	r0, r0
 80118fe:	61a0      	str	r0, [r4, #24]
 8011900:	b139      	cbz	r1, 8011912 <__swsetup_r+0x42>
 8011902:	2000      	movs	r0, #0
 8011904:	bd38      	pop	{r3, r4, r5, pc}
 8011906:	0795      	lsls	r5, r2, #30
 8011908:	bf58      	it	pl
 801190a:	6960      	ldrpl	r0, [r4, #20]
 801190c:	60a0      	str	r0, [r4, #8]
 801190e:	2900      	cmp	r1, #0
 8011910:	d1f7      	bne.n	8011902 <__swsetup_r+0x32>
 8011912:	0612      	lsls	r2, r2, #24
 8011914:	bf58      	it	pl
 8011916:	4608      	movpl	r0, r1
 8011918:	d5f4      	bpl.n	8011904 <__swsetup_r+0x34>
 801191a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801191e:	81a3      	strh	r3, [r4, #12]
 8011920:	f04f 30ff 	mov.w	r0, #4294967295
 8011924:	bd38      	pop	{r3, r4, r5, pc}
 8011926:	06d1      	lsls	r1, r2, #27
 8011928:	d52e      	bpl.n	8011988 <__swsetup_r+0xb8>
 801192a:	0752      	lsls	r2, r2, #29
 801192c:	d414      	bmi.n	8011958 <__swsetup_r+0x88>
 801192e:	6921      	ldr	r1, [r4, #16]
 8011930:	f043 0308 	orr.w	r3, r3, #8
 8011934:	81a3      	strh	r3, [r4, #12]
 8011936:	b29a      	uxth	r2, r3
 8011938:	2900      	cmp	r1, #0
 801193a:	d1d9      	bne.n	80118f0 <__swsetup_r+0x20>
 801193c:	f402 7020 	and.w	r0, r2, #640	; 0x280
 8011940:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8011944:	d0d4      	beq.n	80118f0 <__swsetup_r+0x20>
 8011946:	4621      	mov	r1, r4
 8011948:	4628      	mov	r0, r5
 801194a:	f000 f8b1 	bl	8011ab0 <__smakebuf_r>
 801194e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011952:	6921      	ldr	r1, [r4, #16]
 8011954:	b29a      	uxth	r2, r3
 8011956:	e7cb      	b.n	80118f0 <__swsetup_r+0x20>
 8011958:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801195a:	b151      	cbz	r1, 8011972 <__swsetup_r+0xa2>
 801195c:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8011960:	4291      	cmp	r1, r2
 8011962:	d004      	beq.n	801196e <__swsetup_r+0x9e>
 8011964:	4628      	mov	r0, r5
 8011966:	f7fd fbeb 	bl	800f140 <_free_r>
 801196a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801196e:	2200      	movs	r2, #0
 8011970:	6322      	str	r2, [r4, #48]	; 0x30
 8011972:	6921      	ldr	r1, [r4, #16]
 8011974:	2200      	movs	r2, #0
 8011976:	e9c4 1200 	strd	r1, r2, [r4]
 801197a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801197e:	e7d7      	b.n	8011930 <__swsetup_r+0x60>
 8011980:	4618      	mov	r0, r3
 8011982:	f7fc fa8d 	bl	800dea0 <__sinit>
 8011986:	e7ac      	b.n	80118e2 <__swsetup_r+0x12>
 8011988:	2209      	movs	r2, #9
 801198a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801198e:	602a      	str	r2, [r5, #0]
 8011990:	f04f 30ff 	mov.w	r0, #4294967295
 8011994:	81a3      	strh	r3, [r4, #12]
 8011996:	bd38      	pop	{r3, r4, r5, pc}
 8011998:	24000128 	.word	0x24000128

0801199c <__fputwc>:
 801199c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80119a0:	b083      	sub	sp, #12
 80119a2:	4607      	mov	r7, r0
 80119a4:	4688      	mov	r8, r1
 80119a6:	4614      	mov	r4, r2
 80119a8:	f7fc fb40 	bl	800e02c <__locale_mb_cur_max>
 80119ac:	2801      	cmp	r0, #1
 80119ae:	d103      	bne.n	80119b8 <__fputwc+0x1c>
 80119b0:	f108 33ff 	add.w	r3, r8, #4294967295
 80119b4:	2bfe      	cmp	r3, #254	; 0xfe
 80119b6:	d937      	bls.n	8011a28 <__fputwc+0x8c>
 80119b8:	f10d 0904 	add.w	r9, sp, #4
 80119bc:	4642      	mov	r2, r8
 80119be:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80119c2:	4649      	mov	r1, r9
 80119c4:	4638      	mov	r0, r7
 80119c6:	f7fe f893 	bl	800faf0 <_wcrtomb_r>
 80119ca:	1c42      	adds	r2, r0, #1
 80119cc:	4606      	mov	r6, r0
 80119ce:	d033      	beq.n	8011a38 <__fputwc+0x9c>
 80119d0:	b328      	cbz	r0, 8011a1e <__fputwc+0x82>
 80119d2:	f89d c004 	ldrb.w	ip, [sp, #4]
 80119d6:	2500      	movs	r5, #0
 80119d8:	e009      	b.n	80119ee <__fputwc+0x52>
 80119da:	6823      	ldr	r3, [r4, #0]
 80119dc:	1c5a      	adds	r2, r3, #1
 80119de:	6022      	str	r2, [r4, #0]
 80119e0:	f883 c000 	strb.w	ip, [r3]
 80119e4:	3501      	adds	r5, #1
 80119e6:	42b5      	cmp	r5, r6
 80119e8:	d219      	bcs.n	8011a1e <__fputwc+0x82>
 80119ea:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 80119ee:	68a3      	ldr	r3, [r4, #8]
 80119f0:	3b01      	subs	r3, #1
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	60a3      	str	r3, [r4, #8]
 80119f6:	daf0      	bge.n	80119da <__fputwc+0x3e>
 80119f8:	f8d4 e018 	ldr.w	lr, [r4, #24]
 80119fc:	4573      	cmp	r3, lr
 80119fe:	4661      	mov	r1, ip
 8011a00:	4622      	mov	r2, r4
 8011a02:	4638      	mov	r0, r7
 8011a04:	db02      	blt.n	8011a0c <__fputwc+0x70>
 8011a06:	f1bc 0f0a 	cmp.w	ip, #10
 8011a0a:	d1e6      	bne.n	80119da <__fputwc+0x3e>
 8011a0c:	f000 f8bc 	bl	8011b88 <__swbuf_r>
 8011a10:	1c43      	adds	r3, r0, #1
 8011a12:	d1e7      	bne.n	80119e4 <__fputwc+0x48>
 8011a14:	4606      	mov	r6, r0
 8011a16:	4630      	mov	r0, r6
 8011a18:	b003      	add	sp, #12
 8011a1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a1e:	4646      	mov	r6, r8
 8011a20:	4630      	mov	r0, r6
 8011a22:	b003      	add	sp, #12
 8011a24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a28:	fa5f fc88 	uxtb.w	ip, r8
 8011a2c:	f88d c004 	strb.w	ip, [sp, #4]
 8011a30:	4606      	mov	r6, r0
 8011a32:	f10d 0904 	add.w	r9, sp, #4
 8011a36:	e7ce      	b.n	80119d6 <__fputwc+0x3a>
 8011a38:	89a3      	ldrh	r3, [r4, #12]
 8011a3a:	4630      	mov	r0, r6
 8011a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011a40:	81a3      	strh	r3, [r4, #12]
 8011a42:	b003      	add	sp, #12
 8011a44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08011a48 <_fputwc_r>:
 8011a48:	b530      	push	{r4, r5, lr}
 8011a4a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8011a4c:	f013 0f01 	tst.w	r3, #1
 8011a50:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 8011a54:	4614      	mov	r4, r2
 8011a56:	b083      	sub	sp, #12
 8011a58:	4605      	mov	r5, r0
 8011a5a:	b29a      	uxth	r2, r3
 8011a5c:	d101      	bne.n	8011a62 <_fputwc_r+0x1a>
 8011a5e:	0598      	lsls	r0, r3, #22
 8011a60:	d51c      	bpl.n	8011a9c <_fputwc_r+0x54>
 8011a62:	0490      	lsls	r0, r2, #18
 8011a64:	d406      	bmi.n	8011a74 <_fputwc_r+0x2c>
 8011a66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011a68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8011a6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011a70:	81a3      	strh	r3, [r4, #12]
 8011a72:	6662      	str	r2, [r4, #100]	; 0x64
 8011a74:	4622      	mov	r2, r4
 8011a76:	4628      	mov	r0, r5
 8011a78:	f7ff ff90 	bl	801199c <__fputwc>
 8011a7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011a7e:	07da      	lsls	r2, r3, #31
 8011a80:	4605      	mov	r5, r0
 8011a82:	d402      	bmi.n	8011a8a <_fputwc_r+0x42>
 8011a84:	89a3      	ldrh	r3, [r4, #12]
 8011a86:	059b      	lsls	r3, r3, #22
 8011a88:	d502      	bpl.n	8011a90 <_fputwc_r+0x48>
 8011a8a:	4628      	mov	r0, r5
 8011a8c:	b003      	add	sp, #12
 8011a8e:	bd30      	pop	{r4, r5, pc}
 8011a90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011a92:	f7fc fadb 	bl	800e04c <__retarget_lock_release_recursive>
 8011a96:	4628      	mov	r0, r5
 8011a98:	b003      	add	sp, #12
 8011a9a:	bd30      	pop	{r4, r5, pc}
 8011a9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011a9e:	9101      	str	r1, [sp, #4]
 8011aa0:	f7fc fad2 	bl	800e048 <__retarget_lock_acquire_recursive>
 8011aa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011aa8:	9901      	ldr	r1, [sp, #4]
 8011aaa:	b29a      	uxth	r2, r3
 8011aac:	e7d9      	b.n	8011a62 <_fputwc_r+0x1a>
 8011aae:	bf00      	nop

08011ab0 <__smakebuf_r>:
 8011ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ab4:	898b      	ldrh	r3, [r1, #12]
 8011ab6:	460c      	mov	r4, r1
 8011ab8:	0799      	lsls	r1, r3, #30
 8011aba:	b096      	sub	sp, #88	; 0x58
 8011abc:	d508      	bpl.n	8011ad0 <__smakebuf_r+0x20>
 8011abe:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8011ac2:	2201      	movs	r2, #1
 8011ac4:	e9c4 3204 	strd	r3, r2, [r4, #16]
 8011ac8:	6023      	str	r3, [r4, #0]
 8011aca:	b016      	add	sp, #88	; 0x58
 8011acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ad0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ad4:	2900      	cmp	r1, #0
 8011ad6:	4606      	mov	r6, r0
 8011ad8:	db25      	blt.n	8011b26 <__smakebuf_r+0x76>
 8011ada:	466a      	mov	r2, sp
 8011adc:	f7f7 fcbc 	bl	8009458 <_fstat_r>
 8011ae0:	2800      	cmp	r0, #0
 8011ae2:	db1f      	blt.n	8011b24 <__smakebuf_r+0x74>
 8011ae4:	9d01      	ldr	r5, [sp, #4]
 8011ae6:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 8011aea:	f5a5 5500 	sub.w	r5, r5, #8192	; 0x2000
 8011aee:	fab5 f585 	clz	r5, r5
 8011af2:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8011af6:	096d      	lsrs	r5, r5, #5
 8011af8:	f44f 6700 	mov.w	r7, #2048	; 0x800
 8011afc:	4641      	mov	r1, r8
 8011afe:	4630      	mov	r0, r6
 8011b00:	f7fa f8aa 	bl	800bc58 <_malloc_r>
 8011b04:	b1e0      	cbz	r0, 8011b40 <__smakebuf_r+0x90>
 8011b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b0a:	f8c4 8014 	str.w	r8, [r4, #20]
 8011b0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b12:	6020      	str	r0, [r4, #0]
 8011b14:	6120      	str	r0, [r4, #16]
 8011b16:	81a3      	strh	r3, [r4, #12]
 8011b18:	bb35      	cbnz	r5, 8011b68 <__smakebuf_r+0xb8>
 8011b1a:	433b      	orrs	r3, r7
 8011b1c:	81a3      	strh	r3, [r4, #12]
 8011b1e:	b016      	add	sp, #88	; 0x58
 8011b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b24:	89a3      	ldrh	r3, [r4, #12]
 8011b26:	f013 0580 	ands.w	r5, r3, #128	; 0x80
 8011b2a:	d019      	beq.n	8011b60 <__smakebuf_r+0xb0>
 8011b2c:	f04f 0840 	mov.w	r8, #64	; 0x40
 8011b30:	2500      	movs	r5, #0
 8011b32:	4641      	mov	r1, r8
 8011b34:	4630      	mov	r0, r6
 8011b36:	462f      	mov	r7, r5
 8011b38:	f7fa f88e 	bl	800bc58 <_malloc_r>
 8011b3c:	2800      	cmp	r0, #0
 8011b3e:	d1e2      	bne.n	8011b06 <__smakebuf_r+0x56>
 8011b40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b44:	059a      	lsls	r2, r3, #22
 8011b46:	d4c0      	bmi.n	8011aca <__smakebuf_r+0x1a>
 8011b48:	f023 0303 	bic.w	r3, r3, #3
 8011b4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011b50:	f043 0302 	orr.w	r3, r3, #2
 8011b54:	2101      	movs	r1, #1
 8011b56:	e9c4 2104 	strd	r2, r1, [r4, #16]
 8011b5a:	81a3      	strh	r3, [r4, #12]
 8011b5c:	6022      	str	r2, [r4, #0]
 8011b5e:	e7b4      	b.n	8011aca <__smakebuf_r+0x1a>
 8011b60:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8011b64:	462f      	mov	r7, r5
 8011b66:	e7c9      	b.n	8011afc <__smakebuf_r+0x4c>
 8011b68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011b6c:	4630      	mov	r0, r6
 8011b6e:	f7f7 fc87 	bl	8009480 <_isatty_r>
 8011b72:	b910      	cbnz	r0, 8011b7a <__smakebuf_r+0xca>
 8011b74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b78:	e7cf      	b.n	8011b1a <__smakebuf_r+0x6a>
 8011b7a:	89a3      	ldrh	r3, [r4, #12]
 8011b7c:	f023 0303 	bic.w	r3, r3, #3
 8011b80:	f043 0301 	orr.w	r3, r3, #1
 8011b84:	b21b      	sxth	r3, r3
 8011b86:	e7c8      	b.n	8011b1a <__smakebuf_r+0x6a>

08011b88 <__swbuf_r>:
 8011b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b8a:	460d      	mov	r5, r1
 8011b8c:	4614      	mov	r4, r2
 8011b8e:	4606      	mov	r6, r0
 8011b90:	b110      	cbz	r0, 8011b98 <__swbuf_r+0x10>
 8011b92:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d04c      	beq.n	8011c32 <__swbuf_r+0xaa>
 8011b98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011b9c:	69a3      	ldr	r3, [r4, #24]
 8011b9e:	60a3      	str	r3, [r4, #8]
 8011ba0:	0717      	lsls	r7, r2, #28
 8011ba2:	b290      	uxth	r0, r2
 8011ba4:	d51b      	bpl.n	8011bde <__swbuf_r+0x56>
 8011ba6:	6923      	ldr	r3, [r4, #16]
 8011ba8:	b1cb      	cbz	r3, 8011bde <__swbuf_r+0x56>
 8011baa:	b2ed      	uxtb	r5, r5
 8011bac:	0481      	lsls	r1, r0, #18
 8011bae:	462f      	mov	r7, r5
 8011bb0:	d522      	bpl.n	8011bf8 <__swbuf_r+0x70>
 8011bb2:	6822      	ldr	r2, [r4, #0]
 8011bb4:	6961      	ldr	r1, [r4, #20]
 8011bb6:	1ad3      	subs	r3, r2, r3
 8011bb8:	4299      	cmp	r1, r3
 8011bba:	dd29      	ble.n	8011c10 <__swbuf_r+0x88>
 8011bbc:	3301      	adds	r3, #1
 8011bbe:	68a1      	ldr	r1, [r4, #8]
 8011bc0:	3901      	subs	r1, #1
 8011bc2:	60a1      	str	r1, [r4, #8]
 8011bc4:	1c51      	adds	r1, r2, #1
 8011bc6:	6021      	str	r1, [r4, #0]
 8011bc8:	7015      	strb	r5, [r2, #0]
 8011bca:	6962      	ldr	r2, [r4, #20]
 8011bcc:	429a      	cmp	r2, r3
 8011bce:	d027      	beq.n	8011c20 <__swbuf_r+0x98>
 8011bd0:	89a3      	ldrh	r3, [r4, #12]
 8011bd2:	07db      	lsls	r3, r3, #31
 8011bd4:	d501      	bpl.n	8011bda <__swbuf_r+0x52>
 8011bd6:	2d0a      	cmp	r5, #10
 8011bd8:	d022      	beq.n	8011c20 <__swbuf_r+0x98>
 8011bda:	4638      	mov	r0, r7
 8011bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011bde:	4621      	mov	r1, r4
 8011be0:	4630      	mov	r0, r6
 8011be2:	f7ff fe75 	bl	80118d0 <__swsetup_r>
 8011be6:	bb08      	cbnz	r0, 8011c2c <__swbuf_r+0xa4>
 8011be8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011bec:	6923      	ldr	r3, [r4, #16]
 8011bee:	b290      	uxth	r0, r2
 8011bf0:	b2ed      	uxtb	r5, r5
 8011bf2:	0481      	lsls	r1, r0, #18
 8011bf4:	462f      	mov	r7, r5
 8011bf6:	d4dc      	bmi.n	8011bb2 <__swbuf_r+0x2a>
 8011bf8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011bfc:	81a2      	strh	r2, [r4, #12]
 8011bfe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011c00:	6961      	ldr	r1, [r4, #20]
 8011c02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8011c06:	6662      	str	r2, [r4, #100]	; 0x64
 8011c08:	6822      	ldr	r2, [r4, #0]
 8011c0a:	1ad3      	subs	r3, r2, r3
 8011c0c:	4299      	cmp	r1, r3
 8011c0e:	dcd5      	bgt.n	8011bbc <__swbuf_r+0x34>
 8011c10:	4621      	mov	r1, r4
 8011c12:	4630      	mov	r0, r6
 8011c14:	f7fe f914 	bl	800fe40 <_fflush_r>
 8011c18:	b940      	cbnz	r0, 8011c2c <__swbuf_r+0xa4>
 8011c1a:	6822      	ldr	r2, [r4, #0]
 8011c1c:	2301      	movs	r3, #1
 8011c1e:	e7ce      	b.n	8011bbe <__swbuf_r+0x36>
 8011c20:	4621      	mov	r1, r4
 8011c22:	4630      	mov	r0, r6
 8011c24:	f7fe f90c 	bl	800fe40 <_fflush_r>
 8011c28:	2800      	cmp	r0, #0
 8011c2a:	d0d6      	beq.n	8011bda <__swbuf_r+0x52>
 8011c2c:	f04f 37ff 	mov.w	r7, #4294967295
 8011c30:	e7d3      	b.n	8011bda <__swbuf_r+0x52>
 8011c32:	f7fc f935 	bl	800dea0 <__sinit>
 8011c36:	e7af      	b.n	8011b98 <__swbuf_r+0x10>
