design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/hosni/GF180/PnR/caravel-gf180mcu/openlane/housekeeping,housekeeping,RUN_2022.11.27_11.23.46,flow completed,0h4m4s0ms,0h2m19s0ms,4180.10752688172,1.9344,2090.05376344086,47.64,902.73,4043,0,0,0,0,0,0,0,-1,0,-1,-1,826406,50814,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,927745256.0,0.0,62.09,61.44,19.18,26.85,-1,7496,8427,185,1069,0,0,0,8095,182,1,141,317,4078,44,5,157,816,765,25,380,2880,0,3260,451706.30400000006,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,10.0,100.0,10.0,DELAY 0,12,50,1,76.8,60,0.48,0.3,gf180mcu_fd_sc_mcu7t5v0,3
