INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1127_Ritaban_COA/T_FlipFlop/T_FlipFlop.srcs/sources_1/new/t_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_ff
WARNING: [VRFC 10-1315] redeclaration of ansi port q is not allowed [C:/1127_Ritaban_COA/T_FlipFlop/T_FlipFlop.srcs/sources_1/new/t_ff.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1127_Ritaban_COA/T_FlipFlop/T_FlipFlop.srcs/sim_1/new/t_ff_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_ff_testbench
