-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "03/15/2017 17:01:36"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	kit IS
    PORT (
	CLOCK_50 : IN std_logic;
	PS2_DAT : IN std_logic;
	PS2_CLK : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	VGA_VS : BUFFER std_logic;
	VGA_HS : BUFFER std_logic;
	VGA_BLANK_N : BUFFER std_logic;
	VGA_CLK : BUFFER std_logic;
	VGA_R : BUFFER std_logic_vector(9 DOWNTO 0);
	VGA_G : BUFFER std_logic_vector(9 DOWNTO 0);
	VGA_B : BUFFER std_logic_vector(9 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(15 DOWNTO 0)
	);
END kit;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[8]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[9]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[8]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[9]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[8]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[9]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF kit IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_PS2_DAT : std_logic;
SIGNAL ww_PS2_CLK : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(15 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|reg1Mhz~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U3|U2|f3~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|reg25Mhz~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|reg1Khz~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \VGA_VS~output_o\ : std_logic;
SIGNAL \VGA_HS~output_o\ : std_logic;
SIGNAL \VGA_BLANK_N~output_o\ : std_logic;
SIGNAL \VGA_CLK~output_o\ : std_logic;
SIGNAL \VGA_R[0]~output_o\ : std_logic;
SIGNAL \VGA_R[1]~output_o\ : std_logic;
SIGNAL \VGA_R[2]~output_o\ : std_logic;
SIGNAL \VGA_R[3]~output_o\ : std_logic;
SIGNAL \VGA_R[4]~output_o\ : std_logic;
SIGNAL \VGA_R[5]~output_o\ : std_logic;
SIGNAL \VGA_R[6]~output_o\ : std_logic;
SIGNAL \VGA_R[7]~output_o\ : std_logic;
SIGNAL \VGA_R[8]~output_o\ : std_logic;
SIGNAL \VGA_R[9]~output_o\ : std_logic;
SIGNAL \VGA_G[0]~output_o\ : std_logic;
SIGNAL \VGA_G[1]~output_o\ : std_logic;
SIGNAL \VGA_G[2]~output_o\ : std_logic;
SIGNAL \VGA_G[3]~output_o\ : std_logic;
SIGNAL \VGA_G[4]~output_o\ : std_logic;
SIGNAL \VGA_G[5]~output_o\ : std_logic;
SIGNAL \VGA_G[6]~output_o\ : std_logic;
SIGNAL \VGA_G[7]~output_o\ : std_logic;
SIGNAL \VGA_G[8]~output_o\ : std_logic;
SIGNAL \VGA_G[9]~output_o\ : std_logic;
SIGNAL \VGA_B[0]~output_o\ : std_logic;
SIGNAL \VGA_B[1]~output_o\ : std_logic;
SIGNAL \VGA_B[2]~output_o\ : std_logic;
SIGNAL \VGA_B[3]~output_o\ : std_logic;
SIGNAL \VGA_B[4]~output_o\ : std_logic;
SIGNAL \VGA_B[5]~output_o\ : std_logic;
SIGNAL \VGA_B[6]~output_o\ : std_logic;
SIGNAL \VGA_B[7]~output_o\ : std_logic;
SIGNAL \VGA_B[8]~output_o\ : std_logic;
SIGNAL \VGA_B[9]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \U5|reg25Mhz~0_combout\ : std_logic;
SIGNAL \U5|reg25Mhz~q\ : std_logic;
SIGNAL \U5|reg25Mhz~clkctrl_outclk\ : std_logic;
SIGNAL \U4|U4|inst|Add0~13\ : std_logic;
SIGNAL \U4|U4|inst|Add0~14_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \U4|U4|inst|Add0~15\ : std_logic;
SIGNAL \U4|U4|inst|Add0~16_combout\ : std_logic;
SIGNAL \U4|U4|inst|Hcnt~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~17\ : std_logic;
SIGNAL \U4|U4|inst|Add0~18_combout\ : std_logic;
SIGNAL \U4|U4|inst|Hcnt~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~1\ : std_logic;
SIGNAL \U4|U4|inst|Add0~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~3\ : std_logic;
SIGNAL \U4|U4|inst|Add0~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal0~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~5\ : std_logic;
SIGNAL \U4|U4|inst|Add0~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~7\ : std_logic;
SIGNAL \U4|U4|inst|Add0~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal0~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~9\ : std_logic;
SIGNAL \U4|U4|inst|Add0~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Hcnt~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~11\ : std_logic;
SIGNAL \U4|U4|inst|Add0~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal1~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[2]~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~1\ : std_logic;
SIGNAL \U4|U4|inst|Add1~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~3\ : std_logic;
SIGNAL \U4|U4|inst|Add1~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[2]~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~5\ : std_logic;
SIGNAL \U4|U4|inst|Add1~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[3]~3_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~7\ : std_logic;
SIGNAL \U4|U4|inst|Add1~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[4]~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~9\ : std_logic;
SIGNAL \U4|U4|inst|Add1~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[5]~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~11\ : std_logic;
SIGNAL \U4|U4|inst|Add1~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[6]~9_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~13\ : std_logic;
SIGNAL \U4|U4|inst|Add1~14_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[7]~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~15\ : std_logic;
SIGNAL \U4|U4|inst|Add1~16_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[8]~7_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan11~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~3_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~5_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add1~17\ : std_logic;
SIGNAL \U4|U4|inst|Add1~18_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[9]~5_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan7~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|VSYNC~q\ : std_logic;
SIGNAL \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan9~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~3_combout\ : std_logic;
SIGNAL \U4|U4|inst|HSYNC~q\ : std_logic;
SIGNAL \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst|VIDEO_EN~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ : std_logic;
SIGNAL \U5|reg1Mhz~0_combout\ : std_logic;
SIGNAL \U5|reg1Mhz~feeder_combout\ : std_logic;
SIGNAL \U5|counter1Mhz[0]~25_combout\ : std_logic;
SIGNAL \U5|Equal0~1_combout\ : std_logic;
SIGNAL \U5|Equal0~0_combout\ : std_logic;
SIGNAL \U5|counter1Mhz~8_combout\ : std_logic;
SIGNAL \U5|counter1Mhz[1]~9_combout\ : std_logic;
SIGNAL \U5|counter1Mhz[1]~10\ : std_logic;
SIGNAL \U5|counter1Mhz[2]~11_combout\ : std_logic;
SIGNAL \U5|counter1Mhz[2]~12\ : std_logic;
SIGNAL \U5|counter1Mhz[3]~13_combout\ : std_logic;
SIGNAL \U5|counter1Mhz[3]~14\ : std_logic;
SIGNAL \U5|counter1Mhz[4]~15_combout\ : std_logic;
SIGNAL \U5|counter1Mhz[4]~16\ : std_logic;
SIGNAL \U5|counter1Mhz[5]~17_combout\ : std_logic;
SIGNAL \U5|counter1Mhz[5]~18\ : std_logic;
SIGNAL \U5|counter1Mhz[6]~19_combout\ : std_logic;
SIGNAL \U5|counter1Mhz[6]~20\ : std_logic;
SIGNAL \U5|counter1Mhz[7]~21_combout\ : std_logic;
SIGNAL \U5|counter1Mhz[7]~22\ : std_logic;
SIGNAL \U5|counter1Mhz[8]~23_combout\ : std_logic;
SIGNAL \U5|Equal0~2_combout\ : std_logic;
SIGNAL \U5|reg1Mhz~q\ : std_logic;
SIGNAL \U5|reg1Mhz~clkctrl_outclk\ : std_logic;
SIGNAL \U1|control_v_dut|definingVariables~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|definingVariables~q\ : std_logic;
SIGNAL \U1|control_v_dut|stage[0]~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|stage[1]~11\ : std_logic;
SIGNAL \U1|control_v_dut|stage[2]~12_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \U1|control_v_dut|Equal0~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|stage[2]~13\ : std_logic;
SIGNAL \U1|control_v_dut|stage[3]~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|stage[3]~15\ : std_logic;
SIGNAL \U1|control_v_dut|stage[4]~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|stage[4]~17\ : std_logic;
SIGNAL \U1|control_v_dut|stage[5]~18_combout\ : std_logic;
SIGNAL \U1|control_v_dut|stage[5]~19\ : std_logic;
SIGNAL \U1|control_v_dut|stage[6]~20_combout\ : std_logic;
SIGNAL \U1|control_v_dut|stage[6]~21\ : std_logic;
SIGNAL \U1|control_v_dut|stage[7]~22_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|resetStage~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|resetStage~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector16~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector17~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor18~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~2_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~35_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~11\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|IR[9]~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][9]~61_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~28_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Equal6~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~29_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~72_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor6~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor6~combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[1]~22_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~22_combout\ : std_logic;
SIGNAL \U1|control_v_dut|opcode[0]~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~33_combout\ : std_logic;
SIGNAL \U1|control_v_dut|enable_alu~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Equal0~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor18~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|opcode[0]~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~25_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~35_combout\ : std_logic;
SIGNAL \U1|control_v_dut|opcode[0]~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|opcode[0]~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|opcode[0]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[7]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~21_combout\ : std_logic;
SIGNAL \U1|control_v_dut|useCarry~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor23~combout\ : std_logic;
SIGNAL \U1|control_v_dut|flagToShifthAndRot[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~23_combout\ : std_logic;
SIGNAL \U1|control_v_dut|useDec~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor3~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder0~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][0]~26_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~30_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder1~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder1~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~31_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~32_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][0]~34_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][0]~74_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][0]~36_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][0]~37_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][0]~57_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][5]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][5]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][0]~50_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][0]~58_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][5]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux26~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux26~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][5]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder0~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~39_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~40_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~75_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][0]~42_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][3]~41_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~43_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~44_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][0]~45_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Equal6~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][0]~76_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][0]~46_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~77_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~47_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~78_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~48_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~49_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][5]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder0~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][0]~38_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][5]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][0]~51_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][5]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux26~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder0~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~73_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][0]~52_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][0]~53_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][0]~79_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][0]~54_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][5]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux26~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux26~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][2]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][2]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][2]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][2]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux29~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][2]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux29~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][2]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][2]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux29~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder0~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][0]~59_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][2]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux29~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux29~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor3~combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~1\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~3\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~3\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~37_combout\ : std_logic;
SIGNAL \U1|control_v_dut|END[15]~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|END[15]~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~30_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~31_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~32_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[15]~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[15]~15_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[15]~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[15]~7_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[15]~9_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[15]~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[15]~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[15]~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[15]~13_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[15]~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\ : std_logic;
SIGNAL \U1|control_v_dut|END[3]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|useCarry~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|useCarry~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|useCarry~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|useCarry~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][4]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][4]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector362~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][4]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector362~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][4]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][4]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector362~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][4]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][4]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector362~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[4]~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux27~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux27~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux27~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux27~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux27~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[4]~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[15]~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[15]~13_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[15]~15_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][3]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][3]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][3]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector363~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][3]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][3]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector363~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[1]~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector363~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][3]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][3]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][3]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector363~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][3]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector363~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[1]~17_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector363~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[15]~19_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[3]~18_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][7]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][7]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][7]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux24~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][7]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][7]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux24~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][7]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][7]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux24~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][7]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux24~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux24~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~16\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[7]~47_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[6]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[6]~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor25~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[15]~17_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[15]~18_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux10~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux10~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux10~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux10~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[5]~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[5]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[4]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux12~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux12~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux12~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux12~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[3]~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[2]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][1]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux14~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][1]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux14~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][1]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][1]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux14~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][1]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][1]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux14~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[1]~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[1]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[0]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][0]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][0]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][0]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][0]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][0]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux31~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][0]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux31~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][0]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][0]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][0]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux31~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][0]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux31~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux31~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][6]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][6]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector360~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][6]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][6]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][6]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector360~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][6]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][6]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector360~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][6]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector360~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[6]~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~72_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor17~combout\ : std_logic;
SIGNAL \U1|control_v_dut|useDec~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|useDec~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|useDec~q\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector17~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][15]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][15]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][15]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector351~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][15]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector351~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn~71_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][15]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][15]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][15]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][15]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector351~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector351~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[15]~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux16~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux16~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux16~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux16~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux16~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector352~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][14]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][14]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector352~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][14]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][14]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector352~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn~70_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][14]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][14]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][14]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector352~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[14]~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][9]~60_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[9]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector123~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][9]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][9]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux22~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][9]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][9]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux22~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn~64_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][9]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][9]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][9]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][9]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux22~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux22~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux22~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux8~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux8~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux8~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux8~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[7]~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[7]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~22\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~24_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~26_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder1~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[0]~20_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[0]~21_combout\ : std_logic;
SIGNAL \U1|control_v_dut|enable_alu~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|enable_alu~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|enable_alu~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector328~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector328~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector328~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector328~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector328~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector328~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector328~7_combout\ : std_logic;
SIGNAL \U1|control_v_dut|enable_alu~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|enable_alu~q\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[0]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|enable_alu_prev~q\ : std_logic;
SIGNAL \U1|alu_v_dut|resetStage~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Decoder0~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[0]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal1~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[15]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[6]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[7]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Decoder0~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|resetStage~q\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[0]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[1]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[1]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[2]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[2]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[3]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[3]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[4]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[4]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[5]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[5]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|stage[6]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Decoder0~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan0~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[12]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[0]~27_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[14]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][13]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][13]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux18~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][13]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux18~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn~69_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][13]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][13]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][13]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux18~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][13]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][13]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux18~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux18~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux2~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux2~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux2~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux2~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[13]~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[13]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[12]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector120~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][12]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][12]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux19~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][12]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][12]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux19~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][12]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][12]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux19~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][12]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][12]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux19~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux19~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn~67_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][11]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][11]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][11]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][11]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux4~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux4~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][11]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux4~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][11]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][11]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux4~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[11]~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[11]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux20~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux20~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux20~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux20~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux20~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~94_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][10]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][10]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux21~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn~66_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][10]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][10]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][10]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux21~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][10]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][10]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux21~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][10]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux21~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux21~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux5~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux5~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux5~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux5~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[10]~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[10]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector366~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector366~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector366~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector366~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector366~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector366~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector365~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector365~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector365~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector365~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector365~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector365~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector364~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector364~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector364~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector364~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector364~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector364~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[2]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn~63_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][8]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn~62_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][8]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][8]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][8]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector358~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector358~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][8]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][8]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][8]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector358~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector358~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[8]~7_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux23~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux23~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux23~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux23~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux23~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector357~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector357~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector357~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector357~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[9]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[12]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[11]~43\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[12]~45\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[13]~47\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[14]~49\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[15]~51\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[17]~52_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[0]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[0]~54_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[15]~50_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[14]~48_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[13]~46_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[12]~44_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[1]~23\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[2]~25\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[3]~27\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[4]~29\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[5]~31\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[6]~33\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[7]~35\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[8]~37\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[9]~39\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[10]~40_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[9]~38_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[8]~36_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[7]~34_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[6]~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[5]~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[4]~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[3]~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[2]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[1]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[0]~21_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~29\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~31\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~33\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~34_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~35\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~36_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~29\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~31\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~33\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~35\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~36_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[0]~19_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector25~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector31~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|temp[0]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|temp[0]~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector29~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector30~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~29\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~31\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector40~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~29\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~31\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector40~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector40~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan1~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector25~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector28~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector27~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector26~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan1~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector35~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector33~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector34~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector32~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan1~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector36~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|temp[20]~feeder_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector38~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector37~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~34_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|temp[17]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|temp[17]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|temp[17]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \U1|alu_v_dut|temp[17]~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|temp[17]~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan1~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan1~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[11]~21_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[11]~19_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[11]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[11]~22_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector284~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector284~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|END[15]~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor2~combout\ : std_logic;
SIGNAL \U1|control_v_dut|Equal3~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_DATA_OUT[7]~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~36_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~37_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~38_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~39_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~40_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~41_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~42_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~43_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~44_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~45_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~46_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~47_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~48_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~49_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~50_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~51_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~52_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~53_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~54_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~55_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~19\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~20_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~17\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~19\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~20_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~45_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~56_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~57_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~58_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~59_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~60_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~61_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~62_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~22_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~23_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~20_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~21_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor18~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control[3]~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control[3]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector46~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector46~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector46~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~40_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~23_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add9~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~29_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~33_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~35_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~51_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~45_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~46_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~36_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~27_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~52_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~74_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector13~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~19_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~47_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~48_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector13~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~23_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add8~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~60_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector13~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector13~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal2~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal2~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[49]~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[65]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector13~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector13~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~92_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector13~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal2~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal2~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal2~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[33]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[49]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[65]~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal2~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[85]~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[83]~17_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[81]~19_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[97]~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[101]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[99]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[131]~41_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[129]~43_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[135]~37_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[133]~39_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[147]~51_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[145]~53_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[153]~45_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[151]~47_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[149]~49_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[165]~60_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[169]~56_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[167]~58_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[163]~62_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[181]~72_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[179]~74_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[177]~76_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[187]~66_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[185]~68_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[183]~70_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[199]~83_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[197]~85_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[193]~89_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[203]~79_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[201]~81_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[215]~97_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[213]~99_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[211]~101_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[209]~103_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[221]~91_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[219]~93_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[217]~95_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[231]~112_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[230]~113_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[227]~116_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[225]~118_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[250]~127_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector13~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector13~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector13~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector13~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[0]~25_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[0]~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector24~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[0]~27_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[0]~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[0]~29_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[0]~108_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[0]~109_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector122~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector122~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector122~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][10]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector356~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector356~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector356~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector356~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[10]~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[10]~41\ : std_logic;
SIGNAL \U1|alu_v_dut|addInv[11]~42_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add4~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector45~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector45~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector45~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~93_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~54_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~55_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~56_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~57_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~43_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~42_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~17_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~17_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~42_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~27_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector12~13_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector121~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector121~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector121~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][11]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector355~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector355~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector355~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector355~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[11]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Add0~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector43~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector43~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector43~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~98_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~100_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~49_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~50_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~31_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~99_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~31_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~62_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector10~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector119~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~37\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~39_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~41_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector119~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector119~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][13]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector353~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector353~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector353~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector353~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[13]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~1_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~3_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~5_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~7_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~9_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~11_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~13_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~15_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~17_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~19_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~21_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~23_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~25_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~27_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~29_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan2~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~1_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~3_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~5_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~7_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~9_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~11_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~13_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~15_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~17_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~19_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~21_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~23_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~25_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~27_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~29_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan4~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[13]~34_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~45_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~36_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~35_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~46_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[13]~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[13]~31_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal5~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~91_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~95_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[13]~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[13]~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~63_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~80_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~87_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[13]~29_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[13]~33_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[13]~35_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector280~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~29\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~30_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~21\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~23\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~25\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~27\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~29\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~30_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~32_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector280~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~40_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~41_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~17_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[15]~36_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[15]~37_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[1]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector54~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector54~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector54~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~17_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector21~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector21~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector21~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~37_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~25_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~38_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~39_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~21_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~41_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector21~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[85]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[83]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[81]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[101]~19_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[99]~21_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[97]~23_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[119]~25_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[117]~27_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[115]~29_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[113]~31_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[135]~34_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[131]~38_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[153]~42_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[151]~44_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[149]~46_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[147]~48_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[145]~50_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[169]~53_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[167]~55_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[165]~57_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[163]~59_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[161]~61_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[187]~63_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[185]~65_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[183]~67_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[181]~69_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[179]~71_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[177]~73_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[203]~76_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[201]~78_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[199]~80_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[197]~82_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[195]~84_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[193]~86_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector21~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector21~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector21~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[242]~121_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector21~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector21~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector21~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector21~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector55~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector55~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector55~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~34_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~29_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~37_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~34_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~31_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~44_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~38_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~39_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~40_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~41_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~17_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~19_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~33_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[221]~88_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[219]~90_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[217]~92_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[213]~96_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[211]~98_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[209]~100_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector22~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal3~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector19~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[244]~122_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector19~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[4]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~60_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[7]~48_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector52~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector52~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector52~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~57_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~58_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~59_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~59_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~49_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[7]~50_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[7]~54_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~19_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[7]~55_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[7]~56_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector19~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector19~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~51_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~52_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~53_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector19~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector19~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector19~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector19~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[7]~61_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[7]~105_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[7]~62_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector16~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[247]~125_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector16~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[7]~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector49~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector49~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector49~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~86_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~107_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~81_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~83_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~25_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~84_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~85_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~82_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~21_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector16~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector16~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector16~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector16~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector16~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector16~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector18~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[245]~123_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector18~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[5]~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~71_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector51~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector51~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector51~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~68_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~69_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~70_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~64_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~65_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~66_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector18~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector18~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~67_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector18~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector18~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector18~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector18~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal3~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector42~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector42~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector42~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector9~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~102_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~101_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector9~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector9~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector9~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector9~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[254]~129_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector9~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector9~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector9~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector9~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector44~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector44~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector44~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector11~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~96_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~97_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector11~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector11~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector11~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector11~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[252]~128_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector11~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector11~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector11~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector11~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal3~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector48~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector48~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector48~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector15~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight2~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~19_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector15~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector15~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector15~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector15~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector15~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[248]~126_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector15~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector15~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector15~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector15~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal3~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal3~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[12]~23_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[12]~24_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~25_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~26_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector53~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector53~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector53~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector50~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector50~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector50~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector41~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector41~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector41~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector56~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector56~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector56~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector3~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[12]~25_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[12]~26_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[1]~7_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[1]~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[10]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[10]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[10]~17_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector285~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector285~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~32_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~33_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[10]~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[10]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector2~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector282~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector282~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~45_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~46_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector1~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~35_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~36_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[1]~13_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[1]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[6]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[6]~7_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~77_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~78_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[6]~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[6]~9_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[1]~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[1]~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[1]~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[1]~15_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[9]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[9]~11_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~15_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[9]~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[9]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[9]~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[1]~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder1~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[0]~17_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[0]~19_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[0]~23_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector124~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector124~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector124~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][8]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux7~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux7~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux7~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux7~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[8]~7_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[8]~feeder_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \U1|alu_v_dut|Add3~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add1~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector47~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector47~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector47~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~61_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~89_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~90_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector14~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector123~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector123~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn~65_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][9]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux6~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux6~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux6~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux6~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[9]~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~25\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~27_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~29_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~28\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~30_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~32_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~31\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~33_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~35_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~34\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~36_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~38_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector120~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector120~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn~68_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[3][12]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector354~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector354~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector354~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector354~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[12]~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal2~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[161]~64_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[195]~87_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[229]~114_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[246]~124_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector17~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[6]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~79_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector17~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector17~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~106_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~75_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector17~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~76_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~77_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~78_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~73_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector17~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector17~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector17~7_combout\ : std_logic;
SIGNAL \U5|counter1Khz[0]~48_combout\ : std_logic;
SIGNAL \U5|counter1Khz[1]~16_combout\ : std_logic;
SIGNAL \U5|counter1Khz[1]~17\ : std_logic;
SIGNAL \U5|counter1Khz[2]~18_combout\ : std_logic;
SIGNAL \U5|counter1Khz[2]~19\ : std_logic;
SIGNAL \U5|counter1Khz[3]~20_combout\ : std_logic;
SIGNAL \U5|counter1Khz[3]~21\ : std_logic;
SIGNAL \U5|counter1Khz[4]~22_combout\ : std_logic;
SIGNAL \U5|counter1Khz[4]~23\ : std_logic;
SIGNAL \U5|counter1Khz[5]~24_combout\ : std_logic;
SIGNAL \U5|counter1Khz[5]~25\ : std_logic;
SIGNAL \U5|counter1Khz[6]~26_combout\ : std_logic;
SIGNAL \U5|counter1Khz[6]~27\ : std_logic;
SIGNAL \U5|counter1Khz[7]~28_combout\ : std_logic;
SIGNAL \U5|counter1Khz[7]~29\ : std_logic;
SIGNAL \U5|counter1Khz[8]~30_combout\ : std_logic;
SIGNAL \U5|counter1Khz[8]~31\ : std_logic;
SIGNAL \U5|counter1Khz[9]~32_combout\ : std_logic;
SIGNAL \U5|counter1Khz[9]~33\ : std_logic;
SIGNAL \U5|counter1Khz[10]~34_combout\ : std_logic;
SIGNAL \U5|counter1Khz[10]~35\ : std_logic;
SIGNAL \U5|counter1Khz[11]~36_combout\ : std_logic;
SIGNAL \U5|counter1Khz[11]~37\ : std_logic;
SIGNAL \U5|counter1Khz[12]~38_combout\ : std_logic;
SIGNAL \U5|counter1Khz[12]~39\ : std_logic;
SIGNAL \U5|counter1Khz[13]~40_combout\ : std_logic;
SIGNAL \U5|counter1Khz[13]~41\ : std_logic;
SIGNAL \U5|counter1Khz[14]~42_combout\ : std_logic;
SIGNAL \U5|counter1Khz[14]~43\ : std_logic;
SIGNAL \U5|counter1Khz[15]~44_combout\ : std_logic;
SIGNAL \U5|counter1Khz[15]~45\ : std_logic;
SIGNAL \U5|counter1Khz[16]~46_combout\ : std_logic;
SIGNAL \U5|Equal1~1_combout\ : std_logic;
SIGNAL \U5|Equal1~0_combout\ : std_logic;
SIGNAL \U5|Equal1~3_combout\ : std_logic;
SIGNAL \U5|Equal1~2_combout\ : std_logic;
SIGNAL \U5|Equal1~4_combout\ : std_logic;
SIGNAL \U5|Equal1~5_combout\ : std_logic;
SIGNAL \U5|reg1Khz~0_combout\ : std_logic;
SIGNAL \U5|reg1Khz~feeder_combout\ : std_logic;
SIGNAL \U5|reg1Khz~q\ : std_logic;
SIGNAL \U5|reg1Khz~clkctrl_outclk\ : std_logic;
SIGNAL \U3|U2|state~0_combout\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \U3|U1|INCNT~0_combout\ : std_logic;
SIGNAL \U3|U1|INCNT[1]~1_combout\ : std_logic;
SIGNAL \U3|U1|INCNT~2_combout\ : std_logic;
SIGNAL \U3|U1|Add0~0_combout\ : std_logic;
SIGNAL \U3|U1|INCNT~3_combout\ : std_logic;
SIGNAL \U3|U1|Add0~1_combout\ : std_logic;
SIGNAL \U3|U1|INCNT~4_combout\ : std_logic;
SIGNAL \U3|U1|LessThan0~0_combout\ : std_logic;
SIGNAL \U3|U1|READ_CHAR~0_combout\ : std_logic;
SIGNAL \U3|U1|READ_CHAR~q\ : std_logic;
SIGNAL \U3|U1|ready_set~0_combout\ : std_logic;
SIGNAL \U3|U1|ready_set~feeder_combout\ : std_logic;
SIGNAL \U3|U1|ready_set~q\ : std_logic;
SIGNAL \U3|U1|scan_ready~feeder_combout\ : std_logic;
SIGNAL \U3|U1|scan_ready~q\ : std_logic;
SIGNAL \U3|U2|f~feeder_combout\ : std_logic;
SIGNAL \U3|U2|f2~0_combout\ : std_logic;
SIGNAL \U3|U2|f2~feeder_combout\ : std_logic;
SIGNAL \U3|U2|f2~q\ : std_logic;
SIGNAL \U3|U2|f~q\ : std_logic;
SIGNAL \U3|U2|state~q\ : std_logic;
SIGNAL \U3|U2|f3~0_combout\ : std_logic;
SIGNAL \U3|U2|f3~q\ : std_logic;
SIGNAL \U3|U2|f3~clkctrl_outclk\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[7]~0_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[7]~feeder_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[5]~feeder_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[4]~feeder_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[3]~feeder_combout\ : std_logic;
SIGNAL \U3|U1|scan_code[7]~0_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[1]~feeder_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~4_combout\ : std_logic;
SIGNAL \U3|U2|process_0~5_combout\ : std_logic;
SIGNAL \U3|U2|process_0~4_combout\ : std_logic;
SIGNAL \U3|U2|cc[0]~1_combout\ : std_logic;
SIGNAL \U3|U2|cc[1]~0_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector126~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector126~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector126~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][6]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux9~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux9~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux9~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux9~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[6]~9_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~20_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~19\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~21_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~23_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~10_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~11_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~7_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~2_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector125~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector125~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector125~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[1][7]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector359~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector359~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector359~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector359~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[7]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal2~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal2~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal2~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~104_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[15]~88_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~29\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~29\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~63_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~21_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~103_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector8~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector117~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~40\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~42_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~44_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~43\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~45_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~47_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector117~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector117~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][15]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux0~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux0~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux0~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux0~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[15]~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[15]~feeder_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~1\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~3\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~5\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~7\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~9\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~11\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~13\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~15\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~17\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~19\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~21\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~23\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~25\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~27\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~29\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add5~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~1_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~3_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~5_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~7_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~9_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~11_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~13_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~15_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~17_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~19_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~21_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~23_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~25_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~27_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~29_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|LessThan3~30_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~13_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~44_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~53_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~58_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2~43_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector20~15_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~10_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~12_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~13_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~11_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector129~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector129~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector129~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][3]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux28~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux28~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux28~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux28~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux28~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~33_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~34_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~35_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~57_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~58_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[2]~feeder_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[0]~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[0]~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector293~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector293~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~55_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~56_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~59_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~10_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~11_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector130~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector130~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector130~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[6][2]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux13~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux13~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux13~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux13~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[2]~13_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~4\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~7\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~9_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~10\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~13\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~15_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~17_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~8_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~10_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~11_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~10_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~11_combout\ : std_logic;
SIGNAL \U3|U2|process_0~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~10_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~4_combout\ : std_logic;
SIGNAL \U3|U2|process_0~0_combout\ : std_logic;
SIGNAL \U3|U2|process_0~2_combout\ : std_logic;
SIGNAL \U3|U2|process_0~3_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~9_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector127~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector127~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector127~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][5]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Selector361~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector361~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector361~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector361~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m4[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Equal2~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|m2[1]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight0~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftRight1~11_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~5_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~3_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[238]~102_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[237]~103_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[235]~105_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[234]~106_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[233]~107_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[232]~108_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[231]~109_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[229]~111_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[228]~112_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[227]~113_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[226]~114_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[225]~115_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[224]~116_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add7~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Add6~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[240]~120_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~1_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~9_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Selector23~11_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector132~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector132~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector132~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[7][0]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux15~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux15~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux15~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux15~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[0]~15_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~1\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add4~5_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector131~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector131~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector131~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][1]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux30~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux30~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux30~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux30~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux30~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector294~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~52_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~53_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~4_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[1]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector294~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~50_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~51_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~54_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[0]~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][0]~24_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][0]~27_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][0]~81_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][0]~82_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][0]~80_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][0]~55_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][0]~56_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[5][14]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux17~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux17~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux17~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux17~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux17~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector118~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector118~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector118~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[4][14]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux1~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux1~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux1~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux1~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[14]~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector281~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector281~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~37_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~38_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~39_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~20_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~21_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[0][1]~23_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector128~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector128~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector128~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Rn[2][4]~q\ : std_logic;
SIGNAL \U1|control_v_dut|Mux11~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux11~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux11~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux11~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[4]~11_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~65_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~66_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~7_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[4]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector291~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector291~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~67_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~68_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~69_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~5\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~7\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~9\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~11\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~41_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~13\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~13\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~42_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~15\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~17\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~18_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~18_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~44_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector286~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector286~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~17_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~18_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~19_combout\ : std_logic;
SIGNAL \U1|control_v_dut|SP[0]~18_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~7_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~13_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor3~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor5~combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~17_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor11~combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~15_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~18_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Equal6~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~9_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~19_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~1\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~36_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~27_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~28_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~29_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~60_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~61_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~6_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[3]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector292~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector292~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~62_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~63_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~64_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~5\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~38_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~7\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~39_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~9\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~40_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~70_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~71_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~8_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[5]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector290~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector290~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~72_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~73_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~74_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux25~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux25~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux25~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux25~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux25~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector289~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector289~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~75_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~76_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~79_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector295~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~2_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~0_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[0]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector295~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~24_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~25_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~26_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~12_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~13_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~10_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|FR_out[7]~feeder_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector288~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector288~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~10_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~11_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~15\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~43_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~5_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|FR_out_at_control~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector287~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector287~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~7_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~8_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~9_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux3~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux3~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux3~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Mux3~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|m3[12]~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector283~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector283~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~27_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~28_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~29_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor9~combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~15_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor7~combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[0]~19_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~7_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~9_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor24~combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~13_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector279~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|IR[9]~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|wire_RW~q\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~42_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~43_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~44_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor25~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor25~combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~21\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~22_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~22_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~46_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~23\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~24_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~24_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~47_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~25\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~27\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~28_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~28_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~33_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~18_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~19_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~20_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~30_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~31_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~34_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor1~combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|PC[3]~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add5~26_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~26_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add0~34_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~21_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~22_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~23_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~47_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~48_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~49_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~7_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~17_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~13_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder1~7_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder1~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder1~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~9_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~15_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder1~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector246~17_combout\ : std_logic;
SIGNAL \U1|control_v_dut|resetStage~q\ : std_logic;
SIGNAL \U1|control_v_dut|stage[0]~9\ : std_logic;
SIGNAL \U1|control_v_dut|stage[1]~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Decoder1~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|processing_instruction~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~9_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~18_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~13_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~15_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~19_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~20_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~23_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~7_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~22_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector245~21_combout\ : std_logic;
SIGNAL \U1|control_v_dut|processing_instruction~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|processing_instruction~q\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[12]~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[12]~3_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS~6_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~24_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor21~combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~1\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~3\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~5\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~7\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~1\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~3\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~5\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~7\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|WideNor18~combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[10]~17_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector318~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector318~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector318~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector316~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector316~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector316~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector317~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector317~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector317~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector319~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector319~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector319~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[0]~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[0]~13_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[0]~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[0]~15_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Equal4~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[10]~16_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector315~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector315~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector315~2_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[0]~0_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[0]~3_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[1]~2_combout\ : std_logic;
SIGNAL \U4|U3|Add5~0_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[2]~4_combout\ : std_logic;
SIGNAL \U4|U3|process_0~0_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[3]~1_combout\ : std_logic;
SIGNAL \U4|U3|process_0~1_combout\ : std_logic;
SIGNAL \U4|U3|STATE[1]~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux88~0_combout\ : std_logic;
SIGNAL \U4|U3|STATE[2]~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux27~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux88~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|videoflag~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[0]~18_combout\ : std_logic;
SIGNAL \U1|control_v_dut|videoflag~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|videoflag~q\ : std_logic;
SIGNAL \U4|U3|PREVCHAR[6]~0_combout\ : std_logic;
SIGNAL \U4|U3|process_0~11_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_pos[10]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_pos[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[3]~4_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[4]~3_combout\ : std_logic;
SIGNAL \U4|U3|process_0~14_combout\ : std_logic;
SIGNAL \U4|U3|PREVCOLOR[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|process_0~15_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_pos[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_pos[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[0]~2_combout\ : std_logic;
SIGNAL \U4|U3|PREVXPOS[0]~5_combout\ : std_logic;
SIGNAL \U4|U3|YP[7]~2_combout\ : std_logic;
SIGNAL \U4|U3|Equal1~3_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[2]~0_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[1]~1_combout\ : std_logic;
SIGNAL \U4|U3|process_0~12_combout\ : std_logic;
SIGNAL \U4|U3|process_0~13_combout\ : std_logic;
SIGNAL \U4|U3|process_0~16_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\ : std_logic;
SIGNAL \U4|U3|process_0~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\ : std_logic;
SIGNAL \U4|U3|Equal1~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[0]~0_combout\ : std_logic;
SIGNAL \U4|U3|PREVSIZE~feeder_combout\ : std_logic;
SIGNAL \U4|U3|PREVSIZE~q\ : std_logic;
SIGNAL \U4|U3|process_0~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[2]~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[1]~1_combout\ : std_logic;
SIGNAL \U4|U3|PREVCHAR[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|process_0~6_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[5]~5_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[6]~6_combout\ : std_logic;
SIGNAL \U4|U3|process_0~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[4]~4_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[3]~3_combout\ : std_logic;
SIGNAL \U4|U3|PREVCHAR[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|process_0~7_combout\ : std_logic;
SIGNAL \U4|U3|process_0~9_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\ : std_logic;
SIGNAL \U4|U3|Equal1~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_pos[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\ : std_logic;
SIGNAL \U4|U3|Equal1~1_combout\ : std_logic;
SIGNAL \U4|U3|process_0~10_combout\ : std_logic;
SIGNAL \U4|U3|process_0~17_combout\ : std_logic;
SIGNAL \U4|U3|LNCNT[3]~1_combout\ : std_logic;
SIGNAL \U4|U3|Add4~2_combout\ : std_logic;
SIGNAL \U4|U3|Add4~1_combout\ : std_logic;
SIGNAL \U4|U3|Add4~0_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~2_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX[3]~1_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~3_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~4_combout\ : std_logic;
SIGNAL \U4|U3|process_0~3_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~0_combout\ : std_logic;
SIGNAL \U4|U3|process_0~2_combout\ : std_logic;
SIGNAL \U4|U3|STATE~2_combout\ : std_logic;
SIGNAL \U4|U3|LNCNT[3]~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~0_combout\ : std_logic;
SIGNAL \U4|U3|STATE[1]~6_combout\ : std_logic;
SIGNAL \U4|U3|STATE[1]~4_combout\ : std_logic;
SIGNAL \U4|U3|STATE[1]~3_combout\ : std_logic;
SIGNAL \U4|U3|STATE[1]~5_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~2_combout\ : std_logic;
SIGNAL \U4|U3|DATA_QUEUE~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA_QUEUE~q\ : std_logic;
SIGNAL \U4|U4|inst|LessThan11~1_combout\ : std_logic;
SIGNAL \U4|U4|inst6~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan9~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan9~2_combout\ : std_logic;
SIGNAL \U4|U4|inst6~3_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan8~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan8~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan11~2_combout\ : std_logic;
SIGNAL \U4|U4|inst6~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \U4|U4|inst6~0_combout\ : std_logic;
SIGNAL \U4|U4|inst6~4_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux39~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux40~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux41~0_combout\ : std_logic;
SIGNAL \U4|U3|Add1~1\ : std_logic;
SIGNAL \U4|U3|Add1~3\ : std_logic;
SIGNAL \U4|U3|Add1~4_combout\ : std_logic;
SIGNAL \U4|U3|Mux37~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux38~0_combout\ : std_logic;
SIGNAL \U4|U3|Add1~5\ : std_logic;
SIGNAL \U4|U3|Add1~7\ : std_logic;
SIGNAL \U4|U3|Add1~8_combout\ : std_logic;
SIGNAL \U4|U3|Add1~6_combout\ : std_logic;
SIGNAL \U4|U3|Add1~2_combout\ : std_logic;
SIGNAL \U4|U3|Add1~0_combout\ : std_logic;
SIGNAL \U4|U3|Add2~1\ : std_logic;
SIGNAL \U4|U3|Add2~3\ : std_logic;
SIGNAL \U4|U3|Add2~5\ : std_logic;
SIGNAL \U4|U3|Add2~7\ : std_logic;
SIGNAL \U4|U3|Add2~9\ : std_logic;
SIGNAL \U4|U3|Add2~10_combout\ : std_logic;
SIGNAL \U4|U3|Add2~8_combout\ : std_logic;
SIGNAL \U4|U3|Add2~6_combout\ : std_logic;
SIGNAL \U4|U3|Add2~4_combout\ : std_logic;
SIGNAL \U4|U3|Add2~2_combout\ : std_logic;
SIGNAL \U4|U3|Add2~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux28~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux29~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux30~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux31~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux32~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux33~0_combout\ : std_logic;
SIGNAL \U4|U3|Add0~1\ : std_logic;
SIGNAL \U4|U3|Add0~3\ : std_logic;
SIGNAL \U4|U3|Add0~5\ : std_logic;
SIGNAL \U4|U3|Add0~7\ : std_logic;
SIGNAL \U4|U3|Add0~9\ : std_logic;
SIGNAL \U4|U3|Add0~10_combout\ : std_logic;
SIGNAL \U4|U3|Add0~8_combout\ : std_logic;
SIGNAL \U4|U3|Add0~6_combout\ : std_logic;
SIGNAL \U4|U3|Add3~1\ : std_logic;
SIGNAL \U4|U3|Add3~3\ : std_logic;
SIGNAL \U4|U3|Add3~5\ : std_logic;
SIGNAL \U4|U3|Add3~7\ : std_logic;
SIGNAL \U4|U3|Add3~9\ : std_logic;
SIGNAL \U4|U3|Add3~11\ : std_logic;
SIGNAL \U4|U3|Add3~13\ : std_logic;
SIGNAL \U4|U3|Add3~14_combout\ : std_logic;
SIGNAL \U4|U3|Add3~23_combout\ : std_logic;
SIGNAL \U4|U3|DATA[13]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ : std_logic;
SIGNAL \U4|U3|Add2~11\ : std_logic;
SIGNAL \U4|U3|Add2~13\ : std_logic;
SIGNAL \U4|U3|Add2~15\ : std_logic;
SIGNAL \U4|U3|Add2~16_combout\ : std_logic;
SIGNAL \U4|U3|Add2~14_combout\ : std_logic;
SIGNAL \U4|U3|Add2~12_combout\ : std_logic;
SIGNAL \U4|U3|Add3~15\ : std_logic;
SIGNAL \U4|U3|Add3~17\ : std_logic;
SIGNAL \U4|U3|Add3~19\ : std_logic;
SIGNAL \U4|U3|Add3~20_combout\ : std_logic;
SIGNAL \U4|U3|Add3~22_combout\ : std_logic;
SIGNAL \U4|U4|inst|VIDEO_EN~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~1\ : std_logic;
SIGNAL \U4|U4|inst|Add2~3\ : std_logic;
SIGNAL \U4|U4|inst|Add2~5\ : std_logic;
SIGNAL \U4|U4|inst|Add2~7\ : std_logic;
SIGNAL \U4|U4|inst|Add2~9\ : std_logic;
SIGNAL \U4|U4|inst|Add2~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~3\ : std_logic;
SIGNAL \U4|U4|inst|Add3~5\ : std_logic;
SIGNAL \U4|U4|inst|Add3~7\ : std_logic;
SIGNAL \U4|U4|inst|Add3~9\ : std_logic;
SIGNAL \U4|U4|inst|Add3~11\ : std_logic;
SIGNAL \U4|U4|inst|Add3~13\ : std_logic;
SIGNAL \U4|U4|inst|Add3~15\ : std_logic;
SIGNAL \U4|U4|inst|Add3~16_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\ : std_logic;
SIGNAL \U4|U3|PIXAUX~2_combout\ : std_logic;
SIGNAL \U4|U3|PIXAUX~0_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|PIXAUX~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~3_combout\ : std_logic;
SIGNAL \U4|U3|Mux67~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux69~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux68~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[19]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux87~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux70~0_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux86~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux85~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ : std_logic;
SIGNAL \U4|U3|Add0~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux84~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add0~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux83~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\ : std_logic;
SIGNAL \U4|U3|Add0~4_combout\ : std_logic;
SIGNAL \U4|U3|Mux82~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~0_combout\ : std_logic;
SIGNAL \U4|U3|Add3~24_combout\ : std_logic;
SIGNAL \U4|U3|DATA[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~2_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ : std_logic;
SIGNAL \U4|U3|Add3~2_combout\ : std_logic;
SIGNAL \U4|U3|Add3~25_combout\ : std_logic;
SIGNAL \U4|U3|DATA[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~4_combout\ : std_logic;
SIGNAL \U4|U3|Add3~26_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~4_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~6_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ : std_logic;
SIGNAL \U4|U3|Add3~6_combout\ : std_logic;
SIGNAL \U4|U3|Add3~27_combout\ : std_logic;
SIGNAL \U4|U3|DATA[9]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~8_combout\ : std_logic;
SIGNAL \U4|U3|Add3~28_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~8_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~10_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ : std_logic;
SIGNAL \U4|U3|Add3~10_combout\ : std_logic;
SIGNAL \U4|U3|Add3~29_combout\ : std_logic;
SIGNAL \U4|U3|Add3~12_combout\ : std_logic;
SIGNAL \U4|U3|Add3~30_combout\ : std_logic;
SIGNAL \U4|U3|DATA[12]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~12_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~14_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~16_combout\ : std_logic;
SIGNAL \U4|U3|Add3~32_combout\ : std_logic;
SIGNAL \U4|U3|DATA[14]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~18_combout\ : std_logic;
SIGNAL \U4|U3|Add3~31_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~11\ : std_logic;
SIGNAL \U4|U4|inst|Add2~13\ : std_logic;
SIGNAL \U4|U4|inst|Add2~14_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~17\ : std_logic;
SIGNAL \U4|U4|inst|Add3~19\ : std_logic;
SIGNAL \U4|U4|inst|Add3~20_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~15\ : std_logic;
SIGNAL \U4|U4|inst|Add2~16_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~21\ : std_logic;
SIGNAL \U4|U4|inst|Add3~22_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~18_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ : std_logic;
SIGNAL \U4|U4|inst18|inst~combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~24_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux67~1_combout\ : std_logic;
SIGNAL \U4|U3|DATA[20]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux2~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|R~6_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|R~7_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|R~8_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux5~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|G~6_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux4~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|G~7_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux3~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|G~8_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux8~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|B~6_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux7~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|B~7_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux6~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|B~8_combout\ : std_logic;
SIGNAL \U1|control_v_dut|bus_vga_char[7]~7_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~9\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector314~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~9\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~10_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector314~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector314~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~11\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~11\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~12_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector313~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector313~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector313~2_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~13\ : std_logic;
SIGNAL \U1|control_v_dut|Add1~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~13\ : std_logic;
SIGNAL \U1|control_v_dut|Add2~14_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector312~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector312~1_combout\ : std_logic;
SIGNAL \U1|control_v_dut|Selector312~2_combout\ : std_logic;
SIGNAL \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\ : std_logic_vector(271 DOWNTO 0);
SIGNAL \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose\ : std_logic_vector(271 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst|lpm_ff_component|dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1|alu_v_dut|temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U1|alu_v_dut|stage\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|alu_v_dut|m2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|alu_v_dut|addInv\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U1|alu_v_dut|FR_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|control_v_dut|stage\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U1|control_v_dut|opcode\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U1|control_v_dut|m4\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|control_v_dut|m3\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|control_v_dut|flagToShifthAndRot\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U1|control_v_dut|bus_vga_pos\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|control_v_dut|bus_vga_char\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|control_v_dut|bus_RAM_DATA_OUT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|control_v_dut|bus_RAM_ADDRESS\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|control_v_dut|SP\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|control_v_dut|PC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|control_v_dut|IR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|control_v_dut|FR_out_at_control\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|control_v_dut|END\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode900w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode890w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode880w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode870w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode860w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode850w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode840w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode823w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U3|U1|scan_code\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U3|U1|SHIFTIN\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \U3|U1|INCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U3|U2|cc\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U3|U2|bin_digit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U4|U3|YP\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U4|U3|XP\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \U4|U3|STATE\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|PREVYPOS\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U4|U3|PREVXPOS\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U4|U3|PREVCOLOR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|PREVCHAR\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U4|U3|PIXCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|OUTDATA\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U3|LNCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|LNAUX\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|DATA\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U3|CHARADDR\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst1|lpm_ff_component|dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U4|inst|Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst|Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst1|R\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst1|G\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst1|B\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U5|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U5|counter1Mhz\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \U5|counter1Khz\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \U5|ALT_INV_reg1Khz~clkctrl_outclk\ : std_logic;
SIGNAL \U5|ALT_INV_reg25Mhz~clkctrl_outclk\ : std_logic;
SIGNAL \U5|ALT_INV_reg1Mhz~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \U3|U2|ALT_INV_f2~q\ : std_logic;
SIGNAL \U3|U1|ALT_INV_scan_ready~q\ : std_logic;
SIGNAL \U4|U3|ALT_INV_STATE\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \U1|alu_v_dut|ALT_INV_resetStage~q\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\ : std_logic;
SIGNAL \U1|control_v_dut|ALT_INV_opcode\ : std_logic_vector(4 DOWNTO 2);
SIGNAL \U1|control_v_dut|ALT_INV_definingVariables~q\ : std_logic;
SIGNAL \U1|control_v_dut|ALT_INV_WideNor21~combout\ : std_logic;
SIGNAL \U5|ALT_INV_reg25Mhz~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_PS2_DAT <= PS2_DAT;
ww_PS2_CLK <= PS2_CLK;
ww_KEY <= KEY;
VGA_VS <= ww_VGA_VS;
VGA_HS <= ww_VGA_HS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_CLK <= ww_VGA_CLK;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \U1|control_v_dut|bus_RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\U1|control_v_dut|bus_RAM_ADDRESS\(12) & \U1|control_v_dut|bus_RAM_ADDRESS\(11) & \U1|control_v_dut|bus_RAM_ADDRESS\(10) & \U1|control_v_dut|bus_RAM_ADDRESS\(9) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(8) & \U1|control_v_dut|bus_RAM_ADDRESS\(7) & \U1|control_v_dut|bus_RAM_ADDRESS\(6) & \U1|control_v_dut|bus_RAM_ADDRESS\(5) & \U1|control_v_dut|bus_RAM_ADDRESS\(4) & \U1|control_v_dut|bus_RAM_ADDRESS\(3) & 
\U1|control_v_dut|bus_RAM_ADDRESS\(2) & \U1|control_v_dut|bus_RAM_ADDRESS\(1) & \U1|control_v_dut|bus_RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ <= (\U4|U3|DATA\(16) & \U4|U3|DATA\(13));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\U4|U3|DATA\(17) & \U4|U3|DATA\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ <= (\U4|U3|DATA\(2) & \U4|U3|DATA\(1));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ <= (\U4|U3|DATA\(4) & \U4|U3|DATA\(3));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ <= (\U4|U3|DATA\(6) & \U4|U3|DATA\(5));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ <= (\U4|U3|DATA\(8) & \U4|U3|DATA\(7));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ <= (\U4|U3|DATA\(10) & \U4|U3|DATA\(9));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ <= (\U4|U3|DATA\(12) & \U4|U3|DATA\(11));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ <= (\U4|U3|DATA\(15) & \U4|U3|DATA\(14));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ <= (\U4|U3|DATA\(19) & \U4|U3|DATA\(18));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ <= (gnd & \U4|U3|DATA\(20));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~dataout\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~3\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~2\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~1\ & \U1|alu_v_dut|Mult0|auto_generated|mac_mult1~0\);

\U1|alu_v_dut|Mult0|auto_generated|mac_out2~0\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~1\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~2\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~3\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~dataout\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\U1|control_v_dut|m3\(15) & \U1|control_v_dut|m3\(14) & \U1|control_v_dut|m3\(13) & \U1|control_v_dut|m3\(12) & \U1|control_v_dut|m3\(11) & \U1|control_v_dut|m3\(10) & 
\U1|control_v_dut|m3\(9) & \U1|control_v_dut|m3\(8) & \U1|control_v_dut|m3\(7) & \U1|control_v_dut|m3\(6) & \U1|control_v_dut|m3\(5) & \U1|control_v_dut|m3\(4) & \U1|control_v_dut|m3\(3) & \U1|control_v_dut|m3\(2) & 
\U1|control_v_dut|m3\(1) & \U1|control_v_dut|m3\(0) & gnd & gnd);

\U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\U1|control_v_dut|m4\(15) & \U1|control_v_dut|m4\(14) & \U1|control_v_dut|m4\(13) & \U1|control_v_dut|m4\(12) & \U1|control_v_dut|m4\(11) & \U1|control_v_dut|m4\(10) & 
\U1|control_v_dut|m4\(9) & \U1|control_v_dut|m4\(8) & \U1|control_v_dut|m4\(7) & \U1|control_v_dut|m4\(6) & \U1|control_v_dut|m4\(5) & \U1|control_v_dut|m4\(4) & \U1|control_v_dut|m4\(3) & \U1|control_v_dut|m4\(2) & 
\U1|control_v_dut|m4\(1) & \U1|control_v_dut|m4\(0) & gnd & gnd);

\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~0\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~1\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~2\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~3\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~dataout\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U4|U3|CHARADDR\(9) & \U4|U3|CHARADDR\(8) & \U4|U3|CHARADDR\(7) & \U4|U3|CHARADDR\(6) & \U4|U3|CHARADDR\(5) & \U4|U3|CHARADDR\(4) & \U4|U3|CHARADDR\(3) & 
\U4|U3|CHARADDR\(2) & \U4|U3|CHARADDR\(1) & \U4|U3|CHARADDR\(0));

\U4|U5|altsyncram_component|auto_generated|q_a\(0) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\U4|U5|altsyncram_component|auto_generated|q_a\(1) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\U4|U5|altsyncram_component|auto_generated|q_a\(2) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\U4|U5|altsyncram_component|auto_generated|q_a\(3) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\U4|U5|altsyncram_component|auto_generated|q_a\(4) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\U4|U5|altsyncram_component|auto_generated|q_a\(5) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\U4|U5|altsyncram_component|auto_generated|q_a\(6) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\U4|U5|altsyncram_component|auto_generated|q_a\(7) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\U5|reg1Mhz~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|reg1Mhz~q\);

\U3|U2|f3~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U3|U2|f3~q\);

\U5|reg25Mhz~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|reg25Mhz~q\);

\U5|reg1Khz~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|reg1Khz~q\);
\U5|ALT_INV_reg1Khz~clkctrl_outclk\ <= NOT \U5|reg1Khz~clkctrl_outclk\;
\U5|ALT_INV_reg25Mhz~clkctrl_outclk\ <= NOT \U5|reg25Mhz~clkctrl_outclk\;
\U5|ALT_INV_reg1Mhz~clkctrl_outclk\ <= NOT \U5|reg1Mhz~clkctrl_outclk\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\U3|U2|ALT_INV_f2~q\ <= NOT \U3|U2|f2~q\;
\U3|U1|ALT_INV_scan_ready~q\ <= NOT \U3|U1|scan_ready~q\;
\U4|U3|ALT_INV_STATE\(1) <= NOT \U4|U3|STATE\(1);
\U1|alu_v_dut|ALT_INV_resetStage~q\ <= NOT \U1|alu_v_dut|resetStage~q\;
\U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\ <= NOT \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\;
\U1|control_v_dut|ALT_INV_opcode\(4) <= NOT \U1|control_v_dut|opcode\(4);
\U1|control_v_dut|ALT_INV_opcode\(2) <= NOT \U1|control_v_dut|opcode\(2);
\U1|control_v_dut|ALT_INV_definingVariables~q\ <= NOT \U1|control_v_dut|definingVariables~q\;
\U1|control_v_dut|ALT_INV_WideNor21~combout\ <= NOT \U1|control_v_dut|WideNor21~combout\;
\U5|ALT_INV_reg25Mhz~q\ <= NOT \U5|reg25Mhz~q\;

-- Location: IOOBUF_X54_Y73_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst1|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_VS~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_HS~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\VGA_BLANK_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \VGA_BLANK_N~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\VGA_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U5|ALT_INV_reg25Mhz~q\,
	devoe => ww_devoe,
	o => \VGA_CLK~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\VGA_R[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_R[0]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\VGA_R[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(1),
	devoe => ww_devoe,
	o => \VGA_R[1]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\VGA_R[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(2),
	devoe => ww_devoe,
	o => \VGA_R[2]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\VGA_R[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(3),
	devoe => ww_devoe,
	o => \VGA_R[3]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\VGA_R[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(4),
	devoe => ww_devoe,
	o => \VGA_R[4]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\VGA_R[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(5),
	devoe => ww_devoe,
	o => \VGA_R[5]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\VGA_R[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(6),
	devoe => ww_devoe,
	o => \VGA_R[6]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\VGA_R[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(7),
	devoe => ww_devoe,
	o => \VGA_R[7]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\VGA_R[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(8),
	devoe => ww_devoe,
	o => \VGA_R[8]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\VGA_R[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(9),
	devoe => ww_devoe,
	o => \VGA_R[9]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\VGA_G[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_G[0]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\VGA_G[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(1),
	devoe => ww_devoe,
	o => \VGA_G[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\VGA_G[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(2),
	devoe => ww_devoe,
	o => \VGA_G[2]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\VGA_G[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(3),
	devoe => ww_devoe,
	o => \VGA_G[3]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\VGA_G[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(4),
	devoe => ww_devoe,
	o => \VGA_G[4]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\VGA_G[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(5),
	devoe => ww_devoe,
	o => \VGA_G[5]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\VGA_G[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(6),
	devoe => ww_devoe,
	o => \VGA_G[6]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\VGA_G[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(7),
	devoe => ww_devoe,
	o => \VGA_G[7]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\VGA_G[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(8),
	devoe => ww_devoe,
	o => \VGA_G[8]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\VGA_G[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(9),
	devoe => ww_devoe,
	o => \VGA_G[9]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\VGA_B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_B[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\VGA_B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(1),
	devoe => ww_devoe,
	o => \VGA_B[1]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\VGA_B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(2),
	devoe => ww_devoe,
	o => \VGA_B[2]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\VGA_B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(3),
	devoe => ww_devoe,
	o => \VGA_B[3]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\VGA_B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(4),
	devoe => ww_devoe,
	o => \VGA_B[4]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\VGA_B[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(5),
	devoe => ww_devoe,
	o => \VGA_B[5]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\VGA_B[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(6),
	devoe => ww_devoe,
	o => \VGA_B[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\VGA_B[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(7),
	devoe => ww_devoe,
	o => \VGA_B[7]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\VGA_B[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(8),
	devoe => ww_devoe,
	o => \VGA_B[8]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\VGA_B[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(9),
	devoe => ww_devoe,
	o => \VGA_B[9]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(0),
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(1),
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(2),
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(3),
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(4),
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(5),
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(6),
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(7),
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(8),
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(9),
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(10),
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(11),
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(12),
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(13),
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(14),
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U1|control_v_dut|bus_vga_char\(15),
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X69_Y42_N24
\U5|reg25Mhz~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|reg25Mhz~0_combout\ = !\U5|reg25Mhz~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U5|reg25Mhz~q\,
	combout => \U5|reg25Mhz~0_combout\);

-- Location: FF_X68_Y42_N3
\U5|reg25Mhz\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U5|reg25Mhz~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|reg25Mhz~q\);

-- Location: CLKCTRL_G11
\U5|reg25Mhz~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|reg25Mhz~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|reg25Mhz~clkctrl_outclk\);

-- Location: LCCOMB_X68_Y43_N12
\U4|U4|inst|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~12_combout\ = (\U4|U4|inst|Hcnt\(6) & (\U4|U4|inst|Add0~11\ $ (GND))) # (!\U4|U4|inst|Hcnt\(6) & (!\U4|U4|inst|Add0~11\ & VCC))
-- \U4|U4|inst|Add0~13\ = CARRY((\U4|U4|inst|Hcnt\(6) & !\U4|U4|inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datad => VCC,
	cin => \U4|U4|inst|Add0~11\,
	combout => \U4|U4|inst|Add0~12_combout\,
	cout => \U4|U4|inst|Add0~13\);

-- Location: LCCOMB_X68_Y43_N14
\U4|U4|inst|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~14_combout\ = (\U4|U4|inst|Hcnt\(7) & (!\U4|U4|inst|Add0~13\)) # (!\U4|U4|inst|Hcnt\(7) & ((\U4|U4|inst|Add0~13\) # (GND)))
-- \U4|U4|inst|Add0~15\ = CARRY((!\U4|U4|inst|Add0~13\) # (!\U4|U4|inst|Hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(7),
	datad => VCC,
	cin => \U4|U4|inst|Add0~13\,
	combout => \U4|U4|inst|Add0~14_combout\,
	cout => \U4|U4|inst|Add0~15\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X68_Y43_N15
\U4|U4|inst|Hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~14_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(7));

-- Location: LCCOMB_X68_Y43_N16
\U4|U4|inst|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~16_combout\ = (\U4|U4|inst|Hcnt\(8) & (\U4|U4|inst|Add0~15\ $ (GND))) # (!\U4|U4|inst|Hcnt\(8) & (!\U4|U4|inst|Add0~15\ & VCC))
-- \U4|U4|inst|Add0~17\ = CARRY((\U4|U4|inst|Hcnt\(8) & !\U4|U4|inst|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add0~15\,
	combout => \U4|U4|inst|Add0~16_combout\,
	cout => \U4|U4|inst|Add0~17\);

-- Location: LCCOMB_X68_Y42_N28
\U4|U4|inst|Hcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Hcnt~1_combout\ = (\U4|U4|inst|Add0~16_combout\ & !\U4|U4|inst|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|Add0~16_combout\,
	datad => \U4|U4|inst|Equal0~2_combout\,
	combout => \U4|U4|inst|Hcnt~1_combout\);

-- Location: FF_X68_Y42_N29
\U4|U4|inst|Hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Hcnt~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(8));

-- Location: LCCOMB_X68_Y43_N18
\U4|U4|inst|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~18_combout\ = \U4|U4|inst|Hcnt\(9) $ (\U4|U4|inst|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(9),
	cin => \U4|U4|inst|Add0~17\,
	combout => \U4|U4|inst|Add0~18_combout\);

-- Location: LCCOMB_X68_Y42_N8
\U4|U4|inst|Hcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Hcnt~2_combout\ = (!\U4|U4|inst|Equal0~2_combout\ & \U4|U4|inst|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Equal0~2_combout\,
	datad => \U4|U4|inst|Add0~18_combout\,
	combout => \U4|U4|inst|Hcnt~2_combout\);

-- Location: FF_X68_Y42_N9
\U4|U4|inst|Hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Hcnt~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(9));

-- Location: LCCOMB_X68_Y43_N0
\U4|U4|inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~0_combout\ = \U4|U4|inst|Hcnt\(0) $ (VCC)
-- \U4|U4|inst|Add0~1\ = CARRY(\U4|U4|inst|Hcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(0),
	datad => VCC,
	combout => \U4|U4|inst|Add0~0_combout\,
	cout => \U4|U4|inst|Add0~1\);

-- Location: FF_X68_Y43_N1
\U4|U4|inst|Hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(0));

-- Location: LCCOMB_X68_Y43_N2
\U4|U4|inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~2_combout\ = (\U4|U4|inst|Hcnt\(1) & (!\U4|U4|inst|Add0~1\)) # (!\U4|U4|inst|Hcnt\(1) & ((\U4|U4|inst|Add0~1\) # (GND)))
-- \U4|U4|inst|Add0~3\ = CARRY((!\U4|U4|inst|Add0~1\) # (!\U4|U4|inst|Hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(1),
	datad => VCC,
	cin => \U4|U4|inst|Add0~1\,
	combout => \U4|U4|inst|Add0~2_combout\,
	cout => \U4|U4|inst|Add0~3\);

-- Location: FF_X68_Y43_N3
\U4|U4|inst|Hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(1));

-- Location: LCCOMB_X68_Y43_N4
\U4|U4|inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~4_combout\ = (\U4|U4|inst|Hcnt\(2) & (\U4|U4|inst|Add0~3\ $ (GND))) # (!\U4|U4|inst|Hcnt\(2) & (!\U4|U4|inst|Add0~3\ & VCC))
-- \U4|U4|inst|Add0~5\ = CARRY((\U4|U4|inst|Hcnt\(2) & !\U4|U4|inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(2),
	datad => VCC,
	cin => \U4|U4|inst|Add0~3\,
	combout => \U4|U4|inst|Add0~4_combout\,
	cout => \U4|U4|inst|Add0~5\);

-- Location: FF_X68_Y43_N5
\U4|U4|inst|Hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(2));

-- Location: LCCOMB_X69_Y43_N26
\U4|U4|inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal0~1_combout\ = (!\U4|U4|inst|Hcnt\(5) & (\U4|U4|inst|Hcnt\(2) & (\U4|U4|inst|Hcnt\(8) & !\U4|U4|inst|Hcnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(5),
	datab => \U4|U4|inst|Hcnt\(2),
	datac => \U4|U4|inst|Hcnt\(8),
	datad => \U4|U4|inst|Hcnt\(7),
	combout => \U4|U4|inst|Equal0~1_combout\);

-- Location: LCCOMB_X68_Y43_N6
\U4|U4|inst|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~6_combout\ = (\U4|U4|inst|Hcnt\(3) & (!\U4|U4|inst|Add0~5\)) # (!\U4|U4|inst|Hcnt\(3) & ((\U4|U4|inst|Add0~5\) # (GND)))
-- \U4|U4|inst|Add0~7\ = CARRY((!\U4|U4|inst|Add0~5\) # (!\U4|U4|inst|Hcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(3),
	datad => VCC,
	cin => \U4|U4|inst|Add0~5\,
	combout => \U4|U4|inst|Add0~6_combout\,
	cout => \U4|U4|inst|Add0~7\);

-- Location: FF_X68_Y43_N7
\U4|U4|inst|Hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(3));

-- Location: LCCOMB_X68_Y43_N8
\U4|U4|inst|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~8_combout\ = (\U4|U4|inst|Hcnt\(4) & (\U4|U4|inst|Add0~7\ $ (GND))) # (!\U4|U4|inst|Hcnt\(4) & (!\U4|U4|inst|Add0~7\ & VCC))
-- \U4|U4|inst|Add0~9\ = CARRY((\U4|U4|inst|Hcnt\(4) & !\U4|U4|inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(4),
	datad => VCC,
	cin => \U4|U4|inst|Add0~7\,
	combout => \U4|U4|inst|Add0~8_combout\,
	cout => \U4|U4|inst|Add0~9\);

-- Location: FF_X68_Y43_N9
\U4|U4|inst|Hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(4));

-- Location: LCCOMB_X68_Y43_N22
\U4|U4|inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal0~0_combout\ = (\U4|U4|inst|Hcnt\(3) & (\U4|U4|inst|Hcnt\(1) & (\U4|U4|inst|Hcnt\(4) & \U4|U4|inst|Hcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(3),
	datab => \U4|U4|inst|Hcnt\(1),
	datac => \U4|U4|inst|Hcnt\(4),
	datad => \U4|U4|inst|Hcnt\(0),
	combout => \U4|U4|inst|Equal0~0_combout\);

-- Location: LCCOMB_X69_Y43_N12
\U4|U4|inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal0~2_combout\ = (!\U4|U4|inst|Hcnt\(6) & (\U4|U4|inst|Hcnt\(9) & (\U4|U4|inst|Equal0~1_combout\ & \U4|U4|inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datab => \U4|U4|inst|Hcnt\(9),
	datac => \U4|U4|inst|Equal0~1_combout\,
	datad => \U4|U4|inst|Equal0~0_combout\,
	combout => \U4|U4|inst|Equal0~2_combout\);

-- Location: LCCOMB_X68_Y43_N10
\U4|U4|inst|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~10_combout\ = (\U4|U4|inst|Hcnt\(5) & (!\U4|U4|inst|Add0~9\)) # (!\U4|U4|inst|Hcnt\(5) & ((\U4|U4|inst|Add0~9\) # (GND)))
-- \U4|U4|inst|Add0~11\ = CARRY((!\U4|U4|inst|Add0~9\) # (!\U4|U4|inst|Hcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(5),
	datad => VCC,
	cin => \U4|U4|inst|Add0~9\,
	combout => \U4|U4|inst|Add0~10_combout\,
	cout => \U4|U4|inst|Add0~11\);

-- Location: LCCOMB_X69_Y43_N30
\U4|U4|inst|Hcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Hcnt~0_combout\ = (!\U4|U4|inst|Equal0~2_combout\ & \U4|U4|inst|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal0~2_combout\,
	datad => \U4|U4|inst|Add0~10_combout\,
	combout => \U4|U4|inst|Hcnt~0_combout\);

-- Location: FF_X69_Y43_N31
\U4|U4|inst|Hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Hcnt~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(5));

-- Location: FF_X68_Y43_N13
\U4|U4|inst|Hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~12_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(6));

-- Location: LCCOMB_X68_Y43_N28
\U4|U4|inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal1~0_combout\ = ((\U4|U4|inst|Hcnt\(2)) # ((\U4|U4|inst|Hcnt\(8)) # (!\U4|U4|inst|Hcnt\(7)))) # (!\U4|U4|inst|Hcnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(5),
	datab => \U4|U4|inst|Hcnt\(2),
	datac => \U4|U4|inst|Hcnt\(7),
	datad => \U4|U4|inst|Hcnt\(8),
	combout => \U4|U4|inst|Equal1~0_combout\);

-- Location: LCCOMB_X68_Y43_N20
\U4|U4|inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal1~1_combout\ = (\U4|U4|inst|Hcnt\(6)) # (((\U4|U4|inst|Equal1~0_combout\) # (!\U4|U4|inst|Equal0~0_combout\)) # (!\U4|U4|inst|Hcnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datab => \U4|U4|inst|Hcnt\(9),
	datac => \U4|U4|inst|Equal0~0_combout\,
	datad => \U4|U4|inst|Equal1~0_combout\,
	combout => \U4|U4|inst|Equal1~1_combout\);

-- Location: LCCOMB_X69_Y44_N4
\U4|U4|inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~0_combout\ = \U4|U4|inst|Vcnt\(0) $ (VCC)
-- \U4|U4|inst|Add1~1\ = CARRY(\U4|U4|inst|Vcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(0),
	datad => VCC,
	combout => \U4|U4|inst|Add1~0_combout\,
	cout => \U4|U4|inst|Add1~1\);

-- Location: LCCOMB_X69_Y44_N30
\U4|U4|inst|Vcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt~2_combout\ = (\U4|U4|inst|Add1~0_combout\ & \U4|U4|inst|process_1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|Add1~0_combout\,
	datad => \U4|U4|inst|process_1~5_combout\,
	combout => \U4|U4|inst|Vcnt~2_combout\);

-- Location: LCCOMB_X69_Y44_N2
\U4|U4|inst|Vcnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[2]~1_combout\ = (!\U4|U4|inst|process_1~5_combout\) # (!\U4|U4|inst|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datad => \U4|U4|inst|process_1~5_combout\,
	combout => \U4|U4|inst|Vcnt[2]~1_combout\);

-- Location: FF_X69_Y44_N31
\U4|U4|inst|Vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst|Vcnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(0));

-- Location: LCCOMB_X69_Y44_N6
\U4|U4|inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~2_combout\ = (\U4|U4|inst|Vcnt\(1) & (!\U4|U4|inst|Add1~1\)) # (!\U4|U4|inst|Vcnt\(1) & ((\U4|U4|inst|Add1~1\) # (GND)))
-- \U4|U4|inst|Add1~3\ = CARRY((!\U4|U4|inst|Add1~1\) # (!\U4|U4|inst|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(1),
	datad => VCC,
	cin => \U4|U4|inst|Add1~1\,
	combout => \U4|U4|inst|Add1~2_combout\,
	cout => \U4|U4|inst|Add1~3\);

-- Location: LCCOMB_X69_Y44_N0
\U4|U4|inst|Vcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt~0_combout\ = (\U4|U4|inst|Add1~2_combout\ & \U4|U4|inst|process_1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add1~2_combout\,
	datad => \U4|U4|inst|process_1~5_combout\,
	combout => \U4|U4|inst|Vcnt~0_combout\);

-- Location: FF_X69_Y44_N1
\U4|U4|inst|Vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst|Vcnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(1));

-- Location: LCCOMB_X69_Y44_N8
\U4|U4|inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~4_combout\ = (\U4|U4|inst|Vcnt\(2) & (\U4|U4|inst|Add1~3\ $ (GND))) # (!\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Add1~3\ & VCC))
-- \U4|U4|inst|Add1~5\ = CARRY((\U4|U4|inst|Vcnt\(2) & !\U4|U4|inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(2),
	datad => VCC,
	cin => \U4|U4|inst|Add1~3\,
	combout => \U4|U4|inst|Add1~4_combout\,
	cout => \U4|U4|inst|Add1~5\);

-- Location: LCCOMB_X68_Y42_N14
\U4|U4|inst|Vcnt[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[2]~4_combout\ = (\U4|U4|inst|process_1~5_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Vcnt\(2)))) # (!\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|Add1~4_combout\,
	datac => \U4|U4|inst|Vcnt\(2),
	datad => \U4|U4|inst|process_1~5_combout\,
	combout => \U4|U4|inst|Vcnt[2]~4_combout\);

-- Location: FF_X68_Y42_N15
\U4|U4|inst|Vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[2]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(2));

-- Location: LCCOMB_X69_Y44_N10
\U4|U4|inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~6_combout\ = (\U4|U4|inst|Vcnt\(3) & (!\U4|U4|inst|Add1~5\)) # (!\U4|U4|inst|Vcnt\(3) & ((\U4|U4|inst|Add1~5\) # (GND)))
-- \U4|U4|inst|Add1~7\ = CARRY((!\U4|U4|inst|Add1~5\) # (!\U4|U4|inst|Vcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(3),
	datad => VCC,
	cin => \U4|U4|inst|Add1~5\,
	combout => \U4|U4|inst|Add1~6_combout\,
	cout => \U4|U4|inst|Add1~7\);

-- Location: LCCOMB_X68_Y44_N8
\U4|U4|inst|Vcnt[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[3]~3_combout\ = (\U4|U4|inst|process_1~5_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Vcnt\(3)))) # (!\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add1~6_combout\,
	datab => \U4|U4|inst|Equal1~1_combout\,
	datac => \U4|U4|inst|Vcnt\(3),
	datad => \U4|U4|inst|process_1~5_combout\,
	combout => \U4|U4|inst|Vcnt[3]~3_combout\);

-- Location: FF_X68_Y44_N9
\U4|U4|inst|Vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(3));

-- Location: LCCOMB_X69_Y44_N12
\U4|U4|inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~8_combout\ = (\U4|U4|inst|Vcnt\(4) & (\U4|U4|inst|Add1~7\ $ (GND))) # (!\U4|U4|inst|Vcnt\(4) & (!\U4|U4|inst|Add1~7\ & VCC))
-- \U4|U4|inst|Add1~9\ = CARRY((\U4|U4|inst|Vcnt\(4) & !\U4|U4|inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(4),
	datad => VCC,
	cin => \U4|U4|inst|Add1~7\,
	combout => \U4|U4|inst|Add1~8_combout\,
	cout => \U4|U4|inst|Add1~9\);

-- Location: LCCOMB_X68_Y44_N4
\U4|U4|inst|Vcnt[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[4]~6_combout\ = (\U4|U4|inst|process_1~5_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Vcnt\(4)))) # (!\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|Add1~8_combout\,
	datac => \U4|U4|inst|Vcnt\(4),
	datad => \U4|U4|inst|process_1~5_combout\,
	combout => \U4|U4|inst|Vcnt[4]~6_combout\);

-- Location: FF_X68_Y44_N5
\U4|U4|inst|Vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[4]~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(4));

-- Location: LCCOMB_X69_Y44_N14
\U4|U4|inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~10_combout\ = (\U4|U4|inst|Vcnt\(5) & (!\U4|U4|inst|Add1~9\)) # (!\U4|U4|inst|Vcnt\(5) & ((\U4|U4|inst|Add1~9\) # (GND)))
-- \U4|U4|inst|Add1~11\ = CARRY((!\U4|U4|inst|Add1~9\) # (!\U4|U4|inst|Vcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(5),
	datad => VCC,
	cin => \U4|U4|inst|Add1~9\,
	combout => \U4|U4|inst|Add1~10_combout\,
	cout => \U4|U4|inst|Add1~11\);

-- Location: LCCOMB_X68_Y44_N6
\U4|U4|inst|Vcnt[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[5]~10_combout\ = (\U4|U4|inst|process_1~5_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Vcnt\(5)))) # (!\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|Add1~10_combout\,
	datac => \U4|U4|inst|Vcnt\(5),
	datad => \U4|U4|inst|process_1~5_combout\,
	combout => \U4|U4|inst|Vcnt[5]~10_combout\);

-- Location: FF_X68_Y44_N7
\U4|U4|inst|Vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[5]~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(5));

-- Location: LCCOMB_X69_Y44_N16
\U4|U4|inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~12_combout\ = (\U4|U4|inst|Vcnt\(6) & (\U4|U4|inst|Add1~11\ $ (GND))) # (!\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Add1~11\ & VCC))
-- \U4|U4|inst|Add1~13\ = CARRY((\U4|U4|inst|Vcnt\(6) & !\U4|U4|inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(6),
	datad => VCC,
	cin => \U4|U4|inst|Add1~11\,
	combout => \U4|U4|inst|Add1~12_combout\,
	cout => \U4|U4|inst|Add1~13\);

-- Location: LCCOMB_X68_Y44_N0
\U4|U4|inst|Vcnt[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[6]~9_combout\ = (\U4|U4|inst|process_1~5_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Vcnt\(6))) # (!\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Add1~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|process_1~5_combout\,
	datac => \U4|U4|inst|Vcnt\(6),
	datad => \U4|U4|inst|Add1~12_combout\,
	combout => \U4|U4|inst|Vcnt[6]~9_combout\);

-- Location: FF_X68_Y44_N1
\U4|U4|inst|Vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[6]~9_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(6));

-- Location: LCCOMB_X69_Y44_N18
\U4|U4|inst|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~14_combout\ = (\U4|U4|inst|Vcnt\(7) & (!\U4|U4|inst|Add1~13\)) # (!\U4|U4|inst|Vcnt\(7) & ((\U4|U4|inst|Add1~13\) # (GND)))
-- \U4|U4|inst|Add1~15\ = CARRY((!\U4|U4|inst|Add1~13\) # (!\U4|U4|inst|Vcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(7),
	datad => VCC,
	cin => \U4|U4|inst|Add1~13\,
	combout => \U4|U4|inst|Add1~14_combout\,
	cout => \U4|U4|inst|Add1~15\);

-- Location: LCCOMB_X68_Y44_N28
\U4|U4|inst|Vcnt[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[7]~8_combout\ = (\U4|U4|inst|process_1~5_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Vcnt\(7))) # (!\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Add1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|process_1~5_combout\,
	datac => \U4|U4|inst|Vcnt\(7),
	datad => \U4|U4|inst|Add1~14_combout\,
	combout => \U4|U4|inst|Vcnt[7]~8_combout\);

-- Location: FF_X68_Y44_N29
\U4|U4|inst|Vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[7]~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(7));

-- Location: LCCOMB_X69_Y44_N20
\U4|U4|inst|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~16_combout\ = (\U4|U4|inst|Vcnt\(8) & (\U4|U4|inst|Add1~15\ $ (GND))) # (!\U4|U4|inst|Vcnt\(8) & (!\U4|U4|inst|Add1~15\ & VCC))
-- \U4|U4|inst|Add1~17\ = CARRY((\U4|U4|inst|Vcnt\(8) & !\U4|U4|inst|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add1~15\,
	combout => \U4|U4|inst|Add1~16_combout\,
	cout => \U4|U4|inst|Add1~17\);

-- Location: LCCOMB_X68_Y44_N2
\U4|U4|inst|Vcnt[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[8]~7_combout\ = (\U4|U4|inst|process_1~5_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Vcnt\(8)))) # (!\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add1~16_combout\,
	datab => \U4|U4|inst|Equal1~1_combout\,
	datac => \U4|U4|inst|Vcnt\(8),
	datad => \U4|U4|inst|process_1~5_combout\,
	combout => \U4|U4|inst|Vcnt[8]~7_combout\);

-- Location: FF_X68_Y44_N3
\U4|U4|inst|Vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[8]~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(8));

-- Location: LCCOMB_X69_Y44_N24
\U4|U4|inst|LessThan11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan11~0_combout\ = (!\U4|U4|inst|Vcnt\(8) & (!\U4|U4|inst|Vcnt\(5) & (!\U4|U4|inst|Vcnt\(6) & !\U4|U4|inst|Vcnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(8),
	datab => \U4|U4|inst|Vcnt\(5),
	datac => \U4|U4|inst|Vcnt\(6),
	datad => \U4|U4|inst|Vcnt\(7),
	combout => \U4|U4|inst|LessThan11~0_combout\);

-- Location: LCCOMB_X69_Y44_N26
\U4|U4|inst|process_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~4_combout\ = (!\U4|U4|inst|Vcnt\(4) & (\U4|U4|inst|LessThan11~0_combout\ & ((!\U4|U4|inst|Vcnt\(2)) # (!\U4|U4|inst|Vcnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(3),
	datab => \U4|U4|inst|Vcnt\(2),
	datac => \U4|U4|inst|Vcnt\(4),
	datad => \U4|U4|inst|LessThan11~0_combout\,
	combout => \U4|U4|inst|process_1~4_combout\);

-- Location: LCCOMB_X69_Y43_N10
\U4|U4|inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan1~0_combout\ = (!\U4|U4|inst|Hcnt\(2) & ((!\U4|U4|inst|Hcnt\(1)) # (!\U4|U4|inst|Hcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(0),
	datac => \U4|U4|inst|Hcnt\(2),
	datad => \U4|U4|inst|Hcnt\(1),
	combout => \U4|U4|inst|LessThan1~0_combout\);

-- Location: LCCOMB_X69_Y43_N2
\U4|U4|inst|process_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~2_combout\ = (((\U4|U4|inst|LessThan1~0_combout\) # (!\U4|U4|inst|Hcnt\(5))) # (!\U4|U4|inst|Hcnt\(3))) # (!\U4|U4|inst|Hcnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(4),
	datab => \U4|U4|inst|Hcnt\(3),
	datac => \U4|U4|inst|Hcnt\(5),
	datad => \U4|U4|inst|LessThan1~0_combout\,
	combout => \U4|U4|inst|process_1~2_combout\);

-- Location: LCCOMB_X69_Y43_N0
\U4|U4|inst|process_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~3_combout\ = (!\U4|U4|inst|Hcnt\(8) & (((!\U4|U4|inst|Hcnt\(6) & \U4|U4|inst|process_1~2_combout\)) # (!\U4|U4|inst|Hcnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datab => \U4|U4|inst|Hcnt\(7),
	datac => \U4|U4|inst|Hcnt\(8),
	datad => \U4|U4|inst|process_1~2_combout\,
	combout => \U4|U4|inst|process_1~3_combout\);

-- Location: LCCOMB_X69_Y44_N28
\U4|U4|inst|process_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~5_combout\ = (((\U4|U4|inst|process_1~4_combout\) # (\U4|U4|inst|process_1~3_combout\)) # (!\U4|U4|inst|Hcnt\(9))) # (!\U4|U4|inst|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	datab => \U4|U4|inst|Hcnt\(9),
	datac => \U4|U4|inst|process_1~4_combout\,
	datad => \U4|U4|inst|process_1~3_combout\,
	combout => \U4|U4|inst|process_1~5_combout\);

-- Location: LCCOMB_X69_Y44_N22
\U4|U4|inst|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add1~18_combout\ = \U4|U4|inst|Vcnt\(9) $ (\U4|U4|inst|Add1~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	cin => \U4|U4|inst|Add1~17\,
	combout => \U4|U4|inst|Add1~18_combout\);

-- Location: LCCOMB_X68_Y44_N30
\U4|U4|inst|Vcnt[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[9]~5_combout\ = (\U4|U4|inst|process_1~5_combout\ & ((\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Vcnt\(9))) # (!\U4|U4|inst|Equal1~1_combout\ & ((\U4|U4|inst|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|process_1~5_combout\,
	datac => \U4|U4|inst|Vcnt\(9),
	datad => \U4|U4|inst|Add1~18_combout\,
	combout => \U4|U4|inst|Vcnt[9]~5_combout\);

-- Location: FF_X68_Y44_N31
\U4|U4|inst|Vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[9]~5_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(9));

-- Location: LCCOMB_X69_Y43_N16
\U4|U4|inst|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~0_combout\ = ((\U4|U4|inst|Vcnt\(1) $ (!\U4|U4|inst|Vcnt\(0))) # (!\U4|U4|inst|Vcnt\(3))) # (!\U4|U4|inst|Vcnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(1),
	datab => \U4|U4|inst|Vcnt\(0),
	datac => \U4|U4|inst|Vcnt\(2),
	datad => \U4|U4|inst|Vcnt\(3),
	combout => \U4|U4|inst|process_1~0_combout\);

-- Location: LCCOMB_X68_Y42_N4
\U4|U4|inst|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan7~0_combout\ = (\U4|U4|inst|Vcnt\(5) & (\U4|U4|inst|Vcnt\(7) & (\U4|U4|inst|Vcnt\(6) & \U4|U4|inst|Vcnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(5),
	datab => \U4|U4|inst|Vcnt\(7),
	datac => \U4|U4|inst|Vcnt\(6),
	datad => \U4|U4|inst|Vcnt\(8),
	combout => \U4|U4|inst|LessThan7~0_combout\);

-- Location: LCCOMB_X69_Y43_N20
\U4|U4|inst|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~1_combout\ = (\U4|U4|inst|Vcnt\(9)) # ((\U4|U4|inst|process_1~0_combout\) # ((\U4|U4|inst|Vcnt\(4)) # (!\U4|U4|inst|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	datab => \U4|U4|inst|process_1~0_combout\,
	datac => \U4|U4|inst|Vcnt\(4),
	datad => \U4|U4|inst|LessThan7~0_combout\,
	combout => \U4|U4|inst|process_1~1_combout\);

-- Location: FF_X69_Y43_N21
\U4|U4|inst|VSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|process_1~1_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|VSYNC~q\);

-- Location: LCCOMB_X61_Y49_N16
\U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst|VSYNC~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst|VSYNC~q\,
	combout => \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X61_Y49_N17
\U4|U4|inst8|inst1|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst1|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X69_Y43_N8
\U4|U4|inst|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~2_combout\ = (\U4|U4|inst|Hcnt\(5) & (\U4|U4|inst|Hcnt\(6) & ((\U4|U4|inst|Hcnt\(2)) # (\U4|U4|inst|Hcnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(5),
	datab => \U4|U4|inst|Hcnt\(2),
	datac => \U4|U4|inst|Hcnt\(3),
	datad => \U4|U4|inst|Hcnt\(6),
	combout => \U4|U4|inst|process_0~2_combout\);

-- Location: LCCOMB_X69_Y43_N22
\U4|U4|inst|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~1_combout\ = ((\U4|U4|inst|Hcnt\(8)) # (!\U4|U4|inst|Hcnt\(7))) # (!\U4|U4|inst|Hcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(9),
	datac => \U4|U4|inst|Hcnt\(8),
	datad => \U4|U4|inst|Hcnt\(7),
	combout => \U4|U4|inst|process_0~1_combout\);

-- Location: LCCOMB_X69_Y43_N24
\U4|U4|inst|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan9~0_combout\ = (!\U4|U4|inst|Hcnt\(5) & !\U4|U4|inst|Hcnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|Hcnt\(5),
	datad => \U4|U4|inst|Hcnt\(6),
	combout => \U4|U4|inst|LessThan9~0_combout\);

-- Location: LCCOMB_X69_Y43_N28
\U4|U4|inst|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~0_combout\ = (\U4|U4|inst|LessThan9~0_combout\ & (((!\U4|U4|inst|Hcnt\(3) & \U4|U4|inst|LessThan1~0_combout\)) # (!\U4|U4|inst|Hcnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(4),
	datab => \U4|U4|inst|Hcnt\(3),
	datac => \U4|U4|inst|LessThan1~0_combout\,
	datad => \U4|U4|inst|LessThan9~0_combout\,
	combout => \U4|U4|inst|process_0~0_combout\);

-- Location: LCCOMB_X69_Y43_N18
\U4|U4|inst|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~3_combout\ = (\U4|U4|inst|process_0~1_combout\) # ((\U4|U4|inst|process_0~0_combout\) # ((\U4|U4|inst|Hcnt\(4) & \U4|U4|inst|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(4),
	datab => \U4|U4|inst|process_0~2_combout\,
	datac => \U4|U4|inst|process_0~1_combout\,
	datad => \U4|U4|inst|process_0~0_combout\,
	combout => \U4|U4|inst|process_0~3_combout\);

-- Location: FF_X69_Y43_N19
\U4|U4|inst|HSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst|process_0~3_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|HSYNC~q\);

-- Location: LCCOMB_X66_Y43_N24
\U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst|HSYNC~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst|HSYNC~q\,
	combout => \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X66_Y43_N25
\U4|U4|inst8|inst|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X68_Y42_N20
\U4|U4|inst|VIDEO_EN~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|VIDEO_EN~0_combout\ = (\U4|U4|inst|Vcnt\(9)) # ((\U4|U4|inst|Hcnt\(9) & ((\U4|U4|inst|Hcnt\(7)) # (\U4|U4|inst|Hcnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	datab => \U4|U4|inst|Hcnt\(9),
	datac => \U4|U4|inst|Hcnt\(7),
	datad => \U4|U4|inst|Hcnt\(8),
	combout => \U4|U4|inst|VIDEO_EN~0_combout\);

-- Location: LCCOMB_X74_Y42_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) $ (((VCC) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0),
	datad => VCC,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X63_Y19_N0
\U5|reg1Mhz~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|reg1Mhz~0_combout\ = !\U5|reg1Mhz~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U5|reg1Mhz~q\,
	combout => \U5|reg1Mhz~0_combout\);

-- Location: LCCOMB_X63_Y19_N16
\U5|reg1Mhz~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|reg1Mhz~feeder_combout\ = \U5|reg1Mhz~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|reg1Mhz~0_combout\,
	combout => \U5|reg1Mhz~feeder_combout\);

-- Location: LCCOMB_X67_Y23_N0
\U5|counter1Mhz[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Mhz[0]~25_combout\ = !\U5|counter1Mhz~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U5|counter1Mhz~8_combout\,
	combout => \U5|counter1Mhz[0]~25_combout\);

-- Location: FF_X67_Y23_N1
\U5|counter1Mhz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Mhz[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Mhz\(0));

-- Location: LCCOMB_X67_Y23_N8
\U5|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|Equal0~1_combout\ = (!\U5|counter1Mhz\(7) & (!\U5|counter1Mhz\(6) & (\U5|counter1Mhz\(4) & !\U5|counter1Mhz\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Mhz\(7),
	datab => \U5|counter1Mhz\(6),
	datac => \U5|counter1Mhz\(4),
	datad => \U5|counter1Mhz\(5),
	combout => \U5|Equal0~1_combout\);

-- Location: LCCOMB_X67_Y23_N2
\U5|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|Equal0~0_combout\ = (!\U5|counter1Mhz\(1) & (\U5|counter1Mhz\(0) & (\U5|counter1Mhz\(3) & !\U5|counter1Mhz\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Mhz\(1),
	datab => \U5|counter1Mhz\(0),
	datac => \U5|counter1Mhz\(3),
	datad => \U5|counter1Mhz\(2),
	combout => \U5|Equal0~0_combout\);

-- Location: LCCOMB_X67_Y23_N28
\U5|counter1Mhz~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Mhz~8_combout\ = (\U5|counter1Mhz\(0) & ((\U5|counter1Mhz\(8)) # ((!\U5|Equal0~0_combout\) # (!\U5|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Mhz\(8),
	datab => \U5|counter1Mhz\(0),
	datac => \U5|Equal0~1_combout\,
	datad => \U5|Equal0~0_combout\,
	combout => \U5|counter1Mhz~8_combout\);

-- Location: LCCOMB_X67_Y23_N10
\U5|counter1Mhz[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Mhz[1]~9_combout\ = (\U5|counter1Mhz\(1) & (\U5|counter1Mhz~8_combout\ $ (VCC))) # (!\U5|counter1Mhz\(1) & (\U5|counter1Mhz~8_combout\ & VCC))
-- \U5|counter1Mhz[1]~10\ = CARRY((\U5|counter1Mhz\(1) & \U5|counter1Mhz~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Mhz\(1),
	datab => \U5|counter1Mhz~8_combout\,
	datad => VCC,
	combout => \U5|counter1Mhz[1]~9_combout\,
	cout => \U5|counter1Mhz[1]~10\);

-- Location: FF_X67_Y23_N11
\U5|counter1Mhz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Mhz[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Mhz\(1));

-- Location: LCCOMB_X67_Y23_N12
\U5|counter1Mhz[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Mhz[2]~11_combout\ = (\U5|counter1Mhz\(2) & (!\U5|counter1Mhz[1]~10\)) # (!\U5|counter1Mhz\(2) & ((\U5|counter1Mhz[1]~10\) # (GND)))
-- \U5|counter1Mhz[2]~12\ = CARRY((!\U5|counter1Mhz[1]~10\) # (!\U5|counter1Mhz\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Mhz\(2),
	datad => VCC,
	cin => \U5|counter1Mhz[1]~10\,
	combout => \U5|counter1Mhz[2]~11_combout\,
	cout => \U5|counter1Mhz[2]~12\);

-- Location: FF_X67_Y23_N13
\U5|counter1Mhz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Mhz[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Mhz\(2));

-- Location: LCCOMB_X67_Y23_N14
\U5|counter1Mhz[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Mhz[3]~13_combout\ = (\U5|counter1Mhz[2]~12\ & (!\U5|Equal0~2_combout\ & (\U5|counter1Mhz\(3) & VCC))) # (!\U5|counter1Mhz[2]~12\ & ((((!\U5|Equal0~2_combout\ & \U5|counter1Mhz\(3))))))
-- \U5|counter1Mhz[3]~14\ = CARRY((!\U5|Equal0~2_combout\ & (\U5|counter1Mhz\(3) & !\U5|counter1Mhz[2]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Equal0~2_combout\,
	datab => \U5|counter1Mhz\(3),
	datad => VCC,
	cin => \U5|counter1Mhz[2]~12\,
	combout => \U5|counter1Mhz[3]~13_combout\,
	cout => \U5|counter1Mhz[3]~14\);

-- Location: FF_X67_Y23_N15
\U5|counter1Mhz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Mhz[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Mhz\(3));

-- Location: LCCOMB_X67_Y23_N16
\U5|counter1Mhz[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Mhz[4]~15_combout\ = (\U5|counter1Mhz[3]~14\ & ((\U5|Equal0~2_combout\) # ((!\U5|counter1Mhz\(4))))) # (!\U5|counter1Mhz[3]~14\ & (((!\U5|Equal0~2_combout\ & \U5|counter1Mhz\(4))) # (GND)))
-- \U5|counter1Mhz[4]~16\ = CARRY((\U5|Equal0~2_combout\) # ((!\U5|counter1Mhz[3]~14\) # (!\U5|counter1Mhz\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Equal0~2_combout\,
	datab => \U5|counter1Mhz\(4),
	datad => VCC,
	cin => \U5|counter1Mhz[3]~14\,
	combout => \U5|counter1Mhz[4]~15_combout\,
	cout => \U5|counter1Mhz[4]~16\);

-- Location: FF_X67_Y23_N17
\U5|counter1Mhz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Mhz[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Mhz\(4));

-- Location: LCCOMB_X67_Y23_N18
\U5|counter1Mhz[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Mhz[5]~17_combout\ = (\U5|counter1Mhz\(5) & (\U5|counter1Mhz[4]~16\ $ (GND))) # (!\U5|counter1Mhz\(5) & (!\U5|counter1Mhz[4]~16\ & VCC))
-- \U5|counter1Mhz[5]~18\ = CARRY((\U5|counter1Mhz\(5) & !\U5|counter1Mhz[4]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Mhz\(5),
	datad => VCC,
	cin => \U5|counter1Mhz[4]~16\,
	combout => \U5|counter1Mhz[5]~17_combout\,
	cout => \U5|counter1Mhz[5]~18\);

-- Location: FF_X67_Y23_N19
\U5|counter1Mhz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Mhz[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Mhz\(5));

-- Location: LCCOMB_X67_Y23_N20
\U5|counter1Mhz[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Mhz[6]~19_combout\ = (\U5|counter1Mhz\(6) & (!\U5|counter1Mhz[5]~18\)) # (!\U5|counter1Mhz\(6) & ((\U5|counter1Mhz[5]~18\) # (GND)))
-- \U5|counter1Mhz[6]~20\ = CARRY((!\U5|counter1Mhz[5]~18\) # (!\U5|counter1Mhz\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter1Mhz\(6),
	datad => VCC,
	cin => \U5|counter1Mhz[5]~18\,
	combout => \U5|counter1Mhz[6]~19_combout\,
	cout => \U5|counter1Mhz[6]~20\);

-- Location: FF_X67_Y23_N21
\U5|counter1Mhz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Mhz[6]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Mhz\(6));

-- Location: LCCOMB_X67_Y23_N22
\U5|counter1Mhz[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Mhz[7]~21_combout\ = (\U5|counter1Mhz\(7) & (\U5|counter1Mhz[6]~20\ $ (GND))) # (!\U5|counter1Mhz\(7) & (!\U5|counter1Mhz[6]~20\ & VCC))
-- \U5|counter1Mhz[7]~22\ = CARRY((\U5|counter1Mhz\(7) & !\U5|counter1Mhz[6]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Mhz\(7),
	datad => VCC,
	cin => \U5|counter1Mhz[6]~20\,
	combout => \U5|counter1Mhz[7]~21_combout\,
	cout => \U5|counter1Mhz[7]~22\);

-- Location: FF_X67_Y23_N23
\U5|counter1Mhz[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Mhz[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Mhz\(7));

-- Location: LCCOMB_X67_Y23_N24
\U5|counter1Mhz[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Mhz[8]~23_combout\ = \U5|counter1Mhz[7]~22\ $ (\U5|counter1Mhz\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U5|counter1Mhz\(8),
	cin => \U5|counter1Mhz[7]~22\,
	combout => \U5|counter1Mhz[8]~23_combout\);

-- Location: FF_X67_Y23_N25
\U5|counter1Mhz[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Mhz[8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Mhz\(8));

-- Location: LCCOMB_X67_Y23_N30
\U5|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|Equal0~2_combout\ = (!\U5|counter1Mhz\(8) & (\U5|Equal0~1_combout\ & \U5|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter1Mhz\(8),
	datac => \U5|Equal0~1_combout\,
	datad => \U5|Equal0~0_combout\,
	combout => \U5|Equal0~2_combout\);

-- Location: FF_X63_Y19_N17
\U5|reg1Mhz\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|reg1Mhz~feeder_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|reg1Mhz~q\);

-- Location: CLKCTRL_G15
\U5|reg1Mhz~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|reg1Mhz~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|reg1Mhz~clkctrl_outclk\);

-- Location: LCCOMB_X63_Y35_N20
\U1|control_v_dut|definingVariables~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|definingVariables~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \U1|control_v_dut|definingVariables~feeder_combout\);

-- Location: FF_X63_Y35_N21
\U1|control_v_dut|definingVariables\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|definingVariables~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|definingVariables~q\);

-- Location: LCCOMB_X66_Y38_N8
\U1|control_v_dut|stage[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|stage[0]~8_combout\ = (\U1|control_v_dut|definingVariables~q\ & (\U1|control_v_dut|stage\(0) $ (VCC))) # (!\U1|control_v_dut|definingVariables~q\ & (\U1|control_v_dut|stage\(0) & VCC))
-- \U1|control_v_dut|stage[0]~9\ = CARRY((\U1|control_v_dut|definingVariables~q\ & \U1|control_v_dut|stage\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U1|control_v_dut|stage\(0),
	datad => VCC,
	combout => \U1|control_v_dut|stage[0]~8_combout\,
	cout => \U1|control_v_dut|stage[0]~9\);

-- Location: LCCOMB_X66_Y38_N10
\U1|control_v_dut|stage[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|stage[1]~10_combout\ = (\U1|control_v_dut|stage\(1) & (!\U1|control_v_dut|stage[0]~9\)) # (!\U1|control_v_dut|stage\(1) & ((\U1|control_v_dut|stage[0]~9\) # (GND)))
-- \U1|control_v_dut|stage[1]~11\ = CARRY((!\U1|control_v_dut|stage[0]~9\) # (!\U1|control_v_dut|stage\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datad => VCC,
	cin => \U1|control_v_dut|stage[0]~9\,
	combout => \U1|control_v_dut|stage[1]~10_combout\,
	cout => \U1|control_v_dut|stage[1]~11\);

-- Location: LCCOMB_X66_Y38_N12
\U1|control_v_dut|stage[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|stage[2]~12_combout\ = (\U1|control_v_dut|stage\(2) & (\U1|control_v_dut|stage[1]~11\ $ (GND))) # (!\U1|control_v_dut|stage\(2) & (!\U1|control_v_dut|stage[1]~11\ & VCC))
-- \U1|control_v_dut|stage[2]~13\ = CARRY((\U1|control_v_dut|stage\(2) & !\U1|control_v_dut|stage[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(2),
	datad => VCC,
	cin => \U1|control_v_dut|stage[1]~11\,
	combout => \U1|control_v_dut|stage[2]~12_combout\,
	cout => \U1|control_v_dut|stage[2]~13\);

-- Location: LCCOMB_X66_Y38_N30
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X66_Y38_N13
\U1|control_v_dut|stage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|stage[2]~12_combout\,
	asdata => \~GND~combout\,
	sload => \U1|control_v_dut|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|stage\(2));

-- Location: LCCOMB_X66_Y38_N26
\U1|control_v_dut|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Equal0~0_combout\ = (\U1|control_v_dut|stage\(1)) # ((\U1|control_v_dut|stage\(2)) # (!\U1|control_v_dut|stage\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|stage\(2),
	combout => \U1|control_v_dut|Equal0~0_combout\);

-- Location: LCCOMB_X66_Y38_N14
\U1|control_v_dut|stage[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|stage[3]~14_combout\ = (\U1|control_v_dut|stage\(3) & (!\U1|control_v_dut|stage[2]~13\)) # (!\U1|control_v_dut|stage\(3) & ((\U1|control_v_dut|stage[2]~13\) # (GND)))
-- \U1|control_v_dut|stage[3]~15\ = CARRY((!\U1|control_v_dut|stage[2]~13\) # (!\U1|control_v_dut|stage\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|stage\(3),
	datad => VCC,
	cin => \U1|control_v_dut|stage[2]~13\,
	combout => \U1|control_v_dut|stage[3]~14_combout\,
	cout => \U1|control_v_dut|stage[3]~15\);

-- Location: FF_X66_Y38_N15
\U1|control_v_dut|stage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|stage[3]~14_combout\,
	asdata => \~GND~combout\,
	sload => \U1|control_v_dut|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|stage\(3));

-- Location: LCCOMB_X66_Y38_N16
\U1|control_v_dut|stage[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|stage[4]~16_combout\ = (\U1|control_v_dut|stage\(4) & (\U1|control_v_dut|stage[3]~15\ $ (GND))) # (!\U1|control_v_dut|stage\(4) & (!\U1|control_v_dut|stage[3]~15\ & VCC))
-- \U1|control_v_dut|stage[4]~17\ = CARRY((\U1|control_v_dut|stage\(4) & !\U1|control_v_dut|stage[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|stage\(4),
	datad => VCC,
	cin => \U1|control_v_dut|stage[3]~15\,
	combout => \U1|control_v_dut|stage[4]~16_combout\,
	cout => \U1|control_v_dut|stage[4]~17\);

-- Location: FF_X66_Y38_N17
\U1|control_v_dut|stage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|stage[4]~16_combout\,
	asdata => \~GND~combout\,
	sload => \U1|control_v_dut|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|stage\(4));

-- Location: LCCOMB_X66_Y38_N18
\U1|control_v_dut|stage[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|stage[5]~18_combout\ = (\U1|control_v_dut|stage\(5) & (!\U1|control_v_dut|stage[4]~17\)) # (!\U1|control_v_dut|stage\(5) & ((\U1|control_v_dut|stage[4]~17\) # (GND)))
-- \U1|control_v_dut|stage[5]~19\ = CARRY((!\U1|control_v_dut|stage[4]~17\) # (!\U1|control_v_dut|stage\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|stage\(5),
	datad => VCC,
	cin => \U1|control_v_dut|stage[4]~17\,
	combout => \U1|control_v_dut|stage[5]~18_combout\,
	cout => \U1|control_v_dut|stage[5]~19\);

-- Location: FF_X66_Y38_N19
\U1|control_v_dut|stage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|stage[5]~18_combout\,
	asdata => \~GND~combout\,
	sload => \U1|control_v_dut|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|stage\(5));

-- Location: LCCOMB_X66_Y38_N20
\U1|control_v_dut|stage[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|stage[6]~20_combout\ = (\U1|control_v_dut|stage\(6) & (\U1|control_v_dut|stage[5]~19\ $ (GND))) # (!\U1|control_v_dut|stage\(6) & (!\U1|control_v_dut|stage[5]~19\ & VCC))
-- \U1|control_v_dut|stage[6]~21\ = CARRY((\U1|control_v_dut|stage\(6) & !\U1|control_v_dut|stage[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|stage\(6),
	datad => VCC,
	cin => \U1|control_v_dut|stage[5]~19\,
	combout => \U1|control_v_dut|stage[6]~20_combout\,
	cout => \U1|control_v_dut|stage[6]~21\);

-- Location: FF_X66_Y38_N21
\U1|control_v_dut|stage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|stage[6]~20_combout\,
	asdata => \~GND~combout\,
	sload => \U1|control_v_dut|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|stage\(6));

-- Location: LCCOMB_X66_Y38_N22
\U1|control_v_dut|stage[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|stage[7]~22_combout\ = \U1|control_v_dut|stage\(7) $ (\U1|control_v_dut|stage[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(7),
	cin => \U1|control_v_dut|stage[6]~21\,
	combout => \U1|control_v_dut|stage[7]~22_combout\);

-- Location: FF_X66_Y38_N23
\U1|control_v_dut|stage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|stage[7]~22_combout\,
	asdata => \~GND~combout\,
	sload => \U1|control_v_dut|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|stage\(7));

-- Location: LCCOMB_X66_Y38_N28
\U1|control_v_dut|PC[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~0_combout\ = (!\U1|control_v_dut|stage\(6) & (!\U1|control_v_dut|stage\(5) & (!\U1|control_v_dut|stage\(3) & !\U1|control_v_dut|stage\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(6),
	datab => \U1|control_v_dut|stage\(5),
	datac => \U1|control_v_dut|stage\(3),
	datad => \U1|control_v_dut|stage\(4),
	combout => \U1|control_v_dut|PC[3]~0_combout\);

-- Location: LCCOMB_X66_Y38_N0
\U1|control_v_dut|resetStage~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|resetStage~0_combout\ = (\U1|control_v_dut|resetStage~q\ & ((\U1|control_v_dut|Equal0~0_combout\) # ((\U1|control_v_dut|stage\(7)) # (!\U1|control_v_dut|PC[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal0~0_combout\,
	datab => \U1|control_v_dut|resetStage~q\,
	datac => \U1|control_v_dut|stage\(7),
	datad => \U1|control_v_dut|PC[3]~0_combout\,
	combout => \U1|control_v_dut|resetStage~0_combout\);

-- Location: LCCOMB_X66_Y36_N10
\U1|control_v_dut|resetStage~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|resetStage~1_combout\ = (\U1|control_v_dut|resetStage~0_combout\) # ((\U1|control_v_dut|stage\(0) & \U1|control_v_dut|Decoder1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|stage\(0),
	datac => \U1|control_v_dut|Decoder1~2_combout\,
	datad => \U1|control_v_dut|resetStage~0_combout\,
	combout => \U1|control_v_dut|resetStage~1_combout\);

-- Location: LCCOMB_X63_Y36_N20
\U1|control_v_dut|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector16~0_combout\ = (\U1|control_v_dut|stage\(7) & (((\U1|control_v_dut|wire_RW~q\)))) # (!\U1|control_v_dut|stage\(7) & ((\U1|control_v_dut|PC[3]~0_combout\ & (!\U1|control_v_dut|stage\(0))) # (!\U1|control_v_dut|PC[3]~0_combout\ & 
-- ((\U1|control_v_dut|wire_RW~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(7),
	datab => \U1|control_v_dut|PC[3]~0_combout\,
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|wire_RW~q\,
	combout => \U1|control_v_dut|Selector16~0_combout\);

-- Location: LCCOMB_X55_Y32_N22
\U1|control_v_dut|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector17~0_combout\ = (\U1|control_v_dut|stage\(2) & (\U1|control_v_dut|wire_RW~q\)) # (!\U1|control_v_dut|stage\(2) & ((\U1|control_v_dut|stage\(1) & ((\U1|control_v_dut|Selector16~0_combout\))) # (!\U1|control_v_dut|stage\(1) & 
-- (\U1|control_v_dut|wire_RW~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(2),
	datab => \U1|control_v_dut|wire_RW~q\,
	datac => \U1|control_v_dut|stage\(1),
	datad => \U1|control_v_dut|Selector16~0_combout\,
	combout => \U1|control_v_dut|Selector17~0_combout\);

-- Location: LCCOMB_X56_Y32_N0
\U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ = (!\U1|control_v_dut|bus_RAM_ADDRESS\(15) & (\U1|control_v_dut|bus_RAM_ADDRESS\(13) & \U1|control_v_dut|bus_RAM_ADDRESS\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\);

-- Location: LCCOMB_X63_Y36_N28
\U1|control_v_dut|WideNor18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor18~0_combout\ = (\U1|control_v_dut|IR\(12) & !\U1|control_v_dut|IR\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|WideNor18~0_combout\);

-- Location: LCCOMB_X66_Y34_N28
\U1|control_v_dut|PC[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~2_combout\ = (\U1|control_v_dut|stage\(1) & (\U1|control_v_dut|WideNor25~3_combout\ & (\U1|control_v_dut|WideNor18~0_combout\ & !\U1|control_v_dut|IR\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datab => \U1|control_v_dut|WideNor25~3_combout\,
	datac => \U1|control_v_dut|WideNor18~0_combout\,
	datad => \U1|control_v_dut|IR\(11),
	combout => \U1|control_v_dut|PC[3]~2_combout\);

-- Location: LCCOMB_X55_Y32_N28
\U2|altsyncram_component|auto_generated|decode3|w_anode900w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3) = (\U1|control_v_dut|wire_RW~q\ & (\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (\U1|control_v_dut|bus_RAM_ADDRESS\(13) & \U1|control_v_dut|bus_RAM_ADDRESS\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|wire_RW~q\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3));

-- Location: LCCOMB_X56_Y32_N6
\U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (\U1|control_v_dut|bus_RAM_ADDRESS\(13) & \U1|control_v_dut|bus_RAM_ADDRESS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

-- Location: LCCOMB_X55_Y32_N26
\U2|altsyncram_component|auto_generated|decode3|w_anode840w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3) = (\U1|control_v_dut|wire_RW~q\ & (!\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (\U1|control_v_dut|bus_RAM_ADDRESS\(13) & !\U1|control_v_dut|bus_RAM_ADDRESS\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|wire_RW~q\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3));

-- Location: LCCOMB_X56_Y32_N16
\U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ = (!\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (\U1|control_v_dut|bus_RAM_ADDRESS\(13) & !\U1|control_v_dut|bus_RAM_ADDRESS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\);

-- Location: LCCOMB_X55_Y32_N12
\U2|altsyncram_component|auto_generated|decode3|w_anode890w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3) = (\U1|control_v_dut|wire_RW~q\ & (\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (!\U1|control_v_dut|bus_RAM_ADDRESS\(13) & \U1|control_v_dut|bus_RAM_ADDRESS\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|wire_RW~q\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3));

-- Location: LCCOMB_X56_Y32_N30
\U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (!\U1|control_v_dut|bus_RAM_ADDRESS\(13) & \U1|control_v_dut|bus_RAM_ADDRESS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

-- Location: LCCOMB_X63_Y32_N0
\U1|control_v_dut|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~0_combout\ = \U1|control_v_dut|PC\(0) $ (VCC)
-- \U1|control_v_dut|Add0~1\ = CARRY(\U1|control_v_dut|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(0),
	datad => VCC,
	combout => \U1|control_v_dut|Add0~0_combout\,
	cout => \U1|control_v_dut|Add0~1\);

-- Location: LCCOMB_X62_Y35_N0
\U1|control_v_dut|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~0_combout\ = (\U1|control_v_dut|PC[3]~2_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~4_combout\ & VCC)) # (!\U1|control_v_dut|PC[3]~2_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~4_combout\ $ (VCC)))
-- \U1|control_v_dut|Add5~1\ = CARRY((!\U1|control_v_dut|PC[3]~2_combout\ & \U2|altsyncram_component|auto_generated|mux2|_~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~2_combout\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	datad => VCC,
	combout => \U1|control_v_dut|Add5~0_combout\,
	cout => \U1|control_v_dut|Add5~1\);

-- Location: LCCOMB_X65_Y35_N16
\U1|control_v_dut|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~35_combout\ = (\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~0_combout\)) # (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~0_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|Add5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Add0~0_combout\,
	datab => \U1|control_v_dut|PC[3]~5_combout\,
	datac => \U1|control_v_dut|Add5~0_combout\,
	datad => \U1|control_v_dut|PC[3]~4_combout\,
	combout => \U1|control_v_dut|Add0~35_combout\);

-- Location: LCCOMB_X63_Y32_N10
\U1|control_v_dut|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~10_combout\ = (\U1|control_v_dut|PC\(5) & (!\U1|control_v_dut|Add0~9\)) # (!\U1|control_v_dut|PC\(5) & ((\U1|control_v_dut|Add0~9\) # (GND)))
-- \U1|control_v_dut|Add0~11\ = CARRY((!\U1|control_v_dut|Add0~9\) # (!\U1|control_v_dut|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(5),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~9\,
	combout => \U1|control_v_dut|Add0~10_combout\,
	cout => \U1|control_v_dut|Add0~11\);

-- Location: LCCOMB_X63_Y32_N12
\U1|control_v_dut|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~12_combout\ = (\U1|control_v_dut|PC\(6) & (\U1|control_v_dut|Add0~11\ $ (GND))) # (!\U1|control_v_dut|PC\(6) & (!\U1|control_v_dut|Add0~11\ & VCC))
-- \U1|control_v_dut|Add0~13\ = CARRY((\U1|control_v_dut|PC\(6) & !\U1|control_v_dut|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|PC\(6),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~11\,
	combout => \U1|control_v_dut|Add0~12_combout\,
	cout => \U1|control_v_dut|Add0~13\);

-- Location: LCCOMB_X66_Y36_N8
\U1|control_v_dut|IR[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|IR[9]~0_combout\ = (!\U1|control_v_dut|processing_instruction~q\ & (!\U1|control_v_dut|stage\(0) & (\U1|control_v_dut|Decoder1~2_combout\ & \U1|control_v_dut|definingVariables~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datab => \U1|control_v_dut|stage\(0),
	datac => \U1|control_v_dut|Decoder1~2_combout\,
	datad => \U1|control_v_dut|definingVariables~q\,
	combout => \U1|control_v_dut|IR[9]~0_combout\);

-- Location: FF_X62_Y35_N29
\U1|control_v_dut|IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(7));

-- Location: LCCOMB_X62_Y33_N10
\U1|control_v_dut|Rn[0][9]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][9]~61_combout\ = (\U1|control_v_dut|IR\(10) & (!\U1|control_v_dut|IR\(13) & \U1|control_v_dut|Rn[0][1]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|IR\(13),
	datad => \U1|control_v_dut|Rn[0][1]~21_combout\,
	combout => \U1|control_v_dut|Rn[0][9]~61_combout\);

-- Location: FF_X62_Y35_N21
\U1|control_v_dut|IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(4));

-- Location: LCCOMB_X65_Y38_N16
\U1|control_v_dut|Rn[0][1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~28_combout\ = (\U1|control_v_dut|IR\(15) & !\U1|control_v_dut|IR\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|IR\(14),
	combout => \U1|control_v_dut|Rn[0][1]~28_combout\);

-- Location: LCCOMB_X63_Y38_N10
\U1|control_v_dut|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Equal6~1_combout\ = (!\U1|control_v_dut|stage\(7) & (\U1|control_v_dut|stage\(1) & \U1|control_v_dut|PC[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(7),
	datac => \U1|control_v_dut|stage\(1),
	datad => \U1|control_v_dut|PC[3]~0_combout\,
	combout => \U1|control_v_dut|Equal6~1_combout\);

-- Location: LCCOMB_X65_Y38_N30
\U1|control_v_dut|Rn[0][1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~29_combout\ = (\U1|control_v_dut|Rn[0][1]~28_combout\ & (!\U1|control_v_dut|stage\(0) & (\U1|control_v_dut|stage\(2) & \U1|control_v_dut|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~28_combout\,
	datab => \U1|control_v_dut|stage\(0),
	datac => \U1|control_v_dut|stage\(2),
	datad => \U1|control_v_dut|Equal6~1_combout\,
	combout => \U1|control_v_dut|Rn[0][1]~29_combout\);

-- Location: LCCOMB_X55_Y32_N18
\U2|altsyncram_component|auto_generated|decode3|w_anode870w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3) = (\U1|control_v_dut|wire_RW~q\ & (!\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (!\U1|control_v_dut|bus_RAM_ADDRESS\(13) & \U1|control_v_dut|bus_RAM_ADDRESS\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|wire_RW~q\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3));

-- Location: LCCOMB_X56_Y32_N4
\U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (!\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (!\U1|control_v_dut|bus_RAM_ADDRESS\(13) & \U1|control_v_dut|bus_RAM_ADDRESS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: LCCOMB_X62_Y33_N28
\U1|control_v_dut|Rn[0][1]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~72_combout\ = (\U1|control_v_dut|IR\(11) & ((\U1|control_v_dut|IR\(10) & ((\U1|control_v_dut|Rn[0][1]~20_combout\))) # (!\U1|control_v_dut|IR\(10) & (\U1|control_v_dut|IR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|Rn[0][1]~20_combout\,
	combout => \U1|control_v_dut|Rn[0][1]~72_combout\);

-- Location: LCCOMB_X62_Y33_N22
\U1|control_v_dut|WideNor6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor6~0_combout\ = (\U1|control_v_dut|IR\(11) & \U1|control_v_dut|IR\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|WideNor6~0_combout\);

-- Location: LCCOMB_X62_Y33_N16
\U1|control_v_dut|WideNor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor6~combout\ = ((\U1|control_v_dut|IR\(13)) # ((\U1|control_v_dut|IR\(12)) # (!\U1|control_v_dut|WideNor6~0_combout\))) # (!\U1|control_v_dut|Rn[0][1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~20_combout\,
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|WideNor6~0_combout\,
	datad => \U1|control_v_dut|IR\(12),
	combout => \U1|control_v_dut|WideNor6~combout\);

-- Location: LCCOMB_X66_Y34_N4
\U1|control_v_dut|SP[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[1]~22_combout\ = (\U1|control_v_dut|IR\(10)) # ((!\U1|control_v_dut|IR\(12)) # (!\U1|control_v_dut|WideNor25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(10),
	datab => \U1|control_v_dut|WideNor25~3_combout\,
	datac => \U1|control_v_dut|IR\(12),
	combout => \U1|control_v_dut|SP[1]~22_combout\);

-- Location: LCCOMB_X59_Y33_N0
\U1|control_v_dut|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~0_combout\ = \U1|control_v_dut|SP\(0) $ (VCC)
-- \U1|control_v_dut|Add4~1\ = CARRY(\U1|control_v_dut|SP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|SP\(0),
	datad => VCC,
	combout => \U1|control_v_dut|Add4~0_combout\,
	cout => \U1|control_v_dut|Add4~1\);

-- Location: FF_X62_Y35_N31
\U1|control_v_dut|IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(0));

-- Location: LCCOMB_X62_Y33_N18
\U1|control_v_dut|Rn[0][1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~22_combout\ = ((\U1|control_v_dut|IR\(11) & \U1|control_v_dut|IR\(0))) # (!\U1|control_v_dut|Rn[0][1]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|Rn[0][1]~21_combout\,
	datac => \U1|control_v_dut|IR\(0),
	combout => \U1|control_v_dut|Rn[0][1]~22_combout\);

-- Location: LCCOMB_X63_Y38_N12
\U1|control_v_dut|opcode[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|opcode[0]~3_combout\ = (\U1|control_v_dut|IR\(12) & (\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|IR\(6) & !\U1|control_v_dut|IR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(12),
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|IR\(6),
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|opcode[0]~3_combout\);

-- Location: LCCOMB_X63_Y38_N20
\U1|control_v_dut|Rn[0][1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~33_combout\ = (!\U1|control_v_dut|IR\(14) & (!\U1|control_v_dut|IR\(15) & (\U1|control_v_dut|stage\(0) & \U1|control_v_dut|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(14),
	datab => \U1|control_v_dut|IR\(15),
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|Decoder1~2_combout\,
	combout => \U1|control_v_dut|Rn[0][1]~33_combout\);

-- Location: LCCOMB_X63_Y38_N26
\U1|control_v_dut|enable_alu~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|enable_alu~0_combout\ = (\U1|control_v_dut|definingVariables~q\ & (!\U1|control_v_dut|IR\(13) & \U1|control_v_dut|processing_instruction~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datac => \U1|control_v_dut|IR\(13),
	datad => \U1|control_v_dut|processing_instruction~q\,
	combout => \U1|control_v_dut|enable_alu~0_combout\);

-- Location: LCCOMB_X66_Y38_N24
\U1|control_v_dut|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Equal0~1_combout\ = (\U1|control_v_dut|Equal0~0_combout\) # ((\U1|control_v_dut|stage\(7)) # (!\U1|control_v_dut|PC[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal0~0_combout\,
	datac => \U1|control_v_dut|stage\(7),
	datad => \U1|control_v_dut|PC[3]~0_combout\,
	combout => \U1|control_v_dut|Equal0~1_combout\);

-- Location: LCCOMB_X63_Y36_N26
\U1|control_v_dut|WideNor18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor18~1_combout\ = (!\U1|control_v_dut|IR\(15) & \U1|control_v_dut|IR\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|IR\(14),
	combout => \U1|control_v_dut|WideNor18~1_combout\);

-- Location: LCCOMB_X65_Y36_N14
\U1|control_v_dut|opcode[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|opcode[0]~0_combout\ = (\U1|control_v_dut|Rn[0][1]~28_combout\ & ((\U1|control_v_dut|IR\(12) & (!\U1|control_v_dut|IR\(11) & !\U1|control_v_dut|IR\(10))) # (!\U1|control_v_dut|IR\(12) & ((!\U1|control_v_dut|IR\(10)) # 
-- (!\U1|control_v_dut|IR\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~28_combout\,
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|opcode[0]~0_combout\);

-- Location: LCCOMB_X66_Y34_N16
\U1|control_v_dut|Rn[0][1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~25_combout\ = \U1|control_v_dut|IR\(15) $ (\U1|control_v_dut|IR\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|IR\(14),
	combout => \U1|control_v_dut|Rn[0][1]~25_combout\);

-- Location: LCCOMB_X67_Y36_N16
\U1|control_v_dut|Rn[0][1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~35_combout\ = \U1|control_v_dut|IR\(12) $ (\U1|control_v_dut|IR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|IR\(11),
	combout => \U1|control_v_dut|Rn[0][1]~35_combout\);

-- Location: LCCOMB_X66_Y36_N0
\U1|control_v_dut|opcode[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|opcode[0]~1_combout\ = (\U1|control_v_dut|opcode[0]~0_combout\) # ((\U1|control_v_dut|Rn[0][1]~25_combout\ & (\U1|control_v_dut|IR\(10) & \U1|control_v_dut|Rn[0][1]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode[0]~0_combout\,
	datab => \U1|control_v_dut|Rn[0][1]~25_combout\,
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|Rn[0][1]~35_combout\,
	combout => \U1|control_v_dut|opcode[0]~1_combout\);

-- Location: LCCOMB_X65_Y36_N16
\U1|control_v_dut|opcode[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|opcode[0]~2_combout\ = (!\U1|control_v_dut|Equal0~1_combout\ & ((\U1|control_v_dut|opcode[0]~1_combout\) # ((\U1|control_v_dut|WideNor18~1_combout\ & !\U1|control_v_dut|IR\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal0~1_combout\,
	datab => \U1|control_v_dut|WideNor18~1_combout\,
	datac => \U1|control_v_dut|opcode[0]~1_combout\,
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|opcode[0]~2_combout\);

-- Location: LCCOMB_X63_Y38_N22
\U1|control_v_dut|opcode[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|opcode[0]~4_combout\ = (\U1|control_v_dut|enable_alu~0_combout\ & ((\U1|control_v_dut|opcode[0]~2_combout\) # ((\U1|control_v_dut|opcode[0]~3_combout\ & \U1|control_v_dut|Rn[0][1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode[0]~3_combout\,
	datab => \U1|control_v_dut|Rn[0][1]~33_combout\,
	datac => \U1|control_v_dut|enable_alu~0_combout\,
	datad => \U1|control_v_dut|opcode[0]~2_combout\,
	combout => \U1|control_v_dut|opcode[0]~4_combout\);

-- Location: FF_X57_Y38_N17
\U1|control_v_dut|opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|IR\(11),
	sload => VCC,
	ena => \U1|control_v_dut|opcode[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|opcode\(1));

-- Location: FF_X57_Y38_N25
\U1|control_v_dut|opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|IR\(14),
	sload => VCC,
	ena => \U1|control_v_dut|opcode[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|opcode\(4));

-- Location: LCCOMB_X52_Y42_N14
\U1|alu_v_dut|m2[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[7]~22_combout\ = (!\U1|control_v_dut|opcode\(1) & !\U1|control_v_dut|opcode\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|opcode\(1),
	datad => \U1|control_v_dut|opcode\(4),
	combout => \U1|alu_v_dut|m2[7]~22_combout\);

-- Location: FF_X60_Y39_N11
\U1|control_v_dut|opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|IR\(10),
	sload => VCC,
	ena => \U1|control_v_dut|opcode[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|opcode\(0));

-- Location: LCCOMB_X53_Y42_N20
\U1|alu_v_dut|m2[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~21_combout\ = (\U1|control_v_dut|opcode\(4) & ((\U1|control_v_dut|opcode\(0)) # (!\U1|control_v_dut|opcode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|control_v_dut|opcode\(0),
	combout => \U1|alu_v_dut|m2[1]~21_combout\);

-- Location: LCCOMB_X66_Y34_N18
\U1|control_v_dut|useCarry~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|useCarry~2_combout\ = (!\U1|control_v_dut|IR\(12) & !\U1|control_v_dut|IR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|IR\(11),
	combout => \U1|control_v_dut|useCarry~2_combout\);

-- Location: LCCOMB_X65_Y36_N8
\U1|control_v_dut|WideNor23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor23~combout\ = ((\U1|control_v_dut|IR\(10)) # ((\U1|control_v_dut|IR\(13)) # (!\U1|control_v_dut|WideNor18~1_combout\))) # (!\U1|control_v_dut|useCarry~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~2_combout\,
	datab => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|IR\(13),
	datad => \U1|control_v_dut|WideNor18~1_combout\,
	combout => \U1|control_v_dut|WideNor23~combout\);

-- Location: LCCOMB_X65_Y36_N18
\U1|control_v_dut|flagToShifthAndRot[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|flagToShifthAndRot[1]~2_combout\ = (!\U1|control_v_dut|Equal0~1_combout\ & (\U1|control_v_dut|processing_instruction~q\ & (!\U1|control_v_dut|WideNor23~combout\ & \U1|control_v_dut|definingVariables~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal0~1_combout\,
	datab => \U1|control_v_dut|processing_instruction~q\,
	datac => \U1|control_v_dut|WideNor23~combout\,
	datad => \U1|control_v_dut|definingVariables~q\,
	combout => \U1|control_v_dut|flagToShifthAndRot[1]~2_combout\);

-- Location: FF_X54_Y38_N21
\U1|control_v_dut|flagToShifthAndRot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|IR\(6),
	sload => VCC,
	ena => \U1|control_v_dut|flagToShifthAndRot[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|flagToShifthAndRot\(2));

-- Location: FF_X54_Y38_N11
\U1|control_v_dut|flagToShifthAndRot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|IR\(5),
	sload => VCC,
	ena => \U1|control_v_dut|flagToShifthAndRot[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|flagToShifthAndRot\(1));

-- Location: LCCOMB_X53_Y41_N0
\U1|alu_v_dut|m2[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~23_combout\ = (\U1|alu_v_dut|m2[1]~21_combout\ & (!\U1|control_v_dut|flagToShifthAndRot\(2) & \U1|control_v_dut|flagToShifthAndRot\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~21_combout\,
	datab => \U1|control_v_dut|flagToShifthAndRot\(2),
	datad => \U1|control_v_dut|flagToShifthAndRot\(1),
	combout => \U1|alu_v_dut|m2[1]~23_combout\);

-- Location: LCCOMB_X62_Y33_N20
\U1|control_v_dut|useDec~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|useDec~2_combout\ = (\U1|control_v_dut|definingVariables~q\ & \U1|control_v_dut|processing_instruction~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U1|control_v_dut|processing_instruction~q\,
	combout => \U1|control_v_dut|useDec~2_combout\);

-- Location: LCCOMB_X62_Y33_N30
\U1|control_v_dut|WideNor3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor3~1_combout\ = (\U1|control_v_dut|IR\(10) & \U1|control_v_dut|IR\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|WideNor3~1_combout\);

-- Location: LCCOMB_X62_Y38_N28
\U1|control_v_dut|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder0~3_combout\ = (\U1|control_v_dut|IR\(8) & \U1|control_v_dut|IR\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|IR\(9),
	combout => \U1|control_v_dut|Decoder0~3_combout\);

-- Location: LCCOMB_X63_Y38_N28
\U1|control_v_dut|Rn[7][0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[7][0]~26_combout\ = (!\U1|control_v_dut|stage\(0) & (\U1|control_v_dut|Rn[0][1]~25_combout\ & (\U1|control_v_dut|stage\(2) & \U1|control_v_dut|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(0),
	datab => \U1|control_v_dut|Rn[0][1]~25_combout\,
	datac => \U1|control_v_dut|stage\(2),
	datad => \U1|control_v_dut|Equal6~1_combout\,
	combout => \U1|control_v_dut|Rn[7][0]~26_combout\);

-- Location: LCCOMB_X63_Y36_N0
\U1|control_v_dut|Rn[0][1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~30_combout\ = (!\U1|control_v_dut|IR\(15) & (!\U1|control_v_dut|IR\(6) & (!\U1|control_v_dut|IR\(14) & !\U1|control_v_dut|IR\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|IR\(6),
	datac => \U1|control_v_dut|IR\(14),
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|Rn[0][1]~30_combout\);

-- Location: LCCOMB_X63_Y38_N30
\U1|control_v_dut|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder1~0_combout\ = (\U1|control_v_dut|stage\(2) & !\U1|control_v_dut|stage\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|stage\(2),
	datad => \U1|control_v_dut|stage\(1),
	combout => \U1|control_v_dut|Decoder1~0_combout\);

-- Location: LCCOMB_X63_Y38_N8
\U1|control_v_dut|Decoder1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder1~1_combout\ = (!\U1|control_v_dut|stage\(7) & (!\U1|control_v_dut|stage\(0) & (\U1|control_v_dut|Decoder1~0_combout\ & \U1|control_v_dut|PC[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(7),
	datab => \U1|control_v_dut|stage\(0),
	datac => \U1|control_v_dut|Decoder1~0_combout\,
	datad => \U1|control_v_dut|PC[3]~0_combout\,
	combout => \U1|control_v_dut|Decoder1~1_combout\);

-- Location: LCCOMB_X63_Y36_N18
\U1|control_v_dut|Rn[0][1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~31_combout\ = (\U1|control_v_dut|IR\(13) & (!\U1|control_v_dut|stage\(0) & (\U1|control_v_dut|Decoder1~2_combout\))) # (!\U1|control_v_dut|IR\(13) & (((\U1|control_v_dut|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(0),
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|Decoder1~2_combout\,
	datad => \U1|control_v_dut|Decoder1~1_combout\,
	combout => \U1|control_v_dut|Rn[0][1]~31_combout\);

-- Location: LCCOMB_X63_Y36_N4
\U1|control_v_dut|Rn[0][1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~32_combout\ = (\U1|control_v_dut|Rn[0][1]~30_combout\) # ((\U1|control_v_dut|IR\(15) & (\U1|control_v_dut|IR\(14) & \U1|control_v_dut|Rn[0][1]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|Rn[0][1]~30_combout\,
	datac => \U1|control_v_dut|IR\(14),
	datad => \U1|control_v_dut|Rn[0][1]~31_combout\,
	combout => \U1|control_v_dut|Rn[0][1]~32_combout\);

-- Location: LCCOMB_X63_Y37_N24
\U1|control_v_dut|Rn[2][0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[2][0]~34_combout\ = (\U1|control_v_dut|Rn[0][1]~32_combout\ & ((\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|Rn[0][1]~33_combout\)) # (!\U1|control_v_dut|IR\(11) & ((\U1|control_v_dut|Rn[0][1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~33_combout\,
	datab => \U1|control_v_dut|Rn[0][1]~32_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Rn[0][1]~20_combout\,
	combout => \U1|control_v_dut|Rn[2][0]~34_combout\);

-- Location: LCCOMB_X63_Y37_N6
\U1|control_v_dut|Rn[0][0]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][0]~74_combout\ = (\U1|control_v_dut|Rn[7][0]~26_combout\ & (((\U1|control_v_dut|Rn[2][0]~34_combout\) # (!\U1|control_v_dut|IR\(11))) # (!\U1|control_v_dut|IR\(12)))) # (!\U1|control_v_dut|Rn[7][0]~26_combout\ & 
-- (\U1|control_v_dut|Rn[2][0]~34_combout\ & (\U1|control_v_dut|IR\(12) $ (!\U1|control_v_dut|IR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][0]~26_combout\,
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Rn[2][0]~34_combout\,
	combout => \U1|control_v_dut|Rn[0][0]~74_combout\);

-- Location: LCCOMB_X63_Y37_N22
\U1|control_v_dut|Rn[0][0]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][0]~36_combout\ = (!\U1|control_v_dut|IR\(10) & !\U1|control_v_dut|IR\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|Rn[0][0]~36_combout\);

-- Location: LCCOMB_X63_Y37_N0
\U1|control_v_dut|Rn[2][0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[2][0]~37_combout\ = (!\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Rn[5][0]~82_combout\) # ((\U1|control_v_dut|Rn[0][0]~74_combout\ & \U1|control_v_dut|Rn[0][0]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][0]~74_combout\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[0][0]~36_combout\,
	datad => \U1|control_v_dut|Rn[5][0]~82_combout\,
	combout => \U1|control_v_dut|Rn[2][0]~37_combout\);

-- Location: LCCOMB_X61_Y38_N4
\U1|control_v_dut|Rn[6][0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[6][0]~57_combout\ = (\U1|control_v_dut|useDec~2_combout\ & (!\U1|control_v_dut|WideNor3~1_combout\ & (\U1|control_v_dut|Decoder0~3_combout\ & \U1|control_v_dut|Rn[2][0]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useDec~2_combout\,
	datab => \U1|control_v_dut|WideNor3~1_combout\,
	datac => \U1|control_v_dut|Decoder0~3_combout\,
	datad => \U1|control_v_dut|Rn[2][0]~37_combout\,
	combout => \U1|control_v_dut|Rn[6][0]~57_combout\);

-- Location: FF_X58_Y34_N13
\U1|control_v_dut|Rn[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector127~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][5]~q\);

-- Location: FF_X61_Y34_N3
\U1|control_v_dut|Rn[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector127~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][5]~q\);

-- Location: LCCOMB_X61_Y38_N20
\U1|control_v_dut|Rn[0][0]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][0]~50_combout\ = (!\U1|control_v_dut|IR\(8) & \U1|control_v_dut|Rn[2][0]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|Rn[2][0]~37_combout\,
	combout => \U1|control_v_dut|Rn[0][0]~50_combout\);

-- Location: LCCOMB_X60_Y37_N0
\U1|control_v_dut|Rn[4][0]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[4][0]~58_combout\ = (!\U1|control_v_dut|WideNor3~1_combout\ & (\U1|control_v_dut|useDec~2_combout\ & (\U1|control_v_dut|IR\(9) & \U1|control_v_dut|Rn[0][0]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor3~1_combout\,
	datab => \U1|control_v_dut|useDec~2_combout\,
	datac => \U1|control_v_dut|IR\(9),
	datad => \U1|control_v_dut|Rn[0][0]~50_combout\,
	combout => \U1|control_v_dut|Rn[4][0]~58_combout\);

-- Location: FF_X63_Y34_N23
\U1|control_v_dut|Rn[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector127~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][5]~q\);

-- Location: LCCOMB_X63_Y34_N22
\U1|control_v_dut|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux26~0_combout\ = (\U1|control_v_dut|IR\(5) & (((\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|IR\(4) & (\U1|control_v_dut|Rn[5][5]~q\)) # (!\U1|control_v_dut|IR\(4) & 
-- ((\U1|control_v_dut|Rn[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][5]~q\,
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[4][5]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux26~0_combout\);

-- Location: LCCOMB_X59_Y34_N30
\U1|control_v_dut|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux26~1_combout\ = (\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Mux26~0_combout\ & ((\U1|control_v_dut|Rn[7][5]~q\))) # (!\U1|control_v_dut|Mux26~0_combout\ & (\U1|control_v_dut|Rn[6][5]~q\)))) # (!\U1|control_v_dut|IR\(5) & 
-- (((\U1|control_v_dut|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[6][5]~q\,
	datab => \U1|control_v_dut|Rn[7][5]~q\,
	datac => \U1|control_v_dut|IR\(5),
	datad => \U1|control_v_dut|Mux26~0_combout\,
	combout => \U1|control_v_dut|Mux26~1_combout\);

-- Location: LCCOMB_X59_Y34_N14
\U1|control_v_dut|Rn[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][5]~feeder_combout\ = \U1|control_v_dut|Selector127~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Selector127~2_combout\,
	combout => \U1|control_v_dut|Rn[1][5]~feeder_combout\);

-- Location: LCCOMB_X62_Y37_N16
\U1|control_v_dut|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder0~1_combout\ = (!\U1|control_v_dut|IR\(9) & (!\U1|control_v_dut|IR\(8) & \U1|control_v_dut|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(9),
	datab => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|Decoder0~1_combout\);

-- Location: LCCOMB_X63_Y37_N14
\U1|control_v_dut|Rn[1][0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][0]~39_combout\ = (((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][1]~20_combout\)) # (!\U1|control_v_dut|Rn[0][1]~32_combout\)) # (!\U1|control_v_dut|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder0~1_combout\,
	datab => \U1|control_v_dut|Rn[0][1]~32_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Rn[0][1]~20_combout\,
	combout => \U1|control_v_dut|Rn[1][0]~39_combout\);

-- Location: LCCOMB_X63_Y37_N16
\U1|control_v_dut|Rn[1][0]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][0]~40_combout\ = ((\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|Rn[1][0]~39_combout\) # (\U1|control_v_dut|IR\(10))))) # (!\U1|control_v_dut|processing_instruction~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|Rn[1][0]~39_combout\,
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|Rn[1][0]~40_combout\);

-- Location: LCCOMB_X65_Y37_N8
\U1|control_v_dut|Rn[1][0]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][0]~75_combout\ = (\U1|control_v_dut|IR\(12) & (\U1|control_v_dut|Equal0~1_combout\ & (\U1|control_v_dut|IR\(14) $ (!\U1|control_v_dut|IR\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(14),
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|Equal0~1_combout\,
	combout => \U1|control_v_dut|Rn[1][0]~75_combout\);

-- Location: LCCOMB_X66_Y37_N26
\U1|control_v_dut|Rn[3][0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[3][0]~42_combout\ = (!\U1|control_v_dut|IR\(11) & ((\U1|control_v_dut|Rn[1][0]~75_combout\) # ((!\U1|control_v_dut|IR\(12) & !\U1|control_v_dut|Rn[0][1]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(12),
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|Rn[0][1]~29_combout\,
	datad => \U1|control_v_dut|Rn[1][0]~75_combout\,
	combout => \U1|control_v_dut|Rn[3][0]~42_combout\);

-- Location: LCCOMB_X66_Y37_N28
\U1|control_v_dut|Rn[2][3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[2][3]~41_combout\ = (\U1|control_v_dut|IR\(11) & \U1|control_v_dut|IR\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(12),
	combout => \U1|control_v_dut|Rn[2][3]~41_combout\);

-- Location: LCCOMB_X65_Y37_N4
\U1|control_v_dut|Rn[1][0]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][0]~43_combout\ = (!\U1|control_v_dut|IR\(12) & (\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|IR\(15) $ (!\U1|control_v_dut|IR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(12),
	datab => \U1|control_v_dut|IR\(15),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(14),
	combout => \U1|control_v_dut|Rn[1][0]~43_combout\);

-- Location: LCCOMB_X65_Y37_N18
\U1|control_v_dut|Rn[1][0]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][0]~44_combout\ = (\U1|control_v_dut|Rn[2][3]~41_combout\) # ((\U1|control_v_dut|Rn[1][0]~43_combout\ & ((\U1|control_v_dut|SP[0]~6_combout\) # (\U1|control_v_dut|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[0]~6_combout\,
	datab => \U1|control_v_dut|Rn[2][3]~41_combout\,
	datac => \U1|control_v_dut|Rn[1][0]~43_combout\,
	datad => \U1|control_v_dut|Equal0~1_combout\,
	combout => \U1|control_v_dut|Rn[1][0]~44_combout\);

-- Location: LCCOMB_X63_Y36_N14
\U1|control_v_dut|Rn[3][0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[3][0]~45_combout\ = \U1|control_v_dut|IR\(11) $ (((\U1|control_v_dut|IR\(12)) # (!\U1|control_v_dut|IR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|Rn[3][0]~45_combout\);

-- Location: LCCOMB_X65_Y38_N12
\U1|control_v_dut|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Equal6~2_combout\ = (\U1|control_v_dut|stage\(2) & (!\U1|control_v_dut|stage\(0) & \U1|control_v_dut|Equal6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|stage\(2),
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|Equal6~1_combout\,
	combout => \U1|control_v_dut|Equal6~2_combout\);

-- Location: LCCOMB_X63_Y36_N10
\U1|control_v_dut|Rn[3][0]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[3][0]~76_combout\ = (\U1|control_v_dut|Rn[3][0]~45_combout\ & ((\U1|control_v_dut|IR\(15) & (!\U1|control_v_dut|IR\(14) & !\U1|control_v_dut|Equal6~2_combout\)) # (!\U1|control_v_dut|IR\(15) & ((!\U1|control_v_dut|Equal6~2_combout\) # 
-- (!\U1|control_v_dut|IR\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|Rn[3][0]~45_combout\,
	datac => \U1|control_v_dut|IR\(14),
	datad => \U1|control_v_dut|Equal6~2_combout\,
	combout => \U1|control_v_dut|Rn[3][0]~76_combout\);

-- Location: LCCOMB_X66_Y37_N8
\U1|control_v_dut|Rn[3][0]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[3][0]~46_combout\ = (!\U1|control_v_dut|Rn[3][0]~76_combout\ & (((!\U1|control_v_dut|Rn[3][0]~42_combout\ & !\U1|control_v_dut|Rn[1][0]~44_combout\)) # (!\U1|control_v_dut|IR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[3][0]~42_combout\,
	datab => \U1|control_v_dut|Rn[1][0]~44_combout\,
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|Rn[3][0]~76_combout\,
	combout => \U1|control_v_dut|Rn[3][0]~46_combout\);

-- Location: LCCOMB_X63_Y37_N8
\U1|control_v_dut|Rn[1][0]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][0]~77_combout\ = ((!\U1|control_v_dut|Decoder0~1_combout\ & ((!\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|IR\(12))))) # (!\U1|control_v_dut|Rn[3][0]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder0~1_combout\,
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Rn[3][0]~46_combout\,
	combout => \U1|control_v_dut|Rn[1][0]~77_combout\);

-- Location: LCCOMB_X63_Y37_N30
\U1|control_v_dut|Rn[1][0]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][0]~47_combout\ = (\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|Rn[0][1]~33_combout\ & (\U1|control_v_dut|Rn[0][1]~32_combout\))) # (!\U1|control_v_dut|IR\(11) & (((\U1|control_v_dut|Rn[0][1]~32_combout\) # 
-- (\U1|control_v_dut|Rn[0][1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~33_combout\,
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|Rn[0][1]~32_combout\,
	datad => \U1|control_v_dut|Rn[0][1]~25_combout\,
	combout => \U1|control_v_dut|Rn[1][0]~47_combout\);

-- Location: LCCOMB_X63_Y37_N10
\U1|control_v_dut|Rn[1][0]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][0]~78_combout\ = (\U1|control_v_dut|Rn[7][0]~26_combout\ & ((\U1|control_v_dut|Rn[1][0]~47_combout\) # ((\U1|control_v_dut|IR\(11) & !\U1|control_v_dut|IR\(12))))) # (!\U1|control_v_dut|Rn[7][0]~26_combout\ & 
-- (\U1|control_v_dut|Rn[1][0]~47_combout\ & (\U1|control_v_dut|IR\(11) $ (!\U1|control_v_dut|IR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][0]~26_combout\,
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|Rn[1][0]~47_combout\,
	datad => \U1|control_v_dut|IR\(12),
	combout => \U1|control_v_dut|Rn[1][0]~78_combout\);

-- Location: LCCOMB_X63_Y37_N4
\U1|control_v_dut|Rn[1][0]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][0]~48_combout\ = (\U1|control_v_dut|Rn[1][0]~77_combout\) # ((!\U1|control_v_dut|IR\(10) & ((!\U1|control_v_dut|Rn[1][0]~78_combout\) # (!\U1|control_v_dut|Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder0~1_combout\,
	datab => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|Rn[1][0]~77_combout\,
	datad => \U1|control_v_dut|Rn[1][0]~78_combout\,
	combout => \U1|control_v_dut|Rn[1][0]~48_combout\);

-- Location: LCCOMB_X63_Y37_N18
\U1|control_v_dut|Rn[1][0]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][0]~49_combout\ = ((!\U1|control_v_dut|Rn[1][0]~40_combout\ & ((\U1|control_v_dut|IR\(13)) # (!\U1|control_v_dut|Rn[1][0]~48_combout\)))) # (!\U1|control_v_dut|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U1|control_v_dut|Rn[1][0]~40_combout\,
	datac => \U1|control_v_dut|Rn[1][0]~48_combout\,
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|Rn[1][0]~49_combout\);

-- Location: FF_X59_Y34_N15
\U1|control_v_dut|Rn[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[1][5]~feeder_combout\,
	asdata => VCC,
	sload => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][5]~q\);

-- Location: LCCOMB_X61_Y38_N12
\U1|control_v_dut|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder0~0_combout\ = (\U1|control_v_dut|IR\(8) & !\U1|control_v_dut|IR\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|IR\(9),
	combout => \U1|control_v_dut|Decoder0~0_combout\);

-- Location: LCCOMB_X61_Y38_N30
\U1|control_v_dut|Rn[2][0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[2][0]~38_combout\ = (\U1|control_v_dut|Decoder0~0_combout\ & (\U1|control_v_dut|Rn[2][0]~37_combout\ & (\U1|control_v_dut|useDec~2_combout\ & !\U1|control_v_dut|WideNor3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder0~0_combout\,
	datab => \U1|control_v_dut|Rn[2][0]~37_combout\,
	datac => \U1|control_v_dut|useDec~2_combout\,
	datad => \U1|control_v_dut|WideNor3~1_combout\,
	combout => \U1|control_v_dut|Rn[2][0]~38_combout\);

-- Location: FF_X58_Y36_N3
\U1|control_v_dut|Rn[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector127~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][5]~q\);

-- Location: LCCOMB_X61_Y38_N18
\U1|control_v_dut|Rn[0][0]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][0]~51_combout\ = (\U1|control_v_dut|useDec~2_combout\ & (!\U1|control_v_dut|WideNor3~1_combout\ & (!\U1|control_v_dut|IR\(9) & \U1|control_v_dut|Rn[0][0]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useDec~2_combout\,
	datab => \U1|control_v_dut|WideNor3~1_combout\,
	datac => \U1|control_v_dut|IR\(9),
	datad => \U1|control_v_dut|Rn[0][0]~50_combout\,
	combout => \U1|control_v_dut|Rn[0][0]~51_combout\);

-- Location: FF_X63_Y34_N29
\U1|control_v_dut|Rn[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector127~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][5]~q\);

-- Location: LCCOMB_X63_Y34_N28
\U1|control_v_dut|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux26~2_combout\ = (\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[2][5]~q\)) # (!\U1|control_v_dut|IR\(5) & 
-- ((\U1|control_v_dut|Rn[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][5]~q\,
	datab => \U1|control_v_dut|IR\(4),
	datac => \U1|control_v_dut|Rn[0][5]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux26~2_combout\);

-- Location: LCCOMB_X62_Y37_N24
\U1|control_v_dut|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder0~2_combout\ = (!\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|IR\(8) & \U1|control_v_dut|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(9),
	datab => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|Decoder0~2_combout\);

-- Location: LCCOMB_X65_Y37_N2
\U1|control_v_dut|Rn[0][1]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~73_combout\ = (\U1|control_v_dut|IR\(14) & (!\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|IR\(15) & \U1|control_v_dut|Rn[0][1]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(14),
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|Rn[0][1]~32_combout\,
	combout => \U1|control_v_dut|Rn[0][1]~73_combout\);

-- Location: LCCOMB_X65_Y37_N20
\U1|control_v_dut|Rn[3][0]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[3][0]~52_combout\ = (\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|IR\(10)) # ((\U1|control_v_dut|Rn[0][1]~73_combout\)))) # (!\U1|control_v_dut|IR\(13) & (!\U1|control_v_dut|IR\(10) & (\U1|control_v_dut|Rn[1][0]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|Rn[1][0]~78_combout\,
	datad => \U1|control_v_dut|Rn[0][1]~73_combout\,
	combout => \U1|control_v_dut|Rn[3][0]~52_combout\);

-- Location: LCCOMB_X65_Y37_N10
\U1|control_v_dut|Rn[3][0]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[3][0]~53_combout\ = (\U1|control_v_dut|Decoder0~2_combout\ & (((\U1|control_v_dut|IR\(10)) # (\U1|control_v_dut|Rn[3][0]~52_combout\)))) # (!\U1|control_v_dut|Decoder0~2_combout\ & (\U1|control_v_dut|IR\(10) & 
-- ((\U1|control_v_dut|Rn[2][3]~41_combout\) # (\U1|control_v_dut|Rn[3][0]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder0~2_combout\,
	datab => \U1|control_v_dut|Rn[2][3]~41_combout\,
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|Rn[3][0]~52_combout\,
	combout => \U1|control_v_dut|Rn[3][0]~53_combout\);

-- Location: LCCOMB_X63_Y37_N12
\U1|control_v_dut|Rn[3][0]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[3][0]~79_combout\ = (\U1|control_v_dut|processing_instruction~q\ & ((\U1|control_v_dut|IR\(13) & ((!\U1|control_v_dut|IR\(10)))) # (!\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|Rn[3][0]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|Rn[3][0]~46_combout\,
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|Rn[3][0]~79_combout\);

-- Location: LCCOMB_X63_Y37_N28
\U1|control_v_dut|Rn[3][0]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[3][0]~54_combout\ = ((\U1|control_v_dut|Rn[3][0]~53_combout\ & \U1|control_v_dut|Rn[3][0]~79_combout\)) # (!\U1|control_v_dut|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datac => \U1|control_v_dut|Rn[3][0]~53_combout\,
	datad => \U1|control_v_dut|Rn[3][0]~79_combout\,
	combout => \U1|control_v_dut|Rn[3][0]~54_combout\);

-- Location: FF_X57_Y34_N29
\U1|control_v_dut|Rn[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector127~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][5]~q\);

-- Location: LCCOMB_X57_Y34_N28
\U1|control_v_dut|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux26~3_combout\ = (\U1|control_v_dut|Mux26~2_combout\ & (((\U1|control_v_dut|Rn[3][5]~q\) # (!\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|Mux26~2_combout\ & (\U1|control_v_dut|Rn[1][5]~q\ & ((\U1|control_v_dut|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[1][5]~q\,
	datab => \U1|control_v_dut|Mux26~2_combout\,
	datac => \U1|control_v_dut|Rn[3][5]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux26~3_combout\);

-- Location: LCCOMB_X58_Y35_N16
\U1|control_v_dut|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux26~4_combout\ = (\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux26~1_combout\)) # (!\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(6),
	datac => \U1|control_v_dut|Mux26~1_combout\,
	datad => \U1|control_v_dut|Mux26~3_combout\,
	combout => \U1|control_v_dut|Mux26~4_combout\);

-- Location: FF_X62_Y34_N11
\U1|control_v_dut|Rn[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector130~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][2]~q\);

-- Location: LCCOMB_X62_Y38_N4
\U1|control_v_dut|Rn[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[2][2]~feeder_combout\ = \U1|control_v_dut|Selector130~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|Selector130~2_combout\,
	combout => \U1|control_v_dut|Rn[2][2]~feeder_combout\);

-- Location: FF_X62_Y38_N5
\U1|control_v_dut|Rn[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[2][2]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][2]~q\);

-- Location: FF_X63_Y34_N11
\U1|control_v_dut|Rn[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector130~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][2]~q\);

-- Location: LCCOMB_X63_Y34_N10
\U1|control_v_dut|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux29~2_combout\ = (\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[2][2]~q\)) # (!\U1|control_v_dut|IR\(5) & 
-- ((\U1|control_v_dut|Rn[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][2]~q\,
	datab => \U1|control_v_dut|IR\(4),
	datac => \U1|control_v_dut|Rn[0][2]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux29~2_combout\);

-- Location: FF_X65_Y34_N23
\U1|control_v_dut|Rn[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector130~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][2]~q\);

-- Location: LCCOMB_X65_Y34_N16
\U1|control_v_dut|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux29~3_combout\ = (\U1|control_v_dut|Mux29~2_combout\ & (((\U1|control_v_dut|Rn[3][2]~q\) # (!\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|Mux29~2_combout\ & (\U1|control_v_dut|Rn[1][2]~q\ & ((\U1|control_v_dut|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[1][2]~q\,
	datab => \U1|control_v_dut|Mux29~2_combout\,
	datac => \U1|control_v_dut|Rn[3][2]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux29~3_combout\);

-- Location: FF_X61_Y34_N21
\U1|control_v_dut|Rn[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector130~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][2]~q\);

-- Location: FF_X63_Y34_N13
\U1|control_v_dut|Rn[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector130~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][2]~q\);

-- Location: LCCOMB_X63_Y34_N12
\U1|control_v_dut|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux29~0_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Rn[5][2]~q\) # ((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|Rn[4][2]~q\ & !\U1|control_v_dut|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][2]~q\,
	datab => \U1|control_v_dut|IR\(4),
	datac => \U1|control_v_dut|Rn[4][2]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux29~0_combout\);

-- Location: LCCOMB_X60_Y38_N14
\U1|control_v_dut|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder0~4_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|IR\(8) & \U1|control_v_dut|IR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(9),
	datab => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|Decoder0~4_combout\);

-- Location: LCCOMB_X60_Y37_N2
\U1|control_v_dut|Rn[7][0]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[7][0]~59_combout\ = (\U1|control_v_dut|Rn[5][0]~80_combout\ & (\U1|control_v_dut|useDec~2_combout\ & (\U1|control_v_dut|Decoder0~4_combout\ & !\U1|control_v_dut|WideNor3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][0]~80_combout\,
	datab => \U1|control_v_dut|useDec~2_combout\,
	datac => \U1|control_v_dut|Decoder0~4_combout\,
	datad => \U1|control_v_dut|WideNor3~1_combout\,
	combout => \U1|control_v_dut|Rn[7][0]~59_combout\);

-- Location: FF_X62_Y34_N27
\U1|control_v_dut|Rn[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector130~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][2]~q\);

-- Location: LCCOMB_X61_Y34_N4
\U1|control_v_dut|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux29~1_combout\ = (\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Mux29~0_combout\ & ((\U1|control_v_dut|Rn[7][2]~q\))) # (!\U1|control_v_dut|Mux29~0_combout\ & (\U1|control_v_dut|Rn[6][2]~q\)))) # (!\U1|control_v_dut|IR\(5) & 
-- (((\U1|control_v_dut|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(5),
	datab => \U1|control_v_dut|Rn[6][2]~q\,
	datac => \U1|control_v_dut|Mux29~0_combout\,
	datad => \U1|control_v_dut|Rn[7][2]~q\,
	combout => \U1|control_v_dut|Mux29~1_combout\);

-- Location: LCCOMB_X65_Y34_N26
\U1|control_v_dut|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux29~4_combout\ = (\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux29~1_combout\))) # (!\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux29~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(6),
	datab => \U1|control_v_dut|Mux29~3_combout\,
	datac => \U1|control_v_dut|Mux29~1_combout\,
	combout => \U1|control_v_dut|Mux29~4_combout\);

-- Location: LCCOMB_X62_Y33_N26
\U1|control_v_dut|WideNor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor3~combout\ = (!\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|IR\(12) & (\U1|control_v_dut|WideNor3~1_combout\ & \U1|control_v_dut|Rn[0][1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|WideNor3~1_combout\,
	datad => \U1|control_v_dut|Rn[0][1]~20_combout\,
	combout => \U1|control_v_dut|WideNor3~combout\);

-- Location: LCCOMB_X59_Y38_N18
\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ = (\U1|control_v_dut|WideNor25~combout\) # ((\U1|control_v_dut|WideNor3~combout\ & ((\U1|control_v_dut|WideNor9~combout\) # (!\U1|control_v_dut|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor9~combout\,
	datab => \U1|control_v_dut|WideNor25~combout\,
	datac => \U1|control_v_dut|IR\(6),
	datad => \U1|control_v_dut|WideNor3~combout\,
	combout => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\);

-- Location: LCCOMB_X62_Y35_N2
\U1|control_v_dut|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~2_combout\ = (\U1|control_v_dut|PC[3]~2_combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~54_combout\ & (!\U1|control_v_dut|Add5~1\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~54_combout\ & 
-- ((\U1|control_v_dut|Add5~1\) # (GND))))) # (!\U1|control_v_dut|PC[3]~2_combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~54_combout\ & (\U1|control_v_dut|Add5~1\ & VCC)) # (!\U2|altsyncram_component|auto_generated|mux2|_~54_combout\ & 
-- (!\U1|control_v_dut|Add5~1\))))
-- \U1|control_v_dut|Add5~3\ = CARRY((\U1|control_v_dut|PC[3]~2_combout\ & ((!\U1|control_v_dut|Add5~1\) # (!\U2|altsyncram_component|auto_generated|mux2|_~54_combout\))) # (!\U1|control_v_dut|PC[3]~2_combout\ & 
-- (!\U2|altsyncram_component|auto_generated|mux2|_~54_combout\ & !\U1|control_v_dut|Add5~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~2_combout\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~1\,
	combout => \U1|control_v_dut|Add5~2_combout\,
	cout => \U1|control_v_dut|Add5~3\);

-- Location: LCCOMB_X62_Y35_N4
\U1|control_v_dut|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~4_combout\ = ((\U2|altsyncram_component|auto_generated|mux2|_~59_combout\ $ (\U1|control_v_dut|PC[3]~2_combout\ $ (\U1|control_v_dut|Add5~3\)))) # (GND)
-- \U1|control_v_dut|Add5~5\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~59_combout\ & ((!\U1|control_v_dut|Add5~3\) # (!\U1|control_v_dut|PC[3]~2_combout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~59_combout\ & 
-- (!\U1|control_v_dut|PC[3]~2_combout\ & !\U1|control_v_dut|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datab => \U1|control_v_dut|PC[3]~2_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~3\,
	combout => \U1|control_v_dut|Add5~4_combout\,
	cout => \U1|control_v_dut|Add5~5\);

-- Location: LCCOMB_X63_Y32_N2
\U1|control_v_dut|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~2_combout\ = (\U1|control_v_dut|PC\(1) & (!\U1|control_v_dut|Add0~1\)) # (!\U1|control_v_dut|PC\(1) & ((\U1|control_v_dut|Add0~1\) # (GND)))
-- \U1|control_v_dut|Add0~3\ = CARRY((!\U1|control_v_dut|Add0~1\) # (!\U1|control_v_dut|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|PC\(1),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~1\,
	combout => \U1|control_v_dut|Add0~2_combout\,
	cout => \U1|control_v_dut|Add0~3\);

-- Location: LCCOMB_X63_Y32_N4
\U1|control_v_dut|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~4_combout\ = (\U1|control_v_dut|PC\(2) & (\U1|control_v_dut|Add0~3\ $ (GND))) # (!\U1|control_v_dut|PC\(2) & (!\U1|control_v_dut|Add0~3\ & VCC))
-- \U1|control_v_dut|Add0~5\ = CARRY((\U1|control_v_dut|PC\(2) & !\U1|control_v_dut|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|PC\(2),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~3\,
	combout => \U1|control_v_dut|Add0~4_combout\,
	cout => \U1|control_v_dut|Add0~5\);

-- Location: LCCOMB_X63_Y35_N18
\U1|control_v_dut|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~37_combout\ = (\U1|control_v_dut|PC[3]~4_combout\ & (((\U1|control_v_dut|Add0~4_combout\)))) # (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|Add0~4_combout\))) # 
-- (!\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~4_combout\,
	datab => \U1|control_v_dut|PC[3]~5_combout\,
	datac => \U1|control_v_dut|Add5~4_combout\,
	datad => \U1|control_v_dut|Add0~4_combout\,
	combout => \U1|control_v_dut|Add0~37_combout\);

-- Location: FF_X63_Y35_N19
\U1|control_v_dut|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~37_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(2));

-- Location: LCCOMB_X55_Y32_N10
\U2|altsyncram_component|auto_generated|decode3|w_anode823w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3) = (\U1|control_v_dut|wire_RW~q\ & (!\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (!\U1|control_v_dut|bus_RAM_ADDRESS\(13) & !\U1|control_v_dut|bus_RAM_ADDRESS\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|wire_RW~q\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3));

-- Location: LCCOMB_X56_Y32_N12
\U2|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3) = (!\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (!\U1|control_v_dut|bus_RAM_ADDRESS\(13) & !\U1|control_v_dut|bus_RAM_ADDRESS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3));

-- Location: LCCOMB_X62_Y33_N14
\U1|control_v_dut|END[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|END[15]~1_combout\ = (!\U1|control_v_dut|IR\(11) & (!\U1|control_v_dut|IR\(13) & (!\U1|control_v_dut|IR\(12) & \U1|control_v_dut|Rn[0][1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|Rn[0][1]~20_combout\,
	combout => \U1|control_v_dut|END[15]~1_combout\);

-- Location: LCCOMB_X63_Y33_N14
\U1|control_v_dut|END[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|END[15]~2_combout\ = (!\U1|control_v_dut|stage\(0) & (\U1|control_v_dut|useDec~2_combout\ & (\U1|control_v_dut|Decoder1~2_combout\ & \U1|control_v_dut|END[15]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(0),
	datab => \U1|control_v_dut|useDec~2_combout\,
	datac => \U1|control_v_dut|Decoder1~2_combout\,
	datad => \U1|control_v_dut|END[15]~1_combout\,
	combout => \U1|control_v_dut|END[15]~2_combout\);

-- Location: FF_X61_Y35_N31
\U1|control_v_dut|END[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(2));

-- Location: LCCOMB_X60_Y35_N12
\U1|control_v_dut|bus_RAM_ADDRESS[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ = (\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|IR\(10)))) # (!\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|IR\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(14),
	datab => \U1|control_v_dut|IR\(13),
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\);

-- Location: LCCOMB_X58_Y33_N8
\U1|control_v_dut|bus_RAM_ADDRESS~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~30_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (((\U1|control_v_dut|IR\(13))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|Mux29~4_combout\)) 
-- # (!\U1|control_v_dut|IR\(13) & ((!\U1|control_v_dut|SP\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|Mux29~4_combout\,
	datac => \U1|control_v_dut|SP\(2),
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~30_combout\);

-- Location: LCCOMB_X58_Y33_N10
\U1|control_v_dut|bus_RAM_ADDRESS~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~31_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS~30_combout\ & (((\U1|control_v_dut|m3[2]~13_combout\) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~30_combout\ & 
-- (\U1|control_v_dut|END\(2) & ((\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|END\(2),
	datab => \U1|control_v_dut|bus_RAM_ADDRESS~30_combout\,
	datac => \U1|control_v_dut|m3[2]~13_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~31_combout\);

-- Location: LCCOMB_X56_Y31_N20
\U1|control_v_dut|bus_RAM_ADDRESS~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~32_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|PC\(2)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|bus_RAM_ADDRESS~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS~31_combout\,
	datac => \U1|control_v_dut|PC\(2),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~32_combout\);

-- Location: LCCOMB_X66_Y35_N8
\U1|control_v_dut|bus_RAM_ADDRESS[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[15]~14_combout\ = ((\U1|control_v_dut|stage\(1)) # ((!\U1|control_v_dut|IR\(12) & \U1|control_v_dut|IR\(10)))) # (!\U1|control_v_dut|IR\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|stage\(1),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[15]~14_combout\);

-- Location: LCCOMB_X66_Y35_N22
\U1|control_v_dut|bus_RAM_ADDRESS[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[15]~15_combout\ = (\U1|control_v_dut|stage\(7)) # (((\U1|control_v_dut|bus_RAM_ADDRESS[15]~14_combout\ & \U1|control_v_dut|IR\(13))) # (!\U1|control_v_dut|PC[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(7),
	datab => \U1|control_v_dut|PC[3]~0_combout\,
	datac => \U1|control_v_dut|bus_RAM_ADDRESS[15]~14_combout\,
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[15]~15_combout\);

-- Location: LCCOMB_X66_Y35_N28
\U1|control_v_dut|bus_RAM_ADDRESS[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[15]~8_combout\ = (\U1|control_v_dut|IR\(15)) # ((!\U1|control_v_dut|stage\(2) & ((\U1|control_v_dut|IR\(10)) # (!\U1|control_v_dut|IR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|stage\(2),
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|IR\(12),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[15]~8_combout\);

-- Location: LCCOMB_X66_Y35_N10
\U1|control_v_dut|bus_RAM_ADDRESS[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[15]~7_combout\ = (\U1|control_v_dut|stage\(1)) # (((\U1|control_v_dut|stage\(0)) # (!\U1|control_v_dut|IR\(10))) # (!\U1|control_v_dut|IR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|stage\(0),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[15]~7_combout\);

-- Location: LCCOMB_X66_Y35_N26
\U1|control_v_dut|bus_RAM_ADDRESS[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[15]~9_combout\ = (\U1|control_v_dut|stage\(0) & (((\U1|control_v_dut|stage\(2) & \U1|control_v_dut|bus_RAM_ADDRESS[15]~7_combout\)))) # (!\U1|control_v_dut|stage\(0) & ((\U1|control_v_dut|bus_RAM_ADDRESS[15]~8_combout\) # 
-- ((\U1|control_v_dut|stage\(2) & \U1|control_v_dut|bus_RAM_ADDRESS[15]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(0),
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[15]~8_combout\,
	datac => \U1|control_v_dut|stage\(2),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[15]~7_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[15]~9_combout\);

-- Location: LCCOMB_X66_Y35_N18
\U1|control_v_dut|bus_RAM_ADDRESS[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[15]~11_combout\ = (!\U1|control_v_dut|IR\(11) & (((!\U1|control_v_dut|IR\(10) & !\U1|control_v_dut|stage\(1))) # (!\U1|control_v_dut|IR\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(12),
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|stage\(1),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[15]~11_combout\);

-- Location: LCCOMB_X66_Y35_N20
\U1|control_v_dut|bus_RAM_ADDRESS[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[15]~12_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[15]~11_combout\) # ((\U1|control_v_dut|IR\(15)) # ((\U1|control_v_dut|stage\(1) & \U1|control_v_dut|stage\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[15]~11_combout\,
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|stage\(0),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[15]~12_combout\);

-- Location: LCCOMB_X66_Y35_N0
\U1|control_v_dut|bus_RAM_ADDRESS[15]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[15]~10_combout\ = ((\U1|control_v_dut|IR\(11)) # ((!\U1|control_v_dut|IR\(13) & \U1|control_v_dut|IR\(12)))) # (!\U1|control_v_dut|IR\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|IR\(11),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[15]~10_combout\);

-- Location: LCCOMB_X66_Y35_N30
\U1|control_v_dut|bus_RAM_ADDRESS[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[15]~13_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[15]~9_combout\) # ((\U1|control_v_dut|IR\(14) & ((\U1|control_v_dut|bus_RAM_ADDRESS[15]~10_combout\))) # (!\U1|control_v_dut|IR\(14) & 
-- (\U1|control_v_dut|bus_RAM_ADDRESS[15]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[15]~9_combout\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[15]~12_combout\,
	datac => \U1|control_v_dut|IR\(14),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[15]~10_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[15]~13_combout\);

-- Location: LCCOMB_X66_Y35_N12
\U1|control_v_dut|bus_RAM_ADDRESS[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[15]~16_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[15]~15_combout\) # ((\U1|control_v_dut|bus_RAM_ADDRESS[15]~13_combout\) # ((\U1|control_v_dut|Rn[2][3]~41_combout\ & !\U1|control_v_dut|stage\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[15]~15_combout\,
	datab => \U1|control_v_dut|Rn[2][3]~41_combout\,
	datac => \U1|control_v_dut|bus_RAM_ADDRESS[15]~13_combout\,
	datad => \U1|control_v_dut|stage\(1),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[15]~16_combout\);

-- Location: LCCOMB_X65_Y35_N26
\U1|control_v_dut|bus_RAM_ADDRESS[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U1|control_v_dut|processing_instruction~q\ & (!\U1|control_v_dut|bus_RAM_ADDRESS[15]~16_combout\)) # (!\U1|control_v_dut|processing_instruction~q\ & 
-- ((!\U1|control_v_dut|Equal0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[15]~16_combout\,
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U1|control_v_dut|Equal0~1_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\);

-- Location: FF_X56_Y31_N21
\U1|control_v_dut|bus_RAM_ADDRESS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~32_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(2));

-- Location: LCCOMB_X59_Y35_N22
\U1|control_v_dut|END[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|END[3]~feeder_combout\ = \U2|altsyncram_component|auto_generated|mux2|_~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	combout => \U1|control_v_dut|END[3]~feeder_combout\);

-- Location: FF_X59_Y35_N23
\U1|control_v_dut|END[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|END[3]~feeder_combout\,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(3));

-- Location: FF_X60_Y39_N3
\U1|control_v_dut|opcode[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|IR\(15),
	sload => VCC,
	ena => \U1|control_v_dut|opcode[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|opcode\(5));

-- Location: FF_X60_Y39_N1
\U1|control_v_dut|opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|IR\(12),
	sload => VCC,
	ena => \U1|control_v_dut|opcode[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|opcode\(2));

-- Location: LCCOMB_X66_Y36_N6
\U1|control_v_dut|useCarry~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|useCarry~5_combout\ = (\U1|control_v_dut|processing_instruction~q\ & (!\U1|control_v_dut|Equal0~1_combout\ & (!\U1|control_v_dut|IR\(13) & \U1|control_v_dut|definingVariables~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datab => \U1|control_v_dut|Equal0~1_combout\,
	datac => \U1|control_v_dut|IR\(13),
	datad => \U1|control_v_dut|definingVariables~q\,
	combout => \U1|control_v_dut|useCarry~5_combout\);

-- Location: LCCOMB_X66_Y34_N2
\U1|control_v_dut|useCarry~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|useCarry~3_combout\ = (!\U1|control_v_dut|IR\(12) & (!\U1|control_v_dut|IR\(14) & (\U1|control_v_dut|IR\(15) & !\U1|control_v_dut|IR\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(12),
	datab => \U1|control_v_dut|IR\(14),
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|IR\(11),
	combout => \U1|control_v_dut|useCarry~3_combout\);

-- Location: LCCOMB_X66_Y36_N22
\U1|control_v_dut|useCarry~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|useCarry~4_combout\ = (\U1|control_v_dut|useCarry~5_combout\ & ((\U1|control_v_dut|useCarry~3_combout\ & ((\U1|control_v_dut|IR\(0)))) # (!\U1|control_v_dut|useCarry~3_combout\ & (\U1|control_v_dut|useCarry~q\)))) # 
-- (!\U1|control_v_dut|useCarry~5_combout\ & (((\U1|control_v_dut|useCarry~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~5_combout\,
	datab => \U1|control_v_dut|useCarry~3_combout\,
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|control_v_dut|IR\(0),
	combout => \U1|control_v_dut|useCarry~4_combout\);

-- Location: FF_X66_Y36_N23
\U1|control_v_dut|useCarry\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|useCarry~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|useCarry~q\);

-- Location: FF_X62_Y34_N5
\U1|control_v_dut|Rn[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector128~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][4]~q\);

-- Location: FF_X63_Y34_N1
\U1|control_v_dut|Rn[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector128~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][4]~q\);

-- Location: FF_X62_Y35_N17
\U1|control_v_dut|IR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(2));

-- Location: LCCOMB_X63_Y34_N0
\U1|control_v_dut|Selector362~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector362~0_combout\ = (\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|IR\(2) & (\U1|control_v_dut|Rn[2][4]~q\)) # (!\U1|control_v_dut|IR\(2) & 
-- ((\U1|control_v_dut|Rn[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][4]~q\,
	datab => \U1|control_v_dut|IR\(1),
	datac => \U1|control_v_dut|Rn[0][4]~q\,
	datad => \U1|control_v_dut|IR\(2),
	combout => \U1|control_v_dut|Selector362~0_combout\);

-- Location: FF_X65_Y34_N25
\U1|control_v_dut|Rn[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector128~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][4]~q\);

-- Location: LCCOMB_X62_Y38_N14
\U1|control_v_dut|Selector362~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector362~1_combout\ = (\U1|control_v_dut|Selector362~0_combout\ & (((\U1|control_v_dut|Rn[3][4]~q\) # (!\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|Selector362~0_combout\ & (\U1|control_v_dut|Rn[1][4]~q\ & 
-- ((\U1|control_v_dut|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[1][4]~q\,
	datab => \U1|control_v_dut|Selector362~0_combout\,
	datac => \U1|control_v_dut|Rn[3][4]~q\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector362~1_combout\);

-- Location: FF_X61_Y34_N1
\U1|control_v_dut|Rn[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector128~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][4]~q\);

-- Location: FF_X63_Y34_N3
\U1|control_v_dut|Rn[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector128~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][4]~q\);

-- Location: LCCOMB_X63_Y34_N2
\U1|control_v_dut|Selector362~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector362~2_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[5][4]~q\)) # (!\U1|control_v_dut|IR\(1) & 
-- ((\U1|control_v_dut|Rn[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Rn[5][4]~q\,
	datac => \U1|control_v_dut|Rn[4][4]~q\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector362~2_combout\);

-- Location: FF_X62_Y34_N3
\U1|control_v_dut|Rn[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector128~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][4]~q\);

-- Location: FF_X61_Y34_N15
\U1|control_v_dut|Rn[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector128~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][4]~q\);

-- Location: LCCOMB_X62_Y34_N30
\U1|control_v_dut|Selector362~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector362~3_combout\ = (\U1|control_v_dut|Selector362~2_combout\ & ((\U1|control_v_dut|Rn[7][4]~q\) # ((!\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|Selector362~2_combout\ & (((\U1|control_v_dut|Rn[6][4]~q\ & 
-- \U1|control_v_dut|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector362~2_combout\,
	datab => \U1|control_v_dut|Rn[7][4]~q\,
	datac => \U1|control_v_dut|Rn[6][4]~q\,
	datad => \U1|control_v_dut|IR\(2),
	combout => \U1|control_v_dut|Selector362~3_combout\);

-- Location: FF_X62_Y35_N15
\U1|control_v_dut|IR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(3));

-- Location: LCCOMB_X56_Y36_N6
\U1|control_v_dut|m4[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[4]~11_combout\ = (\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector362~3_combout\))) # (!\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector362~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector362~1_combout\,
	datab => \U1|control_v_dut|Selector362~3_combout\,
	datad => \U1|control_v_dut|IR\(3),
	combout => \U1|control_v_dut|m4[4]~11_combout\);

-- Location: LCCOMB_X62_Y34_N12
\U1|control_v_dut|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux27~0_combout\ = (\U1|control_v_dut|IR\(5) & (((\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|IR\(4) & (\U1|control_v_dut|Rn[5][4]~q\)) # (!\U1|control_v_dut|IR\(4) & 
-- ((\U1|control_v_dut|Rn[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(5),
	datab => \U1|control_v_dut|Rn[5][4]~q\,
	datac => \U1|control_v_dut|IR\(4),
	datad => \U1|control_v_dut|Rn[4][4]~q\,
	combout => \U1|control_v_dut|Mux27~0_combout\);

-- Location: LCCOMB_X61_Y34_N14
\U1|control_v_dut|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux27~1_combout\ = (\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Mux27~0_combout\ & ((\U1|control_v_dut|Rn[7][4]~q\))) # (!\U1|control_v_dut|Mux27~0_combout\ & (\U1|control_v_dut|Rn[6][4]~q\)))) # (!\U1|control_v_dut|IR\(5) & 
-- (\U1|control_v_dut|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(5),
	datab => \U1|control_v_dut|Mux27~0_combout\,
	datac => \U1|control_v_dut|Rn[6][4]~q\,
	datad => \U1|control_v_dut|Rn[7][4]~q\,
	combout => \U1|control_v_dut|Mux27~1_combout\);

-- Location: LCCOMB_X62_Y34_N22
\U1|control_v_dut|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux27~2_combout\ = (\U1|control_v_dut|IR\(5) & (((\U1|control_v_dut|IR\(4)) # (\U1|control_v_dut|Rn[2][4]~q\)))) # (!\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[0][4]~q\ & (!\U1|control_v_dut|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(5),
	datab => \U1|control_v_dut|Rn[0][4]~q\,
	datac => \U1|control_v_dut|IR\(4),
	datad => \U1|control_v_dut|Rn[2][4]~q\,
	combout => \U1|control_v_dut|Mux27~2_combout\);

-- Location: LCCOMB_X62_Y34_N0
\U1|control_v_dut|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux27~3_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Mux27~2_combout\ & ((\U1|control_v_dut|Rn[3][4]~q\))) # (!\U1|control_v_dut|Mux27~2_combout\ & (\U1|control_v_dut|Rn[1][4]~q\)))) # (!\U1|control_v_dut|IR\(4) & 
-- (((\U1|control_v_dut|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[1][4]~q\,
	datac => \U1|control_v_dut|Mux27~2_combout\,
	datad => \U1|control_v_dut|Rn[3][4]~q\,
	combout => \U1|control_v_dut|Mux27~3_combout\);

-- Location: LCCOMB_X62_Y34_N8
\U1|control_v_dut|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux27~4_combout\ = (\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux27~1_combout\)) # (!\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux27~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux27~1_combout\,
	datab => \U1|control_v_dut|IR\(6),
	datad => \U1|control_v_dut|Mux27~3_combout\,
	combout => \U1|control_v_dut|Mux27~4_combout\);

-- Location: LCCOMB_X63_Y38_N4
\U1|control_v_dut|m4[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[4]~12_combout\ = (\U1|control_v_dut|IR\(12) & (!\U1|control_v_dut|IR\(15) & (\U1|control_v_dut|IR\(11) & !\U1|control_v_dut|IR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(12),
	datab => \U1|control_v_dut|IR\(15),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|m4[4]~12_combout\);

-- Location: LCCOMB_X65_Y36_N22
\U1|control_v_dut|m4[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[15]~14_combout\ = (\U1|control_v_dut|IR\(12) & ((!\U1|control_v_dut|IR\(10)))) # (!\U1|control_v_dut|IR\(12) & (\U1|control_v_dut|IR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|m4[15]~14_combout\);

-- Location: LCCOMB_X65_Y36_N0
\U1|control_v_dut|m4[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[15]~13_combout\ = (\U1|control_v_dut|Rn[0][1]~28_combout\ & (((!\U1|control_v_dut|IR\(11) & \U1|control_v_dut|IR\(10))) # (!\U1|control_v_dut|IR\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~28_combout\,
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|m4[15]~13_combout\);

-- Location: LCCOMB_X65_Y36_N4
\U1|control_v_dut|m4[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[15]~15_combout\ = (\U1|control_v_dut|useCarry~5_combout\ & ((\U1|control_v_dut|m4[15]~13_combout\) # ((\U1|control_v_dut|WideNor18~1_combout\ & \U1|control_v_dut|m4[15]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~5_combout\,
	datab => \U1|control_v_dut|WideNor18~1_combout\,
	datac => \U1|control_v_dut|m4[15]~14_combout\,
	datad => \U1|control_v_dut|m4[15]~13_combout\,
	combout => \U1|control_v_dut|m4[15]~15_combout\);

-- Location: FF_X56_Y36_N7
\U1|control_v_dut|m4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[4]~11_combout\,
	asdata => \U1|control_v_dut|Mux27~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(4));

-- Location: FF_X57_Y34_N7
\U1|control_v_dut|Rn[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector129~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][3]~q\);

-- Location: FF_X54_Y34_N9
\U1|control_v_dut|Rn[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector129~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][3]~q\);

-- Location: FF_X57_Y34_N21
\U1|control_v_dut|Rn[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector129~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][3]~q\);

-- Location: LCCOMB_X57_Y34_N8
\U1|control_v_dut|Selector363~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector363~0_combout\ = (\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|IR\(2)) # (\U1|control_v_dut|Rn[1][3]~q\)))) # (!\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[0][3]~q\ & (!\U1|control_v_dut|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Rn[0][3]~q\,
	datac => \U1|control_v_dut|IR\(2),
	datad => \U1|control_v_dut|Rn[1][3]~q\,
	combout => \U1|control_v_dut|Selector363~0_combout\);

-- Location: LCCOMB_X58_Y36_N28
\U1|control_v_dut|Rn[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[2][3]~feeder_combout\ = \U1|control_v_dut|Selector129~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|Selector129~2_combout\,
	combout => \U1|control_v_dut|Rn[2][3]~feeder_combout\);

-- Location: FF_X58_Y36_N29
\U1|control_v_dut|Rn[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[2][3]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][3]~q\);

-- Location: LCCOMB_X57_Y34_N10
\U1|control_v_dut|Selector363~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector363~1_combout\ = (\U1|control_v_dut|Selector363~0_combout\ & ((\U1|control_v_dut|Rn[3][3]~q\) # ((!\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|Selector363~0_combout\ & (((\U1|control_v_dut|Rn[2][3]~q\ & 
-- \U1|control_v_dut|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[3][3]~q\,
	datab => \U1|control_v_dut|Selector363~0_combout\,
	datac => \U1|control_v_dut|Rn[2][3]~q\,
	datad => \U1|control_v_dut|IR\(2),
	combout => \U1|control_v_dut|Selector363~1_combout\);

-- Location: LCCOMB_X65_Y38_N4
\U1|control_v_dut|m4[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[1]~16_combout\ = (\U1|control_v_dut|IR\(15)) # ((\U1|control_v_dut|IR\(10)) # (\U1|control_v_dut|IR\(11) $ (\U1|control_v_dut|IR\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(12),
	combout => \U1|control_v_dut|m4[1]~16_combout\);

-- Location: LCCOMB_X58_Y34_N22
\U1|control_v_dut|Selector363~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector363~2_combout\ = (\U1|control_v_dut|m4[1]~16_combout\ & ((\U1|control_v_dut|Selector363~1_combout\) # ((\U1|control_v_dut|IR\(3))))) # (!\U1|control_v_dut|m4[1]~16_combout\ & (((!\U1|control_v_dut|IR\(11) & 
-- \U1|control_v_dut|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector363~1_combout\,
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|m4[1]~16_combout\,
	datad => \U1|control_v_dut|IR\(3),
	combout => \U1|control_v_dut|Selector363~2_combout\);

-- Location: FF_X61_Y34_N13
\U1|control_v_dut|Rn[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector129~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][3]~q\);

-- Location: LCCOMB_X63_Y34_N30
\U1|control_v_dut|Rn[4][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[4][3]~feeder_combout\ = \U1|control_v_dut|Selector129~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|Selector129~2_combout\,
	combout => \U1|control_v_dut|Rn[4][3]~feeder_combout\);

-- Location: FF_X63_Y34_N31
\U1|control_v_dut|Rn[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[4][3]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][3]~q\);

-- Location: LCCOMB_X63_Y34_N18
\U1|control_v_dut|Selector363~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector363~3_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[5][3]~q\)) # (!\U1|control_v_dut|IR\(1) & 
-- ((\U1|control_v_dut|Rn[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Rn[5][3]~q\,
	datac => \U1|control_v_dut|Rn[4][3]~q\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector363~3_combout\);

-- Location: FF_X58_Y34_N5
\U1|control_v_dut|Rn[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector129~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][3]~q\);

-- Location: LCCOMB_X58_Y34_N8
\U1|control_v_dut|Selector363~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector363~4_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Selector363~3_combout\ & ((\U1|control_v_dut|Rn[7][3]~q\))) # (!\U1|control_v_dut|Selector363~3_combout\ & (\U1|control_v_dut|Rn[6][3]~q\)))) # 
-- (!\U1|control_v_dut|IR\(2) & (\U1|control_v_dut|Selector363~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Selector363~3_combout\,
	datac => \U1|control_v_dut|Rn[6][3]~q\,
	datad => \U1|control_v_dut|Rn[7][3]~q\,
	combout => \U1|control_v_dut|Selector363~4_combout\);

-- Location: LCCOMB_X58_Y34_N4
\U1|control_v_dut|m4[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[1]~17_combout\ = (\U1|control_v_dut|m4[1]~16_combout\ & (\U1|control_v_dut|IR\(3))) # (!\U1|control_v_dut|m4[1]~16_combout\ & ((\U1|control_v_dut|IR\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(3),
	datab => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|m4[1]~16_combout\,
	combout => \U1|control_v_dut|m4[1]~17_combout\);

-- Location: LCCOMB_X58_Y34_N30
\U1|control_v_dut|Selector363~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector363~5_combout\ = (\U1|control_v_dut|Selector363~2_combout\ & (((\U1|control_v_dut|Selector363~4_combout\) # (!\U1|control_v_dut|m4[1]~17_combout\)))) # (!\U1|control_v_dut|Selector363~2_combout\ & 
-- (\U1|control_v_dut|Mux28~4_combout\ & ((\U1|control_v_dut|m4[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector363~2_combout\,
	datab => \U1|control_v_dut|Mux28~4_combout\,
	datac => \U1|control_v_dut|Selector363~4_combout\,
	datad => \U1|control_v_dut|m4[1]~17_combout\,
	combout => \U1|control_v_dut|Selector363~5_combout\);

-- Location: LCCOMB_X65_Y36_N26
\U1|control_v_dut|m3[15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[15]~19_combout\ = (\U1|control_v_dut|IR\(10) & ((\U1|control_v_dut|IR\(12)) # (!\U1|control_v_dut|IR\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|m3[15]~19_combout\);

-- Location: LCCOMB_X65_Y36_N28
\U1|control_v_dut|m4[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[3]~18_combout\ = (\U1|control_v_dut|useCarry~5_combout\ & ((\U1|control_v_dut|m4[15]~13_combout\) # ((\U1|control_v_dut|WideNor18~1_combout\ & !\U1|control_v_dut|m3[15]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~5_combout\,
	datab => \U1|control_v_dut|WideNor18~1_combout\,
	datac => \U1|control_v_dut|m3[15]~19_combout\,
	datad => \U1|control_v_dut|m4[15]~13_combout\,
	combout => \U1|control_v_dut|m4[3]~18_combout\);

-- Location: FF_X57_Y35_N19
\U1|control_v_dut|m4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector363~5_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|m4[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(3));

-- Location: FF_X58_Y34_N1
\U1|control_v_dut|Rn[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector125~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][7]~q\);

-- Location: FF_X57_Y37_N7
\U1|control_v_dut|Rn[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector125~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][7]~q\);

-- Location: FF_X57_Y37_N1
\U1|control_v_dut|Rn[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector125~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][7]~q\);

-- Location: LCCOMB_X57_Y37_N6
\U1|control_v_dut|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux24~0_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5)) # ((\U1|control_v_dut|Rn[5][7]~q\)))) # (!\U1|control_v_dut|IR\(4) & (!\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[4][7]~q\,
	datad => \U1|control_v_dut|Rn[5][7]~q\,
	combout => \U1|control_v_dut|Mux24~0_combout\);

-- Location: LCCOMB_X58_Y34_N18
\U1|control_v_dut|Rn[6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[6][7]~feeder_combout\ = \U1|control_v_dut|Selector125~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Selector125~2_combout\,
	combout => \U1|control_v_dut|Rn[6][7]~feeder_combout\);

-- Location: FF_X58_Y34_N19
\U1|control_v_dut|Rn[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[6][7]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][7]~q\);

-- Location: LCCOMB_X57_Y37_N14
\U1|control_v_dut|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux24~1_combout\ = (\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Mux24~0_combout\ & (\U1|control_v_dut|Rn[7][7]~q\)) # (!\U1|control_v_dut|Mux24~0_combout\ & ((\U1|control_v_dut|Rn[6][7]~q\))))) # (!\U1|control_v_dut|IR\(5) & 
-- (((\U1|control_v_dut|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][7]~q\,
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Mux24~0_combout\,
	datad => \U1|control_v_dut|Rn[6][7]~q\,
	combout => \U1|control_v_dut|Mux24~1_combout\);

-- Location: FF_X57_Y35_N29
\U1|control_v_dut|Rn[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector125~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][7]~q\);

-- Location: FF_X58_Y36_N9
\U1|control_v_dut|Rn[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector125~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][7]~q\);

-- Location: LCCOMB_X57_Y34_N16
\U1|control_v_dut|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux24~2_combout\ = (\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Rn[2][7]~q\))) # (!\U1|control_v_dut|IR\(5) & 
-- (\U1|control_v_dut|Rn[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[0][7]~q\,
	datac => \U1|control_v_dut|IR\(5),
	datad => \U1|control_v_dut|Rn[2][7]~q\,
	combout => \U1|control_v_dut|Mux24~2_combout\);

-- Location: FF_X57_Y34_N1
\U1|control_v_dut|Rn[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector125~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][7]~q\);

-- Location: LCCOMB_X57_Y34_N0
\U1|control_v_dut|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux24~3_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Mux24~2_combout\ & (\U1|control_v_dut|Rn[3][7]~q\)) # (!\U1|control_v_dut|Mux24~2_combout\ & ((\U1|control_v_dut|Rn[1][7]~q\))))) # (!\U1|control_v_dut|IR\(4) & 
-- (\U1|control_v_dut|Mux24~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Mux24~2_combout\,
	datac => \U1|control_v_dut|Rn[3][7]~q\,
	datad => \U1|control_v_dut|Rn[1][7]~q\,
	combout => \U1|control_v_dut|Mux24~3_combout\);

-- Location: LCCOMB_X57_Y34_N20
\U1|control_v_dut|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux24~4_combout\ = (\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux24~1_combout\)) # (!\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux24~1_combout\,
	datab => \U1|control_v_dut|IR\(6),
	datad => \U1|control_v_dut|Mux24~3_combout\,
	combout => \U1|control_v_dut|Mux24~4_combout\);

-- Location: LCCOMB_X59_Y33_N10
\U1|control_v_dut|Add4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~15_combout\ = (\U1|control_v_dut|SP[1]~22_combout\ & ((\U1|control_v_dut|SP\(5) & (!\U1|control_v_dut|Add4~13\)) # (!\U1|control_v_dut|SP\(5) & (\U1|control_v_dut|Add4~13\ & VCC)))) # (!\U1|control_v_dut|SP[1]~22_combout\ & 
-- ((\U1|control_v_dut|SP\(5) & ((\U1|control_v_dut|Add4~13\) # (GND))) # (!\U1|control_v_dut|SP\(5) & (!\U1|control_v_dut|Add4~13\))))
-- \U1|control_v_dut|Add4~16\ = CARRY((\U1|control_v_dut|SP[1]~22_combout\ & (\U1|control_v_dut|SP\(5) & !\U1|control_v_dut|Add4~13\)) # (!\U1|control_v_dut|SP[1]~22_combout\ & ((\U1|control_v_dut|SP\(5)) # (!\U1|control_v_dut|Add4~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[1]~22_combout\,
	datab => \U1|control_v_dut|SP\(5),
	datad => VCC,
	cin => \U1|control_v_dut|Add4~13\,
	combout => \U1|control_v_dut|Add4~15_combout\,
	cout => \U1|control_v_dut|Add4~16\);

-- Location: LCCOMB_X59_Y33_N12
\U1|control_v_dut|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~18_combout\ = ((\U1|control_v_dut|SP\(6) $ (\U1|control_v_dut|SP[1]~22_combout\ $ (\U1|control_v_dut|Add4~16\)))) # (GND)
-- \U1|control_v_dut|Add4~19\ = CARRY((\U1|control_v_dut|SP\(6) & (\U1|control_v_dut|SP[1]~22_combout\ & !\U1|control_v_dut|Add4~16\)) # (!\U1|control_v_dut|SP\(6) & ((\U1|control_v_dut|SP[1]~22_combout\) # (!\U1|control_v_dut|Add4~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(6),
	datab => \U1|control_v_dut|SP[1]~22_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add4~16\,
	combout => \U1|control_v_dut|Add4~18_combout\,
	cout => \U1|control_v_dut|Add4~19\);

-- Location: LCCOMB_X58_Y39_N4
\U1|alu_v_dut|m2[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[7]~47_combout\ = (\U1|control_v_dut|opcode\(0) & !\U1|control_v_dut|opcode\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datac => \U1|control_v_dut|opcode\(5),
	combout => \U1|alu_v_dut|m2[7]~47_combout\);

-- Location: LCCOMB_X59_Y36_N4
\U1|control_v_dut|m3[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[6]~feeder_combout\ = \U1|control_v_dut|m3[6]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[6]~9_combout\,
	combout => \U1|control_v_dut|m3[6]~feeder_combout\);

-- Location: LCCOMB_X60_Y35_N26
\U1|control_v_dut|m3[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[6]~16_combout\ = (\U1|control_v_dut|IR\(10)) # (\U1|control_v_dut|IR\(12) $ (((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|IR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(14),
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|m3[6]~16_combout\);

-- Location: LCCOMB_X65_Y37_N16
\U1|control_v_dut|Selector279~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~4_combout\ = (!\U1|control_v_dut|IR\(11) & \U1|control_v_dut|IR\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(12),
	combout => \U1|control_v_dut|Selector279~4_combout\);

-- Location: LCCOMB_X66_Y37_N16
\U1|control_v_dut|WideNor25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor25~2_combout\ = (\U1|control_v_dut|IR\(11) & !\U1|control_v_dut|IR\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(12),
	combout => \U1|control_v_dut|WideNor25~2_combout\);

-- Location: LCCOMB_X66_Y37_N0
\U1|control_v_dut|m3[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[15]~17_combout\ = (\U1|control_v_dut|WideNor18~1_combout\ & (((\U1|control_v_dut|Selector279~4_combout\) # (\U1|control_v_dut|WideNor25~2_combout\)) # (!\U1|control_v_dut|IR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor18~1_combout\,
	datab => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|Selector279~4_combout\,
	datad => \U1|control_v_dut|WideNor25~2_combout\,
	combout => \U1|control_v_dut|m3[15]~17_combout\);

-- Location: LCCOMB_X65_Y36_N2
\U1|control_v_dut|m3[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[15]~18_combout\ = (\U1|control_v_dut|useCarry~5_combout\ & ((\U1|control_v_dut|m3[15]~17_combout\) # ((!\U1|control_v_dut|Rn[2][3]~41_combout\ & \U1|control_v_dut|Rn[0][1]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~5_combout\,
	datab => \U1|control_v_dut|m3[15]~17_combout\,
	datac => \U1|control_v_dut|Rn[2][3]~41_combout\,
	datad => \U1|control_v_dut|Rn[0][1]~28_combout\,
	combout => \U1|control_v_dut|m3[15]~18_combout\);

-- Location: FF_X59_Y36_N5
\U1|control_v_dut|m3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[6]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux25~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(6));

-- Location: LCCOMB_X62_Y38_N6
\U1|control_v_dut|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux10~0_combout\ = (\U1|control_v_dut|IR\(8) & (((\U1|control_v_dut|IR\(7))))) # (!\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[1][5]~q\)) # (!\U1|control_v_dut|IR\(7) & 
-- ((\U1|control_v_dut|Rn[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|Rn[1][5]~q\,
	datac => \U1|control_v_dut|IR\(7),
	datad => \U1|control_v_dut|Rn[0][5]~q\,
	combout => \U1|control_v_dut|Mux10~0_combout\);

-- Location: LCCOMB_X61_Y38_N14
\U1|control_v_dut|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux10~1_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Mux10~0_combout\ & (\U1|control_v_dut|Rn[3][5]~q\)) # (!\U1|control_v_dut|Mux10~0_combout\ & ((\U1|control_v_dut|Rn[2][5]~q\))))) # (!\U1|control_v_dut|IR\(8) & 
-- (((\U1|control_v_dut|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[3][5]~q\,
	datab => \U1|control_v_dut|Rn[2][5]~q\,
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|Mux10~0_combout\,
	combout => \U1|control_v_dut|Mux10~1_combout\);

-- Location: LCCOMB_X58_Y34_N12
\U1|control_v_dut|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux10~2_combout\ = (\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Rn[6][5]~q\))) # (!\U1|control_v_dut|IR\(8) & 
-- (\U1|control_v_dut|Rn[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][5]~q\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[6][5]~q\,
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux10~2_combout\);

-- Location: LCCOMB_X57_Y34_N22
\U1|control_v_dut|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux10~3_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Mux10~2_combout\ & (\U1|control_v_dut|Rn[7][5]~q\)) # (!\U1|control_v_dut|Mux10~2_combout\ & ((\U1|control_v_dut|Rn[5][5]~q\))))) # (!\U1|control_v_dut|IR\(7) & 
-- (\U1|control_v_dut|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|Mux10~2_combout\,
	datac => \U1|control_v_dut|Rn[7][5]~q\,
	datad => \U1|control_v_dut|Rn[5][5]~q\,
	combout => \U1|control_v_dut|Mux10~3_combout\);

-- Location: LCCOMB_X60_Y38_N8
\U1|control_v_dut|m3[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[5]~10_combout\ = (\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux10~3_combout\))) # (!\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(9),
	datab => \U1|control_v_dut|Mux10~1_combout\,
	datad => \U1|control_v_dut|Mux10~3_combout\,
	combout => \U1|control_v_dut|m3[5]~10_combout\);

-- Location: LCCOMB_X58_Y35_N14
\U1|control_v_dut|m3[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[5]~feeder_combout\ = \U1|control_v_dut|m3[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3[5]~10_combout\,
	combout => \U1|control_v_dut|m3[5]~feeder_combout\);

-- Location: FF_X58_Y35_N15
\U1|control_v_dut|m3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[5]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux26~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(5));

-- Location: LCCOMB_X59_Y36_N2
\U1|control_v_dut|m3[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[4]~feeder_combout\ = \U1|control_v_dut|m3[4]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[4]~11_combout\,
	combout => \U1|control_v_dut|m3[4]~feeder_combout\);

-- Location: FF_X59_Y36_N3
\U1|control_v_dut|m3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[4]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux27~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(4));

-- Location: LCCOMB_X58_Y34_N14
\U1|control_v_dut|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux12~2_combout\ = (\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Rn[6][3]~q\))) # (!\U1|control_v_dut|IR\(8) & 
-- (\U1|control_v_dut|Rn[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][3]~q\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[6][3]~q\,
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux12~2_combout\);

-- Location: LCCOMB_X58_Y34_N2
\U1|control_v_dut|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux12~3_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Mux12~2_combout\ & ((\U1|control_v_dut|Rn[7][3]~q\))) # (!\U1|control_v_dut|Mux12~2_combout\ & (\U1|control_v_dut|Rn[5][3]~q\)))) # (!\U1|control_v_dut|IR\(7) & 
-- (((\U1|control_v_dut|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][3]~q\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Mux12~2_combout\,
	datad => \U1|control_v_dut|Rn[7][3]~q\,
	combout => \U1|control_v_dut|Mux12~3_combout\);

-- Location: LCCOMB_X57_Y34_N14
\U1|control_v_dut|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux12~0_combout\ = (\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|IR\(8)) # (\U1|control_v_dut|Rn[1][3]~q\)))) # (!\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[0][3]~q\ & (!\U1|control_v_dut|IR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|Rn[0][3]~q\,
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|Rn[1][3]~q\,
	combout => \U1|control_v_dut|Mux12~0_combout\);

-- Location: LCCOMB_X57_Y34_N12
\U1|control_v_dut|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux12~1_combout\ = (\U1|control_v_dut|Mux12~0_combout\ & ((\U1|control_v_dut|Rn[3][3]~q\) # ((!\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|Mux12~0_combout\ & (((\U1|control_v_dut|Rn[2][3]~q\ & \U1|control_v_dut|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[3][3]~q\,
	datab => \U1|control_v_dut|Mux12~0_combout\,
	datac => \U1|control_v_dut|Rn[2][3]~q\,
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux12~1_combout\);

-- Location: LCCOMB_X59_Y36_N12
\U1|control_v_dut|m3[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[3]~12_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux12~3_combout\)) # (!\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux12~3_combout\,
	datab => \U1|control_v_dut|IR\(9),
	datad => \U1|control_v_dut|Mux12~1_combout\,
	combout => \U1|control_v_dut|m3[3]~12_combout\);

-- Location: FF_X59_Y36_N13
\U1|control_v_dut|m3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[3]~12_combout\,
	asdata => \U1|control_v_dut|Mux28~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(3));

-- Location: LCCOMB_X59_Y36_N8
\U1|control_v_dut|m3[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[2]~feeder_combout\ = \U1|control_v_dut|m3[2]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[2]~13_combout\,
	combout => \U1|control_v_dut|m3[2]~feeder_combout\);

-- Location: FF_X59_Y36_N9
\U1|control_v_dut|m3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[2]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux29~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(2));

-- Location: FF_X62_Y34_N9
\U1|control_v_dut|Rn[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector131~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][1]~q\);

-- Location: FF_X63_Y34_N27
\U1|control_v_dut|Rn[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector131~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][1]~q\);

-- Location: LCCOMB_X63_Y34_N8
\U1|control_v_dut|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux14~0_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Rn[1][1]~q\) # ((\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|Rn[0][1]~q\ & !\U1|control_v_dut|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[1][1]~q\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[0][1]~q\,
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux14~0_combout\);

-- Location: FF_X65_Y34_N5
\U1|control_v_dut|Rn[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector131~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][1]~q\);

-- Location: LCCOMB_X63_Y34_N14
\U1|control_v_dut|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux14~1_combout\ = (\U1|control_v_dut|Mux14~0_combout\ & (((\U1|control_v_dut|Rn[3][1]~q\) # (!\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|Mux14~0_combout\ & (\U1|control_v_dut|Rn[2][1]~q\ & ((\U1|control_v_dut|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][1]~q\,
	datab => \U1|control_v_dut|Mux14~0_combout\,
	datac => \U1|control_v_dut|Rn[3][1]~q\,
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux14~1_combout\);

-- Location: FF_X61_Y34_N11
\U1|control_v_dut|Rn[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector131~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][1]~q\);

-- Location: FF_X63_Y34_N25
\U1|control_v_dut|Rn[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector131~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][1]~q\);

-- Location: LCCOMB_X61_Y34_N10
\U1|control_v_dut|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux14~2_combout\ = (\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|IR\(8))) # (!\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|IR\(8) & (\U1|control_v_dut|Rn[6][1]~q\)) # (!\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Rn[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|Rn[6][1]~q\,
	datad => \U1|control_v_dut|Rn[4][1]~q\,
	combout => \U1|control_v_dut|Mux14~2_combout\);

-- Location: FF_X59_Y34_N27
\U1|control_v_dut|Rn[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector131~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][1]~q\);

-- Location: FF_X61_Y34_N25
\U1|control_v_dut|Rn[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector131~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][1]~q\);

-- Location: LCCOMB_X61_Y34_N24
\U1|control_v_dut|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux14~3_combout\ = (\U1|control_v_dut|Mux14~2_combout\ & ((\U1|control_v_dut|Rn[7][1]~q\) # ((!\U1|control_v_dut|IR\(7))))) # (!\U1|control_v_dut|Mux14~2_combout\ & (((\U1|control_v_dut|Rn[5][1]~q\ & \U1|control_v_dut|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux14~2_combout\,
	datab => \U1|control_v_dut|Rn[7][1]~q\,
	datac => \U1|control_v_dut|Rn[5][1]~q\,
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|Mux14~3_combout\);

-- Location: LCCOMB_X61_Y34_N12
\U1|control_v_dut|m3[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[1]~14_combout\ = (\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux14~3_combout\))) # (!\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux14~1_combout\,
	datab => \U1|control_v_dut|IR\(9),
	datad => \U1|control_v_dut|Mux14~3_combout\,
	combout => \U1|control_v_dut|m3[1]~14_combout\);

-- Location: LCCOMB_X59_Y36_N14
\U1|control_v_dut|m3[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[1]~feeder_combout\ = \U1|control_v_dut|m3[1]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3[1]~14_combout\,
	combout => \U1|control_v_dut|m3[1]~feeder_combout\);

-- Location: FF_X59_Y36_N15
\U1|control_v_dut|m3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[1]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux30~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(1));

-- Location: LCCOMB_X58_Y35_N8
\U1|control_v_dut|m3[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[0]~feeder_combout\ = \U1|control_v_dut|m3[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3[0]~15_combout\,
	combout => \U1|control_v_dut|m3[0]~feeder_combout\);

-- Location: LCCOMB_X60_Y34_N24
\U1|control_v_dut|Rn[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[3][0]~feeder_combout\ = \U1|control_v_dut|Selector132~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Selector132~2_combout\,
	combout => \U1|control_v_dut|Rn[3][0]~feeder_combout\);

-- Location: FF_X60_Y34_N25
\U1|control_v_dut|Rn[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[3][0]~feeder_combout\,
	asdata => VCC,
	sload => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][0]~q\);

-- Location: FF_X58_Y36_N19
\U1|control_v_dut|Rn[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector132~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][0]~q\);

-- Location: LCCOMB_X56_Y34_N4
\U1|control_v_dut|Rn[0][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][0]~feeder_combout\ = \U1|control_v_dut|Selector132~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Selector132~2_combout\,
	combout => \U1|control_v_dut|Rn[0][0]~feeder_combout\);

-- Location: FF_X56_Y34_N5
\U1|control_v_dut|Rn[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[0][0]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][0]~q\);

-- Location: LCCOMB_X58_Y37_N30
\U1|control_v_dut|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux31~2_combout\ = (\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Rn[2][0]~q\) # ((\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|IR\(5) & (((\U1|control_v_dut|Rn[0][0]~q\ & !\U1|control_v_dut|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(5),
	datab => \U1|control_v_dut|Rn[2][0]~q\,
	datac => \U1|control_v_dut|Rn[0][0]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux31~2_combout\);

-- Location: LCCOMB_X59_Y34_N0
\U1|control_v_dut|Rn[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][0]~feeder_combout\ = \U1|control_v_dut|Selector132~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector132~2_combout\,
	combout => \U1|control_v_dut|Rn[1][0]~feeder_combout\);

-- Location: FF_X59_Y34_N1
\U1|control_v_dut|Rn[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[1][0]~feeder_combout\,
	asdata => VCC,
	sload => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][0]~q\);

-- Location: LCCOMB_X58_Y37_N16
\U1|control_v_dut|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux31~3_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Mux31~2_combout\ & (\U1|control_v_dut|Rn[3][0]~q\)) # (!\U1|control_v_dut|Mux31~2_combout\ & ((\U1|control_v_dut|Rn[1][0]~q\))))) # (!\U1|control_v_dut|IR\(4) & 
-- (((\U1|control_v_dut|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[3][0]~q\,
	datac => \U1|control_v_dut|Mux31~2_combout\,
	datad => \U1|control_v_dut|Rn[1][0]~q\,
	combout => \U1|control_v_dut|Mux31~3_combout\);

-- Location: LCCOMB_X63_Y34_N16
\U1|control_v_dut|Rn[4][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[4][0]~feeder_combout\ = \U1|control_v_dut|Selector132~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Selector132~2_combout\,
	combout => \U1|control_v_dut|Rn[4][0]~feeder_combout\);

-- Location: FF_X63_Y34_N17
\U1|control_v_dut|Rn[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[4][0]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][0]~q\);

-- Location: FF_X61_Y34_N29
\U1|control_v_dut|Rn[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector132~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][0]~q\);

-- Location: LCCOMB_X62_Y36_N26
\U1|control_v_dut|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux31~0_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5)) # ((\U1|control_v_dut|Rn[5][0]~q\)))) # (!\U1|control_v_dut|IR\(4) & (!\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[4][0]~q\,
	datad => \U1|control_v_dut|Rn[5][0]~q\,
	combout => \U1|control_v_dut|Mux31~0_combout\);

-- Location: FF_X61_Y34_N7
\U1|control_v_dut|Rn[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector132~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][0]~q\);

-- Location: LCCOMB_X58_Y37_N24
\U1|control_v_dut|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux31~1_combout\ = (\U1|control_v_dut|Mux31~0_combout\ & (((\U1|control_v_dut|Rn[7][0]~q\) # (!\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|Mux31~0_combout\ & (\U1|control_v_dut|Rn[6][0]~q\ & (\U1|control_v_dut|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux31~0_combout\,
	datab => \U1|control_v_dut|Rn[6][0]~q\,
	datac => \U1|control_v_dut|IR\(5),
	datad => \U1|control_v_dut|Rn[7][0]~q\,
	combout => \U1|control_v_dut|Mux31~1_combout\);

-- Location: LCCOMB_X56_Y37_N6
\U1|control_v_dut|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux31~4_combout\ = (\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux31~1_combout\))) # (!\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(6),
	datac => \U1|control_v_dut|Mux31~3_combout\,
	datad => \U1|control_v_dut|Mux31~1_combout\,
	combout => \U1|control_v_dut|Mux31~4_combout\);

-- Location: FF_X58_Y35_N9
\U1|control_v_dut|m3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[0]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux31~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(0));

-- Location: LCCOMB_X59_Y40_N0
\U1|alu_v_dut|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~0_combout\ = \U1|control_v_dut|m3\(0) $ (VCC)
-- \U1|alu_v_dut|Add7~1\ = CARRY(\U1|control_v_dut|m3\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Add7~0_combout\,
	cout => \U1|alu_v_dut|Add7~1\);

-- Location: LCCOMB_X59_Y40_N2
\U1|alu_v_dut|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~2_combout\ = (\U1|control_v_dut|m3\(1) & (\U1|alu_v_dut|Add7~1\ & VCC)) # (!\U1|control_v_dut|m3\(1) & (!\U1|alu_v_dut|Add7~1\))
-- \U1|alu_v_dut|Add7~3\ = CARRY((!\U1|control_v_dut|m3\(1) & !\U1|alu_v_dut|Add7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~1\,
	combout => \U1|alu_v_dut|Add7~2_combout\,
	cout => \U1|alu_v_dut|Add7~3\);

-- Location: LCCOMB_X59_Y40_N4
\U1|alu_v_dut|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~4_combout\ = (\U1|control_v_dut|m3\(2) & ((GND) # (!\U1|alu_v_dut|Add7~3\))) # (!\U1|control_v_dut|m3\(2) & (\U1|alu_v_dut|Add7~3\ $ (GND)))
-- \U1|alu_v_dut|Add7~5\ = CARRY((\U1|control_v_dut|m3\(2)) # (!\U1|alu_v_dut|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~3\,
	combout => \U1|alu_v_dut|Add7~4_combout\,
	cout => \U1|alu_v_dut|Add7~5\);

-- Location: LCCOMB_X59_Y40_N6
\U1|alu_v_dut|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~6_combout\ = (\U1|control_v_dut|m3\(3) & (\U1|alu_v_dut|Add7~5\ & VCC)) # (!\U1|control_v_dut|m3\(3) & (!\U1|alu_v_dut|Add7~5\))
-- \U1|alu_v_dut|Add7~7\ = CARRY((!\U1|control_v_dut|m3\(3) & !\U1|alu_v_dut|Add7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~5\,
	combout => \U1|alu_v_dut|Add7~6_combout\,
	cout => \U1|alu_v_dut|Add7~7\);

-- Location: LCCOMB_X59_Y40_N8
\U1|alu_v_dut|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~8_combout\ = (\U1|control_v_dut|m3\(4) & ((GND) # (!\U1|alu_v_dut|Add7~7\))) # (!\U1|control_v_dut|m3\(4) & (\U1|alu_v_dut|Add7~7\ $ (GND)))
-- \U1|alu_v_dut|Add7~9\ = CARRY((\U1|control_v_dut|m3\(4)) # (!\U1|alu_v_dut|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~7\,
	combout => \U1|alu_v_dut|Add7~8_combout\,
	cout => \U1|alu_v_dut|Add7~9\);

-- Location: LCCOMB_X59_Y40_N10
\U1|alu_v_dut|Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~10_combout\ = (\U1|control_v_dut|m3\(5) & (\U1|alu_v_dut|Add7~9\ & VCC)) # (!\U1|control_v_dut|m3\(5) & (!\U1|alu_v_dut|Add7~9\))
-- \U1|alu_v_dut|Add7~11\ = CARRY((!\U1|control_v_dut|m3\(5) & !\U1|alu_v_dut|Add7~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~9\,
	combout => \U1|alu_v_dut|Add7~10_combout\,
	cout => \U1|alu_v_dut|Add7~11\);

-- Location: LCCOMB_X59_Y40_N12
\U1|alu_v_dut|Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~12_combout\ = (\U1|control_v_dut|m3\(6) & ((GND) # (!\U1|alu_v_dut|Add7~11\))) # (!\U1|control_v_dut|m3\(6) & (\U1|alu_v_dut|Add7~11\ $ (GND)))
-- \U1|alu_v_dut|Add7~13\ = CARRY((\U1|control_v_dut|m3\(6)) # (!\U1|alu_v_dut|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~11\,
	combout => \U1|alu_v_dut|Add7~12_combout\,
	cout => \U1|alu_v_dut|Add7~13\);

-- Location: LCCOMB_X58_Y39_N2
\U1|alu_v_dut|m2[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~16_combout\ = (\U1|control_v_dut|opcode\(0)) # (!\U1|control_v_dut|opcode\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datac => \U1|control_v_dut|opcode\(5),
	combout => \U1|alu_v_dut|m2[1]~16_combout\);

-- Location: FF_X60_Y38_N19
\U1|control_v_dut|Rn[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector126~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][6]~q\);

-- Location: FF_X60_Y38_N29
\U1|control_v_dut|Rn[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector126~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][6]~q\);

-- Location: LCCOMB_X60_Y38_N6
\U1|control_v_dut|Selector360~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector360~0_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Rn[2][6]~q\) # ((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & (((!\U1|control_v_dut|IR\(1) & \U1|control_v_dut|Rn[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Rn[2][6]~q\,
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[0][6]~q\,
	combout => \U1|control_v_dut|Selector360~0_combout\);

-- Location: FF_X59_Y38_N1
\U1|control_v_dut|Rn[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector126~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][6]~q\);

-- Location: LCCOMB_X60_Y34_N2
\U1|control_v_dut|Rn[3][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[3][6]~feeder_combout\ = \U1|control_v_dut|Selector126~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Selector126~2_combout\,
	combout => \U1|control_v_dut|Rn[3][6]~feeder_combout\);

-- Location: FF_X60_Y34_N3
\U1|control_v_dut|Rn[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[3][6]~feeder_combout\,
	asdata => VCC,
	sload => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][6]~q\);

-- Location: LCCOMB_X59_Y38_N16
\U1|control_v_dut|Selector360~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector360~1_combout\ = (\U1|control_v_dut|Selector360~0_combout\ & (((\U1|control_v_dut|Rn[3][6]~q\) # (!\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|Selector360~0_combout\ & (\U1|control_v_dut|Rn[1][6]~q\ & 
-- (\U1|control_v_dut|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector360~0_combout\,
	datab => \U1|control_v_dut|Rn[1][6]~q\,
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[3][6]~q\,
	combout => \U1|control_v_dut|Selector360~1_combout\);

-- Location: FF_X61_Y34_N17
\U1|control_v_dut|Rn[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector126~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][6]~q\);

-- Location: FF_X63_Y34_N21
\U1|control_v_dut|Rn[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector126~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][6]~q\);

-- Location: LCCOMB_X61_Y34_N26
\U1|control_v_dut|Selector360~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector360~2_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[5][6]~q\)) # (!\U1|control_v_dut|IR\(1) & 
-- ((\U1|control_v_dut|Rn[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Rn[5][6]~q\,
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[4][6]~q\,
	combout => \U1|control_v_dut|Selector360~2_combout\);

-- Location: FF_X60_Y34_N1
\U1|control_v_dut|Rn[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector126~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][6]~q\);

-- Location: LCCOMB_X60_Y34_N8
\U1|control_v_dut|Selector360~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector360~3_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Selector360~2_combout\ & ((\U1|control_v_dut|Rn[7][6]~q\))) # (!\U1|control_v_dut|Selector360~2_combout\ & (\U1|control_v_dut|Rn[6][6]~q\)))) # 
-- (!\U1|control_v_dut|IR\(2) & (\U1|control_v_dut|Selector360~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Selector360~2_combout\,
	datac => \U1|control_v_dut|Rn[6][6]~q\,
	datad => \U1|control_v_dut|Rn[7][6]~q\,
	combout => \U1|control_v_dut|Selector360~3_combout\);

-- Location: LCCOMB_X56_Y35_N12
\U1|control_v_dut|m4[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[6]~9_combout\ = (\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector360~3_combout\))) # (!\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector360~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector360~1_combout\,
	datab => \U1|control_v_dut|IR\(3),
	datad => \U1|control_v_dut|Selector360~3_combout\,
	combout => \U1|control_v_dut|m4[6]~9_combout\);

-- Location: FF_X56_Y35_N13
\U1|control_v_dut|m4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[6]~9_combout\,
	asdata => \U1|control_v_dut|Mux25~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(6));

-- Location: LCCOMB_X58_Y43_N14
\U1|alu_v_dut|m2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~72_combout\ = \U1|control_v_dut|m4\(6) $ (\U1|control_v_dut|m3\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m4\(6),
	datad => \U1|control_v_dut|m3\(6),
	combout => \U1|alu_v_dut|m2~72_combout\);

-- Location: LCCOMB_X65_Y36_N6
\U1|control_v_dut|WideNor17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor17~combout\ = (\U1|control_v_dut|IR\(13)) # (((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][1]~28_combout\)) # (!\U1|control_v_dut|WideNor18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|WideNor18~0_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Rn[0][1]~28_combout\,
	combout => \U1|control_v_dut|WideNor17~combout\);

-- Location: LCCOMB_X66_Y36_N16
\U1|control_v_dut|useDec~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|useDec~4_combout\ = (\U1|control_v_dut|processing_instruction~q\ & (!\U1|control_v_dut|Equal0~1_combout\ & (!\U1|control_v_dut|WideNor17~combout\ & \U1|control_v_dut|definingVariables~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datab => \U1|control_v_dut|Equal0~1_combout\,
	datac => \U1|control_v_dut|WideNor17~combout\,
	datad => \U1|control_v_dut|definingVariables~q\,
	combout => \U1|control_v_dut|useDec~4_combout\);

-- Location: LCCOMB_X66_Y36_N20
\U1|control_v_dut|useDec~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|useDec~3_combout\ = (\U1|control_v_dut|useDec~4_combout\ & (\U1|control_v_dut|IR\(6))) # (!\U1|control_v_dut|useDec~4_combout\ & ((\U1|control_v_dut|useDec~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(6),
	datac => \U1|control_v_dut|useDec~q\,
	datad => \U1|control_v_dut|useDec~4_combout\,
	combout => \U1|control_v_dut|useDec~3_combout\);

-- Location: FF_X66_Y36_N21
\U1|control_v_dut|useDec\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|useDec~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|useDec~q\);

-- Location: LCCOMB_X58_Y39_N24
\U1|alu_v_dut|m2[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~15_combout\ = (\U1|control_v_dut|opcode\(5) & ((\U1|control_v_dut|opcode\(0)) # (!\U1|control_v_dut|useDec~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|control_v_dut|useDec~q\,
	combout => \U1|alu_v_dut|m2[1]~15_combout\);

-- Location: LCCOMB_X58_Y43_N12
\U1|alu_v_dut|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector17~0_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|m2~72_combout\) # (\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & (\U1|alu_v_dut|Add7~12_combout\ & ((!\U1|alu_v_dut|m2[1]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add7~12_combout\,
	datab => \U1|alu_v_dut|m2[1]~16_combout\,
	datac => \U1|alu_v_dut|m2~72_combout\,
	datad => \U1|alu_v_dut|m2[1]~15_combout\,
	combout => \U1|alu_v_dut|Selector17~0_combout\);

-- Location: LCCOMB_X59_Y42_N0
\U1|alu_v_dut|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~0_combout\ = \U1|control_v_dut|m3\(0) $ (VCC)
-- \U1|alu_v_dut|Add6~1\ = CARRY(\U1|control_v_dut|m3\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Add6~0_combout\,
	cout => \U1|alu_v_dut|Add6~1\);

-- Location: LCCOMB_X59_Y42_N2
\U1|alu_v_dut|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~2_combout\ = (\U1|control_v_dut|m3\(1) & (!\U1|alu_v_dut|Add6~1\)) # (!\U1|control_v_dut|m3\(1) & ((\U1|alu_v_dut|Add6~1\) # (GND)))
-- \U1|alu_v_dut|Add6~3\ = CARRY((!\U1|alu_v_dut|Add6~1\) # (!\U1|control_v_dut|m3\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~1\,
	combout => \U1|alu_v_dut|Add6~2_combout\,
	cout => \U1|alu_v_dut|Add6~3\);

-- Location: LCCOMB_X59_Y42_N4
\U1|alu_v_dut|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~4_combout\ = (\U1|control_v_dut|m3\(2) & (\U1|alu_v_dut|Add6~3\ $ (GND))) # (!\U1|control_v_dut|m3\(2) & (!\U1|alu_v_dut|Add6~3\ & VCC))
-- \U1|alu_v_dut|Add6~5\ = CARRY((\U1|control_v_dut|m3\(2) & !\U1|alu_v_dut|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~3\,
	combout => \U1|alu_v_dut|Add6~4_combout\,
	cout => \U1|alu_v_dut|Add6~5\);

-- Location: LCCOMB_X59_Y42_N6
\U1|alu_v_dut|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~6_combout\ = (\U1|control_v_dut|m3\(3) & (!\U1|alu_v_dut|Add6~5\)) # (!\U1|control_v_dut|m3\(3) & ((\U1|alu_v_dut|Add6~5\) # (GND)))
-- \U1|alu_v_dut|Add6~7\ = CARRY((!\U1|alu_v_dut|Add6~5\) # (!\U1|control_v_dut|m3\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~5\,
	combout => \U1|alu_v_dut|Add6~6_combout\,
	cout => \U1|alu_v_dut|Add6~7\);

-- Location: LCCOMB_X59_Y42_N8
\U1|alu_v_dut|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~8_combout\ = (\U1|control_v_dut|m3\(4) & (\U1|alu_v_dut|Add6~7\ $ (GND))) # (!\U1|control_v_dut|m3\(4) & (!\U1|alu_v_dut|Add6~7\ & VCC))
-- \U1|alu_v_dut|Add6~9\ = CARRY((\U1|control_v_dut|m3\(4) & !\U1|alu_v_dut|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~7\,
	combout => \U1|alu_v_dut|Add6~8_combout\,
	cout => \U1|alu_v_dut|Add6~9\);

-- Location: LCCOMB_X59_Y42_N10
\U1|alu_v_dut|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~10_combout\ = (\U1|control_v_dut|m3\(5) & (!\U1|alu_v_dut|Add6~9\)) # (!\U1|control_v_dut|m3\(5) & ((\U1|alu_v_dut|Add6~9\) # (GND)))
-- \U1|alu_v_dut|Add6~11\ = CARRY((!\U1|alu_v_dut|Add6~9\) # (!\U1|control_v_dut|m3\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~9\,
	combout => \U1|alu_v_dut|Add6~10_combout\,
	cout => \U1|alu_v_dut|Add6~11\);

-- Location: LCCOMB_X59_Y42_N12
\U1|alu_v_dut|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~12_combout\ = (\U1|control_v_dut|m3\(6) & (\U1|alu_v_dut|Add6~11\ $ (GND))) # (!\U1|control_v_dut|m3\(6) & (!\U1|alu_v_dut|Add6~11\ & VCC))
-- \U1|alu_v_dut|Add6~13\ = CARRY((\U1|control_v_dut|m3\(6) & !\U1|alu_v_dut|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~11\,
	combout => \U1|alu_v_dut|Add6~12_combout\,
	cout => \U1|alu_v_dut|Add6~13\);

-- Location: LCCOMB_X58_Y36_N14
\U1|control_v_dut|Rn[4][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[4][15]~feeder_combout\ = \U1|control_v_dut|Selector117~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Selector117~2_combout\,
	combout => \U1|control_v_dut|Rn[4][15]~feeder_combout\);

-- Location: FF_X58_Y36_N15
\U1|control_v_dut|Rn[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[4][15]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][15]~q\);

-- Location: FF_X62_Y36_N29
\U1|control_v_dut|Rn[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector117~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][15]~q\);

-- Location: LCCOMB_X60_Y36_N10
\U1|control_v_dut|Selector351~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector351~2_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Rn[5][15]~q\))) # (!\U1|control_v_dut|IR\(1) & 
-- (\U1|control_v_dut|Rn[4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][15]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[5][15]~q\,
	combout => \U1|control_v_dut|Selector351~2_combout\);

-- Location: FF_X60_Y36_N9
\U1|control_v_dut|Rn[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector117~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][15]~q\);

-- Location: LCCOMB_X60_Y36_N28
\U1|control_v_dut|Selector351~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector351~3_combout\ = (\U1|control_v_dut|Selector351~2_combout\ & (((\U1|control_v_dut|Rn[7][15]~q\)) # (!\U1|control_v_dut|IR\(2)))) # (!\U1|control_v_dut|Selector351~2_combout\ & (\U1|control_v_dut|IR\(2) & 
-- (\U1|control_v_dut|Rn[6][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector351~2_combout\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|Rn[6][15]~q\,
	datad => \U1|control_v_dut|Rn[7][15]~q\,
	combout => \U1|control_v_dut|Selector351~3_combout\);

-- Location: LCCOMB_X61_Y36_N8
\U1|control_v_dut|Rn~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn~71_combout\ = (\U1|control_v_dut|definingVariables~q\ & (\U1|control_v_dut|Selector117~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U1|control_v_dut|Selector117~1_combout\,
	combout => \U1|control_v_dut|Rn~71_combout\);

-- Location: FF_X60_Y36_N17
\U1|control_v_dut|Rn[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Rn~71_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][15]~q\);

-- Location: FF_X61_Y36_N9
\U1|control_v_dut|Rn[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn~71_combout\,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][15]~q\);

-- Location: FF_X60_Y38_N1
\U1|control_v_dut|Rn[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector117~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][15]~q\);

-- Location: FF_X60_Y38_N9
\U1|control_v_dut|Rn[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector117~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][15]~q\);

-- Location: LCCOMB_X60_Y38_N20
\U1|control_v_dut|Selector351~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector351~0_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|Rn[2][15]~q\) # (\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & (\U1|control_v_dut|Rn[0][15]~q\ & ((!\U1|control_v_dut|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Rn[0][15]~q\,
	datac => \U1|control_v_dut|Rn[2][15]~q\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector351~0_combout\);

-- Location: LCCOMB_X59_Y35_N30
\U1|control_v_dut|Selector351~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector351~1_combout\ = (\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Selector351~0_combout\ & ((\U1|control_v_dut|Rn[3][15]~q\))) # (!\U1|control_v_dut|Selector351~0_combout\ & (\U1|control_v_dut|Rn[1][15]~q\)))) # 
-- (!\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|Selector351~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[1][15]~q\,
	datab => \U1|control_v_dut|IR\(1),
	datac => \U1|control_v_dut|Rn[3][15]~q\,
	datad => \U1|control_v_dut|Selector351~0_combout\,
	combout => \U1|control_v_dut|Selector351~1_combout\);

-- Location: LCCOMB_X56_Y35_N4
\U1|control_v_dut|m4[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[15]~0_combout\ = (\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector351~3_combout\)) # (!\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector351~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector351~3_combout\,
	datab => \U1|control_v_dut|IR\(3),
	datad => \U1|control_v_dut|Selector351~1_combout\,
	combout => \U1|control_v_dut|m4[15]~0_combout\);

-- Location: LCCOMB_X60_Y38_N0
\U1|control_v_dut|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux16~2_combout\ = (\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[2][15]~q\)) # (!\U1|control_v_dut|IR\(5) & 
-- ((\U1|control_v_dut|Rn[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][15]~q\,
	datab => \U1|control_v_dut|IR\(4),
	datac => \U1|control_v_dut|Rn[0][15]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux16~2_combout\);

-- Location: LCCOMB_X60_Y36_N14
\U1|control_v_dut|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux16~3_combout\ = (\U1|control_v_dut|Mux16~2_combout\ & (((\U1|control_v_dut|Rn[3][15]~q\) # (!\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|Mux16~2_combout\ & (\U1|control_v_dut|Rn[1][15]~q\ & ((\U1|control_v_dut|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux16~2_combout\,
	datab => \U1|control_v_dut|Rn[1][15]~q\,
	datac => \U1|control_v_dut|Rn[3][15]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux16~3_combout\);

-- Location: LCCOMB_X60_Y36_N22
\U1|control_v_dut|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux16~0_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Rn[5][15]~q\) # ((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|Rn[4][15]~q\ & !\U1|control_v_dut|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[5][15]~q\,
	datac => \U1|control_v_dut|Rn[4][15]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux16~0_combout\);

-- Location: LCCOMB_X60_Y36_N0
\U1|control_v_dut|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux16~1_combout\ = (\U1|control_v_dut|Mux16~0_combout\ & (((\U1|control_v_dut|Rn[7][15]~q\)) # (!\U1|control_v_dut|IR\(5)))) # (!\U1|control_v_dut|Mux16~0_combout\ & (\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[6][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux16~0_combout\,
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[6][15]~q\,
	datad => \U1|control_v_dut|Rn[7][15]~q\,
	combout => \U1|control_v_dut|Mux16~1_combout\);

-- Location: LCCOMB_X60_Y36_N20
\U1|control_v_dut|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux16~4_combout\ = (\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux16~1_combout\))) # (!\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux16~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(6),
	datac => \U1|control_v_dut|Mux16~3_combout\,
	datad => \U1|control_v_dut|Mux16~1_combout\,
	combout => \U1|control_v_dut|Mux16~4_combout\);

-- Location: FF_X56_Y35_N5
\U1|control_v_dut|m4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[15]~0_combout\,
	asdata => \U1|control_v_dut|Mux16~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(15));

-- Location: LCCOMB_X59_Y37_N28
\U1|control_v_dut|Selector352~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector352~2_combout\ = (\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Rn[5][14]~q\) # ((\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|IR\(1) & (((!\U1|control_v_dut|IR\(2) & \U1|control_v_dut|Rn[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Rn[5][14]~q\,
	datac => \U1|control_v_dut|IR\(2),
	datad => \U1|control_v_dut|Rn[4][14]~q\,
	combout => \U1|control_v_dut|Selector352~2_combout\);

-- Location: FF_X60_Y36_N27
\U1|control_v_dut|Rn[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector118~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][14]~q\);

-- Location: FF_X61_Y36_N11
\U1|control_v_dut|Rn[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector118~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][14]~q\);

-- Location: LCCOMB_X60_Y36_N30
\U1|control_v_dut|Selector352~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector352~3_combout\ = (\U1|control_v_dut|Selector352~2_combout\ & (((\U1|control_v_dut|Rn[7][14]~q\)) # (!\U1|control_v_dut|IR\(2)))) # (!\U1|control_v_dut|Selector352~2_combout\ & (\U1|control_v_dut|IR\(2) & 
-- (\U1|control_v_dut|Rn[6][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector352~2_combout\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|Rn[6][14]~q\,
	datad => \U1|control_v_dut|Rn[7][14]~q\,
	combout => \U1|control_v_dut|Selector352~3_combout\);

-- Location: FF_X63_Y36_N7
\U1|control_v_dut|Rn[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector118~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][14]~q\);

-- Location: FF_X62_Y37_N25
\U1|control_v_dut|Rn[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector118~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][14]~q\);

-- Location: LCCOMB_X62_Y36_N30
\U1|control_v_dut|Selector352~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector352~0_combout\ = (\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|IR\(2) & (\U1|control_v_dut|Rn[2][14]~q\)) # (!\U1|control_v_dut|IR\(2) & 
-- ((\U1|control_v_dut|Rn[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][14]~q\,
	datab => \U1|control_v_dut|IR\(1),
	datac => \U1|control_v_dut|Rn[0][14]~q\,
	datad => \U1|control_v_dut|IR\(2),
	combout => \U1|control_v_dut|Selector352~0_combout\);

-- Location: LCCOMB_X61_Y36_N12
\U1|control_v_dut|Rn~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn~70_combout\ = (\U1|control_v_dut|definingVariables~q\ & (\U1|control_v_dut|Selector118~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U1|control_v_dut|Selector118~1_combout\,
	combout => \U1|control_v_dut|Rn~70_combout\);

-- Location: FF_X61_Y36_N13
\U1|control_v_dut|Rn[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn~70_combout\,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][14]~q\);

-- Location: LCCOMB_X62_Y36_N0
\U1|control_v_dut|Rn[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][14]~feeder_combout\ = \U1|control_v_dut|Rn~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Rn~70_combout\,
	combout => \U1|control_v_dut|Rn[1][14]~feeder_combout\);

-- Location: FF_X62_Y36_N1
\U1|control_v_dut|Rn[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[1][14]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][14]~q\);

-- Location: LCCOMB_X62_Y36_N16
\U1|control_v_dut|Selector352~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector352~1_combout\ = (\U1|control_v_dut|Selector352~0_combout\ & ((\U1|control_v_dut|Rn[3][14]~q\) # ((!\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|Selector352~0_combout\ & (((\U1|control_v_dut|IR\(1) & 
-- \U1|control_v_dut|Rn[1][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector352~0_combout\,
	datab => \U1|control_v_dut|Rn[3][14]~q\,
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[1][14]~q\,
	combout => \U1|control_v_dut|Selector352~1_combout\);

-- Location: LCCOMB_X56_Y35_N14
\U1|control_v_dut|m4[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[14]~1_combout\ = (\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector352~3_combout\)) # (!\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector352~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector352~3_combout\,
	datab => \U1|control_v_dut|IR\(3),
	datad => \U1|control_v_dut|Selector352~1_combout\,
	combout => \U1|control_v_dut|m4[14]~1_combout\);

-- Location: FF_X56_Y35_N15
\U1|control_v_dut|m4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[14]~1_combout\,
	asdata => \U1|control_v_dut|Mux17~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(14));

-- Location: LCCOMB_X55_Y42_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ = (!\U1|control_v_dut|m4\(15) & !\U1|control_v_dut|m4\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m4\(15),
	datad => \U1|control_v_dut|m4\(14),
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\);

-- Location: LCCOMB_X62_Y33_N4
\U1|control_v_dut|Rn[0][9]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][9]~60_combout\ = (\U1|control_v_dut|IR\(13)) # ((\U1|control_v_dut|Rn[0][1]~21_combout\ & ((\U1|control_v_dut|IR\(0)) # (!\U1|control_v_dut|IR\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(0),
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|Rn[0][1]~21_combout\,
	combout => \U1|control_v_dut|Rn[0][9]~60_combout\);

-- Location: LCCOMB_X58_Y35_N6
\U1|control_v_dut|m3[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[9]~feeder_combout\ = \U1|control_v_dut|m3[9]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[9]~6_combout\,
	combout => \U1|control_v_dut|m3[9]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N20
\U1|control_v_dut|Selector123~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector123~2_combout\ = (\U1|control_v_dut|Selector123~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector123~1_combout\,
	combout => \U1|control_v_dut|Selector123~2_combout\);

-- Location: FF_X60_Y37_N17
\U1|control_v_dut|Rn[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector123~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][9]~q\);

-- Location: FF_X60_Y37_N19
\U1|control_v_dut|Rn[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector123~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][9]~q\);

-- Location: LCCOMB_X61_Y37_N10
\U1|control_v_dut|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux22~0_combout\ = (\U1|control_v_dut|IR\(5) & (((\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|IR\(4) & (\U1|control_v_dut|Rn[5][9]~q\)) # (!\U1|control_v_dut|IR\(4) & 
-- ((\U1|control_v_dut|Rn[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][9]~q\,
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|IR\(4),
	datad => \U1|control_v_dut|Rn[4][9]~q\,
	combout => \U1|control_v_dut|Mux22~0_combout\);

-- Location: FF_X61_Y37_N21
\U1|control_v_dut|Rn[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector123~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][9]~q\);

-- Location: FF_X61_Y37_N27
\U1|control_v_dut|Rn[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector123~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][9]~q\);

-- Location: LCCOMB_X61_Y37_N26
\U1|control_v_dut|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux22~1_combout\ = (\U1|control_v_dut|Mux22~0_combout\ & ((\U1|control_v_dut|Rn[7][9]~q\) # ((!\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|Mux22~0_combout\ & (((\U1|control_v_dut|Rn[6][9]~q\ & \U1|control_v_dut|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux22~0_combout\,
	datab => \U1|control_v_dut|Rn[7][9]~q\,
	datac => \U1|control_v_dut|Rn[6][9]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux22~1_combout\);

-- Location: LCCOMB_X60_Y35_N14
\U1|control_v_dut|Rn~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn~64_combout\ = (\U1|control_v_dut|definingVariables~q\ & (\U1|control_v_dut|Selector123~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector123~1_combout\,
	combout => \U1|control_v_dut|Rn~64_combout\);

-- Location: FF_X60_Y35_N15
\U1|control_v_dut|Rn[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn~64_combout\,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][9]~q\);

-- Location: LCCOMB_X62_Y37_N10
\U1|control_v_dut|Rn[0][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][9]~feeder_combout\ = \U1|control_v_dut|Selector123~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Selector123~2_combout\,
	combout => \U1|control_v_dut|Rn[0][9]~feeder_combout\);

-- Location: FF_X62_Y37_N11
\U1|control_v_dut|Rn[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[0][9]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][9]~q\);

-- Location: FF_X60_Y38_N31
\U1|control_v_dut|Rn[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector123~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][9]~q\);

-- Location: LCCOMB_X60_Y38_N30
\U1|control_v_dut|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux22~2_combout\ = (\U1|control_v_dut|IR\(5) & (((\U1|control_v_dut|Rn[2][9]~q\) # (\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[0][9]~q\ & ((!\U1|control_v_dut|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(5),
	datab => \U1|control_v_dut|Rn[0][9]~q\,
	datac => \U1|control_v_dut|Rn[2][9]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux22~2_combout\);

-- Location: LCCOMB_X60_Y38_N16
\U1|control_v_dut|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux22~3_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Mux22~2_combout\ & ((\U1|control_v_dut|Rn[3][9]~q\))) # (!\U1|control_v_dut|Mux22~2_combout\ & (\U1|control_v_dut|Rn[1][9]~q\)))) # (!\U1|control_v_dut|IR\(4) & 
-- (((\U1|control_v_dut|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[1][9]~q\,
	datab => \U1|control_v_dut|IR\(4),
	datac => \U1|control_v_dut|Rn[3][9]~q\,
	datad => \U1|control_v_dut|Mux22~2_combout\,
	combout => \U1|control_v_dut|Mux22~3_combout\);

-- Location: LCCOMB_X60_Y38_N18
\U1|control_v_dut|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux22~4_combout\ = (\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux22~1_combout\)) # (!\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux22~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux22~1_combout\,
	datab => \U1|control_v_dut|Mux22~3_combout\,
	datad => \U1|control_v_dut|IR\(6),
	combout => \U1|control_v_dut|Mux22~4_combout\);

-- Location: FF_X58_Y35_N7
\U1|control_v_dut|m3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[9]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux22~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(9));

-- Location: LCCOMB_X57_Y34_N30
\U1|control_v_dut|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux8~0_combout\ = (\U1|control_v_dut|IR\(8) & (((\U1|control_v_dut|IR\(7))))) # (!\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Rn[1][7]~q\))) # (!\U1|control_v_dut|IR\(7) & 
-- (\U1|control_v_dut|Rn[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|Rn[0][7]~q\,
	datac => \U1|control_v_dut|Rn[1][7]~q\,
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|Mux8~0_combout\);

-- Location: LCCOMB_X57_Y34_N24
\U1|control_v_dut|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux8~1_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Mux8~0_combout\ & (\U1|control_v_dut|Rn[3][7]~q\)) # (!\U1|control_v_dut|Mux8~0_combout\ & ((\U1|control_v_dut|Rn[2][7]~q\))))) # (!\U1|control_v_dut|IR\(8) & 
-- (((\U1|control_v_dut|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[3][7]~q\,
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|Mux8~0_combout\,
	datad => \U1|control_v_dut|Rn[2][7]~q\,
	combout => \U1|control_v_dut|Mux8~1_combout\);

-- Location: LCCOMB_X57_Y37_N28
\U1|control_v_dut|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux8~2_combout\ = (\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Rn[6][7]~q\))) # (!\U1|control_v_dut|IR\(8) & 
-- (\U1|control_v_dut|Rn[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][7]~q\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|Rn[6][7]~q\,
	combout => \U1|control_v_dut|Mux8~2_combout\);

-- Location: LCCOMB_X57_Y37_N0
\U1|control_v_dut|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux8~3_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Mux8~2_combout\ & (\U1|control_v_dut|Rn[7][7]~q\)) # (!\U1|control_v_dut|Mux8~2_combout\ & ((\U1|control_v_dut|Rn[5][7]~q\))))) # (!\U1|control_v_dut|IR\(7) & 
-- (((\U1|control_v_dut|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][7]~q\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[5][7]~q\,
	datad => \U1|control_v_dut|Mux8~2_combout\,
	combout => \U1|control_v_dut|Mux8~3_combout\);

-- Location: LCCOMB_X60_Y38_N22
\U1|control_v_dut|m3[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[7]~8_combout\ = (\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux8~3_combout\))) # (!\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(9),
	datac => \U1|control_v_dut|Mux8~1_combout\,
	datad => \U1|control_v_dut|Mux8~3_combout\,
	combout => \U1|control_v_dut|m3[7]~8_combout\);

-- Location: LCCOMB_X59_Y36_N10
\U1|control_v_dut|m3[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[7]~feeder_combout\ = \U1|control_v_dut|m3[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3[7]~8_combout\,
	combout => \U1|control_v_dut|m3[7]~feeder_combout\);

-- Location: FF_X59_Y36_N11
\U1|control_v_dut|m3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[7]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux24~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(7));

-- Location: LCCOMB_X59_Y33_N14
\U1|control_v_dut|Add4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~21_combout\ = (\U1|control_v_dut|SP\(7) & ((\U1|control_v_dut|SP[1]~22_combout\ & (!\U1|control_v_dut|Add4~19\)) # (!\U1|control_v_dut|SP[1]~22_combout\ & ((\U1|control_v_dut|Add4~19\) # (GND))))) # (!\U1|control_v_dut|SP\(7) & 
-- ((\U1|control_v_dut|SP[1]~22_combout\ & (\U1|control_v_dut|Add4~19\ & VCC)) # (!\U1|control_v_dut|SP[1]~22_combout\ & (!\U1|control_v_dut|Add4~19\))))
-- \U1|control_v_dut|Add4~22\ = CARRY((\U1|control_v_dut|SP\(7) & ((!\U1|control_v_dut|Add4~19\) # (!\U1|control_v_dut|SP[1]~22_combout\))) # (!\U1|control_v_dut|SP\(7) & (!\U1|control_v_dut|SP[1]~22_combout\ & !\U1|control_v_dut|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(7),
	datab => \U1|control_v_dut|SP[1]~22_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add4~19\,
	combout => \U1|control_v_dut|Add4~21_combout\,
	cout => \U1|control_v_dut|Add4~22\);

-- Location: LCCOMB_X59_Y33_N16
\U1|control_v_dut|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~24_combout\ = ((\U1|control_v_dut|SP\(8) $ (\U1|control_v_dut|SP[1]~22_combout\ $ (\U1|control_v_dut|Add4~22\)))) # (GND)
-- \U1|control_v_dut|Add4~25\ = CARRY((\U1|control_v_dut|SP\(8) & (\U1|control_v_dut|SP[1]~22_combout\ & !\U1|control_v_dut|Add4~22\)) # (!\U1|control_v_dut|SP\(8) & ((\U1|control_v_dut|SP[1]~22_combout\) # (!\U1|control_v_dut|Add4~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(8),
	datab => \U1|control_v_dut|SP[1]~22_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add4~22\,
	combout => \U1|control_v_dut|Add4~24_combout\,
	cout => \U1|control_v_dut|Add4~25\);

-- Location: LCCOMB_X58_Y33_N22
\U1|control_v_dut|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~26_combout\ = (\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|Add4~24_combout\))) # (!\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|m3[8]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor6~combout\,
	datab => \U1|control_v_dut|m3[8]~7_combout\,
	datad => \U1|control_v_dut|Add4~24_combout\,
	combout => \U1|control_v_dut|Add4~26_combout\);

-- Location: LCCOMB_X66_Y37_N10
\U1|control_v_dut|Decoder1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder1~3_combout\ = (\U1|control_v_dut|stage\(0) & \U1|control_v_dut|Decoder1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(0),
	datac => \U1|control_v_dut|Decoder1~2_combout\,
	combout => \U1|control_v_dut|Decoder1~3_combout\);

-- Location: LCCOMB_X65_Y37_N30
\U1|control_v_dut|SP[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[0]~20_combout\ = (!\U1|control_v_dut|Equal0~1_combout\ & (((\U1|control_v_dut|SP[0]~6_combout\ & !\U1|control_v_dut|WideNor6~combout\)) # (!\U1|control_v_dut|SP[1]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[0]~6_combout\,
	datab => \U1|control_v_dut|SP[1]~22_combout\,
	datac => \U1|control_v_dut|WideNor6~combout\,
	datad => \U1|control_v_dut|Equal0~1_combout\,
	combout => \U1|control_v_dut|SP[0]~20_combout\);

-- Location: LCCOMB_X66_Y37_N6
\U1|control_v_dut|SP[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[0]~21_combout\ = (\U1|control_v_dut|SP[0]~20_combout\) # ((\U1|control_v_dut|Decoder1~3_combout\ & (!\U1|control_v_dut|WideNor25~combout\ & !\U1|control_v_dut|WideNor9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder1~3_combout\,
	datab => \U1|control_v_dut|WideNor25~combout\,
	datac => \U1|control_v_dut|WideNor9~combout\,
	datad => \U1|control_v_dut|SP[0]~20_combout\,
	combout => \U1|control_v_dut|SP[0]~21_combout\);

-- Location: LCCOMB_X65_Y38_N10
\U1|control_v_dut|enable_alu~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|enable_alu~1_combout\ = (\U1|control_v_dut|IR\(14) & (!\U1|control_v_dut|IR\(15) & (\U1|control_v_dut|IR\(11) $ (\U1|control_v_dut|IR\(12))))) # (!\U1|control_v_dut|IR\(14) & (\U1|control_v_dut|IR\(15) & ((!\U1|control_v_dut|IR\(12)) # 
-- (!\U1|control_v_dut|IR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(14),
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|IR\(12),
	combout => \U1|control_v_dut|enable_alu~1_combout\);

-- Location: LCCOMB_X65_Y38_N0
\U1|control_v_dut|enable_alu~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|enable_alu~2_combout\ = (\U1|control_v_dut|enable_alu~0_combout\ & ((\U1|control_v_dut|enable_alu~1_combout\) # (!\U1|control_v_dut|IR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|enable_alu~0_combout\,
	datad => \U1|control_v_dut|enable_alu~1_combout\,
	combout => \U1|control_v_dut|enable_alu~2_combout\);

-- Location: LCCOMB_X65_Y38_N6
\U1|control_v_dut|enable_alu~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|enable_alu~3_combout\ = (\U1|control_v_dut|enable_alu~2_combout\ & (\U1|control_v_dut|Equal0~1_combout\ & ((\U1|control_v_dut|Equal6~2_combout\) # (!\U1|control_v_dut|enable_alu~q\)))) # (!\U1|control_v_dut|enable_alu~2_combout\ & 
-- (((\U1|control_v_dut|enable_alu~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~2_combout\,
	datab => \U1|control_v_dut|enable_alu~2_combout\,
	datac => \U1|control_v_dut|enable_alu~q\,
	datad => \U1|control_v_dut|Equal0~1_combout\,
	combout => \U1|control_v_dut|enable_alu~3_combout\);

-- Location: LCCOMB_X65_Y38_N14
\U1|control_v_dut|Selector328~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector328~4_combout\ = (\U1|control_v_dut|stage\(2) & (\U1|control_v_dut|enable_alu~q\)) # (!\U1|control_v_dut|stage\(2) & (!\U1|control_v_dut|enable_alu~q\ & \U1|control_v_dut|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|stage\(2),
	datac => \U1|control_v_dut|enable_alu~q\,
	datad => \U1|control_v_dut|IR\(6),
	combout => \U1|control_v_dut|Selector328~4_combout\);

-- Location: LCCOMB_X65_Y38_N24
\U1|control_v_dut|Selector328~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector328~3_combout\ = (\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|Equal6~1_combout\ & (\U1|control_v_dut|stage\(2) $ (\U1|control_v_dut|stage\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|stage\(2),
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|Equal6~1_combout\,
	combout => \U1|control_v_dut|Selector328~3_combout\);

-- Location: LCCOMB_X65_Y38_N20
\U1|control_v_dut|Selector328~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector328~5_combout\ = (\U1|control_v_dut|IR\(12) & ((\U1|control_v_dut|IR\(15)) # ((\U1|control_v_dut|Selector328~4_combout\ & \U1|control_v_dut|Selector328~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(12),
	datab => \U1|control_v_dut|Selector328~4_combout\,
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|Selector328~3_combout\,
	combout => \U1|control_v_dut|Selector328~5_combout\);

-- Location: LCCOMB_X65_Y38_N26
\U1|control_v_dut|Selector328~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector328~8_combout\ = (\U1|control_v_dut|IR\(15) & (!\U1|control_v_dut|IR\(14) & ((!\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Selector328~5_combout\)))) # (!\U1|control_v_dut|IR\(15) & (((\U1|control_v_dut|IR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|Selector328~5_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(14),
	combout => \U1|control_v_dut|Selector328~8_combout\);

-- Location: LCCOMB_X65_Y38_N18
\U1|control_v_dut|Selector328~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector328~6_combout\ = (!\U1|control_v_dut|IR\(14) & (!\U1|control_v_dut|IR\(15) & \U1|control_v_dut|Selector328~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(14),
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|Selector328~5_combout\,
	combout => \U1|control_v_dut|Selector328~6_combout\);

-- Location: LCCOMB_X65_Y38_N2
\U1|control_v_dut|Selector328~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector328~2_combout\ = (\U1|control_v_dut|Equal0~1_combout\ & ((\U1|control_v_dut|Equal6~2_combout\) # (!\U1|control_v_dut|enable_alu~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~2_combout\,
	datac => \U1|control_v_dut|enable_alu~q\,
	datad => \U1|control_v_dut|Equal0~1_combout\,
	combout => \U1|control_v_dut|Selector328~2_combout\);

-- Location: LCCOMB_X65_Y38_N8
\U1|control_v_dut|Selector328~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector328~7_combout\ = (\U1|control_v_dut|Selector328~8_combout\ & ((\U1|control_v_dut|Selector328~6_combout\ & (\U1|control_v_dut|enable_alu~q\)) # (!\U1|control_v_dut|Selector328~6_combout\ & 
-- ((!\U1|control_v_dut|Selector328~2_combout\))))) # (!\U1|control_v_dut|Selector328~8_combout\ & (\U1|control_v_dut|Selector328~6_combout\ $ ((\U1|control_v_dut|enable_alu~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector328~8_combout\,
	datab => \U1|control_v_dut|Selector328~6_combout\,
	datac => \U1|control_v_dut|enable_alu~q\,
	datad => \U1|control_v_dut|Selector328~2_combout\,
	combout => \U1|control_v_dut|Selector328~7_combout\);

-- Location: LCCOMB_X65_Y38_N22
\U1|control_v_dut|enable_alu~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|enable_alu~4_combout\ = (\U1|control_v_dut|enable_alu~2_combout\ & ((\U1|control_v_dut|IR\(10) & (!\U1|control_v_dut|enable_alu~3_combout\)) # (!\U1|control_v_dut|IR\(10) & ((\U1|control_v_dut|Selector328~7_combout\))))) # 
-- (!\U1|control_v_dut|enable_alu~2_combout\ & (\U1|control_v_dut|enable_alu~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|enable_alu~3_combout\,
	datab => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|Selector328~7_combout\,
	datad => \U1|control_v_dut|enable_alu~2_combout\,
	combout => \U1|control_v_dut|enable_alu~4_combout\);

-- Location: FF_X65_Y38_N23
\U1|control_v_dut|enable_alu\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|enable_alu~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|enable_alu~q\);

-- Location: FF_X57_Y38_N11
\U1|control_v_dut|opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|IR\(13),
	sload => VCC,
	ena => \U1|control_v_dut|opcode[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|opcode\(3));

-- Location: LCCOMB_X58_Y38_N14
\U1|alu_v_dut|stage[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|stage[0]~8_combout\ = \U1|alu_v_dut|stage\(0) $ (VCC)
-- \U1|alu_v_dut|stage[0]~9\ = CARRY(\U1|alu_v_dut|stage\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|stage\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|stage[0]~8_combout\,
	cout => \U1|alu_v_dut|stage[0]~9\);

-- Location: FF_X57_Y38_N29
\U1|alu_v_dut|enable_alu_prev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|enable_alu~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|enable_alu_prev~q\);

-- Location: LCCOMB_X57_Y38_N28
\U1|alu_v_dut|resetStage~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|resetStage~0_combout\ = (!\U1|alu_v_dut|resetStage~q\ & ((\U1|alu_v_dut|enable_alu_prev~q\) # (!\U1|control_v_dut|enable_alu~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|enable_alu~q\,
	datac => \U1|alu_v_dut|enable_alu_prev~q\,
	datad => \U1|alu_v_dut|resetStage~q\,
	combout => \U1|alu_v_dut|resetStage~0_combout\);

-- Location: LCCOMB_X58_Y38_N12
\U1|alu_v_dut|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Decoder0~2_combout\ = (!\U1|alu_v_dut|stage\(4) & (!\U1|alu_v_dut|stage\(3) & (!\U1|alu_v_dut|stage\(5) & !\U1|alu_v_dut|stage\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|stage\(4),
	datab => \U1|alu_v_dut|stage\(3),
	datac => \U1|alu_v_dut|stage\(5),
	datad => \U1|alu_v_dut|stage\(2),
	combout => \U1|alu_v_dut|Decoder0~2_combout\);

-- Location: LCCOMB_X59_Y38_N22
\U1|alu_v_dut|addInv[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[0]~18_combout\ = (\U1|alu_v_dut|stage\(0) & (\U1|alu_v_dut|Decoder0~3_combout\ & (!\U1|alu_v_dut|stage\(1) & \U1|alu_v_dut|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|stage\(0),
	datab => \U1|alu_v_dut|Decoder0~3_combout\,
	datac => \U1|alu_v_dut|stage\(1),
	datad => \U1|alu_v_dut|Decoder0~2_combout\,
	combout => \U1|alu_v_dut|addInv[0]~18_combout\);

-- Location: LCCOMB_X57_Y38_N12
\U1|alu_v_dut|Selector24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~12_combout\ = (\U1|alu_v_dut|resetStage~0_combout\) # ((!\U1|control_v_dut|opcode\(4) & (!\U1|control_v_dut|opcode\(1) & \U1|alu_v_dut|addInv[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(4),
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|resetStage~0_combout\,
	datad => \U1|alu_v_dut|addInv[0]~18_combout\,
	combout => \U1|alu_v_dut|Selector24~12_combout\);

-- Location: LCCOMB_X59_Y38_N8
\U1|alu_v_dut|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal1~0_combout\ = (((\U1|alu_v_dut|stage\(0)) # (!\U1|alu_v_dut|stage\(1))) # (!\U1|alu_v_dut|Decoder0~3_combout\)) # (!\U1|alu_v_dut|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Decoder0~2_combout\,
	datab => \U1|alu_v_dut|Decoder0~3_combout\,
	datac => \U1|alu_v_dut|stage\(1),
	datad => \U1|alu_v_dut|stage\(0),
	combout => \U1|alu_v_dut|Equal1~0_combout\);

-- Location: LCCOMB_X56_Y38_N4
\U1|alu_v_dut|Selector24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~8_combout\ = (\U1|alu_v_dut|resetStage~0_combout\) # ((!\U1|alu_v_dut|Equal1~0_combout\ & !\U1|control_v_dut|opcode\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Equal1~0_combout\,
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|alu_v_dut|resetStage~0_combout\,
	combout => \U1|alu_v_dut|Selector24~8_combout\);

-- Location: LCCOMB_X57_Y38_N30
\U1|alu_v_dut|FR_out[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[15]~0_combout\ = (\U1|control_v_dut|opcode\(1) & \U1|alu_v_dut|addInv[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|addInv[0]~18_combout\,
	combout => \U1|alu_v_dut|FR_out[15]~0_combout\);

-- Location: LCCOMB_X57_Y38_N14
\U1|alu_v_dut|Selector24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~9_combout\ = (\U1|control_v_dut|opcode\(2) & (((\U1|alu_v_dut|Equal1~0_combout\) # (\U1|control_v_dut|opcode\(1))))) # (!\U1|control_v_dut|opcode\(2) & ((\U1|control_v_dut|opcode\(1) & ((!\U1|alu_v_dut|Equal1~0_combout\))) # 
-- (!\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|addInv[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|alu_v_dut|addInv[0]~18_combout\,
	datac => \U1|alu_v_dut|Equal1~0_combout\,
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|Selector24~9_combout\);

-- Location: LCCOMB_X57_Y38_N8
\U1|alu_v_dut|Selector24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~10_combout\ = (\U1|control_v_dut|opcode\(2) & ((\U1|alu_v_dut|FR_out[15]~0_combout\) # ((!\U1|alu_v_dut|Selector24~9_combout\ & \U1|control_v_dut|opcode\(4))))) # (!\U1|control_v_dut|opcode\(2) & 
-- (((\U1|alu_v_dut|Selector24~9_combout\ & \U1|control_v_dut|opcode\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[15]~0_combout\,
	datab => \U1|alu_v_dut|Selector24~9_combout\,
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|control_v_dut|opcode\(2),
	combout => \U1|alu_v_dut|Selector24~10_combout\);

-- Location: LCCOMB_X57_Y38_N6
\U1|alu_v_dut|Selector24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~11_combout\ = (\U1|control_v_dut|opcode\(5) & (((\U1|control_v_dut|opcode\(2))))) # (!\U1|control_v_dut|opcode\(5) & ((\U1|alu_v_dut|resetStage~0_combout\) # ((\U1|alu_v_dut|Selector24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|resetStage~0_combout\,
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|alu_v_dut|Selector24~10_combout\,
	datad => \U1|control_v_dut|opcode\(2),
	combout => \U1|alu_v_dut|Selector24~11_combout\);

-- Location: LCCOMB_X57_Y38_N2
\U1|alu_v_dut|Selector24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~13_combout\ = (\U1|control_v_dut|opcode\(5) & ((\U1|alu_v_dut|Selector24~11_combout\ & (\U1|alu_v_dut|Selector24~12_combout\)) # (!\U1|alu_v_dut|Selector24~11_combout\ & ((\U1|alu_v_dut|Selector24~8_combout\))))) # 
-- (!\U1|control_v_dut|opcode\(5) & (((\U1|alu_v_dut|Selector24~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector24~12_combout\,
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|alu_v_dut|Selector24~8_combout\,
	datad => \U1|alu_v_dut|Selector24~11_combout\,
	combout => \U1|alu_v_dut|Selector24~13_combout\);

-- Location: LCCOMB_X57_Y38_N22
\U1|alu_v_dut|Selector24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~4_combout\ = (\U1|control_v_dut|opcode\(2) & ((\U1|control_v_dut|opcode\(1)) # (\U1|control_v_dut|opcode\(5) $ (!\U1|control_v_dut|opcode\(4))))) # (!\U1|control_v_dut|opcode\(2) & (\U1|control_v_dut|opcode\(5) & 
-- ((\U1|control_v_dut|opcode\(4)) # (!\U1|control_v_dut|opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|Selector24~4_combout\);

-- Location: LCCOMB_X57_Y38_N24
\U1|alu_v_dut|Selector24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~5_combout\ = (\U1|control_v_dut|opcode\(2) & (!\U1|control_v_dut|opcode\(1) & (\U1|control_v_dut|opcode\(5) $ (\U1|control_v_dut|opcode\(4))))) # (!\U1|control_v_dut|opcode\(2) & (\U1|control_v_dut|opcode\(5) & 
-- (!\U1|control_v_dut|opcode\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|Selector24~5_combout\);

-- Location: LCCOMB_X58_Y38_N26
\U1|alu_v_dut|stage[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|stage[6]~20_combout\ = (\U1|alu_v_dut|stage\(6) & (\U1|alu_v_dut|stage[5]~19\ $ (GND))) # (!\U1|alu_v_dut|stage\(6) & (!\U1|alu_v_dut|stage[5]~19\ & VCC))
-- \U1|alu_v_dut|stage[6]~21\ = CARRY((\U1|alu_v_dut|stage\(6) & !\U1|alu_v_dut|stage[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|stage\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|stage[5]~19\,
	combout => \U1|alu_v_dut|stage[6]~20_combout\,
	cout => \U1|alu_v_dut|stage[6]~21\);

-- Location: LCCOMB_X58_Y38_N28
\U1|alu_v_dut|stage[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|stage[7]~22_combout\ = \U1|alu_v_dut|stage[6]~21\ $ (\U1|alu_v_dut|stage\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|alu_v_dut|stage\(7),
	cin => \U1|alu_v_dut|stage[6]~21\,
	combout => \U1|alu_v_dut|stage[7]~22_combout\);

-- Location: FF_X58_Y38_N29
\U1|alu_v_dut|stage[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|stage[7]~22_combout\,
	sclr => \U1|alu_v_dut|ALT_INV_resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|stage\(7));

-- Location: LCCOMB_X58_Y38_N2
\U1|alu_v_dut|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Decoder0~4_combout\ = (!\U1|alu_v_dut|stage\(6) & (!\U1|alu_v_dut|stage\(7) & (\U1|alu_v_dut|stage\(0) & \U1|alu_v_dut|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|stage\(6),
	datab => \U1|alu_v_dut|stage\(7),
	datac => \U1|alu_v_dut|stage\(0),
	datad => \U1|alu_v_dut|Decoder0~2_combout\,
	combout => \U1|alu_v_dut|Decoder0~4_combout\);

-- Location: LCCOMB_X57_Y38_N16
\U1|alu_v_dut|Selector24~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~16_combout\ = (\U1|control_v_dut|opcode\(5) & (((\U1|alu_v_dut|stage\(1))))) # (!\U1|control_v_dut|opcode\(5) & (\U1|control_v_dut|opcode\(4) & (\U1|control_v_dut|opcode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(4),
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|stage\(1),
	combout => \U1|alu_v_dut|Selector24~16_combout\);

-- Location: LCCOMB_X57_Y38_N4
\U1|alu_v_dut|Selector24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~6_combout\ = (\U1|alu_v_dut|Selector24~4_combout\ & (\U1|alu_v_dut|Selector24~5_combout\ & (\U1|alu_v_dut|Decoder0~4_combout\ & \U1|alu_v_dut|Selector24~16_combout\))) # (!\U1|alu_v_dut|Selector24~4_combout\ & 
-- ((\U1|alu_v_dut|Selector24~5_combout\) # ((\U1|alu_v_dut|Selector24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector24~4_combout\,
	datab => \U1|alu_v_dut|Selector24~5_combout\,
	datac => \U1|alu_v_dut|Decoder0~4_combout\,
	datad => \U1|alu_v_dut|Selector24~16_combout\,
	combout => \U1|alu_v_dut|Selector24~6_combout\);

-- Location: LCCOMB_X56_Y38_N14
\U1|alu_v_dut|Selector24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~7_combout\ = (\U1|alu_v_dut|resetStage~0_combout\) # ((\U1|alu_v_dut|Selector24~6_combout\ & ((\U1|alu_v_dut|Selector24~4_combout\) # (!\U1|alu_v_dut|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector24~6_combout\,
	datab => \U1|alu_v_dut|resetStage~0_combout\,
	datac => \U1|alu_v_dut|Selector24~4_combout\,
	datad => \U1|alu_v_dut|Equal1~0_combout\,
	combout => \U1|alu_v_dut|Selector24~7_combout\);

-- Location: LCCOMB_X57_Y38_N20
\U1|alu_v_dut|Selector24~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~14_combout\ = (\U1|alu_v_dut|FR_out[12]~4_combout\ & ((\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Selector24~7_combout\))) # (!\U1|control_v_dut|opcode\(0) & (\U1|alu_v_dut|Selector24~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[12]~4_combout\,
	datab => \U1|alu_v_dut|Selector24~13_combout\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|Selector24~7_combout\,
	combout => \U1|alu_v_dut|Selector24~14_combout\);

-- Location: LCCOMB_X58_Y38_N6
\U1|alu_v_dut|Selector24~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~15_combout\ = (!\U1|alu_v_dut|Selector24~14_combout\ & ((\U1|alu_v_dut|FR_out[12]~4_combout\) # (!\U1|alu_v_dut|resetStage~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[12]~4_combout\,
	datab => \U1|alu_v_dut|resetStage~0_combout\,
	datad => \U1|alu_v_dut|Selector24~14_combout\,
	combout => \U1|alu_v_dut|Selector24~15_combout\);

-- Location: FF_X58_Y38_N7
\U1|alu_v_dut|resetStage\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector24~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|resetStage~q\);

-- Location: FF_X58_Y38_N15
\U1|alu_v_dut|stage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|stage[0]~8_combout\,
	sclr => \U1|alu_v_dut|ALT_INV_resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|stage\(0));

-- Location: LCCOMB_X58_Y38_N16
\U1|alu_v_dut|stage[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|stage[1]~10_combout\ = (\U1|alu_v_dut|stage\(1) & (!\U1|alu_v_dut|stage[0]~9\)) # (!\U1|alu_v_dut|stage\(1) & ((\U1|alu_v_dut|stage[0]~9\) # (GND)))
-- \U1|alu_v_dut|stage[1]~11\ = CARRY((!\U1|alu_v_dut|stage[0]~9\) # (!\U1|alu_v_dut|stage\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|stage\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|stage[0]~9\,
	combout => \U1|alu_v_dut|stage[1]~10_combout\,
	cout => \U1|alu_v_dut|stage[1]~11\);

-- Location: FF_X58_Y38_N17
\U1|alu_v_dut|stage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|stage[1]~10_combout\,
	sclr => \U1|alu_v_dut|ALT_INV_resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|stage\(1));

-- Location: LCCOMB_X58_Y38_N18
\U1|alu_v_dut|stage[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|stage[2]~12_combout\ = (\U1|alu_v_dut|stage\(2) & (\U1|alu_v_dut|stage[1]~11\ $ (GND))) # (!\U1|alu_v_dut|stage\(2) & (!\U1|alu_v_dut|stage[1]~11\ & VCC))
-- \U1|alu_v_dut|stage[2]~13\ = CARRY((\U1|alu_v_dut|stage\(2) & !\U1|alu_v_dut|stage[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|stage\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|stage[1]~11\,
	combout => \U1|alu_v_dut|stage[2]~12_combout\,
	cout => \U1|alu_v_dut|stage[2]~13\);

-- Location: FF_X58_Y38_N19
\U1|alu_v_dut|stage[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|stage[2]~12_combout\,
	sclr => \U1|alu_v_dut|ALT_INV_resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|stage\(2));

-- Location: LCCOMB_X58_Y38_N20
\U1|alu_v_dut|stage[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|stage[3]~14_combout\ = (\U1|alu_v_dut|stage\(3) & (!\U1|alu_v_dut|stage[2]~13\)) # (!\U1|alu_v_dut|stage\(3) & ((\U1|alu_v_dut|stage[2]~13\) # (GND)))
-- \U1|alu_v_dut|stage[3]~15\ = CARRY((!\U1|alu_v_dut|stage[2]~13\) # (!\U1|alu_v_dut|stage\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|stage\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|stage[2]~13\,
	combout => \U1|alu_v_dut|stage[3]~14_combout\,
	cout => \U1|alu_v_dut|stage[3]~15\);

-- Location: FF_X58_Y38_N21
\U1|alu_v_dut|stage[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|stage[3]~14_combout\,
	sclr => \U1|alu_v_dut|ALT_INV_resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|stage\(3));

-- Location: LCCOMB_X58_Y38_N22
\U1|alu_v_dut|stage[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|stage[4]~16_combout\ = (\U1|alu_v_dut|stage\(4) & (\U1|alu_v_dut|stage[3]~15\ $ (GND))) # (!\U1|alu_v_dut|stage\(4) & (!\U1|alu_v_dut|stage[3]~15\ & VCC))
-- \U1|alu_v_dut|stage[4]~17\ = CARRY((\U1|alu_v_dut|stage\(4) & !\U1|alu_v_dut|stage[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|stage\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|stage[3]~15\,
	combout => \U1|alu_v_dut|stage[4]~16_combout\,
	cout => \U1|alu_v_dut|stage[4]~17\);

-- Location: FF_X58_Y38_N23
\U1|alu_v_dut|stage[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|stage[4]~16_combout\,
	sclr => \U1|alu_v_dut|ALT_INV_resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|stage\(4));

-- Location: LCCOMB_X58_Y38_N24
\U1|alu_v_dut|stage[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|stage[5]~18_combout\ = (\U1|alu_v_dut|stage\(5) & (!\U1|alu_v_dut|stage[4]~17\)) # (!\U1|alu_v_dut|stage\(5) & ((\U1|alu_v_dut|stage[4]~17\) # (GND)))
-- \U1|alu_v_dut|stage[5]~19\ = CARRY((!\U1|alu_v_dut|stage[4]~17\) # (!\U1|alu_v_dut|stage\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|stage\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|stage[4]~17\,
	combout => \U1|alu_v_dut|stage[5]~18_combout\,
	cout => \U1|alu_v_dut|stage[5]~19\);

-- Location: FF_X58_Y38_N25
\U1|alu_v_dut|stage[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|stage[5]~18_combout\,
	sclr => \U1|alu_v_dut|ALT_INV_resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|stage\(5));

-- Location: FF_X58_Y38_N27
\U1|alu_v_dut|stage[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|stage[6]~20_combout\,
	sclr => \U1|alu_v_dut|ALT_INV_resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|stage\(6));

-- Location: LCCOMB_X58_Y38_N30
\U1|alu_v_dut|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Decoder0~3_combout\ = (!\U1|alu_v_dut|stage\(6) & !\U1|alu_v_dut|stage\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alu_v_dut|stage\(6),
	datad => \U1|alu_v_dut|stage\(7),
	combout => \U1|alu_v_dut|Decoder0~3_combout\);

-- Location: LCCOMB_X58_Y38_N4
\U1|alu_v_dut|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan0~0_combout\ = ((\U1|alu_v_dut|stage\(1)) # ((\U1|alu_v_dut|stage\(0)) # (!\U1|alu_v_dut|Decoder0~2_combout\))) # (!\U1|alu_v_dut|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Decoder0~3_combout\,
	datab => \U1|alu_v_dut|stage\(1),
	datac => \U1|alu_v_dut|stage\(0),
	datad => \U1|alu_v_dut|Decoder0~2_combout\,
	combout => \U1|alu_v_dut|LessThan0~0_combout\);

-- Location: LCCOMB_X57_Y38_N10
\U1|alu_v_dut|FR_out[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[12]~4_combout\ = (\U1|control_v_dut|enable_alu~q\ & (!\U1|control_v_dut|opcode\(3) & \U1|alu_v_dut|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|enable_alu~q\,
	datac => \U1|control_v_dut|opcode\(3),
	datad => \U1|alu_v_dut|LessThan0~0_combout\,
	combout => \U1|alu_v_dut|FR_out[12]~4_combout\);

-- Location: LCCOMB_X58_Y39_N0
\U1|alu_v_dut|FR_out[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[0]~27_combout\ = (!\U1|control_v_dut|opcode\(0) & (\U1|control_v_dut|opcode\(2) & (!\U1|control_v_dut|opcode\(5) & \U1|alu_v_dut|FR_out[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|control_v_dut|opcode\(5),
	datad => \U1|alu_v_dut|FR_out[15]~0_combout\,
	combout => \U1|alu_v_dut|FR_out[0]~27_combout\);

-- Location: LCCOMB_X58_Y35_N20
\U1|control_v_dut|m3[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[14]~feeder_combout\ = \U1|control_v_dut|m3[14]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3[14]~1_combout\,
	combout => \U1|control_v_dut|m3[14]~feeder_combout\);

-- Location: FF_X58_Y35_N21
\U1|control_v_dut|m3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[14]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux17~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(14));

-- Location: FF_X60_Y37_N7
\U1|control_v_dut|Rn[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector119~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][13]~q\);

-- Location: FF_X60_Y37_N21
\U1|control_v_dut|Rn[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector119~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][13]~q\);

-- Location: LCCOMB_X60_Y37_N20
\U1|control_v_dut|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux18~0_combout\ = (\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|Rn[5][13]~q\) # (\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & (\U1|control_v_dut|Rn[4][13]~q\ & ((!\U1|control_v_dut|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][13]~q\,
	datab => \U1|control_v_dut|IR\(4),
	datac => \U1|control_v_dut|Rn[5][13]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux18~0_combout\);

-- Location: FF_X61_Y37_N19
\U1|control_v_dut|Rn[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector119~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][13]~q\);

-- Location: LCCOMB_X61_Y37_N18
\U1|control_v_dut|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux18~1_combout\ = (\U1|control_v_dut|Mux18~0_combout\ & ((\U1|control_v_dut|Rn[7][13]~q\) # ((!\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|Mux18~0_combout\ & (((\U1|control_v_dut|Rn[6][13]~q\ & \U1|control_v_dut|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][13]~q\,
	datab => \U1|control_v_dut|Mux18~0_combout\,
	datac => \U1|control_v_dut|Rn[6][13]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux18~1_combout\);

-- Location: LCCOMB_X61_Y36_N2
\U1|control_v_dut|Rn~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn~69_combout\ = (\U1|control_v_dut|definingVariables~q\ & (\U1|control_v_dut|Selector119~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datab => \U1|control_v_dut|definingVariables~q\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector119~1_combout\,
	combout => \U1|control_v_dut|Rn~69_combout\);

-- Location: FF_X61_Y36_N3
\U1|control_v_dut|Rn[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn~69_combout\,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][13]~q\);

-- Location: FF_X62_Y37_N31
\U1|control_v_dut|Rn[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector119~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][13]~q\);

-- Location: FF_X62_Y37_N21
\U1|control_v_dut|Rn[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector119~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][13]~q\);

-- Location: LCCOMB_X62_Y37_N26
\U1|control_v_dut|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux18~2_combout\ = (\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Rn[2][13]~q\))) # (!\U1|control_v_dut|IR\(5) & 
-- (\U1|control_v_dut|Rn[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[0][13]~q\,
	datac => \U1|control_v_dut|IR\(5),
	datad => \U1|control_v_dut|Rn[2][13]~q\,
	combout => \U1|control_v_dut|Mux18~2_combout\);

-- Location: LCCOMB_X62_Y36_N10
\U1|control_v_dut|Rn[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][13]~feeder_combout\ = \U1|control_v_dut|Rn~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Rn~69_combout\,
	combout => \U1|control_v_dut|Rn[1][13]~feeder_combout\);

-- Location: FF_X62_Y36_N11
\U1|control_v_dut|Rn[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[1][13]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][13]~q\);

-- Location: LCCOMB_X62_Y36_N20
\U1|control_v_dut|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux18~3_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Mux18~2_combout\ & (\U1|control_v_dut|Rn[3][13]~q\)) # (!\U1|control_v_dut|Mux18~2_combout\ & ((\U1|control_v_dut|Rn[1][13]~q\))))) # (!\U1|control_v_dut|IR\(4) & 
-- (((\U1|control_v_dut|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[3][13]~q\,
	datac => \U1|control_v_dut|Mux18~2_combout\,
	datad => \U1|control_v_dut|Rn[1][13]~q\,
	combout => \U1|control_v_dut|Mux18~3_combout\);

-- Location: LCCOMB_X62_Y36_N28
\U1|control_v_dut|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux18~4_combout\ = (\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux18~1_combout\)) # (!\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(6),
	datab => \U1|control_v_dut|Mux18~1_combout\,
	datad => \U1|control_v_dut|Mux18~3_combout\,
	combout => \U1|control_v_dut|Mux18~4_combout\);

-- Location: LCCOMB_X59_Y37_N12
\U1|control_v_dut|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux2~2_combout\ = (\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Rn[6][13]~q\))) # (!\U1|control_v_dut|IR\(8) & 
-- (\U1|control_v_dut|Rn[4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][13]~q\,
	datab => \U1|control_v_dut|Rn[6][13]~q\,
	datac => \U1|control_v_dut|IR\(7),
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux2~2_combout\);

-- Location: LCCOMB_X59_Y37_N2
\U1|control_v_dut|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux2~3_combout\ = (\U1|control_v_dut|Mux2~2_combout\ & (((\U1|control_v_dut|Rn[7][13]~q\)) # (!\U1|control_v_dut|IR\(7)))) # (!\U1|control_v_dut|Mux2~2_combout\ & (\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[5][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux2~2_combout\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[5][13]~q\,
	datad => \U1|control_v_dut|Rn[7][13]~q\,
	combout => \U1|control_v_dut|Mux2~3_combout\);

-- Location: LCCOMB_X62_Y37_N30
\U1|control_v_dut|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux2~0_combout\ = (\U1|control_v_dut|IR\(8) & (((\U1|control_v_dut|IR\(7))))) # (!\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[1][13]~q\)) # (!\U1|control_v_dut|IR\(7) & 
-- ((\U1|control_v_dut|Rn[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|Rn[1][13]~q\,
	datac => \U1|control_v_dut|Rn[0][13]~q\,
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|Mux2~0_combout\);

-- Location: LCCOMB_X62_Y37_N20
\U1|control_v_dut|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux2~1_combout\ = (\U1|control_v_dut|Mux2~0_combout\ & (((\U1|control_v_dut|Rn[3][13]~q\)) # (!\U1|control_v_dut|IR\(8)))) # (!\U1|control_v_dut|Mux2~0_combout\ & (\U1|control_v_dut|IR\(8) & (\U1|control_v_dut|Rn[2][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux2~0_combout\,
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|Rn[2][13]~q\,
	datad => \U1|control_v_dut|Rn[3][13]~q\,
	combout => \U1|control_v_dut|Mux2~1_combout\);

-- Location: LCCOMB_X59_Y37_N22
\U1|control_v_dut|m3[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[13]~2_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux2~3_combout\)) # (!\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(9),
	datab => \U1|control_v_dut|Mux2~3_combout\,
	datad => \U1|control_v_dut|Mux2~1_combout\,
	combout => \U1|control_v_dut|m3[13]~2_combout\);

-- Location: LCCOMB_X59_Y36_N18
\U1|control_v_dut|m3[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[13]~feeder_combout\ = \U1|control_v_dut|m3[13]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3[13]~2_combout\,
	combout => \U1|control_v_dut|m3[13]~feeder_combout\);

-- Location: FF_X59_Y36_N19
\U1|control_v_dut|m3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[13]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux18~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(13));

-- Location: LCCOMB_X58_Y35_N10
\U1|control_v_dut|m3[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[12]~feeder_combout\ = \U1|control_v_dut|m3[12]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[12]~3_combout\,
	combout => \U1|control_v_dut|m3[12]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N4
\U1|control_v_dut|Selector120~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector120~2_combout\ = (\U1|control_v_dut|Selector120~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector120~1_combout\,
	combout => \U1|control_v_dut|Selector120~2_combout\);

-- Location: FF_X60_Y37_N5
\U1|control_v_dut|Rn[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector120~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][12]~q\);

-- Location: FF_X60_Y37_N11
\U1|control_v_dut|Rn[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector120~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][12]~q\);

-- Location: LCCOMB_X60_Y37_N14
\U1|control_v_dut|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux19~0_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Rn[5][12]~q\) # ((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|Rn[4][12]~q\ & !\U1|control_v_dut|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[5][12]~q\,
	datac => \U1|control_v_dut|Rn[4][12]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux19~0_combout\);

-- Location: FF_X61_Y37_N5
\U1|control_v_dut|Rn[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector120~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][12]~q\);

-- Location: FF_X61_Y37_N3
\U1|control_v_dut|Rn[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector120~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][12]~q\);

-- Location: LCCOMB_X61_Y37_N2
\U1|control_v_dut|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux19~1_combout\ = (\U1|control_v_dut|Mux19~0_combout\ & ((\U1|control_v_dut|Rn[7][12]~q\) # ((!\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|Mux19~0_combout\ & (((\U1|control_v_dut|Rn[6][12]~q\ & \U1|control_v_dut|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux19~0_combout\,
	datab => \U1|control_v_dut|Rn[7][12]~q\,
	datac => \U1|control_v_dut|Rn[6][12]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux19~1_combout\);

-- Location: FF_X62_Y37_N5
\U1|control_v_dut|Rn[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector120~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][12]~q\);

-- Location: FF_X62_Y37_N7
\U1|control_v_dut|Rn[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector120~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][12]~q\);

-- Location: LCCOMB_X62_Y37_N22
\U1|control_v_dut|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux19~2_combout\ = (\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[2][12]~q\)) # (!\U1|control_v_dut|IR\(5) & 
-- ((\U1|control_v_dut|Rn[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[2][12]~q\,
	datac => \U1|control_v_dut|IR\(5),
	datad => \U1|control_v_dut|Rn[0][12]~q\,
	combout => \U1|control_v_dut|Mux19~2_combout\);

-- Location: LCCOMB_X63_Y31_N12
\U1|control_v_dut|Rn[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][12]~feeder_combout\ = \U1|control_v_dut|Rn~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Rn~68_combout\,
	combout => \U1|control_v_dut|Rn[1][12]~feeder_combout\);

-- Location: FF_X63_Y31_N13
\U1|control_v_dut|Rn[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[1][12]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][12]~q\);

-- Location: LCCOMB_X62_Y37_N8
\U1|control_v_dut|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux19~3_combout\ = (\U1|control_v_dut|Mux19~2_combout\ & ((\U1|control_v_dut|Rn[3][12]~q\) # ((!\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|Mux19~2_combout\ & (((\U1|control_v_dut|Rn[1][12]~q\ & \U1|control_v_dut|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux19~2_combout\,
	datab => \U1|control_v_dut|Rn[3][12]~q\,
	datac => \U1|control_v_dut|Rn[1][12]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux19~3_combout\);

-- Location: LCCOMB_X61_Y36_N24
\U1|control_v_dut|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux19~4_combout\ = (\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux19~1_combout\)) # (!\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux19~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(6),
	datac => \U1|control_v_dut|Mux19~1_combout\,
	datad => \U1|control_v_dut|Mux19~3_combout\,
	combout => \U1|control_v_dut|Mux19~4_combout\);

-- Location: FF_X58_Y35_N11
\U1|control_v_dut|m3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[12]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux19~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(12));

-- Location: LCCOMB_X61_Y36_N0
\U1|control_v_dut|Rn~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn~67_combout\ = (\U1|control_v_dut|definingVariables~q\ & (\U1|control_v_dut|Selector121~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datab => \U1|control_v_dut|definingVariables~q\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector121~1_combout\,
	combout => \U1|control_v_dut|Rn~67_combout\);

-- Location: FF_X61_Y36_N1
\U1|control_v_dut|Rn[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn~67_combout\,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][11]~q\);

-- Location: FF_X62_Y37_N13
\U1|control_v_dut|Rn[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector121~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][11]~q\);

-- Location: FF_X62_Y37_N3
\U1|control_v_dut|Rn[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector121~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][11]~q\);

-- Location: FF_X62_Y36_N9
\U1|control_v_dut|Rn[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Rn~67_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][11]~q\);

-- Location: LCCOMB_X62_Y37_N2
\U1|control_v_dut|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux4~0_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|IR\(8)) # ((\U1|control_v_dut|Rn[1][11]~q\)))) # (!\U1|control_v_dut|IR\(7) & (!\U1|control_v_dut|IR\(8) & (\U1|control_v_dut|Rn[0][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|Rn[0][11]~q\,
	datad => \U1|control_v_dut|Rn[1][11]~q\,
	combout => \U1|control_v_dut|Mux4~0_combout\);

-- Location: LCCOMB_X62_Y37_N12
\U1|control_v_dut|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux4~1_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Mux4~0_combout\ & (\U1|control_v_dut|Rn[3][11]~q\)) # (!\U1|control_v_dut|Mux4~0_combout\ & ((\U1|control_v_dut|Rn[2][11]~q\))))) # (!\U1|control_v_dut|IR\(8) & 
-- (((\U1|control_v_dut|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[3][11]~q\,
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|Rn[2][11]~q\,
	datad => \U1|control_v_dut|Mux4~0_combout\,
	combout => \U1|control_v_dut|Mux4~1_combout\);

-- Location: FF_X60_Y37_N23
\U1|control_v_dut|Rn[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector121~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][11]~q\);

-- Location: LCCOMB_X60_Y37_N22
\U1|control_v_dut|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux4~2_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7)) # ((\U1|control_v_dut|Rn[6][11]~q\)))) # (!\U1|control_v_dut|IR\(8) & (!\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[4][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[4][11]~q\,
	datad => \U1|control_v_dut|Rn[6][11]~q\,
	combout => \U1|control_v_dut|Mux4~2_combout\);

-- Location: FF_X60_Y37_N9
\U1|control_v_dut|Rn[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector121~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][11]~q\);

-- Location: FF_X61_Y37_N17
\U1|control_v_dut|Rn[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector121~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][11]~q\);

-- Location: LCCOMB_X60_Y37_N8
\U1|control_v_dut|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux4~3_combout\ = (\U1|control_v_dut|Mux4~2_combout\ & (((\U1|control_v_dut|Rn[7][11]~q\)) # (!\U1|control_v_dut|IR\(7)))) # (!\U1|control_v_dut|Mux4~2_combout\ & (\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[5][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux4~2_combout\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[5][11]~q\,
	datad => \U1|control_v_dut|Rn[7][11]~q\,
	combout => \U1|control_v_dut|Mux4~3_combout\);

-- Location: LCCOMB_X61_Y37_N22
\U1|control_v_dut|m3[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[11]~4_combout\ = (\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux4~3_combout\))) # (!\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(9),
	datac => \U1|control_v_dut|Mux4~1_combout\,
	datad => \U1|control_v_dut|Mux4~3_combout\,
	combout => \U1|control_v_dut|m3[11]~4_combout\);

-- Location: LCCOMB_X59_Y36_N28
\U1|control_v_dut|m3[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[11]~feeder_combout\ = \U1|control_v_dut|m3[11]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[11]~4_combout\,
	combout => \U1|control_v_dut|m3[11]~feeder_combout\);

-- Location: LCCOMB_X62_Y36_N24
\U1|control_v_dut|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux20~2_combout\ = (\U1|control_v_dut|IR\(4) & (\U1|control_v_dut|IR\(5))) # (!\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[2][11]~q\)) # (!\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Rn[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[2][11]~q\,
	datad => \U1|control_v_dut|Rn[0][11]~q\,
	combout => \U1|control_v_dut|Mux20~2_combout\);

-- Location: LCCOMB_X62_Y36_N2
\U1|control_v_dut|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux20~3_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Mux20~2_combout\ & ((\U1|control_v_dut|Rn[3][11]~q\))) # (!\U1|control_v_dut|Mux20~2_combout\ & (\U1|control_v_dut|Rn[1][11]~q\)))) # (!\U1|control_v_dut|IR\(4) & 
-- (((\U1|control_v_dut|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[1][11]~q\,
	datac => \U1|control_v_dut|Rn[3][11]~q\,
	datad => \U1|control_v_dut|Mux20~2_combout\,
	combout => \U1|control_v_dut|Mux20~3_combout\);

-- Location: LCCOMB_X61_Y37_N0
\U1|control_v_dut|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux20~0_combout\ = (\U1|control_v_dut|IR\(5) & (((\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|IR\(4) & (\U1|control_v_dut|Rn[5][11]~q\)) # (!\U1|control_v_dut|IR\(4) & 
-- ((\U1|control_v_dut|Rn[4][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][11]~q\,
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|IR\(4),
	datad => \U1|control_v_dut|Rn[4][11]~q\,
	combout => \U1|control_v_dut|Mux20~0_combout\);

-- Location: LCCOMB_X61_Y37_N6
\U1|control_v_dut|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux20~1_combout\ = (\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Mux20~0_combout\ & (\U1|control_v_dut|Rn[7][11]~q\)) # (!\U1|control_v_dut|Mux20~0_combout\ & ((\U1|control_v_dut|Rn[6][11]~q\))))) # (!\U1|control_v_dut|IR\(5) & 
-- (((\U1|control_v_dut|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(5),
	datab => \U1|control_v_dut|Rn[7][11]~q\,
	datac => \U1|control_v_dut|Rn[6][11]~q\,
	datad => \U1|control_v_dut|Mux20~0_combout\,
	combout => \U1|control_v_dut|Mux20~1_combout\);

-- Location: LCCOMB_X61_Y36_N30
\U1|control_v_dut|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux20~4_combout\ = (\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux20~1_combout\))) # (!\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux20~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux20~3_combout\,
	datab => \U1|control_v_dut|IR\(6),
	datad => \U1|control_v_dut|Mux20~1_combout\,
	combout => \U1|control_v_dut|Mux20~4_combout\);

-- Location: FF_X59_Y36_N29
\U1|control_v_dut|m3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[11]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux20~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(11));

-- Location: LCCOMB_X56_Y36_N0
\U1|alu_v_dut|m2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~94_combout\ = \U1|control_v_dut|m3\(11) $ (\U1|control_v_dut|m4\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(11),
	datac => \U1|control_v_dut|m4\(11),
	combout => \U1|alu_v_dut|m2~94_combout\);

-- Location: FF_X59_Y37_N23
\U1|control_v_dut|Rn[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector122~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][10]~q\);

-- Location: FF_X59_Y37_N7
\U1|control_v_dut|Rn[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector122~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][10]~q\);

-- Location: LCCOMB_X59_Y37_N6
\U1|control_v_dut|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux21~2_combout\ = (\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Rn[2][10]~q\) # ((\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|IR\(5) & (((\U1|control_v_dut|Rn[0][10]~q\ & !\U1|control_v_dut|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][10]~q\,
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[0][10]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux21~2_combout\);

-- Location: LCCOMB_X60_Y34_N4
\U1|control_v_dut|Rn~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn~66_combout\ = (\U1|control_v_dut|definingVariables~q\ & (\U1|control_v_dut|Selector122~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U1|control_v_dut|Selector122~1_combout\,
	combout => \U1|control_v_dut|Rn~66_combout\);

-- Location: LCCOMB_X60_Y36_N2
\U1|control_v_dut|Rn[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[1][10]~feeder_combout\ = \U1|control_v_dut|Rn~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Rn~66_combout\,
	combout => \U1|control_v_dut|Rn[1][10]~feeder_combout\);

-- Location: FF_X60_Y36_N3
\U1|control_v_dut|Rn[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn[1][10]~feeder_combout\,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][10]~q\);

-- Location: FF_X60_Y34_N5
\U1|control_v_dut|Rn[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn~66_combout\,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][10]~q\);

-- Location: LCCOMB_X59_Y37_N24
\U1|control_v_dut|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux21~3_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Mux21~2_combout\ & ((\U1|control_v_dut|Rn[3][10]~q\))) # (!\U1|control_v_dut|Mux21~2_combout\ & (\U1|control_v_dut|Rn[1][10]~q\)))) # (!\U1|control_v_dut|IR\(4) & 
-- (\U1|control_v_dut|Mux21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Mux21~2_combout\,
	datac => \U1|control_v_dut|Rn[1][10]~q\,
	datad => \U1|control_v_dut|Rn[3][10]~q\,
	combout => \U1|control_v_dut|Mux21~3_combout\);

-- Location: FF_X57_Y37_N17
\U1|control_v_dut|Rn[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector122~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][10]~q\);

-- Location: FF_X57_Y37_N27
\U1|control_v_dut|Rn[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector122~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][10]~q\);

-- Location: LCCOMB_X57_Y37_N10
\U1|control_v_dut|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux21~0_combout\ = (\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|Rn[5][10]~q\) # (\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & (\U1|control_v_dut|Rn[4][10]~q\ & ((!\U1|control_v_dut|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[4][10]~q\,
	datac => \U1|control_v_dut|Rn[5][10]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux21~0_combout\);

-- Location: FF_X60_Y34_N11
\U1|control_v_dut|Rn[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector122~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][10]~q\);

-- Location: LCCOMB_X60_Y36_N18
\U1|control_v_dut|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux21~1_combout\ = (\U1|control_v_dut|Mux21~0_combout\ & (((\U1|control_v_dut|Rn[7][10]~q\) # (!\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|Mux21~0_combout\ & (\U1|control_v_dut|Rn[6][10]~q\ & (\U1|control_v_dut|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[6][10]~q\,
	datab => \U1|control_v_dut|Mux21~0_combout\,
	datac => \U1|control_v_dut|IR\(5),
	datad => \U1|control_v_dut|Rn[7][10]~q\,
	combout => \U1|control_v_dut|Mux21~1_combout\);

-- Location: LCCOMB_X60_Y36_N26
\U1|control_v_dut|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux21~4_combout\ = (\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux21~1_combout\))) # (!\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux21~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux21~3_combout\,
	datab => \U1|control_v_dut|Mux21~1_combout\,
	datad => \U1|control_v_dut|IR\(6),
	combout => \U1|control_v_dut|Mux21~4_combout\);

-- Location: LCCOMB_X57_Y37_N16
\U1|control_v_dut|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux5~2_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7)) # ((\U1|control_v_dut|Rn[6][10]~q\)))) # (!\U1|control_v_dut|IR\(8) & (!\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[4][10]~q\,
	datad => \U1|control_v_dut|Rn[6][10]~q\,
	combout => \U1|control_v_dut|Mux5~2_combout\);

-- Location: LCCOMB_X57_Y37_N26
\U1|control_v_dut|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux5~3_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Mux5~2_combout\ & (\U1|control_v_dut|Rn[7][10]~q\)) # (!\U1|control_v_dut|Mux5~2_combout\ & ((\U1|control_v_dut|Rn[5][10]~q\))))) # (!\U1|control_v_dut|IR\(7) & 
-- (((\U1|control_v_dut|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][10]~q\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[5][10]~q\,
	datad => \U1|control_v_dut|Mux5~2_combout\,
	combout => \U1|control_v_dut|Mux5~3_combout\);

-- Location: LCCOMB_X59_Y37_N16
\U1|control_v_dut|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux5~0_combout\ = (\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|Rn[1][10]~q\) # (\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[0][10]~q\ & ((!\U1|control_v_dut|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][10]~q\,
	datab => \U1|control_v_dut|Rn[1][10]~q\,
	datac => \U1|control_v_dut|IR\(7),
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux5~0_combout\);

-- Location: LCCOMB_X59_Y37_N10
\U1|control_v_dut|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux5~1_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Mux5~0_combout\ & ((\U1|control_v_dut|Rn[3][10]~q\))) # (!\U1|control_v_dut|Mux5~0_combout\ & (\U1|control_v_dut|Rn[2][10]~q\)))) # (!\U1|control_v_dut|IR\(8) & 
-- (\U1|control_v_dut|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|Mux5~0_combout\,
	datac => \U1|control_v_dut|Rn[2][10]~q\,
	datad => \U1|control_v_dut|Rn[3][10]~q\,
	combout => \U1|control_v_dut|Mux5~1_combout\);

-- Location: LCCOMB_X59_Y37_N8
\U1|control_v_dut|m3[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[10]~5_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux5~3_combout\)) # (!\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(9),
	datab => \U1|control_v_dut|Mux5~3_combout\,
	datad => \U1|control_v_dut|Mux5~1_combout\,
	combout => \U1|control_v_dut|m3[10]~5_combout\);

-- Location: LCCOMB_X58_Y35_N0
\U1|control_v_dut|m3[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[10]~feeder_combout\ = \U1|control_v_dut|m3[10]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3[10]~5_combout\,
	combout => \U1|control_v_dut|m3[10]~feeder_combout\);

-- Location: FF_X58_Y35_N1
\U1|control_v_dut|m3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[10]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux21~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(10));

-- Location: LCCOMB_X58_Y37_N20
\U1|control_v_dut|Selector366~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector366~3_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[5][0]~q\)) # (!\U1|control_v_dut|IR\(1) & 
-- ((\U1|control_v_dut|Rn[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][0]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|Rn[4][0]~q\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector366~3_combout\);

-- Location: LCCOMB_X58_Y37_N18
\U1|control_v_dut|Selector366~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector366~4_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Selector366~3_combout\ & (\U1|control_v_dut|Rn[7][0]~q\)) # (!\U1|control_v_dut|Selector366~3_combout\ & ((\U1|control_v_dut|Rn[6][0]~q\))))) # 
-- (!\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|Selector366~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][0]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|Rn[6][0]~q\,
	datad => \U1|control_v_dut|Selector366~3_combout\,
	combout => \U1|control_v_dut|Selector366~4_combout\);

-- Location: LCCOMB_X65_Y34_N14
\U1|control_v_dut|Selector366~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector366~2_combout\ = (\U1|control_v_dut|m4[1]~17_combout\ & ((\U1|control_v_dut|Mux31~4_combout\) # ((\U1|control_v_dut|m4[1]~16_combout\)))) # (!\U1|control_v_dut|m4[1]~17_combout\ & (((!\U1|control_v_dut|m4[1]~16_combout\ & 
-- \U1|control_v_dut|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux31~4_combout\,
	datab => \U1|control_v_dut|m4[1]~17_combout\,
	datac => \U1|control_v_dut|m4[1]~16_combout\,
	datad => \U1|control_v_dut|IR\(0),
	combout => \U1|control_v_dut|Selector366~2_combout\);

-- Location: LCCOMB_X58_Y37_N12
\U1|control_v_dut|Selector366~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector366~0_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[1][0]~q\)) # (!\U1|control_v_dut|IR\(1) & 
-- ((\U1|control_v_dut|Rn[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Rn[1][0]~q\,
	datac => \U1|control_v_dut|Rn[0][0]~q\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector366~0_combout\);

-- Location: LCCOMB_X58_Y37_N2
\U1|control_v_dut|Selector366~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector366~1_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Selector366~0_combout\ & ((\U1|control_v_dut|Rn[3][0]~q\))) # (!\U1|control_v_dut|Selector366~0_combout\ & (\U1|control_v_dut|Rn[2][0]~q\)))) # 
-- (!\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|Selector366~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Rn[2][0]~q\,
	datac => \U1|control_v_dut|Rn[3][0]~q\,
	datad => \U1|control_v_dut|Selector366~0_combout\,
	combout => \U1|control_v_dut|Selector366~1_combout\);

-- Location: LCCOMB_X62_Y36_N6
\U1|control_v_dut|Selector366~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector366~5_combout\ = (\U1|control_v_dut|Selector366~2_combout\ & ((\U1|control_v_dut|Selector366~4_combout\) # ((!\U1|control_v_dut|m4[1]~16_combout\)))) # (!\U1|control_v_dut|Selector366~2_combout\ & 
-- (((\U1|control_v_dut|Selector366~1_combout\ & \U1|control_v_dut|m4[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector366~4_combout\,
	datab => \U1|control_v_dut|Selector366~2_combout\,
	datac => \U1|control_v_dut|Selector366~1_combout\,
	datad => \U1|control_v_dut|m4[1]~16_combout\,
	combout => \U1|control_v_dut|Selector366~5_combout\);

-- Location: FF_X57_Y35_N1
\U1|control_v_dut|m4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector366~5_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|m4[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(0));

-- Location: LCCOMB_X65_Y34_N28
\U1|control_v_dut|Selector365~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector365~3_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1)) # ((\U1|control_v_dut|Rn[6][1]~q\)))) # (!\U1|control_v_dut|IR\(2) & (!\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|IR\(1),
	datac => \U1|control_v_dut|Rn[4][1]~q\,
	datad => \U1|control_v_dut|Rn[6][1]~q\,
	combout => \U1|control_v_dut|Selector365~3_combout\);

-- Location: LCCOMB_X65_Y34_N6
\U1|control_v_dut|Selector365~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector365~4_combout\ = (\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Selector365~3_combout\ & ((\U1|control_v_dut|Rn[7][1]~q\))) # (!\U1|control_v_dut|Selector365~3_combout\ & (\U1|control_v_dut|Rn[5][1]~q\)))) # 
-- (!\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Selector365~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Selector365~3_combout\,
	datac => \U1|control_v_dut|Rn[5][1]~q\,
	datad => \U1|control_v_dut|Rn[7][1]~q\,
	combout => \U1|control_v_dut|Selector365~4_combout\);

-- Location: LCCOMB_X62_Y36_N4
\U1|control_v_dut|Selector365~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector365~0_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Rn[2][1]~q\) # ((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & (((!\U1|control_v_dut|IR\(1) & \U1|control_v_dut|Rn[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][1]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[0][1]~q\,
	combout => \U1|control_v_dut|Selector365~0_combout\);

-- Location: LCCOMB_X65_Y34_N8
\U1|control_v_dut|Selector365~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector365~1_combout\ = (\U1|control_v_dut|Selector365~0_combout\ & (((\U1|control_v_dut|Rn[3][1]~q\) # (!\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|Selector365~0_combout\ & (\U1|control_v_dut|Rn[1][1]~q\ & 
-- ((\U1|control_v_dut|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector365~0_combout\,
	datab => \U1|control_v_dut|Rn[1][1]~q\,
	datac => \U1|control_v_dut|Rn[3][1]~q\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector365~1_combout\);

-- Location: LCCOMB_X65_Y34_N2
\U1|control_v_dut|Selector365~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector365~2_combout\ = (\U1|control_v_dut|m4[1]~17_combout\ & (\U1|control_v_dut|m4[1]~16_combout\)) # (!\U1|control_v_dut|m4[1]~17_combout\ & ((\U1|control_v_dut|m4[1]~16_combout\ & (\U1|control_v_dut|Selector365~1_combout\)) # 
-- (!\U1|control_v_dut|m4[1]~16_combout\ & ((\U1|control_v_dut|IR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4[1]~17_combout\,
	datab => \U1|control_v_dut|m4[1]~16_combout\,
	datac => \U1|control_v_dut|Selector365~1_combout\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector365~2_combout\);

-- Location: LCCOMB_X65_Y34_N0
\U1|control_v_dut|Selector365~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector365~5_combout\ = (\U1|control_v_dut|m4[1]~17_combout\ & ((\U1|control_v_dut|Selector365~2_combout\ & (\U1|control_v_dut|Selector365~4_combout\)) # (!\U1|control_v_dut|Selector365~2_combout\ & 
-- ((\U1|control_v_dut|Mux30~4_combout\))))) # (!\U1|control_v_dut|m4[1]~17_combout\ & (((\U1|control_v_dut|Selector365~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector365~4_combout\,
	datab => \U1|control_v_dut|m4[1]~17_combout\,
	datac => \U1|control_v_dut|Mux30~4_combout\,
	datad => \U1|control_v_dut|Selector365~2_combout\,
	combout => \U1|control_v_dut|Selector365~5_combout\);

-- Location: FF_X57_Y35_N31
\U1|control_v_dut|m4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector365~5_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|m4[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(1));

-- Location: LCCOMB_X61_Y34_N8
\U1|control_v_dut|Selector364~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector364~3_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[5][2]~q\)) # (!\U1|control_v_dut|IR\(1) & 
-- ((\U1|control_v_dut|Rn[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Rn[5][2]~q\,
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[4][2]~q\,
	combout => \U1|control_v_dut|Selector364~3_combout\);

-- Location: LCCOMB_X61_Y34_N22
\U1|control_v_dut|Selector364~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector364~4_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Selector364~3_combout\ & ((\U1|control_v_dut|Rn[7][2]~q\))) # (!\U1|control_v_dut|Selector364~3_combout\ & (\U1|control_v_dut|Rn[6][2]~q\)))) # 
-- (!\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|Selector364~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Rn[6][2]~q\,
	datac => \U1|control_v_dut|Selector364~3_combout\,
	datad => \U1|control_v_dut|Rn[7][2]~q\,
	combout => \U1|control_v_dut|Selector364~4_combout\);

-- Location: LCCOMB_X62_Y38_N12
\U1|control_v_dut|Selector364~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector364~0_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1)) # ((\U1|control_v_dut|Rn[2][2]~q\)))) # (!\U1|control_v_dut|IR\(2) & (!\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Rn[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|IR\(1),
	datac => \U1|control_v_dut|Rn[2][2]~q\,
	datad => \U1|control_v_dut|Rn[0][2]~q\,
	combout => \U1|control_v_dut|Selector364~0_combout\);

-- Location: LCCOMB_X62_Y38_N18
\U1|control_v_dut|Selector364~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector364~1_combout\ = (\U1|control_v_dut|Selector364~0_combout\ & (((\U1|control_v_dut|Rn[3][2]~q\) # (!\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|Selector364~0_combout\ & (\U1|control_v_dut|Rn[1][2]~q\ & 
-- ((\U1|control_v_dut|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector364~0_combout\,
	datab => \U1|control_v_dut|Rn[1][2]~q\,
	datac => \U1|control_v_dut|Rn[3][2]~q\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector364~1_combout\);

-- Location: LCCOMB_X65_Y34_N12
\U1|control_v_dut|Selector364~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector364~2_combout\ = (\U1|control_v_dut|m4[1]~16_combout\ & (((\U1|control_v_dut|m4[1]~17_combout\)))) # (!\U1|control_v_dut|m4[1]~16_combout\ & ((\U1|control_v_dut|m4[1]~17_combout\ & (\U1|control_v_dut|Mux29~4_combout\)) # 
-- (!\U1|control_v_dut|m4[1]~17_combout\ & ((\U1|control_v_dut|IR\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux29~4_combout\,
	datab => \U1|control_v_dut|m4[1]~16_combout\,
	datac => \U1|control_v_dut|IR\(2),
	datad => \U1|control_v_dut|m4[1]~17_combout\,
	combout => \U1|control_v_dut|Selector364~2_combout\);

-- Location: LCCOMB_X65_Y34_N10
\U1|control_v_dut|Selector364~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector364~5_combout\ = (\U1|control_v_dut|m4[1]~16_combout\ & ((\U1|control_v_dut|Selector364~2_combout\ & (\U1|control_v_dut|Selector364~4_combout\)) # (!\U1|control_v_dut|Selector364~2_combout\ & 
-- ((\U1|control_v_dut|Selector364~1_combout\))))) # (!\U1|control_v_dut|m4[1]~16_combout\ & (((\U1|control_v_dut|Selector364~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector364~4_combout\,
	datab => \U1|control_v_dut|Selector364~1_combout\,
	datac => \U1|control_v_dut|m4[1]~16_combout\,
	datad => \U1|control_v_dut|Selector364~2_combout\,
	combout => \U1|control_v_dut|Selector364~5_combout\);

-- Location: LCCOMB_X57_Y35_N20
\U1|control_v_dut|m4[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[2]~feeder_combout\ = \U1|control_v_dut|Selector364~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Selector364~5_combout\,
	combout => \U1|control_v_dut|m4[2]~feeder_combout\);

-- Location: FF_X57_Y35_N21
\U1|control_v_dut|m4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[2]~feeder_combout\,
	ena => \U1|control_v_dut|m4[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(2));

-- Location: LCCOMB_X62_Y33_N6
\U1|control_v_dut|Rn~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn~63_combout\ = (\U1|control_v_dut|definingVariables~q\ & (\U1|control_v_dut|Selector124~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U1|control_v_dut|Selector124~1_combout\,
	combout => \U1|control_v_dut|Rn~63_combout\);

-- Location: FF_X62_Y33_N7
\U1|control_v_dut|Rn[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn~63_combout\,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][8]~q\);

-- Location: LCCOMB_X63_Y37_N26
\U1|control_v_dut|Rn~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn~62_combout\ = ((\U1|control_v_dut|Selector124~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\)))) # (!\U1|control_v_dut|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector124~1_combout\,
	combout => \U1|control_v_dut|Rn~62_combout\);

-- Location: FF_X63_Y37_N27
\U1|control_v_dut|Rn[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn~62_combout\,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][8]~q\);

-- Location: FF_X62_Y37_N17
\U1|control_v_dut|Rn[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector124~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][8]~q\);

-- Location: FF_X59_Y37_N21
\U1|control_v_dut|Rn[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector124~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[0][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[0][8]~q\);

-- Location: LCCOMB_X58_Y37_N22
\U1|control_v_dut|Selector358~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector358~0_combout\ = (\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|IR\(2) & (\U1|control_v_dut|Rn[2][8]~q\)) # (!\U1|control_v_dut|IR\(2) & 
-- ((\U1|control_v_dut|Rn[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Rn[2][8]~q\,
	datac => \U1|control_v_dut|Rn[0][8]~q\,
	datad => \U1|control_v_dut|IR\(2),
	combout => \U1|control_v_dut|Selector358~0_combout\);

-- Location: LCCOMB_X58_Y37_N0
\U1|control_v_dut|Selector358~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector358~1_combout\ = (\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Selector358~0_combout\ & (\U1|control_v_dut|Rn[3][8]~q\)) # (!\U1|control_v_dut|Selector358~0_combout\ & ((\U1|control_v_dut|Rn[1][8]~q\))))) # 
-- (!\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|Selector358~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Rn[3][8]~q\,
	datac => \U1|control_v_dut|Rn[1][8]~q\,
	datad => \U1|control_v_dut|Selector358~0_combout\,
	combout => \U1|control_v_dut|Selector358~1_combout\);

-- Location: FF_X61_Y37_N25
\U1|control_v_dut|Rn[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector124~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][8]~q\);

-- Location: FF_X57_Y37_N31
\U1|control_v_dut|Rn[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector124~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][8]~q\);

-- Location: FF_X57_Y37_N21
\U1|control_v_dut|Rn[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector124~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][8]~q\);

-- Location: LCCOMB_X57_Y37_N12
\U1|control_v_dut|Selector358~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector358~2_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[5][8]~q\)) # (!\U1|control_v_dut|IR\(1) & 
-- ((\U1|control_v_dut|Rn[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][8]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[4][8]~q\,
	combout => \U1|control_v_dut|Selector358~2_combout\);

-- Location: LCCOMB_X57_Y37_N18
\U1|control_v_dut|Selector358~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector358~3_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Selector358~2_combout\ & (\U1|control_v_dut|Rn[7][8]~q\)) # (!\U1|control_v_dut|Selector358~2_combout\ & ((\U1|control_v_dut|Rn[6][8]~q\))))) # 
-- (!\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|Selector358~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][8]~q\,
	datab => \U1|control_v_dut|Rn[6][8]~q\,
	datac => \U1|control_v_dut|IR\(2),
	datad => \U1|control_v_dut|Selector358~2_combout\,
	combout => \U1|control_v_dut|Selector358~3_combout\);

-- Location: LCCOMB_X56_Y35_N16
\U1|control_v_dut|m4[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[8]~7_combout\ = (\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector358~3_combout\))) # (!\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector358~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector358~1_combout\,
	datab => \U1|control_v_dut|IR\(3),
	datad => \U1|control_v_dut|Selector358~3_combout\,
	combout => \U1|control_v_dut|m4[8]~7_combout\);

-- Location: LCCOMB_X58_Y37_N10
\U1|control_v_dut|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux23~2_combout\ = (\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Rn[2][8]~q\))) # (!\U1|control_v_dut|IR\(5) & 
-- (\U1|control_v_dut|Rn[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][8]~q\,
	datab => \U1|control_v_dut|IR\(4),
	datac => \U1|control_v_dut|IR\(5),
	datad => \U1|control_v_dut|Rn[2][8]~q\,
	combout => \U1|control_v_dut|Mux23~2_combout\);

-- Location: LCCOMB_X58_Y37_N28
\U1|control_v_dut|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux23~3_combout\ = (\U1|control_v_dut|Mux23~2_combout\ & ((\U1|control_v_dut|Rn[3][8]~q\) # ((!\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|Mux23~2_combout\ & (((\U1|control_v_dut|Rn[1][8]~q\ & \U1|control_v_dut|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux23~2_combout\,
	datab => \U1|control_v_dut|Rn[3][8]~q\,
	datac => \U1|control_v_dut|Rn[1][8]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux23~3_combout\);

-- Location: LCCOMB_X57_Y37_N24
\U1|control_v_dut|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux23~0_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5)) # ((\U1|control_v_dut|Rn[5][8]~q\)))) # (!\U1|control_v_dut|IR\(4) & (!\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Rn[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[5][8]~q\,
	datad => \U1|control_v_dut|Rn[4][8]~q\,
	combout => \U1|control_v_dut|Mux23~0_combout\);

-- Location: LCCOMB_X60_Y37_N24
\U1|control_v_dut|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux23~1_combout\ = (\U1|control_v_dut|Mux23~0_combout\ & (((\U1|control_v_dut|Rn[7][8]~q\)) # (!\U1|control_v_dut|IR\(5)))) # (!\U1|control_v_dut|Mux23~0_combout\ & (\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[6][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux23~0_combout\,
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[6][8]~q\,
	datad => \U1|control_v_dut|Rn[7][8]~q\,
	combout => \U1|control_v_dut|Mux23~1_combout\);

-- Location: LCCOMB_X59_Y37_N20
\U1|control_v_dut|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux23~4_combout\ = (\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux23~1_combout\))) # (!\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux23~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux23~3_combout\,
	datab => \U1|control_v_dut|Mux23~1_combout\,
	datad => \U1|control_v_dut|IR\(6),
	combout => \U1|control_v_dut|Mux23~4_combout\);

-- Location: FF_X56_Y35_N17
\U1|control_v_dut|m4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[8]~7_combout\,
	asdata => \U1|control_v_dut|Mux23~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(8));

-- Location: LCCOMB_X60_Y38_N2
\U1|control_v_dut|Selector357~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector357~0_combout\ = (\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Rn[2][9]~q\))) # (!\U1|control_v_dut|IR\(2) & 
-- (\U1|control_v_dut|Rn[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Rn[0][9]~q\,
	datac => \U1|control_v_dut|Rn[2][9]~q\,
	datad => \U1|control_v_dut|IR\(2),
	combout => \U1|control_v_dut|Selector357~0_combout\);

-- Location: LCCOMB_X60_Y38_N4
\U1|control_v_dut|Selector357~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector357~1_combout\ = (\U1|control_v_dut|Selector357~0_combout\ & (((\U1|control_v_dut|Rn[3][9]~q\) # (!\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|Selector357~0_combout\ & (\U1|control_v_dut|Rn[1][9]~q\ & 
-- ((\U1|control_v_dut|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[1][9]~q\,
	datab => \U1|control_v_dut|Selector357~0_combout\,
	datac => \U1|control_v_dut|Rn[3][9]~q\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector357~1_combout\);

-- Location: LCCOMB_X61_Y37_N30
\U1|control_v_dut|Selector357~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector357~2_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[5][9]~q\)) # (!\U1|control_v_dut|IR\(1) & 
-- ((\U1|control_v_dut|Rn[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][9]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[4][9]~q\,
	combout => \U1|control_v_dut|Selector357~2_combout\);

-- Location: LCCOMB_X60_Y37_N30
\U1|control_v_dut|Selector357~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector357~3_combout\ = (\U1|control_v_dut|Selector357~2_combout\ & ((\U1|control_v_dut|Rn[7][9]~q\) # ((!\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|Selector357~2_combout\ & (((\U1|control_v_dut|Rn[6][9]~q\ & 
-- \U1|control_v_dut|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][9]~q\,
	datab => \U1|control_v_dut|Rn[6][9]~q\,
	datac => \U1|control_v_dut|Selector357~2_combout\,
	datad => \U1|control_v_dut|IR\(2),
	combout => \U1|control_v_dut|Selector357~3_combout\);

-- Location: LCCOMB_X56_Y35_N30
\U1|control_v_dut|m4[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[9]~6_combout\ = (\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector357~3_combout\))) # (!\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector357~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector357~1_combout\,
	datab => \U1|control_v_dut|IR\(3),
	datad => \U1|control_v_dut|Selector357~3_combout\,
	combout => \U1|control_v_dut|m4[9]~6_combout\);

-- Location: FF_X56_Y35_N31
\U1|control_v_dut|m4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[9]~6_combout\,
	asdata => \U1|control_v_dut|Mux22~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(9));

-- Location: DSPMULT_X44_Y39_N0
\U1|alu_v_dut|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U1|alu_v_dut|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X44_Y39_N2
\U1|alu_v_dut|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U1|alu_v_dut|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X45_Y41_N16
\U1|alu_v_dut|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(0) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(0) & VCC))
-- \U1|alu_v_dut|Add0~1\ = CARRY((\U1|control_v_dut|m4\(0) & \U1|control_v_dut|m3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Add0~0_combout\,
	cout => \U1|alu_v_dut|Add0~1\);

-- Location: LCCOMB_X45_Y41_N18
\U1|alu_v_dut|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~2_combout\ = (\U1|control_v_dut|m3\(1) & ((\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Add0~1\ & VCC)) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Add0~1\)))) # (!\U1|control_v_dut|m3\(1) & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Add0~1\)) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Add0~1\) # (GND)))))
-- \U1|alu_v_dut|Add0~3\ = CARRY((\U1|control_v_dut|m3\(1) & (!\U1|control_v_dut|m4\(1) & !\U1|alu_v_dut|Add0~1\)) # (!\U1|control_v_dut|m3\(1) & ((!\U1|alu_v_dut|Add0~1\) # (!\U1|control_v_dut|m4\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(1),
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~1\,
	combout => \U1|alu_v_dut|Add0~2_combout\,
	cout => \U1|alu_v_dut|Add0~3\);

-- Location: LCCOMB_X45_Y41_N20
\U1|alu_v_dut|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~4_combout\ = ((\U1|control_v_dut|m3\(2) $ (\U1|control_v_dut|m4\(2) $ (!\U1|alu_v_dut|Add0~3\)))) # (GND)
-- \U1|alu_v_dut|Add0~5\ = CARRY((\U1|control_v_dut|m3\(2) & ((\U1|control_v_dut|m4\(2)) # (!\U1|alu_v_dut|Add0~3\))) # (!\U1|control_v_dut|m3\(2) & (\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(2),
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~3\,
	combout => \U1|alu_v_dut|Add0~4_combout\,
	cout => \U1|alu_v_dut|Add0~5\);

-- Location: LCCOMB_X45_Y41_N22
\U1|alu_v_dut|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|control_v_dut|m3\(3) & (\U1|alu_v_dut|Add0~5\ & VCC)) # (!\U1|control_v_dut|m3\(3) & (!\U1|alu_v_dut|Add0~5\)))) # (!\U1|control_v_dut|m4\(3) & ((\U1|control_v_dut|m3\(3) & 
-- (!\U1|alu_v_dut|Add0~5\)) # (!\U1|control_v_dut|m3\(3) & ((\U1|alu_v_dut|Add0~5\) # (GND)))))
-- \U1|alu_v_dut|Add0~7\ = CARRY((\U1|control_v_dut|m4\(3) & (!\U1|control_v_dut|m3\(3) & !\U1|alu_v_dut|Add0~5\)) # (!\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Add0~5\) # (!\U1|control_v_dut|m3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|control_v_dut|m3\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~5\,
	combout => \U1|alu_v_dut|Add0~6_combout\,
	cout => \U1|alu_v_dut|Add0~7\);

-- Location: LCCOMB_X45_Y41_N24
\U1|alu_v_dut|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~8_combout\ = ((\U1|control_v_dut|m4\(4) $ (\U1|control_v_dut|m3\(4) $ (!\U1|alu_v_dut|Add0~7\)))) # (GND)
-- \U1|alu_v_dut|Add0~9\ = CARRY((\U1|control_v_dut|m4\(4) & ((\U1|control_v_dut|m3\(4)) # (!\U1|alu_v_dut|Add0~7\))) # (!\U1|control_v_dut|m4\(4) & (\U1|control_v_dut|m3\(4) & !\U1|alu_v_dut|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|control_v_dut|m3\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~7\,
	combout => \U1|alu_v_dut|Add0~8_combout\,
	cout => \U1|alu_v_dut|Add0~9\);

-- Location: LCCOMB_X45_Y41_N26
\U1|alu_v_dut|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|control_v_dut|m3\(5) & (\U1|alu_v_dut|Add0~9\ & VCC)) # (!\U1|control_v_dut|m3\(5) & (!\U1|alu_v_dut|Add0~9\)))) # (!\U1|control_v_dut|m4\(5) & ((\U1|control_v_dut|m3\(5) & 
-- (!\U1|alu_v_dut|Add0~9\)) # (!\U1|control_v_dut|m3\(5) & ((\U1|alu_v_dut|Add0~9\) # (GND)))))
-- \U1|alu_v_dut|Add0~11\ = CARRY((\U1|control_v_dut|m4\(5) & (!\U1|control_v_dut|m3\(5) & !\U1|alu_v_dut|Add0~9\)) # (!\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Add0~9\) # (!\U1|control_v_dut|m3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|control_v_dut|m3\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~9\,
	combout => \U1|alu_v_dut|Add0~10_combout\,
	cout => \U1|alu_v_dut|Add0~11\);

-- Location: LCCOMB_X45_Y41_N28
\U1|alu_v_dut|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|control_v_dut|m3\(6) $ (!\U1|alu_v_dut|Add0~11\)))) # (GND)
-- \U1|alu_v_dut|Add0~13\ = CARRY((\U1|control_v_dut|m4\(6) & ((\U1|control_v_dut|m3\(6)) # (!\U1|alu_v_dut|Add0~11\))) # (!\U1|control_v_dut|m4\(6) & (\U1|control_v_dut|m3\(6) & !\U1|alu_v_dut|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|control_v_dut|m3\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~11\,
	combout => \U1|alu_v_dut|Add0~12_combout\,
	cout => \U1|alu_v_dut|Add0~13\);

-- Location: LCCOMB_X45_Y41_N30
\U1|alu_v_dut|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~14_combout\ = (\U1|control_v_dut|m4\(7) & ((\U1|control_v_dut|m3\(7) & (\U1|alu_v_dut|Add0~13\ & VCC)) # (!\U1|control_v_dut|m3\(7) & (!\U1|alu_v_dut|Add0~13\)))) # (!\U1|control_v_dut|m4\(7) & ((\U1|control_v_dut|m3\(7) & 
-- (!\U1|alu_v_dut|Add0~13\)) # (!\U1|control_v_dut|m3\(7) & ((\U1|alu_v_dut|Add0~13\) # (GND)))))
-- \U1|alu_v_dut|Add0~15\ = CARRY((\U1|control_v_dut|m4\(7) & (!\U1|control_v_dut|m3\(7) & !\U1|alu_v_dut|Add0~13\)) # (!\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Add0~13\) # (!\U1|control_v_dut|m3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|control_v_dut|m3\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~13\,
	combout => \U1|alu_v_dut|Add0~14_combout\,
	cout => \U1|alu_v_dut|Add0~15\);

-- Location: LCCOMB_X45_Y40_N0
\U1|alu_v_dut|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~16_combout\ = ((\U1|control_v_dut|m3\(8) $ (\U1|control_v_dut|m4\(8) $ (!\U1|alu_v_dut|Add0~15\)))) # (GND)
-- \U1|alu_v_dut|Add0~17\ = CARRY((\U1|control_v_dut|m3\(8) & ((\U1|control_v_dut|m4\(8)) # (!\U1|alu_v_dut|Add0~15\))) # (!\U1|control_v_dut|m3\(8) & (\U1|control_v_dut|m4\(8) & !\U1|alu_v_dut|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(8),
	datab => \U1|control_v_dut|m4\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~15\,
	combout => \U1|alu_v_dut|Add0~16_combout\,
	cout => \U1|alu_v_dut|Add0~17\);

-- Location: LCCOMB_X45_Y40_N2
\U1|alu_v_dut|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~18_combout\ = (\U1|control_v_dut|m4\(9) & ((\U1|control_v_dut|m3\(9) & (\U1|alu_v_dut|Add0~17\ & VCC)) # (!\U1|control_v_dut|m3\(9) & (!\U1|alu_v_dut|Add0~17\)))) # (!\U1|control_v_dut|m4\(9) & ((\U1|control_v_dut|m3\(9) & 
-- (!\U1|alu_v_dut|Add0~17\)) # (!\U1|control_v_dut|m3\(9) & ((\U1|alu_v_dut|Add0~17\) # (GND)))))
-- \U1|alu_v_dut|Add0~19\ = CARRY((\U1|control_v_dut|m4\(9) & (!\U1|control_v_dut|m3\(9) & !\U1|alu_v_dut|Add0~17\)) # (!\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Add0~17\) # (!\U1|control_v_dut|m3\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|control_v_dut|m3\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~17\,
	combout => \U1|alu_v_dut|Add0~18_combout\,
	cout => \U1|alu_v_dut|Add0~19\);

-- Location: LCCOMB_X45_Y40_N4
\U1|alu_v_dut|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~20_combout\ = ((\U1|control_v_dut|m4\(10) $ (\U1|control_v_dut|m3\(10) $ (!\U1|alu_v_dut|Add0~19\)))) # (GND)
-- \U1|alu_v_dut|Add0~21\ = CARRY((\U1|control_v_dut|m4\(10) & ((\U1|control_v_dut|m3\(10)) # (!\U1|alu_v_dut|Add0~19\))) # (!\U1|control_v_dut|m4\(10) & (\U1|control_v_dut|m3\(10) & !\U1|alu_v_dut|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(10),
	datab => \U1|control_v_dut|m3\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~19\,
	combout => \U1|alu_v_dut|Add0~20_combout\,
	cout => \U1|alu_v_dut|Add0~21\);

-- Location: LCCOMB_X57_Y38_N0
\U1|alu_v_dut|FR_out[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[12]~2_combout\ = (((\U1|control_v_dut|opcode\(4)) # (\U1|control_v_dut|opcode\(3))) # (!\U1|control_v_dut|enable_alu~q\)) # (!\U1|alu_v_dut|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|LessThan0~0_combout\,
	datab => \U1|control_v_dut|enable_alu~q\,
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|control_v_dut|opcode\(3),
	combout => \U1|alu_v_dut|FR_out[12]~2_combout\);

-- Location: LCCOMB_X46_Y38_N20
\U1|alu_v_dut|addInv[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[11]~42_combout\ = (\U1|control_v_dut|m4\(11) & (!\U1|alu_v_dut|addInv[10]~41\ & VCC)) # (!\U1|control_v_dut|m4\(11) & (\U1|alu_v_dut|addInv[10]~41\ $ (GND)))
-- \U1|alu_v_dut|addInv[11]~43\ = CARRY((!\U1|control_v_dut|m4\(11) & !\U1|alu_v_dut|addInv[10]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[10]~41\,
	combout => \U1|alu_v_dut|addInv[11]~42_combout\,
	cout => \U1|alu_v_dut|addInv[11]~43\);

-- Location: LCCOMB_X46_Y38_N22
\U1|alu_v_dut|addInv[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[12]~44_combout\ = (\U1|control_v_dut|m4\(12) & ((\U1|alu_v_dut|addInv[11]~43\) # (GND))) # (!\U1|control_v_dut|m4\(12) & (!\U1|alu_v_dut|addInv[11]~43\))
-- \U1|alu_v_dut|addInv[12]~45\ = CARRY((\U1|control_v_dut|m4\(12)) # (!\U1|alu_v_dut|addInv[11]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[11]~43\,
	combout => \U1|alu_v_dut|addInv[12]~44_combout\,
	cout => \U1|alu_v_dut|addInv[12]~45\);

-- Location: LCCOMB_X46_Y38_N24
\U1|alu_v_dut|addInv[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[13]~46_combout\ = (\U1|control_v_dut|m4\(13) & (!\U1|alu_v_dut|addInv[12]~45\ & VCC)) # (!\U1|control_v_dut|m4\(13) & (\U1|alu_v_dut|addInv[12]~45\ $ (GND)))
-- \U1|alu_v_dut|addInv[13]~47\ = CARRY((!\U1|control_v_dut|m4\(13) & !\U1|alu_v_dut|addInv[12]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[12]~45\,
	combout => \U1|alu_v_dut|addInv[13]~46_combout\,
	cout => \U1|alu_v_dut|addInv[13]~47\);

-- Location: LCCOMB_X46_Y38_N26
\U1|alu_v_dut|addInv[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[14]~48_combout\ = (\U1|control_v_dut|m4\(14) & ((\U1|alu_v_dut|addInv[13]~47\) # (GND))) # (!\U1|control_v_dut|m4\(14) & (!\U1|alu_v_dut|addInv[13]~47\))
-- \U1|alu_v_dut|addInv[14]~49\ = CARRY((\U1|control_v_dut|m4\(14)) # (!\U1|alu_v_dut|addInv[13]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[13]~47\,
	combout => \U1|alu_v_dut|addInv[14]~48_combout\,
	cout => \U1|alu_v_dut|addInv[14]~49\);

-- Location: LCCOMB_X46_Y38_N28
\U1|alu_v_dut|addInv[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[15]~50_combout\ = (\U1|control_v_dut|m4\(15) & (!\U1|alu_v_dut|addInv[14]~49\ & VCC)) # (!\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|addInv[14]~49\ $ (GND)))
-- \U1|alu_v_dut|addInv[15]~51\ = CARRY((!\U1|control_v_dut|m4\(15) & !\U1|alu_v_dut|addInv[14]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(15),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[14]~49\,
	combout => \U1|alu_v_dut|addInv[15]~50_combout\,
	cout => \U1|alu_v_dut|addInv[15]~51\);

-- Location: LCCOMB_X46_Y38_N30
\U1|alu_v_dut|addInv[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[17]~52_combout\ = !\U1|alu_v_dut|addInv[15]~51\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|addInv[15]~51\,
	combout => \U1|alu_v_dut|addInv[17]~52_combout\);

-- Location: LCCOMB_X57_Y38_N18
\U1|alu_v_dut|addInv[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[0]~20_combout\ = (!\U1|control_v_dut|opcode\(2) & (\U1|control_v_dut|opcode\(5) & (!\U1|control_v_dut|opcode\(4) & \U1|alu_v_dut|FR_out[12]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|alu_v_dut|FR_out[12]~4_combout\,
	combout => \U1|alu_v_dut|addInv[0]~20_combout\);

-- Location: LCCOMB_X57_Y38_N26
\U1|alu_v_dut|addInv[0]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[0]~54_combout\ = (\U1|alu_v_dut|addInv[0]~20_combout\ & (!\U1|control_v_dut|opcode\(1) & (\U1|control_v_dut|opcode\(0) & \U1|alu_v_dut|addInv[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv[0]~20_combout\,
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|addInv[0]~18_combout\,
	combout => \U1|alu_v_dut|addInv[0]~54_combout\);

-- Location: FF_X46_Y38_N31
\U1|alu_v_dut|addInv[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[17]~52_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(17));

-- Location: FF_X46_Y38_N29
\U1|alu_v_dut|addInv[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[15]~50_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(15));

-- Location: FF_X46_Y38_N27
\U1|alu_v_dut|addInv[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[14]~48_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(14));

-- Location: FF_X46_Y38_N25
\U1|alu_v_dut|addInv[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[13]~46_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(13));

-- Location: FF_X46_Y38_N23
\U1|alu_v_dut|addInv[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[12]~44_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(12));

-- Location: LCCOMB_X46_Y38_N0
\U1|alu_v_dut|addInv[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[1]~22_combout\ = (\U1|control_v_dut|m4\(1) & (!\U1|control_v_dut|m4\(0) & VCC)) # (!\U1|control_v_dut|m4\(1) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|addInv[1]~23\ = CARRY((!\U1|control_v_dut|m4\(1) & !\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|addInv[1]~22_combout\,
	cout => \U1|alu_v_dut|addInv[1]~23\);

-- Location: LCCOMB_X46_Y38_N2
\U1|alu_v_dut|addInv[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[2]~24_combout\ = (\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|addInv[1]~23\) # (GND))) # (!\U1|control_v_dut|m4\(2) & (!\U1|alu_v_dut|addInv[1]~23\))
-- \U1|alu_v_dut|addInv[2]~25\ = CARRY((\U1|control_v_dut|m4\(2)) # (!\U1|alu_v_dut|addInv[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[1]~23\,
	combout => \U1|alu_v_dut|addInv[2]~24_combout\,
	cout => \U1|alu_v_dut|addInv[2]~25\);

-- Location: LCCOMB_X46_Y38_N4
\U1|alu_v_dut|addInv[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[3]~26_combout\ = (\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|addInv[2]~25\ & VCC)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|addInv[2]~25\ $ (GND)))
-- \U1|alu_v_dut|addInv[3]~27\ = CARRY((!\U1|control_v_dut|m4\(3) & !\U1|alu_v_dut|addInv[2]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[2]~25\,
	combout => \U1|alu_v_dut|addInv[3]~26_combout\,
	cout => \U1|alu_v_dut|addInv[3]~27\);

-- Location: LCCOMB_X46_Y38_N6
\U1|alu_v_dut|addInv[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[4]~28_combout\ = (\U1|control_v_dut|m4\(4) & ((\U1|alu_v_dut|addInv[3]~27\) # (GND))) # (!\U1|control_v_dut|m4\(4) & (!\U1|alu_v_dut|addInv[3]~27\))
-- \U1|alu_v_dut|addInv[4]~29\ = CARRY((\U1|control_v_dut|m4\(4)) # (!\U1|alu_v_dut|addInv[3]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[3]~27\,
	combout => \U1|alu_v_dut|addInv[4]~28_combout\,
	cout => \U1|alu_v_dut|addInv[4]~29\);

-- Location: LCCOMB_X46_Y38_N8
\U1|alu_v_dut|addInv[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[5]~30_combout\ = (\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|addInv[4]~29\ & VCC)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|addInv[4]~29\ $ (GND)))
-- \U1|alu_v_dut|addInv[5]~31\ = CARRY((!\U1|control_v_dut|m4\(5) & !\U1|alu_v_dut|addInv[4]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[4]~29\,
	combout => \U1|alu_v_dut|addInv[5]~30_combout\,
	cout => \U1|alu_v_dut|addInv[5]~31\);

-- Location: LCCOMB_X46_Y38_N10
\U1|alu_v_dut|addInv[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[6]~32_combout\ = (\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|addInv[5]~31\) # (GND))) # (!\U1|control_v_dut|m4\(6) & (!\U1|alu_v_dut|addInv[5]~31\))
-- \U1|alu_v_dut|addInv[6]~33\ = CARRY((\U1|control_v_dut|m4\(6)) # (!\U1|alu_v_dut|addInv[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[5]~31\,
	combout => \U1|alu_v_dut|addInv[6]~32_combout\,
	cout => \U1|alu_v_dut|addInv[6]~33\);

-- Location: LCCOMB_X46_Y38_N12
\U1|alu_v_dut|addInv[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[7]~34_combout\ = (\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|addInv[6]~33\ & VCC)) # (!\U1|control_v_dut|m4\(7) & (\U1|alu_v_dut|addInv[6]~33\ $ (GND)))
-- \U1|alu_v_dut|addInv[7]~35\ = CARRY((!\U1|control_v_dut|m4\(7) & !\U1|alu_v_dut|addInv[6]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[6]~33\,
	combout => \U1|alu_v_dut|addInv[7]~34_combout\,
	cout => \U1|alu_v_dut|addInv[7]~35\);

-- Location: LCCOMB_X46_Y38_N14
\U1|alu_v_dut|addInv[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[8]~36_combout\ = (\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|addInv[7]~35\) # (GND))) # (!\U1|control_v_dut|m4\(8) & (!\U1|alu_v_dut|addInv[7]~35\))
-- \U1|alu_v_dut|addInv[8]~37\ = CARRY((\U1|control_v_dut|m4\(8)) # (!\U1|alu_v_dut|addInv[7]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[7]~35\,
	combout => \U1|alu_v_dut|addInv[8]~36_combout\,
	cout => \U1|alu_v_dut|addInv[8]~37\);

-- Location: LCCOMB_X46_Y38_N16
\U1|alu_v_dut|addInv[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[9]~38_combout\ = (\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|addInv[8]~37\ & VCC)) # (!\U1|control_v_dut|m4\(9) & (\U1|alu_v_dut|addInv[8]~37\ $ (GND)))
-- \U1|alu_v_dut|addInv[9]~39\ = CARRY((!\U1|control_v_dut|m4\(9) & !\U1|alu_v_dut|addInv[8]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[8]~37\,
	combout => \U1|alu_v_dut|addInv[9]~38_combout\,
	cout => \U1|alu_v_dut|addInv[9]~39\);

-- Location: LCCOMB_X46_Y38_N18
\U1|alu_v_dut|addInv[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[10]~40_combout\ = (\U1|control_v_dut|m4\(10) & ((\U1|alu_v_dut|addInv[9]~39\) # (GND))) # (!\U1|control_v_dut|m4\(10) & (!\U1|alu_v_dut|addInv[9]~39\))
-- \U1|alu_v_dut|addInv[10]~41\ = CARRY((\U1|control_v_dut|m4\(10)) # (!\U1|alu_v_dut|addInv[9]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|addInv[9]~39\,
	combout => \U1|alu_v_dut|addInv[10]~40_combout\,
	cout => \U1|alu_v_dut|addInv[10]~41\);

-- Location: FF_X46_Y38_N19
\U1|alu_v_dut|addInv[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[10]~40_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(10));

-- Location: FF_X46_Y38_N17
\U1|alu_v_dut|addInv[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[9]~38_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(9));

-- Location: FF_X46_Y38_N15
\U1|alu_v_dut|addInv[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[8]~36_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(8));

-- Location: FF_X46_Y38_N13
\U1|alu_v_dut|addInv[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[7]~34_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(7));

-- Location: FF_X46_Y38_N11
\U1|alu_v_dut|addInv[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[6]~32_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(6));

-- Location: FF_X46_Y38_N9
\U1|alu_v_dut|addInv[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[5]~30_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(5));

-- Location: FF_X46_Y38_N7
\U1|alu_v_dut|addInv[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[4]~28_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(4));

-- Location: FF_X46_Y38_N5
\U1|alu_v_dut|addInv[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[3]~26_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(3));

-- Location: FF_X46_Y38_N3
\U1|alu_v_dut|addInv[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[2]~24_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(2));

-- Location: FF_X46_Y38_N1
\U1|alu_v_dut|addInv[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[1]~22_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(1));

-- Location: LCCOMB_X47_Y38_N8
\U1|alu_v_dut|addInv[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[0]~21_combout\ = (\U1|alu_v_dut|addInv[0]~54_combout\ & ((\U1|control_v_dut|m4\(0)))) # (!\U1|alu_v_dut|addInv[0]~54_combout\ & (\U1|alu_v_dut|addInv\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv[0]~54_combout\,
	datac => \U1|alu_v_dut|addInv\(0),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|addInv[0]~21_combout\);

-- Location: FF_X47_Y38_N9
\U1|alu_v_dut|addInv[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(0));

-- Location: LCCOMB_X47_Y38_N14
\U1|alu_v_dut|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~0_combout\ = (\U1|control_v_dut|m3\(0) & (\U1|alu_v_dut|addInv\(0) $ (VCC))) # (!\U1|control_v_dut|m3\(0) & (\U1|alu_v_dut|addInv\(0) & VCC))
-- \U1|alu_v_dut|Add4~1\ = CARRY((\U1|control_v_dut|m3\(0) & \U1|alu_v_dut|addInv\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(0),
	datab => \U1|alu_v_dut|addInv\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Add4~0_combout\,
	cout => \U1|alu_v_dut|Add4~1\);

-- Location: LCCOMB_X47_Y38_N16
\U1|alu_v_dut|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~2_combout\ = (\U1|control_v_dut|m3\(1) & ((\U1|alu_v_dut|addInv\(1) & (\U1|alu_v_dut|Add4~1\ & VCC)) # (!\U1|alu_v_dut|addInv\(1) & (!\U1|alu_v_dut|Add4~1\)))) # (!\U1|control_v_dut|m3\(1) & ((\U1|alu_v_dut|addInv\(1) & 
-- (!\U1|alu_v_dut|Add4~1\)) # (!\U1|alu_v_dut|addInv\(1) & ((\U1|alu_v_dut|Add4~1\) # (GND)))))
-- \U1|alu_v_dut|Add4~3\ = CARRY((\U1|control_v_dut|m3\(1) & (!\U1|alu_v_dut|addInv\(1) & !\U1|alu_v_dut|Add4~1\)) # (!\U1|control_v_dut|m3\(1) & ((!\U1|alu_v_dut|Add4~1\) # (!\U1|alu_v_dut|addInv\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(1),
	datab => \U1|alu_v_dut|addInv\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~1\,
	combout => \U1|alu_v_dut|Add4~2_combout\,
	cout => \U1|alu_v_dut|Add4~3\);

-- Location: LCCOMB_X47_Y38_N18
\U1|alu_v_dut|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~4_combout\ = ((\U1|alu_v_dut|addInv\(2) $ (\U1|control_v_dut|m3\(2) $ (!\U1|alu_v_dut|Add4~3\)))) # (GND)
-- \U1|alu_v_dut|Add4~5\ = CARRY((\U1|alu_v_dut|addInv\(2) & ((\U1|control_v_dut|m3\(2)) # (!\U1|alu_v_dut|Add4~3\))) # (!\U1|alu_v_dut|addInv\(2) & (\U1|control_v_dut|m3\(2) & !\U1|alu_v_dut|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv\(2),
	datab => \U1|control_v_dut|m3\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~3\,
	combout => \U1|alu_v_dut|Add4~4_combout\,
	cout => \U1|alu_v_dut|Add4~5\);

-- Location: LCCOMB_X47_Y38_N20
\U1|alu_v_dut|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~6_combout\ = (\U1|control_v_dut|m3\(3) & ((\U1|alu_v_dut|addInv\(3) & (\U1|alu_v_dut|Add4~5\ & VCC)) # (!\U1|alu_v_dut|addInv\(3) & (!\U1|alu_v_dut|Add4~5\)))) # (!\U1|control_v_dut|m3\(3) & ((\U1|alu_v_dut|addInv\(3) & 
-- (!\U1|alu_v_dut|Add4~5\)) # (!\U1|alu_v_dut|addInv\(3) & ((\U1|alu_v_dut|Add4~5\) # (GND)))))
-- \U1|alu_v_dut|Add4~7\ = CARRY((\U1|control_v_dut|m3\(3) & (!\U1|alu_v_dut|addInv\(3) & !\U1|alu_v_dut|Add4~5\)) # (!\U1|control_v_dut|m3\(3) & ((!\U1|alu_v_dut|Add4~5\) # (!\U1|alu_v_dut|addInv\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(3),
	datab => \U1|alu_v_dut|addInv\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~5\,
	combout => \U1|alu_v_dut|Add4~6_combout\,
	cout => \U1|alu_v_dut|Add4~7\);

-- Location: LCCOMB_X47_Y38_N22
\U1|alu_v_dut|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~8_combout\ = ((\U1|control_v_dut|m3\(4) $ (\U1|alu_v_dut|addInv\(4) $ (!\U1|alu_v_dut|Add4~7\)))) # (GND)
-- \U1|alu_v_dut|Add4~9\ = CARRY((\U1|control_v_dut|m3\(4) & ((\U1|alu_v_dut|addInv\(4)) # (!\U1|alu_v_dut|Add4~7\))) # (!\U1|control_v_dut|m3\(4) & (\U1|alu_v_dut|addInv\(4) & !\U1|alu_v_dut|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(4),
	datab => \U1|alu_v_dut|addInv\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~7\,
	combout => \U1|alu_v_dut|Add4~8_combout\,
	cout => \U1|alu_v_dut|Add4~9\);

-- Location: LCCOMB_X47_Y38_N24
\U1|alu_v_dut|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~10_combout\ = (\U1|alu_v_dut|addInv\(5) & ((\U1|control_v_dut|m3\(5) & (\U1|alu_v_dut|Add4~9\ & VCC)) # (!\U1|control_v_dut|m3\(5) & (!\U1|alu_v_dut|Add4~9\)))) # (!\U1|alu_v_dut|addInv\(5) & ((\U1|control_v_dut|m3\(5) & 
-- (!\U1|alu_v_dut|Add4~9\)) # (!\U1|control_v_dut|m3\(5) & ((\U1|alu_v_dut|Add4~9\) # (GND)))))
-- \U1|alu_v_dut|Add4~11\ = CARRY((\U1|alu_v_dut|addInv\(5) & (!\U1|control_v_dut|m3\(5) & !\U1|alu_v_dut|Add4~9\)) # (!\U1|alu_v_dut|addInv\(5) & ((!\U1|alu_v_dut|Add4~9\) # (!\U1|control_v_dut|m3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv\(5),
	datab => \U1|control_v_dut|m3\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~9\,
	combout => \U1|alu_v_dut|Add4~10_combout\,
	cout => \U1|alu_v_dut|Add4~11\);

-- Location: LCCOMB_X47_Y38_N26
\U1|alu_v_dut|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~12_combout\ = ((\U1|alu_v_dut|addInv\(6) $ (\U1|control_v_dut|m3\(6) $ (!\U1|alu_v_dut|Add4~11\)))) # (GND)
-- \U1|alu_v_dut|Add4~13\ = CARRY((\U1|alu_v_dut|addInv\(6) & ((\U1|control_v_dut|m3\(6)) # (!\U1|alu_v_dut|Add4~11\))) # (!\U1|alu_v_dut|addInv\(6) & (\U1|control_v_dut|m3\(6) & !\U1|alu_v_dut|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv\(6),
	datab => \U1|control_v_dut|m3\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~11\,
	combout => \U1|alu_v_dut|Add4~12_combout\,
	cout => \U1|alu_v_dut|Add4~13\);

-- Location: LCCOMB_X47_Y38_N28
\U1|alu_v_dut|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~14_combout\ = (\U1|alu_v_dut|addInv\(7) & ((\U1|control_v_dut|m3\(7) & (\U1|alu_v_dut|Add4~13\ & VCC)) # (!\U1|control_v_dut|m3\(7) & (!\U1|alu_v_dut|Add4~13\)))) # (!\U1|alu_v_dut|addInv\(7) & ((\U1|control_v_dut|m3\(7) & 
-- (!\U1|alu_v_dut|Add4~13\)) # (!\U1|control_v_dut|m3\(7) & ((\U1|alu_v_dut|Add4~13\) # (GND)))))
-- \U1|alu_v_dut|Add4~15\ = CARRY((\U1|alu_v_dut|addInv\(7) & (!\U1|control_v_dut|m3\(7) & !\U1|alu_v_dut|Add4~13\)) # (!\U1|alu_v_dut|addInv\(7) & ((!\U1|alu_v_dut|Add4~13\) # (!\U1|control_v_dut|m3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv\(7),
	datab => \U1|control_v_dut|m3\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~13\,
	combout => \U1|alu_v_dut|Add4~14_combout\,
	cout => \U1|alu_v_dut|Add4~15\);

-- Location: LCCOMB_X47_Y38_N30
\U1|alu_v_dut|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~16_combout\ = ((\U1|alu_v_dut|addInv\(8) $ (\U1|control_v_dut|m3\(8) $ (!\U1|alu_v_dut|Add4~15\)))) # (GND)
-- \U1|alu_v_dut|Add4~17\ = CARRY((\U1|alu_v_dut|addInv\(8) & ((\U1|control_v_dut|m3\(8)) # (!\U1|alu_v_dut|Add4~15\))) # (!\U1|alu_v_dut|addInv\(8) & (\U1|control_v_dut|m3\(8) & !\U1|alu_v_dut|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv\(8),
	datab => \U1|control_v_dut|m3\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~15\,
	combout => \U1|alu_v_dut|Add4~16_combout\,
	cout => \U1|alu_v_dut|Add4~17\);

-- Location: LCCOMB_X47_Y37_N0
\U1|alu_v_dut|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~18_combout\ = (\U1|control_v_dut|m3\(9) & ((\U1|alu_v_dut|addInv\(9) & (\U1|alu_v_dut|Add4~17\ & VCC)) # (!\U1|alu_v_dut|addInv\(9) & (!\U1|alu_v_dut|Add4~17\)))) # (!\U1|control_v_dut|m3\(9) & ((\U1|alu_v_dut|addInv\(9) & 
-- (!\U1|alu_v_dut|Add4~17\)) # (!\U1|alu_v_dut|addInv\(9) & ((\U1|alu_v_dut|Add4~17\) # (GND)))))
-- \U1|alu_v_dut|Add4~19\ = CARRY((\U1|control_v_dut|m3\(9) & (!\U1|alu_v_dut|addInv\(9) & !\U1|alu_v_dut|Add4~17\)) # (!\U1|control_v_dut|m3\(9) & ((!\U1|alu_v_dut|Add4~17\) # (!\U1|alu_v_dut|addInv\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(9),
	datab => \U1|alu_v_dut|addInv\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~17\,
	combout => \U1|alu_v_dut|Add4~18_combout\,
	cout => \U1|alu_v_dut|Add4~19\);

-- Location: LCCOMB_X47_Y37_N2
\U1|alu_v_dut|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~20_combout\ = ((\U1|control_v_dut|m3\(10) $ (\U1|alu_v_dut|addInv\(10) $ (!\U1|alu_v_dut|Add4~19\)))) # (GND)
-- \U1|alu_v_dut|Add4~21\ = CARRY((\U1|control_v_dut|m3\(10) & ((\U1|alu_v_dut|addInv\(10)) # (!\U1|alu_v_dut|Add4~19\))) # (!\U1|control_v_dut|m3\(10) & (\U1|alu_v_dut|addInv\(10) & !\U1|alu_v_dut|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(10),
	datab => \U1|alu_v_dut|addInv\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~19\,
	combout => \U1|alu_v_dut|Add4~20_combout\,
	cout => \U1|alu_v_dut|Add4~21\);

-- Location: LCCOMB_X47_Y37_N4
\U1|alu_v_dut|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~22_combout\ = (\U1|control_v_dut|m3\(11) & ((\U1|alu_v_dut|addInv\(11) & (\U1|alu_v_dut|Add4~21\ & VCC)) # (!\U1|alu_v_dut|addInv\(11) & (!\U1|alu_v_dut|Add4~21\)))) # (!\U1|control_v_dut|m3\(11) & ((\U1|alu_v_dut|addInv\(11) & 
-- (!\U1|alu_v_dut|Add4~21\)) # (!\U1|alu_v_dut|addInv\(11) & ((\U1|alu_v_dut|Add4~21\) # (GND)))))
-- \U1|alu_v_dut|Add4~23\ = CARRY((\U1|control_v_dut|m3\(11) & (!\U1|alu_v_dut|addInv\(11) & !\U1|alu_v_dut|Add4~21\)) # (!\U1|control_v_dut|m3\(11) & ((!\U1|alu_v_dut|Add4~21\) # (!\U1|alu_v_dut|addInv\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(11),
	datab => \U1|alu_v_dut|addInv\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~21\,
	combout => \U1|alu_v_dut|Add4~22_combout\,
	cout => \U1|alu_v_dut|Add4~23\);

-- Location: LCCOMB_X47_Y37_N6
\U1|alu_v_dut|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~24_combout\ = ((\U1|alu_v_dut|addInv\(12) $ (\U1|control_v_dut|m3\(12) $ (!\U1|alu_v_dut|Add4~23\)))) # (GND)
-- \U1|alu_v_dut|Add4~25\ = CARRY((\U1|alu_v_dut|addInv\(12) & ((\U1|control_v_dut|m3\(12)) # (!\U1|alu_v_dut|Add4~23\))) # (!\U1|alu_v_dut|addInv\(12) & (\U1|control_v_dut|m3\(12) & !\U1|alu_v_dut|Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv\(12),
	datab => \U1|control_v_dut|m3\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~23\,
	combout => \U1|alu_v_dut|Add4~24_combout\,
	cout => \U1|alu_v_dut|Add4~25\);

-- Location: LCCOMB_X47_Y37_N8
\U1|alu_v_dut|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~26_combout\ = (\U1|alu_v_dut|addInv\(13) & ((\U1|control_v_dut|m3\(13) & (\U1|alu_v_dut|Add4~25\ & VCC)) # (!\U1|control_v_dut|m3\(13) & (!\U1|alu_v_dut|Add4~25\)))) # (!\U1|alu_v_dut|addInv\(13) & ((\U1|control_v_dut|m3\(13) & 
-- (!\U1|alu_v_dut|Add4~25\)) # (!\U1|control_v_dut|m3\(13) & ((\U1|alu_v_dut|Add4~25\) # (GND)))))
-- \U1|alu_v_dut|Add4~27\ = CARRY((\U1|alu_v_dut|addInv\(13) & (!\U1|control_v_dut|m3\(13) & !\U1|alu_v_dut|Add4~25\)) # (!\U1|alu_v_dut|addInv\(13) & ((!\U1|alu_v_dut|Add4~25\) # (!\U1|control_v_dut|m3\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv\(13),
	datab => \U1|control_v_dut|m3\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~25\,
	combout => \U1|alu_v_dut|Add4~26_combout\,
	cout => \U1|alu_v_dut|Add4~27\);

-- Location: LCCOMB_X47_Y37_N10
\U1|alu_v_dut|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~28_combout\ = ((\U1|alu_v_dut|addInv\(14) $ (\U1|control_v_dut|m3\(14) $ (!\U1|alu_v_dut|Add4~27\)))) # (GND)
-- \U1|alu_v_dut|Add4~29\ = CARRY((\U1|alu_v_dut|addInv\(14) & ((\U1|control_v_dut|m3\(14)) # (!\U1|alu_v_dut|Add4~27\))) # (!\U1|alu_v_dut|addInv\(14) & (\U1|control_v_dut|m3\(14) & !\U1|alu_v_dut|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv\(14),
	datab => \U1|control_v_dut|m3\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~27\,
	combout => \U1|alu_v_dut|Add4~28_combout\,
	cout => \U1|alu_v_dut|Add4~29\);

-- Location: LCCOMB_X47_Y37_N12
\U1|alu_v_dut|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~30_combout\ = (\U1|alu_v_dut|addInv\(15) & ((\U1|control_v_dut|m3\(15) & (\U1|alu_v_dut|Add4~29\ & VCC)) # (!\U1|control_v_dut|m3\(15) & (!\U1|alu_v_dut|Add4~29\)))) # (!\U1|alu_v_dut|addInv\(15) & ((\U1|control_v_dut|m3\(15) & 
-- (!\U1|alu_v_dut|Add4~29\)) # (!\U1|control_v_dut|m3\(15) & ((\U1|alu_v_dut|Add4~29\) # (GND)))))
-- \U1|alu_v_dut|Add4~31\ = CARRY((\U1|alu_v_dut|addInv\(15) & (!\U1|control_v_dut|m3\(15) & !\U1|alu_v_dut|Add4~29\)) # (!\U1|alu_v_dut|addInv\(15) & ((!\U1|alu_v_dut|Add4~29\) # (!\U1|control_v_dut|m3\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv\(15),
	datab => \U1|control_v_dut|m3\(15),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~29\,
	combout => \U1|alu_v_dut|Add4~30_combout\,
	cout => \U1|alu_v_dut|Add4~31\);

-- Location: LCCOMB_X47_Y37_N14
\U1|alu_v_dut|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~32_combout\ = (\U1|alu_v_dut|addInv\(17) & (\U1|alu_v_dut|Add4~31\ $ (GND))) # (!\U1|alu_v_dut|addInv\(17) & (!\U1|alu_v_dut|Add4~31\ & VCC))
-- \U1|alu_v_dut|Add4~33\ = CARRY((\U1|alu_v_dut|addInv\(17) & !\U1|alu_v_dut|Add4~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv\(17),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~31\,
	combout => \U1|alu_v_dut|Add4~32_combout\,
	cout => \U1|alu_v_dut|Add4~33\);

-- Location: LCCOMB_X47_Y37_N16
\U1|alu_v_dut|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~34_combout\ = (\U1|alu_v_dut|addInv\(17) & (!\U1|alu_v_dut|Add4~33\)) # (!\U1|alu_v_dut|addInv\(17) & ((\U1|alu_v_dut|Add4~33\) # (GND)))
-- \U1|alu_v_dut|Add4~35\ = CARRY((!\U1|alu_v_dut|Add4~33\) # (!\U1|alu_v_dut|addInv\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|addInv\(17),
	datad => VCC,
	cin => \U1|alu_v_dut|Add4~33\,
	combout => \U1|alu_v_dut|Add4~34_combout\,
	cout => \U1|alu_v_dut|Add4~35\);

-- Location: LCCOMB_X47_Y37_N18
\U1|alu_v_dut|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add4~36_combout\ = \U1|alu_v_dut|Add4~35\ $ (!\U1|alu_v_dut|addInv\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|alu_v_dut|addInv\(17),
	cin => \U1|alu_v_dut|Add4~35\,
	combout => \U1|alu_v_dut|Add4~36_combout\);

-- Location: LCCOMB_X47_Y41_N14
\U1|alu_v_dut|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~0_combout\ = (\U1|alu_v_dut|Add4~0_combout\ & (\U1|control_v_dut|FR_out_at_control\(11) $ (VCC))) # (!\U1|alu_v_dut|Add4~0_combout\ & (\U1|control_v_dut|FR_out_at_control\(11) & VCC))
-- \U1|alu_v_dut|Add3~1\ = CARRY((\U1|alu_v_dut|Add4~0_combout\ & \U1|control_v_dut|FR_out_at_control\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~0_combout\,
	datab => \U1|control_v_dut|FR_out_at_control\(11),
	datad => VCC,
	combout => \U1|alu_v_dut|Add3~0_combout\,
	cout => \U1|alu_v_dut|Add3~1\);

-- Location: LCCOMB_X47_Y41_N16
\U1|alu_v_dut|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~2_combout\ = (\U1|alu_v_dut|Add4~2_combout\ & (!\U1|alu_v_dut|Add3~1\)) # (!\U1|alu_v_dut|Add4~2_combout\ & ((\U1|alu_v_dut|Add3~1\) # (GND)))
-- \U1|alu_v_dut|Add3~3\ = CARRY((!\U1|alu_v_dut|Add3~1\) # (!\U1|alu_v_dut|Add4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~2_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~1\,
	combout => \U1|alu_v_dut|Add3~2_combout\,
	cout => \U1|alu_v_dut|Add3~3\);

-- Location: LCCOMB_X47_Y41_N18
\U1|alu_v_dut|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~4_combout\ = (\U1|alu_v_dut|Add4~4_combout\ & (\U1|alu_v_dut|Add3~3\ $ (GND))) # (!\U1|alu_v_dut|Add4~4_combout\ & (!\U1|alu_v_dut|Add3~3\ & VCC))
-- \U1|alu_v_dut|Add3~5\ = CARRY((\U1|alu_v_dut|Add4~4_combout\ & !\U1|alu_v_dut|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add4~4_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~3\,
	combout => \U1|alu_v_dut|Add3~4_combout\,
	cout => \U1|alu_v_dut|Add3~5\);

-- Location: LCCOMB_X47_Y41_N20
\U1|alu_v_dut|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~6_combout\ = (\U1|alu_v_dut|Add4~6_combout\ & (!\U1|alu_v_dut|Add3~5\)) # (!\U1|alu_v_dut|Add4~6_combout\ & ((\U1|alu_v_dut|Add3~5\) # (GND)))
-- \U1|alu_v_dut|Add3~7\ = CARRY((!\U1|alu_v_dut|Add3~5\) # (!\U1|alu_v_dut|Add4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~6_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~5\,
	combout => \U1|alu_v_dut|Add3~6_combout\,
	cout => \U1|alu_v_dut|Add3~7\);

-- Location: LCCOMB_X47_Y41_N22
\U1|alu_v_dut|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~8_combout\ = (\U1|alu_v_dut|Add4~8_combout\ & (\U1|alu_v_dut|Add3~7\ $ (GND))) # (!\U1|alu_v_dut|Add4~8_combout\ & (!\U1|alu_v_dut|Add3~7\ & VCC))
-- \U1|alu_v_dut|Add3~9\ = CARRY((\U1|alu_v_dut|Add4~8_combout\ & !\U1|alu_v_dut|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add4~8_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~7\,
	combout => \U1|alu_v_dut|Add3~8_combout\,
	cout => \U1|alu_v_dut|Add3~9\);

-- Location: LCCOMB_X47_Y41_N24
\U1|alu_v_dut|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~10_combout\ = (\U1|alu_v_dut|Add4~10_combout\ & (!\U1|alu_v_dut|Add3~9\)) # (!\U1|alu_v_dut|Add4~10_combout\ & ((\U1|alu_v_dut|Add3~9\) # (GND)))
-- \U1|alu_v_dut|Add3~11\ = CARRY((!\U1|alu_v_dut|Add3~9\) # (!\U1|alu_v_dut|Add4~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add4~10_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~9\,
	combout => \U1|alu_v_dut|Add3~10_combout\,
	cout => \U1|alu_v_dut|Add3~11\);

-- Location: LCCOMB_X47_Y41_N26
\U1|alu_v_dut|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~12_combout\ = (\U1|alu_v_dut|Add4~12_combout\ & (\U1|alu_v_dut|Add3~11\ $ (GND))) # (!\U1|alu_v_dut|Add4~12_combout\ & (!\U1|alu_v_dut|Add3~11\ & VCC))
-- \U1|alu_v_dut|Add3~13\ = CARRY((\U1|alu_v_dut|Add4~12_combout\ & !\U1|alu_v_dut|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~12_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~11\,
	combout => \U1|alu_v_dut|Add3~12_combout\,
	cout => \U1|alu_v_dut|Add3~13\);

-- Location: LCCOMB_X47_Y41_N28
\U1|alu_v_dut|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~14_combout\ = (\U1|alu_v_dut|Add4~14_combout\ & (!\U1|alu_v_dut|Add3~13\)) # (!\U1|alu_v_dut|Add4~14_combout\ & ((\U1|alu_v_dut|Add3~13\) # (GND)))
-- \U1|alu_v_dut|Add3~15\ = CARRY((!\U1|alu_v_dut|Add3~13\) # (!\U1|alu_v_dut|Add4~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~14_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~13\,
	combout => \U1|alu_v_dut|Add3~14_combout\,
	cout => \U1|alu_v_dut|Add3~15\);

-- Location: LCCOMB_X47_Y41_N30
\U1|alu_v_dut|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~16_combout\ = (\U1|alu_v_dut|Add4~16_combout\ & (\U1|alu_v_dut|Add3~15\ $ (GND))) # (!\U1|alu_v_dut|Add4~16_combout\ & (!\U1|alu_v_dut|Add3~15\ & VCC))
-- \U1|alu_v_dut|Add3~17\ = CARRY((\U1|alu_v_dut|Add4~16_combout\ & !\U1|alu_v_dut|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~16_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~15\,
	combout => \U1|alu_v_dut|Add3~16_combout\,
	cout => \U1|alu_v_dut|Add3~17\);

-- Location: LCCOMB_X47_Y40_N0
\U1|alu_v_dut|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~18_combout\ = (\U1|alu_v_dut|Add4~18_combout\ & (!\U1|alu_v_dut|Add3~17\)) # (!\U1|alu_v_dut|Add4~18_combout\ & ((\U1|alu_v_dut|Add3~17\) # (GND)))
-- \U1|alu_v_dut|Add3~19\ = CARRY((!\U1|alu_v_dut|Add3~17\) # (!\U1|alu_v_dut|Add4~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add4~18_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~17\,
	combout => \U1|alu_v_dut|Add3~18_combout\,
	cout => \U1|alu_v_dut|Add3~19\);

-- Location: LCCOMB_X47_Y40_N2
\U1|alu_v_dut|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~20_combout\ = (\U1|alu_v_dut|Add4~20_combout\ & (\U1|alu_v_dut|Add3~19\ $ (GND))) # (!\U1|alu_v_dut|Add4~20_combout\ & (!\U1|alu_v_dut|Add3~19\ & VCC))
-- \U1|alu_v_dut|Add3~21\ = CARRY((\U1|alu_v_dut|Add4~20_combout\ & !\U1|alu_v_dut|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~20_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~19\,
	combout => \U1|alu_v_dut|Add3~20_combout\,
	cout => \U1|alu_v_dut|Add3~21\);

-- Location: LCCOMB_X47_Y40_N4
\U1|alu_v_dut|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~22_combout\ = (\U1|alu_v_dut|Add4~22_combout\ & (!\U1|alu_v_dut|Add3~21\)) # (!\U1|alu_v_dut|Add4~22_combout\ & ((\U1|alu_v_dut|Add3~21\) # (GND)))
-- \U1|alu_v_dut|Add3~23\ = CARRY((!\U1|alu_v_dut|Add3~21\) # (!\U1|alu_v_dut|Add4~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~22_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~21\,
	combout => \U1|alu_v_dut|Add3~22_combout\,
	cout => \U1|alu_v_dut|Add3~23\);

-- Location: LCCOMB_X47_Y40_N6
\U1|alu_v_dut|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~24_combout\ = (\U1|alu_v_dut|Add4~24_combout\ & (\U1|alu_v_dut|Add3~23\ $ (GND))) # (!\U1|alu_v_dut|Add4~24_combout\ & (!\U1|alu_v_dut|Add3~23\ & VCC))
-- \U1|alu_v_dut|Add3~25\ = CARRY((\U1|alu_v_dut|Add4~24_combout\ & !\U1|alu_v_dut|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add4~24_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~23\,
	combout => \U1|alu_v_dut|Add3~24_combout\,
	cout => \U1|alu_v_dut|Add3~25\);

-- Location: LCCOMB_X47_Y40_N8
\U1|alu_v_dut|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~26_combout\ = (\U1|alu_v_dut|Add4~26_combout\ & (!\U1|alu_v_dut|Add3~25\)) # (!\U1|alu_v_dut|Add4~26_combout\ & ((\U1|alu_v_dut|Add3~25\) # (GND)))
-- \U1|alu_v_dut|Add3~27\ = CARRY((!\U1|alu_v_dut|Add3~25\) # (!\U1|alu_v_dut|Add4~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~26_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~25\,
	combout => \U1|alu_v_dut|Add3~26_combout\,
	cout => \U1|alu_v_dut|Add3~27\);

-- Location: LCCOMB_X47_Y40_N10
\U1|alu_v_dut|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~28_combout\ = (\U1|alu_v_dut|Add4~28_combout\ & (\U1|alu_v_dut|Add3~27\ $ (GND))) # (!\U1|alu_v_dut|Add4~28_combout\ & (!\U1|alu_v_dut|Add3~27\ & VCC))
-- \U1|alu_v_dut|Add3~29\ = CARRY((\U1|alu_v_dut|Add4~28_combout\ & !\U1|alu_v_dut|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add4~28_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~27\,
	combout => \U1|alu_v_dut|Add3~28_combout\,
	cout => \U1|alu_v_dut|Add3~29\);

-- Location: LCCOMB_X47_Y40_N12
\U1|alu_v_dut|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~30_combout\ = (\U1|alu_v_dut|Add4~30_combout\ & (!\U1|alu_v_dut|Add3~29\)) # (!\U1|alu_v_dut|Add4~30_combout\ & ((\U1|alu_v_dut|Add3~29\) # (GND)))
-- \U1|alu_v_dut|Add3~31\ = CARRY((!\U1|alu_v_dut|Add3~29\) # (!\U1|alu_v_dut|Add4~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add4~30_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~29\,
	combout => \U1|alu_v_dut|Add3~30_combout\,
	cout => \U1|alu_v_dut|Add3~31\);

-- Location: LCCOMB_X47_Y40_N14
\U1|alu_v_dut|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~32_combout\ = (\U1|alu_v_dut|Add4~32_combout\ & (\U1|alu_v_dut|Add3~31\ $ (GND))) # (!\U1|alu_v_dut|Add4~32_combout\ & (!\U1|alu_v_dut|Add3~31\ & VCC))
-- \U1|alu_v_dut|Add3~33\ = CARRY((\U1|alu_v_dut|Add4~32_combout\ & !\U1|alu_v_dut|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~32_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~31\,
	combout => \U1|alu_v_dut|Add3~32_combout\,
	cout => \U1|alu_v_dut|Add3~33\);

-- Location: LCCOMB_X47_Y40_N16
\U1|alu_v_dut|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~34_combout\ = (\U1|alu_v_dut|Add4~34_combout\ & (!\U1|alu_v_dut|Add3~33\)) # (!\U1|alu_v_dut|Add4~34_combout\ & ((\U1|alu_v_dut|Add3~33\) # (GND)))
-- \U1|alu_v_dut|Add3~35\ = CARRY((!\U1|alu_v_dut|Add3~33\) # (!\U1|alu_v_dut|Add4~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~34_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add3~33\,
	combout => \U1|alu_v_dut|Add3~34_combout\,
	cout => \U1|alu_v_dut|Add3~35\);

-- Location: LCCOMB_X47_Y40_N18
\U1|alu_v_dut|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add3~36_combout\ = \U1|alu_v_dut|Add3~35\ $ (!\U1|alu_v_dut|Add4~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|alu_v_dut|Add4~36_combout\,
	cin => \U1|alu_v_dut|Add3~35\,
	combout => \U1|alu_v_dut|Add3~36_combout\);

-- Location: LCCOMB_X47_Y39_N24
\U1|alu_v_dut|addInv[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|addInv[0]~19_combout\ = (\U1|control_v_dut|opcode\(0) & !\U1|control_v_dut|opcode\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(0),
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|addInv[0]~19_combout\);

-- Location: LCCOMB_X47_Y39_N22
\U1|alu_v_dut|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector25~0_combout\ = (\U1|alu_v_dut|addInv[0]~19_combout\ & ((\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Add3~36_combout\))) # (!\U1|control_v_dut|useCarry~q\ & (\U1|alu_v_dut|Add4~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datab => \U1|alu_v_dut|Add4~34_combout\,
	datac => \U1|alu_v_dut|Add3~36_combout\,
	datad => \U1|alu_v_dut|addInv[0]~19_combout\,
	combout => \U1|alu_v_dut|Selector25~0_combout\);

-- Location: LCCOMB_X45_Y39_N12
\U1|alu_v_dut|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector31~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT25\ & \U1|control_v_dut|opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Selector25~0_combout\,
	combout => \U1|alu_v_dut|Selector31~0_combout\);

-- Location: LCCOMB_X60_Y39_N16
\U1|alu_v_dut|temp[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|temp[0]~2_combout\ = (\U1|control_v_dut|opcode\(0) & (!\U1|alu_v_dut|Equal1~0_combout\ & ((!\U1|control_v_dut|opcode\(1))))) # (!\U1|control_v_dut|opcode\(0) & (((\U1|alu_v_dut|addInv[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal1~0_combout\,
	datab => \U1|alu_v_dut|addInv[0]~18_combout\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|temp[0]~2_combout\);

-- Location: LCCOMB_X60_Y39_N26
\U1|alu_v_dut|temp[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|temp[0]~3_combout\ = (!\U1|control_v_dut|opcode\(2) & (\U1|control_v_dut|opcode\(5) & (!\U1|alu_v_dut|FR_out[12]~2_combout\ & \U1|alu_v_dut|temp[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|alu_v_dut|FR_out[12]~2_combout\,
	datad => \U1|alu_v_dut|temp[0]~2_combout\,
	combout => \U1|alu_v_dut|temp[0]~3_combout\);

-- Location: FF_X45_Y39_N13
\U1|alu_v_dut|temp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector31~0_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(25));

-- Location: LCCOMB_X45_Y39_N28
\U1|alu_v_dut|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector29~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT27\ & \U1|control_v_dut|opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Selector25~0_combout\,
	combout => \U1|alu_v_dut|Selector29~0_combout\);

-- Location: FF_X45_Y39_N29
\U1|alu_v_dut|temp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector29~0_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(27));

-- Location: LCCOMB_X45_Y39_N22
\U1|alu_v_dut|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector30~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT26\ & \U1|control_v_dut|opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Selector25~0_combout\,
	combout => \U1|alu_v_dut|Selector30~0_combout\);

-- Location: FF_X45_Y39_N23
\U1|alu_v_dut|temp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector30~0_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(26));

-- Location: LCCOMB_X45_Y40_N10
\U1|alu_v_dut|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~26_combout\ = (\U1|control_v_dut|m3\(13) & ((\U1|control_v_dut|m4\(13) & (\U1|alu_v_dut|Add0~25\ & VCC)) # (!\U1|control_v_dut|m4\(13) & (!\U1|alu_v_dut|Add0~25\)))) # (!\U1|control_v_dut|m3\(13) & ((\U1|control_v_dut|m4\(13) & 
-- (!\U1|alu_v_dut|Add0~25\)) # (!\U1|control_v_dut|m4\(13) & ((\U1|alu_v_dut|Add0~25\) # (GND)))))
-- \U1|alu_v_dut|Add0~27\ = CARRY((\U1|control_v_dut|m3\(13) & (!\U1|control_v_dut|m4\(13) & !\U1|alu_v_dut|Add0~25\)) # (!\U1|control_v_dut|m3\(13) & ((!\U1|alu_v_dut|Add0~25\) # (!\U1|control_v_dut|m4\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(13),
	datab => \U1|control_v_dut|m4\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~25\,
	combout => \U1|alu_v_dut|Add0~26_combout\,
	cout => \U1|alu_v_dut|Add0~27\);

-- Location: LCCOMB_X45_Y40_N12
\U1|alu_v_dut|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~28_combout\ = ((\U1|control_v_dut|m3\(14) $ (\U1|control_v_dut|m4\(14) $ (!\U1|alu_v_dut|Add0~27\)))) # (GND)
-- \U1|alu_v_dut|Add0~29\ = CARRY((\U1|control_v_dut|m3\(14) & ((\U1|control_v_dut|m4\(14)) # (!\U1|alu_v_dut|Add0~27\))) # (!\U1|control_v_dut|m3\(14) & (\U1|control_v_dut|m4\(14) & !\U1|alu_v_dut|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(14),
	datab => \U1|control_v_dut|m4\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~27\,
	combout => \U1|alu_v_dut|Add0~28_combout\,
	cout => \U1|alu_v_dut|Add0~29\);

-- Location: LCCOMB_X45_Y40_N14
\U1|alu_v_dut|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~30_combout\ = (\U1|control_v_dut|m3\(15) & ((\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Add0~29\ & VCC)) # (!\U1|control_v_dut|m4\(15) & (!\U1|alu_v_dut|Add0~29\)))) # (!\U1|control_v_dut|m3\(15) & ((\U1|control_v_dut|m4\(15) & 
-- (!\U1|alu_v_dut|Add0~29\)) # (!\U1|control_v_dut|m4\(15) & ((\U1|alu_v_dut|Add0~29\) # (GND)))))
-- \U1|alu_v_dut|Add0~31\ = CARRY((\U1|control_v_dut|m3\(15) & (!\U1|control_v_dut|m4\(15) & !\U1|alu_v_dut|Add0~29\)) # (!\U1|control_v_dut|m3\(15) & ((!\U1|alu_v_dut|Add0~29\) # (!\U1|control_v_dut|m4\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(15),
	datab => \U1|control_v_dut|m4\(15),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~29\,
	combout => \U1|alu_v_dut|Add0~30_combout\,
	cout => \U1|alu_v_dut|Add0~31\);

-- Location: LCCOMB_X45_Y40_N16
\U1|alu_v_dut|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~32_combout\ = !\U1|alu_v_dut|Add0~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Add0~31\,
	combout => \U1|alu_v_dut|Add0~32_combout\);

-- Location: LCCOMB_X46_Y40_N26
\U1|alu_v_dut|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector40~0_combout\ = (\U1|control_v_dut|useCarry~q\ & (((\U1|control_v_dut|opcode\(0))))) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Add4~32_combout\))) # (!\U1|control_v_dut|opcode\(0) & 
-- (\U1|alu_v_dut|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~32_combout\,
	datab => \U1|alu_v_dut|Add4~32_combout\,
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|control_v_dut|opcode\(0),
	combout => \U1|alu_v_dut|Selector40~0_combout\);

-- Location: LCCOMB_X45_Y40_N8
\U1|alu_v_dut|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~24_combout\ = ((\U1|control_v_dut|m4\(12) $ (\U1|control_v_dut|m3\(12) $ (!\U1|alu_v_dut|Add0~23\)))) # (GND)
-- \U1|alu_v_dut|Add0~25\ = CARRY((\U1|control_v_dut|m4\(12) & ((\U1|control_v_dut|m3\(12)) # (!\U1|alu_v_dut|Add0~23\))) # (!\U1|control_v_dut|m4\(12) & (\U1|control_v_dut|m3\(12) & !\U1|alu_v_dut|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(12),
	datab => \U1|control_v_dut|m3\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~23\,
	combout => \U1|alu_v_dut|Add0~24_combout\,
	cout => \U1|alu_v_dut|Add0~25\);

-- Location: LCCOMB_X45_Y40_N6
\U1|alu_v_dut|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add0~22_combout\ = (\U1|control_v_dut|m4\(11) & ((\U1|control_v_dut|m3\(11) & (\U1|alu_v_dut|Add0~21\ & VCC)) # (!\U1|control_v_dut|m3\(11) & (!\U1|alu_v_dut|Add0~21\)))) # (!\U1|control_v_dut|m4\(11) & ((\U1|control_v_dut|m3\(11) & 
-- (!\U1|alu_v_dut|Add0~21\)) # (!\U1|control_v_dut|m3\(11) & ((\U1|alu_v_dut|Add0~21\) # (GND)))))
-- \U1|alu_v_dut|Add0~23\ = CARRY((\U1|control_v_dut|m4\(11) & (!\U1|control_v_dut|m3\(11) & !\U1|alu_v_dut|Add0~21\)) # (!\U1|control_v_dut|m4\(11) & ((!\U1|alu_v_dut|Add0~21\) # (!\U1|control_v_dut|m3\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(11),
	datab => \U1|control_v_dut|m3\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Add0~21\,
	combout => \U1|alu_v_dut|Add0~22_combout\,
	cout => \U1|alu_v_dut|Add0~23\);

-- Location: LCCOMB_X46_Y40_N4
\U1|alu_v_dut|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~20_combout\ = (\U1|alu_v_dut|Add0~20_combout\ & (\U1|alu_v_dut|Add1~19\ $ (GND))) # (!\U1|alu_v_dut|Add0~20_combout\ & (!\U1|alu_v_dut|Add1~19\ & VCC))
-- \U1|alu_v_dut|Add1~21\ = CARRY((\U1|alu_v_dut|Add0~20_combout\ & !\U1|alu_v_dut|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add0~20_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~19\,
	combout => \U1|alu_v_dut|Add1~20_combout\,
	cout => \U1|alu_v_dut|Add1~21\);

-- Location: LCCOMB_X46_Y40_N6
\U1|alu_v_dut|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~22_combout\ = (\U1|alu_v_dut|Add0~22_combout\ & (!\U1|alu_v_dut|Add1~21\)) # (!\U1|alu_v_dut|Add0~22_combout\ & ((\U1|alu_v_dut|Add1~21\) # (GND)))
-- \U1|alu_v_dut|Add1~23\ = CARRY((!\U1|alu_v_dut|Add1~21\) # (!\U1|alu_v_dut|Add0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add0~22_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~21\,
	combout => \U1|alu_v_dut|Add1~22_combout\,
	cout => \U1|alu_v_dut|Add1~23\);

-- Location: LCCOMB_X46_Y40_N8
\U1|alu_v_dut|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~24_combout\ = (\U1|alu_v_dut|Add0~24_combout\ & (\U1|alu_v_dut|Add1~23\ $ (GND))) # (!\U1|alu_v_dut|Add0~24_combout\ & (!\U1|alu_v_dut|Add1~23\ & VCC))
-- \U1|alu_v_dut|Add1~25\ = CARRY((\U1|alu_v_dut|Add0~24_combout\ & !\U1|alu_v_dut|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~24_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~23\,
	combout => \U1|alu_v_dut|Add1~24_combout\,
	cout => \U1|alu_v_dut|Add1~25\);

-- Location: LCCOMB_X46_Y40_N10
\U1|alu_v_dut|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~26_combout\ = (\U1|alu_v_dut|Add0~26_combout\ & (!\U1|alu_v_dut|Add1~25\)) # (!\U1|alu_v_dut|Add0~26_combout\ & ((\U1|alu_v_dut|Add1~25\) # (GND)))
-- \U1|alu_v_dut|Add1~27\ = CARRY((!\U1|alu_v_dut|Add1~25\) # (!\U1|alu_v_dut|Add0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~26_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~25\,
	combout => \U1|alu_v_dut|Add1~26_combout\,
	cout => \U1|alu_v_dut|Add1~27\);

-- Location: LCCOMB_X46_Y40_N12
\U1|alu_v_dut|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~28_combout\ = (\U1|alu_v_dut|Add0~28_combout\ & (\U1|alu_v_dut|Add1~27\ $ (GND))) # (!\U1|alu_v_dut|Add0~28_combout\ & (!\U1|alu_v_dut|Add1~27\ & VCC))
-- \U1|alu_v_dut|Add1~29\ = CARRY((\U1|alu_v_dut|Add0~28_combout\ & !\U1|alu_v_dut|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~28_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~27\,
	combout => \U1|alu_v_dut|Add1~28_combout\,
	cout => \U1|alu_v_dut|Add1~29\);

-- Location: LCCOMB_X46_Y40_N14
\U1|alu_v_dut|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~30_combout\ = (\U1|alu_v_dut|Add0~30_combout\ & (!\U1|alu_v_dut|Add1~29\)) # (!\U1|alu_v_dut|Add0~30_combout\ & ((\U1|alu_v_dut|Add1~29\) # (GND)))
-- \U1|alu_v_dut|Add1~31\ = CARRY((!\U1|alu_v_dut|Add1~29\) # (!\U1|alu_v_dut|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~30_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~29\,
	combout => \U1|alu_v_dut|Add1~30_combout\,
	cout => \U1|alu_v_dut|Add1~31\);

-- Location: LCCOMB_X46_Y40_N16
\U1|alu_v_dut|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~32_combout\ = \U1|alu_v_dut|Add0~32_combout\ $ (!\U1|alu_v_dut|Add1~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~32_combout\,
	cin => \U1|alu_v_dut|Add1~31\,
	combout => \U1|alu_v_dut|Add1~32_combout\);

-- Location: LCCOMB_X46_Y40_N20
\U1|alu_v_dut|Selector40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector40~1_combout\ = (\U1|alu_v_dut|Selector40~0_combout\ & (((\U1|alu_v_dut|Add3~32_combout\)) # (!\U1|control_v_dut|useCarry~q\))) # (!\U1|alu_v_dut|Selector40~0_combout\ & (\U1|control_v_dut|useCarry~q\ & 
-- ((\U1|alu_v_dut|Add1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector40~0_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|alu_v_dut|Add3~32_combout\,
	datad => \U1|alu_v_dut|Add1~32_combout\,
	combout => \U1|alu_v_dut|Selector40~1_combout\);

-- Location: LCCOMB_X45_Y39_N10
\U1|alu_v_dut|Selector40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector40~2_combout\ = (\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT16\))) # (!\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Selector40~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector40~1_combout\,
	datab => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT16\,
	combout => \U1|alu_v_dut|Selector40~2_combout\);

-- Location: FF_X45_Y39_N11
\U1|alu_v_dut|temp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector40~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(16));

-- Location: LCCOMB_X45_Y39_N30
\U1|alu_v_dut|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan1~2_combout\ = (\U1|alu_v_dut|temp\(25)) # ((\U1|alu_v_dut|temp\(27)) # ((\U1|alu_v_dut|temp\(26)) # (\U1|alu_v_dut|temp\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(25),
	datab => \U1|alu_v_dut|temp\(27),
	datac => \U1|alu_v_dut|temp\(26),
	datad => \U1|alu_v_dut|temp\(16),
	combout => \U1|alu_v_dut|LessThan1~2_combout\);

-- Location: LCCOMB_X45_Y39_N6
\U1|alu_v_dut|Selector25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector25~1_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|control_v_dut|opcode\(1) & \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \U1|alu_v_dut|Selector25~0_combout\,
	combout => \U1|alu_v_dut|Selector25~1_combout\);

-- Location: FF_X45_Y39_N7
\U1|alu_v_dut|temp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector25~1_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(31));

-- Location: LCCOMB_X45_Y39_N20
\U1|alu_v_dut|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector28~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|control_v_dut|opcode\(1) & \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => \U1|alu_v_dut|Selector25~0_combout\,
	combout => \U1|alu_v_dut|Selector28~0_combout\);

-- Location: FF_X45_Y39_N21
\U1|alu_v_dut|temp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector28~0_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(28));

-- Location: LCCOMB_X45_Y39_N14
\U1|alu_v_dut|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector27~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT29\ & \U1|control_v_dut|opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Selector25~0_combout\,
	combout => \U1|alu_v_dut|Selector27~0_combout\);

-- Location: FF_X45_Y39_N15
\U1|alu_v_dut|temp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector27~0_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(29));

-- Location: LCCOMB_X45_Y39_N16
\U1|alu_v_dut|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector26~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT30\ & \U1|control_v_dut|opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Selector25~0_combout\,
	datac => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|Selector26~0_combout\);

-- Location: FF_X45_Y39_N17
\U1|alu_v_dut|temp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector26~0_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(30));

-- Location: LCCOMB_X45_Y39_N24
\U1|alu_v_dut|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan1~3_combout\ = (\U1|alu_v_dut|temp\(31)) # ((\U1|alu_v_dut|temp\(28)) # ((\U1|alu_v_dut|temp\(29)) # (\U1|alu_v_dut|temp\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(31),
	datab => \U1|alu_v_dut|temp\(28),
	datac => \U1|alu_v_dut|temp\(29),
	datad => \U1|alu_v_dut|temp\(30),
	combout => \U1|alu_v_dut|LessThan1~3_combout\);

-- Location: LCCOMB_X45_Y39_N26
\U1|alu_v_dut|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector35~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT21\ & \U1|control_v_dut|opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Selector25~0_combout\,
	combout => \U1|alu_v_dut|Selector35~0_combout\);

-- Location: FF_X45_Y39_N27
\U1|alu_v_dut|temp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector35~0_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(21));

-- Location: LCCOMB_X45_Y39_N18
\U1|alu_v_dut|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector33~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|control_v_dut|opcode\(1) & \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => \U1|alu_v_dut|Selector25~0_combout\,
	combout => \U1|alu_v_dut|Selector33~0_combout\);

-- Location: FF_X45_Y39_N19
\U1|alu_v_dut|temp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector33~0_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(23));

-- Location: LCCOMB_X45_Y39_N4
\U1|alu_v_dut|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector34~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT22\ & \U1|control_v_dut|opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Selector25~0_combout\,
	datac => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|Selector34~0_combout\);

-- Location: FF_X45_Y39_N5
\U1|alu_v_dut|temp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector34~0_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(22));

-- Location: LCCOMB_X45_Y39_N0
\U1|alu_v_dut|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector32~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT24\ & \U1|control_v_dut|opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Selector25~0_combout\,
	combout => \U1|alu_v_dut|Selector32~0_combout\);

-- Location: FF_X45_Y39_N1
\U1|alu_v_dut|temp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector32~0_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(24));

-- Location: LCCOMB_X45_Y39_N8
\U1|alu_v_dut|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan1~0_combout\ = (\U1|alu_v_dut|temp\(21)) # ((\U1|alu_v_dut|temp\(23)) # ((\U1|alu_v_dut|temp\(22)) # (\U1|alu_v_dut|temp\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(21),
	datab => \U1|alu_v_dut|temp\(23),
	datac => \U1|alu_v_dut|temp\(22),
	datad => \U1|alu_v_dut|temp\(24),
	combout => \U1|alu_v_dut|LessThan1~0_combout\);

-- Location: LCCOMB_X47_Y42_N24
\U1|alu_v_dut|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector36~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT20\ & \U1|control_v_dut|opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datac => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Selector25~0_combout\,
	combout => \U1|alu_v_dut|Selector36~0_combout\);

-- Location: LCCOMB_X48_Y42_N30
\U1|alu_v_dut|temp[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|temp[20]~feeder_combout\ = \U1|alu_v_dut|Selector36~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|alu_v_dut|Selector36~0_combout\,
	combout => \U1|alu_v_dut|temp[20]~feeder_combout\);

-- Location: FF_X48_Y42_N31
\U1|alu_v_dut|temp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|temp[20]~feeder_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(20));

-- Location: LCCOMB_X47_Y39_N10
\U1|alu_v_dut|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector38~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT18\ & \U1|control_v_dut|opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datac => \U1|alu_v_dut|Selector25~0_combout\,
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|Selector38~0_combout\);

-- Location: FF_X47_Y39_N11
\U1|alu_v_dut|temp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector38~0_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(18));

-- Location: LCCOMB_X47_Y42_N6
\U1|alu_v_dut|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector37~0_combout\ = (\U1|alu_v_dut|Selector25~0_combout\) # ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT19\ & \U1|control_v_dut|opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datac => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Selector25~0_combout\,
	combout => \U1|alu_v_dut|Selector37~0_combout\);

-- Location: FF_X48_Y42_N13
\U1|alu_v_dut|temp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|alu_v_dut|Selector37~0_combout\,
	sload => VCC,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(19));

-- Location: LCCOMB_X47_Y40_N24
\U1|alu_v_dut|temp[17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|temp[17]~6_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Add3~34_combout\))) # (!\U1|control_v_dut|useCarry~q\ & (\U1|alu_v_dut|Add4~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datac => \U1|alu_v_dut|Add4~34_combout\,
	datad => \U1|alu_v_dut|Add3~34_combout\,
	combout => \U1|alu_v_dut|temp[17]~6_combout\);

-- Location: LCCOMB_X47_Y42_N22
\U1|alu_v_dut|temp[17]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|temp[17]~8_combout\ = (\U1|control_v_dut|opcode\(0) & ((\U1|control_v_dut|opcode\(1)) # (\U1|alu_v_dut|temp[17]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(1),
	datab => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|temp[17]~6_combout\,
	combout => \U1|alu_v_dut|temp[17]~8_combout\);

-- Location: LCCOMB_X58_Y38_N8
\U1|alu_v_dut|temp[17]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|temp[17]~4_combout\ = (\U1|alu_v_dut|addInv[0]~20_combout\ & ((\U1|control_v_dut|opcode\(0) & ((!\U1|alu_v_dut|Equal1~0_combout\))) # (!\U1|control_v_dut|opcode\(0) & (\U1|alu_v_dut|addInv[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datab => \U1|alu_v_dut|addInv[0]~18_combout\,
	datac => \U1|alu_v_dut|Equal1~0_combout\,
	datad => \U1|alu_v_dut|addInv[0]~20_combout\,
	combout => \U1|alu_v_dut|temp[17]~4_combout\);

-- Location: LCCOMB_X47_Y42_N12
\U1|alu_v_dut|temp[17]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|temp[17]~5_combout\ = (\U1|control_v_dut|opcode\(1) & ((\U1|control_v_dut|opcode\(0)) # (\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(1),
	datab => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT17\,
	combout => \U1|alu_v_dut|temp[17]~5_combout\);

-- Location: LCCOMB_X47_Y42_N0
\U1|alu_v_dut|temp[17]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|temp[17]~7_combout\ = (\U1|alu_v_dut|temp[17]~4_combout\ & ((\U1|alu_v_dut|temp[17]~8_combout\ & ((\U1|alu_v_dut|temp\(17)) # (!\U1|alu_v_dut|temp[17]~5_combout\))) # (!\U1|alu_v_dut|temp[17]~8_combout\ & 
-- ((\U1|alu_v_dut|temp[17]~5_combout\))))) # (!\U1|alu_v_dut|temp[17]~4_combout\ & (((\U1|alu_v_dut|temp\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp[17]~8_combout\,
	datab => \U1|alu_v_dut|temp[17]~4_combout\,
	datac => \U1|alu_v_dut|temp\(17),
	datad => \U1|alu_v_dut|temp[17]~5_combout\,
	combout => \U1|alu_v_dut|temp[17]~7_combout\);

-- Location: FF_X47_Y42_N1
\U1|alu_v_dut|temp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|temp[17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(17));

-- Location: LCCOMB_X47_Y42_N26
\U1|alu_v_dut|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan1~1_combout\ = (\U1|alu_v_dut|temp\(20)) # ((\U1|alu_v_dut|temp\(18)) # ((\U1|alu_v_dut|temp\(19)) # (\U1|alu_v_dut|temp\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(20),
	datab => \U1|alu_v_dut|temp\(18),
	datac => \U1|alu_v_dut|temp\(19),
	datad => \U1|alu_v_dut|temp\(17),
	combout => \U1|alu_v_dut|LessThan1~1_combout\);

-- Location: LCCOMB_X45_Y39_N2
\U1|alu_v_dut|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan1~4_combout\ = (\U1|alu_v_dut|LessThan1~2_combout\) # ((\U1|alu_v_dut|LessThan1~3_combout\) # ((\U1|alu_v_dut|LessThan1~0_combout\) # (\U1|alu_v_dut|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|LessThan1~2_combout\,
	datab => \U1|alu_v_dut|LessThan1~3_combout\,
	datac => \U1|alu_v_dut|LessThan1~0_combout\,
	datad => \U1|alu_v_dut|LessThan1~1_combout\,
	combout => \U1|alu_v_dut|LessThan1~4_combout\);

-- Location: LCCOMB_X60_Y39_N14
\U1|alu_v_dut|FR_out[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[11]~21_combout\ = (\U1|control_v_dut|opcode\(2) & ((\U1|control_v_dut|FR_out_at_control\(11)))) # (!\U1|control_v_dut|opcode\(2) & (\U1|alu_v_dut|LessThan1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datac => \U1|alu_v_dut|LessThan1~4_combout\,
	datad => \U1|control_v_dut|FR_out_at_control\(11),
	combout => \U1|alu_v_dut|FR_out[11]~21_combout\);

-- Location: LCCOMB_X60_Y39_N30
\U1|alu_v_dut|FR_out[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[11]~19_combout\ = (!\U1|control_v_dut|opcode\(0) & ((\U1|control_v_dut|opcode\(2) & (!\U1|control_v_dut|opcode\(5) & \U1|control_v_dut|opcode\(1))) # (!\U1|control_v_dut|opcode\(2) & (\U1|control_v_dut|opcode\(5) & 
-- !\U1|control_v_dut|opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|FR_out[11]~19_combout\);

-- Location: LCCOMB_X60_Y39_N28
\U1|alu_v_dut|FR_out[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[11]~20_combout\ = (\U1|alu_v_dut|FR_out[11]~19_combout\ & ((\U1|control_v_dut|opcode\(2) & (\U1|alu_v_dut|addInv[0]~18_combout\)) # (!\U1|control_v_dut|opcode\(2) & ((!\U1|alu_v_dut|Equal1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|alu_v_dut|addInv[0]~18_combout\,
	datac => \U1|alu_v_dut|FR_out[11]~19_combout\,
	datad => \U1|alu_v_dut|Equal1~0_combout\,
	combout => \U1|alu_v_dut|FR_out[11]~20_combout\);

-- Location: LCCOMB_X60_Y39_N24
\U1|alu_v_dut|FR_out[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[11]~22_combout\ = (\U1|alu_v_dut|FR_out[12]~2_combout\ & (((\U1|alu_v_dut|FR_out\(11))))) # (!\U1|alu_v_dut|FR_out[12]~2_combout\ & ((\U1|alu_v_dut|FR_out[11]~20_combout\ & (\U1|alu_v_dut|FR_out[11]~21_combout\)) # 
-- (!\U1|alu_v_dut|FR_out[11]~20_combout\ & ((\U1|alu_v_dut|FR_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[12]~2_combout\,
	datab => \U1|alu_v_dut|FR_out[11]~21_combout\,
	datac => \U1|alu_v_dut|FR_out\(11),
	datad => \U1|alu_v_dut|FR_out[11]~20_combout\,
	combout => \U1|alu_v_dut|FR_out[11]~22_combout\);

-- Location: FF_X60_Y39_N25
\U1|alu_v_dut|FR_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(11));

-- Location: LCCOMB_X59_Y32_N16
\U1|control_v_dut|Selector284~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector284~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & (((\U1|control_v_dut|Mux20~4_combout\) # (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & 
-- (\U1|control_v_dut|m3[11]~4_combout\ & ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datab => \U1|control_v_dut|m3[11]~4_combout\,
	datac => \U1|control_v_dut|Mux20~4_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	combout => \U1|control_v_dut|Selector284~0_combout\);

-- Location: LCCOMB_X60_Y33_N14
\U1|control_v_dut|Selector284~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector284~1_combout\ = (\U1|control_v_dut|Selector284~0_combout\ & (((\U1|control_v_dut|PC\(11)) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|Selector284~0_combout\ & (\U1|alu_v_dut|FR_out\(11) & 
-- (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out\(11),
	datab => \U1|control_v_dut|Selector284~0_combout\,
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datad => \U1|control_v_dut|PC\(11),
	combout => \U1|control_v_dut|Selector284~1_combout\);

-- Location: LCCOMB_X63_Y37_N20
\U1|control_v_dut|END[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|END[15]~0_combout\ = (\U1|control_v_dut|IR\(15) & (!\U1|control_v_dut|IR\(12) & (\U1|control_v_dut|IR\(14) & !\U1|control_v_dut|IR\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(14),
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|END[15]~0_combout\);

-- Location: LCCOMB_X63_Y36_N16
\U1|control_v_dut|WideNor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor2~combout\ = (\U1|control_v_dut|IR\(11)) # ((!\U1|control_v_dut|END[15]~0_combout\) # (!\U1|control_v_dut|IR\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|END[15]~0_combout\,
	combout => \U1|control_v_dut|WideNor2~combout\);

-- Location: LCCOMB_X67_Y35_N4
\U1|control_v_dut|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Equal3~0_combout\ = (\U1|control_v_dut|stage\(0)) # (!\U1|control_v_dut|Decoder1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder1~2_combout\,
	datad => \U1|control_v_dut|stage\(0),
	combout => \U1|control_v_dut|Equal3~0_combout\);

-- Location: LCCOMB_X65_Y35_N20
\U1|control_v_dut|bus_RAM_DATA_OUT[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_DATA_OUT[7]~4_combout\ = (\U1|control_v_dut|Selector279~5_combout\ & (!\U1|control_v_dut|WideNor2~combout\ & ((\U1|control_v_dut|Decoder1~1_combout\)))) # (!\U1|control_v_dut|Selector279~5_combout\ & 
-- (((!\U1|control_v_dut|WideNor2~combout\ & \U1|control_v_dut|Decoder1~1_combout\)) # (!\U1|control_v_dut|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector279~5_combout\,
	datab => \U1|control_v_dut|WideNor2~combout\,
	datac => \U1|control_v_dut|Equal3~0_combout\,
	datad => \U1|control_v_dut|Decoder1~1_combout\,
	combout => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~4_combout\);

-- Location: LCCOMB_X65_Y35_N30
\U1|control_v_dut|bus_RAM_DATA_OUT[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\ = (\U1|control_v_dut|processing_instruction~q\ & (\U1|control_v_dut|definingVariables~q\ & \U1|control_v_dut|bus_RAM_DATA_OUT[7]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~4_combout\,
	combout => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\);

-- Location: FF_X60_Y33_N15
\U1|control_v_dut|bus_RAM_DATA_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector284~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(11));

-- Location: LCCOMB_X58_Y33_N12
\U1|control_v_dut|bus_RAM_ADDRESS~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~36_combout\ = (\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|Mux27~4_combout\) # ((\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|IR\(13) & (((!\U1|control_v_dut|SP\(4) & 
-- !\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|Mux27~4_combout\,
	datac => \U1|control_v_dut|SP\(4),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~36_combout\);

-- Location: FF_X61_Y33_N21
\U1|control_v_dut|END[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(4));

-- Location: LCCOMB_X58_Y33_N18
\U1|control_v_dut|bus_RAM_ADDRESS~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~37_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS~36_combout\ & (((\U1|control_v_dut|m3[4]~11_combout\) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~36_combout\ & 
-- (\U1|control_v_dut|END\(4) & ((\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS~36_combout\,
	datab => \U1|control_v_dut|END\(4),
	datac => \U1|control_v_dut|m3[4]~11_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~37_combout\);

-- Location: LCCOMB_X56_Y31_N24
\U1|control_v_dut|bus_RAM_ADDRESS~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~38_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|PC\(4))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	datac => \U1|control_v_dut|PC\(4),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS~37_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~38_combout\);

-- Location: FF_X56_Y31_N25
\U1|control_v_dut|bus_RAM_ADDRESS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~38_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(4));

-- Location: FF_X62_Y31_N9
\U1|control_v_dut|END[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(5));

-- Location: LCCOMB_X59_Y34_N4
\U1|control_v_dut|bus_RAM_ADDRESS~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~39_combout\ = (\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\) # ((\U1|control_v_dut|Mux26~4_combout\)))) # (!\U1|control_v_dut|IR\(13) & (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ 
-- & ((!\U1|control_v_dut|SP\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datac => \U1|control_v_dut|Mux26~4_combout\,
	datad => \U1|control_v_dut|SP\(5),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~39_combout\);

-- Location: LCCOMB_X59_Y34_N18
\U1|control_v_dut|bus_RAM_ADDRESS~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~40_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS~39_combout\ & (((\U1|control_v_dut|m3[5]~10_combout\) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~39_combout\ & 
-- (\U1|control_v_dut|END\(5) & ((\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|END\(5),
	datab => \U1|control_v_dut|bus_RAM_ADDRESS~39_combout\,
	datac => \U1|control_v_dut|m3[5]~10_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~40_combout\);

-- Location: LCCOMB_X56_Y31_N2
\U1|control_v_dut|bus_RAM_ADDRESS~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~41_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|PC\(5))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	datac => \U1|control_v_dut|PC\(5),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS~40_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~41_combout\);

-- Location: FF_X56_Y31_N3
\U1|control_v_dut|bus_RAM_ADDRESS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~41_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(5));

-- Location: LCCOMB_X59_Y36_N22
\U1|control_v_dut|bus_RAM_ADDRESS~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~42_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (((\U1|control_v_dut|IR\(13))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|Mux25~4_combout\)) 
-- # (!\U1|control_v_dut|IR\(13) & ((!\U1|control_v_dut|SP\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux25~4_combout\,
	datab => \U1|control_v_dut|SP\(6),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~42_combout\);

-- Location: FF_X61_Y32_N17
\U1|control_v_dut|END[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(6));

-- Location: LCCOMB_X59_Y36_N16
\U1|control_v_dut|bus_RAM_ADDRESS~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~43_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~42_combout\ & (\U1|control_v_dut|m3[6]~9_combout\)) # (!\U1|control_v_dut|bus_RAM_ADDRESS~42_combout\ & 
-- ((\U1|control_v_dut|END\(6)))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (((\U1|control_v_dut|bus_RAM_ADDRESS~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|m3[6]~9_combout\,
	datac => \U1|control_v_dut|bus_RAM_ADDRESS~42_combout\,
	datad => \U1|control_v_dut|END\(6),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~43_combout\);

-- Location: LCCOMB_X56_Y31_N12
\U1|control_v_dut|bus_RAM_ADDRESS~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~44_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|PC\(6))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|PC\(6),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS~43_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~44_combout\);

-- Location: FF_X56_Y31_N13
\U1|control_v_dut|bus_RAM_ADDRESS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~44_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(6));

-- Location: LCCOMB_X59_Y36_N6
\U1|control_v_dut|bus_RAM_ADDRESS~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~45_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (\U1|control_v_dut|IR\(13))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|Mux24~4_combout\)) # 
-- (!\U1|control_v_dut|IR\(13) & ((!\U1|control_v_dut|SP\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|Mux24~4_combout\,
	datad => \U1|control_v_dut|SP\(7),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~45_combout\);

-- Location: FF_X61_Y31_N29
\U1|control_v_dut|END[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(7));

-- Location: LCCOMB_X61_Y31_N28
\U1|control_v_dut|bus_RAM_ADDRESS~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~46_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS~45_combout\ & ((\U1|control_v_dut|m3[7]~8_combout\) # ((!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~45_combout\ & 
-- (((\U1|control_v_dut|END\(7) & \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[7]~8_combout\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS~45_combout\,
	datac => \U1|control_v_dut|END\(7),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~46_combout\);

-- Location: LCCOMB_X56_Y31_N14
\U1|control_v_dut|bus_RAM_ADDRESS~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~47_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|PC\(7))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	datac => \U1|control_v_dut|PC\(7),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS~46_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~47_combout\);

-- Location: FF_X56_Y31_N15
\U1|control_v_dut|bus_RAM_ADDRESS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~47_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(7));

-- Location: FF_X61_Y33_N5
\U1|control_v_dut|END[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(8));

-- Location: LCCOMB_X61_Y33_N26
\U1|control_v_dut|bus_RAM_ADDRESS~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~48_combout\ = (\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|Mux23~4_combout\) # ((\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|IR\(13) & (((!\U1|control_v_dut|SP\(8) & 
-- !\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux23~4_combout\,
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|SP\(8),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~48_combout\);

-- Location: LCCOMB_X61_Y33_N4
\U1|control_v_dut|bus_RAM_ADDRESS~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~49_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~48_combout\ & (\U1|control_v_dut|m3[8]~7_combout\)) # (!\U1|control_v_dut|bus_RAM_ADDRESS~48_combout\ & 
-- ((\U1|control_v_dut|END\(8)))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (((\U1|control_v_dut|bus_RAM_ADDRESS~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|m3[8]~7_combout\,
	datac => \U1|control_v_dut|END\(8),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS~48_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~49_combout\);

-- Location: LCCOMB_X56_Y32_N28
\U1|control_v_dut|bus_RAM_ADDRESS~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~50_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|PC\(8)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|bus_RAM_ADDRESS~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS~49_combout\,
	datac => \U1|control_v_dut|PC\(8),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~50_combout\);

-- Location: FF_X56_Y32_N29
\U1|control_v_dut|bus_RAM_ADDRESS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~50_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(8));

-- Location: LCCOMB_X58_Y33_N24
\U1|control_v_dut|bus_RAM_ADDRESS~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~51_combout\ = (\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|Mux22~4_combout\) # ((\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|IR\(13) & (((!\U1|control_v_dut|SP\(9) & 
-- !\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|Mux22~4_combout\,
	datac => \U1|control_v_dut|SP\(9),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~51_combout\);

-- Location: FF_X61_Y31_N23
\U1|control_v_dut|END[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(9));

-- Location: LCCOMB_X58_Y33_N30
\U1|control_v_dut|bus_RAM_ADDRESS~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~52_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~51_combout\ & ((\U1|control_v_dut|m3[9]~6_combout\))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~51_combout\ & 
-- (\U1|control_v_dut|END\(9))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (\U1|control_v_dut|bus_RAM_ADDRESS~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS~51_combout\,
	datac => \U1|control_v_dut|END\(9),
	datad => \U1|control_v_dut|m3[9]~6_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~52_combout\);

-- Location: LCCOMB_X56_Y32_N22
\U1|control_v_dut|bus_RAM_ADDRESS~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~53_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|PC\(9))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	datac => \U1|control_v_dut|PC\(9),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS~52_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~53_combout\);

-- Location: FF_X56_Y32_N23
\U1|control_v_dut|bus_RAM_ADDRESS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~53_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(9));

-- Location: LCCOMB_X60_Y34_N26
\U1|control_v_dut|bus_RAM_ADDRESS~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~54_combout\ = (\U1|control_v_dut|IR\(13) & (((\U1|control_v_dut|Mux21~4_combout\) # (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|IR\(13) & (!\U1|control_v_dut|SP\(10) & 
-- ((!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(10),
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|Mux21~4_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~54_combout\);

-- Location: FF_X61_Y32_N9
\U1|control_v_dut|END[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(10));

-- Location: LCCOMB_X60_Y34_N12
\U1|control_v_dut|bus_RAM_ADDRESS~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~55_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS~54_combout\ & (((\U1|control_v_dut|m3[10]~5_combout\)) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~54_combout\ & 
-- (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|END\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS~54_combout\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datac => \U1|control_v_dut|m3[10]~5_combout\,
	datad => \U1|control_v_dut|END\(10),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~55_combout\);

-- Location: LCCOMB_X63_Y32_N18
\U1|control_v_dut|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~18_combout\ = (\U1|control_v_dut|PC\(9) & (!\U1|control_v_dut|Add0~17\)) # (!\U1|control_v_dut|PC\(9) & ((\U1|control_v_dut|Add0~17\) # (GND)))
-- \U1|control_v_dut|Add0~19\ = CARRY((!\U1|control_v_dut|Add0~17\) # (!\U1|control_v_dut|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(9),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~17\,
	combout => \U1|control_v_dut|Add0~18_combout\,
	cout => \U1|control_v_dut|Add0~19\);

-- Location: LCCOMB_X63_Y32_N20
\U1|control_v_dut|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~20_combout\ = (\U1|control_v_dut|PC\(10) & (\U1|control_v_dut|Add0~19\ $ (GND))) # (!\U1|control_v_dut|PC\(10) & (!\U1|control_v_dut|Add0~19\ & VCC))
-- \U1|control_v_dut|Add0~21\ = CARRY((\U1|control_v_dut|PC\(10) & !\U1|control_v_dut|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(10),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~19\,
	combout => \U1|control_v_dut|Add0~20_combout\,
	cout => \U1|control_v_dut|Add0~21\);

-- Location: LCCOMB_X62_Y35_N16
\U1|control_v_dut|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~16_combout\ = ((\U2|altsyncram_component|auto_generated|mux2|_~9_combout\ $ (\U1|control_v_dut|PC[3]~2_combout\ $ (\U1|control_v_dut|Add5~15\)))) # (GND)
-- \U1|control_v_dut|Add5~17\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~9_combout\ & ((!\U1|control_v_dut|Add5~15\) # (!\U1|control_v_dut|PC[3]~2_combout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~9_combout\ & 
-- (!\U1|control_v_dut|PC[3]~2_combout\ & !\U1|control_v_dut|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	datab => \U1|control_v_dut|PC[3]~2_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~15\,
	combout => \U1|control_v_dut|Add5~16_combout\,
	cout => \U1|control_v_dut|Add5~17\);

-- Location: LCCOMB_X62_Y35_N18
\U1|control_v_dut|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~18_combout\ = (\U1|control_v_dut|PC[3]~2_combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~19_combout\ & (!\U1|control_v_dut|Add5~17\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~19_combout\ & 
-- ((\U1|control_v_dut|Add5~17\) # (GND))))) # (!\U1|control_v_dut|PC[3]~2_combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~19_combout\ & (\U1|control_v_dut|Add5~17\ & VCC)) # (!\U2|altsyncram_component|auto_generated|mux2|_~19_combout\ & 
-- (!\U1|control_v_dut|Add5~17\))))
-- \U1|control_v_dut|Add5~19\ = CARRY((\U1|control_v_dut|PC[3]~2_combout\ & ((!\U1|control_v_dut|Add5~17\) # (!\U2|altsyncram_component|auto_generated|mux2|_~19_combout\))) # (!\U1|control_v_dut|PC[3]~2_combout\ & 
-- (!\U2|altsyncram_component|auto_generated|mux2|_~19_combout\ & !\U1|control_v_dut|Add5~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~2_combout\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~17\,
	combout => \U1|control_v_dut|Add5~18_combout\,
	cout => \U1|control_v_dut|Add5~19\);

-- Location: LCCOMB_X62_Y35_N20
\U1|control_v_dut|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~20_combout\ = ((\U2|altsyncram_component|auto_generated|mux2|_~34_combout\ $ (\U1|control_v_dut|PC[3]~2_combout\ $ (\U1|control_v_dut|Add5~19\)))) # (GND)
-- \U1|control_v_dut|Add5~21\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~34_combout\ & ((!\U1|control_v_dut|Add5~19\) # (!\U1|control_v_dut|PC[3]~2_combout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~34_combout\ & 
-- (!\U1|control_v_dut|PC[3]~2_combout\ & !\U1|control_v_dut|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	datab => \U1|control_v_dut|PC[3]~2_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~19\,
	combout => \U1|control_v_dut|Add5~20_combout\,
	cout => \U1|control_v_dut|Add5~21\);

-- Location: LCCOMB_X63_Y35_N2
\U1|control_v_dut|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~45_combout\ = (\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~20_combout\)) # (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~20_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|Add5~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~4_combout\,
	datab => \U1|control_v_dut|Add0~20_combout\,
	datac => \U1|control_v_dut|PC[3]~5_combout\,
	datad => \U1|control_v_dut|Add5~20_combout\,
	combout => \U1|control_v_dut|Add0~45_combout\);

-- Location: FF_X63_Y35_N3
\U1|control_v_dut|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~45_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(10));

-- Location: LCCOMB_X56_Y31_N0
\U1|control_v_dut|bus_RAM_ADDRESS~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~56_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|PC\(10)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|bus_RAM_ADDRESS~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS~55_combout\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	datad => \U1|control_v_dut|PC\(10),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~56_combout\);

-- Location: FF_X56_Y31_N1
\U1|control_v_dut|bus_RAM_ADDRESS[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~56_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(10));

-- Location: FF_X59_Y35_N13
\U1|control_v_dut|END[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(11));

-- Location: LCCOMB_X60_Y35_N6
\U1|control_v_dut|bus_RAM_ADDRESS~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~57_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (((\U1|control_v_dut|IR\(13))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|Mux20~4_combout\)) 
-- # (!\U1|control_v_dut|IR\(13) & ((!\U1|control_v_dut|SP\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|Mux20~4_combout\,
	datac => \U1|control_v_dut|IR\(13),
	datad => \U1|control_v_dut|SP\(11),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~57_combout\);

-- Location: LCCOMB_X59_Y35_N8
\U1|control_v_dut|bus_RAM_ADDRESS~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~58_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~57_combout\ & ((\U1|control_v_dut|m3[11]~4_combout\))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~57_combout\ & 
-- (\U1|control_v_dut|END\(11))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (((\U1|control_v_dut|bus_RAM_ADDRESS~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|END\(11),
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datac => \U1|control_v_dut|m3[11]~4_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS~57_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~58_combout\);

-- Location: LCCOMB_X56_Y31_N22
\U1|control_v_dut|bus_RAM_ADDRESS~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~59_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|PC\(11))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	datac => \U1|control_v_dut|PC\(11),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS~58_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~59_combout\);

-- Location: FF_X56_Y31_N23
\U1|control_v_dut|bus_RAM_ADDRESS[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~59_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(11));

-- Location: LCCOMB_X62_Y31_N22
\U1|control_v_dut|bus_RAM_ADDRESS~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~60_combout\ = (\U1|control_v_dut|IR\(13) & (((\U1|control_v_dut|Mux19~4_combout\) # (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|IR\(13) & (!\U1|control_v_dut|SP\(12) & 
-- ((!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(12),
	datab => \U1|control_v_dut|Mux19~4_combout\,
	datac => \U1|control_v_dut|IR\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~60_combout\);

-- Location: FF_X62_Y31_N21
\U1|control_v_dut|END[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(12));

-- Location: LCCOMB_X62_Y31_N20
\U1|control_v_dut|bus_RAM_ADDRESS~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~61_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS~60_combout\ & (((\U1|control_v_dut|m3[12]~3_combout\)) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~60_combout\ & 
-- (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (\U1|control_v_dut|END\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS~60_combout\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datac => \U1|control_v_dut|END\(12),
	datad => \U1|control_v_dut|m3[12]~3_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~61_combout\);

-- Location: LCCOMB_X56_Y31_N8
\U1|control_v_dut|bus_RAM_ADDRESS~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~62_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|PC\(12))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(12),
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS~61_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~62_combout\);

-- Location: FF_X56_Y31_N9
\U1|control_v_dut|bus_RAM_ADDRESS[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~62_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(12));

-- Location: M9K_X37_Y42_N0
\U2|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"B618004C01402C400022FE18000400008BE18005005B00400413F0C002600800827E18004C0100104FC3000980200209F860013005800F860100007C200A00A00A017C3000A0162000000000000100402D860013F045004C4000000004445005F0C0002022F10000000011114017C30000808BC4000000004445005F0C0002022F10000000011114017C30000808BC4000000004445005F0C0002022F10000000011114017C30000808BC4000000004445005F0C0002022F10000000011114017C30000808BC4000000004445005F0C0002022F10000000011114017C30000808BC4000000004445005F0C0002022F10000000011114017C30000808A0208A02",
	mem_init2 => X"089004FB009618004B8800000008000888A0896180000045044B0C00000226012C3008A009804B0C0228025860601041601041301044B0C0C02082C020826020896181804105804104C04112C30300820B008209808225860601041601041301044B0C0C02082C020826020896181804105804104C04112C30300820B0082098082258606010416010414012C3000900080B100000001104104140228225860113044B0C0228025860013004B0C0026009618004C012C3000900080B10000000111140228025860013004B0C0026009618004C012C300098800000445880000041041050050040020800412C3000A00A00800410008258600131000000011040",
	mem_init1 => X"0404114016C30009F8800000000888A00BE180004045E2000000002222802F86000101178800000000888A00BE180004045E2000000002222802F86000101178800000000888A00BE180004045E2000000002222802F86000101178800000000888A00BE180004045E2000000002222802F86000101178800000000888A00BE180004045E2000000002222802F86000101178800000000888A00BE180004045E2000000002222802F860001011700BE18045005C02F86011401007FFFFFFFF3F3919E19E0FCA7E3006BCE73833F83000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y19_N0
\U2|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222",
	mem_init1 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222",
	mem_init0 => X"2222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222220088888888888888888888888888888AA8888A8888A8888A8888A8888A8888A8888A8888AA8A8AAA8A8A8A8AAA8A8A8A8A8A88888888888888888A8888888888888888AA8A8A8A8A8AAAAA8A8AAA8AAA8AAAAA8",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y32_N4
\U2|altsyncram_component|auto_generated|decode3|w_anode850w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3) = (\U1|control_v_dut|wire_RW~q\ & (\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (!\U1|control_v_dut|bus_RAM_ADDRESS\(13) & !\U1|control_v_dut|bus_RAM_ADDRESS\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|wire_RW~q\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3));

-- Location: LCCOMB_X56_Y32_N10
\U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = (!\U1|control_v_dut|bus_RAM_ADDRESS\(15) & (!\U1|control_v_dut|bus_RAM_ADDRESS\(13) & \U1|control_v_dut|bus_RAM_ADDRESS\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: M9K_X37_Y23_N0
\U2|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E01402C4000000044104105004B0C0C00802C00802000040C01402C40002256180004040009618004C01402C40002256180004040009618004C01402C4000225618000400008",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y35_N28
\U2|altsyncram_component|auto_generated|mux2|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~22_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~22_combout\);

-- Location: LCCOMB_X59_Y35_N26
\U2|altsyncram_component|auto_generated|mux2|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~23_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~22_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~22_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~22_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~23_combout\);

-- Location: M9K_X37_Y19_N0
\U2|altsyncram_component|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y20_N0
\U2|altsyncram_component|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y32_N20
\U2|altsyncram_component|auto_generated|decode3|w_anode880w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3) = (\U1|control_v_dut|bus_RAM_ADDRESS\(13) & (!\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (\U1|control_v_dut|bus_RAM_ADDRESS\(15) & \U1|control_v_dut|wire_RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	datad => \U1|control_v_dut|wire_RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3));

-- Location: LCCOMB_X56_Y32_N2
\U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = (!\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (\U1|control_v_dut|bus_RAM_ADDRESS\(13) & \U1|control_v_dut|bus_RAM_ADDRESS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

-- Location: M9K_X51_Y39_N0
\U2|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y23_N0
\U2|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y35_N16
\U2|altsyncram_component|auto_generated|mux2|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~20_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~20_combout\);

-- Location: LCCOMB_X59_Y35_N18
\U2|altsyncram_component|auto_generated|mux2|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~21_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~20_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~20_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~20_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~21_combout\);

-- Location: LCCOMB_X59_Y35_N10
\U1|control_v_dut|FR_out_at_control~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~3_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~21_combout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~23_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~21_combout\,
	combout => \U1|control_v_dut|FR_out_at_control~3_combout\);

-- Location: LCCOMB_X66_Y37_N4
\U1|control_v_dut|WideNor18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor18~2_combout\ = (\U1|control_v_dut|IR\(11) & (!\U1|control_v_dut|IR\(10) & \U1|control_v_dut|IR\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|IR\(12),
	combout => \U1|control_v_dut|WideNor18~2_combout\);

-- Location: LCCOMB_X66_Y37_N2
\U1|control_v_dut|FR_out_at_control[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control[3]~1_combout\ = (((!\U1|control_v_dut|WideNor25~3_combout\) # (!\U1|control_v_dut|IR\(6))) # (!\U1|control_v_dut|WideNor18~2_combout\)) # (!\U1|control_v_dut|processing_instruction~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datab => \U1|control_v_dut|WideNor18~2_combout\,
	datac => \U1|control_v_dut|IR\(6),
	datad => \U1|control_v_dut|WideNor25~3_combout\,
	combout => \U1|control_v_dut|FR_out_at_control[3]~1_combout\);

-- Location: LCCOMB_X66_Y37_N20
\U1|control_v_dut|FR_out_at_control[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control[3]~2_combout\ = ((\U1|control_v_dut|Decoder1~2_combout\ & (\U1|control_v_dut|stage\(0) & !\U1|control_v_dut|FR_out_at_control[3]~1_combout\))) # (!\U1|control_v_dut|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U1|control_v_dut|Decoder1~2_combout\,
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|FR_out_at_control[3]~1_combout\,
	combout => \U1|control_v_dut|FR_out_at_control[3]~2_combout\);

-- Location: FF_X59_Y35_N11
\U1|control_v_dut|FR_out_at_control[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~3_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(11));

-- Location: LCCOMB_X46_Y41_N16
\U1|alu_v_dut|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~0_combout\ = (\U1|alu_v_dut|Add0~0_combout\ & (\U1|control_v_dut|FR_out_at_control\(11) $ (VCC))) # (!\U1|alu_v_dut|Add0~0_combout\ & (\U1|control_v_dut|FR_out_at_control\(11) & VCC))
-- \U1|alu_v_dut|Add1~1\ = CARRY((\U1|alu_v_dut|Add0~0_combout\ & \U1|control_v_dut|FR_out_at_control\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~0_combout\,
	datab => \U1|control_v_dut|FR_out_at_control\(11),
	datad => VCC,
	combout => \U1|alu_v_dut|Add1~0_combout\,
	cout => \U1|alu_v_dut|Add1~1\);

-- Location: LCCOMB_X46_Y41_N18
\U1|alu_v_dut|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~2_combout\ = (\U1|alu_v_dut|Add0~2_combout\ & (!\U1|alu_v_dut|Add1~1\)) # (!\U1|alu_v_dut|Add0~2_combout\ & ((\U1|alu_v_dut|Add1~1\) # (GND)))
-- \U1|alu_v_dut|Add1~3\ = CARRY((!\U1|alu_v_dut|Add1~1\) # (!\U1|alu_v_dut|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~2_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~1\,
	combout => \U1|alu_v_dut|Add1~2_combout\,
	cout => \U1|alu_v_dut|Add1~3\);

-- Location: LCCOMB_X46_Y41_N20
\U1|alu_v_dut|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~4_combout\ = (\U1|alu_v_dut|Add0~4_combout\ & (\U1|alu_v_dut|Add1~3\ $ (GND))) # (!\U1|alu_v_dut|Add0~4_combout\ & (!\U1|alu_v_dut|Add1~3\ & VCC))
-- \U1|alu_v_dut|Add1~5\ = CARRY((\U1|alu_v_dut|Add0~4_combout\ & !\U1|alu_v_dut|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add0~4_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~3\,
	combout => \U1|alu_v_dut|Add1~4_combout\,
	cout => \U1|alu_v_dut|Add1~5\);

-- Location: LCCOMB_X46_Y41_N22
\U1|alu_v_dut|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~6_combout\ = (\U1|alu_v_dut|Add0~6_combout\ & (!\U1|alu_v_dut|Add1~5\)) # (!\U1|alu_v_dut|Add0~6_combout\ & ((\U1|alu_v_dut|Add1~5\) # (GND)))
-- \U1|alu_v_dut|Add1~7\ = CARRY((!\U1|alu_v_dut|Add1~5\) # (!\U1|alu_v_dut|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add0~6_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~5\,
	combout => \U1|alu_v_dut|Add1~6_combout\,
	cout => \U1|alu_v_dut|Add1~7\);

-- Location: LCCOMB_X46_Y41_N24
\U1|alu_v_dut|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~8_combout\ = (\U1|alu_v_dut|Add0~8_combout\ & (\U1|alu_v_dut|Add1~7\ $ (GND))) # (!\U1|alu_v_dut|Add0~8_combout\ & (!\U1|alu_v_dut|Add1~7\ & VCC))
-- \U1|alu_v_dut|Add1~9\ = CARRY((\U1|alu_v_dut|Add0~8_combout\ & !\U1|alu_v_dut|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add0~8_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~7\,
	combout => \U1|alu_v_dut|Add1~8_combout\,
	cout => \U1|alu_v_dut|Add1~9\);

-- Location: LCCOMB_X46_Y41_N26
\U1|alu_v_dut|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~10_combout\ = (\U1|alu_v_dut|Add0~10_combout\ & (!\U1|alu_v_dut|Add1~9\)) # (!\U1|alu_v_dut|Add0~10_combout\ & ((\U1|alu_v_dut|Add1~9\) # (GND)))
-- \U1|alu_v_dut|Add1~11\ = CARRY((!\U1|alu_v_dut|Add1~9\) # (!\U1|alu_v_dut|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~10_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~9\,
	combout => \U1|alu_v_dut|Add1~10_combout\,
	cout => \U1|alu_v_dut|Add1~11\);

-- Location: LCCOMB_X46_Y41_N28
\U1|alu_v_dut|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~12_combout\ = (\U1|alu_v_dut|Add0~12_combout\ & (\U1|alu_v_dut|Add1~11\ $ (GND))) # (!\U1|alu_v_dut|Add0~12_combout\ & (!\U1|alu_v_dut|Add1~11\ & VCC))
-- \U1|alu_v_dut|Add1~13\ = CARRY((\U1|alu_v_dut|Add0~12_combout\ & !\U1|alu_v_dut|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~12_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~11\,
	combout => \U1|alu_v_dut|Add1~12_combout\,
	cout => \U1|alu_v_dut|Add1~13\);

-- Location: LCCOMB_X46_Y41_N30
\U1|alu_v_dut|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~14_combout\ = (\U1|alu_v_dut|Add0~14_combout\ & (!\U1|alu_v_dut|Add1~13\)) # (!\U1|alu_v_dut|Add0~14_combout\ & ((\U1|alu_v_dut|Add1~13\) # (GND)))
-- \U1|alu_v_dut|Add1~15\ = CARRY((!\U1|alu_v_dut|Add1~13\) # (!\U1|alu_v_dut|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add0~14_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~13\,
	combout => \U1|alu_v_dut|Add1~14_combout\,
	cout => \U1|alu_v_dut|Add1~15\);

-- Location: LCCOMB_X46_Y40_N0
\U1|alu_v_dut|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~16_combout\ = (\U1|alu_v_dut|Add0~16_combout\ & (\U1|alu_v_dut|Add1~15\ $ (GND))) # (!\U1|alu_v_dut|Add0~16_combout\ & (!\U1|alu_v_dut|Add1~15\ & VCC))
-- \U1|alu_v_dut|Add1~17\ = CARRY((\U1|alu_v_dut|Add0~16_combout\ & !\U1|alu_v_dut|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~16_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~15\,
	combout => \U1|alu_v_dut|Add1~16_combout\,
	cout => \U1|alu_v_dut|Add1~17\);

-- Location: LCCOMB_X46_Y40_N2
\U1|alu_v_dut|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add1~18_combout\ = (\U1|alu_v_dut|Add0~18_combout\ & (!\U1|alu_v_dut|Add1~17\)) # (!\U1|alu_v_dut|Add0~18_combout\ & ((\U1|alu_v_dut|Add1~17\) # (GND)))
-- \U1|alu_v_dut|Add1~19\ = CARRY((!\U1|alu_v_dut|Add1~17\) # (!\U1|alu_v_dut|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~18_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Add1~17\,
	combout => \U1|alu_v_dut|Add1~18_combout\,
	cout => \U1|alu_v_dut|Add1~19\);

-- Location: LCCOMB_X47_Y40_N22
\U1|alu_v_dut|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector46~0_combout\ = (\U1|control_v_dut|useCarry~q\ & (((\U1|control_v_dut|opcode\(0))))) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Add4~20_combout\))) # (!\U1|control_v_dut|opcode\(0) & 
-- (\U1|alu_v_dut|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datab => \U1|alu_v_dut|Add0~20_combout\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|Add4~20_combout\,
	combout => \U1|alu_v_dut|Selector46~0_combout\);

-- Location: LCCOMB_X47_Y40_N28
\U1|alu_v_dut|Selector46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector46~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector46~0_combout\ & ((\U1|alu_v_dut|Add3~20_combout\))) # (!\U1|alu_v_dut|Selector46~0_combout\ & (\U1|alu_v_dut|Add1~20_combout\)))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (((\U1|alu_v_dut|Selector46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datab => \U1|alu_v_dut|Add1~20_combout\,
	datac => \U1|alu_v_dut|Selector46~0_combout\,
	datad => \U1|alu_v_dut|Add3~20_combout\,
	combout => \U1|alu_v_dut|Selector46~1_combout\);

-- Location: LCCOMB_X47_Y39_N28
\U1|alu_v_dut|Selector46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector46~2_combout\ = (\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT10\)) # (!\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Selector46~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => \U1|alu_v_dut|Selector46~1_combout\,
	combout => \U1|alu_v_dut|Selector46~2_combout\);

-- Location: FF_X47_Y39_N29
\U1|alu_v_dut|temp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector46~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(10));

-- Location: LCCOMB_X57_Y41_N26
\U1|alu_v_dut|m2[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~20_combout\ = (\U1|control_v_dut|opcode\(4) & \U1|control_v_dut|opcode\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|m2[1]~20_combout\);

-- Location: LCCOMB_X48_Y42_N0
\U1|alu_v_dut|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~0_combout\ = (\U1|control_v_dut|m4\(1) & (!\U1|control_v_dut|m4\(0) & VCC)) # (!\U1|control_v_dut|m4\(1) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Add9~1\ = CARRY((!\U1|control_v_dut|m4\(1) & !\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Add9~0_combout\,
	cout => \U1|alu_v_dut|Add9~1\);

-- Location: LCCOMB_X48_Y42_N2
\U1|alu_v_dut|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~2_combout\ = (\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Add9~1\) # (GND))) # (!\U1|control_v_dut|m4\(2) & (!\U1|alu_v_dut|Add9~1\))
-- \U1|alu_v_dut|Add9~3\ = CARRY((\U1|control_v_dut|m4\(2)) # (!\U1|alu_v_dut|Add9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~1\,
	combout => \U1|alu_v_dut|Add9~2_combout\,
	cout => \U1|alu_v_dut|Add9~3\);

-- Location: LCCOMB_X53_Y36_N4
\U1|alu_v_dut|ShiftRight0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~4_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(15)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(14),
	datac => \U1|control_v_dut|m3\(15),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~4_combout\);

-- Location: LCCOMB_X53_Y36_N26
\U1|alu_v_dut|ShiftRight0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~5_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(13))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(13),
	datad => \U1|control_v_dut|m3\(12),
	combout => \U1|alu_v_dut|ShiftRight0~5_combout\);

-- Location: LCCOMB_X45_Y40_N18
\U1|alu_v_dut|ShiftRight0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~6_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(11)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(10),
	datad => \U1|control_v_dut|m3\(11),
	combout => \U1|alu_v_dut|ShiftRight0~6_combout\);

-- Location: LCCOMB_X50_Y40_N10
\U1|alu_v_dut|m2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~40_combout\ = (\U1|alu_v_dut|Add9~0_combout\ & (\U1|alu_v_dut|ShiftRight0~5_combout\)) # (!\U1|alu_v_dut|Add9~0_combout\ & ((\U1|alu_v_dut|ShiftRight0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~0_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~5_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~6_combout\,
	combout => \U1|alu_v_dut|m2~40_combout\);

-- Location: LCCOMB_X50_Y40_N16
\U1|alu_v_dut|ShiftRight1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~23_combout\ = (\U1|alu_v_dut|Add9~2_combout\ & (\U1|alu_v_dut|ShiftRight0~4_combout\ & (!\U1|alu_v_dut|Add9~0_combout\))) # (!\U1|alu_v_dut|Add9~2_combout\ & (((\U1|alu_v_dut|m2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~2_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~4_combout\,
	datac => \U1|alu_v_dut|Add9~0_combout\,
	datad => \U1|alu_v_dut|m2~40_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~23_combout\);

-- Location: LCCOMB_X48_Y42_N4
\U1|alu_v_dut|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~4_combout\ = (\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Add9~3\ & VCC)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Add9~3\ $ (GND)))
-- \U1|alu_v_dut|Add9~5\ = CARRY((!\U1|control_v_dut|m4\(3) & !\U1|alu_v_dut|Add9~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~3\,
	combout => \U1|alu_v_dut|Add9~4_combout\,
	cout => \U1|alu_v_dut|Add9~5\);

-- Location: LCCOMB_X48_Y42_N6
\U1|alu_v_dut|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~6_combout\ = (\U1|control_v_dut|m4\(4) & (!\U1|alu_v_dut|Add9~5\)) # (!\U1|control_v_dut|m4\(4) & (\U1|alu_v_dut|Add9~5\ & VCC))
-- \U1|alu_v_dut|Add9~7\ = CARRY((\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Add9~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~5\,
	combout => \U1|alu_v_dut|Add9~6_combout\,
	cout => \U1|alu_v_dut|Add9~7\);

-- Location: LCCOMB_X48_Y42_N8
\U1|alu_v_dut|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~8_combout\ = (\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Add9~7\ & VCC)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Add9~7\ $ (GND)))
-- \U1|alu_v_dut|Add9~9\ = CARRY((!\U1|control_v_dut|m4\(5) & !\U1|alu_v_dut|Add9~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~7\,
	combout => \U1|alu_v_dut|Add9~8_combout\,
	cout => \U1|alu_v_dut|Add9~9\);

-- Location: LCCOMB_X48_Y42_N10
\U1|alu_v_dut|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~10_combout\ = (\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Add9~9\) # (GND))) # (!\U1|control_v_dut|m4\(6) & (!\U1|alu_v_dut|Add9~9\))
-- \U1|alu_v_dut|Add9~11\ = CARRY((\U1|control_v_dut|m4\(6)) # (!\U1|alu_v_dut|Add9~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~9\,
	combout => \U1|alu_v_dut|Add9~10_combout\,
	cout => \U1|alu_v_dut|Add9~11\);

-- Location: LCCOMB_X48_Y42_N12
\U1|alu_v_dut|Add9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~12_combout\ = (\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Add9~11\ & VCC)) # (!\U1|control_v_dut|m4\(7) & (\U1|alu_v_dut|Add9~11\ $ (GND)))
-- \U1|alu_v_dut|Add9~13\ = CARRY((!\U1|control_v_dut|m4\(7) & !\U1|alu_v_dut|Add9~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~11\,
	combout => \U1|alu_v_dut|Add9~12_combout\,
	cout => \U1|alu_v_dut|Add9~13\);

-- Location: LCCOMB_X49_Y42_N12
\U1|alu_v_dut|ShiftRight1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~12_combout\ = (\U1|alu_v_dut|Add9~10_combout\) # ((\U1|alu_v_dut|Add9~12_combout\) # ((\U1|alu_v_dut|Add9~6_combout\) # (\U1|alu_v_dut|Add9~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~10_combout\,
	datab => \U1|alu_v_dut|Add9~12_combout\,
	datac => \U1|alu_v_dut|Add9~6_combout\,
	datad => \U1|alu_v_dut|Add9~8_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~12_combout\);

-- Location: LCCOMB_X48_Y42_N14
\U1|alu_v_dut|Add9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~14_combout\ = (\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Add9~13\) # (GND))) # (!\U1|control_v_dut|m4\(8) & (!\U1|alu_v_dut|Add9~13\))
-- \U1|alu_v_dut|Add9~15\ = CARRY((\U1|control_v_dut|m4\(8)) # (!\U1|alu_v_dut|Add9~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~13\,
	combout => \U1|alu_v_dut|Add9~14_combout\,
	cout => \U1|alu_v_dut|Add9~15\);

-- Location: LCCOMB_X48_Y42_N16
\U1|alu_v_dut|Add9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~16_combout\ = (\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Add9~15\ & VCC)) # (!\U1|control_v_dut|m4\(9) & (\U1|alu_v_dut|Add9~15\ $ (GND)))
-- \U1|alu_v_dut|Add9~17\ = CARRY((!\U1|control_v_dut|m4\(9) & !\U1|alu_v_dut|Add9~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~15\,
	combout => \U1|alu_v_dut|Add9~16_combout\,
	cout => \U1|alu_v_dut|Add9~17\);

-- Location: LCCOMB_X48_Y42_N18
\U1|alu_v_dut|Add9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~18_combout\ = (\U1|control_v_dut|m4\(10) & ((\U1|alu_v_dut|Add9~17\) # (GND))) # (!\U1|control_v_dut|m4\(10) & (!\U1|alu_v_dut|Add9~17\))
-- \U1|alu_v_dut|Add9~19\ = CARRY((\U1|control_v_dut|m4\(10)) # (!\U1|alu_v_dut|Add9~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~17\,
	combout => \U1|alu_v_dut|Add9~18_combout\,
	cout => \U1|alu_v_dut|Add9~19\);

-- Location: LCCOMB_X48_Y42_N20
\U1|alu_v_dut|Add9~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~20_combout\ = (\U1|control_v_dut|m4\(11) & (!\U1|alu_v_dut|Add9~19\ & VCC)) # (!\U1|control_v_dut|m4\(11) & (\U1|alu_v_dut|Add9~19\ $ (GND)))
-- \U1|alu_v_dut|Add9~21\ = CARRY((!\U1|control_v_dut|m4\(11) & !\U1|alu_v_dut|Add9~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~19\,
	combout => \U1|alu_v_dut|Add9~20_combout\,
	cout => \U1|alu_v_dut|Add9~21\);

-- Location: LCCOMB_X48_Y42_N22
\U1|alu_v_dut|Add9~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~22_combout\ = (\U1|control_v_dut|m4\(12) & ((\U1|alu_v_dut|Add9~21\) # (GND))) # (!\U1|control_v_dut|m4\(12) & (!\U1|alu_v_dut|Add9~21\))
-- \U1|alu_v_dut|Add9~23\ = CARRY((\U1|control_v_dut|m4\(12)) # (!\U1|alu_v_dut|Add9~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~21\,
	combout => \U1|alu_v_dut|Add9~22_combout\,
	cout => \U1|alu_v_dut|Add9~23\);

-- Location: LCCOMB_X48_Y42_N24
\U1|alu_v_dut|Add9~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~24_combout\ = (\U1|control_v_dut|m4\(13) & (!\U1|alu_v_dut|Add9~23\ & VCC)) # (!\U1|control_v_dut|m4\(13) & (\U1|alu_v_dut|Add9~23\ $ (GND)))
-- \U1|alu_v_dut|Add9~25\ = CARRY((!\U1|control_v_dut|m4\(13) & !\U1|alu_v_dut|Add9~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~23\,
	combout => \U1|alu_v_dut|Add9~24_combout\,
	cout => \U1|alu_v_dut|Add9~25\);

-- Location: LCCOMB_X48_Y42_N26
\U1|alu_v_dut|Add9~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~26_combout\ = (\U1|control_v_dut|m4\(14) & ((\U1|alu_v_dut|Add9~25\) # (GND))) # (!\U1|control_v_dut|m4\(14) & (!\U1|alu_v_dut|Add9~25\))
-- \U1|alu_v_dut|Add9~27\ = CARRY((\U1|control_v_dut|m4\(14)) # (!\U1|alu_v_dut|Add9~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|Add9~25\,
	combout => \U1|alu_v_dut|Add9~26_combout\,
	cout => \U1|alu_v_dut|Add9~27\);

-- Location: LCCOMB_X48_Y42_N28
\U1|alu_v_dut|Add9~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add9~28_combout\ = \U1|control_v_dut|m4\(15) $ (\U1|alu_v_dut|Add9~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(15),
	cin => \U1|alu_v_dut|Add9~27\,
	combout => \U1|alu_v_dut|Add9~28_combout\);

-- Location: LCCOMB_X49_Y42_N24
\U1|alu_v_dut|ShiftRight1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~14_combout\ = (\U1|alu_v_dut|Add9~24_combout\) # ((\U1|alu_v_dut|Add9~28_combout\) # ((\U1|alu_v_dut|Add9~26_combout\) # (\U1|alu_v_dut|Add9~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~24_combout\,
	datab => \U1|alu_v_dut|Add9~28_combout\,
	datac => \U1|alu_v_dut|Add9~26_combout\,
	datad => \U1|alu_v_dut|Add9~22_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~14_combout\);

-- Location: LCCOMB_X49_Y42_N14
\U1|alu_v_dut|ShiftRight1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~13_combout\ = (\U1|alu_v_dut|Add9~14_combout\) # ((\U1|alu_v_dut|Add9~20_combout\) # ((\U1|alu_v_dut|Add9~16_combout\) # (\U1|alu_v_dut|Add9~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~14_combout\,
	datab => \U1|alu_v_dut|Add9~20_combout\,
	datac => \U1|alu_v_dut|Add9~16_combout\,
	datad => \U1|alu_v_dut|Add9~18_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~13_combout\);

-- Location: LCCOMB_X50_Y42_N24
\U1|alu_v_dut|ShiftRight1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~29_combout\ = (!\U1|alu_v_dut|ShiftRight1~12_combout\ & (!\U1|alu_v_dut|ShiftRight1~14_combout\ & (!\U1|alu_v_dut|Add9~4_combout\ & !\U1|alu_v_dut|ShiftRight1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~12_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~14_combout\,
	datac => \U1|alu_v_dut|Add9~4_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~13_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~29_combout\);

-- Location: LCCOMB_X52_Y37_N4
\U1|alu_v_dut|ShiftRight0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~33_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(3))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(3),
	datac => \U1|control_v_dut|m3\(4),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~33_combout\);

-- Location: LCCOMB_X52_Y37_N0
\U1|alu_v_dut|ShiftRight0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~35_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(5)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(6),
	datad => \U1|control_v_dut|m3\(5),
	combout => \U1|alu_v_dut|ShiftRight0~35_combout\);

-- Location: LCCOMB_X52_Y37_N6
\U1|alu_v_dut|ShiftRight0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~51_combout\ = (\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~33_combout\)) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(1),
	datac => \U1|alu_v_dut|ShiftRight0~33_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~35_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~51_combout\);

-- Location: LCCOMB_X45_Y41_N0
\U1|alu_v_dut|ShiftRight0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~45_combout\ = (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m4\(1) & ((\U1|control_v_dut|m3\(0)))) # (!\U1|control_v_dut|m4\(1) & (\U1|control_v_dut|m3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m4\(1),
	datac => \U1|control_v_dut|m3\(2),
	datad => \U1|control_v_dut|m3\(0),
	combout => \U1|alu_v_dut|ShiftRight0~45_combout\);

-- Location: LCCOMB_X45_Y41_N14
\U1|alu_v_dut|ShiftRight0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~46_combout\ = (\U1|alu_v_dut|ShiftRight0~45_combout\) # ((\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(1) & !\U1|control_v_dut|m4\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(1),
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|alu_v_dut|ShiftRight0~45_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~46_combout\);

-- Location: LCCOMB_X52_Y39_N30
\U1|alu_v_dut|ShiftRight0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~36_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(7))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(7),
	datac => \U1|control_v_dut|m3\(8),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~36_combout\);

-- Location: LCCOMB_X52_Y39_N16
\U1|alu_v_dut|ShiftRight0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~27_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(9))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(9),
	datab => \U1|control_v_dut|m3\(10),
	datac => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~27_combout\);

-- Location: LCCOMB_X52_Y39_N26
\U1|alu_v_dut|ShiftRight0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~52_combout\ = (\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~36_combout\)) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~36_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~27_combout\,
	datad => \U1|control_v_dut|m4\(1),
	combout => \U1|alu_v_dut|ShiftRight0~52_combout\);

-- Location: LCCOMB_X54_Y37_N24
\U1|alu_v_dut|ShiftLeft0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~24_combout\ = (!\U1|control_v_dut|m4\(2) & ((\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|ShiftRight0~46_combout\)) # (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|ShiftRight0~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|ShiftRight0~46_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~52_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X53_Y37_N10
\U1|alu_v_dut|m2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~74_combout\ = (\U1|control_v_dut|m4\(2) & !\U1|control_v_dut|m4\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m4\(2),
	datad => \U1|control_v_dut|m4\(3),
	combout => \U1|alu_v_dut|m2~74_combout\);

-- Location: LCCOMB_X53_Y37_N4
\U1|alu_v_dut|ShiftLeft0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~25_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|ShiftLeft0~24_combout\) # ((\U1|alu_v_dut|ShiftRight0~51_combout\ & \U1|alu_v_dut|m2~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~51_combout\,
	datab => \U1|alu_v_dut|ShiftLeft0~24_combout\,
	datac => \U1|alu_v_dut|m2~74_combout\,
	datad => \U1|alu_v_dut|Equal2~5_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X53_Y41_N24
\U1|alu_v_dut|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector13~4_combout\ = (\U1|alu_v_dut|ShiftLeft0~25_combout\) # ((\U1|alu_v_dut|ShiftRight1~23_combout\ & (\U1|control_v_dut|flagToShifthAndRot\(1) & \U1|alu_v_dut|ShiftRight1~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~23_combout\,
	datab => \U1|control_v_dut|flagToShifthAndRot\(1),
	datac => \U1|alu_v_dut|ShiftRight1~29_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~25_combout\,
	combout => \U1|alu_v_dut|Selector13~4_combout\);

-- Location: LCCOMB_X50_Y40_N30
\U1|alu_v_dut|ShiftRight2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~14_combout\ = (\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~5_combout\)) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~5_combout\,
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|alu_v_dut|ShiftRight0~6_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~14_combout\);

-- Location: LCCOMB_X52_Y40_N8
\U1|alu_v_dut|ShiftRight2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~15_combout\ = (\U1|control_v_dut|m4\(2) & (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~4_combout\)))) # (!\U1|control_v_dut|m4\(2) & (((\U1|alu_v_dut|ShiftRight2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|control_v_dut|m4\(1),
	datac => \U1|alu_v_dut|ShiftRight2~14_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~4_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~15_combout\);

-- Location: LCCOMB_X52_Y39_N6
\U1|alu_v_dut|ShiftRight0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~16_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(10)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(11),
	datac => \U1|control_v_dut|m3\(10),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~16_combout\);

-- Location: LCCOMB_X53_Y36_N2
\U1|alu_v_dut|ShiftRight0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~19_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(12)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(13),
	datad => \U1|control_v_dut|m3\(12),
	combout => \U1|alu_v_dut|ShiftRight0~19_combout\);

-- Location: LCCOMB_X53_Y36_N10
\U1|alu_v_dut|ShiftRight0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~47_combout\ = (\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~16_combout\)) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~16_combout\,
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|alu_v_dut|ShiftRight0~19_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~47_combout\);

-- Location: LCCOMB_X57_Y35_N30
\U1|alu_v_dut|ShiftRight0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~48_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(14)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(15),
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|control_v_dut|m3\(14),
	combout => \U1|alu_v_dut|ShiftRight0~48_combout\);

-- Location: LCCOMB_X53_Y37_N22
\U1|alu_v_dut|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector13~2_combout\ = (\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~47_combout\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~47_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~48_combout\,
	datac => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|Selector13~2_combout\);

-- Location: LCCOMB_X55_Y37_N6
\U1|alu_v_dut|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add8~0_combout\ = (\U1|control_v_dut|m4\(4) & (!\U1|control_v_dut|m4\(5) & VCC)) # (!\U1|control_v_dut|m4\(4) & (\U1|control_v_dut|m4\(5) $ (GND)))
-- \U1|alu_v_dut|Add8~1\ = CARRY((!\U1|control_v_dut|m4\(4) & !\U1|control_v_dut|m4\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	combout => \U1|alu_v_dut|Add8~0_combout\,
	cout => \U1|alu_v_dut|Add8~1\);

-- Location: LCCOMB_X55_Y37_N8
\U1|alu_v_dut|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add8~2_combout\ = (\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Add8~1\) # (GND))) # (!\U1|control_v_dut|m4\(6) & (!\U1|alu_v_dut|Add8~1\))
-- \U1|alu_v_dut|Add8~3\ = CARRY((\U1|control_v_dut|m4\(6)) # (!\U1|alu_v_dut|Add8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Add8~1\,
	combout => \U1|alu_v_dut|Add8~2_combout\,
	cout => \U1|alu_v_dut|Add8~3\);

-- Location: LCCOMB_X55_Y37_N10
\U1|alu_v_dut|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add8~4_combout\ = (\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Add8~3\ & VCC)) # (!\U1|control_v_dut|m4\(7) & (\U1|alu_v_dut|Add8~3\ $ (GND)))
-- \U1|alu_v_dut|Add8~5\ = CARRY((!\U1|control_v_dut|m4\(7) & !\U1|alu_v_dut|Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Add8~3\,
	combout => \U1|alu_v_dut|Add8~4_combout\,
	cout => \U1|alu_v_dut|Add8~5\);

-- Location: LCCOMB_X55_Y37_N12
\U1|alu_v_dut|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add8~6_combout\ = (\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Add8~5\) # (GND))) # (!\U1|control_v_dut|m4\(8) & (!\U1|alu_v_dut|Add8~5\))
-- \U1|alu_v_dut|Add8~7\ = CARRY((\U1|control_v_dut|m4\(8)) # (!\U1|alu_v_dut|Add8~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Add8~5\,
	combout => \U1|alu_v_dut|Add8~6_combout\,
	cout => \U1|alu_v_dut|Add8~7\);

-- Location: LCCOMB_X55_Y37_N14
\U1|alu_v_dut|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add8~8_combout\ = (\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Add8~7\ & VCC)) # (!\U1|control_v_dut|m4\(9) & (\U1|alu_v_dut|Add8~7\ $ (GND)))
-- \U1|alu_v_dut|Add8~9\ = CARRY((!\U1|control_v_dut|m4\(9) & !\U1|alu_v_dut|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|Add8~7\,
	combout => \U1|alu_v_dut|Add8~8_combout\,
	cout => \U1|alu_v_dut|Add8~9\);

-- Location: LCCOMB_X55_Y37_N16
\U1|alu_v_dut|Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add8~10_combout\ = (\U1|control_v_dut|m4\(10) & ((\U1|alu_v_dut|Add8~9\) # (GND))) # (!\U1|control_v_dut|m4\(10) & (!\U1|alu_v_dut|Add8~9\))
-- \U1|alu_v_dut|Add8~11\ = CARRY((\U1|control_v_dut|m4\(10)) # (!\U1|alu_v_dut|Add8~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Add8~9\,
	combout => \U1|alu_v_dut|Add8~10_combout\,
	cout => \U1|alu_v_dut|Add8~11\);

-- Location: LCCOMB_X55_Y37_N18
\U1|alu_v_dut|Add8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add8~12_combout\ = (\U1|control_v_dut|m4\(11) & (!\U1|alu_v_dut|Add8~11\ & VCC)) # (!\U1|control_v_dut|m4\(11) & (\U1|alu_v_dut|Add8~11\ $ (GND)))
-- \U1|alu_v_dut|Add8~13\ = CARRY((!\U1|control_v_dut|m4\(11) & !\U1|alu_v_dut|Add8~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Add8~11\,
	combout => \U1|alu_v_dut|Add8~12_combout\,
	cout => \U1|alu_v_dut|Add8~13\);

-- Location: LCCOMB_X55_Y37_N20
\U1|alu_v_dut|Add8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add8~14_combout\ = (\U1|control_v_dut|m4\(12) & ((\U1|alu_v_dut|Add8~13\) # (GND))) # (!\U1|control_v_dut|m4\(12) & (!\U1|alu_v_dut|Add8~13\))
-- \U1|alu_v_dut|Add8~15\ = CARRY((\U1|control_v_dut|m4\(12)) # (!\U1|alu_v_dut|Add8~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|Add8~13\,
	combout => \U1|alu_v_dut|Add8~14_combout\,
	cout => \U1|alu_v_dut|Add8~15\);

-- Location: LCCOMB_X55_Y37_N22
\U1|alu_v_dut|Add8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add8~16_combout\ = (\U1|control_v_dut|m4\(13) & (!\U1|alu_v_dut|Add8~15\ & VCC)) # (!\U1|control_v_dut|m4\(13) & (\U1|alu_v_dut|Add8~15\ $ (GND)))
-- \U1|alu_v_dut|Add8~17\ = CARRY((!\U1|control_v_dut|m4\(13) & !\U1|alu_v_dut|Add8~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|Add8~15\,
	combout => \U1|alu_v_dut|Add8~16_combout\,
	cout => \U1|alu_v_dut|Add8~17\);

-- Location: LCCOMB_X55_Y37_N24
\U1|alu_v_dut|Add8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add8~18_combout\ = (\U1|control_v_dut|m4\(14) & ((\U1|alu_v_dut|Add8~17\) # (GND))) # (!\U1|control_v_dut|m4\(14) & (!\U1|alu_v_dut|Add8~17\))
-- \U1|alu_v_dut|Add8~19\ = CARRY((\U1|control_v_dut|m4\(14)) # (!\U1|alu_v_dut|Add8~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|Add8~17\,
	combout => \U1|alu_v_dut|Add8~18_combout\,
	cout => \U1|alu_v_dut|Add8~19\);

-- Location: LCCOMB_X55_Y37_N26
\U1|alu_v_dut|Add8~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add8~20_combout\ = \U1|control_v_dut|m4\(15) $ (\U1|alu_v_dut|Add8~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	cin => \U1|alu_v_dut|Add8~19\,
	combout => \U1|alu_v_dut|Add8~20_combout\);

-- Location: LCCOMB_X55_Y37_N0
\U1|alu_v_dut|ShiftRight0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~24_combout\ = (\U1|alu_v_dut|Add8~20_combout\) # ((\U1|alu_v_dut|Add8~18_combout\) # ((\U1|alu_v_dut|Add8~16_combout\) # (\U1|control_v_dut|m4\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add8~20_combout\,
	datab => \U1|alu_v_dut|Add8~18_combout\,
	datac => \U1|alu_v_dut|Add8~16_combout\,
	datad => \U1|control_v_dut|m4\(4),
	combout => \U1|alu_v_dut|ShiftRight0~24_combout\);

-- Location: LCCOMB_X55_Y37_N30
\U1|alu_v_dut|ShiftRight0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~23_combout\ = (\U1|alu_v_dut|Add8~12_combout\) # ((\U1|alu_v_dut|Add8~14_combout\) # ((\U1|alu_v_dut|Add8~8_combout\) # (\U1|alu_v_dut|Add8~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add8~12_combout\,
	datab => \U1|alu_v_dut|Add8~14_combout\,
	datac => \U1|alu_v_dut|Add8~8_combout\,
	datad => \U1|alu_v_dut|Add8~10_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~23_combout\);

-- Location: LCCOMB_X55_Y37_N28
\U1|alu_v_dut|ShiftRight0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~22_combout\ = (\U1|alu_v_dut|Add8~4_combout\) # ((\U1|alu_v_dut|Add8~6_combout\) # ((\U1|alu_v_dut|Add8~2_combout\) # (\U1|alu_v_dut|Add8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add8~4_combout\,
	datab => \U1|alu_v_dut|Add8~6_combout\,
	datac => \U1|alu_v_dut|Add8~2_combout\,
	datad => \U1|alu_v_dut|Add8~0_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~22_combout\);

-- Location: LCCOMB_X54_Y37_N10
\U1|alu_v_dut|ShiftRight0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~60_combout\ = (\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|ShiftRight0~24_combout\ & (!\U1|alu_v_dut|ShiftRight0~23_combout\ & !\U1|alu_v_dut|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|ShiftRight0~24_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~23_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~22_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~60_combout\);

-- Location: LCCOMB_X53_Y41_N30
\U1|alu_v_dut|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector13~3_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|alu_v_dut|ShiftRight2~15_combout\)) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & (((\U1|alu_v_dut|Selector13~2_combout\ & \U1|alu_v_dut|ShiftRight0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~15_combout\,
	datab => \U1|alu_v_dut|Selector13~2_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~60_combout\,
	datad => \U1|control_v_dut|flagToShifthAndRot\(1),
	combout => \U1|alu_v_dut|Selector13~3_combout\);

-- Location: LCCOMB_X53_Y41_N26
\U1|alu_v_dut|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector13~5_combout\ = (\U1|alu_v_dut|Selector13~4_combout\ & (((\U1|alu_v_dut|Selector13~3_combout\) # (\U1|control_v_dut|flagToShifthAndRot\(2))) # (!\U1|control_v_dut|flagToShifthAndRot\(1)))) # (!\U1|alu_v_dut|Selector13~4_combout\ & 
-- (\U1|alu_v_dut|Selector13~3_combout\ & (\U1|control_v_dut|flagToShifthAndRot\(1) $ (\U1|control_v_dut|flagToShifthAndRot\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector13~4_combout\,
	datab => \U1|control_v_dut|flagToShifthAndRot\(1),
	datac => \U1|alu_v_dut|Selector13~3_combout\,
	datad => \U1|control_v_dut|flagToShifthAndRot\(2),
	combout => \U1|alu_v_dut|Selector13~5_combout\);

-- Location: LCCOMB_X57_Y36_N18
\U1|alu_v_dut|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal2~6_combout\ = (!\U1|control_v_dut|m4\(5) & \U1|alu_v_dut|Equal2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(5),
	datad => \U1|alu_v_dut|Equal2~3_combout\,
	combout => \U1|alu_v_dut|Equal2~6_combout\);

-- Location: LCCOMB_X57_Y35_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_1|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout\ = (\U1|control_v_dut|m3\(14)) # (!\U1|control_v_dut|m4\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m3\(14),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout\);

-- Location: LCCOMB_X57_Y35_N22
\U1|alu_v_dut|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal2~0_combout\ = (!\U1|control_v_dut|m4\(1) & !\U1|control_v_dut|m4\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|Equal2~0_combout\);

-- Location: LCCOMB_X57_Y35_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout\ = (\U1|control_v_dut|m3\(15) & (((!\U1|alu_v_dut|Equal2~4_combout\) # (!\U1|alu_v_dut|Equal2~0_combout\)) # (!\U1|control_v_dut|m4\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(15),
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|alu_v_dut|Equal2~0_combout\,
	datad => \U1|alu_v_dut|Equal2~4_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout\);

-- Location: LCCOMB_X57_Y35_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~0_combout\ = (!\U1|control_v_dut|m4\(2) & \U1|alu_v_dut|Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(2),
	datad => \U1|alu_v_dut|Equal2~4_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~0_combout\);

-- Location: LCCOMB_X57_Y35_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout\ & ((\U1|control_v_dut|m4\(1) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~0_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\);

-- Location: LCCOMB_X57_Y35_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~1_combout\ = ((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[0]~0_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~0_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~1_combout\);

-- Location: LCCOMB_X57_Y35_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\ = \U1|control_v_dut|m3\(14) $ (((\U1|control_v_dut|m4\(0) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(14),
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~1_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\);

-- Location: LCCOMB_X55_Y35_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(13) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(13) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(13)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(13),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X55_Y35_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X55_Y35_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X55_Y35_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X55_Y35_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0_combout\ = (\U1|alu_v_dut|Equal2~4_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~4_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0_combout\);

-- Location: LCCOMB_X55_Y35_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[33]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\ = (\U1|alu_v_dut|Equal2~4_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~4_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datac => \U1|alu_v_dut|Equal2~4_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\);

-- Location: LCCOMB_X55_Y35_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ = (\U1|alu_v_dut|Equal2~4_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\U1|control_v_dut|m3\(13)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\)))) # (!\U1|alu_v_dut|Equal2~4_combout\ & (((\U1|control_v_dut|m3\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~4_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datac => \U1|control_v_dut|m3\(13),
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\);

-- Location: LCCOMB_X55_Y35_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(12) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(12) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(12)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(12),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X55_Y35_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X55_Y35_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\U1|control_v_dut|m4\(2) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X55_Y35_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X55_Y35_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X55_Y35_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[51]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Equal2~5_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[34]~0_combout\,
	datab => \U1|alu_v_dut|Equal2~5_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\);

-- Location: LCCOMB_X54_Y35_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\)))) # (!\U1|alu_v_dut|Equal2~5_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~5_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[33]~1_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\);

-- Location: LCCOMB_X54_Y35_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[49]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[49]~5_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\)))) # (!\U1|alu_v_dut|Equal2~5_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~5_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[32]~2_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[49]~5_combout\);

-- Location: LCCOMB_X54_Y35_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\U1|control_v_dut|m3\(12))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\))))) # (!\U1|alu_v_dut|Equal2~5_combout\ & (\U1|control_v_dut|m3\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(12),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datac => \U1|alu_v_dut|Equal2~5_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6_combout\);

-- Location: LCCOMB_X54_Y35_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(11) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(11) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(11)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(11),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X54_Y35_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X54_Y35_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\U1|control_v_dut|m4\(2) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[49]~5_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[49]~5_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[49]~5_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[49]~5_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X54_Y35_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X54_Y35_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\U1|control_v_dut|m4\(4) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\U1|control_v_dut|m4\(4) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)) # (!\U1|control_v_dut|m4\(4) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X54_Y35_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X53_Y35_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\ = (\U1|alu_v_dut|Equal2~6_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\)))) # (!\U1|alu_v_dut|Equal2~6_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~6_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\);

-- Location: LCCOMB_X54_Y35_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[67]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\ = (\U1|alu_v_dut|Equal2~6_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Equal2~6_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~6_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[50]~4_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\);

-- Location: LCCOMB_X54_Y35_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9_combout\ = (\U1|alu_v_dut|Equal2~6_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[49]~5_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\)))) # (!\U1|alu_v_dut|Equal2~6_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[49]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[49]~5_combout\,
	datac => \U1|alu_v_dut|Equal2~6_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9_combout\);

-- Location: LCCOMB_X54_Y35_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[65]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[65]~10_combout\ = (\U1|alu_v_dut|Equal2~6_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\)))) # (!\U1|alu_v_dut|Equal2~6_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~6_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[48]~6_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[65]~10_combout\);

-- Location: LCCOMB_X54_Y35_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\ = (\U1|alu_v_dut|Equal2~6_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\U1|control_v_dut|m3\(11))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))))) # (!\U1|alu_v_dut|Equal2~6_combout\ & (\U1|control_v_dut|m3\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(11),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datac => \U1|alu_v_dut|Equal2~6_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\);

-- Location: LCCOMB_X53_Y35_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(10) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(10)) # (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(10)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(10),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X53_Y35_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X53_Y35_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\U1|control_v_dut|m4\(2) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[65]~10_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[65]~10_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[65]~10_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[65]~10_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X53_Y35_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X53_Y35_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\U1|control_v_dut|m4\(4) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\U1|control_v_dut|m4\(4) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # (!\U1|control_v_dut|m4\(4) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X53_Y35_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X53_Y35_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X53_Y35_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose[85]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(85) = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # (!\U1|alu_v_dut|Equal2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Equal2~3_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(85));

-- Location: LCCOMB_X53_Y41_N8
\U1|alu_v_dut|Selector13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector13~6_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|alu_v_dut|m2[1]~21_combout\)))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & ((\U1|alu_v_dut|m2[1]~21_combout\ & (\U1|alu_v_dut|Selector13~5_combout\)) # 
-- (!\U1|alu_v_dut|m2[1]~21_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(85))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector13~5_combout\,
	datab => \U1|alu_v_dut|m2[1]~20_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(85),
	datad => \U1|alu_v_dut|m2[1]~21_combout\,
	combout => \U1|alu_v_dut|Selector13~6_combout\);

-- Location: LCCOMB_X53_Y41_N18
\U1|alu_v_dut|Selector13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector13~7_combout\ = (\U1|control_v_dut|m3\(10) & ((\U1|alu_v_dut|Selector13~6_combout\) # ((\U1|alu_v_dut|m2[1]~20_combout\ & \U1|control_v_dut|m4\(10))))) # (!\U1|control_v_dut|m3\(10) & (\U1|alu_v_dut|Selector13~6_combout\ & 
-- ((\U1|control_v_dut|m4\(10)) # (!\U1|alu_v_dut|m2[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(10),
	datab => \U1|alu_v_dut|m2[1]~20_combout\,
	datac => \U1|alu_v_dut|Selector13~6_combout\,
	datad => \U1|control_v_dut|m4\(10),
	combout => \U1|alu_v_dut|Selector13~7_combout\);

-- Location: LCCOMB_X59_Y40_N14
\U1|alu_v_dut|Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~14_combout\ = (\U1|control_v_dut|m3\(7) & (\U1|alu_v_dut|Add7~13\ & VCC)) # (!\U1|control_v_dut|m3\(7) & (!\U1|alu_v_dut|Add7~13\))
-- \U1|alu_v_dut|Add7~15\ = CARRY((!\U1|control_v_dut|m3\(7) & !\U1|alu_v_dut|Add7~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~13\,
	combout => \U1|alu_v_dut|Add7~14_combout\,
	cout => \U1|alu_v_dut|Add7~15\);

-- Location: LCCOMB_X59_Y40_N16
\U1|alu_v_dut|Add7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~16_combout\ = (\U1|control_v_dut|m3\(8) & ((GND) # (!\U1|alu_v_dut|Add7~15\))) # (!\U1|control_v_dut|m3\(8) & (\U1|alu_v_dut|Add7~15\ $ (GND)))
-- \U1|alu_v_dut|Add7~17\ = CARRY((\U1|control_v_dut|m3\(8)) # (!\U1|alu_v_dut|Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~15\,
	combout => \U1|alu_v_dut|Add7~16_combout\,
	cout => \U1|alu_v_dut|Add7~17\);

-- Location: LCCOMB_X59_Y40_N18
\U1|alu_v_dut|Add7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~18_combout\ = (\U1|control_v_dut|m3\(9) & (\U1|alu_v_dut|Add7~17\ & VCC)) # (!\U1|control_v_dut|m3\(9) & (!\U1|alu_v_dut|Add7~17\))
-- \U1|alu_v_dut|Add7~19\ = CARRY((!\U1|control_v_dut|m3\(9) & !\U1|alu_v_dut|Add7~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~17\,
	combout => \U1|alu_v_dut|Add7~18_combout\,
	cout => \U1|alu_v_dut|Add7~19\);

-- Location: LCCOMB_X59_Y40_N20
\U1|alu_v_dut|Add7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~20_combout\ = (\U1|control_v_dut|m3\(10) & ((GND) # (!\U1|alu_v_dut|Add7~19\))) # (!\U1|control_v_dut|m3\(10) & (\U1|alu_v_dut|Add7~19\ $ (GND)))
-- \U1|alu_v_dut|Add7~21\ = CARRY((\U1|control_v_dut|m3\(10)) # (!\U1|alu_v_dut|Add7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~19\,
	combout => \U1|alu_v_dut|Add7~20_combout\,
	cout => \U1|alu_v_dut|Add7~21\);

-- Location: LCCOMB_X49_Y42_N26
\U1|alu_v_dut|m2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~92_combout\ = \U1|control_v_dut|m3\(10) $ (\U1|control_v_dut|m4\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m3\(10),
	datad => \U1|control_v_dut|m4\(10),
	combout => \U1|alu_v_dut|m2~92_combout\);

-- Location: LCCOMB_X58_Y42_N0
\U1|alu_v_dut|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector13~0_combout\ = (\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|m2[1]~16_combout\)) # (!\U1|alu_v_dut|m2[1]~15_combout\ & ((\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|m2~92_combout\))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & 
-- (\U1|alu_v_dut|Add7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~15_combout\,
	datab => \U1|alu_v_dut|m2[1]~16_combout\,
	datac => \U1|alu_v_dut|Add7~20_combout\,
	datad => \U1|alu_v_dut|m2~92_combout\,
	combout => \U1|alu_v_dut|Selector13~0_combout\);

-- Location: LCCOMB_X59_Y42_N14
\U1|alu_v_dut|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~14_combout\ = (\U1|control_v_dut|m3\(7) & (!\U1|alu_v_dut|Add6~13\)) # (!\U1|control_v_dut|m3\(7) & ((\U1|alu_v_dut|Add6~13\) # (GND)))
-- \U1|alu_v_dut|Add6~15\ = CARRY((!\U1|alu_v_dut|Add6~13\) # (!\U1|control_v_dut|m3\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~13\,
	combout => \U1|alu_v_dut|Add6~14_combout\,
	cout => \U1|alu_v_dut|Add6~15\);

-- Location: LCCOMB_X59_Y42_N16
\U1|alu_v_dut|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~16_combout\ = (\U1|control_v_dut|m3\(8) & (\U1|alu_v_dut|Add6~15\ $ (GND))) # (!\U1|control_v_dut|m3\(8) & (!\U1|alu_v_dut|Add6~15\ & VCC))
-- \U1|alu_v_dut|Add6~17\ = CARRY((\U1|control_v_dut|m3\(8) & !\U1|alu_v_dut|Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~15\,
	combout => \U1|alu_v_dut|Add6~16_combout\,
	cout => \U1|alu_v_dut|Add6~17\);

-- Location: LCCOMB_X59_Y42_N18
\U1|alu_v_dut|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~18_combout\ = (\U1|control_v_dut|m3\(9) & (!\U1|alu_v_dut|Add6~17\)) # (!\U1|control_v_dut|m3\(9) & ((\U1|alu_v_dut|Add6~17\) # (GND)))
-- \U1|alu_v_dut|Add6~19\ = CARRY((!\U1|alu_v_dut|Add6~17\) # (!\U1|control_v_dut|m3\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~17\,
	combout => \U1|alu_v_dut|Add6~18_combout\,
	cout => \U1|alu_v_dut|Add6~19\);

-- Location: LCCOMB_X59_Y42_N20
\U1|alu_v_dut|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~20_combout\ = (\U1|control_v_dut|m3\(10) & (\U1|alu_v_dut|Add6~19\ $ (GND))) # (!\U1|control_v_dut|m3\(10) & (!\U1|alu_v_dut|Add6~19\ & VCC))
-- \U1|alu_v_dut|Add6~21\ = CARRY((\U1|control_v_dut|m3\(10) & !\U1|alu_v_dut|Add6~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~19\,
	combout => \U1|alu_v_dut|Add6~20_combout\,
	cout => \U1|alu_v_dut|Add6~21\);

-- Location: LCCOMB_X56_Y35_N18
\U1|alu_v_dut|Equal2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal2~10_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & (!\U1|control_v_dut|m4\(10) & !\U1|control_v_dut|m4\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Equal2~1_combout\,
	datac => \U1|control_v_dut|m4\(10),
	datad => \U1|control_v_dut|m4\(11),
	combout => \U1|alu_v_dut|Equal2~10_combout\);

-- Location: LCCOMB_X56_Y35_N24
\U1|alu_v_dut|Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal2~7_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & (!\U1|control_v_dut|m4\(10) & (!\U1|control_v_dut|m4\(9) & !\U1|control_v_dut|m4\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|control_v_dut|m4\(10),
	datac => \U1|control_v_dut|m4\(9),
	datad => \U1|control_v_dut|m4\(11),
	combout => \U1|alu_v_dut|Equal2~7_combout\);

-- Location: LCCOMB_X54_Y35_N0
\U1|alu_v_dut|Equal2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal2~9_combout\ = (!\U1|control_v_dut|m4\(8) & \U1|alu_v_dut|Equal2~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datac => \U1|alu_v_dut|Equal2~7_combout\,
	combout => \U1|alu_v_dut|Equal2~9_combout\);

-- Location: LCCOMB_X56_Y36_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(10) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(10) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(10)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(10),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X58_Y36_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(13) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(13)) # (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(13)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(13),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X58_Y36_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X58_Y36_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X58_Y36_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X58_Y36_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\ = (\U1|alu_v_dut|Equal2~4_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~4_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[17]~1_combout\,
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\);

-- Location: LCCOMB_X58_Y36_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[33]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[33]~4_combout\ = (\U1|alu_v_dut|Equal2~4_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\)))) # (!\U1|alu_v_dut|Equal2~4_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~4_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[33]~4_combout\);

-- Location: LCCOMB_X58_Y36_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\ = (\U1|alu_v_dut|Equal2~4_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\U1|control_v_dut|m3\(13)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\)))) # (!\U1|alu_v_dut|Equal2~4_combout\ & (((\U1|control_v_dut|m3\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~4_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \U1|control_v_dut|m3\(13),
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\);

-- Location: LCCOMB_X58_Y36_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(12) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(12)) # (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(12)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(12),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X58_Y36_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X58_Y36_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[33]~4_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[33]~4_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[33]~4_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[33]~4_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X58_Y36_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X58_Y36_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X57_Y36_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Equal2~5_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~5_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[34]~3_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X58_Y36_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[33]~4_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~5_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[33]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[33]~4_combout\,
	datab => \U1|alu_v_dut|Equal2~5_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\);

-- Location: LCCOMB_X58_Y36_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[49]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[49]~8_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~5_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~5_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[32]~5_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[49]~8_combout\);

-- Location: LCCOMB_X57_Y36_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\U1|control_v_dut|m3\(12)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\)))) # (!\U1|alu_v_dut|Equal2~5_combout\ & (((\U1|control_v_dut|m3\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datab => \U1|alu_v_dut|Equal2~5_combout\,
	datac => \U1|control_v_dut|m3\(12),
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\);

-- Location: LCCOMB_X57_Y36_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(11) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(11) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(11)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(11),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X57_Y36_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X57_Y36_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[49]~8_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[49]~8_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[49]~8_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X57_Y36_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X57_Y36_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[51]~6_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[51]~6_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[51]~6_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X57_Y36_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X57_Y36_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10_combout\ = (\U1|alu_v_dut|Equal2~6_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[51]~6_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Equal2~6_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[51]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \U1|alu_v_dut|Equal2~6_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10_combout\);

-- Location: LCCOMB_X56_Y36_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[67]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout\ = (\U1|alu_v_dut|Equal2~6_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Equal2~6_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[50]~7_combout\,
	datab => \U1|alu_v_dut|Equal2~6_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout\);

-- Location: LCCOMB_X56_Y36_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12_combout\ = (\U1|alu_v_dut|Equal2~6_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[49]~8_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\)))) # (!\U1|alu_v_dut|Equal2~6_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[49]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~6_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[49]~8_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12_combout\);

-- Location: LCCOMB_X57_Y36_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[65]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[65]~13_combout\ = (\U1|alu_v_dut|Equal2~6_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~6_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~6_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[65]~13_combout\);

-- Location: LCCOMB_X56_Y36_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\U1|control_v_dut|m3\(11))))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|alu_v_dut|Equal2~6_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\)) # (!\U1|alu_v_dut|Equal2~6_combout\ & 
-- ((\U1|control_v_dut|m3\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datab => \U1|control_v_dut|m3\(11),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Equal2~6_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\);

-- Location: LCCOMB_X56_Y36_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X56_Y36_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[65]~13_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[65]~13_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[65]~13_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[65]~13_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X56_Y36_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X56_Y36_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\U1|control_v_dut|m4\(4) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\U1|control_v_dut|m4\(4) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # (!\U1|control_v_dut|m4\(4) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X56_Y36_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10_combout\ & ((\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10_combout\ & ((\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))) # (!\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10_combout\ & (\U1|control_v_dut|m4\(5) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10_combout\ & ((\U1|control_v_dut|m4\(5)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10_combout\,
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X56_Y36_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X55_Y36_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|control_v_dut|m3\(10))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (\U1|control_v_dut|m3\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~3_combout\,
	datab => \U1|control_v_dut|m3\(10),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20_combout\);

-- Location: LCCOMB_X55_Y36_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(9) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(9)) # (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(9)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(9),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X55_Y36_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X55_Y35_N24
\U1|alu_v_dut|Equal2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal2~8_combout\ = (!\U1|control_v_dut|m4\(7) & (!\U1|control_v_dut|m4\(8) & \U1|alu_v_dut|Equal2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datac => \U1|control_v_dut|m4\(8),
	datad => \U1|alu_v_dut|Equal2~7_combout\,
	combout => \U1|alu_v_dut|Equal2~8_combout\);

-- Location: LCCOMB_X55_Y36_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[85]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[85]~15_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\)))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~3_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[68]~10_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[85]~15_combout\);

-- Location: LCCOMB_X56_Y36_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\)))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~3_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[67]~11_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16_combout\);

-- Location: LCCOMB_X55_Y36_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[83]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[83]~17_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~3_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[66]~12_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[83]~17_combout\);

-- Location: LCCOMB_X55_Y36_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[65]~13_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\)))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[65]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~3_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[65]~13_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\);

-- Location: LCCOMB_X56_Y36_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[81]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[81]~19_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~3_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[64]~14_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[81]~19_combout\);

-- Location: LCCOMB_X55_Y36_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[81]~19_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[81]~19_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[81]~19_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[81]~19_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X55_Y36_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X55_Y36_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[83]~17_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[83]~17_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[83]~17_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[83]~17_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X55_Y36_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16_combout\ & ((\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16_combout\ & ((\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))) # (!\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16_combout\ & (\U1|control_v_dut|m4\(5) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16_combout\ & ((\U1|control_v_dut|m4\(5)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16_combout\,
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X55_Y36_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[85]~15_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[85]~15_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[85]~15_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X55_Y36_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X54_Y36_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[97]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[97]~26_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\)))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datab => \U1|alu_v_dut|Equal2~8_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[80]~20_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[97]~26_combout\);

-- Location: LCCOMB_X54_Y36_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|control_v_dut|m3\(9)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\)))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (((\U1|control_v_dut|m3\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datab => \U1|alu_v_dut|Equal2~8_combout\,
	datac => \U1|control_v_dut|m3\(9),
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27_combout\);

-- Location: LCCOMB_X54_Y36_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(8) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(8)) # (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(8)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(8),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X54_Y36_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X54_Y36_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\U1|control_v_dut|m4\(2) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[97]~26_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[97]~26_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[97]~26_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X55_Y36_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[85]~15_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\)))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[85]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~8_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[85]~15_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\);

-- Location: LCCOMB_X54_Y36_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[101]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[101]~22_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[84]~16_combout\,
	datab => \U1|alu_v_dut|Equal2~8_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[101]~22_combout\);

-- Location: LCCOMB_X54_Y36_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[83]~17_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[83]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~8_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[83]~17_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23_combout\);

-- Location: LCCOMB_X55_Y36_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[99]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[99]~24_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[82]~18_combout\,
	datac => \U1|alu_v_dut|Equal2~8_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[99]~24_combout\);

-- Location: LCCOMB_X55_Y36_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[81]~19_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[81]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[81]~19_combout\,
	datab => \U1|alu_v_dut|Equal2~8_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\);

-- Location: LCCOMB_X54_Y36_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X54_Y36_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[99]~24_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[99]~24_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[99]~24_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X54_Y36_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23_combout\ & ((\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23_combout\ & ((\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))) # (!\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23_combout\ & (\U1|control_v_dut|m4\(5) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23_combout\ & ((\U1|control_v_dut|m4\(5)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X54_Y36_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[101]~22_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[101]~22_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[101]~22_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[101]~22_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X54_Y36_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\))) # (!\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X54_Y36_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X54_Y36_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[97]~26_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\)))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[97]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~9_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[97]~26_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\);

-- Location: LCCOMB_X54_Y36_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[113]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[96]~27_combout\,
	datab => \U1|alu_v_dut|Equal2~9_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\);

-- Location: LCCOMB_X54_Y36_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|control_v_dut|m3\(8)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\)))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (((\U1|control_v_dut|m3\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datab => \U1|alu_v_dut|Equal2~9_combout\,
	datac => \U1|control_v_dut|m3\(8),
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\);

-- Location: LCCOMB_X53_Y39_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(7) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(7) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(7)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(7),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X53_Y39_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))))) 
-- # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X53_Y39_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X53_Y39_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))))) 
-- # (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X53_Y39_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[119]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\))))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[102]~21_combout\,
	datab => \U1|alu_v_dut|Equal2~9_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\);

-- Location: LCCOMB_X53_Y39_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[101]~22_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[101]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~9_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[101]~22_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\);

-- Location: LCCOMB_X53_Y39_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[117]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\)))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~9_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[100]~23_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\);

-- Location: LCCOMB_X53_Y39_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[99]~24_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[99]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[99]~24_combout\,
	datab => \U1|alu_v_dut|Equal2~9_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\);

-- Location: LCCOMB_X53_Y39_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[115]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~9_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[98]~25_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\);

-- Location: LCCOMB_X53_Y39_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\U1|control_v_dut|m4\(4) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\U1|control_v_dut|m4\(4) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)) # (!\U1|control_v_dut|m4\(4) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X53_Y39_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))) # (!\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ & (\U1|control_v_dut|m4\(5) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\U1|control_v_dut|m4\(5)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X53_Y39_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X53_Y39_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\))) # (!\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X53_Y39_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\U1|control_v_dut|m4\(8) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X53_Y39_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X55_Y39_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[131]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[131]~41_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datab => \U1|alu_v_dut|Equal2~7_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[131]~41_combout\);

-- Location: LCCOMB_X55_Y39_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datab => \U1|alu_v_dut|Equal2~7_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42_combout\);

-- Location: LCCOMB_X55_Y39_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[129]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[129]~43_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[112]~35_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[129]~43_combout\);

-- Location: LCCOMB_X55_Y39_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|control_v_dut|m3\(7)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\)))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (((\U1|control_v_dut|m3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datab => \U1|control_v_dut|m3\(7),
	datac => \U1|alu_v_dut|Equal2~7_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44_combout\);

-- Location: LCCOMB_X54_Y39_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(6) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(6) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(6)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(6),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X54_Y39_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X54_Y39_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\U1|control_v_dut|m4\(2) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[129]~43_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[129]~43_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[129]~43_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[129]~43_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X54_Y39_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X54_Y39_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[131]~41_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[131]~41_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[131]~41_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X54_Y39_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datab => \U1|alu_v_dut|Equal2~7_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\);

-- Location: LCCOMB_X54_Y39_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[135]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[135]~37_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\)))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[135]~37_combout\);

-- Location: LCCOMB_X53_Y39_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\);

-- Location: LCCOMB_X54_Y39_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[133]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[133]~39_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[133]~39_combout\);

-- Location: LCCOMB_X54_Y39_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\)))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\);

-- Location: LCCOMB_X54_Y39_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))))) 
-- # (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X54_Y39_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[133]~39_combout\ $ (\U1|control_v_dut|m4\(6) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[133]~39_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\) # 
-- (!\U1|control_v_dut|m4\(6)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[133]~39_combout\ & (!\U1|control_v_dut|m4\(6) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datab => \U1|control_v_dut|m4\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X54_Y39_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\))) # (!\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X54_Y39_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[135]~37_combout\ $ (\U1|control_v_dut|m4\(8) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[135]~37_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\) # 
-- (!\U1|control_v_dut|m4\(8)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[135]~37_combout\ & (!\U1|control_v_dut|m4\(8) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[135]~37_combout\,
	datab => \U1|control_v_dut|m4\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X54_Y39_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\))) # (!\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X54_Y39_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X56_Y42_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[131]~41_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\)))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[131]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~10_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[131]~41_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50_combout\);

-- Location: LCCOMB_X55_Y39_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[147]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[147]~51_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\)))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datab => \U1|alu_v_dut|Equal2~10_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[130]~42_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[147]~51_combout\);

-- Location: LCCOMB_X55_Y42_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[129]~43_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[129]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~10_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[129]~43_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52_combout\);

-- Location: LCCOMB_X55_Y39_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[145]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[145]~53_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~10_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[128]~44_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[145]~53_combout\);

-- Location: LCCOMB_X55_Y41_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (((\U1|control_v_dut|m3\(6))))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\)) # (!\U1|alu_v_dut|Equal2~10_combout\ & 
-- ((\U1|control_v_dut|m3\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datab => \U1|control_v_dut|m3\(6),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|alu_v_dut|Equal2~10_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54_combout\);

-- Location: LCCOMB_X54_Y40_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(5) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(5) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(5)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(5),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X54_Y40_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X54_Y40_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\U1|control_v_dut|m4\(2) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[145]~53_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[145]~53_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[145]~53_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X54_Y40_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X54_Y40_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\U1|control_v_dut|m4\(4) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[147]~51_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\U1|control_v_dut|m4\(4) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[147]~51_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)) # (!\U1|control_v_dut|m4\(4) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[147]~51_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X54_Y40_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50_combout\ & ((\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50_combout\ & ((\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # (GND))) # (!\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50_combout\ & (\U1|control_v_dut|m4\(5) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50_combout\ & ((\U1|control_v_dut|m4\(5)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50_combout\,
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X54_Y39_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[153]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[153]~45_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~10_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[136]~36_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[153]~45_combout\);

-- Location: LCCOMB_X54_Y40_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[135]~37_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\))) # (!\U1|alu_v_dut|Equal2~10_combout\ 
-- & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[135]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[135]~37_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datac => \U1|alu_v_dut|Equal2~10_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\);

-- Location: LCCOMB_X54_Y40_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[151]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[151]~47_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[134]~38_combout\,
	datab => \U1|alu_v_dut|Equal2~10_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[151]~47_combout\);

-- Location: LCCOMB_X54_Y40_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[133]~39_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[133]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[133]~39_combout\,
	datab => \U1|alu_v_dut|Equal2~10_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\);

-- Location: LCCOMB_X55_Y39_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[149]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[149]~49_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\)))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datab => \U1|alu_v_dut|Equal2~10_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[132]~40_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[149]~49_combout\);

-- Location: LCCOMB_X54_Y40_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[149]~49_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[149]~49_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[149]~49_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[149]~49_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X54_Y40_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\))) # (!\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X54_Y40_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\U1|control_v_dut|m4\(8) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[151]~47_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[151]~47_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[151]~47_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[151]~47_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X54_Y40_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\))) # (!\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X54_Y40_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\U1|control_v_dut|m4\(10) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[153]~45_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\U1|control_v_dut|m4\(10) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[153]~45_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)) # (!\U1|control_v_dut|m4\(10) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[153]~45_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(10),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X54_Y40_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X56_Y42_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[165]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[165]~60_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[148]~50_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[165]~60_combout\);

-- Location: LCCOMB_X55_Y40_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[153]~45_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[153]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[153]~45_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55_combout\);

-- Location: LCCOMB_X55_Y40_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[169]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[169]~56_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[152]~46_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[169]~56_combout\);

-- Location: LCCOMB_X54_Y40_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[151]~47_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[151]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[151]~47_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\);

-- Location: LCCOMB_X57_Y40_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[167]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[167]~58_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[150]~48_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[167]~58_combout\);

-- Location: LCCOMB_X55_Y39_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[149]~49_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[149]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[149]~49_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59_combout\);

-- Location: LCCOMB_X55_Y39_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[147]~51_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[147]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[147]~51_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\);

-- Location: LCCOMB_X55_Y42_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[163]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[163]~62_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[146]~52_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[163]~62_combout\);

-- Location: LCCOMB_X55_Y39_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[145]~53_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[145]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[145]~53_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\);

-- Location: LCCOMB_X55_Y41_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|control_v_dut|m3\(5))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\))))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|control_v_dut|m3\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(5),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\);

-- Location: LCCOMB_X55_Y40_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(4) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(4)) # (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(4)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(4),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X55_Y40_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X55_Y40_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[161]~64_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[161]~64_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[161]~64_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X55_Y40_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X55_Y40_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\U1|control_v_dut|m4\(4) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[163]~62_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\U1|control_v_dut|m4\(4) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[163]~62_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)) # (!\U1|control_v_dut|m4\(4) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[163]~62_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X55_Y40_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X55_Y40_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[165]~60_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[165]~60_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[165]~60_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X55_Y40_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59_combout\ & ((\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\U1|control_v_dut|m4\(7) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59_combout\ & ((\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # (GND))) # (!\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59_combout\ & (\U1|control_v_dut|m4\(7) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59_combout\ & ((\U1|control_v_dut|m4\(7)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datab => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X55_Y40_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[167]~58_combout\ $ (\U1|control_v_dut|m4\(8) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[167]~58_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\) # 
-- (!\U1|control_v_dut|m4\(8)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[167]~58_combout\ & (!\U1|control_v_dut|m4\(8) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datab => \U1|control_v_dut|m4\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X55_Y40_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\))) # (!\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X55_Y40_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\U1|control_v_dut|m4\(10) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[169]~56_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\U1|control_v_dut|m4\(10) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[169]~56_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)) # (!\U1|control_v_dut|m4\(10) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[169]~56_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(10),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X55_Y40_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55_combout\ & ((\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\U1|control_v_dut|m4\(11) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55_combout\ & ((\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # (GND))) # (!\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55_combout\ & (\U1|control_v_dut|m4\(11) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55_combout\ & ((\U1|control_v_dut|m4\(11)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datab => \U1|control_v_dut|m4\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X55_Y40_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X56_Y42_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[165]~60_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[165]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[165]~60_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\);

-- Location: LCCOMB_X55_Y42_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ = (!\U1|control_v_dut|m4\(14) & (!\U1|control_v_dut|m4\(15) & !\U1|control_v_dut|m4\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(14),
	datac => \U1|control_v_dut|m4\(15),
	datad => \U1|control_v_dut|m4\(13),
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\);

-- Location: LCCOMB_X55_Y39_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[181]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[181]~72_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[164]~61_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[181]~72_combout\);

-- Location: LCCOMB_X55_Y42_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[163]~62_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\)))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[163]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[163]~62_combout\,
	datac => \U1|alu_v_dut|Equal2~1_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73_combout\);

-- Location: LCCOMB_X55_Y39_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[179]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[179]~74_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[162]~63_combout\,
	datab => \U1|alu_v_dut|Equal2~1_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[179]~74_combout\);

-- Location: LCCOMB_X55_Y41_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[177]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[177]~76_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[160]~65_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[177]~76_combout\);

-- Location: LCCOMB_X56_Y43_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|control_v_dut|m3\(4))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|control_v_dut|m3\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(4),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datac => \U1|alu_v_dut|Equal2~1_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77_combout\);

-- Location: LCCOMB_X56_Y40_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(3) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(3)) # (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(3)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(3),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X56_Y40_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X56_Y40_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[177]~76_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[177]~76_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[177]~76_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X56_Y40_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X56_Y40_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[179]~74_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[179]~74_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[179]~74_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X56_Y40_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73_combout\ & ((\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73_combout\ & ((\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # (GND))) # (!\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73_combout\ & (\U1|control_v_dut|m4\(5) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73_combout\ & ((\U1|control_v_dut|m4\(5)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X56_Y40_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[181]~72_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[181]~72_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[181]~72_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X56_Y40_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\))) # (!\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X55_Y40_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[187]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[187]~66_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[170]~55_combout\,
	datab => \U1|alu_v_dut|Equal2~1_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[187]~66_combout\);

-- Location: LCCOMB_X56_Y40_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[169]~56_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[169]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[169]~56_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\);

-- Location: LCCOMB_X56_Y40_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[185]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[185]~68_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\)))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[168]~57_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[185]~68_combout\);

-- Location: LCCOMB_X57_Y40_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[167]~58_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[167]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[167]~58_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\);

-- Location: LCCOMB_X55_Y39_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[183]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[183]~70_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[166]~59_combout\,
	datab => \U1|alu_v_dut|Equal2~1_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[183]~70_combout\);

-- Location: LCCOMB_X56_Y40_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[183]~70_combout\ $ (\U1|control_v_dut|m4\(8) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[183]~70_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\) # 
-- (!\U1|control_v_dut|m4\(8)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[183]~70_combout\ & (!\U1|control_v_dut|m4\(8) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datab => \U1|control_v_dut|m4\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X56_Y40_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\))) # (!\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X56_Y40_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\U1|control_v_dut|m4\(10) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[185]~68_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\U1|control_v_dut|m4\(10) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[185]~68_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)) # (!\U1|control_v_dut|m4\(10) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[185]~68_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(10),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X56_Y40_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\U1|control_v_dut|m4\(11) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\))) # (!\U1|control_v_dut|m4\(11) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(11),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X56_Y40_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[187]~66_combout\ $ (\U1|control_v_dut|m4\(12) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[187]~66_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\) # 
-- (!\U1|control_v_dut|m4\(12)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[187]~66_combout\ & (!\U1|control_v_dut|m4\(12) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datab => \U1|control_v_dut|m4\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X56_Y40_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X56_Y42_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[199]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[199]~83_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[182]~71_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[199]~83_combout\);

-- Location: LCCOMB_X55_Y39_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[181]~72_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[181]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[181]~72_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84_combout\);

-- Location: LCCOMB_X55_Y42_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[197]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[197]~85_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[180]~73_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[197]~85_combout\);

-- Location: LCCOMB_X55_Y39_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[179]~74_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[179]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[179]~74_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86_combout\);

-- Location: LCCOMB_X55_Y41_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[177]~76_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[177]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[177]~76_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88_combout\);

-- Location: LCCOMB_X56_Y43_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[193]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[193]~89_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[176]~77_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[193]~89_combout\);

-- Location: LCCOMB_X57_Y41_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (((\U1|control_v_dut|m3\(3))))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|control_v_dut|m3\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datab => \U1|control_v_dut|m3\(3),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\);

-- Location: LCCOMB_X56_Y39_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(2) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(2) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(2)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(2),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X56_Y39_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X56_Y39_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[193]~89_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[193]~89_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[193]~89_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[193]~89_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X56_Y39_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X56_Y39_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[195]~87_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[195]~87_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[195]~87_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[195]~87_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X56_Y39_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86_combout\ & ((\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86_combout\ & ((\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (GND))) # (!\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86_combout\ & (\U1|control_v_dut|m4\(5) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86_combout\ & ((\U1|control_v_dut|m4\(5)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X56_Y39_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[197]~85_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[197]~85_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[197]~85_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[197]~85_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X56_Y39_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84_combout\ & ((\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\U1|control_v_dut|m4\(7) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84_combout\ & ((\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # (GND))) # (!\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84_combout\ & (\U1|control_v_dut|m4\(7) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84_combout\ & ((\U1|control_v_dut|m4\(7)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84_combout\,
	datab => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X56_Y39_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\U1|control_v_dut|m4\(8) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[199]~83_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[199]~83_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[199]~83_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X56_Y39_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[187]~66_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[187]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[187]~66_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\);

-- Location: LCCOMB_X55_Y41_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[203]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[203]~79_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[186]~67_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[203]~79_combout\);

-- Location: LCCOMB_X57_Y41_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[185]~68_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[185]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[185]~68_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80_combout\);

-- Location: LCCOMB_X57_Y40_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[201]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[201]~81_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[184]~69_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[201]~81_combout\);

-- Location: LCCOMB_X55_Y39_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[183]~70_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[183]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[183]~70_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82_combout\);

-- Location: LCCOMB_X56_Y39_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82_combout\ & ((\U1|control_v_dut|m4\(9) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\U1|control_v_dut|m4\(9) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82_combout\ & ((\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # (GND))) # (!\U1|control_v_dut|m4\(9) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82_combout\ & (\U1|control_v_dut|m4\(9) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82_combout\ & ((\U1|control_v_dut|m4\(9)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datab => \U1|control_v_dut|m4\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X56_Y39_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\U1|control_v_dut|m4\(10) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[201]~81_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\U1|control_v_dut|m4\(10) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[201]~81_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)) # (!\U1|control_v_dut|m4\(10) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[201]~81_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(10),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X56_Y39_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80_combout\ & ((\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\U1|control_v_dut|m4\(11) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80_combout\ & ((\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # (GND))) # (!\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80_combout\ & (\U1|control_v_dut|m4\(11) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80_combout\ & ((\U1|control_v_dut|m4\(11)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datab => \U1|control_v_dut|m4\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X56_Y39_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\U1|control_v_dut|m4\(12) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[203]~79_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\U1|control_v_dut|m4\(12) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[203]~79_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)) # (!\U1|control_v_dut|m4\(12) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[203]~79_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(12),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X56_Y39_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\U1|control_v_dut|m4\(13) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(13) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\U1|control_v_dut|m4\(13) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\))) # (!\U1|control_v_dut|m4\(13) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(13),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X56_Y39_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X56_Y42_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[199]~83_combout\)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[199]~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[199]~83_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\);

-- Location: LCCOMB_X56_Y42_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[215]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[215]~97_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[198]~84_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[215]~97_combout\);

-- Location: LCCOMB_X55_Y42_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[197]~85_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[197]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[197]~85_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\);

-- Location: LCCOMB_X57_Y39_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[213]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[213]~99_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[196]~86_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[213]~99_combout\);

-- Location: LCCOMB_X55_Y41_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[211]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[211]~101_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[194]~88_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[211]~101_combout\);

-- Location: LCCOMB_X56_Y43_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[193]~89_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[193]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[193]~89_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\);

-- Location: LCCOMB_X57_Y41_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[209]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[209]~103_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[192]~90_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[209]~103_combout\);

-- Location: LCCOMB_X57_Y39_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|control_v_dut|m3\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (((\U1|control_v_dut|m3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datac => \U1|control_v_dut|m3\(2),
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\);

-- Location: LCCOMB_X56_Y41_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(1) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(1)) # (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(1)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(1),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X56_Y41_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X56_Y41_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[209]~103_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[209]~103_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[209]~103_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X56_Y41_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X56_Y41_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[211]~101_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[211]~101_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[211]~101_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[211]~101_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X56_Y41_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X56_Y41_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[213]~99_combout\ $ (\U1|control_v_dut|m4\(6) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[213]~99_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\) # 
-- (!\U1|control_v_dut|m4\(6)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[213]~99_combout\ & (!\U1|control_v_dut|m4\(6) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datab => \U1|control_v_dut|m4\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X56_Y41_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\))) # (!\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X56_Y41_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[215]~97_combout\ $ (\U1|control_v_dut|m4\(8) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[215]~97_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\) # 
-- (!\U1|control_v_dut|m4\(8)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[215]~97_combout\ & (!\U1|control_v_dut|m4\(8) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[215]~97_combout\,
	datab => \U1|control_v_dut|m4\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X56_Y41_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\))) # (!\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X57_Y41_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[221]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[221]~91_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[204]~78_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[221]~91_combout\);

-- Location: LCCOMB_X55_Y41_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[203]~79_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[203]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92_combout\);

-- Location: LCCOMB_X57_Y41_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[219]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[219]~93_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[202]~80_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[219]~93_combout\);

-- Location: LCCOMB_X57_Y40_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[201]~81_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[201]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[201]~81_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\);

-- Location: LCCOMB_X56_Y42_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[217]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[217]~95_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[200]~82_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[217]~95_combout\);

-- Location: LCCOMB_X56_Y41_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[217]~95_combout\ $ (\U1|control_v_dut|m4\(10) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[217]~95_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\) # 
-- (!\U1|control_v_dut|m4\(10)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[217]~95_combout\ & (!\U1|control_v_dut|m4\(10) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datab => \U1|control_v_dut|m4\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X56_Y41_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\U1|control_v_dut|m4\(11) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\))) # (!\U1|control_v_dut|m4\(11) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(11),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: LCCOMB_X56_Y41_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\U1|control_v_dut|m4\(12) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[219]~93_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\U1|control_v_dut|m4\(12) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[219]~93_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)) # (!\U1|control_v_dut|m4\(12) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[219]~93_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(12),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X56_Y41_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92_combout\ & ((\U1|control_v_dut|m4\(13) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\U1|control_v_dut|m4\(13) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92_combout\ & ((\U1|control_v_dut|m4\(13) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # (GND))) # (!\U1|control_v_dut|m4\(13) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92_combout\ & (\U1|control_v_dut|m4\(13) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92_combout\ & ((\U1|control_v_dut|m4\(13)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datab => \U1|control_v_dut|m4\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X56_Y41_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\U1|control_v_dut|m4\(14) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[221]~91_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\U1|control_v_dut|m4\(14) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[221]~91_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)) # (!\U1|control_v_dut|m4\(14) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[221]~91_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(14),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X56_Y41_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X56_Y42_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[233]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\ = (\U1|control_v_dut|m4\(15) & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\)))) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[216]~96_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\);

-- Location: LCCOMB_X56_Y42_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[232]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[215]~97_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[215]~97_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[215]~97_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\);

-- Location: LCCOMB_X55_Y42_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[231]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[231]~112_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[214]~98_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[231]~112_combout\);

-- Location: LCCOMB_X57_Y43_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[230]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[230]~113_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[213]~99_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[213]~99_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[213]~99_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[230]~113_combout\);

-- Location: LCCOMB_X57_Y43_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\ = (\U1|control_v_dut|m4\(15) & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[211]~101_combout\)))) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[211]~101_combout\))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[211]~101_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\);

-- Location: LCCOMB_X56_Y43_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[227]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[227]~116_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[210]~102_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[227]~116_combout\);

-- Location: LCCOMB_X57_Y41_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[209]~103_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[209]~103_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[209]~103_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\);

-- Location: LCCOMB_X57_Y39_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[225]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[225]~118_combout\ = (\U1|control_v_dut|m4\(15) & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\)))) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[208]~104_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[225]~118_combout\);

-- Location: LCCOMB_X57_Y41_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|control_v_dut|m3\(1))) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|control_v_dut|m3\(1))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(1),
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\);

-- Location: LCCOMB_X57_Y43_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(0) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(0)) # (GND)))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(0)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\);

-- Location: LCCOMB_X57_Y43_N18
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\);

-- Location: LCCOMB_X57_Y43_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[225]~118_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[225]~118_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[225]~118_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[225]~118_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\);

-- Location: LCCOMB_X57_Y43_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\);

-- Location: LCCOMB_X57_Y43_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[227]~116_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[227]~116_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[227]~116_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[227]~116_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\);

-- Location: LCCOMB_X57_Y43_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\);

-- Location: LCCOMB_X57_Y43_N28
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[229]~114_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[229]~114_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[229]~114_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[229]~114_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\);

-- Location: LCCOMB_X57_Y43_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[230]~113_combout\ & ((\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\)) # (!\U1|control_v_dut|m4\(7) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[230]~113_combout\ & ((\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\) # (GND))) # (!\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[230]~113_combout\ & (\U1|control_v_dut|m4\(7) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[230]~113_combout\ & ((\U1|control_v_dut|m4\(7)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[230]~113_combout\,
	datab => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\);

-- Location: LCCOMB_X57_Y42_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[231]~112_combout\ $ (\U1|control_v_dut|m4\(8) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[231]~112_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\) # 
-- (!\U1|control_v_dut|m4\(8)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[231]~112_combout\ & (!\U1|control_v_dut|m4\(8) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[231]~112_combout\,
	datab => \U1|control_v_dut|m4\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\);

-- Location: LCCOMB_X57_Y42_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ & ((\U1|control_v_dut|m4\(9) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\)) # (!\U1|control_v_dut|m4\(9) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ & ((\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\) # (GND))) # (!\U1|control_v_dut|m4\(9) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ & (\U1|control_v_dut|m4\(9) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ & ((\U1|control_v_dut|m4\(9)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\,
	datab => \U1|control_v_dut|m4\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\);

-- Location: LCCOMB_X57_Y42_N4
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\ $ (\U1|control_v_dut|m4\(10) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\) # 
-- (!\U1|control_v_dut|m4\(10)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\ & (!\U1|control_v_dut|m4\(10) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\,
	datab => \U1|control_v_dut|m4\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\);

-- Location: LCCOMB_X57_Y42_N24
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[221]~91_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[221]~91_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[221]~91_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\);

-- Location: LCCOMB_X57_Y42_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[237]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[220]~92_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\);

-- Location: LCCOMB_X57_Y41_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ = (\U1|control_v_dut|m4\(15) & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[219]~93_combout\)))) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[219]~93_combout\))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[219]~93_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\);

-- Location: LCCOMB_X57_Y40_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[235]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[218]~94_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\);

-- Location: LCCOMB_X56_Y42_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[234]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[217]~95_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[217]~95_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[217]~95_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\);

-- Location: LCCOMB_X57_Y42_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ & ((\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\)) # (!\U1|control_v_dut|m4\(11) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ & VCC)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ & ((\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\) # (GND))) # (!\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ & (\U1|control_v_dut|m4\(11) & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ & ((\U1|control_v_dut|m4\(11)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\,
	datab => \U1|control_v_dut|m4\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\);

-- Location: LCCOMB_X57_Y42_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\ = ((\U1|control_v_dut|m4\(12) $ (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\ $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ = CARRY((\U1|control_v_dut|m4\(12) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\)) # (!\U1|control_v_dut|m4\(12) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(12),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\);

-- Location: LCCOMB_X57_Y42_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\ = (\U1|control_v_dut|m4\(13) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(13) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ = CARRY((\U1|control_v_dut|m4\(13) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\))) # (!\U1|control_v_dut|m4\(13) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(13),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\);

-- Location: LCCOMB_X57_Y42_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\ = ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\ $ (\U1|control_v_dut|m4\(14) $ 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\)))) # (GND)
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ = CARRY((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\ & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\) # 
-- (!\U1|control_v_dut|m4\(14)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\ & (!\U1|control_v_dut|m4\(14) & !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\,
	datab => \U1|control_v_dut|m4\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\);

-- Location: LCCOMB_X57_Y42_N14
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ = (\U1|control_v_dut|m4\(15) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(15) & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ & VCC)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\))))
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ = CARRY((\U1|control_v_dut|m4\(15) & ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\))) # (!\U1|control_v_dut|m4\(15) & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ & 
-- !\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\,
	cout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\);

-- Location: LCCOMB_X57_Y42_N16
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X58_Y42_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[250]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[250]~127_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[250]~127_combout\);

-- Location: LCCOMB_X58_Y42_N12
\U1|alu_v_dut|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector13~1_combout\ = (\U1|alu_v_dut|m2[1]~15_combout\ & ((\U1|alu_v_dut|Selector13~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[250]~127_combout\))) # (!\U1|alu_v_dut|Selector13~0_combout\ & 
-- (\U1|alu_v_dut|Add6~20_combout\)))) # (!\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Selector13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~15_combout\,
	datab => \U1|alu_v_dut|Selector13~0_combout\,
	datac => \U1|alu_v_dut|Add6~20_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[250]~127_combout\,
	combout => \U1|alu_v_dut|Selector13~1_combout\);

-- Location: LCCOMB_X58_Y42_N6
\U1|alu_v_dut|Selector13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector13~8_combout\ = (\U1|control_v_dut|opcode\(2) & (((\U1|alu_v_dut|m2[1]~14_combout\) # (\U1|alu_v_dut|Selector13~1_combout\)))) # (!\U1|control_v_dut|opcode\(2) & (\U1|alu_v_dut|Selector13~7_combout\ & 
-- (!\U1|alu_v_dut|m2[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|alu_v_dut|Selector13~7_combout\,
	datac => \U1|alu_v_dut|m2[1]~14_combout\,
	datad => \U1|alu_v_dut|Selector13~1_combout\,
	combout => \U1|alu_v_dut|Selector13~8_combout\);

-- Location: LCCOMB_X58_Y42_N20
\U1|alu_v_dut|Selector13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector13~9_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & ((\U1|alu_v_dut|Selector13~8_combout\ & ((!\U1|control_v_dut|m3\(10)))) # (!\U1|alu_v_dut|Selector13~8_combout\ & (\U1|alu_v_dut|temp\(10))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & 
-- (((\U1|alu_v_dut|Selector13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(10),
	datab => \U1|control_v_dut|m3\(10),
	datac => \U1|alu_v_dut|m2[1]~14_combout\,
	datad => \U1|alu_v_dut|Selector13~8_combout\,
	combout => \U1|alu_v_dut|Selector13~9_combout\);

-- Location: LCCOMB_X58_Y42_N4
\U1|alu_v_dut|Selector13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector13~10_combout\ = (!\U1|alu_v_dut|m2[15]~88_combout\ & \U1|alu_v_dut|Selector13~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[15]~88_combout\,
	datad => \U1|alu_v_dut|Selector13~9_combout\,
	combout => \U1|alu_v_dut|Selector13~10_combout\);

-- Location: LCCOMB_X58_Y39_N16
\U1|alu_v_dut|m2[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[0]~25_combout\ = (\U1|control_v_dut|opcode\(2) & ((!\U1|control_v_dut|opcode\(1)))) # (!\U1|control_v_dut|opcode\(2) & ((\U1|control_v_dut|opcode\(1)) # (!\U1|control_v_dut|opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110100111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|m2[0]~25_combout\);

-- Location: LCCOMB_X57_Y35_N0
\U1|alu_v_dut|m2[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[0]~26_combout\ = (((\U1|control_v_dut|m4\(0)) # (!\U1|alu_v_dut|Equal2~0_combout\)) # (!\U1|control_v_dut|opcode\(0))) # (!\U1|alu_v_dut|Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~4_combout\,
	datab => \U1|control_v_dut|opcode\(0),
	datac => \U1|control_v_dut|m4\(0),
	datad => \U1|alu_v_dut|Equal2~0_combout\,
	combout => \U1|alu_v_dut|m2[0]~26_combout\);

-- Location: LCCOMB_X58_Y39_N30
\U1|alu_v_dut|Selector24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~2_combout\ = (!\U1|control_v_dut|opcode\(1) & \U1|alu_v_dut|addInv[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|addInv[0]~18_combout\,
	combout => \U1|alu_v_dut|Selector24~2_combout\);

-- Location: LCCOMB_X58_Y38_N10
\U1|alu_v_dut|Selector24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector24~3_combout\ = (\U1|alu_v_dut|stage\(1) & (!\U1|control_v_dut|opcode\(1) & \U1|alu_v_dut|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|stage\(1),
	datac => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Decoder0~4_combout\,
	combout => \U1|alu_v_dut|Selector24~3_combout\);

-- Location: LCCOMB_X57_Y35_N24
\U1|alu_v_dut|m2[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[0]~27_combout\ = (\U1|alu_v_dut|FR_out[15]~0_combout\ & (((\U1|control_v_dut|m4\(0)) # (!\U1|alu_v_dut|Equal2~0_combout\)) # (!\U1|alu_v_dut|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~4_combout\,
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|alu_v_dut|Equal2~0_combout\,
	datad => \U1|alu_v_dut|FR_out[15]~0_combout\,
	combout => \U1|alu_v_dut|m2[0]~27_combout\);

-- Location: LCCOMB_X58_Y38_N0
\U1|alu_v_dut|m2[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[0]~28_combout\ = (\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Selector24~3_combout\) # ((\U1|alu_v_dut|m2[0]~27_combout\)))) # (!\U1|control_v_dut|opcode\(0) & (((!\U1|alu_v_dut|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector24~3_combout\,
	datab => \U1|alu_v_dut|Equal1~0_combout\,
	datac => \U1|alu_v_dut|m2[0]~27_combout\,
	datad => \U1|control_v_dut|opcode\(0),
	combout => \U1|alu_v_dut|m2[0]~28_combout\);

-- Location: LCCOMB_X58_Y39_N28
\U1|alu_v_dut|m2[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[0]~29_combout\ = (\U1|control_v_dut|opcode\(2) & (\U1|alu_v_dut|m2[0]~26_combout\ & (\U1|alu_v_dut|Selector24~2_combout\))) # (!\U1|control_v_dut|opcode\(2) & (((\U1|alu_v_dut|m2[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[0]~26_combout\,
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|alu_v_dut|Selector24~2_combout\,
	datad => \U1|alu_v_dut|m2[0]~28_combout\,
	combout => \U1|alu_v_dut|m2[0]~29_combout\);

-- Location: LCCOMB_X58_Y39_N8
\U1|alu_v_dut|m2[0]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[0]~108_combout\ = (\U1|alu_v_dut|FR_out[12]~4_combout\ & ((\U1|control_v_dut|opcode\(4) & (!\U1|control_v_dut|opcode\(5))) # (!\U1|control_v_dut|opcode\(4) & (\U1|control_v_dut|opcode\(5) & \U1|alu_v_dut|m2[0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[12]~4_combout\,
	datab => \U1|control_v_dut|opcode\(4),
	datac => \U1|control_v_dut|opcode\(5),
	datad => \U1|alu_v_dut|m2[0]~29_combout\,
	combout => \U1|alu_v_dut|m2[0]~108_combout\);

-- Location: LCCOMB_X58_Y39_N18
\U1|alu_v_dut|m2[0]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[0]~109_combout\ = (\U1|alu_v_dut|m2[0]~108_combout\ & ((\U1|control_v_dut|opcode\(5)) # ((\U1|alu_v_dut|m2[0]~25_combout\ & \U1|alu_v_dut|addInv[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[0]~25_combout\,
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|alu_v_dut|m2[0]~108_combout\,
	datad => \U1|alu_v_dut|addInv[0]~18_combout\,
	combout => \U1|alu_v_dut|m2[0]~109_combout\);

-- Location: FF_X58_Y42_N5
\U1|alu_v_dut|m2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector13~10_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(10));

-- Location: LCCOMB_X60_Y34_N20
\U1|control_v_dut|Selector122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector122~0_combout\ = (\U1|control_v_dut|Rn[0][9]~60_combout\ & (((\U1|control_v_dut|Rn[0][9]~61_combout\) # (\U2|altsyncram_component|auto_generated|mux2|_~34_combout\)))) # (!\U1|control_v_dut|Rn[0][9]~60_combout\ & 
-- (\U1|alu_v_dut|m2\(10) & (!\U1|control_v_dut|Rn[0][9]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2\(10),
	datab => \U1|control_v_dut|Rn[0][9]~60_combout\,
	datac => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	combout => \U1|control_v_dut|Selector122~0_combout\);

-- Location: LCCOMB_X60_Y34_N18
\U1|control_v_dut|Selector122~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector122~1_combout\ = (\U1|control_v_dut|Rn[0][9]~61_combout\ & ((\U1|control_v_dut|Selector122~0_combout\ & (!\U1|control_v_dut|SP\(10))) # (!\U1|control_v_dut|Selector122~0_combout\ & ((\U1|control_v_dut|Mux21~4_combout\))))) # 
-- (!\U1|control_v_dut|Rn[0][9]~61_combout\ & (((\U1|control_v_dut|Selector122~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(10),
	datab => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|Mux21~4_combout\,
	datad => \U1|control_v_dut|Selector122~0_combout\,
	combout => \U1|control_v_dut|Selector122~1_combout\);

-- Location: LCCOMB_X60_Y34_N10
\U1|control_v_dut|Selector122~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector122~2_combout\ = (\U1|control_v_dut|Selector122~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector122~1_combout\,
	combout => \U1|control_v_dut|Selector122~2_combout\);

-- Location: FF_X60_Y36_N13
\U1|control_v_dut|Rn[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector122~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][10]~q\);

-- Location: LCCOMB_X57_Y37_N8
\U1|control_v_dut|Selector356~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector356~2_combout\ = (\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|Rn[5][10]~q\) # (\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[4][10]~q\ & ((!\U1|control_v_dut|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Rn[4][10]~q\,
	datac => \U1|control_v_dut|Rn[5][10]~q\,
	datad => \U1|control_v_dut|IR\(2),
	combout => \U1|control_v_dut|Selector356~2_combout\);

-- Location: LCCOMB_X57_Y37_N22
\U1|control_v_dut|Selector356~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector356~3_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Selector356~2_combout\ & ((\U1|control_v_dut|Rn[7][10]~q\))) # (!\U1|control_v_dut|Selector356~2_combout\ & (\U1|control_v_dut|Rn[6][10]~q\)))) # 
-- (!\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|Selector356~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[6][10]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|Selector356~2_combout\,
	datad => \U1|control_v_dut|Rn[7][10]~q\,
	combout => \U1|control_v_dut|Selector356~3_combout\);

-- Location: LCCOMB_X59_Y37_N4
\U1|control_v_dut|Selector356~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector356~0_combout\ = (\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|IR\(2))) # (!\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|IR\(2) & (\U1|control_v_dut|Rn[2][10]~q\)) # (!\U1|control_v_dut|IR\(2) & 
-- ((\U1|control_v_dut|Rn[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|Rn[2][10]~q\,
	datad => \U1|control_v_dut|Rn[0][10]~q\,
	combout => \U1|control_v_dut|Selector356~0_combout\);

-- Location: LCCOMB_X59_Y37_N14
\U1|control_v_dut|Selector356~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector356~1_combout\ = (\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Selector356~0_combout\ & ((\U1|control_v_dut|Rn[3][10]~q\))) # (!\U1|control_v_dut|Selector356~0_combout\ & (\U1|control_v_dut|Rn[1][10]~q\)))) # 
-- (!\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Selector356~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Selector356~0_combout\,
	datac => \U1|control_v_dut|Rn[1][10]~q\,
	datad => \U1|control_v_dut|Rn[3][10]~q\,
	combout => \U1|control_v_dut|Selector356~1_combout\);

-- Location: LCCOMB_X56_Y35_N28
\U1|control_v_dut|m4[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[10]~5_combout\ = (\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector356~3_combout\)) # (!\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector356~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector356~3_combout\,
	datab => \U1|control_v_dut|IR\(3),
	datad => \U1|control_v_dut|Selector356~1_combout\,
	combout => \U1|control_v_dut|m4[10]~5_combout\);

-- Location: FF_X56_Y35_N29
\U1|control_v_dut|m4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[10]~5_combout\,
	asdata => \U1|control_v_dut|Mux21~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(10));

-- Location: FF_X46_Y38_N21
\U1|alu_v_dut|addInv[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|addInv[11]~42_combout\,
	ena => \U1|alu_v_dut|addInv[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|addInv\(11));

-- Location: LCCOMB_X47_Y40_N26
\U1|alu_v_dut|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector45~0_combout\ = (\U1|control_v_dut|useCarry~q\ & (((\U1|control_v_dut|opcode\(0))))) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Add4~22_combout\))) # (!\U1|control_v_dut|opcode\(0) & 
-- (\U1|alu_v_dut|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datab => \U1|alu_v_dut|Add0~22_combout\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|Add4~22_combout\,
	combout => \U1|alu_v_dut|Selector45~0_combout\);

-- Location: LCCOMB_X47_Y40_N20
\U1|alu_v_dut|Selector45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector45~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector45~0_combout\ & (\U1|alu_v_dut|Add3~22_combout\)) # (!\U1|alu_v_dut|Selector45~0_combout\ & ((\U1|alu_v_dut|Add1~22_combout\))))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (((\U1|alu_v_dut|Selector45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datab => \U1|alu_v_dut|Add3~22_combout\,
	datac => \U1|alu_v_dut|Selector45~0_combout\,
	datad => \U1|alu_v_dut|Add1~22_combout\,
	combout => \U1|alu_v_dut|Selector45~1_combout\);

-- Location: LCCOMB_X47_Y39_N18
\U1|alu_v_dut|Selector45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector45~2_combout\ = (\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT11\))) # (!\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Selector45~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Selector45~1_combout\,
	datad => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT11\,
	combout => \U1|alu_v_dut|Selector45~2_combout\);

-- Location: FF_X47_Y39_N19
\U1|alu_v_dut|temp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector45~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(11));

-- Location: LCCOMB_X58_Y42_N30
\U1|alu_v_dut|Selector12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~8_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & (((\U1|alu_v_dut|temp\(11)) # (\U1|control_v_dut|opcode\(2))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & ((\U1|alu_v_dut|m2~94_combout\) # ((!\U1|control_v_dut|opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~94_combout\,
	datab => \U1|alu_v_dut|temp\(11),
	datac => \U1|alu_v_dut|m2[1]~14_combout\,
	datad => \U1|control_v_dut|opcode\(2),
	combout => \U1|alu_v_dut|Selector12~8_combout\);

-- Location: LCCOMB_X58_Y42_N24
\U1|alu_v_dut|Selector12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~11_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|alu_v_dut|Selector12~8_combout\ & ((!\U1|control_v_dut|m3\(11)) # (!\U1|control_v_dut|opcode\(2))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & (!\U1|control_v_dut|opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|alu_v_dut|m2[1]~14_combout\,
	datac => \U1|alu_v_dut|Selector12~8_combout\,
	datad => \U1|control_v_dut|m3\(11),
	combout => \U1|alu_v_dut|Selector12~11_combout\);

-- Location: LCCOMB_X59_Y40_N22
\U1|alu_v_dut|Add7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~22_combout\ = (\U1|control_v_dut|m3\(11) & (\U1|alu_v_dut|Add7~21\ & VCC)) # (!\U1|control_v_dut|m3\(11) & (!\U1|alu_v_dut|Add7~21\))
-- \U1|alu_v_dut|Add7~23\ = CARRY((!\U1|control_v_dut|m3\(11) & !\U1|alu_v_dut|Add7~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~21\,
	combout => \U1|alu_v_dut|Add7~22_combout\,
	cout => \U1|alu_v_dut|Add7~23\);

-- Location: LCCOMB_X59_Y42_N22
\U1|alu_v_dut|Add6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~22_combout\ = (\U1|control_v_dut|m3\(11) & (!\U1|alu_v_dut|Add6~21\)) # (!\U1|control_v_dut|m3\(11) & ((\U1|alu_v_dut|Add6~21\) # (GND)))
-- \U1|alu_v_dut|Add6~23\ = CARRY((!\U1|alu_v_dut|Add6~21\) # (!\U1|control_v_dut|m3\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~21\,
	combout => \U1|alu_v_dut|Add6~22_combout\,
	cout => \U1|alu_v_dut|Add6~23\);

-- Location: LCCOMB_X58_Y42_N26
\U1|alu_v_dut|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~0_combout\ = (\U1|alu_v_dut|m2[1]~15_combout\ & (((\U1|alu_v_dut|m2[1]~16_combout\) # (\U1|alu_v_dut|Add6~22_combout\)))) # (!\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add7~22_combout\ & (!\U1|alu_v_dut|m2[1]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~15_combout\,
	datab => \U1|alu_v_dut|Add7~22_combout\,
	datac => \U1|alu_v_dut|m2[1]~16_combout\,
	datad => \U1|alu_v_dut|Add6~22_combout\,
	combout => \U1|alu_v_dut|Selector12~0_combout\);

-- Location: LCCOMB_X58_Y42_N8
\U1|alu_v_dut|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~1_combout\ = (\U1|alu_v_dut|Selector12~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\) # 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\)) # (!\U1|alu_v_dut|m2[1]~16_combout\))) # (!\U1|alu_v_dut|Selector12~0_combout\ & (\U1|alu_v_dut|m2[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector12~0_combout\,
	datab => \U1|alu_v_dut|m2[1]~16_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\,
	combout => \U1|alu_v_dut|Selector12~1_combout\);

-- Location: LCCOMB_X57_Y36_N24
\U1|alu_v_dut|m2~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~93_combout\ = (\U1|control_v_dut|m4\(11)) # (\U1|control_v_dut|m3\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(11),
	datac => \U1|control_v_dut|m3\(11),
	combout => \U1|alu_v_dut|m2~93_combout\);

-- Location: LCCOMB_X57_Y36_N16
\U1|alu_v_dut|Selector12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~5_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & (\U1|control_v_dut|m4\(11))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\) # 
-- (!\U1|alu_v_dut|Equal2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(11),
	datab => \U1|alu_v_dut|Equal2~6_combout\,
	datac => \U1|alu_v_dut|m2[1]~20_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Selector12~5_combout\);

-- Location: LCCOMB_X57_Y36_N22
\U1|alu_v_dut|Selector12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~6_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & ((\U1|alu_v_dut|m2[1]~21_combout\) # ((\U1|control_v_dut|m3\(11) & \U1|alu_v_dut|Selector12~5_combout\)))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & (!\U1|alu_v_dut|m2[1]~21_combout\ & 
-- ((!\U1|alu_v_dut|Selector12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~20_combout\,
	datab => \U1|alu_v_dut|m2[1]~21_combout\,
	datac => \U1|control_v_dut|m3\(11),
	datad => \U1|alu_v_dut|Selector12~5_combout\,
	combout => \U1|alu_v_dut|Selector12~6_combout\);

-- Location: LCCOMB_X54_Y37_N4
\U1|alu_v_dut|ShiftRight0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~54_combout\ = (!\U1|control_v_dut|m4\(1) & ((\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(13))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(13),
	datad => \U1|control_v_dut|m3\(14),
	combout => \U1|alu_v_dut|ShiftRight0~54_combout\);

-- Location: LCCOMB_X52_Y39_N2
\U1|alu_v_dut|ShiftRight0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~28_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(11)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(12),
	datad => \U1|control_v_dut|m3\(11),
	combout => \U1|alu_v_dut|ShiftRight0~28_combout\);

-- Location: LCCOMB_X54_Y37_N22
\U1|alu_v_dut|ShiftRight0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~55_combout\ = (\U1|alu_v_dut|ShiftRight0~54_combout\) # ((\U1|alu_v_dut|ShiftRight0~28_combout\ & \U1|control_v_dut|m4\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~54_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~28_combout\,
	datad => \U1|control_v_dut|m4\(1),
	combout => \U1|alu_v_dut|ShiftRight0~55_combout\);

-- Location: LCCOMB_X54_Y37_N12
\U1|alu_v_dut|ShiftRight0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~56_combout\ = (\U1|control_v_dut|m4\(1) & (\U1|control_v_dut|m3\(15) & \U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datac => \U1|control_v_dut|m3\(15),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~56_combout\);

-- Location: LCCOMB_X54_Y37_N6
\U1|alu_v_dut|ShiftRight0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~57_combout\ = (\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~55_combout\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~55_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~56_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~57_combout\);

-- Location: LCCOMB_X52_Y39_N12
\U1|alu_v_dut|ShiftRight0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~43_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(12))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(12),
	datad => \U1|control_v_dut|m3\(11),
	combout => \U1|alu_v_dut|ShiftRight0~43_combout\);

-- Location: LCCOMB_X54_Y37_N16
\U1|alu_v_dut|ShiftRight0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~42_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(14)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(13),
	datad => \U1|control_v_dut|m3\(14),
	combout => \U1|alu_v_dut|ShiftRight0~42_combout\);

-- Location: LCCOMB_X53_Y40_N20
\U1|alu_v_dut|ShiftRight2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~17_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~42_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datac => \U1|alu_v_dut|ShiftRight0~43_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~42_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~17_combout\);

-- Location: LCCOMB_X53_Y40_N4
\U1|alu_v_dut|ShiftRight2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~9_combout\ = (\U1|control_v_dut|m3\(15) & !\U1|control_v_dut|m4\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(15),
	datac => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight2~9_combout\);

-- Location: LCCOMB_X53_Y40_N10
\U1|alu_v_dut|ShiftRight2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~18_combout\ = (\U1|control_v_dut|m4\(2) & (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight2~9_combout\)))) # (!\U1|control_v_dut|m4\(2) & (((\U1|alu_v_dut|ShiftRight2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|ShiftRight2~17_combout\,
	datac => \U1|control_v_dut|m4\(2),
	datad => \U1|alu_v_dut|ShiftRight2~9_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~18_combout\);

-- Location: LCCOMB_X53_Y40_N28
\U1|alu_v_dut|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~2_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & (((\U1|alu_v_dut|ShiftRight2~18_combout\)))) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|alu_v_dut|ShiftRight0~60_combout\ & 
-- (\U1|alu_v_dut|ShiftRight0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(1),
	datab => \U1|alu_v_dut|ShiftRight0~60_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~57_combout\,
	datad => \U1|alu_v_dut|ShiftRight2~18_combout\,
	combout => \U1|alu_v_dut|Selector12~2_combout\);

-- Location: LCCOMB_X47_Y38_N10
\U1|alu_v_dut|ShiftRight0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~12_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(6))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(6),
	datac => \U1|control_v_dut|m3\(7),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~12_combout\);

-- Location: LCCOMB_X52_Y37_N26
\U1|alu_v_dut|ShiftRight0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~11_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(4)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(5),
	datac => \U1|control_v_dut|m3\(4),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~11_combout\);

-- Location: LCCOMB_X53_Y38_N6
\U1|alu_v_dut|ShiftRight0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~13_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~11_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftRight0~12_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~11_combout\,
	datad => \U1|control_v_dut|m4\(1),
	combout => \U1|alu_v_dut|ShiftRight0~13_combout\);

-- Location: LCCOMB_X52_Y37_N30
\U1|alu_v_dut|ShiftRight0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~9_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(2))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(2),
	datac => \U1|control_v_dut|m3\(3),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~9_combout\);

-- Location: LCCOMB_X52_Y37_N12
\U1|alu_v_dut|ShiftRight0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~8_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(0))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(0),
	datac => \U1|control_v_dut|m3\(1),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~8_combout\);

-- Location: LCCOMB_X52_Y37_N16
\U1|alu_v_dut|ShiftRight0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~10_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~8_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(1),
	datac => \U1|alu_v_dut|ShiftRight0~9_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~8_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~10_combout\);

-- Location: LCCOMB_X52_Y39_N28
\U1|alu_v_dut|ShiftRight0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~15_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(8)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(9),
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(8),
	combout => \U1|alu_v_dut|ShiftRight0~15_combout\);

-- Location: LCCOMB_X53_Y38_N10
\U1|alu_v_dut|ShiftRight0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~17_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~15_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(1),
	datac => \U1|alu_v_dut|ShiftRight0~16_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~15_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~17_combout\);

-- Location: LCCOMB_X53_Y38_N18
\U1|alu_v_dut|ShiftLeft0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~26_combout\ = (!\U1|control_v_dut|m4\(2) & ((\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|ShiftRight0~10_combout\)) # (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|ShiftRight0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~10_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datac => \U1|control_v_dut|m4\(2),
	datad => \U1|alu_v_dut|ShiftRight0~17_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X53_Y38_N24
\U1|alu_v_dut|ShiftLeft0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~27_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|ShiftLeft0~26_combout\) # ((\U1|alu_v_dut|ShiftRight0~13_combout\ & \U1|alu_v_dut|m2~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~13_combout\,
	datab => \U1|alu_v_dut|ShiftLeft0~26_combout\,
	datac => \U1|alu_v_dut|Equal2~5_combout\,
	datad => \U1|alu_v_dut|m2~74_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X53_Y40_N24
\U1|alu_v_dut|m2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~42_combout\ = (\U1|alu_v_dut|Add9~0_combout\ & ((\U1|alu_v_dut|ShiftRight0~42_combout\))) # (!\U1|alu_v_dut|Add9~0_combout\ & (\U1|alu_v_dut|ShiftRight0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add9~0_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~43_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~42_combout\,
	combout => \U1|alu_v_dut|m2~42_combout\);

-- Location: LCCOMB_X53_Y40_N2
\U1|alu_v_dut|ShiftRight1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~27_combout\ = (\U1|alu_v_dut|Add9~2_combout\ & (\U1|alu_v_dut|ShiftRight2~9_combout\ & (!\U1|alu_v_dut|Add9~0_combout\))) # (!\U1|alu_v_dut|Add9~2_combout\ & (((\U1|alu_v_dut|m2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~9_combout\,
	datab => \U1|alu_v_dut|Add9~0_combout\,
	datac => \U1|alu_v_dut|Add9~2_combout\,
	datad => \U1|alu_v_dut|m2~42_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~27_combout\);

-- Location: LCCOMB_X53_Y40_N30
\U1|alu_v_dut|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~3_combout\ = (\U1|alu_v_dut|ShiftLeft0~27_combout\) # ((\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|alu_v_dut|ShiftRight1~29_combout\ & \U1|alu_v_dut|ShiftRight1~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(1),
	datab => \U1|alu_v_dut|ShiftLeft0~27_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~29_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~27_combout\,
	combout => \U1|alu_v_dut|Selector12~3_combout\);

-- Location: LCCOMB_X53_Y40_N12
\U1|alu_v_dut|Selector12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~4_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(2) & ((\U1|alu_v_dut|Selector12~3_combout\) # ((\U1|alu_v_dut|Selector12~2_combout\ & !\U1|control_v_dut|flagToShifthAndRot\(1))))) # (!\U1|control_v_dut|flagToShifthAndRot\(2) & 
-- ((\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|alu_v_dut|Selector12~2_combout\)) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|alu_v_dut|Selector12~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(2),
	datab => \U1|alu_v_dut|Selector12~2_combout\,
	datac => \U1|alu_v_dut|Selector12~3_combout\,
	datad => \U1|control_v_dut|flagToShifthAndRot\(1),
	combout => \U1|alu_v_dut|Selector12~4_combout\);

-- Location: LCCOMB_X57_Y36_N26
\U1|alu_v_dut|Selector12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~7_combout\ = (\U1|alu_v_dut|m2[1]~21_combout\ & ((\U1|alu_v_dut|Selector12~6_combout\ & (\U1|alu_v_dut|m2~93_combout\)) # (!\U1|alu_v_dut|Selector12~6_combout\ & ((\U1|alu_v_dut|Selector12~4_combout\))))) # 
-- (!\U1|alu_v_dut|m2[1]~21_combout\ & (((\U1|alu_v_dut|Selector12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~21_combout\,
	datab => \U1|alu_v_dut|m2~93_combout\,
	datac => \U1|alu_v_dut|Selector12~6_combout\,
	datad => \U1|alu_v_dut|Selector12~4_combout\,
	combout => \U1|alu_v_dut|Selector12~7_combout\);

-- Location: LCCOMB_X58_Y42_N28
\U1|alu_v_dut|Selector12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~9_combout\ = (\U1|alu_v_dut|Selector12~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))) # 
-- (!\U1|alu_v_dut|Selector12~0_combout\ & (\U1|alu_v_dut|Selector12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector12~0_combout\,
	datab => \U1|alu_v_dut|Selector12~8_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\,
	combout => \U1|alu_v_dut|Selector12~9_combout\);

-- Location: LCCOMB_X58_Y42_N18
\U1|alu_v_dut|Selector12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~10_combout\ = (\U1|control_v_dut|opcode\(2) & (((\U1|alu_v_dut|Selector12~9_combout\)) # (!\U1|alu_v_dut|m2[1]~16_combout\))) # (!\U1|control_v_dut|opcode\(2) & (((\U1|alu_v_dut|Selector12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|alu_v_dut|m2[1]~16_combout\,
	datac => \U1|alu_v_dut|Selector12~7_combout\,
	datad => \U1|alu_v_dut|Selector12~9_combout\,
	combout => \U1|alu_v_dut|Selector12~10_combout\);

-- Location: LCCOMB_X58_Y42_N10
\U1|alu_v_dut|Selector12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~12_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|alu_v_dut|Selector12~11_combout\)) # (!\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|alu_v_dut|Selector12~10_combout\ & ((\U1|alu_v_dut|Selector12~11_combout\) # 
-- (\U1|alu_v_dut|Selector12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~14_combout\,
	datab => \U1|alu_v_dut|Selector12~11_combout\,
	datac => \U1|alu_v_dut|Selector12~1_combout\,
	datad => \U1|alu_v_dut|Selector12~10_combout\,
	combout => \U1|alu_v_dut|Selector12~12_combout\);

-- Location: LCCOMB_X58_Y42_N14
\U1|alu_v_dut|Selector12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector12~13_combout\ = (!\U1|alu_v_dut|m2[15]~88_combout\ & \U1|alu_v_dut|Selector12~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[15]~88_combout\,
	datad => \U1|alu_v_dut|Selector12~12_combout\,
	combout => \U1|alu_v_dut|Selector12~13_combout\);

-- Location: FF_X58_Y42_N15
\U1|alu_v_dut|m2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector12~13_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(11));

-- Location: LCCOMB_X60_Y35_N16
\U1|control_v_dut|Selector121~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector121~0_combout\ = (\U1|control_v_dut|Rn[0][9]~61_combout\ & (((\U1|control_v_dut|Mux20~4_combout\) # (\U1|control_v_dut|Rn[0][9]~60_combout\)))) # (!\U1|control_v_dut|Rn[0][9]~61_combout\ & (\U1|alu_v_dut|m2\(11) & 
-- ((!\U1|control_v_dut|Rn[0][9]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2\(11),
	datab => \U1|control_v_dut|Mux20~4_combout\,
	datac => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datad => \U1|control_v_dut|Rn[0][9]~60_combout\,
	combout => \U1|control_v_dut|Selector121~0_combout\);

-- Location: LCCOMB_X60_Y35_N10
\U1|control_v_dut|Selector121~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector121~1_combout\ = (\U1|control_v_dut|Rn[0][9]~60_combout\ & ((\U1|control_v_dut|Selector121~0_combout\ & (!\U1|control_v_dut|SP\(11))) # (!\U1|control_v_dut|Selector121~0_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~24_combout\))))) # (!\U1|control_v_dut|Rn[0][9]~60_combout\ & (((\U1|control_v_dut|Selector121~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(11),
	datab => \U1|control_v_dut|Rn[0][9]~60_combout\,
	datac => \U1|control_v_dut|Selector121~0_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	combout => \U1|control_v_dut|Selector121~1_combout\);

-- Location: LCCOMB_X61_Y37_N16
\U1|control_v_dut|Selector121~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector121~2_combout\ = (\U1|control_v_dut|Selector121~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|Selector121~1_combout\,
	datad => \U1|control_v_dut|Rn[0][9]~61_combout\,
	combout => \U1|control_v_dut|Selector121~2_combout\);

-- Location: FF_X61_Y37_N7
\U1|control_v_dut|Rn[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector121~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][11]~q\);

-- Location: LCCOMB_X61_Y37_N14
\U1|control_v_dut|Selector355~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector355~2_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[5][11]~q\)) # (!\U1|control_v_dut|IR\(1) & 
-- ((\U1|control_v_dut|Rn[4][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][11]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[4][11]~q\,
	combout => \U1|control_v_dut|Selector355~2_combout\);

-- Location: LCCOMB_X61_Y37_N8
\U1|control_v_dut|Selector355~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector355~3_combout\ = (\U1|control_v_dut|Selector355~2_combout\ & (((\U1|control_v_dut|Rn[7][11]~q\) # (!\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|Selector355~2_combout\ & (\U1|control_v_dut|Rn[6][11]~q\ & 
-- (\U1|control_v_dut|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[6][11]~q\,
	datab => \U1|control_v_dut|Selector355~2_combout\,
	datac => \U1|control_v_dut|IR\(2),
	datad => \U1|control_v_dut|Rn[7][11]~q\,
	combout => \U1|control_v_dut|Selector355~3_combout\);

-- Location: LCCOMB_X62_Y36_N18
\U1|control_v_dut|Selector355~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector355~0_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Rn[2][11]~q\) # ((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & (((!\U1|control_v_dut|IR\(1) & \U1|control_v_dut|Rn[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][11]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[0][11]~q\,
	combout => \U1|control_v_dut|Selector355~0_combout\);

-- Location: LCCOMB_X62_Y36_N8
\U1|control_v_dut|Selector355~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector355~1_combout\ = (\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Selector355~0_combout\ & (\U1|control_v_dut|Rn[3][11]~q\)) # (!\U1|control_v_dut|Selector355~0_combout\ & ((\U1|control_v_dut|Rn[1][11]~q\))))) # 
-- (!\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|Selector355~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[3][11]~q\,
	datab => \U1|control_v_dut|IR\(1),
	datac => \U1|control_v_dut|Rn[1][11]~q\,
	datad => \U1|control_v_dut|Selector355~0_combout\,
	combout => \U1|control_v_dut|Selector355~1_combout\);

-- Location: LCCOMB_X56_Y35_N26
\U1|control_v_dut|m4[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[11]~4_combout\ = (\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector355~3_combout\)) # (!\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector355~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector355~3_combout\,
	datab => \U1|control_v_dut|IR\(3),
	datad => \U1|control_v_dut|Selector355~1_combout\,
	combout => \U1|control_v_dut|m4[11]~4_combout\);

-- Location: FF_X56_Y35_N27
\U1|control_v_dut|m4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[11]~4_combout\,
	asdata => \U1|control_v_dut|Mux20~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(11));

-- Location: LCCOMB_X47_Y39_N8
\U1|alu_v_dut|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector43~0_combout\ = (\U1|control_v_dut|opcode\(0) & (((\U1|control_v_dut|useCarry~q\) # (\U1|alu_v_dut|Add4~26_combout\)))) # (!\U1|control_v_dut|opcode\(0) & (\U1|alu_v_dut|Add0~26_combout\ & (!\U1|control_v_dut|useCarry~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~26_combout\,
	datab => \U1|control_v_dut|opcode\(0),
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|alu_v_dut|Add4~26_combout\,
	combout => \U1|alu_v_dut|Selector43~0_combout\);

-- Location: LCCOMB_X47_Y39_N26
\U1|alu_v_dut|Selector43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector43~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector43~0_combout\ & (\U1|alu_v_dut|Add3~26_combout\)) # (!\U1|alu_v_dut|Selector43~0_combout\ & ((\U1|alu_v_dut|Add1~26_combout\))))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (\U1|alu_v_dut|Selector43~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datab => \U1|alu_v_dut|Selector43~0_combout\,
	datac => \U1|alu_v_dut|Add3~26_combout\,
	datad => \U1|alu_v_dut|Add1~26_combout\,
	combout => \U1|alu_v_dut|Selector43~1_combout\);

-- Location: LCCOMB_X47_Y39_N0
\U1|alu_v_dut|Selector43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector43~2_combout\ = (\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT13\))) # (!\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Selector43~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Selector43~1_combout\,
	datad => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT13\,
	combout => \U1|alu_v_dut|Selector43~2_combout\);

-- Location: FF_X47_Y39_N1
\U1|alu_v_dut|temp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector43~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(13));

-- Location: LCCOMB_X58_Y40_N26
\U1|alu_v_dut|m2~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~98_combout\ = \U1|control_v_dut|m4\(13) $ (\U1|control_v_dut|m3\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m4\(13),
	datad => \U1|control_v_dut|m3\(13),
	combout => \U1|alu_v_dut|m2~98_combout\);

-- Location: LCCOMB_X53_Y42_N12
\U1|alu_v_dut|Selector10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~7_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & ((\U1|alu_v_dut|temp\(13)) # ((\U1|control_v_dut|opcode\(2))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & (((\U1|alu_v_dut|m2~98_combout\) # (!\U1|control_v_dut|opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(13),
	datab => \U1|alu_v_dut|m2~98_combout\,
	datac => \U1|alu_v_dut|m2[1]~14_combout\,
	datad => \U1|control_v_dut|opcode\(2),
	combout => \U1|alu_v_dut|Selector10~7_combout\);

-- Location: LCCOMB_X53_Y42_N10
\U1|alu_v_dut|Selector10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~10_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|alu_v_dut|Selector10~7_combout\ & ((!\U1|control_v_dut|opcode\(2)) # (!\U1|control_v_dut|m3\(13))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & (((!\U1|control_v_dut|opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector10~7_combout\,
	datab => \U1|alu_v_dut|m2[1]~14_combout\,
	datac => \U1|control_v_dut|m3\(13),
	datad => \U1|control_v_dut|opcode\(2),
	combout => \U1|alu_v_dut|Selector10~10_combout\);

-- Location: LCCOMB_X59_Y40_N24
\U1|alu_v_dut|Add7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~24_combout\ = (\U1|control_v_dut|m3\(12) & ((GND) # (!\U1|alu_v_dut|Add7~23\))) # (!\U1|control_v_dut|m3\(12) & (\U1|alu_v_dut|Add7~23\ $ (GND)))
-- \U1|alu_v_dut|Add7~25\ = CARRY((\U1|control_v_dut|m3\(12)) # (!\U1|alu_v_dut|Add7~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~23\,
	combout => \U1|alu_v_dut|Add7~24_combout\,
	cout => \U1|alu_v_dut|Add7~25\);

-- Location: LCCOMB_X59_Y40_N26
\U1|alu_v_dut|Add7~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~26_combout\ = (\U1|control_v_dut|m3\(13) & (\U1|alu_v_dut|Add7~25\ & VCC)) # (!\U1|control_v_dut|m3\(13) & (!\U1|alu_v_dut|Add7~25\))
-- \U1|alu_v_dut|Add7~27\ = CARRY((!\U1|control_v_dut|m3\(13) & !\U1|alu_v_dut|Add7~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~25\,
	combout => \U1|alu_v_dut|Add7~26_combout\,
	cout => \U1|alu_v_dut|Add7~27\);

-- Location: LCCOMB_X59_Y42_N24
\U1|alu_v_dut|Add6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~24_combout\ = (\U1|control_v_dut|m3\(12) & (\U1|alu_v_dut|Add6~23\ $ (GND))) # (!\U1|control_v_dut|m3\(12) & (!\U1|alu_v_dut|Add6~23\ & VCC))
-- \U1|alu_v_dut|Add6~25\ = CARRY((\U1|control_v_dut|m3\(12) & !\U1|alu_v_dut|Add6~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~23\,
	combout => \U1|alu_v_dut|Add6~24_combout\,
	cout => \U1|alu_v_dut|Add6~25\);

-- Location: LCCOMB_X59_Y42_N26
\U1|alu_v_dut|Add6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~26_combout\ = (\U1|control_v_dut|m3\(13) & (!\U1|alu_v_dut|Add6~25\)) # (!\U1|control_v_dut|m3\(13) & ((\U1|alu_v_dut|Add6~25\) # (GND)))
-- \U1|alu_v_dut|Add6~27\ = CARRY((!\U1|alu_v_dut|Add6~25\) # (!\U1|control_v_dut|m3\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~25\,
	combout => \U1|alu_v_dut|Add6~26_combout\,
	cout => \U1|alu_v_dut|Add6~27\);

-- Location: LCCOMB_X58_Y42_N22
\U1|alu_v_dut|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~0_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|m2[1]~15_combout\ & ((\U1|alu_v_dut|Add6~26_combout\))) # 
-- (!\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add7~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add7~26_combout\,
	datab => \U1|alu_v_dut|m2[1]~16_combout\,
	datac => \U1|alu_v_dut|m2[1]~15_combout\,
	datad => \U1|alu_v_dut|Add6~26_combout\,
	combout => \U1|alu_v_dut|Selector10~0_combout\);

-- Location: LCCOMB_X53_Y42_N30
\U1|alu_v_dut|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~1_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\) # 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)) # (!\U1|alu_v_dut|Selector10~0_combout\))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & (\U1|alu_v_dut|Selector10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~16_combout\,
	datab => \U1|alu_v_dut|Selector10~0_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Selector10~1_combout\);

-- Location: LCCOMB_X53_Y42_N0
\U1|alu_v_dut|Selector10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~4_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|control_v_dut|m4\(13))))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\)) # 
-- (!\U1|alu_v_dut|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~20_combout\,
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \U1|control_v_dut|m4\(13),
	combout => \U1|alu_v_dut|Selector10~4_combout\);

-- Location: LCCOMB_X53_Y42_N22
\U1|alu_v_dut|Selector10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~5_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & ((\U1|alu_v_dut|m2[1]~21_combout\) # ((\U1|control_v_dut|m3\(13) & \U1|alu_v_dut|Selector10~4_combout\)))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & (!\U1|alu_v_dut|m2[1]~21_combout\ & 
-- ((!\U1|alu_v_dut|Selector10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~20_combout\,
	datab => \U1|alu_v_dut|m2[1]~21_combout\,
	datac => \U1|control_v_dut|m3\(13),
	datad => \U1|alu_v_dut|Selector10~4_combout\,
	combout => \U1|alu_v_dut|Selector10~5_combout\);

-- Location: LCCOMB_X53_Y42_N4
\U1|alu_v_dut|m2~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~100_combout\ = (\U1|control_v_dut|m3\(13)) # (\U1|control_v_dut|m4\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m3\(13),
	datad => \U1|control_v_dut|m4\(13),
	combout => \U1|alu_v_dut|m2~100_combout\);

-- Location: LCCOMB_X52_Y37_N20
\U1|alu_v_dut|ShiftRight0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~49_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~9_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~11_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~9_combout\,
	datad => \U1|control_v_dut|m4\(1),
	combout => \U1|alu_v_dut|ShiftRight0~49_combout\);

-- Location: LCCOMB_X52_Y37_N24
\U1|alu_v_dut|ShiftLeft0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~13_combout\ = (!\U1|control_v_dut|m4\(1) & ((\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(0))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(0),
	datac => \U1|control_v_dut|m3\(1),
	datad => \U1|control_v_dut|m4\(1),
	combout => \U1|alu_v_dut|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X53_Y37_N0
\U1|alu_v_dut|ShiftLeft0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~14_combout\ = (\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftLeft0~13_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftRight0~49_combout\,
	datac => \U1|control_v_dut|m4\(2),
	datad => \U1|alu_v_dut|ShiftLeft0~13_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X53_Y38_N28
\U1|alu_v_dut|ShiftRight0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~50_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~12_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~15_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~12_combout\,
	datad => \U1|control_v_dut|m4\(1),
	combout => \U1|alu_v_dut|ShiftRight0~50_combout\);

-- Location: LCCOMB_X53_Y37_N12
\U1|alu_v_dut|ShiftLeft0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~16_combout\ = (\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~50_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~47_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~50_combout\,
	datac => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X53_Y37_N2
\U1|alu_v_dut|ShiftLeft0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~30_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|ShiftLeft0~14_combout\)) # (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|ShiftLeft0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Equal2~5_combout\,
	datac => \U1|alu_v_dut|ShiftLeft0~14_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~16_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X53_Y40_N26
\U1|alu_v_dut|ShiftRight1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~31_combout\ = (\U1|alu_v_dut|Add9~0_combout\ & (((\U1|control_v_dut|m3\(15) & !\U1|control_v_dut|m4\(0))))) # (!\U1|alu_v_dut|Add9~0_combout\ & (\U1|alu_v_dut|ShiftRight0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~42_combout\,
	datab => \U1|control_v_dut|m3\(15),
	datac => \U1|control_v_dut|m4\(0),
	datad => \U1|alu_v_dut|Add9~0_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~31_combout\);

-- Location: LCCOMB_X53_Y40_N18
\U1|alu_v_dut|m2~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~99_combout\ = (\U1|alu_v_dut|ShiftLeft0~30_combout\) # ((!\U1|alu_v_dut|Add9~2_combout\ & (\U1|alu_v_dut|ShiftRight1~29_combout\ & \U1|alu_v_dut|ShiftRight1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~2_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~29_combout\,
	datac => \U1|alu_v_dut|ShiftLeft0~30_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~31_combout\,
	combout => \U1|alu_v_dut|m2~99_combout\);

-- Location: LCCOMB_X53_Y40_N0
\U1|alu_v_dut|ShiftRight2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~20_combout\ = (!\U1|control_v_dut|m4\(2) & ((\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight2~9_combout\)) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~9_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|alu_v_dut|ShiftRight0~42_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~20_combout\);

-- Location: LCCOMB_X49_Y40_N14
\U1|alu_v_dut|ShiftRight0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~30_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m4\(1) & (\U1|control_v_dut|m3\(13))) # (!\U1|control_v_dut|m4\(1) & ((\U1|control_v_dut|m3\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|control_v_dut|m3\(13),
	datac => \U1|control_v_dut|m3\(15),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~30_combout\);

-- Location: LCCOMB_X49_Y40_N4
\U1|alu_v_dut|ShiftRight0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~31_combout\ = (\U1|alu_v_dut|ShiftRight0~30_combout\) # ((\U1|control_v_dut|m4\(1) & (\U1|control_v_dut|m3\(14) & !\U1|control_v_dut|m4\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|control_v_dut|m3\(14),
	datac => \U1|alu_v_dut|ShiftRight0~30_combout\,
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~31_combout\);

-- Location: LCCOMB_X53_Y40_N14
\U1|alu_v_dut|ShiftRight0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~62_combout\ = (\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~60_combout\ & \U1|alu_v_dut|ShiftRight0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~60_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~31_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~62_combout\);

-- Location: LCCOMB_X53_Y40_N16
\U1|alu_v_dut|Selector10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~2_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|control_v_dut|flagToShifthAndRot\(2))) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|alu_v_dut|ShiftLeft0~30_combout\) # 
-- ((\U1|control_v_dut|flagToShifthAndRot\(2) & \U1|alu_v_dut|ShiftRight0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(2),
	datab => \U1|alu_v_dut|ShiftRight0~62_combout\,
	datac => \U1|alu_v_dut|ShiftLeft0~30_combout\,
	datad => \U1|control_v_dut|flagToShifthAndRot\(1),
	combout => \U1|alu_v_dut|Selector10~2_combout\);

-- Location: LCCOMB_X53_Y40_N8
\U1|alu_v_dut|Selector10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~3_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|alu_v_dut|Selector10~2_combout\ & (\U1|alu_v_dut|m2~99_combout\)) # (!\U1|alu_v_dut|Selector10~2_combout\ & ((\U1|alu_v_dut|ShiftRight2~20_combout\))))) # 
-- (!\U1|control_v_dut|flagToShifthAndRot\(1) & (((\U1|alu_v_dut|Selector10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(1),
	datab => \U1|alu_v_dut|m2~99_combout\,
	datac => \U1|alu_v_dut|ShiftRight2~20_combout\,
	datad => \U1|alu_v_dut|Selector10~2_combout\,
	combout => \U1|alu_v_dut|Selector10~3_combout\);

-- Location: LCCOMB_X53_Y42_N14
\U1|alu_v_dut|Selector10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~6_combout\ = (\U1|alu_v_dut|Selector10~5_combout\ & (((\U1|alu_v_dut|m2~100_combout\)) # (!\U1|alu_v_dut|m2[1]~21_combout\))) # (!\U1|alu_v_dut|Selector10~5_combout\ & (\U1|alu_v_dut|m2[1]~21_combout\ & 
-- ((\U1|alu_v_dut|Selector10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector10~5_combout\,
	datab => \U1|alu_v_dut|m2[1]~21_combout\,
	datac => \U1|alu_v_dut|m2~100_combout\,
	datad => \U1|alu_v_dut|Selector10~3_combout\,
	combout => \U1|alu_v_dut|Selector10~6_combout\);

-- Location: LCCOMB_X53_Y42_N18
\U1|alu_v_dut|Selector10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~8_combout\ = (\U1|alu_v_dut|Selector10~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))) # 
-- (!\U1|alu_v_dut|Selector10~0_combout\ & (\U1|alu_v_dut|Selector10~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector10~7_combout\,
	datab => \U1|alu_v_dut|Selector10~0_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Selector10~8_combout\);

-- Location: LCCOMB_X53_Y42_N28
\U1|alu_v_dut|Selector10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~9_combout\ = (\U1|control_v_dut|opcode\(2) & (((\U1|alu_v_dut|Selector10~8_combout\) # (!\U1|alu_v_dut|m2[1]~16_combout\)))) # (!\U1|control_v_dut|opcode\(2) & (\U1|alu_v_dut|Selector10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|alu_v_dut|Selector10~6_combout\,
	datac => \U1|alu_v_dut|m2[1]~16_combout\,
	datad => \U1|alu_v_dut|Selector10~8_combout\,
	combout => \U1|alu_v_dut|Selector10~9_combout\);

-- Location: LCCOMB_X53_Y42_N24
\U1|alu_v_dut|Selector10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~11_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|alu_v_dut|Selector10~10_combout\)) # (!\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|alu_v_dut|Selector10~9_combout\ & ((\U1|alu_v_dut|Selector10~10_combout\) # 
-- (\U1|alu_v_dut|Selector10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector10~10_combout\,
	datab => \U1|alu_v_dut|m2[1]~14_combout\,
	datac => \U1|alu_v_dut|Selector10~1_combout\,
	datad => \U1|alu_v_dut|Selector10~9_combout\,
	combout => \U1|alu_v_dut|Selector10~11_combout\);

-- Location: LCCOMB_X53_Y42_N16
\U1|alu_v_dut|Selector10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector10~12_combout\ = (!\U1|alu_v_dut|m2[15]~88_combout\ & \U1|alu_v_dut|Selector10~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alu_v_dut|m2[15]~88_combout\,
	datad => \U1|alu_v_dut|Selector10~11_combout\,
	combout => \U1|alu_v_dut|Selector10~12_combout\);

-- Location: FF_X53_Y42_N17
\U1|alu_v_dut|m2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector10~12_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(13));

-- Location: LCCOMB_X60_Y35_N8
\U1|control_v_dut|Selector119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector119~0_combout\ = (\U1|control_v_dut|Rn[0][9]~60_combout\ & (((\U1|control_v_dut|Rn[0][9]~61_combout\)))) # (!\U1|control_v_dut|Rn[0][9]~60_combout\ & ((\U1|control_v_dut|Rn[0][9]~61_combout\ & 
-- (\U1|control_v_dut|Mux18~4_combout\)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\ & ((\U1|alu_v_dut|m2\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux18~4_combout\,
	datab => \U1|control_v_dut|Rn[0][9]~60_combout\,
	datac => \U1|alu_v_dut|m2\(13),
	datad => \U1|control_v_dut|Rn[0][9]~61_combout\,
	combout => \U1|control_v_dut|Selector119~0_combout\);

-- Location: LCCOMB_X59_Y33_N24
\U1|control_v_dut|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~36_combout\ = ((\U1|control_v_dut|SP[1]~22_combout\ $ (\U1|control_v_dut|SP\(12) $ (\U1|control_v_dut|Add4~34\)))) # (GND)
-- \U1|control_v_dut|Add4~37\ = CARRY((\U1|control_v_dut|SP[1]~22_combout\ & ((!\U1|control_v_dut|Add4~34\) # (!\U1|control_v_dut|SP\(12)))) # (!\U1|control_v_dut|SP[1]~22_combout\ & (!\U1|control_v_dut|SP\(12) & !\U1|control_v_dut|Add4~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[1]~22_combout\,
	datab => \U1|control_v_dut|SP\(12),
	datad => VCC,
	cin => \U1|control_v_dut|Add4~34\,
	combout => \U1|control_v_dut|Add4~36_combout\,
	cout => \U1|control_v_dut|Add4~37\);

-- Location: LCCOMB_X59_Y33_N26
\U1|control_v_dut|Add4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~39_combout\ = (\U1|control_v_dut|SP[1]~22_combout\ & ((\U1|control_v_dut|SP\(13) & (!\U1|control_v_dut|Add4~37\)) # (!\U1|control_v_dut|SP\(13) & (\U1|control_v_dut|Add4~37\ & VCC)))) # (!\U1|control_v_dut|SP[1]~22_combout\ & 
-- ((\U1|control_v_dut|SP\(13) & ((\U1|control_v_dut|Add4~37\) # (GND))) # (!\U1|control_v_dut|SP\(13) & (!\U1|control_v_dut|Add4~37\))))
-- \U1|control_v_dut|Add4~40\ = CARRY((\U1|control_v_dut|SP[1]~22_combout\ & (\U1|control_v_dut|SP\(13) & !\U1|control_v_dut|Add4~37\)) # (!\U1|control_v_dut|SP[1]~22_combout\ & ((\U1|control_v_dut|SP\(13)) # (!\U1|control_v_dut|Add4~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[1]~22_combout\,
	datab => \U1|control_v_dut|SP\(13),
	datad => VCC,
	cin => \U1|control_v_dut|Add4~37\,
	combout => \U1|control_v_dut|Add4~39_combout\,
	cout => \U1|control_v_dut|Add4~40\);

-- Location: LCCOMB_X59_Y36_N20
\U1|control_v_dut|Add4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~41_combout\ = (\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|Add4~39_combout\))) # (!\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|m3[13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[13]~2_combout\,
	datab => \U1|control_v_dut|Add4~39_combout\,
	datad => \U1|control_v_dut|WideNor6~combout\,
	combout => \U1|control_v_dut|Add4~41_combout\);

-- Location: FF_X59_Y36_N21
\U1|control_v_dut|SP[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add4~41_combout\,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(13));

-- Location: LCCOMB_X60_Y32_N30
\U1|control_v_dut|Selector119~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector119~1_combout\ = (\U1|control_v_dut|Selector119~0_combout\ & (((!\U1|control_v_dut|Rn[0][9]~60_combout\)) # (!\U1|control_v_dut|SP\(13)))) # (!\U1|control_v_dut|Selector119~0_combout\ & 
-- (((\U2|altsyncram_component|auto_generated|mux2|_~49_combout\ & \U1|control_v_dut|Rn[0][9]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector119~0_combout\,
	datab => \U1|control_v_dut|SP\(13),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	datad => \U1|control_v_dut|Rn[0][9]~60_combout\,
	combout => \U1|control_v_dut|Selector119~1_combout\);

-- Location: LCCOMB_X61_Y37_N12
\U1|control_v_dut|Selector119~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector119~2_combout\ = (\U1|control_v_dut|Selector119~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector119~1_combout\,
	combout => \U1|control_v_dut|Selector119~2_combout\);

-- Location: FF_X61_Y37_N13
\U1|control_v_dut|Rn[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector119~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][13]~q\);

-- Location: LCCOMB_X59_Y37_N30
\U1|control_v_dut|Selector353~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector353~2_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Rn[5][13]~q\))) # (!\U1|control_v_dut|IR\(1) & 
-- (\U1|control_v_dut|Rn[4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][13]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|Rn[5][13]~q\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector353~2_combout\);

-- Location: LCCOMB_X59_Y37_N0
\U1|control_v_dut|Selector353~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector353~3_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Selector353~2_combout\ & (\U1|control_v_dut|Rn[7][13]~q\)) # (!\U1|control_v_dut|Selector353~2_combout\ & ((\U1|control_v_dut|Rn[6][13]~q\))))) # 
-- (!\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|Selector353~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(2),
	datab => \U1|control_v_dut|Rn[7][13]~q\,
	datac => \U1|control_v_dut|Selector353~2_combout\,
	datad => \U1|control_v_dut|Rn[6][13]~q\,
	combout => \U1|control_v_dut|Selector353~3_combout\);

-- Location: LCCOMB_X62_Y37_N0
\U1|control_v_dut|Selector353~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector353~0_combout\ = (\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|IR\(2) & (\U1|control_v_dut|Rn[2][13]~q\)) # (!\U1|control_v_dut|IR\(2) & 
-- ((\U1|control_v_dut|Rn[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Rn[2][13]~q\,
	datac => \U1|control_v_dut|IR\(2),
	datad => \U1|control_v_dut|Rn[0][13]~q\,
	combout => \U1|control_v_dut|Selector353~0_combout\);

-- Location: LCCOMB_X62_Y37_N14
\U1|control_v_dut|Selector353~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector353~1_combout\ = (\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Selector353~0_combout\ & (\U1|control_v_dut|Rn[3][13]~q\)) # (!\U1|control_v_dut|Selector353~0_combout\ & ((\U1|control_v_dut|Rn[1][13]~q\))))) # 
-- (!\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|Selector353~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Rn[3][13]~q\,
	datac => \U1|control_v_dut|Rn[1][13]~q\,
	datad => \U1|control_v_dut|Selector353~0_combout\,
	combout => \U1|control_v_dut|Selector353~1_combout\);

-- Location: LCCOMB_X56_Y37_N8
\U1|control_v_dut|m4[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[13]~2_combout\ = (\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector353~3_combout\)) # (!\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector353~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(3),
	datab => \U1|control_v_dut|Selector353~3_combout\,
	datad => \U1|control_v_dut|Selector353~1_combout\,
	combout => \U1|control_v_dut|m4[13]~2_combout\);

-- Location: FF_X56_Y37_N9
\U1|control_v_dut|m4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[13]~2_combout\,
	asdata => \U1|control_v_dut|Mux18~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(13));

-- Location: LCCOMB_X55_Y38_N0
\U1|alu_v_dut|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~1_cout\ = CARRY((\U1|control_v_dut|m4\(0) & !\U1|control_v_dut|m3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(0),
	datad => VCC,
	cout => \U1|alu_v_dut|LessThan2~1_cout\);

-- Location: LCCOMB_X55_Y38_N2
\U1|alu_v_dut|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~3_cout\ = CARRY((\U1|control_v_dut|m4\(1) & (\U1|control_v_dut|m3\(1) & !\U1|alu_v_dut|LessThan2~1_cout\)) # (!\U1|control_v_dut|m4\(1) & ((\U1|control_v_dut|m3\(1)) # (!\U1|alu_v_dut|LessThan2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|control_v_dut|m3\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~1_cout\,
	cout => \U1|alu_v_dut|LessThan2~3_cout\);

-- Location: LCCOMB_X55_Y38_N4
\U1|alu_v_dut|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~5_cout\ = CARRY((\U1|control_v_dut|m4\(2) & ((!\U1|alu_v_dut|LessThan2~3_cout\) # (!\U1|control_v_dut|m3\(2)))) # (!\U1|control_v_dut|m4\(2) & (!\U1|control_v_dut|m3\(2) & !\U1|alu_v_dut|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|control_v_dut|m3\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~3_cout\,
	cout => \U1|alu_v_dut|LessThan2~5_cout\);

-- Location: LCCOMB_X55_Y38_N6
\U1|alu_v_dut|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~7_cout\ = CARRY((\U1|control_v_dut|m4\(3) & (\U1|control_v_dut|m3\(3) & !\U1|alu_v_dut|LessThan2~5_cout\)) # (!\U1|control_v_dut|m4\(3) & ((\U1|control_v_dut|m3\(3)) # (!\U1|alu_v_dut|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|control_v_dut|m3\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~5_cout\,
	cout => \U1|alu_v_dut|LessThan2~7_cout\);

-- Location: LCCOMB_X55_Y38_N8
\U1|alu_v_dut|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~9_cout\ = CARRY((\U1|control_v_dut|m4\(4) & ((!\U1|alu_v_dut|LessThan2~7_cout\) # (!\U1|control_v_dut|m3\(4)))) # (!\U1|control_v_dut|m4\(4) & (!\U1|control_v_dut|m3\(4) & !\U1|alu_v_dut|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|control_v_dut|m3\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~7_cout\,
	cout => \U1|alu_v_dut|LessThan2~9_cout\);

-- Location: LCCOMB_X55_Y38_N10
\U1|alu_v_dut|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~11_cout\ = CARRY((\U1|control_v_dut|m3\(5) & ((!\U1|alu_v_dut|LessThan2~9_cout\) # (!\U1|control_v_dut|m4\(5)))) # (!\U1|control_v_dut|m3\(5) & (!\U1|control_v_dut|m4\(5) & !\U1|alu_v_dut|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(5),
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~9_cout\,
	cout => \U1|alu_v_dut|LessThan2~11_cout\);

-- Location: LCCOMB_X55_Y38_N12
\U1|alu_v_dut|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~13_cout\ = CARRY((\U1|control_v_dut|m4\(6) & ((!\U1|alu_v_dut|LessThan2~11_cout\) # (!\U1|control_v_dut|m3\(6)))) # (!\U1|control_v_dut|m4\(6) & (!\U1|control_v_dut|m3\(6) & !\U1|alu_v_dut|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|control_v_dut|m3\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~11_cout\,
	cout => \U1|alu_v_dut|LessThan2~13_cout\);

-- Location: LCCOMB_X55_Y38_N14
\U1|alu_v_dut|LessThan2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~15_cout\ = CARRY((\U1|control_v_dut|m3\(7) & ((!\U1|alu_v_dut|LessThan2~13_cout\) # (!\U1|control_v_dut|m4\(7)))) # (!\U1|control_v_dut|m3\(7) & (!\U1|control_v_dut|m4\(7) & !\U1|alu_v_dut|LessThan2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(7),
	datab => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~13_cout\,
	cout => \U1|alu_v_dut|LessThan2~15_cout\);

-- Location: LCCOMB_X55_Y38_N16
\U1|alu_v_dut|LessThan2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~17_cout\ = CARRY((\U1|control_v_dut|m4\(8) & ((!\U1|alu_v_dut|LessThan2~15_cout\) # (!\U1|control_v_dut|m3\(8)))) # (!\U1|control_v_dut|m4\(8) & (!\U1|control_v_dut|m3\(8) & !\U1|alu_v_dut|LessThan2~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|control_v_dut|m3\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~15_cout\,
	cout => \U1|alu_v_dut|LessThan2~17_cout\);

-- Location: LCCOMB_X55_Y38_N18
\U1|alu_v_dut|LessThan2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~19_cout\ = CARRY((\U1|control_v_dut|m3\(9) & ((!\U1|alu_v_dut|LessThan2~17_cout\) # (!\U1|control_v_dut|m4\(9)))) # (!\U1|control_v_dut|m3\(9) & (!\U1|control_v_dut|m4\(9) & !\U1|alu_v_dut|LessThan2~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(9),
	datab => \U1|control_v_dut|m4\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~17_cout\,
	cout => \U1|alu_v_dut|LessThan2~19_cout\);

-- Location: LCCOMB_X55_Y38_N20
\U1|alu_v_dut|LessThan2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~21_cout\ = CARRY((\U1|control_v_dut|m3\(10) & (\U1|control_v_dut|m4\(10) & !\U1|alu_v_dut|LessThan2~19_cout\)) # (!\U1|control_v_dut|m3\(10) & ((\U1|control_v_dut|m4\(10)) # (!\U1|alu_v_dut|LessThan2~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(10),
	datab => \U1|control_v_dut|m4\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~19_cout\,
	cout => \U1|alu_v_dut|LessThan2~21_cout\);

-- Location: LCCOMB_X55_Y38_N22
\U1|alu_v_dut|LessThan2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~23_cout\ = CARRY((\U1|control_v_dut|m3\(11) & ((!\U1|alu_v_dut|LessThan2~21_cout\) # (!\U1|control_v_dut|m4\(11)))) # (!\U1|control_v_dut|m3\(11) & (!\U1|control_v_dut|m4\(11) & !\U1|alu_v_dut|LessThan2~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(11),
	datab => \U1|control_v_dut|m4\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~21_cout\,
	cout => \U1|alu_v_dut|LessThan2~23_cout\);

-- Location: LCCOMB_X55_Y38_N24
\U1|alu_v_dut|LessThan2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~25_cout\ = CARRY((\U1|control_v_dut|m4\(12) & ((!\U1|alu_v_dut|LessThan2~23_cout\) # (!\U1|control_v_dut|m3\(12)))) # (!\U1|control_v_dut|m4\(12) & (!\U1|control_v_dut|m3\(12) & !\U1|alu_v_dut|LessThan2~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(12),
	datab => \U1|control_v_dut|m3\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~23_cout\,
	cout => \U1|alu_v_dut|LessThan2~25_cout\);

-- Location: LCCOMB_X55_Y38_N26
\U1|alu_v_dut|LessThan2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~27_cout\ = CARRY((\U1|control_v_dut|m4\(13) & (\U1|control_v_dut|m3\(13) & !\U1|alu_v_dut|LessThan2~25_cout\)) # (!\U1|control_v_dut|m4\(13) & ((\U1|control_v_dut|m3\(13)) # (!\U1|alu_v_dut|LessThan2~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(13),
	datab => \U1|control_v_dut|m3\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~25_cout\,
	cout => \U1|alu_v_dut|LessThan2~27_cout\);

-- Location: LCCOMB_X55_Y38_N28
\U1|alu_v_dut|LessThan2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~29_cout\ = CARRY((\U1|control_v_dut|m3\(14) & (\U1|control_v_dut|m4\(14) & !\U1|alu_v_dut|LessThan2~27_cout\)) # (!\U1|control_v_dut|m3\(14) & ((\U1|control_v_dut|m4\(14)) # (!\U1|alu_v_dut|LessThan2~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(14),
	datab => \U1|control_v_dut|m4\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan2~27_cout\,
	cout => \U1|alu_v_dut|LessThan2~29_cout\);

-- Location: LCCOMB_X55_Y38_N30
\U1|alu_v_dut|LessThan2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan2~30_combout\ = (\U1|control_v_dut|m4\(15) & ((\U1|alu_v_dut|LessThan2~29_cout\) # (!\U1|control_v_dut|m3\(15)))) # (!\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|LessThan2~29_cout\ & !\U1|control_v_dut|m3\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(15),
	datad => \U1|control_v_dut|m3\(15),
	cin => \U1|alu_v_dut|LessThan2~29_cout\,
	combout => \U1|alu_v_dut|LessThan2~30_combout\);

-- Location: LCCOMB_X54_Y41_N0
\U1|alu_v_dut|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~1_cout\ = CARRY((!\U1|control_v_dut|m4\(0) & \U1|control_v_dut|m3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(0),
	datad => VCC,
	cout => \U1|alu_v_dut|LessThan4~1_cout\);

-- Location: LCCOMB_X54_Y41_N2
\U1|alu_v_dut|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~3_cout\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|LessThan4~1_cout\) # (!\U1|control_v_dut|m3\(1)))) # (!\U1|control_v_dut|m4\(1) & (!\U1|control_v_dut|m3\(1) & !\U1|alu_v_dut|LessThan4~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|control_v_dut|m3\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~1_cout\,
	cout => \U1|alu_v_dut|LessThan4~3_cout\);

-- Location: LCCOMB_X54_Y41_N4
\U1|alu_v_dut|LessThan4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~5_cout\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|control_v_dut|m3\(2) & !\U1|alu_v_dut|LessThan4~3_cout\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|control_v_dut|m3\(2)) # (!\U1|alu_v_dut|LessThan4~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|control_v_dut|m3\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~3_cout\,
	cout => \U1|alu_v_dut|LessThan4~5_cout\);

-- Location: LCCOMB_X54_Y41_N6
\U1|alu_v_dut|LessThan4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~7_cout\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|LessThan4~5_cout\) # (!\U1|control_v_dut|m3\(3)))) # (!\U1|control_v_dut|m4\(3) & (!\U1|control_v_dut|m3\(3) & !\U1|alu_v_dut|LessThan4~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|control_v_dut|m3\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~5_cout\,
	cout => \U1|alu_v_dut|LessThan4~7_cout\);

-- Location: LCCOMB_X54_Y41_N8
\U1|alu_v_dut|LessThan4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~9_cout\ = CARRY((\U1|control_v_dut|m4\(4) & (\U1|control_v_dut|m3\(4) & !\U1|alu_v_dut|LessThan4~7_cout\)) # (!\U1|control_v_dut|m4\(4) & ((\U1|control_v_dut|m3\(4)) # (!\U1|alu_v_dut|LessThan4~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|control_v_dut|m3\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~7_cout\,
	cout => \U1|alu_v_dut|LessThan4~9_cout\);

-- Location: LCCOMB_X54_Y41_N10
\U1|alu_v_dut|LessThan4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~11_cout\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|LessThan4~9_cout\) # (!\U1|control_v_dut|m3\(5)))) # (!\U1|control_v_dut|m4\(5) & (!\U1|control_v_dut|m3\(5) & !\U1|alu_v_dut|LessThan4~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|control_v_dut|m3\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~9_cout\,
	cout => \U1|alu_v_dut|LessThan4~11_cout\);

-- Location: LCCOMB_X54_Y41_N12
\U1|alu_v_dut|LessThan4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~13_cout\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|control_v_dut|m3\(6) & !\U1|alu_v_dut|LessThan4~11_cout\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|control_v_dut|m3\(6)) # (!\U1|alu_v_dut|LessThan4~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|control_v_dut|m3\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~11_cout\,
	cout => \U1|alu_v_dut|LessThan4~13_cout\);

-- Location: LCCOMB_X54_Y41_N14
\U1|alu_v_dut|LessThan4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~15_cout\ = CARRY((\U1|control_v_dut|m3\(7) & (\U1|control_v_dut|m4\(7) & !\U1|alu_v_dut|LessThan4~13_cout\)) # (!\U1|control_v_dut|m3\(7) & ((\U1|control_v_dut|m4\(7)) # (!\U1|alu_v_dut|LessThan4~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(7),
	datab => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~13_cout\,
	cout => \U1|alu_v_dut|LessThan4~15_cout\);

-- Location: LCCOMB_X54_Y41_N16
\U1|alu_v_dut|LessThan4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~17_cout\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|control_v_dut|m3\(8) & !\U1|alu_v_dut|LessThan4~15_cout\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|control_v_dut|m3\(8)) # (!\U1|alu_v_dut|LessThan4~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|control_v_dut|m3\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~15_cout\,
	cout => \U1|alu_v_dut|LessThan4~17_cout\);

-- Location: LCCOMB_X54_Y41_N18
\U1|alu_v_dut|LessThan4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~19_cout\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|LessThan4~17_cout\) # (!\U1|control_v_dut|m3\(9)))) # (!\U1|control_v_dut|m4\(9) & (!\U1|control_v_dut|m3\(9) & !\U1|alu_v_dut|LessThan4~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|control_v_dut|m3\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~17_cout\,
	cout => \U1|alu_v_dut|LessThan4~19_cout\);

-- Location: LCCOMB_X54_Y41_N20
\U1|alu_v_dut|LessThan4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~21_cout\ = CARRY((\U1|control_v_dut|m3\(10) & ((!\U1|alu_v_dut|LessThan4~19_cout\) # (!\U1|control_v_dut|m4\(10)))) # (!\U1|control_v_dut|m3\(10) & (!\U1|control_v_dut|m4\(10) & !\U1|alu_v_dut|LessThan4~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(10),
	datab => \U1|control_v_dut|m4\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~19_cout\,
	cout => \U1|alu_v_dut|LessThan4~21_cout\);

-- Location: LCCOMB_X54_Y41_N22
\U1|alu_v_dut|LessThan4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~23_cout\ = CARRY((\U1|control_v_dut|m4\(11) & ((!\U1|alu_v_dut|LessThan4~21_cout\) # (!\U1|control_v_dut|m3\(11)))) # (!\U1|control_v_dut|m4\(11) & (!\U1|control_v_dut|m3\(11) & !\U1|alu_v_dut|LessThan4~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(11),
	datab => \U1|control_v_dut|m3\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~21_cout\,
	cout => \U1|alu_v_dut|LessThan4~23_cout\);

-- Location: LCCOMB_X54_Y41_N24
\U1|alu_v_dut|LessThan4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~25_cout\ = CARRY((\U1|control_v_dut|m3\(12) & ((!\U1|alu_v_dut|LessThan4~23_cout\) # (!\U1|control_v_dut|m4\(12)))) # (!\U1|control_v_dut|m3\(12) & (!\U1|control_v_dut|m4\(12) & !\U1|alu_v_dut|LessThan4~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(12),
	datab => \U1|control_v_dut|m4\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~23_cout\,
	cout => \U1|alu_v_dut|LessThan4~25_cout\);

-- Location: LCCOMB_X54_Y41_N26
\U1|alu_v_dut|LessThan4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~27_cout\ = CARRY((\U1|control_v_dut|m3\(13) & (\U1|control_v_dut|m4\(13) & !\U1|alu_v_dut|LessThan4~25_cout\)) # (!\U1|control_v_dut|m3\(13) & ((\U1|control_v_dut|m4\(13)) # (!\U1|alu_v_dut|LessThan4~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(13),
	datab => \U1|control_v_dut|m4\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~25_cout\,
	cout => \U1|alu_v_dut|LessThan4~27_cout\);

-- Location: LCCOMB_X54_Y41_N28
\U1|alu_v_dut|LessThan4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~29_cout\ = CARRY((\U1|control_v_dut|m4\(14) & (\U1|control_v_dut|m3\(14) & !\U1|alu_v_dut|LessThan4~27_cout\)) # (!\U1|control_v_dut|m4\(14) & ((\U1|control_v_dut|m3\(14)) # (!\U1|alu_v_dut|LessThan4~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(14),
	datab => \U1|control_v_dut|m3\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan4~27_cout\,
	cout => \U1|alu_v_dut|LessThan4~29_cout\);

-- Location: LCCOMB_X54_Y41_N30
\U1|alu_v_dut|LessThan4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan4~30_combout\ = (\U1|control_v_dut|m3\(15) & ((\U1|alu_v_dut|LessThan4~29_cout\) # (!\U1|control_v_dut|m4\(15)))) # (!\U1|control_v_dut|m3\(15) & (!\U1|control_v_dut|m4\(15) & \U1|alu_v_dut|LessThan4~29_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(15),
	datab => \U1|control_v_dut|m4\(15),
	cin => \U1|alu_v_dut|LessThan4~29_cout\,
	combout => \U1|alu_v_dut|LessThan4~30_combout\);

-- Location: LCCOMB_X58_Y40_N8
\U1|alu_v_dut|FR_out[13]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[13]~34_combout\ = (\U1|alu_v_dut|LessThan2~30_combout\) # ((\U1|alu_v_dut|LessThan4~30_combout\) # (!\U1|control_v_dut|opcode\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|LessThan2~30_combout\,
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|alu_v_dut|LessThan4~30_combout\,
	combout => \U1|alu_v_dut|FR_out[13]~34_combout\);

-- Location: LCCOMB_X57_Y39_N12
\U1|alu_v_dut|m2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~45_combout\ = \U1|control_v_dut|m3\(3) $ (\U1|control_v_dut|m4\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(3),
	datac => \U1|control_v_dut|m4\(3),
	combout => \U1|alu_v_dut|m2~45_combout\);

-- Location: LCCOMB_X57_Y39_N22
\U1|alu_v_dut|m2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~36_combout\ = \U1|control_v_dut|m3\(2) $ (\U1|control_v_dut|m4\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(2),
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|m2~36_combout\);

-- Location: LCCOMB_X58_Y41_N26
\U1|alu_v_dut|m2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~35_combout\ = \U1|control_v_dut|m3\(1) $ (\U1|control_v_dut|m4\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m3\(1),
	datad => \U1|control_v_dut|m4\(1),
	combout => \U1|alu_v_dut|m2~35_combout\);

-- Location: LCCOMB_X58_Y39_N12
\U1|alu_v_dut|m2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~46_combout\ = \U1|control_v_dut|m4\(4) $ (\U1|control_v_dut|m3\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m4\(4),
	datad => \U1|control_v_dut|m3\(4),
	combout => \U1|alu_v_dut|m2~46_combout\);

-- Location: LCCOMB_X58_Y39_N22
\U1|alu_v_dut|FR_out[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[13]~28_combout\ = (!\U1|alu_v_dut|m2~45_combout\ & (!\U1|alu_v_dut|m2~36_combout\ & (!\U1|alu_v_dut|m2~35_combout\ & !\U1|alu_v_dut|m2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~45_combout\,
	datab => \U1|alu_v_dut|m2~36_combout\,
	datac => \U1|alu_v_dut|m2~35_combout\,
	datad => \U1|alu_v_dut|m2~46_combout\,
	combout => \U1|alu_v_dut|FR_out[13]~28_combout\);

-- Location: LCCOMB_X49_Y40_N22
\U1|alu_v_dut|FR_out[13]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[13]~31_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|control_v_dut|m3\(15) & (\U1|control_v_dut|m3\(0) $ (!\U1|control_v_dut|m4\(0))))) # (!\U1|control_v_dut|m4\(15) & (!\U1|control_v_dut|m3\(15) & (\U1|control_v_dut|m3\(0) $ 
-- (!\U1|control_v_dut|m4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|control_v_dut|m3\(0),
	datac => \U1|control_v_dut|m3\(15),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|FR_out[13]~31_combout\);

-- Location: LCCOMB_X55_Y37_N4
\U1|alu_v_dut|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal5~0_combout\ = \U1|control_v_dut|m4\(14) $ (\U1|control_v_dut|m3\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m4\(14),
	datad => \U1|control_v_dut|m3\(14),
	combout => \U1|alu_v_dut|Equal5~0_combout\);

-- Location: LCCOMB_X56_Y42_N18
\U1|alu_v_dut|m2~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~91_combout\ = \U1|control_v_dut|m3\(9) $ (\U1|control_v_dut|m4\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(9),
	datad => \U1|control_v_dut|m4\(9),
	combout => \U1|alu_v_dut|m2~91_combout\);

-- Location: LCCOMB_X57_Y40_N28
\U1|alu_v_dut|m2~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~95_combout\ = \U1|control_v_dut|m3\(12) $ (\U1|control_v_dut|m4\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m3\(12),
	datad => \U1|control_v_dut|m4\(12),
	combout => \U1|alu_v_dut|m2~95_combout\);

-- Location: LCCOMB_X58_Y42_N16
\U1|alu_v_dut|FR_out[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[13]~30_combout\ = (!\U1|alu_v_dut|m2~94_combout\ & (!\U1|alu_v_dut|m2~92_combout\ & (!\U1|alu_v_dut|m2~91_combout\ & !\U1|alu_v_dut|m2~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~94_combout\,
	datab => \U1|alu_v_dut|m2~92_combout\,
	datac => \U1|alu_v_dut|m2~91_combout\,
	datad => \U1|alu_v_dut|m2~95_combout\,
	combout => \U1|alu_v_dut|FR_out[13]~30_combout\);

-- Location: LCCOMB_X58_Y40_N24
\U1|alu_v_dut|FR_out[13]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[13]~32_combout\ = (\U1|alu_v_dut|FR_out[13]~31_combout\ & (!\U1|alu_v_dut|Equal5~0_combout\ & (!\U1|alu_v_dut|m2~98_combout\ & \U1|alu_v_dut|FR_out[13]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[13]~31_combout\,
	datab => \U1|alu_v_dut|Equal5~0_combout\,
	datac => \U1|alu_v_dut|m2~98_combout\,
	datad => \U1|alu_v_dut|FR_out[13]~30_combout\,
	combout => \U1|alu_v_dut|FR_out[13]~32_combout\);

-- Location: LCCOMB_X57_Y35_N2
\U1|alu_v_dut|m2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~63_combout\ = \U1|control_v_dut|m3\(5) $ (\U1|control_v_dut|m4\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(5),
	datac => \U1|control_v_dut|m4\(5),
	combout => \U1|alu_v_dut|m2~63_combout\);

-- Location: LCCOMB_X58_Y40_N4
\U1|alu_v_dut|m2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~80_combout\ = \U1|control_v_dut|m4\(7) $ (\U1|control_v_dut|m3\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datad => \U1|control_v_dut|m3\(7),
	combout => \U1|alu_v_dut|m2~80_combout\);

-- Location: LCCOMB_X56_Y38_N0
\U1|alu_v_dut|m2~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~87_combout\ = \U1|control_v_dut|m4\(8) $ (\U1|control_v_dut|m3\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(8),
	datad => \U1|control_v_dut|m3\(8),
	combout => \U1|alu_v_dut|m2~87_combout\);

-- Location: LCCOMB_X58_Y40_N16
\U1|alu_v_dut|FR_out[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[13]~29_combout\ = (!\U1|alu_v_dut|m2~63_combout\ & (!\U1|alu_v_dut|m2~80_combout\ & (!\U1|alu_v_dut|m2~72_combout\ & !\U1|alu_v_dut|m2~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~63_combout\,
	datab => \U1|alu_v_dut|m2~80_combout\,
	datac => \U1|alu_v_dut|m2~72_combout\,
	datad => \U1|alu_v_dut|m2~87_combout\,
	combout => \U1|alu_v_dut|FR_out[13]~29_combout\);

-- Location: LCCOMB_X58_Y40_N18
\U1|alu_v_dut|FR_out[13]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[13]~33_combout\ = (\U1|alu_v_dut|FR_out[13]~28_combout\ & (\U1|alu_v_dut|FR_out[13]~32_combout\ & \U1|alu_v_dut|FR_out[13]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[13]~28_combout\,
	datab => \U1|alu_v_dut|FR_out[13]~32_combout\,
	datad => \U1|alu_v_dut|FR_out[13]~29_combout\,
	combout => \U1|alu_v_dut|FR_out[13]~33_combout\);

-- Location: LCCOMB_X58_Y40_N30
\U1|alu_v_dut|FR_out[13]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[13]~35_combout\ = (\U1|alu_v_dut|FR_out[12]~4_combout\ & (\U1|alu_v_dut|FR_out[0]~27_combout\ & ((\U1|alu_v_dut|FR_out[13]~34_combout\) # (\U1|alu_v_dut|FR_out[13]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[12]~4_combout\,
	datab => \U1|alu_v_dut|FR_out[0]~27_combout\,
	datac => \U1|alu_v_dut|FR_out[13]~34_combout\,
	datad => \U1|alu_v_dut|FR_out[13]~33_combout\,
	combout => \U1|alu_v_dut|FR_out[13]~35_combout\);

-- Location: LCCOMB_X59_Y32_N10
\U1|control_v_dut|Selector280~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector280~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & (((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & 
-- ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & ((\U1|control_v_dut|Mux16~4_combout\))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & (\U1|control_v_dut|m3[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[15]~0_combout\,
	datab => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datac => \U1|control_v_dut|Mux16~4_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	combout => \U1|control_v_dut|Selector280~0_combout\);

-- Location: LCCOMB_X63_Y32_N28
\U1|control_v_dut|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~28_combout\ = (\U1|control_v_dut|PC\(14) & (\U1|control_v_dut|Add0~27\ $ (GND))) # (!\U1|control_v_dut|PC\(14) & (!\U1|control_v_dut|Add0~27\ & VCC))
-- \U1|control_v_dut|Add0~29\ = CARRY((\U1|control_v_dut|PC\(14) & !\U1|control_v_dut|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(14),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~27\,
	combout => \U1|control_v_dut|Add0~28_combout\,
	cout => \U1|control_v_dut|Add0~29\);

-- Location: LCCOMB_X63_Y32_N30
\U1|control_v_dut|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~30_combout\ = \U1|control_v_dut|Add0~29\ $ (\U1|control_v_dut|PC\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|PC\(15),
	cin => \U1|control_v_dut|Add0~29\,
	combout => \U1|control_v_dut|Add0~30_combout\);

-- Location: LCCOMB_X62_Y35_N22
\U1|control_v_dut|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~22_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~24_combout\ & ((\U1|control_v_dut|PC[3]~2_combout\ & (!\U1|control_v_dut|Add5~21\)) # (!\U1|control_v_dut|PC[3]~2_combout\ & (\U1|control_v_dut|Add5~21\ & VCC)))) # 
-- (!\U2|altsyncram_component|auto_generated|mux2|_~24_combout\ & ((\U1|control_v_dut|PC[3]~2_combout\ & ((\U1|control_v_dut|Add5~21\) # (GND))) # (!\U1|control_v_dut|PC[3]~2_combout\ & (!\U1|control_v_dut|Add5~21\))))
-- \U1|control_v_dut|Add5~23\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~24_combout\ & (\U1|control_v_dut|PC[3]~2_combout\ & !\U1|control_v_dut|Add5~21\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~24_combout\ & 
-- ((\U1|control_v_dut|PC[3]~2_combout\) # (!\U1|control_v_dut|Add5~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	datab => \U1|control_v_dut|PC[3]~2_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~21\,
	combout => \U1|control_v_dut|Add5~22_combout\,
	cout => \U1|control_v_dut|Add5~23\);

-- Location: LCCOMB_X62_Y35_N24
\U1|control_v_dut|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~24_combout\ = ((\U2|altsyncram_component|auto_generated|mux2|_~29_combout\ $ (\U1|control_v_dut|PC[3]~2_combout\ $ (\U1|control_v_dut|Add5~23\)))) # (GND)
-- \U1|control_v_dut|Add5~25\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~29_combout\ & ((!\U1|control_v_dut|Add5~23\) # (!\U1|control_v_dut|PC[3]~2_combout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~29_combout\ & 
-- (!\U1|control_v_dut|PC[3]~2_combout\ & !\U1|control_v_dut|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	datab => \U1|control_v_dut|PC[3]~2_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~23\,
	combout => \U1|control_v_dut|Add5~24_combout\,
	cout => \U1|control_v_dut|Add5~25\);

-- Location: LCCOMB_X62_Y35_N26
\U1|control_v_dut|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~26_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~49_combout\ & ((\U1|control_v_dut|PC[3]~2_combout\ & (!\U1|control_v_dut|Add5~25\)) # (!\U1|control_v_dut|PC[3]~2_combout\ & (\U1|control_v_dut|Add5~25\ & VCC)))) # 
-- (!\U2|altsyncram_component|auto_generated|mux2|_~49_combout\ & ((\U1|control_v_dut|PC[3]~2_combout\ & ((\U1|control_v_dut|Add5~25\) # (GND))) # (!\U1|control_v_dut|PC[3]~2_combout\ & (!\U1|control_v_dut|Add5~25\))))
-- \U1|control_v_dut|Add5~27\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~49_combout\ & (\U1|control_v_dut|PC[3]~2_combout\ & !\U1|control_v_dut|Add5~25\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~49_combout\ & 
-- ((\U1|control_v_dut|PC[3]~2_combout\) # (!\U1|control_v_dut|Add5~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	datab => \U1|control_v_dut|PC[3]~2_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~25\,
	combout => \U1|control_v_dut|Add5~26_combout\,
	cout => \U1|control_v_dut|Add5~27\);

-- Location: LCCOMB_X62_Y35_N28
\U1|control_v_dut|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~28_combout\ = ((\U1|control_v_dut|PC[3]~2_combout\ $ (\U2|altsyncram_component|auto_generated|mux2|_~39_combout\ $ (\U1|control_v_dut|Add5~27\)))) # (GND)
-- \U1|control_v_dut|Add5~29\ = CARRY((\U1|control_v_dut|PC[3]~2_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~39_combout\ & !\U1|control_v_dut|Add5~27\)) # (!\U1|control_v_dut|PC[3]~2_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~39_combout\) # (!\U1|control_v_dut|Add5~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~2_combout\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~27\,
	combout => \U1|control_v_dut|Add5~28_combout\,
	cout => \U1|control_v_dut|Add5~29\);

-- Location: LCCOMB_X62_Y35_N30
\U1|control_v_dut|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~30_combout\ = \U1|control_v_dut|PC[3]~2_combout\ $ (\U1|control_v_dut|Add5~29\ $ (!\U2|altsyncram_component|auto_generated|mux2|_~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|PC[3]~2_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	cin => \U1|control_v_dut|Add5~29\,
	combout => \U1|control_v_dut|Add5~30_combout\);

-- Location: LCCOMB_X63_Y35_N24
\U1|control_v_dut|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~32_combout\ = (\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~30_combout\)) # (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~30_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|Add5~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~5_combout\,
	datab => \U1|control_v_dut|Add0~30_combout\,
	datac => \U1|control_v_dut|PC[3]~4_combout\,
	datad => \U1|control_v_dut|Add5~30_combout\,
	combout => \U1|control_v_dut|Add0~32_combout\);

-- Location: FF_X63_Y35_N25
\U1|control_v_dut|PC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~32_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(15));

-- Location: LCCOMB_X59_Y32_N28
\U1|control_v_dut|Selector280~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector280~1_combout\ = (\U1|control_v_dut|Selector280~0_combout\ & ((\U1|control_v_dut|PC\(15)) # ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|Selector280~0_combout\ & (((\U1|alu_v_dut|FR_out\(15) & 
-- \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector280~0_combout\,
	datab => \U1|control_v_dut|PC\(15),
	datac => \U1|alu_v_dut|FR_out\(15),
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	combout => \U1|control_v_dut|Selector280~1_combout\);

-- Location: FF_X59_Y32_N29
\U1|control_v_dut|bus_RAM_DATA_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector280~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(15));

-- Location: M9K_X37_Y15_N0
\U2|altsyncram_component|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y13_N0
\U2|altsyncram_component|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y16_N0
\U2|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y24_N0
\U2|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y32_N14
\U2|altsyncram_component|auto_generated|mux2|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~40_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~40_combout\);

-- Location: LCCOMB_X61_Y32_N6
\U2|altsyncram_component|auto_generated|mux2|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~41_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~40_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~40_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~40_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~41_combout\);

-- Location: LCCOMB_X61_Y32_N28
\U1|control_v_dut|FR_out_at_control~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~17_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~41_combout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \U1|control_v_dut|definingVariables~q\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~43_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~41_combout\,
	combout => \U1|control_v_dut|FR_out_at_control~17_combout\);

-- Location: FF_X61_Y32_N29
\U1|control_v_dut|FR_out_at_control[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~17_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(15));

-- Location: LCCOMB_X58_Y40_N14
\U1|alu_v_dut|FR_out[15]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[15]~36_combout\ = (\U1|alu_v_dut|FR_out[13]~35_combout\ & ((\U1|control_v_dut|opcode\(4) & ((\U1|alu_v_dut|LessThan4~30_combout\))) # (!\U1|control_v_dut|opcode\(4) & (\U1|control_v_dut|FR_out_at_control\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[13]~35_combout\,
	datab => \U1|control_v_dut|FR_out_at_control\(15),
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|alu_v_dut|LessThan4~30_combout\,
	combout => \U1|alu_v_dut|FR_out[15]~36_combout\);

-- Location: LCCOMB_X58_Y40_N20
\U1|alu_v_dut|FR_out[15]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[15]~37_combout\ = (\U1|alu_v_dut|FR_out[15]~36_combout\) # ((!\U1|alu_v_dut|FR_out[13]~35_combout\ & \U1|alu_v_dut|FR_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[13]~35_combout\,
	datab => \U1|alu_v_dut|FR_out[15]~36_combout\,
	datac => \U1|alu_v_dut|FR_out\(15),
	combout => \U1|alu_v_dut|FR_out[15]~37_combout\);

-- Location: FF_X58_Y40_N21
\U1|alu_v_dut|FR_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[15]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(15));

-- Location: LCCOMB_X61_Y38_N8
\U1|control_v_dut|SP[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[1]~8_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|IR\(6) & (\U1|alu_v_dut|FR_out\(15))) # (!\U1|control_v_dut|IR\(6) & ((!\U1|alu_v_dut|FR_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out\(15),
	datab => \U1|alu_v_dut|FR_out\(11),
	datac => \U1|control_v_dut|IR\(6),
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|SP[1]~8_combout\);

-- Location: LCCOMB_X47_Y39_N14
\U1|alu_v_dut|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector54~0_combout\ = (\U1|control_v_dut|useCarry~q\ & (\U1|control_v_dut|opcode\(0))) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Add4~4_combout\))) # (!\U1|control_v_dut|opcode\(0) & 
-- (\U1|alu_v_dut|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datab => \U1|control_v_dut|opcode\(0),
	datac => \U1|alu_v_dut|Add0~4_combout\,
	datad => \U1|alu_v_dut|Add4~4_combout\,
	combout => \U1|alu_v_dut|Selector54~0_combout\);

-- Location: LCCOMB_X47_Y39_N16
\U1|alu_v_dut|Selector54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector54~1_combout\ = (\U1|alu_v_dut|Selector54~0_combout\ & (((\U1|alu_v_dut|Add3~4_combout\) # (!\U1|control_v_dut|useCarry~q\)))) # (!\U1|alu_v_dut|Selector54~0_combout\ & (\U1|alu_v_dut|Add1~4_combout\ & 
-- (\U1|control_v_dut|useCarry~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add1~4_combout\,
	datab => \U1|alu_v_dut|Selector54~0_combout\,
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|alu_v_dut|Add3~4_combout\,
	combout => \U1|alu_v_dut|Selector54~1_combout\);

-- Location: LCCOMB_X46_Y39_N26
\U1|alu_v_dut|Selector54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector54~2_combout\ = (\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT2\)) # (!\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Selector54~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \U1|alu_v_dut|Selector54~1_combout\,
	datac => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|Selector54~2_combout\);

-- Location: FF_X46_Y39_N27
\U1|alu_v_dut|temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector54~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(2));

-- Location: LCCOMB_X52_Y37_N14
\U1|alu_v_dut|ShiftLeft0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~10_combout\ = (\U1|alu_v_dut|ShiftRight0~46_combout\ & (\U1|alu_v_dut|Equal2~4_combout\ & !\U1|control_v_dut|m4\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~46_combout\,
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X45_Y40_N24
\U1|alu_v_dut|ShiftRight0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~7_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(9))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(9),
	datad => \U1|control_v_dut|m3\(8),
	combout => \U1|alu_v_dut|ShiftRight0~7_combout\);

-- Location: LCCOMB_X47_Y38_N4
\U1|alu_v_dut|ShiftRight0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~0_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(7)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(6),
	datac => \U1|control_v_dut|m3\(7),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~0_combout\);

-- Location: LCCOMB_X50_Y40_N24
\U1|alu_v_dut|ShiftRight2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~13_combout\ = (\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~7_combout\)) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftRight0~7_combout\,
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|alu_v_dut|ShiftRight0~0_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~13_combout\);

-- Location: LCCOMB_X50_Y42_N12
\U1|alu_v_dut|ShiftRight0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~2_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(3)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(2),
	datac => \U1|control_v_dut|m3\(3),
	combout => \U1|alu_v_dut|ShiftRight0~2_combout\);

-- Location: LCCOMB_X53_Y38_N12
\U1|alu_v_dut|m2[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~18_combout\ = (\U1|control_v_dut|m4\(3)) # ((\U1|control_v_dut|m4\(1) & !\U1|control_v_dut|m4\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(1),
	datac => \U1|control_v_dut|m4\(2),
	datad => \U1|control_v_dut|m4\(3),
	combout => \U1|alu_v_dut|m2[1]~18_combout\);

-- Location: LCCOMB_X45_Y41_N8
\U1|alu_v_dut|ShiftRight0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~1_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(5))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(5),
	datad => \U1|control_v_dut|m3\(4),
	combout => \U1|alu_v_dut|ShiftRight0~1_combout\);

-- Location: LCCOMB_X54_Y37_N20
\U1|alu_v_dut|m2[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~17_combout\ = (\U1|control_v_dut|m4\(3)) # (\U1|control_v_dut|m4\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|m2[1]~17_combout\);

-- Location: LCCOMB_X52_Y41_N8
\U1|alu_v_dut|Selector21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector21~2_combout\ = (\U1|alu_v_dut|m2[1]~18_combout\ & (((\U1|alu_v_dut|ShiftRight0~1_combout\) # (\U1|alu_v_dut|m2[1]~17_combout\)))) # (!\U1|alu_v_dut|m2[1]~18_combout\ & (\U1|alu_v_dut|ShiftRight0~2_combout\ & 
-- ((!\U1|alu_v_dut|m2[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~2_combout\,
	datab => \U1|alu_v_dut|m2[1]~18_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~1_combout\,
	datad => \U1|alu_v_dut|m2[1]~17_combout\,
	combout => \U1|alu_v_dut|Selector21~2_combout\);

-- Location: LCCOMB_X52_Y41_N22
\U1|alu_v_dut|Selector21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector21~3_combout\ = (\U1|alu_v_dut|Selector21~2_combout\ & ((\U1|alu_v_dut|ShiftRight2~15_combout\) # ((!\U1|alu_v_dut|m2[1]~17_combout\)))) # (!\U1|alu_v_dut|Selector21~2_combout\ & (((\U1|alu_v_dut|ShiftRight2~13_combout\ & 
-- \U1|alu_v_dut|m2[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~15_combout\,
	datab => \U1|alu_v_dut|ShiftRight2~13_combout\,
	datac => \U1|alu_v_dut|Selector21~2_combout\,
	datad => \U1|alu_v_dut|m2[1]~17_combout\,
	combout => \U1|alu_v_dut|Selector21~3_combout\);

-- Location: LCCOMB_X53_Y37_N18
\U1|alu_v_dut|Selector21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector21~4_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & (((\U1|alu_v_dut|Selector21~3_combout\) # (\U1|control_v_dut|flagToShifthAndRot\(2))))) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|alu_v_dut|ShiftLeft0~10_combout\ 
-- & ((!\U1|control_v_dut|flagToShifthAndRot\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~10_combout\,
	datab => \U1|control_v_dut|flagToShifthAndRot\(1),
	datac => \U1|alu_v_dut|Selector21~3_combout\,
	datad => \U1|control_v_dut|flagToShifthAndRot\(2),
	combout => \U1|alu_v_dut|Selector21~4_combout\);

-- Location: LCCOMB_X53_Y37_N28
\U1|alu_v_dut|m2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~37_combout\ = (!\U1|control_v_dut|m4\(3) & ((\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~47_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~48_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~47_combout\,
	combout => \U1|alu_v_dut|m2~37_combout\);

-- Location: LCCOMB_X54_Y37_N26
\U1|alu_v_dut|ShiftRight0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~25_combout\ = (\U1|alu_v_dut|ShiftRight0~23_combout\) # ((\U1|alu_v_dut|ShiftRight0~24_combout\) # (\U1|alu_v_dut|ShiftRight0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~23_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~24_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~22_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~25_combout\);

-- Location: LCCOMB_X53_Y37_N6
\U1|alu_v_dut|m2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~38_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~49_combout\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|ShiftRight0~49_combout\,
	datac => \U1|control_v_dut|m4\(2),
	datad => \U1|alu_v_dut|ShiftRight0~50_combout\,
	combout => \U1|alu_v_dut|m2~38_combout\);

-- Location: LCCOMB_X53_Y37_N8
\U1|alu_v_dut|m2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~39_combout\ = (\U1|alu_v_dut|ShiftLeft0~10_combout\) # ((!\U1|alu_v_dut|ShiftRight0~25_combout\ & ((\U1|alu_v_dut|m2~37_combout\) # (\U1|alu_v_dut|m2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~10_combout\,
	datab => \U1|alu_v_dut|m2~37_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~25_combout\,
	datad => \U1|alu_v_dut|m2~38_combout\,
	combout => \U1|alu_v_dut|m2~39_combout\);

-- Location: LCCOMB_X50_Y42_N20
\U1|alu_v_dut|ShiftRight1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~15_combout\ = (\U1|alu_v_dut|ShiftRight1~12_combout\) # ((\U1|alu_v_dut|ShiftRight1~14_combout\) # (\U1|alu_v_dut|ShiftRight1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~12_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~14_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~13_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~15_combout\);

-- Location: LCCOMB_X50_Y40_N0
\U1|alu_v_dut|ShiftRight1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~21_combout\ = (\U1|alu_v_dut|Add9~0_combout\ & (\U1|alu_v_dut|ShiftRight0~7_combout\)) # (!\U1|alu_v_dut|Add9~0_combout\ & ((\U1|alu_v_dut|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~0_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~7_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~0_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~21_combout\);

-- Location: LCCOMB_X50_Y42_N30
\U1|alu_v_dut|ShiftRight1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~5_combout\ = (\U1|alu_v_dut|Add9~4_combout\) # (\U1|alu_v_dut|Add9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add9~4_combout\,
	datad => \U1|alu_v_dut|Add9~2_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~5_combout\);

-- Location: LCCOMB_X50_Y42_N16
\U1|alu_v_dut|ShiftRight1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~6_combout\ = (\U1|alu_v_dut|Add9~4_combout\) # ((\U1|alu_v_dut|Add9~0_combout\ & !\U1|alu_v_dut|Add9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~0_combout\,
	datab => \U1|alu_v_dut|Add9~4_combout\,
	datad => \U1|alu_v_dut|Add9~2_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~6_combout\);

-- Location: LCCOMB_X52_Y41_N28
\U1|alu_v_dut|ShiftRight1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~22_combout\ = (\U1|alu_v_dut|ShiftRight1~6_combout\ & (((\U1|alu_v_dut|ShiftRight0~1_combout\) # (\U1|alu_v_dut|ShiftRight1~5_combout\)))) # (!\U1|alu_v_dut|ShiftRight1~6_combout\ & (\U1|alu_v_dut|ShiftRight0~2_combout\ & 
-- ((!\U1|alu_v_dut|ShiftRight1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~2_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~6_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~1_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~5_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~22_combout\);

-- Location: LCCOMB_X53_Y41_N6
\U1|alu_v_dut|ShiftRight1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~24_combout\ = (\U1|alu_v_dut|ShiftRight1~5_combout\ & ((\U1|alu_v_dut|ShiftRight1~22_combout\ & (\U1|alu_v_dut|ShiftRight1~23_combout\)) # (!\U1|alu_v_dut|ShiftRight1~22_combout\ & ((\U1|alu_v_dut|ShiftRight1~21_combout\))))) # 
-- (!\U1|alu_v_dut|ShiftRight1~5_combout\ & (((\U1|alu_v_dut|ShiftRight1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~23_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~21_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~5_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~22_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~24_combout\);

-- Location: LCCOMB_X53_Y37_N24
\U1|alu_v_dut|m2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~41_combout\ = (\U1|alu_v_dut|ShiftLeft0~10_combout\) # ((!\U1|alu_v_dut|ShiftRight1~15_combout\ & \U1|alu_v_dut|ShiftRight1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~10_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~15_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~24_combout\,
	combout => \U1|alu_v_dut|m2~41_combout\);

-- Location: LCCOMB_X53_Y37_N26
\U1|alu_v_dut|Selector21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector21~5_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(2) & ((\U1|alu_v_dut|Selector21~4_combout\ & ((\U1|alu_v_dut|m2~41_combout\))) # (!\U1|alu_v_dut|Selector21~4_combout\ & (\U1|alu_v_dut|m2~39_combout\)))) # 
-- (!\U1|control_v_dut|flagToShifthAndRot\(2) & (\U1|alu_v_dut|Selector21~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(2),
	datab => \U1|alu_v_dut|Selector21~4_combout\,
	datac => \U1|alu_v_dut|m2~39_combout\,
	datad => \U1|alu_v_dut|m2~41_combout\,
	combout => \U1|alu_v_dut|Selector21~5_combout\);

-- Location: LCCOMB_X53_Y35_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[85]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[85]~12_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~3_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[68]~7_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[85]~12_combout\);

-- Location: LCCOMB_X53_Y35_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\)))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	datab => \U1|alu_v_dut|Equal2~3_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13_combout\);

-- Location: LCCOMB_X53_Y35_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[83]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[83]~14_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[66]~9_combout\,
	datab => \U1|alu_v_dut|Equal2~3_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[83]~14_combout\);

-- Location: LCCOMB_X53_Y35_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[65]~10_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\)))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[65]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datab => \U1|alu_v_dut|Equal2~3_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[65]~10_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\);

-- Location: LCCOMB_X53_Y35_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[81]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[81]~16_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~3_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[64]~11_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[81]~16_combout\);

-- Location: LCCOMB_X53_Y35_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\ = (\U1|alu_v_dut|Equal2~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|control_v_dut|m3\(10))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))))) # (!\U1|alu_v_dut|Equal2~3_combout\ & (\U1|control_v_dut|m3\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~3_combout\,
	datab => \U1|control_v_dut|m3\(10),
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\);

-- Location: LCCOMB_X52_Y35_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(9) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(9) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(9)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(9),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X52_Y35_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X52_Y35_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[81]~16_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[81]~16_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[81]~16_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[81]~16_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X52_Y35_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X52_Y35_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[83]~14_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[83]~14_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[83]~14_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[83]~14_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X52_Y35_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13_combout\ & ((\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13_combout\ & ((\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))) # (!\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13_combout\ & (\U1|control_v_dut|m4\(5) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13_combout\ & ((\U1|control_v_dut|m4\(5)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13_combout\,
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X52_Y35_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[85]~12_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[85]~12_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[85]~12_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[85]~12_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X52_Y35_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X52_Y35_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[85]~12_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[85]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~8_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[85]~12_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18_combout\);

-- Location: LCCOMB_X50_Y35_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[101]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[101]~19_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[84]~13_combout\,
	datab => \U1|alu_v_dut|Equal2~8_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[101]~19_combout\);

-- Location: LCCOMB_X52_Y35_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[83]~14_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[83]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[83]~14_combout\,
	datab => \U1|alu_v_dut|Equal2~8_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\);

-- Location: LCCOMB_X50_Y35_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[99]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[99]~21_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[82]~15_combout\,
	datab => \U1|alu_v_dut|Equal2~8_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[99]~21_combout\);

-- Location: LCCOMB_X52_Y35_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[81]~16_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[81]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[81]~16_combout\,
	datab => \U1|alu_v_dut|Equal2~8_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22_combout\);

-- Location: LCCOMB_X52_Y35_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[97]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[97]~23_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~8_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[80]~17_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[97]~23_combout\);

-- Location: LCCOMB_X50_Y35_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\ = (\U1|alu_v_dut|Equal2~8_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|control_v_dut|m3\(9))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\))))) # (!\U1|alu_v_dut|Equal2~8_combout\ & (\U1|control_v_dut|m3\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(9),
	datab => \U1|alu_v_dut|Equal2~8_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\);

-- Location: LCCOMB_X50_Y35_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(8) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(8)) # (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(8)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(8),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X50_Y35_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))))) # 
-- (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X50_Y35_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\U1|control_v_dut|m4\(2) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[97]~23_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[97]~23_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[97]~23_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[97]~23_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X50_Y35_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X50_Y35_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[99]~21_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[99]~21_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[99]~21_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[99]~21_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X50_Y35_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))))) 
-- # (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X50_Y35_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[101]~19_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[101]~19_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[101]~19_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[101]~19_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X50_Y35_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18_combout\ & ((\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\U1|control_v_dut|m4\(7) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18_combout\ & ((\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # (GND))) # (!\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18_combout\ & (\U1|control_v_dut|m4\(7) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18_combout\ & ((\U1|control_v_dut|m4\(7)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18_combout\,
	datab => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X50_Y35_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X50_Y37_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[119]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[119]~25_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\))))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[102]~18_combout\,
	datab => \U1|alu_v_dut|Equal2~9_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[119]~25_combout\);

-- Location: LCCOMB_X50_Y35_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[101]~19_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\)))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[101]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~9_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[101]~19_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26_combout\);

-- Location: LCCOMB_X50_Y37_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[117]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[117]~27_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\,
	datab => \U1|alu_v_dut|Equal2~9_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[117]~27_combout\);

-- Location: LCCOMB_X50_Y35_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[99]~21_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[99]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[99]~21_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datac => \U1|alu_v_dut|Equal2~9_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\);

-- Location: LCCOMB_X50_Y35_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[115]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[115]~29_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[98]~22_combout\,
	datab => \U1|alu_v_dut|Equal2~9_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[115]~29_combout\);

-- Location: LCCOMB_X49_Y39_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[97]~23_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[97]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[97]~23_combout\,
	datab => \U1|alu_v_dut|Equal2~9_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\);

-- Location: LCCOMB_X50_Y35_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[113]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[113]~31_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\)))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[96]~24_combout\,
	datac => \U1|alu_v_dut|Equal2~9_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[113]~31_combout\);

-- Location: LCCOMB_X50_Y37_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\ = (\U1|alu_v_dut|Equal2~9_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|control_v_dut|m3\(8)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\)))) # (!\U1|alu_v_dut|Equal2~9_combout\ & (((\U1|control_v_dut|m3\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datab => \U1|alu_v_dut|Equal2~9_combout\,
	datac => \U1|control_v_dut|m3\(8),
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\);

-- Location: LCCOMB_X50_Y37_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(7) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(7)) # (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(7)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(7),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X50_Y37_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))))) 
-- # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X50_Y37_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\U1|control_v_dut|m4\(2) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[113]~31_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[113]~31_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[113]~31_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[113]~31_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X50_Y37_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))))) 
-- # (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X50_Y37_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\U1|control_v_dut|m4\(4) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[115]~29_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\U1|control_v_dut|m4\(4) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[115]~29_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)) # (!\U1|control_v_dut|m4\(4) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[115]~29_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[115]~29_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X50_Y37_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))))) 
-- # (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X50_Y37_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[117]~27_combout\ $ (\U1|control_v_dut|m4\(6) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[117]~27_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\) # 
-- (!\U1|control_v_dut|m4\(6)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[117]~27_combout\ & (!\U1|control_v_dut|m4\(6) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[117]~27_combout\,
	datab => \U1|control_v_dut|m4\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X50_Y37_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26_combout\ & ((\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\U1|control_v_dut|m4\(7) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26_combout\ & ((\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (GND))) # (!\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26_combout\ & (\U1|control_v_dut|m4\(7) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26_combout\ & ((\U1|control_v_dut|m4\(7)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26_combout\,
	datab => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X50_Y37_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\U1|control_v_dut|m4\(8) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[119]~25_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[119]~25_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[119]~25_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[119]~25_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X50_Y37_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X49_Y37_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[119]~25_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[119]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[119]~25_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\);

-- Location: LCCOMB_X49_Y37_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[135]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[135]~34_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[118]~26_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[135]~34_combout\);

-- Location: LCCOMB_X50_Y37_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[117]~27_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[117]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[117]~27_combout\,
	datab => \U1|alu_v_dut|Equal2~7_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\);

-- Location: LCCOMB_X49_Y37_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[133]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[116]~28_combout\,
	datab => \U1|alu_v_dut|Equal2~7_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\);

-- Location: LCCOMB_X49_Y37_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[115]~29_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\)))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[115]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[115]~29_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\);

-- Location: LCCOMB_X49_Y39_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[131]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[131]~38_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\)))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[114]~30_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[131]~38_combout\);

-- Location: LCCOMB_X49_Y39_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[113]~31_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[113]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[113]~31_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39_combout\);

-- Location: LCCOMB_X50_Y37_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[129]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[112]~32_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\);

-- Location: LCCOMB_X50_Y37_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\ = (\U1|alu_v_dut|Equal2~7_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|control_v_dut|m3\(7)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\)))) # (!\U1|alu_v_dut|Equal2~7_combout\ & (((\U1|control_v_dut|m3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datac => \U1|control_v_dut|m3\(7),
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\);

-- Location: LCCOMB_X49_Y37_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(6) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(6) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(6)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(6),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X49_Y37_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))))) 
-- # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X49_Y37_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\U1|control_v_dut|m4\(2) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X49_Y37_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X49_Y37_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[131]~38_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[131]~38_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[131]~38_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[131]~38_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X49_Y37_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))))) 
-- # (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X49_Y37_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\ $ (\U1|control_v_dut|m4\(6) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\) # 
-- (!\U1|control_v_dut|m4\(6)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\ & (!\U1|control_v_dut|m4\(6) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\,
	datab => \U1|control_v_dut|m4\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X49_Y37_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\))) # (!\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X49_Y37_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\U1|control_v_dut|m4\(8) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[135]~34_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[135]~34_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[135]~34_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[135]~34_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X49_Y37_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\))) # (!\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X49_Y37_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X49_Y37_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[153]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[153]~42_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~10_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[136]~33_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[153]~42_combout\);

-- Location: LCCOMB_X48_Y37_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[135]~34_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[135]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~10_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[135]~34_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\);

-- Location: LCCOMB_X48_Y37_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[151]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[151]~44_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[134]~35_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	datac => \U1|alu_v_dut|Equal2~10_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[151]~44_combout\);

-- Location: LCCOMB_X48_Y37_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\,
	datab => \U1|alu_v_dut|Equal2~10_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\);

-- Location: LCCOMB_X47_Y37_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[149]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[149]~46_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[132]~37_combout\,
	datab => \U1|alu_v_dut|Equal2~10_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[149]~46_combout\);

-- Location: LCCOMB_X49_Y39_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[131]~38_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[131]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[131]~38_combout\,
	datab => \U1|alu_v_dut|Equal2~10_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47_combout\);

-- Location: LCCOMB_X49_Y39_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[147]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[147]~48_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\)))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~10_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[130]~39_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[147]~48_combout\);

-- Location: LCCOMB_X49_Y40_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~10_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\);

-- Location: LCCOMB_X49_Y40_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[145]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[145]~50_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~10_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[128]~41_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[145]~50_combout\);

-- Location: LCCOMB_X47_Y37_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51_combout\ = (\U1|alu_v_dut|Equal2~10_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|control_v_dut|m3\(6))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\))))) # (!\U1|alu_v_dut|Equal2~10_combout\ & (\U1|control_v_dut|m3\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(6),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datac => \U1|alu_v_dut|Equal2~10_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51_combout\);

-- Location: LCCOMB_X48_Y37_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(5) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(5)) # (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(5)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(5),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X48_Y37_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X48_Y37_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[145]~50_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[145]~50_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[145]~50_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[145]~50_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X48_Y37_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X48_Y37_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\U1|control_v_dut|m4\(4) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[147]~48_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\U1|control_v_dut|m4\(4) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[147]~48_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)) # (!\U1|control_v_dut|m4\(4) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[147]~48_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[147]~48_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X48_Y37_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47_combout\ & ((\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47_combout\ & ((\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # (GND))) # (!\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47_combout\ & (\U1|control_v_dut|m4\(5) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47_combout\ & ((\U1|control_v_dut|m4\(5)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47_combout\,
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X48_Y37_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[149]~46_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[149]~46_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[149]~46_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[149]~46_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X48_Y37_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\))) # (!\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X48_Y37_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\U1|control_v_dut|m4\(8) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[151]~44_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[151]~44_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[151]~44_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[151]~44_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X48_Y37_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\))) # (!\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X48_Y37_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\U1|control_v_dut|m4\(10) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[153]~42_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\U1|control_v_dut|m4\(10) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[153]~42_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)) # (!\U1|control_v_dut|m4\(10) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[153]~42_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(10),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[153]~42_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X48_Y37_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X48_Y38_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[153]~42_combout\)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[153]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[153]~42_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\);

-- Location: LCCOMB_X48_Y38_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[169]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[169]~53_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[152]~43_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[169]~53_combout\);

-- Location: LCCOMB_X48_Y37_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[151]~44_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[151]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[151]~44_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\);

-- Location: LCCOMB_X49_Y38_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[167]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[167]~55_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[150]~45_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[167]~55_combout\);

-- Location: LCCOMB_X49_Y38_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[149]~46_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[149]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[149]~46_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\);

-- Location: LCCOMB_X49_Y39_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[165]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[165]~57_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[148]~47_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[165]~57_combout\);

-- Location: LCCOMB_X49_Y39_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[147]~48_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[147]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[147]~48_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\);

-- Location: LCCOMB_X49_Y40_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[163]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[163]~59_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[163]~59_combout\);

-- Location: LCCOMB_X49_Y40_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[145]~50_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[145]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[145]~50_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\);

-- Location: LCCOMB_X49_Y38_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[161]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[161]~61_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[144]~51_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[161]~61_combout\);

-- Location: LCCOMB_X49_Y38_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (((\U1|control_v_dut|m3\(5))))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\)) 
-- # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|control_v_dut|m3\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datab => \U1|control_v_dut|m3\(5),
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\);

-- Location: LCCOMB_X48_Y38_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(4) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(4) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(4)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(4),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X48_Y38_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X48_Y38_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\U1|control_v_dut|m4\(2) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[161]~61_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[161]~61_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[161]~61_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[161]~61_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X48_Y38_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\U1|control_v_dut|m4\(3) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\))) # (!\U1|control_v_dut|m4\(3) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X48_Y38_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[163]~59_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[163]~59_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[163]~59_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[163]~59_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X48_Y38_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X48_Y38_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[165]~57_combout\ $ (\U1|control_v_dut|m4\(6) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[165]~57_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\) # 
-- (!\U1|control_v_dut|m4\(6)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[165]~57_combout\ & (!\U1|control_v_dut|m4\(6) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[165]~57_combout\,
	datab => \U1|control_v_dut|m4\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X48_Y38_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\))) # (!\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X48_Y38_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\U1|control_v_dut|m4\(8) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[167]~55_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[167]~55_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[167]~55_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[167]~55_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X48_Y38_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\))) # (!\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X48_Y38_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\U1|control_v_dut|m4\(10) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[169]~53_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\U1|control_v_dut|m4\(10) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[169]~53_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)) # (!\U1|control_v_dut|m4\(10) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[169]~53_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(10),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[169]~53_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X48_Y38_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\ & ((\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\U1|control_v_dut|m4\(11) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\ & ((\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # (GND))) # (!\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\ & (\U1|control_v_dut|m4\(11) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\ & ((\U1|control_v_dut|m4\(11)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\,
	datab => \U1|control_v_dut|m4\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X48_Y38_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X50_Y38_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[187]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[187]~63_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[187]~63_combout\);

-- Location: LCCOMB_X48_Y38_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[169]~53_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[169]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[169]~53_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64_combout\);

-- Location: LCCOMB_X49_Y41_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[185]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[185]~65_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[168]~54_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[185]~65_combout\);

-- Location: LCCOMB_X49_Y38_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[167]~55_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[167]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[167]~55_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\);

-- Location: LCCOMB_X49_Y38_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[183]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[183]~67_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\)))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	datab => \U1|alu_v_dut|Equal2~1_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[166]~56_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[183]~67_combout\);

-- Location: LCCOMB_X49_Y39_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[165]~57_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[165]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datab => \U1|alu_v_dut|Equal2~1_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[165]~57_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68_combout\);

-- Location: LCCOMB_X49_Y39_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[181]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[181]~69_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\)))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datab => \U1|alu_v_dut|Equal2~1_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[164]~58_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[181]~69_combout\);

-- Location: LCCOMB_X49_Y40_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[163]~59_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[163]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[163]~59_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\);

-- Location: LCCOMB_X49_Y40_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[179]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[179]~71_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[162]~60_combout\,
	datab => \U1|alu_v_dut|Equal2~1_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[179]~71_combout\);

-- Location: LCCOMB_X49_Y38_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[161]~61_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[161]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[161]~61_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72_combout\);

-- Location: LCCOMB_X49_Y38_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[177]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[177]~73_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\)))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[160]~62_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[177]~73_combout\);

-- Location: LCCOMB_X49_Y41_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|control_v_dut|m3\(4)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\)))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (((\U1|control_v_dut|m3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|control_v_dut|m3\(4),
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74_combout\);

-- Location: LCCOMB_X50_Y38_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(3) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(3) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(3)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(3),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X50_Y38_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X50_Y38_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[177]~73_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[177]~73_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[177]~73_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[177]~73_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X50_Y38_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X50_Y38_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\U1|control_v_dut|m4\(4) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[179]~71_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\U1|control_v_dut|m4\(4) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[179]~71_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) # (!\U1|control_v_dut|m4\(4) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[179]~71_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[179]~71_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X50_Y38_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X50_Y38_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[181]~69_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[181]~69_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[181]~69_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[181]~69_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X50_Y38_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68_combout\ & ((\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\U1|control_v_dut|m4\(7) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68_combout\ & ((\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # (GND))) # (!\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68_combout\ & (\U1|control_v_dut|m4\(7) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68_combout\ & ((\U1|control_v_dut|m4\(7)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68_combout\,
	datab => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X50_Y38_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\U1|control_v_dut|m4\(8) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[183]~67_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[183]~67_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[183]~67_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[183]~67_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X50_Y38_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\))) # (!\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X50_Y38_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[185]~65_combout\ $ (\U1|control_v_dut|m4\(10) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[185]~65_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\) # 
-- (!\U1|control_v_dut|m4\(10)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[185]~65_combout\ & (!\U1|control_v_dut|m4\(10) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[185]~65_combout\,
	datab => \U1|control_v_dut|m4\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X50_Y38_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64_combout\ & ((\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\U1|control_v_dut|m4\(11) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64_combout\ & ((\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # (GND))) # (!\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64_combout\ & (\U1|control_v_dut|m4\(11) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64_combout\ & ((\U1|control_v_dut|m4\(11)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64_combout\,
	datab => \U1|control_v_dut|m4\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X50_Y38_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\U1|control_v_dut|m4\(12) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[187]~63_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\U1|control_v_dut|m4\(12) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[187]~63_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)) # (!\U1|control_v_dut|m4\(12) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[187]~63_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(12),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[187]~63_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X50_Y38_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X50_Y38_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[187]~63_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[187]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[187]~63_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75_combout\);

-- Location: LCCOMB_X49_Y41_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[203]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[203]~76_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[186]~64_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[203]~76_combout\);

-- Location: LCCOMB_X49_Y41_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[185]~65_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[185]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[185]~65_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\);

-- Location: LCCOMB_X49_Y38_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[201]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[201]~78_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[184]~66_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[201]~78_combout\);

-- Location: LCCOMB_X49_Y38_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[183]~67_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[183]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[183]~67_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\);

-- Location: LCCOMB_X49_Y39_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[199]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[199]~80_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[182]~68_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[199]~80_combout\);

-- Location: LCCOMB_X49_Y39_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[181]~69_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[181]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[181]~69_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81_combout\);

-- Location: LCCOMB_X49_Y40_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[197]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[197]~82_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[180]~70_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[197]~82_combout\);

-- Location: LCCOMB_X49_Y40_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[179]~71_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[179]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[179]~71_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\);

-- Location: LCCOMB_X49_Y41_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[195]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[195]~84_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[178]~72_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[195]~84_combout\);

-- Location: LCCOMB_X49_Y38_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[177]~73_combout\))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\)))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[177]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[177]~73_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85_combout\);

-- Location: LCCOMB_X49_Y41_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[193]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[193]~86_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[176]~74_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[193]~86_combout\);

-- Location: LCCOMB_X50_Y41_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|control_v_dut|m3\(3)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\)))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (((\U1|control_v_dut|m3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|control_v_dut|m3\(3),
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\);

-- Location: LCCOMB_X50_Y41_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\U1|control_v_dut|m3\(2) & ((GND) # (!\U1|control_v_dut|m4\(0)))) # (!\U1|control_v_dut|m3\(2) & (\U1|control_v_dut|m4\(0) $ (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(2)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(2),
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X50_Y41_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X50_Y41_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[193]~86_combout\ $ (\U1|control_v_dut|m4\(2) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[193]~86_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\) # 
-- (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[193]~86_combout\ & (!\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[193]~86_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X50_Y41_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X50_Y41_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[195]~84_combout\ $ (\U1|control_v_dut|m4\(4) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[195]~84_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\) # 
-- (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[195]~84_combout\ & (!\U1|control_v_dut|m4\(4) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[195]~84_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X50_Y41_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\ & ((\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\ & ((\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (GND))) # (!\U1|control_v_dut|m4\(5) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\ & (\U1|control_v_dut|m4\(5) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\ & ((\U1|control_v_dut|m4\(5)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\,
	datab => \U1|control_v_dut|m4\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X50_Y41_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[197]~82_combout\ $ (\U1|control_v_dut|m4\(6) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[197]~82_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\) # 
-- (!\U1|control_v_dut|m4\(6)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[197]~82_combout\ & (!\U1|control_v_dut|m4\(6) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[197]~82_combout\,
	datab => \U1|control_v_dut|m4\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X50_Y41_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81_combout\ & ((\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\U1|control_v_dut|m4\(7) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81_combout\ & ((\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # (GND))) # (!\U1|control_v_dut|m4\(7) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81_combout\ & (\U1|control_v_dut|m4\(7) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81_combout\ & ((\U1|control_v_dut|m4\(7)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81_combout\,
	datab => \U1|control_v_dut|m4\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X50_Y41_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\U1|control_v_dut|m4\(8) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[199]~80_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[199]~80_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[199]~80_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[199]~80_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X50_Y41_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\))) # (!\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X50_Y41_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[201]~78_combout\ $ (\U1|control_v_dut|m4\(10) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[201]~78_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\) # 
-- (!\U1|control_v_dut|m4\(10)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[201]~78_combout\ & (!\U1|control_v_dut|m4\(10) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[201]~78_combout\,
	datab => \U1|control_v_dut|m4\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X50_Y41_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\U1|control_v_dut|m4\(11) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\))) # (!\U1|control_v_dut|m4\(11) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(11),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X50_Y41_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[203]~76_combout\ $ (\U1|control_v_dut|m4\(12) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[203]~76_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\) # 
-- (!\U1|control_v_dut|m4\(12)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[203]~76_combout\ & (!\U1|control_v_dut|m4\(12) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[203]~76_combout\,
	datab => \U1|control_v_dut|m4\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X50_Y41_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75_combout\ & ((\U1|control_v_dut|m4\(13) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\U1|control_v_dut|m4\(13) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75_combout\ & ((\U1|control_v_dut|m4\(13) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # (GND))) # (!\U1|control_v_dut|m4\(13) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75_combout\ & (\U1|control_v_dut|m4\(13) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75_combout\ & ((\U1|control_v_dut|m4\(13)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75_combout\,
	datab => \U1|control_v_dut|m4\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X50_Y41_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X52_Y39_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose[221]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(221) = (\U1|control_v_dut|m4\(15)) # ((\U1|control_v_dut|m4\(14)) # (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datac => \U1|control_v_dut|m4\(14),
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(221));

-- Location: LCCOMB_X57_Y39_N20
\U1|alu_v_dut|Selector21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector21~6_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|alu_v_dut|m2[1]~21_combout\)))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & ((\U1|alu_v_dut|m2[1]~21_combout\ & (\U1|alu_v_dut|Selector21~5_combout\)) # 
-- (!\U1|alu_v_dut|m2[1]~21_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(221))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~20_combout\,
	datab => \U1|alu_v_dut|Selector21~5_combout\,
	datac => \U1|alu_v_dut|m2[1]~21_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(221),
	combout => \U1|alu_v_dut|Selector21~6_combout\);

-- Location: LCCOMB_X57_Y39_N26
\U1|alu_v_dut|Selector21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector21~7_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & ((\U1|control_v_dut|m4\(2) & ((\U1|control_v_dut|m3\(2)) # (\U1|alu_v_dut|Selector21~6_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|control_v_dut|m3\(2) & 
-- \U1|alu_v_dut|Selector21~6_combout\)))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|alu_v_dut|Selector21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~20_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|control_v_dut|m3\(2),
	datad => \U1|alu_v_dut|Selector21~6_combout\,
	combout => \U1|alu_v_dut|Selector21~7_combout\);

-- Location: LCCOMB_X58_Y39_N6
\U1|alu_v_dut|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector21~0_combout\ = (\U1|alu_v_dut|m2[1]~15_combout\ & (((\U1|alu_v_dut|m2[1]~16_combout\)))) # (!\U1|alu_v_dut|m2[1]~15_combout\ & ((\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|m2~36_combout\))) # (!\U1|alu_v_dut|m2[1]~16_combout\ 
-- & (\U1|alu_v_dut|Add7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add7~4_combout\,
	datab => \U1|alu_v_dut|m2[1]~15_combout\,
	datac => \U1|alu_v_dut|m2[1]~16_combout\,
	datad => \U1|alu_v_dut|m2~36_combout\,
	combout => \U1|alu_v_dut|Selector21~0_combout\);

-- Location: LCCOMB_X57_Y39_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[242]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[242]~121_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[225]~118_combout\))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[225]~118_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[242]~121_combout\);

-- Location: LCCOMB_X57_Y39_N2
\U1|alu_v_dut|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector21~1_combout\ = (\U1|alu_v_dut|Selector21~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[242]~121_combout\) # (!\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|Selector21~0_combout\ & 
-- (\U1|alu_v_dut|Add6~4_combout\ & (\U1|alu_v_dut|m2[1]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector21~0_combout\,
	datab => \U1|alu_v_dut|Add6~4_combout\,
	datac => \U1|alu_v_dut|m2[1]~15_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[242]~121_combout\,
	combout => \U1|alu_v_dut|Selector21~1_combout\);

-- Location: LCCOMB_X57_Y39_N16
\U1|alu_v_dut|Selector21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector21~8_combout\ = (\U1|control_v_dut|opcode\(2) & ((\U1|alu_v_dut|m2[1]~14_combout\) # ((\U1|alu_v_dut|Selector21~1_combout\)))) # (!\U1|control_v_dut|opcode\(2) & (!\U1|alu_v_dut|m2[1]~14_combout\ & 
-- (\U1|alu_v_dut|Selector21~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|alu_v_dut|m2[1]~14_combout\,
	datac => \U1|alu_v_dut|Selector21~7_combout\,
	datad => \U1|alu_v_dut|Selector21~1_combout\,
	combout => \U1|alu_v_dut|Selector21~8_combout\);

-- Location: LCCOMB_X57_Y39_N10
\U1|alu_v_dut|Selector21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector21~9_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & ((\U1|alu_v_dut|Selector21~8_combout\ & ((!\U1|control_v_dut|m3\(2)))) # (!\U1|alu_v_dut|Selector21~8_combout\ & (\U1|alu_v_dut|temp\(2))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & 
-- (((\U1|alu_v_dut|Selector21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(2),
	datab => \U1|alu_v_dut|m2[1]~14_combout\,
	datac => \U1|control_v_dut|m3\(2),
	datad => \U1|alu_v_dut|Selector21~8_combout\,
	combout => \U1|alu_v_dut|Selector21~9_combout\);

-- Location: LCCOMB_X57_Y39_N28
\U1|alu_v_dut|Selector21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector21~10_combout\ = (!\U1|alu_v_dut|m2[1]~24_combout\ & \U1|alu_v_dut|Selector21~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alu_v_dut|m2[1]~24_combout\,
	datad => \U1|alu_v_dut|Selector21~9_combout\,
	combout => \U1|alu_v_dut|Selector21~10_combout\);

-- Location: FF_X57_Y39_N29
\U1|alu_v_dut|m2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector21~10_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(2));

-- Location: LCCOMB_X47_Y41_N10
\U1|alu_v_dut|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector55~0_combout\ = (\U1|control_v_dut|useCarry~q\ & (((\U1|control_v_dut|opcode\(0))))) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|control_v_dut|opcode\(0) & (\U1|alu_v_dut|Add4~2_combout\)) # (!\U1|control_v_dut|opcode\(0) & 
-- ((\U1|alu_v_dut|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~2_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|Add0~2_combout\,
	combout => \U1|alu_v_dut|Selector55~0_combout\);

-- Location: LCCOMB_X47_Y41_N12
\U1|alu_v_dut|Selector55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector55~1_combout\ = (\U1|alu_v_dut|Selector55~0_combout\ & (((\U1|alu_v_dut|Add3~2_combout\) # (!\U1|control_v_dut|useCarry~q\)))) # (!\U1|alu_v_dut|Selector55~0_combout\ & (\U1|alu_v_dut|Add1~2_combout\ & 
-- (\U1|control_v_dut|useCarry~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector55~0_combout\,
	datab => \U1|alu_v_dut|Add1~2_combout\,
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|alu_v_dut|Add3~2_combout\,
	combout => \U1|alu_v_dut|Selector55~1_combout\);

-- Location: LCCOMB_X46_Y39_N16
\U1|alu_v_dut|Selector55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector55~2_combout\ = (\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT1\))) # (!\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Selector55~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Selector55~1_combout\,
	datac => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT1\,
	combout => \U1|alu_v_dut|Selector55~2_combout\);

-- Location: FF_X46_Y39_N17
\U1|alu_v_dut|temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector55~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(1));

-- Location: LCCOMB_X58_Y41_N12
\U1|alu_v_dut|Selector22~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~13_combout\ = (\U1|control_v_dut|opcode\(2) & (\U1|alu_v_dut|m2[1]~16_combout\ & (\U1|alu_v_dut|m2~35_combout\))) # (!\U1|control_v_dut|opcode\(2) & (((\U1|alu_v_dut|temp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~16_combout\,
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|alu_v_dut|m2~35_combout\,
	datad => \U1|alu_v_dut|temp\(1),
	combout => \U1|alu_v_dut|Selector22~13_combout\);

-- Location: LCCOMB_X58_Y41_N14
\U1|alu_v_dut|Selector22~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~11_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (\U1|alu_v_dut|m2[1]~15_combout\)) # (!\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add6~2_combout\)) # (!\U1|alu_v_dut|m2[1]~15_combout\ & 
-- ((\U1|alu_v_dut|Add7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~16_combout\,
	datab => \U1|alu_v_dut|m2[1]~15_combout\,
	datac => \U1|alu_v_dut|Add6~2_combout\,
	datad => \U1|alu_v_dut|Add7~2_combout\,
	combout => \U1|alu_v_dut|Selector22~11_combout\);

-- Location: LCCOMB_X58_Y41_N30
\U1|alu_v_dut|Selector22~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~14_combout\ = (\U1|alu_v_dut|Selector22~13_combout\) # ((\U1|alu_v_dut|Selector22~11_combout\) # (\U1|control_v_dut|opcode\(2) $ (!\U1|alu_v_dut|m2[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector22~13_combout\,
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|alu_v_dut|Selector22~11_combout\,
	datad => \U1|alu_v_dut|m2[1]~14_combout\,
	combout => \U1|alu_v_dut|Selector22~14_combout\);

-- Location: LCCOMB_X58_Y41_N0
\U1|alu_v_dut|Selector22~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~12_combout\ = ((\U1|alu_v_dut|m2[1]~14_combout\) # (\U1|alu_v_dut|m2[1]~16_combout\ $ (\U1|alu_v_dut|Selector22~11_combout\))) # (!\U1|control_v_dut|opcode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~16_combout\,
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|alu_v_dut|Selector22~11_combout\,
	datad => \U1|alu_v_dut|m2[1]~14_combout\,
	combout => \U1|alu_v_dut|Selector22~12_combout\);

-- Location: LCCOMB_X58_Y41_N8
\U1|alu_v_dut|Selector22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~8_combout\ = (\U1|control_v_dut|opcode\(2) & ((!\U1|control_v_dut|m3\(1)))) # (!\U1|control_v_dut|opcode\(2) & (\U1|alu_v_dut|temp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(1),
	datac => \U1|control_v_dut|m3\(1),
	datad => \U1|control_v_dut|opcode\(2),
	combout => \U1|alu_v_dut|Selector22~8_combout\);

-- Location: LCCOMB_X58_Y41_N18
\U1|alu_v_dut|Selector22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~9_combout\ = (!\U1|alu_v_dut|m2[1]~24_combout\ & ((\U1|alu_v_dut|Selector22~8_combout\) # (!\U1|alu_v_dut|m2[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~14_combout\,
	datac => \U1|alu_v_dut|Selector22~8_combout\,
	datad => \U1|alu_v_dut|m2[1]~24_combout\,
	combout => \U1|alu_v_dut|Selector22~9_combout\);

-- Location: LCCOMB_X58_Y41_N16
\U1|alu_v_dut|m2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~34_combout\ = (\U1|control_v_dut|m3\(1)) # (\U1|control_v_dut|m4\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m3\(1),
	datad => \U1|control_v_dut|m4\(1),
	combout => \U1|alu_v_dut|m2~34_combout\);

-- Location: LCCOMB_X52_Y39_N20
\U1|alu_v_dut|ShiftRight0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~29_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~27_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|ShiftRight0~28_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~27_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~29_combout\);

-- Location: LCCOMB_X52_Y38_N0
\U1|alu_v_dut|m2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~30_combout\ = (!\U1|control_v_dut|m4\(3) & ((\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~29_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~31_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datac => \U1|alu_v_dut|ShiftRight0~29_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|m2~30_combout\);

-- Location: LCCOMB_X52_Y38_N14
\U1|alu_v_dut|ShiftRight0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~37_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~35_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(1),
	datac => \U1|alu_v_dut|ShiftRight0~36_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~35_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~37_combout\);

-- Location: LCCOMB_X52_Y37_N18
\U1|alu_v_dut|ShiftRight0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~32_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(1)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(2),
	datab => \U1|control_v_dut|m4\(1),
	datac => \U1|control_v_dut|m3\(1),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~32_combout\);

-- Location: LCCOMB_X52_Y37_N2
\U1|alu_v_dut|ShiftRight0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~34_combout\ = (\U1|alu_v_dut|ShiftRight0~32_combout\) # ((!\U1|control_v_dut|m4\(1) & \U1|alu_v_dut|ShiftRight0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(1),
	datac => \U1|alu_v_dut|ShiftRight0~33_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~32_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~34_combout\);

-- Location: LCCOMB_X52_Y38_N8
\U1|alu_v_dut|m2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~31_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~34_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~37_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~34_combout\,
	combout => \U1|alu_v_dut|m2~31_combout\);

-- Location: LCCOMB_X52_Y37_N22
\U1|alu_v_dut|ShiftLeft0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~34_combout\ = (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Equal2~4_combout\ & (!\U1|control_v_dut|m4\(1) & \U1|alu_v_dut|ShiftRight0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|alu_v_dut|ShiftRight0~8_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X52_Y38_N30
\U1|alu_v_dut|m2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~32_combout\ = (\U1|alu_v_dut|ShiftLeft0~34_combout\) # ((!\U1|alu_v_dut|ShiftRight0~25_combout\ & ((\U1|alu_v_dut|m2~30_combout\) # (\U1|alu_v_dut|m2~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~25_combout\,
	datab => \U1|alu_v_dut|m2~30_combout\,
	datac => \U1|alu_v_dut|m2~31_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~34_combout\,
	combout => \U1|alu_v_dut|m2~32_combout\);

-- Location: LCCOMB_X52_Y39_N10
\U1|alu_v_dut|ShiftRight0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~44_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(10)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(9),
	datab => \U1|control_v_dut|m3\(10),
	datac => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~44_combout\);

-- Location: LCCOMB_X52_Y41_N0
\U1|alu_v_dut|ShiftRight2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~11_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~43_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftRight0~44_combout\,
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|alu_v_dut|ShiftRight0~43_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~11_combout\);

-- Location: LCCOMB_X53_Y40_N22
\U1|alu_v_dut|ShiftRight2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~10_combout\ = (\U1|control_v_dut|m4\(2) & ((\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight2~9_combout\)) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~9_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|alu_v_dut|ShiftRight0~42_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~10_combout\);

-- Location: LCCOMB_X52_Y41_N26
\U1|alu_v_dut|ShiftRight2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~12_combout\ = (\U1|alu_v_dut|ShiftRight2~10_combout\) # ((\U1|alu_v_dut|ShiftRight2~11_combout\ & !\U1|control_v_dut|m4\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftRight2~11_combout\,
	datac => \U1|alu_v_dut|ShiftRight2~10_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|ShiftRight2~12_combout\);

-- Location: LCCOMB_X45_Y41_N12
\U1|alu_v_dut|ShiftRight0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~38_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(4)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(3),
	datad => \U1|control_v_dut|m3\(4),
	combout => \U1|alu_v_dut|ShiftRight0~38_combout\);

-- Location: LCCOMB_X52_Y39_N8
\U1|alu_v_dut|ShiftRight0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~39_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(8)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(7),
	datac => \U1|control_v_dut|m3\(8),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~39_combout\);

-- Location: LCCOMB_X55_Y41_N18
\U1|alu_v_dut|ShiftRight0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~40_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(6)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(5),
	datad => \U1|control_v_dut|m3\(6),
	combout => \U1|alu_v_dut|ShiftRight0~40_combout\);

-- Location: LCCOMB_X52_Y39_N22
\U1|alu_v_dut|ShiftRight2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~8_combout\ = (\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~39_combout\)) # (!\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|ShiftRight0~39_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~40_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~8_combout\);

-- Location: LCCOMB_X45_Y41_N10
\U1|alu_v_dut|ShiftRight0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~41_combout\ = (\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(2)))) # (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(1),
	datac => \U1|control_v_dut|m3\(2),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~41_combout\);

-- Location: LCCOMB_X52_Y41_N2
\U1|alu_v_dut|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~1_combout\ = (\U1|alu_v_dut|m2[1]~18_combout\ & (((\U1|alu_v_dut|m2[1]~17_combout\)))) # (!\U1|alu_v_dut|m2[1]~18_combout\ & ((\U1|alu_v_dut|m2[1]~17_combout\ & (\U1|alu_v_dut|ShiftRight2~8_combout\)) # 
-- (!\U1|alu_v_dut|m2[1]~17_combout\ & ((\U1|alu_v_dut|ShiftRight0~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~8_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~41_combout\,
	datac => \U1|alu_v_dut|m2[1]~18_combout\,
	datad => \U1|alu_v_dut|m2[1]~17_combout\,
	combout => \U1|alu_v_dut|Selector22~1_combout\);

-- Location: LCCOMB_X52_Y41_N4
\U1|alu_v_dut|Selector22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~2_combout\ = (\U1|alu_v_dut|m2[1]~18_combout\ & ((\U1|alu_v_dut|Selector22~1_combout\ & (\U1|alu_v_dut|ShiftRight2~12_combout\)) # (!\U1|alu_v_dut|Selector22~1_combout\ & ((\U1|alu_v_dut|ShiftRight0~38_combout\))))) # 
-- (!\U1|alu_v_dut|m2[1]~18_combout\ & (((\U1|alu_v_dut|Selector22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~12_combout\,
	datab => \U1|alu_v_dut|m2[1]~18_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~38_combout\,
	datad => \U1|alu_v_dut|Selector22~1_combout\,
	combout => \U1|alu_v_dut|Selector22~2_combout\);

-- Location: LCCOMB_X52_Y38_N4
\U1|alu_v_dut|Selector22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~3_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(2) & (((\U1|control_v_dut|flagToShifthAndRot\(1))))) # (!\U1|control_v_dut|flagToShifthAndRot\(2) & ((\U1|control_v_dut|flagToShifthAndRot\(1) & 
-- (\U1|alu_v_dut|Selector22~2_combout\)) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|alu_v_dut|ShiftLeft0~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(2),
	datab => \U1|alu_v_dut|Selector22~2_combout\,
	datac => \U1|control_v_dut|flagToShifthAndRot\(1),
	datad => \U1|alu_v_dut|ShiftLeft0~34_combout\,
	combout => \U1|alu_v_dut|Selector22~3_combout\);

-- Location: LCCOMB_X52_Y39_N4
\U1|alu_v_dut|ShiftRight1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~16_combout\ = (\U1|alu_v_dut|Add9~0_combout\ & (\U1|alu_v_dut|ShiftRight0~39_combout\)) # (!\U1|alu_v_dut|Add9~0_combout\ & ((\U1|alu_v_dut|ShiftRight0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Add9~0_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~39_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~40_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~16_combout\);

-- Location: LCCOMB_X52_Y41_N6
\U1|alu_v_dut|ShiftRight1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~17_combout\ = (\U1|alu_v_dut|ShiftRight1~5_combout\ & ((\U1|alu_v_dut|ShiftRight1~6_combout\) # ((\U1|alu_v_dut|ShiftRight1~16_combout\)))) # (!\U1|alu_v_dut|ShiftRight1~5_combout\ & (!\U1|alu_v_dut|ShiftRight1~6_combout\ & 
-- ((\U1|alu_v_dut|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~5_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~6_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~16_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~41_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~17_combout\);

-- Location: LCCOMB_X52_Y39_N18
\U1|alu_v_dut|ShiftRight1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~18_combout\ = (\U1|alu_v_dut|Add9~0_combout\ & (\U1|alu_v_dut|ShiftRight0~43_combout\)) # (!\U1|alu_v_dut|Add9~0_combout\ & ((\U1|alu_v_dut|ShiftRight0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~43_combout\,
	datac => \U1|alu_v_dut|Add9~0_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~44_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~18_combout\);

-- Location: LCCOMB_X52_Y41_N24
\U1|alu_v_dut|ShiftRight1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~19_combout\ = (\U1|alu_v_dut|Add9~2_combout\ & (\U1|alu_v_dut|ShiftRight1~31_combout\)) # (!\U1|alu_v_dut|Add9~2_combout\ & ((\U1|alu_v_dut|ShiftRight1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~31_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~18_combout\,
	datad => \U1|alu_v_dut|Add9~2_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~19_combout\);

-- Location: LCCOMB_X52_Y41_N18
\U1|alu_v_dut|ShiftRight1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~20_combout\ = (\U1|alu_v_dut|ShiftRight1~17_combout\ & (((\U1|alu_v_dut|ShiftRight1~19_combout\)) # (!\U1|alu_v_dut|ShiftRight1~6_combout\))) # (!\U1|alu_v_dut|ShiftRight1~17_combout\ & (\U1|alu_v_dut|ShiftRight1~6_combout\ & 
-- (\U1|alu_v_dut|ShiftRight0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~17_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~6_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~38_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~19_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~20_combout\);

-- Location: LCCOMB_X52_Y38_N10
\U1|alu_v_dut|m2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~33_combout\ = (\U1|alu_v_dut|ShiftLeft0~34_combout\) # ((!\U1|alu_v_dut|ShiftRight1~15_combout\ & \U1|alu_v_dut|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftRight1~15_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~20_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~34_combout\,
	combout => \U1|alu_v_dut|m2~33_combout\);

-- Location: LCCOMB_X52_Y38_N24
\U1|alu_v_dut|Selector22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~4_combout\ = (\U1|alu_v_dut|Selector22~3_combout\ & (((\U1|alu_v_dut|m2~33_combout\) # (!\U1|control_v_dut|flagToShifthAndRot\(2))))) # (!\U1|alu_v_dut|Selector22~3_combout\ & (\U1|alu_v_dut|m2~32_combout\ & 
-- (\U1|control_v_dut|flagToShifthAndRot\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~32_combout\,
	datab => \U1|alu_v_dut|Selector22~3_combout\,
	datac => \U1|control_v_dut|flagToShifthAndRot\(2),
	datad => \U1|alu_v_dut|m2~33_combout\,
	combout => \U1|alu_v_dut|Selector22~4_combout\);

-- Location: LCCOMB_X49_Y41_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[221]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[221]~88_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[204]~75_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[221]~88_combout\);

-- Location: LCCOMB_X49_Y41_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[203]~76_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[203]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[203]~76_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\);

-- Location: LCCOMB_X49_Y41_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[219]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[219]~90_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[202]~77_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[219]~90_combout\);

-- Location: LCCOMB_X49_Y38_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[201]~78_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[201]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[201]~78_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91_combout\);

-- Location: LCCOMB_X49_Y38_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[217]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[217]~92_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[217]~92_combout\);

-- Location: LCCOMB_X49_Y41_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[199]~80_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[199]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[199]~80_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93_combout\);

-- Location: LCCOMB_X49_Y39_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[215]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[198]~81_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\);

-- Location: LCCOMB_X49_Y40_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[197]~82_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[197]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[197]~82_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\);

-- Location: LCCOMB_X49_Y40_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[213]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[213]~96_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[196]~83_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[213]~96_combout\);

-- Location: LCCOMB_X49_Y41_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[195]~84_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[195]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[195]~84_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\);

-- Location: LCCOMB_X49_Y38_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[211]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[211]~98_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[194]~85_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[211]~98_combout\);

-- Location: LCCOMB_X49_Y41_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[193]~86_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[193]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[193]~86_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99_combout\);

-- Location: LCCOMB_X49_Y41_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[209]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[209]~100_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[192]~87_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[209]~100_combout\);

-- Location: LCCOMB_X49_Y41_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|control_v_dut|m3\(2))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|control_v_dut|m3\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|control_v_dut|m3\(2),
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101_combout\);

-- Location: LCCOMB_X48_Y41_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(1) $ (VCC))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(1)) # (GND)))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\U1|control_v_dut|m3\(1)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(1),
	datad => VCC,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X48_Y41_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101_combout\ & ((\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101_combout\ & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (GND))) # (!\U1|control_v_dut|m4\(1) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101_combout\ & (\U1|control_v_dut|m4\(1) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101_combout\ & ((\U1|control_v_dut|m4\(1)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X48_Y41_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\U1|control_v_dut|m4\(2) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[209]~100_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[209]~100_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[209]~100_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[209]~100_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X48_Y41_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99_combout\ & ((\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND))) # (!\U1|control_v_dut|m4\(3) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X48_Y41_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\U1|control_v_dut|m4\(4) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[211]~98_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\U1|control_v_dut|m4\(4) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[211]~98_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)) # (!\U1|control_v_dut|m4\(4) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[211]~98_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[211]~98_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X48_Y41_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X48_Y41_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\U1|control_v_dut|m4\(6) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[213]~96_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[213]~96_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[213]~96_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[213]~96_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X48_Y41_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\))) # (!\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X48_Y41_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\U1|control_v_dut|m4\(8) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X48_Y41_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93_combout\ & ((\U1|control_v_dut|m4\(9) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\U1|control_v_dut|m4\(9) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93_combout\ & ((\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # (GND))) # (!\U1|control_v_dut|m4\(9) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93_combout\ & (\U1|control_v_dut|m4\(9) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93_combout\ & ((\U1|control_v_dut|m4\(9)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93_combout\,
	datab => \U1|control_v_dut|m4\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X48_Y41_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[217]~92_combout\ $ (\U1|control_v_dut|m4\(10) $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[217]~92_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\) # 
-- (!\U1|control_v_dut|m4\(10)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[217]~92_combout\ & (!\U1|control_v_dut|m4\(10) & !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[217]~92_combout\,
	datab => \U1|control_v_dut|m4\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X48_Y41_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91_combout\ & ((\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\U1|control_v_dut|m4\(11) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & VCC)))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91_combout\ & ((\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # (GND))) # (!\U1|control_v_dut|m4\(11) & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91_combout\ & (\U1|control_v_dut|m4\(11) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91_combout\ & ((\U1|control_v_dut|m4\(11)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91_combout\,
	datab => \U1|control_v_dut|m4\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: LCCOMB_X48_Y41_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\U1|control_v_dut|m4\(12) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[219]~90_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\U1|control_v_dut|m4\(12) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[219]~90_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)) # (!\U1|control_v_dut|m4\(12) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[219]~90_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(12),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[219]~90_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X48_Y41_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\U1|control_v_dut|m4\(13) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\ & 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # 
-- (GND))))) # (!\U1|control_v_dut|m4\(13) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & VCC)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\U1|control_v_dut|m4\(13) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\))) # (!\U1|control_v_dut|m4\(13) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(13),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X48_Y41_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\U1|control_v_dut|m4\(14) $ (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[221]~88_combout\ $ 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) # (GND)
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\U1|control_v_dut|m4\(14) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[221]~88_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)) # (!\U1|control_v_dut|m4\(14) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[221]~88_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(14),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[221]~88_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X48_Y41_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X58_Y41_N28
\U1|alu_v_dut|Selector22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~5_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & (\U1|control_v_dut|m4\(1))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|control_v_dut|m4\(15)) # 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|m2[1]~20_combout\,
	datac => \U1|control_v_dut|m4\(15),
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Selector22~5_combout\);

-- Location: LCCOMB_X58_Y41_N2
\U1|alu_v_dut|Selector22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~6_combout\ = (\U1|alu_v_dut|m2[1]~21_combout\ & (((\U1|alu_v_dut|m2[1]~20_combout\)))) # (!\U1|alu_v_dut|m2[1]~21_combout\ & ((\U1|alu_v_dut|m2[1]~20_combout\ & (\U1|control_v_dut|m3\(1) & \U1|alu_v_dut|Selector22~5_combout\)) # 
-- (!\U1|alu_v_dut|m2[1]~20_combout\ & ((!\U1|alu_v_dut|Selector22~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~21_combout\,
	datab => \U1|control_v_dut|m3\(1),
	datac => \U1|alu_v_dut|m2[1]~20_combout\,
	datad => \U1|alu_v_dut|Selector22~5_combout\,
	combout => \U1|alu_v_dut|Selector22~6_combout\);

-- Location: LCCOMB_X58_Y41_N6
\U1|alu_v_dut|Selector22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~7_combout\ = (\U1|alu_v_dut|m2[1]~21_combout\ & ((\U1|alu_v_dut|Selector22~6_combout\ & (\U1|alu_v_dut|m2~34_combout\)) # (!\U1|alu_v_dut|Selector22~6_combout\ & ((\U1|alu_v_dut|Selector22~4_combout\))))) # 
-- (!\U1|alu_v_dut|m2[1]~21_combout\ & (((\U1|alu_v_dut|Selector22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~21_combout\,
	datab => \U1|alu_v_dut|m2~34_combout\,
	datac => \U1|alu_v_dut|Selector22~4_combout\,
	datad => \U1|alu_v_dut|Selector22~6_combout\,
	combout => \U1|alu_v_dut|Selector22~7_combout\);

-- Location: LCCOMB_X58_Y41_N4
\U1|alu_v_dut|Selector22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~10_combout\ = (\U1|alu_v_dut|Selector22~9_combout\ & ((\U1|alu_v_dut|m2[1]~14_combout\) # ((\U1|control_v_dut|opcode\(2)) # (\U1|alu_v_dut|Selector22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~14_combout\,
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|alu_v_dut|Selector22~9_combout\,
	datad => \U1|alu_v_dut|Selector22~7_combout\,
	combout => \U1|alu_v_dut|Selector22~10_combout\);

-- Location: LCCOMB_X58_Y41_N10
\U1|alu_v_dut|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~0_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[224]~119_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	combout => \U1|alu_v_dut|Selector22~0_combout\);

-- Location: LCCOMB_X58_Y41_N24
\U1|alu_v_dut|Selector22~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector22~15_combout\ = (\U1|alu_v_dut|Selector22~14_combout\ & (\U1|alu_v_dut|Selector22~10_combout\ & ((\U1|alu_v_dut|Selector22~12_combout\) # (\U1|alu_v_dut|Selector22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector22~14_combout\,
	datab => \U1|alu_v_dut|Selector22~12_combout\,
	datac => \U1|alu_v_dut|Selector22~10_combout\,
	datad => \U1|alu_v_dut|Selector22~0_combout\,
	combout => \U1|alu_v_dut|Selector22~15_combout\);

-- Location: FF_X58_Y41_N25
\U1|alu_v_dut|m2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector22~15_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(1));

-- Location: LCCOMB_X61_Y39_N14
\U1|alu_v_dut|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal3~0_combout\ = (!\U1|alu_v_dut|m2\(2) & (!\U1|alu_v_dut|m2\(1) & (!\U1|alu_v_dut|m2\(3) & !\U1|alu_v_dut|m2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2\(2),
	datab => \U1|alu_v_dut|m2\(1),
	datac => \U1|alu_v_dut|m2\(3),
	datad => \U1|alu_v_dut|m2\(0),
	combout => \U1|alu_v_dut|Equal3~0_combout\);

-- Location: LCCOMB_X58_Y39_N14
\U1|alu_v_dut|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector19~0_combout\ = (\U1|alu_v_dut|m2[1]~15_combout\ & (((\U1|alu_v_dut|m2[1]~16_combout\)))) # (!\U1|alu_v_dut|m2[1]~15_combout\ & ((\U1|alu_v_dut|m2[1]~16_combout\ & (\U1|alu_v_dut|m2~46_combout\)) # (!\U1|alu_v_dut|m2[1]~16_combout\ & 
-- ((\U1|alu_v_dut|Add7~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~46_combout\,
	datab => \U1|alu_v_dut|m2[1]~15_combout\,
	datac => \U1|alu_v_dut|Add7~8_combout\,
	datad => \U1|alu_v_dut|m2[1]~16_combout\,
	combout => \U1|alu_v_dut|Selector19~0_combout\);

-- Location: LCCOMB_X56_Y43_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[244]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[244]~122_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[227]~116_combout\))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[227]~116_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[244]~122_combout\);

-- Location: LCCOMB_X58_Y43_N2
\U1|alu_v_dut|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector19~1_combout\ = (\U1|alu_v_dut|Selector19~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[244]~122_combout\)) # (!\U1|alu_v_dut|m2[1]~15_combout\))) # (!\U1|alu_v_dut|Selector19~0_combout\ & 
-- (\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector19~0_combout\,
	datab => \U1|alu_v_dut|m2[1]~15_combout\,
	datac => \U1|alu_v_dut|Add6~8_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[244]~122_combout\,
	combout => \U1|alu_v_dut|Selector19~1_combout\);

-- Location: LCCOMB_X58_Y43_N24
\U1|alu_v_dut|m2[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[4]~0_combout\ = (\U1|alu_v_dut|m2[7]~47_combout\ & (!\U1|control_v_dut|m3\(4))) # (!\U1|alu_v_dut|m2[7]~47_combout\ & ((\U1|alu_v_dut|Selector19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(4),
	datab => \U1|alu_v_dut|m2[7]~47_combout\,
	datad => \U1|alu_v_dut|Selector19~1_combout\,
	combout => \U1|alu_v_dut|m2[4]~0_combout\);

-- Location: LCCOMB_X58_Y43_N30
\U1|alu_v_dut|m2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~60_combout\ = (\U1|control_v_dut|m3\(4)) # (\U1|control_v_dut|m4\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(4),
	datac => \U1|control_v_dut|m4\(4),
	combout => \U1|alu_v_dut|m2~60_combout\);

-- Location: LCCOMB_X47_Y39_N2
\U1|alu_v_dut|m2[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[7]~48_combout\ = (\U1|control_v_dut|opcode\(4) & (((\U1|control_v_dut|opcode\(0) & \U1|control_v_dut|opcode\(1))))) # (!\U1|control_v_dut|opcode\(4) & (((!\U1|alu_v_dut|m2[1]~12_combout\ & !\U1|control_v_dut|opcode\(1))) # 
-- (!\U1|control_v_dut|opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(4),
	datab => \U1|alu_v_dut|m2[1]~12_combout\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|m2[7]~48_combout\);

-- Location: LCCOMB_X46_Y41_N12
\U1|alu_v_dut|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector52~0_combout\ = (\U1|control_v_dut|opcode\(0) & (((\U1|control_v_dut|useCarry~q\) # (\U1|alu_v_dut|Add4~8_combout\)))) # (!\U1|control_v_dut|opcode\(0) & (\U1|alu_v_dut|Add0~8_combout\ & (!\U1|control_v_dut|useCarry~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datab => \U1|alu_v_dut|Add0~8_combout\,
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|alu_v_dut|Add4~8_combout\,
	combout => \U1|alu_v_dut|Selector52~0_combout\);

-- Location: LCCOMB_X46_Y41_N2
\U1|alu_v_dut|Selector52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector52~1_combout\ = (\U1|alu_v_dut|Selector52~0_combout\ & (((\U1|alu_v_dut|Add3~8_combout\) # (!\U1|control_v_dut|useCarry~q\)))) # (!\U1|alu_v_dut|Selector52~0_combout\ & (\U1|alu_v_dut|Add1~8_combout\ & 
-- (\U1|control_v_dut|useCarry~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector52~0_combout\,
	datab => \U1|alu_v_dut|Add1~8_combout\,
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|alu_v_dut|Add3~8_combout\,
	combout => \U1|alu_v_dut|Selector52~1_combout\);

-- Location: LCCOMB_X46_Y39_N14
\U1|alu_v_dut|Selector52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector52~2_combout\ = (\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT4\)) # (!\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Selector52~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => \U1|alu_v_dut|Selector52~1_combout\,
	combout => \U1|alu_v_dut|Selector52~2_combout\);

-- Location: FF_X46_Y39_N15
\U1|alu_v_dut|temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector52~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(4));

-- Location: LCCOMB_X50_Y40_N2
\U1|alu_v_dut|ShiftRight1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~9_combout\ = (\U1|alu_v_dut|Add9~0_combout\ & (\U1|alu_v_dut|ShiftRight0~6_combout\)) # (!\U1|alu_v_dut|Add9~0_combout\ & ((\U1|alu_v_dut|ShiftRight0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~6_combout\,
	datac => \U1|alu_v_dut|Add9~0_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~7_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~9_combout\);

-- Location: LCCOMB_X50_Y40_N12
\U1|alu_v_dut|ShiftRight1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~8_combout\ = (\U1|alu_v_dut|Add9~0_combout\ & (\U1|alu_v_dut|ShiftRight0~4_combout\)) # (!\U1|alu_v_dut|Add9~0_combout\ & ((\U1|alu_v_dut|ShiftRight0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~0_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~4_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~5_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~8_combout\);

-- Location: LCCOMB_X50_Y40_N22
\U1|alu_v_dut|ShiftRight1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~4_combout\ = (\U1|alu_v_dut|Add9~0_combout\ & (\U1|alu_v_dut|ShiftRight0~0_combout\)) # (!\U1|alu_v_dut|Add9~0_combout\ & ((\U1|alu_v_dut|ShiftRight0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~0_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~1_combout\,
	datac => \U1|alu_v_dut|Add9~0_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~4_combout\);

-- Location: LCCOMB_X50_Y42_N6
\U1|alu_v_dut|m2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~57_combout\ = (!\U1|alu_v_dut|Add9~2_combout\ & ((\U1|alu_v_dut|Add9~4_combout\ & (\U1|alu_v_dut|ShiftRight1~8_combout\)) # (!\U1|alu_v_dut|Add9~4_combout\ & ((\U1|alu_v_dut|ShiftRight1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~2_combout\,
	datab => \U1|alu_v_dut|Add9~4_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~8_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~4_combout\,
	combout => \U1|alu_v_dut|m2~57_combout\);

-- Location: LCCOMB_X50_Y42_N28
\U1|alu_v_dut|m2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~58_combout\ = (\U1|alu_v_dut|m2~57_combout\) # ((\U1|alu_v_dut|Add9~2_combout\ & (!\U1|alu_v_dut|Add9~4_combout\ & \U1|alu_v_dut|ShiftRight1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~2_combout\,
	datab => \U1|alu_v_dut|Add9~4_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~9_combout\,
	datad => \U1|alu_v_dut|m2~57_combout\,
	combout => \U1|alu_v_dut|m2~58_combout\);

-- Location: LCCOMB_X52_Y37_N8
\U1|alu_v_dut|ShiftRight0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~26_combout\ = (\U1|control_v_dut|m3\(0) & !\U1|control_v_dut|m4\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m3\(0),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~26_combout\);

-- Location: LCCOMB_X52_Y38_N18
\U1|alu_v_dut|ShiftRight0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~59_combout\ = (\U1|control_v_dut|m4\(2) & (((!\U1|control_v_dut|m4\(1) & \U1|alu_v_dut|ShiftRight0~26_combout\)))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~34_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datac => \U1|alu_v_dut|ShiftRight0~26_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|ShiftRight0~59_combout\);

-- Location: LCCOMB_X52_Y42_N26
\U1|alu_v_dut|m2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~59_combout\ = (\U1|alu_v_dut|m2~58_combout\ & (((\U1|alu_v_dut|Equal2~4_combout\ & \U1|alu_v_dut|ShiftRight0~59_combout\)) # (!\U1|alu_v_dut|ShiftRight1~15_combout\))) # (!\U1|alu_v_dut|m2~58_combout\ & (\U1|alu_v_dut|Equal2~4_combout\ & 
-- ((\U1|alu_v_dut|ShiftRight0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~58_combout\,
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~15_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~59_combout\,
	combout => \U1|alu_v_dut|m2~59_combout\);

-- Location: LCCOMB_X52_Y42_N8
\U1|alu_v_dut|m2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~49_combout\ = (\U1|control_v_dut|m4\(4) & \U1|control_v_dut|m3\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m4\(4),
	datad => \U1|control_v_dut|m3\(4),
	combout => \U1|alu_v_dut|m2~49_combout\);

-- Location: LCCOMB_X52_Y42_N22
\U1|alu_v_dut|m2[7]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[7]~50_combout\ = (\U1|control_v_dut|opcode\(1)) # ((\U1|control_v_dut|flagToShifthAndRot\(1) & \U1|control_v_dut|flagToShifthAndRot\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(1),
	datab => \U1|control_v_dut|flagToShifthAndRot\(2),
	datac => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|m2[7]~50_combout\);

-- Location: LCCOMB_X52_Y42_N10
\U1|alu_v_dut|m2[7]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[7]~54_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(2) & !\U1|control_v_dut|opcode\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|flagToShifthAndRot\(2),
	datac => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|m2[7]~54_combout\);

-- Location: LCCOMB_X50_Y40_N14
\U1|alu_v_dut|ShiftRight2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~19_combout\ = (!\U1|control_v_dut|m4\(2) & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~4_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~5_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~4_combout\,
	datad => \U1|control_v_dut|m4\(1),
	combout => \U1|alu_v_dut|ShiftRight2~19_combout\);

-- Location: LCCOMB_X50_Y40_N20
\U1|alu_v_dut|ShiftRight2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~6_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~6_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|ShiftRight0~7_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~6_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~6_combout\);

-- Location: LCCOMB_X52_Y40_N4
\U1|alu_v_dut|m2[7]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[7]~55_combout\ = (!\U1|control_v_dut|flagToShifthAndRot\(1)) # (!\U1|alu_v_dut|Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datad => \U1|control_v_dut|flagToShifthAndRot\(1),
	combout => \U1|alu_v_dut|m2[7]~55_combout\);

-- Location: LCCOMB_X50_Y40_N4
\U1|alu_v_dut|ShiftRight2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~4_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~0_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftRight0~1_combout\,
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|alu_v_dut|ShiftRight0~0_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~4_combout\);

-- Location: LCCOMB_X52_Y40_N10
\U1|alu_v_dut|m2[7]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[7]~56_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|control_v_dut|m4\(2)) # (!\U1|alu_v_dut|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datad => \U1|control_v_dut|flagToShifthAndRot\(1),
	combout => \U1|alu_v_dut|m2[7]~56_combout\);

-- Location: LCCOMB_X52_Y40_N24
\U1|alu_v_dut|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector19~2_combout\ = (\U1|alu_v_dut|m2[7]~55_combout\ & (((\U1|alu_v_dut|m2[7]~56_combout\)))) # (!\U1|alu_v_dut|m2[7]~55_combout\ & ((\U1|alu_v_dut|m2[7]~56_combout\ & (\U1|alu_v_dut|ShiftRight2~6_combout\)) # 
-- (!\U1|alu_v_dut|m2[7]~56_combout\ & ((\U1|alu_v_dut|ShiftRight2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~6_combout\,
	datab => \U1|alu_v_dut|m2[7]~55_combout\,
	datac => \U1|alu_v_dut|ShiftRight2~4_combout\,
	datad => \U1|alu_v_dut|m2[7]~56_combout\,
	combout => \U1|alu_v_dut|Selector19~2_combout\);

-- Location: LCCOMB_X52_Y40_N18
\U1|alu_v_dut|ShiftLeft0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~12_combout\ = (\U1|alu_v_dut|ShiftRight0~59_combout\ & \U1|alu_v_dut|Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftRight0~59_combout\,
	datad => \U1|alu_v_dut|Equal2~4_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X52_Y40_N2
\U1|alu_v_dut|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector19~3_combout\ = (\U1|alu_v_dut|Selector19~2_combout\ & ((\U1|alu_v_dut|ShiftRight2~19_combout\) # ((!\U1|alu_v_dut|m2[7]~55_combout\)))) # (!\U1|alu_v_dut|Selector19~2_combout\ & (((\U1|alu_v_dut|m2[7]~55_combout\ & 
-- \U1|alu_v_dut|ShiftLeft0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~19_combout\,
	datab => \U1|alu_v_dut|Selector19~2_combout\,
	datac => \U1|alu_v_dut|m2[7]~55_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~12_combout\,
	combout => \U1|alu_v_dut|Selector19~3_combout\);

-- Location: LCCOMB_X53_Y36_N8
\U1|alu_v_dut|ShiftRight0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~18_combout\ = (!\U1|control_v_dut|m4\(1) & ((\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(14))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(14),
	datab => \U1|control_v_dut|m3\(15),
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight0~18_combout\);

-- Location: LCCOMB_X53_Y36_N28
\U1|alu_v_dut|ShiftRight0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~20_combout\ = (\U1|alu_v_dut|ShiftRight0~18_combout\) # ((\U1|control_v_dut|m4\(1) & \U1|alu_v_dut|ShiftRight0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datac => \U1|alu_v_dut|ShiftRight0~18_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~19_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~20_combout\);

-- Location: LCCOMB_X53_Y38_N30
\U1|alu_v_dut|m2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~51_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|ShiftRight0~13_combout\))) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(3),
	datac => \U1|alu_v_dut|ShiftRight0~20_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~13_combout\,
	combout => \U1|alu_v_dut|m2~51_combout\);

-- Location: LCCOMB_X53_Y38_N8
\U1|alu_v_dut|m2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~52_combout\ = (\U1|control_v_dut|m4\(2) & (((\U1|alu_v_dut|m2~51_combout\)))) # (!\U1|control_v_dut|m4\(2) & (\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|m2~51_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~17_combout\,
	combout => \U1|alu_v_dut|m2~52_combout\);

-- Location: LCCOMB_X52_Y42_N20
\U1|alu_v_dut|m2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~53_combout\ = (\U1|alu_v_dut|m2~52_combout\ & (((\U1|alu_v_dut|ShiftRight0~59_combout\ & \U1|alu_v_dut|Equal2~4_combout\)) # (!\U1|alu_v_dut|ShiftRight0~25_combout\))) # (!\U1|alu_v_dut|m2~52_combout\ & 
-- (\U1|alu_v_dut|ShiftRight0~59_combout\ & ((\U1|alu_v_dut|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~52_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~59_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~25_combout\,
	datad => \U1|alu_v_dut|Equal2~4_combout\,
	combout => \U1|alu_v_dut|m2~53_combout\);

-- Location: LCCOMB_X52_Y42_N24
\U1|alu_v_dut|Selector19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector19~4_combout\ = (\U1|alu_v_dut|m2[7]~54_combout\ & (((\U1|alu_v_dut|m2[7]~50_combout\) # (\U1|alu_v_dut|m2~53_combout\)))) # (!\U1|alu_v_dut|m2[7]~54_combout\ & (\U1|alu_v_dut|Selector19~3_combout\ & 
-- (!\U1|alu_v_dut|m2[7]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~54_combout\,
	datab => \U1|alu_v_dut|Selector19~3_combout\,
	datac => \U1|alu_v_dut|m2[7]~50_combout\,
	datad => \U1|alu_v_dut|m2~53_combout\,
	combout => \U1|alu_v_dut|Selector19~4_combout\);

-- Location: LCCOMB_X52_Y42_N0
\U1|alu_v_dut|Selector19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector19~5_combout\ = (\U1|alu_v_dut|m2[7]~50_combout\ & ((\U1|alu_v_dut|Selector19~4_combout\ & (\U1|alu_v_dut|m2~59_combout\)) # (!\U1|alu_v_dut|Selector19~4_combout\ & ((\U1|alu_v_dut|m2~49_combout\))))) # 
-- (!\U1|alu_v_dut|m2[7]~50_combout\ & (((\U1|alu_v_dut|Selector19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~59_combout\,
	datab => \U1|alu_v_dut|m2~49_combout\,
	datac => \U1|alu_v_dut|m2[7]~50_combout\,
	datad => \U1|alu_v_dut|Selector19~4_combout\,
	combout => \U1|alu_v_dut|Selector19~5_combout\);

-- Location: LCCOMB_X50_Y43_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose[187]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(187) = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\) # (!\U1|alu_v_dut|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|alu_v_dut|Equal2~1_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(187));

-- Location: LCCOMB_X58_Y43_N0
\U1|alu_v_dut|Selector19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector19~6_combout\ = (\U1|alu_v_dut|m2[7]~48_combout\ & (((\U1|control_v_dut|opcode\(4))))) # (!\U1|alu_v_dut|m2[7]~48_combout\ & ((\U1|control_v_dut|opcode\(4) & (\U1|alu_v_dut|Selector19~5_combout\)) # (!\U1|control_v_dut|opcode\(4) & 
-- ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(187))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector19~5_combout\,
	datab => \U1|alu_v_dut|m2[7]~48_combout\,
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(187),
	combout => \U1|alu_v_dut|Selector19~6_combout\);

-- Location: LCCOMB_X58_Y43_N4
\U1|alu_v_dut|Selector19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector19~7_combout\ = (\U1|alu_v_dut|m2[7]~48_combout\ & ((\U1|alu_v_dut|Selector19~6_combout\ & (\U1|alu_v_dut|m2~60_combout\)) # (!\U1|alu_v_dut|Selector19~6_combout\ & ((\U1|alu_v_dut|temp\(4)))))) # (!\U1|alu_v_dut|m2[7]~48_combout\ & 
-- (((\U1|alu_v_dut|Selector19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~60_combout\,
	datab => \U1|alu_v_dut|m2[7]~48_combout\,
	datac => \U1|alu_v_dut|temp\(4),
	datad => \U1|alu_v_dut|Selector19~6_combout\,
	combout => \U1|alu_v_dut|Selector19~7_combout\);

-- Location: LCCOMB_X52_Y42_N6
\U1|alu_v_dut|m2[7]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[7]~61_combout\ = (!\U1|alu_v_dut|m2[7]~54_combout\ & (!\U1|alu_v_dut|Equal2~5_combout\ & (!\U1|alu_v_dut|m2[7]~50_combout\ & \U1|control_v_dut|opcode\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~54_combout\,
	datab => \U1|alu_v_dut|Equal2~5_combout\,
	datac => \U1|alu_v_dut|m2[7]~50_combout\,
	datad => \U1|control_v_dut|opcode\(4),
	combout => \U1|alu_v_dut|m2[7]~61_combout\);

-- Location: LCCOMB_X52_Y42_N4
\U1|alu_v_dut|m2[7]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[7]~105_combout\ = (\U1|alu_v_dut|m2[7]~61_combout\ & ((\U1|alu_v_dut|m2[7]~56_combout\) # ((!\U1|control_v_dut|opcode\(1) & !\U1|control_v_dut|opcode\(4))))) # (!\U1|alu_v_dut|m2[7]~61_combout\ & (((!\U1|control_v_dut|opcode\(1) & 
-- !\U1|control_v_dut|opcode\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~61_combout\,
	datab => \U1|alu_v_dut|m2[7]~56_combout\,
	datac => \U1|control_v_dut|opcode\(1),
	datad => \U1|control_v_dut|opcode\(4),
	combout => \U1|alu_v_dut|m2[7]~105_combout\);

-- Location: LCCOMB_X58_Y43_N22
\U1|alu_v_dut|m2[7]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[7]~62_combout\ = (!\U1|control_v_dut|opcode\(2) & (!\U1|alu_v_dut|m2[7]~48_combout\ & \U1|alu_v_dut|m2[7]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|alu_v_dut|m2[7]~48_combout\,
	datad => \U1|alu_v_dut|m2[7]~105_combout\,
	combout => \U1|alu_v_dut|m2[7]~62_combout\);

-- Location: FF_X58_Y43_N25
\U1|alu_v_dut|m2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|m2[4]~0_combout\,
	asdata => \U1|alu_v_dut|Selector19~7_combout\,
	sclr => \U1|alu_v_dut|m2[7]~62_combout\,
	sload => \U1|control_v_dut|ALT_INV_opcode\(2),
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(4));

-- Location: LCCOMB_X58_Y40_N2
\U1|alu_v_dut|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector16~0_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add6~14_combout\)) # (!\U1|alu_v_dut|m2[1]~15_combout\ 
-- & ((\U1|alu_v_dut|Add7~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~16_combout\,
	datab => \U1|alu_v_dut|Add6~14_combout\,
	datac => \U1|alu_v_dut|Add7~14_combout\,
	datad => \U1|alu_v_dut|m2[1]~15_combout\,
	combout => \U1|alu_v_dut|Selector16~0_combout\);

-- Location: LCCOMB_X57_Y43_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[247]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[247]~125_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[230]~113_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[230]~113_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[247]~125_combout\);

-- Location: LCCOMB_X57_Y43_N2
\U1|alu_v_dut|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector16~1_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|Selector16~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[247]~125_combout\))) # (!\U1|alu_v_dut|Selector16~0_combout\ & 
-- (\U1|alu_v_dut|m2~80_combout\)))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~80_combout\,
	datab => \U1|alu_v_dut|m2[1]~16_combout\,
	datac => \U1|alu_v_dut|Selector16~0_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[247]~125_combout\,
	combout => \U1|alu_v_dut|Selector16~1_combout\);

-- Location: LCCOMB_X57_Y43_N4
\U1|alu_v_dut|m2[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[7]~3_combout\ = (\U1|alu_v_dut|m2[7]~47_combout\ & (!\U1|control_v_dut|m3\(7))) # (!\U1|alu_v_dut|m2[7]~47_combout\ & ((\U1|alu_v_dut|Selector16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~47_combout\,
	datab => \U1|control_v_dut|m3\(7),
	datad => \U1|alu_v_dut|Selector16~1_combout\,
	combout => \U1|alu_v_dut|m2[7]~3_combout\);

-- Location: LCCOMB_X46_Y41_N4
\U1|alu_v_dut|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector49~0_combout\ = (\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Add4~14_combout\) # ((\U1|control_v_dut|useCarry~q\)))) # (!\U1|control_v_dut|opcode\(0) & (((!\U1|control_v_dut|useCarry~q\ & \U1|alu_v_dut|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datab => \U1|alu_v_dut|Add4~14_combout\,
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|alu_v_dut|Add0~14_combout\,
	combout => \U1|alu_v_dut|Selector49~0_combout\);

-- Location: LCCOMB_X46_Y41_N14
\U1|alu_v_dut|Selector49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector49~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector49~0_combout\ & (\U1|alu_v_dut|Add3~14_combout\)) # (!\U1|alu_v_dut|Selector49~0_combout\ & ((\U1|alu_v_dut|Add1~14_combout\))))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (((\U1|alu_v_dut|Selector49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add3~14_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|alu_v_dut|Add1~14_combout\,
	datad => \U1|alu_v_dut|Selector49~0_combout\,
	combout => \U1|alu_v_dut|Selector49~1_combout\);

-- Location: LCCOMB_X46_Y39_N20
\U1|alu_v_dut|Selector49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector49~2_combout\ = (\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT7\))) # (!\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Selector49~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Selector49~1_combout\,
	datad => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT7\,
	combout => \U1|alu_v_dut|Selector49~2_combout\);

-- Location: FF_X46_Y39_N21
\U1|alu_v_dut|temp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector49~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(7));

-- Location: LCCOMB_X52_Y43_N24
\U1|alu_v_dut|m2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~86_combout\ = (\U1|control_v_dut|m4\(7)) # (\U1|control_v_dut|m3\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m4\(7),
	datad => \U1|control_v_dut|m3\(7),
	combout => \U1|alu_v_dut|m2~86_combout\);

-- Location: LCCOMB_X53_Y38_N22
\U1|alu_v_dut|ShiftLeft0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~17_combout\ = (\U1|alu_v_dut|Equal2~4_combout\ & ((\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~10_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~13_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~10_combout\,
	datad => \U1|alu_v_dut|Equal2~4_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X54_Y37_N8
\U1|alu_v_dut|ShiftLeft0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~18_combout\ = (\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~52_combout\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~52_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~55_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X54_Y37_N2
\U1|alu_v_dut|m2~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~107_combout\ = (\U1|control_v_dut|m4\(3) & (((\U1|alu_v_dut|ShiftLeft0~18_combout\)))) # (!\U1|control_v_dut|m4\(3) & (\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|ShiftLeft0~18_combout\,
	datac => \U1|control_v_dut|m4\(3),
	datad => \U1|alu_v_dut|ShiftRight0~56_combout\,
	combout => \U1|alu_v_dut|m2~107_combout\);

-- Location: LCCOMB_X53_Y38_N4
\U1|alu_v_dut|m2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~81_combout\ = (\U1|alu_v_dut|ShiftLeft0~17_combout\) # ((\U1|alu_v_dut|m2~107_combout\ & !\U1|alu_v_dut|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~17_combout\,
	datab => \U1|alu_v_dut|m2~107_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~25_combout\,
	combout => \U1|alu_v_dut|m2~81_combout\);

-- Location: LCCOMB_X50_Y42_N26
\U1|alu_v_dut|m2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~83_combout\ = (!\U1|alu_v_dut|Add9~0_combout\ & (\U1|alu_v_dut|ShiftRight2~9_combout\ & (\U1|alu_v_dut|Add9~4_combout\ & !\U1|alu_v_dut|Add9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~0_combout\,
	datab => \U1|alu_v_dut|ShiftRight2~9_combout\,
	datac => \U1|alu_v_dut|Add9~4_combout\,
	datad => \U1|alu_v_dut|Add9~2_combout\,
	combout => \U1|alu_v_dut|m2~83_combout\);

-- Location: LCCOMB_X52_Y39_N24
\U1|alu_v_dut|ShiftRight1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~25_combout\ = (\U1|alu_v_dut|Add9~0_combout\ & ((\U1|alu_v_dut|ShiftRight0~44_combout\))) # (!\U1|alu_v_dut|Add9~0_combout\ & (\U1|alu_v_dut|ShiftRight0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftRight0~39_combout\,
	datac => \U1|alu_v_dut|Add9~0_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~44_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~25_combout\);

-- Location: LCCOMB_X50_Y42_N8
\U1|alu_v_dut|m2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~84_combout\ = (!\U1|alu_v_dut|Add9~4_combout\ & ((\U1|alu_v_dut|Add9~2_combout\ & (\U1|alu_v_dut|m2~42_combout\)) # (!\U1|alu_v_dut|Add9~2_combout\ & ((\U1|alu_v_dut|ShiftRight1~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~42_combout\,
	datab => \U1|alu_v_dut|Add9~4_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~25_combout\,
	datad => \U1|alu_v_dut|Add9~2_combout\,
	combout => \U1|alu_v_dut|m2~84_combout\);

-- Location: LCCOMB_X50_Y42_N22
\U1|alu_v_dut|m2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~85_combout\ = (\U1|alu_v_dut|ShiftLeft0~17_combout\) # ((!\U1|alu_v_dut|ShiftRight1~15_combout\ & ((\U1|alu_v_dut|m2~83_combout\) # (\U1|alu_v_dut|m2~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~83_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~15_combout\,
	datac => \U1|alu_v_dut|m2~84_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~17_combout\,
	combout => \U1|alu_v_dut|m2~85_combout\);

-- Location: LCCOMB_X54_Y43_N6
\U1|alu_v_dut|m2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~82_combout\ = (\U1|control_v_dut|m4\(7) & \U1|control_v_dut|m3\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(7),
	datad => \U1|control_v_dut|m3\(7),
	combout => \U1|alu_v_dut|m2~82_combout\);

-- Location: LCCOMB_X52_Y40_N30
\U1|alu_v_dut|ShiftRight2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~21_combout\ = (!\U1|control_v_dut|m4\(2) & (\U1|control_v_dut|m3\(15) & (!\U1|control_v_dut|m4\(1) & !\U1|control_v_dut|m4\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|control_v_dut|m3\(15),
	datac => \U1|control_v_dut|m4\(1),
	datad => \U1|control_v_dut|m4\(0),
	combout => \U1|alu_v_dut|ShiftRight2~21_combout\);

-- Location: LCCOMB_X52_Y39_N0
\U1|alu_v_dut|ShiftRight2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~16_combout\ = (\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~44_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|ShiftRight0~39_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~44_combout\,
	combout => \U1|alu_v_dut|ShiftRight2~16_combout\);

-- Location: LCCOMB_X52_Y40_N0
\U1|alu_v_dut|Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector16~2_combout\ = (\U1|alu_v_dut|m2[7]~56_combout\ & (\U1|alu_v_dut|m2[7]~55_combout\)) # (!\U1|alu_v_dut|m2[7]~56_combout\ & ((\U1|alu_v_dut|m2[7]~55_combout\ & (\U1|alu_v_dut|ShiftLeft0~17_combout\)) # 
-- (!\U1|alu_v_dut|m2[7]~55_combout\ & ((\U1|alu_v_dut|ShiftRight2~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~56_combout\,
	datab => \U1|alu_v_dut|m2[7]~55_combout\,
	datac => \U1|alu_v_dut|ShiftLeft0~17_combout\,
	datad => \U1|alu_v_dut|ShiftRight2~16_combout\,
	combout => \U1|alu_v_dut|Selector16~2_combout\);

-- Location: LCCOMB_X52_Y40_N16
\U1|alu_v_dut|Selector16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector16~3_combout\ = (\U1|alu_v_dut|Selector16~2_combout\ & ((\U1|alu_v_dut|ShiftRight2~21_combout\) # ((!\U1|alu_v_dut|m2[7]~56_combout\)))) # (!\U1|alu_v_dut|Selector16~2_combout\ & (((\U1|alu_v_dut|ShiftRight2~17_combout\ & 
-- \U1|alu_v_dut|m2[7]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~21_combout\,
	datab => \U1|alu_v_dut|Selector16~2_combout\,
	datac => \U1|alu_v_dut|ShiftRight2~17_combout\,
	datad => \U1|alu_v_dut|m2[7]~56_combout\,
	combout => \U1|alu_v_dut|Selector16~3_combout\);

-- Location: LCCOMB_X53_Y43_N28
\U1|alu_v_dut|Selector16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector16~4_combout\ = (\U1|alu_v_dut|m2[7]~50_combout\ & ((\U1|alu_v_dut|m2~82_combout\) # ((\U1|alu_v_dut|m2[7]~54_combout\)))) # (!\U1|alu_v_dut|m2[7]~50_combout\ & (((\U1|alu_v_dut|Selector16~3_combout\ & 
-- !\U1|alu_v_dut|m2[7]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~82_combout\,
	datab => \U1|alu_v_dut|m2[7]~50_combout\,
	datac => \U1|alu_v_dut|Selector16~3_combout\,
	datad => \U1|alu_v_dut|m2[7]~54_combout\,
	combout => \U1|alu_v_dut|Selector16~4_combout\);

-- Location: LCCOMB_X53_Y43_N10
\U1|alu_v_dut|Selector16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector16~5_combout\ = (\U1|alu_v_dut|m2[7]~54_combout\ & ((\U1|alu_v_dut|Selector16~4_combout\ & ((\U1|alu_v_dut|m2~85_combout\))) # (!\U1|alu_v_dut|Selector16~4_combout\ & (\U1|alu_v_dut|m2~81_combout\)))) # 
-- (!\U1|alu_v_dut|m2[7]~54_combout\ & (((\U1|alu_v_dut|Selector16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~54_combout\,
	datab => \U1|alu_v_dut|m2~81_combout\,
	datac => \U1|alu_v_dut|m2~85_combout\,
	datad => \U1|alu_v_dut|Selector16~4_combout\,
	combout => \U1|alu_v_dut|Selector16~5_combout\);

-- Location: LCCOMB_X49_Y39_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose[136]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(136) = (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\) # (!\U1|alu_v_dut|Equal2~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~7_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(136));

-- Location: LCCOMB_X53_Y43_N16
\U1|alu_v_dut|Selector16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector16~6_combout\ = (\U1|alu_v_dut|m2[7]~48_combout\ & (((\U1|control_v_dut|opcode\(4))))) # (!\U1|alu_v_dut|m2[7]~48_combout\ & ((\U1|control_v_dut|opcode\(4) & (\U1|alu_v_dut|Selector16~5_combout\)) # (!\U1|control_v_dut|opcode\(4) & 
-- ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(136))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector16~5_combout\,
	datab => \U1|alu_v_dut|m2[7]~48_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(136),
	datad => \U1|control_v_dut|opcode\(4),
	combout => \U1|alu_v_dut|Selector16~6_combout\);

-- Location: LCCOMB_X53_Y43_N26
\U1|alu_v_dut|Selector16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector16~7_combout\ = (\U1|alu_v_dut|m2[7]~48_combout\ & ((\U1|alu_v_dut|Selector16~6_combout\ & ((\U1|alu_v_dut|m2~86_combout\))) # (!\U1|alu_v_dut|Selector16~6_combout\ & (\U1|alu_v_dut|temp\(7))))) # (!\U1|alu_v_dut|m2[7]~48_combout\ & 
-- (((\U1|alu_v_dut|Selector16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(7),
	datab => \U1|alu_v_dut|m2~86_combout\,
	datac => \U1|alu_v_dut|m2[7]~48_combout\,
	datad => \U1|alu_v_dut|Selector16~6_combout\,
	combout => \U1|alu_v_dut|Selector16~7_combout\);

-- Location: FF_X57_Y43_N5
\U1|alu_v_dut|m2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|m2[7]~3_combout\,
	asdata => \U1|alu_v_dut|Selector16~7_combout\,
	sclr => \U1|alu_v_dut|m2[7]~62_combout\,
	sload => \U1|control_v_dut|ALT_INV_opcode\(2),
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(7));

-- Location: LCCOMB_X58_Y43_N16
\U1|alu_v_dut|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector18~0_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add6~10_combout\)) # (!\U1|alu_v_dut|m2[1]~15_combout\ 
-- & ((\U1|alu_v_dut|Add7~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add6~10_combout\,
	datab => \U1|alu_v_dut|m2[1]~16_combout\,
	datac => \U1|alu_v_dut|Add7~10_combout\,
	datad => \U1|alu_v_dut|m2[1]~15_combout\,
	combout => \U1|alu_v_dut|Selector18~0_combout\);

-- Location: LCCOMB_X57_Y43_N12
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[245]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[245]~123_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[228]~115_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[245]~123_combout\);

-- Location: LCCOMB_X58_Y43_N18
\U1|alu_v_dut|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector18~1_combout\ = (\U1|alu_v_dut|Selector18~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[245]~123_combout\) # (!\U1|alu_v_dut|m2[1]~16_combout\)))) # (!\U1|alu_v_dut|Selector18~0_combout\ & 
-- (\U1|alu_v_dut|m2~63_combout\ & (\U1|alu_v_dut|m2[1]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~63_combout\,
	datab => \U1|alu_v_dut|Selector18~0_combout\,
	datac => \U1|alu_v_dut|m2[1]~16_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[245]~123_combout\,
	combout => \U1|alu_v_dut|Selector18~1_combout\);

-- Location: LCCOMB_X58_Y43_N26
\U1|alu_v_dut|m2[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[5]~1_combout\ = (\U1|alu_v_dut|m2[7]~47_combout\ & (!\U1|control_v_dut|m3\(5))) # (!\U1|alu_v_dut|m2[7]~47_combout\ & ((\U1|alu_v_dut|Selector18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~47_combout\,
	datab => \U1|control_v_dut|m3\(5),
	datad => \U1|alu_v_dut|Selector18~1_combout\,
	combout => \U1|alu_v_dut|m2[5]~1_combout\);

-- Location: LCCOMB_X58_Y43_N6
\U1|alu_v_dut|m2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~71_combout\ = (\U1|control_v_dut|m3\(5)) # (\U1|control_v_dut|m4\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(5),
	datad => \U1|control_v_dut|m4\(5),
	combout => \U1|alu_v_dut|m2~71_combout\);

-- Location: LCCOMB_X46_Y41_N8
\U1|alu_v_dut|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector51~0_combout\ = (\U1|control_v_dut|opcode\(0) & ((\U1|control_v_dut|useCarry~q\) # ((\U1|alu_v_dut|Add4~10_combout\)))) # (!\U1|control_v_dut|opcode\(0) & (!\U1|control_v_dut|useCarry~q\ & (\U1|alu_v_dut|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|alu_v_dut|Add0~10_combout\,
	datad => \U1|alu_v_dut|Add4~10_combout\,
	combout => \U1|alu_v_dut|Selector51~0_combout\);

-- Location: LCCOMB_X46_Y41_N10
\U1|alu_v_dut|Selector51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector51~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector51~0_combout\ & ((\U1|alu_v_dut|Add3~10_combout\))) # (!\U1|alu_v_dut|Selector51~0_combout\ & (\U1|alu_v_dut|Add1~10_combout\)))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (((\U1|alu_v_dut|Selector51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add1~10_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|alu_v_dut|Selector51~0_combout\,
	datad => \U1|alu_v_dut|Add3~10_combout\,
	combout => \U1|alu_v_dut|Selector51~1_combout\);

-- Location: LCCOMB_X46_Y39_N8
\U1|alu_v_dut|Selector51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector51~2_combout\ = (\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT5\))) # (!\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Selector51~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Selector51~1_combout\,
	datad => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT5\,
	combout => \U1|alu_v_dut|Selector51~2_combout\);

-- Location: FF_X46_Y39_N9
\U1|alu_v_dut|temp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector51~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(5));

-- Location: LCCOMB_X50_Y42_N18
\U1|alu_v_dut|m2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~68_combout\ = (!\U1|alu_v_dut|Add9~2_combout\ & ((\U1|alu_v_dut|Add9~4_combout\ & (\U1|alu_v_dut|ShiftRight1~31_combout\)) # (!\U1|alu_v_dut|Add9~4_combout\ & ((\U1|alu_v_dut|ShiftRight1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~2_combout\,
	datab => \U1|alu_v_dut|Add9~4_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~31_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~16_combout\,
	combout => \U1|alu_v_dut|m2~68_combout\);

-- Location: LCCOMB_X50_Y42_N0
\U1|alu_v_dut|m2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~69_combout\ = (\U1|alu_v_dut|m2~68_combout\) # ((\U1|alu_v_dut|Add9~2_combout\ & (!\U1|alu_v_dut|Add9~4_combout\ & \U1|alu_v_dut|ShiftRight1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~2_combout\,
	datab => \U1|alu_v_dut|Add9~4_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~18_combout\,
	datad => \U1|alu_v_dut|m2~68_combout\,
	combout => \U1|alu_v_dut|m2~69_combout\);

-- Location: LCCOMB_X53_Y43_N24
\U1|alu_v_dut|m2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~70_combout\ = (\U1|alu_v_dut|ShiftLeft0~14_combout\ & ((\U1|alu_v_dut|Equal2~4_combout\) # ((!\U1|alu_v_dut|ShiftRight1~15_combout\ & \U1|alu_v_dut|m2~69_combout\)))) # (!\U1|alu_v_dut|ShiftLeft0~14_combout\ & 
-- (!\U1|alu_v_dut|ShiftRight1~15_combout\ & (\U1|alu_v_dut|m2~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~14_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~15_combout\,
	datac => \U1|alu_v_dut|m2~69_combout\,
	datad => \U1|alu_v_dut|Equal2~4_combout\,
	combout => \U1|alu_v_dut|m2~70_combout\);

-- Location: LCCOMB_X52_Y38_N16
\U1|alu_v_dut|m2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~64_combout\ = (\U1|control_v_dut|m4\(2) & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|ShiftRight0~37_combout\))) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|ShiftRight0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~31_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datac => \U1|alu_v_dut|ShiftRight0~37_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|m2~64_combout\);

-- Location: LCCOMB_X52_Y38_N2
\U1|alu_v_dut|m2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~65_combout\ = (\U1|alu_v_dut|m2~64_combout\) # ((\U1|alu_v_dut|ShiftRight0~29_combout\ & (!\U1|control_v_dut|m4\(2) & \U1|control_v_dut|m4\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~29_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|control_v_dut|m4\(3),
	datad => \U1|alu_v_dut|m2~64_combout\,
	combout => \U1|alu_v_dut|m2~65_combout\);

-- Location: LCCOMB_X53_Y43_N8
\U1|alu_v_dut|m2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~66_combout\ = (\U1|alu_v_dut|ShiftRight0~25_combout\ & (\U1|alu_v_dut|Equal2~4_combout\ & (\U1|alu_v_dut|ShiftLeft0~14_combout\))) # (!\U1|alu_v_dut|ShiftRight0~25_combout\ & ((\U1|alu_v_dut|m2~65_combout\) # 
-- ((\U1|alu_v_dut|Equal2~4_combout\ & \U1|alu_v_dut|ShiftLeft0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~25_combout\,
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datac => \U1|alu_v_dut|ShiftLeft0~14_combout\,
	datad => \U1|alu_v_dut|m2~65_combout\,
	combout => \U1|alu_v_dut|m2~66_combout\);

-- Location: LCCOMB_X52_Y37_N28
\U1|alu_v_dut|ShiftLeft0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~35_combout\ = (\U1|alu_v_dut|Equal2~4_combout\ & ((\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftLeft0~13_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|ShiftRight0~49_combout\,
	datac => \U1|alu_v_dut|Equal2~4_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~13_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X52_Y40_N20
\U1|alu_v_dut|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector18~2_combout\ = (\U1|alu_v_dut|m2[7]~55_combout\ & ((\U1|alu_v_dut|ShiftLeft0~35_combout\) # ((\U1|alu_v_dut|m2[7]~56_combout\)))) # (!\U1|alu_v_dut|m2[7]~55_combout\ & (((\U1|alu_v_dut|ShiftRight2~8_combout\ & 
-- !\U1|alu_v_dut|m2[7]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~35_combout\,
	datab => \U1|alu_v_dut|m2[7]~55_combout\,
	datac => \U1|alu_v_dut|ShiftRight2~8_combout\,
	datad => \U1|alu_v_dut|m2[7]~56_combout\,
	combout => \U1|alu_v_dut|Selector18~2_combout\);

-- Location: LCCOMB_X52_Y40_N22
\U1|alu_v_dut|Selector18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector18~3_combout\ = (\U1|alu_v_dut|m2[7]~56_combout\ & ((\U1|alu_v_dut|Selector18~2_combout\ & (\U1|alu_v_dut|ShiftRight2~20_combout\)) # (!\U1|alu_v_dut|Selector18~2_combout\ & ((\U1|alu_v_dut|ShiftRight2~11_combout\))))) # 
-- (!\U1|alu_v_dut|m2[7]~56_combout\ & (\U1|alu_v_dut|Selector18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~56_combout\,
	datab => \U1|alu_v_dut|Selector18~2_combout\,
	datac => \U1|alu_v_dut|ShiftRight2~20_combout\,
	datad => \U1|alu_v_dut|ShiftRight2~11_combout\,
	combout => \U1|alu_v_dut|Selector18~3_combout\);

-- Location: LCCOMB_X54_Y43_N12
\U1|alu_v_dut|m2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~67_combout\ = (\U1|control_v_dut|m3\(5) & \U1|control_v_dut|m4\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m3\(5),
	datad => \U1|control_v_dut|m4\(5),
	combout => \U1|alu_v_dut|m2~67_combout\);

-- Location: LCCOMB_X53_Y43_N18
\U1|alu_v_dut|Selector18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector18~4_combout\ = (\U1|alu_v_dut|m2[7]~54_combout\ & (((\U1|alu_v_dut|m2[7]~50_combout\)))) # (!\U1|alu_v_dut|m2[7]~54_combout\ & ((\U1|alu_v_dut|m2[7]~50_combout\ & ((\U1|alu_v_dut|m2~67_combout\))) # (!\U1|alu_v_dut|m2[7]~50_combout\ 
-- & (\U1|alu_v_dut|Selector18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~54_combout\,
	datab => \U1|alu_v_dut|Selector18~3_combout\,
	datac => \U1|alu_v_dut|m2~67_combout\,
	datad => \U1|alu_v_dut|m2[7]~50_combout\,
	combout => \U1|alu_v_dut|Selector18~4_combout\);

-- Location: LCCOMB_X53_Y43_N22
\U1|alu_v_dut|Selector18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector18~5_combout\ = (\U1|alu_v_dut|m2[7]~54_combout\ & ((\U1|alu_v_dut|Selector18~4_combout\ & (\U1|alu_v_dut|m2~70_combout\)) # (!\U1|alu_v_dut|Selector18~4_combout\ & ((\U1|alu_v_dut|m2~66_combout\))))) # 
-- (!\U1|alu_v_dut|m2[7]~54_combout\ & (((\U1|alu_v_dut|Selector18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~54_combout\,
	datab => \U1|alu_v_dut|m2~70_combout\,
	datac => \U1|alu_v_dut|m2~66_combout\,
	datad => \U1|alu_v_dut|Selector18~4_combout\,
	combout => \U1|alu_v_dut|Selector18~5_combout\);

-- Location: LCCOMB_X49_Y40_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose[170]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(170) = ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\) # (\U1|control_v_dut|m4\(11))) # (!\U1|alu_v_dut|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|control_v_dut|m4\(11),
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(170));

-- Location: LCCOMB_X58_Y43_N28
\U1|alu_v_dut|Selector18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector18~6_combout\ = (\U1|alu_v_dut|m2[7]~48_combout\ & (((\U1|control_v_dut|opcode\(4))))) # (!\U1|alu_v_dut|m2[7]~48_combout\ & ((\U1|control_v_dut|opcode\(4) & (\U1|alu_v_dut|Selector18~5_combout\)) # (!\U1|control_v_dut|opcode\(4) & 
-- ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(170))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector18~5_combout\,
	datab => \U1|alu_v_dut|m2[7]~48_combout\,
	datac => \U1|control_v_dut|opcode\(4),
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(170),
	combout => \U1|alu_v_dut|Selector18~6_combout\);

-- Location: LCCOMB_X58_Y43_N8
\U1|alu_v_dut|Selector18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector18~7_combout\ = (\U1|alu_v_dut|m2[7]~48_combout\ & ((\U1|alu_v_dut|Selector18~6_combout\ & (\U1|alu_v_dut|m2~71_combout\)) # (!\U1|alu_v_dut|Selector18~6_combout\ & ((\U1|alu_v_dut|temp\(5)))))) # (!\U1|alu_v_dut|m2[7]~48_combout\ & 
-- (((\U1|alu_v_dut|Selector18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~71_combout\,
	datab => \U1|alu_v_dut|m2[7]~48_combout\,
	datac => \U1|alu_v_dut|temp\(5),
	datad => \U1|alu_v_dut|Selector18~6_combout\,
	combout => \U1|alu_v_dut|Selector18~7_combout\);

-- Location: FF_X58_Y43_N27
\U1|alu_v_dut|m2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|m2[5]~1_combout\,
	asdata => \U1|alu_v_dut|Selector18~7_combout\,
	sclr => \U1|alu_v_dut|m2[7]~62_combout\,
	sload => \U1|control_v_dut|ALT_INV_opcode\(2),
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(5));

-- Location: LCCOMB_X61_Y39_N24
\U1|alu_v_dut|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal3~3_combout\ = (!\U1|alu_v_dut|m2\(4) & (!\U1|alu_v_dut|m2\(7) & (!\U1|alu_v_dut|m2\(6) & !\U1|alu_v_dut|m2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2\(4),
	datab => \U1|alu_v_dut|m2\(7),
	datac => \U1|alu_v_dut|m2\(6),
	datad => \U1|alu_v_dut|m2\(5),
	combout => \U1|alu_v_dut|Equal3~3_combout\);

-- Location: LCCOMB_X46_Y40_N28
\U1|alu_v_dut|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector42~0_combout\ = (\U1|control_v_dut|useCarry~q\ & (((\U1|control_v_dut|opcode\(0))))) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Add4~28_combout\))) # (!\U1|control_v_dut|opcode\(0) & 
-- (\U1|alu_v_dut|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~28_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|Add4~28_combout\,
	combout => \U1|alu_v_dut|Selector42~0_combout\);

-- Location: LCCOMB_X46_Y40_N18
\U1|alu_v_dut|Selector42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector42~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector42~0_combout\ & ((\U1|alu_v_dut|Add3~28_combout\))) # (!\U1|alu_v_dut|Selector42~0_combout\ & (\U1|alu_v_dut|Add1~28_combout\)))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (((\U1|alu_v_dut|Selector42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add1~28_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|alu_v_dut|Add3~28_combout\,
	datad => \U1|alu_v_dut|Selector42~0_combout\,
	combout => \U1|alu_v_dut|Selector42~1_combout\);

-- Location: LCCOMB_X46_Y39_N24
\U1|alu_v_dut|Selector42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector42~2_combout\ = (\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT14\))) # (!\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Selector42~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Selector42~1_combout\,
	datad => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT14\,
	combout => \U1|alu_v_dut|Selector42~2_combout\);

-- Location: FF_X46_Y39_N25
\U1|alu_v_dut|temp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector42~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(14));

-- Location: LCCOMB_X52_Y40_N26
\U1|alu_v_dut|ShiftRight2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~22_combout\ = (\U1|alu_v_dut|ShiftRight0~4_combout\ & (!\U1|control_v_dut|m4\(1) & !\U1|control_v_dut|m4\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~4_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|ShiftRight2~22_combout\);

-- Location: LCCOMB_X54_Y37_N18
\U1|alu_v_dut|ShiftLeft0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~15_combout\ = (\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~46_combout\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftRight0~46_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~51_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X54_Y37_N30
\U1|alu_v_dut|ShiftLeft0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~31_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|ShiftLeft0~15_combout\))) # (!\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|ShiftLeft0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|ShiftLeft0~18_combout\,
	datac => \U1|alu_v_dut|Equal2~5_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~15_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X54_Y38_N22
\U1|alu_v_dut|Selector9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector9~2_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|control_v_dut|flagToShifthAndRot\(2)) # ((\U1|alu_v_dut|ShiftRight2~22_combout\)))) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & 
-- (!\U1|control_v_dut|flagToShifthAndRot\(2) & ((\U1|alu_v_dut|ShiftLeft0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(1),
	datab => \U1|control_v_dut|flagToShifthAndRot\(2),
	datac => \U1|alu_v_dut|ShiftRight2~22_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~31_combout\,
	combout => \U1|alu_v_dut|Selector9~2_combout\);

-- Location: LCCOMB_X50_Y40_N28
\U1|alu_v_dut|ShiftRight1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~30_combout\ = (!\U1|alu_v_dut|Add9~2_combout\ & (\U1|alu_v_dut|ShiftRight0~4_combout\ & !\U1|alu_v_dut|Add9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~2_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~4_combout\,
	datac => \U1|alu_v_dut|Add9~0_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~30_combout\);

-- Location: LCCOMB_X54_Y38_N8
\U1|alu_v_dut|m2~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~102_combout\ = (\U1|alu_v_dut|ShiftLeft0~31_combout\) # ((\U1|alu_v_dut|ShiftRight1~30_combout\ & \U1|alu_v_dut|ShiftRight1~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~31_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~30_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~29_combout\,
	combout => \U1|alu_v_dut|m2~102_combout\);

-- Location: LCCOMB_X54_Y38_N12
\U1|alu_v_dut|m2~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~101_combout\ = (\U1|alu_v_dut|ShiftLeft0~31_combout\) # ((\U1|alu_v_dut|ShiftRight0~48_combout\ & (\U1|control_v_dut|m4\(2) & \U1|alu_v_dut|ShiftRight0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~48_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~60_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~31_combout\,
	combout => \U1|alu_v_dut|m2~101_combout\);

-- Location: LCCOMB_X54_Y38_N18
\U1|alu_v_dut|Selector9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector9~3_combout\ = (\U1|alu_v_dut|Selector9~2_combout\ & (((\U1|alu_v_dut|m2~102_combout\)) # (!\U1|control_v_dut|flagToShifthAndRot\(2)))) # (!\U1|alu_v_dut|Selector9~2_combout\ & (\U1|control_v_dut|flagToShifthAndRot\(2) & 
-- ((\U1|alu_v_dut|m2~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector9~2_combout\,
	datab => \U1|control_v_dut|flagToShifthAndRot\(2),
	datac => \U1|alu_v_dut|m2~102_combout\,
	datad => \U1|alu_v_dut|m2~101_combout\,
	combout => \U1|alu_v_dut|Selector9~3_combout\);

-- Location: LCCOMB_X54_Y38_N28
\U1|alu_v_dut|Selector9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector9~4_combout\ = (\U1|alu_v_dut|m2[1]~21_combout\ & (((\U1|alu_v_dut|Selector9~3_combout\) # (\U1|alu_v_dut|m2[1]~20_combout\)))) # (!\U1|alu_v_dut|m2[1]~21_combout\ & 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~1_combout\ & ((!\U1|alu_v_dut|m2[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[17]~1_combout\,
	datab => \U1|alu_v_dut|Selector9~3_combout\,
	datac => \U1|alu_v_dut|m2[1]~21_combout\,
	datad => \U1|alu_v_dut|m2[1]~20_combout\,
	combout => \U1|alu_v_dut|Selector9~4_combout\);

-- Location: LCCOMB_X54_Y38_N6
\U1|alu_v_dut|Selector9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector9~5_combout\ = (\U1|control_v_dut|m4\(14) & ((\U1|alu_v_dut|Selector9~4_combout\) # ((\U1|control_v_dut|m3\(14) & \U1|alu_v_dut|m2[1]~20_combout\)))) # (!\U1|control_v_dut|m4\(14) & (\U1|alu_v_dut|Selector9~4_combout\ & 
-- ((\U1|control_v_dut|m3\(14)) # (!\U1|alu_v_dut|m2[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(14),
	datab => \U1|alu_v_dut|Selector9~4_combout\,
	datac => \U1|control_v_dut|m3\(14),
	datad => \U1|alu_v_dut|m2[1]~20_combout\,
	combout => \U1|alu_v_dut|Selector9~5_combout\);

-- Location: LCCOMB_X59_Y40_N28
\U1|alu_v_dut|Add7~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~28_combout\ = (\U1|control_v_dut|m3\(14) & ((GND) # (!\U1|alu_v_dut|Add7~27\))) # (!\U1|control_v_dut|m3\(14) & (\U1|alu_v_dut|Add7~27\ $ (GND)))
-- \U1|alu_v_dut|Add7~29\ = CARRY((\U1|control_v_dut|m3\(14)) # (!\U1|alu_v_dut|Add7~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|Add7~27\,
	combout => \U1|alu_v_dut|Add7~28_combout\,
	cout => \U1|alu_v_dut|Add7~29\);

-- Location: LCCOMB_X58_Y40_N12
\U1|alu_v_dut|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector9~0_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|Equal5~0_combout\) # (\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & (\U1|alu_v_dut|Add7~28_combout\ & 
-- ((!\U1|alu_v_dut|m2[1]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~16_combout\,
	datab => \U1|alu_v_dut|Add7~28_combout\,
	datac => \U1|alu_v_dut|Equal5~0_combout\,
	datad => \U1|alu_v_dut|m2[1]~15_combout\,
	combout => \U1|alu_v_dut|Selector9~0_combout\);

-- Location: LCCOMB_X59_Y42_N28
\U1|alu_v_dut|Add6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~28_combout\ = (\U1|control_v_dut|m3\(14) & (\U1|alu_v_dut|Add6~27\ $ (GND))) # (!\U1|control_v_dut|m3\(14) & (!\U1|alu_v_dut|Add6~27\ & VCC))
-- \U1|alu_v_dut|Add6~29\ = CARRY((\U1|control_v_dut|m3\(14) & !\U1|alu_v_dut|Add6~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|Add6~27\,
	combout => \U1|alu_v_dut|Add6~28_combout\,
	cout => \U1|alu_v_dut|Add6~29\);

-- Location: LCCOMB_X57_Y42_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[254]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[254]~129_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[254]~129_combout\);

-- Location: LCCOMB_X57_Y42_N18
\U1|alu_v_dut|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector9~1_combout\ = (\U1|alu_v_dut|Selector9~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[254]~129_combout\)) # (!\U1|alu_v_dut|m2[1]~15_combout\))) # (!\U1|alu_v_dut|Selector9~0_combout\ & 
-- (\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add6~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector9~0_combout\,
	datab => \U1|alu_v_dut|m2[1]~15_combout\,
	datac => \U1|alu_v_dut|Add6~28_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[254]~129_combout\,
	combout => \U1|alu_v_dut|Selector9~1_combout\);

-- Location: LCCOMB_X57_Y42_N28
\U1|alu_v_dut|Selector9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector9~6_combout\ = (\U1|control_v_dut|opcode\(2) & ((\U1|alu_v_dut|m2[1]~14_combout\) # ((\U1|alu_v_dut|Selector9~1_combout\)))) # (!\U1|control_v_dut|opcode\(2) & (!\U1|alu_v_dut|m2[1]~14_combout\ & 
-- (\U1|alu_v_dut|Selector9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|alu_v_dut|m2[1]~14_combout\,
	datac => \U1|alu_v_dut|Selector9~5_combout\,
	datad => \U1|alu_v_dut|Selector9~1_combout\,
	combout => \U1|alu_v_dut|Selector9~6_combout\);

-- Location: LCCOMB_X57_Y42_N26
\U1|alu_v_dut|Selector9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector9~7_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & ((\U1|alu_v_dut|Selector9~6_combout\ & ((!\U1|control_v_dut|m3\(14)))) # (!\U1|alu_v_dut|Selector9~6_combout\ & (\U1|alu_v_dut|temp\(14))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & 
-- (((\U1|alu_v_dut|Selector9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(14),
	datab => \U1|control_v_dut|m3\(14),
	datac => \U1|alu_v_dut|m2[1]~14_combout\,
	datad => \U1|alu_v_dut|Selector9~6_combout\,
	combout => \U1|alu_v_dut|Selector9~7_combout\);

-- Location: LCCOMB_X57_Y42_N22
\U1|alu_v_dut|Selector9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector9~8_combout\ = (!\U1|alu_v_dut|m2[15]~88_combout\ & \U1|alu_v_dut|Selector9~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|m2[15]~88_combout\,
	datac => \U1|alu_v_dut|Selector9~7_combout\,
	combout => \U1|alu_v_dut|Selector9~8_combout\);

-- Location: FF_X57_Y42_N23
\U1|alu_v_dut|m2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector9~8_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(14));

-- Location: LCCOMB_X46_Y40_N22
\U1|alu_v_dut|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector44~0_combout\ = (\U1|control_v_dut|useCarry~q\ & (((\U1|control_v_dut|opcode\(0))))) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Add4~24_combout\))) # (!\U1|control_v_dut|opcode\(0) & 
-- (\U1|alu_v_dut|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~24_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|Add4~24_combout\,
	combout => \U1|alu_v_dut|Selector44~0_combout\);

-- Location: LCCOMB_X47_Y40_N30
\U1|alu_v_dut|Selector44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector44~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector44~0_combout\ & ((\U1|alu_v_dut|Add3~24_combout\))) # (!\U1|alu_v_dut|Selector44~0_combout\ & (\U1|alu_v_dut|Add1~24_combout\)))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (\U1|alu_v_dut|Selector44~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datab => \U1|alu_v_dut|Selector44~0_combout\,
	datac => \U1|alu_v_dut|Add1~24_combout\,
	datad => \U1|alu_v_dut|Add3~24_combout\,
	combout => \U1|alu_v_dut|Selector44~1_combout\);

-- Location: LCCOMB_X47_Y39_N30
\U1|alu_v_dut|Selector44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector44~2_combout\ = (\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT12\))) # (!\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Selector44~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Selector44~1_combout\,
	datad => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT12\,
	combout => \U1|alu_v_dut|Selector44~2_combout\);

-- Location: FF_X47_Y39_N31
\U1|alu_v_dut|temp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector44~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(12));

-- Location: LCCOMB_X54_Y35_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(51) = ((\U1|control_v_dut|m4\(5)) # ((\U1|control_v_dut|m4\(4)) # (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\))) # (!\U1|alu_v_dut|Equal2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~3_combout\,
	datab => \U1|control_v_dut|m4\(5),
	datac => \U1|control_v_dut|m4\(4),
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(51));

-- Location: LCCOMB_X52_Y38_N22
\U1|alu_v_dut|ShiftLeft0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~28_combout\ = (!\U1|control_v_dut|m4\(3) & ((\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~37_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~29_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datac => \U1|alu_v_dut|ShiftRight0~37_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X52_Y38_N20
\U1|alu_v_dut|ShiftLeft0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~29_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|ShiftLeft0~28_combout\) # ((\U1|alu_v_dut|ShiftRight0~59_combout\ & \U1|control_v_dut|m4\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~28_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~59_combout\,
	datac => \U1|control_v_dut|m4\(3),
	datad => \U1|alu_v_dut|Equal2~5_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X54_Y38_N30
\U1|alu_v_dut|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector11~2_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(2) & (((\U1|control_v_dut|flagToShifthAndRot\(1))))) # (!\U1|control_v_dut|flagToShifthAndRot\(2) & ((\U1|control_v_dut|flagToShifthAndRot\(1) & 
-- ((\U1|alu_v_dut|ShiftRight2~19_combout\))) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|alu_v_dut|ShiftLeft0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~29_combout\,
	datab => \U1|control_v_dut|flagToShifthAndRot\(2),
	datac => \U1|control_v_dut|flagToShifthAndRot\(1),
	datad => \U1|alu_v_dut|ShiftRight2~19_combout\,
	combout => \U1|alu_v_dut|Selector11~2_combout\);

-- Location: LCCOMB_X54_Y38_N4
\U1|alu_v_dut|m2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~96_combout\ = (\U1|alu_v_dut|ShiftLeft0~29_combout\) # ((\U1|alu_v_dut|ShiftRight0~20_combout\ & (\U1|alu_v_dut|ShiftRight0~60_combout\ & \U1|control_v_dut|m4\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~29_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~20_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~60_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|m2~96_combout\);

-- Location: LCCOMB_X50_Y42_N10
\U1|alu_v_dut|m2~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~97_combout\ = (\U1|alu_v_dut|ShiftLeft0~29_combout\) # ((!\U1|alu_v_dut|Add9~2_combout\ & (\U1|alu_v_dut|ShiftRight1~29_combout\ & \U1|alu_v_dut|ShiftRight1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~2_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~29_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~8_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~29_combout\,
	combout => \U1|alu_v_dut|m2~97_combout\);

-- Location: LCCOMB_X54_Y38_N16
\U1|alu_v_dut|Selector11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector11~3_combout\ = (\U1|alu_v_dut|Selector11~2_combout\ & (((\U1|alu_v_dut|m2~97_combout\)) # (!\U1|control_v_dut|flagToShifthAndRot\(2)))) # (!\U1|alu_v_dut|Selector11~2_combout\ & (\U1|control_v_dut|flagToShifthAndRot\(2) & 
-- (\U1|alu_v_dut|m2~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector11~2_combout\,
	datab => \U1|control_v_dut|flagToShifthAndRot\(2),
	datac => \U1|alu_v_dut|m2~96_combout\,
	datad => \U1|alu_v_dut|m2~97_combout\,
	combout => \U1|alu_v_dut|Selector11~3_combout\);

-- Location: LCCOMB_X54_Y38_N14
\U1|alu_v_dut|Selector11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector11~4_combout\ = (\U1|alu_v_dut|m2[1]~21_combout\ & (((\U1|alu_v_dut|Selector11~3_combout\) # (\U1|alu_v_dut|m2[1]~20_combout\)))) # (!\U1|alu_v_dut|m2[1]~21_combout\ & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(51) 
-- & ((!\U1|alu_v_dut|m2[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(51),
	datab => \U1|alu_v_dut|Selector11~3_combout\,
	datac => \U1|alu_v_dut|m2[1]~21_combout\,
	datad => \U1|alu_v_dut|m2[1]~20_combout\,
	combout => \U1|alu_v_dut|Selector11~4_combout\);

-- Location: LCCOMB_X57_Y40_N10
\U1|alu_v_dut|Selector11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector11~5_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & ((\U1|alu_v_dut|Selector11~4_combout\ & ((\U1|control_v_dut|m3\(12)) # (\U1|control_v_dut|m4\(12)))) # (!\U1|alu_v_dut|Selector11~4_combout\ & (\U1|control_v_dut|m3\(12) & 
-- \U1|control_v_dut|m4\(12))))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & (\U1|alu_v_dut|Selector11~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~20_combout\,
	datab => \U1|alu_v_dut|Selector11~4_combout\,
	datac => \U1|control_v_dut|m3\(12),
	datad => \U1|control_v_dut|m4\(12),
	combout => \U1|alu_v_dut|Selector11~5_combout\);

-- Location: LCCOMB_X58_Y40_N6
\U1|alu_v_dut|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector11~0_combout\ = (\U1|alu_v_dut|m2[1]~15_combout\ & (((\U1|alu_v_dut|m2[1]~16_combout\)))) # (!\U1|alu_v_dut|m2[1]~15_combout\ & ((\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|m2~95_combout\))) # (!\U1|alu_v_dut|m2[1]~16_combout\ 
-- & (\U1|alu_v_dut|Add7~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add7~24_combout\,
	datab => \U1|alu_v_dut|m2[1]~15_combout\,
	datac => \U1|alu_v_dut|m2[1]~16_combout\,
	datad => \U1|alu_v_dut|m2~95_combout\,
	combout => \U1|alu_v_dut|Selector11~0_combout\);

-- Location: LCCOMB_X57_Y40_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[252]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[252]~128_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[252]~128_combout\);

-- Location: LCCOMB_X57_Y40_N24
\U1|alu_v_dut|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector11~1_combout\ = (\U1|alu_v_dut|Selector11~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[252]~128_combout\)) # (!\U1|alu_v_dut|m2[1]~15_combout\))) # (!\U1|alu_v_dut|Selector11~0_combout\ & 
-- (\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add6~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector11~0_combout\,
	datab => \U1|alu_v_dut|m2[1]~15_combout\,
	datac => \U1|alu_v_dut|Add6~24_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[252]~128_combout\,
	combout => \U1|alu_v_dut|Selector11~1_combout\);

-- Location: LCCOMB_X57_Y40_N12
\U1|alu_v_dut|Selector11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector11~6_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & (((\U1|control_v_dut|opcode\(2))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & ((\U1|control_v_dut|opcode\(2) & ((\U1|alu_v_dut|Selector11~1_combout\))) # (!\U1|control_v_dut|opcode\(2) & 
-- (\U1|alu_v_dut|Selector11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector11~5_combout\,
	datab => \U1|alu_v_dut|m2[1]~14_combout\,
	datac => \U1|control_v_dut|opcode\(2),
	datad => \U1|alu_v_dut|Selector11~1_combout\,
	combout => \U1|alu_v_dut|Selector11~6_combout\);

-- Location: LCCOMB_X57_Y40_N18
\U1|alu_v_dut|Selector11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector11~7_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & ((\U1|alu_v_dut|Selector11~6_combout\ & ((!\U1|control_v_dut|m3\(12)))) # (!\U1|alu_v_dut|Selector11~6_combout\ & (\U1|alu_v_dut|temp\(12))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & 
-- (((\U1|alu_v_dut|Selector11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(12),
	datab => \U1|alu_v_dut|m2[1]~14_combout\,
	datac => \U1|control_v_dut|m3\(12),
	datad => \U1|alu_v_dut|Selector11~6_combout\,
	combout => \U1|alu_v_dut|Selector11~7_combout\);

-- Location: LCCOMB_X57_Y40_N20
\U1|alu_v_dut|Selector11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector11~8_combout\ = (!\U1|alu_v_dut|m2[15]~88_combout\ & \U1|alu_v_dut|Selector11~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|m2[15]~88_combout\,
	datad => \U1|alu_v_dut|Selector11~7_combout\,
	combout => \U1|alu_v_dut|Selector11~8_combout\);

-- Location: FF_X57_Y40_N21
\U1|alu_v_dut|m2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector11~8_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(12));

-- Location: LCCOMB_X62_Y40_N30
\U1|alu_v_dut|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal3~2_combout\ = (!\U1|alu_v_dut|m2\(15) & (!\U1|alu_v_dut|m2\(14) & (!\U1|alu_v_dut|m2\(13) & !\U1|alu_v_dut|m2\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2\(15),
	datab => \U1|alu_v_dut|m2\(14),
	datac => \U1|alu_v_dut|m2\(13),
	datad => \U1|alu_v_dut|m2\(12),
	combout => \U1|alu_v_dut|Equal3~2_combout\);

-- Location: LCCOMB_X47_Y41_N6
\U1|alu_v_dut|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector48~0_combout\ = (\U1|control_v_dut|useCarry~q\ & (((\U1|control_v_dut|opcode\(0))))) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|control_v_dut|opcode\(0) & (\U1|alu_v_dut|Add4~16_combout\)) # (!\U1|control_v_dut|opcode\(0) & 
-- ((\U1|alu_v_dut|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~16_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|Add0~16_combout\,
	combout => \U1|alu_v_dut|Selector48~0_combout\);

-- Location: LCCOMB_X47_Y41_N4
\U1|alu_v_dut|Selector48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector48~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector48~0_combout\ & ((\U1|alu_v_dut|Add3~16_combout\))) # (!\U1|alu_v_dut|Selector48~0_combout\ & (\U1|alu_v_dut|Add1~16_combout\)))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (((\U1|alu_v_dut|Selector48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add1~16_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|alu_v_dut|Add3~16_combout\,
	datad => \U1|alu_v_dut|Selector48~0_combout\,
	combout => \U1|alu_v_dut|Selector48~1_combout\);

-- Location: LCCOMB_X46_Y39_N30
\U1|alu_v_dut|Selector48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector48~2_combout\ = (\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT8\))) # (!\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Selector48~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector48~1_combout\,
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT8\,
	combout => \U1|alu_v_dut|Selector48~2_combout\);

-- Location: FF_X46_Y39_N31
\U1|alu_v_dut|temp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector48~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(8));

-- Location: LCCOMB_X50_Y42_N4
\U1|alu_v_dut|ShiftRight1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~10_combout\ = (\U1|alu_v_dut|Add9~2_combout\ & ((\U1|alu_v_dut|ShiftRight1~8_combout\))) # (!\U1|alu_v_dut|Add9~2_combout\ & (\U1|alu_v_dut|ShiftRight1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~9_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~8_combout\,
	datad => \U1|alu_v_dut|Add9~2_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~10_combout\);

-- Location: LCCOMB_X52_Y38_N12
\U1|alu_v_dut|ShiftLeft0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~19_combout\ = (!\U1|control_v_dut|m4\(1) & (\U1|control_v_dut|m4\(3) & (!\U1|control_v_dut|m4\(0) & \U1|control_v_dut|m3\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|control_v_dut|m4\(3),
	datac => \U1|control_v_dut|m4\(0),
	datad => \U1|control_v_dut|m3\(0),
	combout => \U1|alu_v_dut|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X52_Y38_N26
\U1|alu_v_dut|ShiftLeft0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~20_combout\ = (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftLeft0~19_combout\) # ((!\U1|control_v_dut|m4\(3) & \U1|alu_v_dut|ShiftRight0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~37_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~19_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X52_Y38_N28
\U1|alu_v_dut|ShiftLeft0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~21_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|ShiftLeft0~20_combout\) # ((\U1|alu_v_dut|m2~74_combout\ & \U1|alu_v_dut|ShiftRight0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~5_combout\,
	datab => \U1|alu_v_dut|m2~74_combout\,
	datac => \U1|alu_v_dut|ShiftLeft0~20_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~34_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X53_Y38_N16
\U1|alu_v_dut|Selector15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector15~3_combout\ = (\U1|alu_v_dut|ShiftLeft0~21_combout\) # ((\U1|alu_v_dut|ShiftRight1~29_combout\ & (\U1|control_v_dut|flagToShifthAndRot\(1) & \U1|alu_v_dut|ShiftRight1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~29_combout\,
	datab => \U1|control_v_dut|flagToShifthAndRot\(1),
	datac => \U1|alu_v_dut|ShiftRight1~10_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~21_combout\,
	combout => \U1|alu_v_dut|Selector15~3_combout\);

-- Location: LCCOMB_X50_Y40_N6
\U1|alu_v_dut|ShiftRight2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~5_combout\ = (\U1|control_v_dut|m4\(2) & ((\U1|control_v_dut|m4\(1) & ((\U1|alu_v_dut|ShiftRight0~4_combout\))) # (!\U1|control_v_dut|m4\(1) & (\U1|alu_v_dut|ShiftRight0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~5_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~4_combout\,
	datad => \U1|control_v_dut|m4\(1),
	combout => \U1|alu_v_dut|ShiftRight2~5_combout\);

-- Location: LCCOMB_X52_Y40_N28
\U1|alu_v_dut|ShiftRight2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight2~7_combout\ = (\U1|alu_v_dut|ShiftRight2~5_combout\) # ((\U1|alu_v_dut|ShiftRight2~6_combout\ & !\U1|control_v_dut|m4\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~5_combout\,
	datac => \U1|alu_v_dut|ShiftRight2~6_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|ShiftRight2~7_combout\);

-- Location: LCCOMB_X53_Y38_N20
\U1|alu_v_dut|m2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~19_combout\ = (\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~17_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~20_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~17_combout\,
	combout => \U1|alu_v_dut|m2~19_combout\);

-- Location: LCCOMB_X53_Y38_N14
\U1|alu_v_dut|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector15~2_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & (((\U1|alu_v_dut|ShiftRight2~7_combout\)))) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|alu_v_dut|ShiftRight0~60_combout\ & ((\U1|alu_v_dut|m2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~60_combout\,
	datab => \U1|control_v_dut|flagToShifthAndRot\(1),
	datac => \U1|alu_v_dut|ShiftRight2~7_combout\,
	datad => \U1|alu_v_dut|m2~19_combout\,
	combout => \U1|alu_v_dut|Selector15~2_combout\);

-- Location: LCCOMB_X54_Y38_N10
\U1|alu_v_dut|Selector15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector15~4_combout\ = (\U1|alu_v_dut|Selector15~3_combout\ & ((\U1|control_v_dut|flagToShifthAndRot\(2)) # ((\U1|alu_v_dut|Selector15~2_combout\) # (!\U1|control_v_dut|flagToShifthAndRot\(1))))) # (!\U1|alu_v_dut|Selector15~3_combout\ & 
-- (\U1|alu_v_dut|Selector15~2_combout\ & (\U1|control_v_dut|flagToShifthAndRot\(2) $ (\U1|control_v_dut|flagToShifthAndRot\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector15~3_combout\,
	datab => \U1|control_v_dut|flagToShifthAndRot\(2),
	datac => \U1|control_v_dut|flagToShifthAndRot\(1),
	datad => \U1|alu_v_dut|Selector15~2_combout\,
	combout => \U1|alu_v_dut|Selector15~4_combout\);

-- Location: LCCOMB_X54_Y38_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose[119]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(119) = (\U1|control_v_dut|m4\(8)) # ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\) # (!\U1|alu_v_dut|Equal2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(8),
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \U1|alu_v_dut|Equal2~7_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(119));

-- Location: LCCOMB_X54_Y38_N0
\U1|alu_v_dut|Selector15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector15~5_combout\ = (\U1|alu_v_dut|m2[1]~21_combout\ & ((\U1|alu_v_dut|Selector15~4_combout\) # ((\U1|alu_v_dut|m2[1]~20_combout\)))) # (!\U1|alu_v_dut|m2[1]~21_combout\ & 
-- (((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(119) & !\U1|alu_v_dut|m2[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector15~4_combout\,
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(119),
	datac => \U1|alu_v_dut|m2[1]~21_combout\,
	datad => \U1|alu_v_dut|m2[1]~20_combout\,
	combout => \U1|alu_v_dut|Selector15~5_combout\);

-- Location: LCCOMB_X54_Y38_N26
\U1|alu_v_dut|Selector15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector15~6_combout\ = (\U1|alu_v_dut|Selector15~5_combout\ & ((\U1|control_v_dut|m3\(8)) # ((\U1|control_v_dut|m4\(8)) # (!\U1|alu_v_dut|m2[1]~20_combout\)))) # (!\U1|alu_v_dut|Selector15~5_combout\ & (\U1|control_v_dut|m3\(8) & 
-- (\U1|control_v_dut|m4\(8) & \U1|alu_v_dut|m2[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector15~5_combout\,
	datab => \U1|control_v_dut|m3\(8),
	datac => \U1|control_v_dut|m4\(8),
	datad => \U1|alu_v_dut|m2[1]~20_combout\,
	combout => \U1|alu_v_dut|Selector15~6_combout\);

-- Location: LCCOMB_X58_Y40_N0
\U1|alu_v_dut|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector15~0_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|m2~87_combout\) # (\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & (\U1|alu_v_dut|Add7~16_combout\ & ((!\U1|alu_v_dut|m2[1]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add7~16_combout\,
	datab => \U1|alu_v_dut|m2~87_combout\,
	datac => \U1|alu_v_dut|m2[1]~16_combout\,
	datad => \U1|alu_v_dut|m2[1]~15_combout\,
	combout => \U1|alu_v_dut|Selector15~0_combout\);

-- Location: LCCOMB_X55_Y42_N2
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[248]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[248]~126_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[231]~112_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[231]~112_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[248]~126_combout\);

-- Location: LCCOMB_X55_Y42_N12
\U1|alu_v_dut|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector15~1_combout\ = (\U1|alu_v_dut|Selector15~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[248]~126_combout\) # (!\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|Selector15~0_combout\ & 
-- (\U1|alu_v_dut|Add6~16_combout\ & (\U1|alu_v_dut|m2[1]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector15~0_combout\,
	datab => \U1|alu_v_dut|Add6~16_combout\,
	datac => \U1|alu_v_dut|m2[1]~15_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[248]~126_combout\,
	combout => \U1|alu_v_dut|Selector15~1_combout\);

-- Location: LCCOMB_X55_Y42_N10
\U1|alu_v_dut|Selector15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector15~7_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|control_v_dut|opcode\(2))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & ((\U1|control_v_dut|opcode\(2) & ((\U1|alu_v_dut|Selector15~1_combout\))) # (!\U1|control_v_dut|opcode\(2) & 
-- (\U1|alu_v_dut|Selector15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~14_combout\,
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|alu_v_dut|Selector15~6_combout\,
	datad => \U1|alu_v_dut|Selector15~1_combout\,
	combout => \U1|alu_v_dut|Selector15~7_combout\);

-- Location: LCCOMB_X55_Y42_N0
\U1|alu_v_dut|Selector15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector15~8_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & ((\U1|alu_v_dut|Selector15~7_combout\ & ((!\U1|control_v_dut|m3\(8)))) # (!\U1|alu_v_dut|Selector15~7_combout\ & (\U1|alu_v_dut|temp\(8))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & 
-- (((\U1|alu_v_dut|Selector15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~14_combout\,
	datab => \U1|alu_v_dut|temp\(8),
	datac => \U1|control_v_dut|m3\(8),
	datad => \U1|alu_v_dut|Selector15~7_combout\,
	combout => \U1|alu_v_dut|Selector15~8_combout\);

-- Location: LCCOMB_X55_Y42_N28
\U1|alu_v_dut|Selector15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector15~9_combout\ = (!\U1|alu_v_dut|m2[15]~88_combout\ & \U1|alu_v_dut|Selector15~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[15]~88_combout\,
	datad => \U1|alu_v_dut|Selector15~8_combout\,
	combout => \U1|alu_v_dut|Selector15~9_combout\);

-- Location: FF_X55_Y42_N29
\U1|alu_v_dut|m2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector15~9_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(8));

-- Location: LCCOMB_X62_Y40_N28
\U1|alu_v_dut|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal3~1_combout\ = (!\U1|alu_v_dut|m2\(11) & (!\U1|alu_v_dut|m2\(9) & (!\U1|alu_v_dut|m2\(10) & !\U1|alu_v_dut|m2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2\(11),
	datab => \U1|alu_v_dut|m2\(9),
	datac => \U1|alu_v_dut|m2\(10),
	datad => \U1|alu_v_dut|m2\(8),
	combout => \U1|alu_v_dut|Equal3~1_combout\);

-- Location: LCCOMB_X62_Y39_N8
\U1|alu_v_dut|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal3~4_combout\ = (\U1|alu_v_dut|Equal3~0_combout\ & (\U1|alu_v_dut|Equal3~3_combout\ & (\U1|alu_v_dut|Equal3~2_combout\ & \U1|alu_v_dut|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal3~0_combout\,
	datab => \U1|alu_v_dut|Equal3~3_combout\,
	datac => \U1|alu_v_dut|Equal3~2_combout\,
	datad => \U1|alu_v_dut|Equal3~1_combout\,
	combout => \U1|alu_v_dut|Equal3~4_combout\);

-- Location: LCCOMB_X59_Y39_N28
\U1|alu_v_dut|FR_out[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[12]~23_combout\ = (\U1|control_v_dut|opcode\(4) & (!\U1|control_v_dut|opcode\(5) & (\U1|control_v_dut|opcode\(1) $ (\U1|control_v_dut|opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(1),
	datab => \U1|control_v_dut|opcode\(4),
	datac => \U1|control_v_dut|opcode\(2),
	datad => \U1|control_v_dut|opcode\(5),
	combout => \U1|alu_v_dut|FR_out[12]~23_combout\);

-- Location: LCCOMB_X59_Y39_N6
\U1|alu_v_dut|FR_out[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[12]~24_combout\ = (!\U1|alu_v_dut|Equal1~0_combout\ & (\U1|alu_v_dut|Equal3~4_combout\ & \U1|alu_v_dut|FR_out[12]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Equal1~0_combout\,
	datac => \U1|alu_v_dut|Equal3~4_combout\,
	datad => \U1|alu_v_dut|FR_out[12]~23_combout\,
	combout => \U1|alu_v_dut|FR_out[12]~24_combout\);

-- Location: M9K_X78_Y28_N0
\U2|altsyncram_component|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y26_N0
\U2|altsyncram_component|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y15_N0
\U2|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\U2|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y31_N0
\U2|altsyncram_component|auto_generated|mux2|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~25_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~25_combout\);

-- Location: LCCOMB_X62_Y31_N18
\U2|altsyncram_component|auto_generated|mux2|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~26_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~25_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~25_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~25_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~26_combout\);

-- Location: LCCOMB_X62_Y31_N14
\U1|control_v_dut|FR_out_at_control~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~14_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~26_combout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~28_combout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~26_combout\,
	combout => \U1|control_v_dut|FR_out_at_control~14_combout\);

-- Location: FF_X62_Y31_N15
\U1|control_v_dut|FR_out_at_control[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~14_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(12));

-- Location: LCCOMB_X59_Y39_N10
\U1|alu_v_dut|Selector3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~8_combout\ = (\U1|control_v_dut|opcode\(0) & (((\U1|alu_v_dut|FR_out\(12))))) # (!\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|FR_out[15]~0_combout\ & (\U1|control_v_dut|FR_out_at_control\(12))) # 
-- (!\U1|alu_v_dut|FR_out[15]~0_combout\ & ((\U1|alu_v_dut|FR_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|FR_out_at_control\(12),
	datab => \U1|control_v_dut|opcode\(0),
	datac => \U1|alu_v_dut|FR_out[15]~0_combout\,
	datad => \U1|alu_v_dut|FR_out\(12),
	combout => \U1|alu_v_dut|Selector3~8_combout\);

-- Location: LCCOMB_X59_Y39_N4
\U1|alu_v_dut|Selector3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~9_combout\ = (\U1|control_v_dut|opcode\(5) & (((\U1|control_v_dut|opcode\(2))))) # (!\U1|control_v_dut|opcode\(5) & ((\U1|control_v_dut|opcode\(2) & ((\U1|alu_v_dut|Selector3~8_combout\))) # (!\U1|control_v_dut|opcode\(2) & 
-- (\U1|alu_v_dut|FR_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(5),
	datab => \U1|alu_v_dut|FR_out\(12),
	datac => \U1|control_v_dut|opcode\(2),
	datad => \U1|alu_v_dut|Selector3~8_combout\,
	combout => \U1|alu_v_dut|Selector3~9_combout\);

-- Location: LCCOMB_X59_Y39_N30
\U1|alu_v_dut|Selector3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~10_combout\ = (\U1|alu_v_dut|Equal1~0_combout\ & (((\U1|alu_v_dut|FR_out\(12))))) # (!\U1|alu_v_dut|Equal1~0_combout\ & ((\U1|alu_v_dut|addInv[0]~19_combout\ & (\U1|alu_v_dut|Equal3~4_combout\)) # 
-- (!\U1|alu_v_dut|addInv[0]~19_combout\ & ((\U1|alu_v_dut|FR_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal3~4_combout\,
	datab => \U1|alu_v_dut|FR_out\(12),
	datac => \U1|alu_v_dut|Equal1~0_combout\,
	datad => \U1|alu_v_dut|addInv[0]~19_combout\,
	combout => \U1|alu_v_dut|Selector3~10_combout\);

-- Location: LCCOMB_X59_Y39_N26
\U1|alu_v_dut|Selector3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~6_combout\ = (\U1|alu_v_dut|addInv[0]~19_combout\ & (\U1|alu_v_dut|Decoder0~4_combout\ & (\U1|alu_v_dut|stage\(1)))) # (!\U1|alu_v_dut|addInv[0]~19_combout\ & (((!\U1|alu_v_dut|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Decoder0~4_combout\,
	datab => \U1|alu_v_dut|stage\(1),
	datac => \U1|alu_v_dut|Equal1~0_combout\,
	datad => \U1|alu_v_dut|addInv[0]~19_combout\,
	combout => \U1|alu_v_dut|Selector3~6_combout\);

-- Location: LCCOMB_X46_Y41_N0
\U1|alu_v_dut|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector53~0_combout\ = (\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Add4~6_combout\) # ((\U1|control_v_dut|useCarry~q\)))) # (!\U1|control_v_dut|opcode\(0) & (((!\U1|control_v_dut|useCarry~q\ & \U1|alu_v_dut|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datab => \U1|alu_v_dut|Add4~6_combout\,
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|alu_v_dut|Add0~6_combout\,
	combout => \U1|alu_v_dut|Selector53~0_combout\);

-- Location: LCCOMB_X46_Y41_N6
\U1|alu_v_dut|Selector53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector53~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector53~0_combout\ & ((\U1|alu_v_dut|Add3~6_combout\))) # (!\U1|alu_v_dut|Selector53~0_combout\ & (\U1|alu_v_dut|Add1~6_combout\)))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (((\U1|alu_v_dut|Selector53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add1~6_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|alu_v_dut|Add3~6_combout\,
	datad => \U1|alu_v_dut|Selector53~0_combout\,
	combout => \U1|alu_v_dut|Selector53~1_combout\);

-- Location: LCCOMB_X46_Y39_N4
\U1|alu_v_dut|Selector53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector53~2_combout\ = (\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT3\)) # (!\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Selector53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => \U1|alu_v_dut|Selector53~1_combout\,
	combout => \U1|alu_v_dut|Selector53~2_combout\);

-- Location: FF_X46_Y39_N5
\U1|alu_v_dut|temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector53~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(3));

-- Location: LCCOMB_X46_Y39_N12
\U1|alu_v_dut|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~2_combout\ = (!\U1|alu_v_dut|temp\(5) & (!\U1|alu_v_dut|temp\(3) & (!\U1|alu_v_dut|temp\(2) & !\U1|alu_v_dut|temp\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(5),
	datab => \U1|alu_v_dut|temp\(3),
	datac => \U1|alu_v_dut|temp\(2),
	datad => \U1|alu_v_dut|temp\(4),
	combout => \U1|alu_v_dut|Selector3~2_combout\);

-- Location: LCCOMB_X47_Y41_N2
\U1|alu_v_dut|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector50~0_combout\ = (\U1|control_v_dut|useCarry~q\ & (((\U1|control_v_dut|opcode\(0))))) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Add4~12_combout\))) # (!\U1|control_v_dut|opcode\(0) & 
-- (\U1|alu_v_dut|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add0~12_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|Add4~12_combout\,
	combout => \U1|alu_v_dut|Selector50~0_combout\);

-- Location: LCCOMB_X47_Y41_N8
\U1|alu_v_dut|Selector50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector50~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector50~0_combout\ & (\U1|alu_v_dut|Add3~12_combout\)) # (!\U1|alu_v_dut|Selector50~0_combout\ & ((\U1|alu_v_dut|Add1~12_combout\))))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (((\U1|alu_v_dut|Selector50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add3~12_combout\,
	datab => \U1|alu_v_dut|Add1~12_combout\,
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|alu_v_dut|Selector50~0_combout\,
	combout => \U1|alu_v_dut|Selector50~1_combout\);

-- Location: LCCOMB_X46_Y39_N22
\U1|alu_v_dut|Selector50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector50~2_combout\ = (\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT6\)) # (!\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Selector50~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => \U1|alu_v_dut|Selector50~1_combout\,
	combout => \U1|alu_v_dut|Selector50~2_combout\);

-- Location: FF_X46_Y39_N23
\U1|alu_v_dut|temp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector50~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(6));

-- Location: LCCOMB_X46_Y39_N18
\U1|alu_v_dut|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~1_combout\ = (!\U1|alu_v_dut|temp\(6) & (!\U1|alu_v_dut|temp\(9) & (!\U1|alu_v_dut|temp\(8) & !\U1|alu_v_dut|temp\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(6),
	datab => \U1|alu_v_dut|temp\(9),
	datac => \U1|alu_v_dut|temp\(8),
	datad => \U1|alu_v_dut|temp\(7),
	combout => \U1|alu_v_dut|Selector3~1_combout\);

-- Location: LCCOMB_X47_Y39_N12
\U1|alu_v_dut|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~0_combout\ = (!\U1|alu_v_dut|temp\(11) & (!\U1|alu_v_dut|temp\(10) & (!\U1|alu_v_dut|temp\(12) & !\U1|alu_v_dut|temp\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(11),
	datab => \U1|alu_v_dut|temp\(10),
	datac => \U1|alu_v_dut|temp\(12),
	datad => \U1|alu_v_dut|temp\(13),
	combout => \U1|alu_v_dut|Selector3~0_combout\);

-- Location: LCCOMB_X46_Y40_N24
\U1|alu_v_dut|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector41~0_combout\ = (\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Add4~30_combout\) # ((\U1|control_v_dut|useCarry~q\)))) # (!\U1|control_v_dut|opcode\(0) & (((!\U1|control_v_dut|useCarry~q\ & \U1|alu_v_dut|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datab => \U1|alu_v_dut|Add4~30_combout\,
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|alu_v_dut|Add0~30_combout\,
	combout => \U1|alu_v_dut|Selector41~0_combout\);

-- Location: LCCOMB_X46_Y40_N30
\U1|alu_v_dut|Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector41~1_combout\ = (\U1|alu_v_dut|Selector41~0_combout\ & (((\U1|alu_v_dut|Add3~30_combout\) # (!\U1|control_v_dut|useCarry~q\)))) # (!\U1|alu_v_dut|Selector41~0_combout\ & (\U1|alu_v_dut|Add1~30_combout\ & 
-- (\U1|control_v_dut|useCarry~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector41~0_combout\,
	datab => \U1|alu_v_dut|Add1~30_combout\,
	datac => \U1|control_v_dut|useCarry~q\,
	datad => \U1|alu_v_dut|Add3~30_combout\,
	combout => \U1|alu_v_dut|Selector41~1_combout\);

-- Location: LCCOMB_X46_Y39_N6
\U1|alu_v_dut|Selector41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector41~2_combout\ = (\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT15\))) # (!\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Selector41~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Selector41~1_combout\,
	datad => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT15\,
	combout => \U1|alu_v_dut|Selector41~2_combout\);

-- Location: FF_X46_Y39_N7
\U1|alu_v_dut|temp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector41~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(15));

-- Location: LCCOMB_X47_Y42_N28
\U1|alu_v_dut|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector56~0_combout\ = (\U1|control_v_dut|useCarry~q\ & (((\U1|control_v_dut|opcode\(0))))) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|control_v_dut|opcode\(0) & (\U1|alu_v_dut|Add4~0_combout\)) # (!\U1|control_v_dut|opcode\(0) & 
-- ((\U1|alu_v_dut|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add4~0_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|Add0~0_combout\,
	combout => \U1|alu_v_dut|Selector56~0_combout\);

-- Location: LCCOMB_X47_Y41_N0
\U1|alu_v_dut|Selector56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector56~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector56~0_combout\ & ((\U1|alu_v_dut|Add3~0_combout\))) # (!\U1|alu_v_dut|Selector56~0_combout\ & (\U1|alu_v_dut|Add1~0_combout\)))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (((\U1|alu_v_dut|Selector56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add1~0_combout\,
	datab => \U1|control_v_dut|useCarry~q\,
	datac => \U1|alu_v_dut|Add3~0_combout\,
	datad => \U1|alu_v_dut|Selector56~0_combout\,
	combout => \U1|alu_v_dut|Selector56~1_combout\);

-- Location: LCCOMB_X47_Y42_N2
\U1|alu_v_dut|Selector56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector56~2_combout\ = (\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Mult0|auto_generated|mac_out2~dataout\)) # (!\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Selector56~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~dataout\,
	datac => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Selector56~1_combout\,
	combout => \U1|alu_v_dut|Selector56~2_combout\);

-- Location: FF_X47_Y39_N5
\U1|alu_v_dut|temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|alu_v_dut|Selector56~2_combout\,
	sload => VCC,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(0));

-- Location: LCCOMB_X46_Y39_N2
\U1|alu_v_dut|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~3_combout\ = (\U1|alu_v_dut|temp\(15)) # ((\U1|alu_v_dut|temp\(1)) # ((\U1|alu_v_dut|temp\(0)) # (\U1|alu_v_dut|temp\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(15),
	datab => \U1|alu_v_dut|temp\(1),
	datac => \U1|alu_v_dut|temp\(0),
	datad => \U1|alu_v_dut|temp\(14),
	combout => \U1|alu_v_dut|Selector3~3_combout\);

-- Location: LCCOMB_X46_Y39_N28
\U1|alu_v_dut|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~4_combout\ = (\U1|alu_v_dut|Selector3~2_combout\ & (\U1|alu_v_dut|Selector3~1_combout\ & (\U1|alu_v_dut|Selector3~0_combout\ & !\U1|alu_v_dut|Selector3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector3~2_combout\,
	datab => \U1|alu_v_dut|Selector3~1_combout\,
	datac => \U1|alu_v_dut|Selector3~0_combout\,
	datad => \U1|alu_v_dut|Selector3~3_combout\,
	combout => \U1|alu_v_dut|Selector3~4_combout\);

-- Location: LCCOMB_X59_Y39_N16
\U1|alu_v_dut|Selector3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~5_combout\ = (\U1|control_v_dut|opcode\(0) & ((\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Equal3~4_combout\)) # (!\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Selector3~4_combout\))))) # (!\U1|control_v_dut|opcode\(0) & 
-- (((\U1|alu_v_dut|Selector3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal3~4_combout\,
	datab => \U1|control_v_dut|opcode\(0),
	datac => \U1|control_v_dut|opcode\(1),
	datad => \U1|alu_v_dut|Selector3~4_combout\,
	combout => \U1|alu_v_dut|Selector3~5_combout\);

-- Location: LCCOMB_X59_Y39_N20
\U1|alu_v_dut|Selector3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~7_combout\ = (\U1|alu_v_dut|Selector3~6_combout\ & ((\U1|alu_v_dut|Selector3~5_combout\))) # (!\U1|alu_v_dut|Selector3~6_combout\ & (\U1|alu_v_dut|FR_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|FR_out\(12),
	datac => \U1|alu_v_dut|Selector3~6_combout\,
	datad => \U1|alu_v_dut|Selector3~5_combout\,
	combout => \U1|alu_v_dut|Selector3~7_combout\);

-- Location: LCCOMB_X59_Y39_N0
\U1|alu_v_dut|Selector3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector3~11_combout\ = (\U1|control_v_dut|opcode\(5) & ((\U1|alu_v_dut|Selector3~9_combout\ & (\U1|alu_v_dut|Selector3~10_combout\)) # (!\U1|alu_v_dut|Selector3~9_combout\ & ((\U1|alu_v_dut|Selector3~7_combout\))))) # 
-- (!\U1|control_v_dut|opcode\(5) & (\U1|alu_v_dut|Selector3~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(5),
	datab => \U1|alu_v_dut|Selector3~9_combout\,
	datac => \U1|alu_v_dut|Selector3~10_combout\,
	datad => \U1|alu_v_dut|Selector3~7_combout\,
	combout => \U1|alu_v_dut|Selector3~11_combout\);

-- Location: LCCOMB_X59_Y39_N14
\U1|alu_v_dut|FR_out[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[12]~25_combout\ = (\U1|alu_v_dut|FR_out[12]~4_combout\ & ((\U1|alu_v_dut|FR_out[12]~24_combout\) # ((\U1|alu_v_dut|Selector3~11_combout\ & !\U1|control_v_dut|opcode\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[12]~24_combout\,
	datab => \U1|alu_v_dut|Selector3~11_combout\,
	datac => \U1|alu_v_dut|FR_out[12]~4_combout\,
	datad => \U1|control_v_dut|opcode\(4),
	combout => \U1|alu_v_dut|FR_out[12]~25_combout\);

-- Location: LCCOMB_X60_Y39_N22
\U1|alu_v_dut|FR_out[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[12]~26_combout\ = (\U1|alu_v_dut|FR_out[12]~25_combout\) # ((\U1|alu_v_dut|FR_out[12]~2_combout\ & \U1|alu_v_dut|FR_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[12]~2_combout\,
	datac => \U1|alu_v_dut|FR_out\(12),
	datad => \U1|alu_v_dut|FR_out[12]~25_combout\,
	combout => \U1|alu_v_dut|FR_out[12]~26_combout\);

-- Location: FF_X60_Y39_N23
\U1|alu_v_dut|FR_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[12]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(12));

-- Location: LCCOMB_X61_Y38_N22
\U1|control_v_dut|SP[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[1]~7_combout\ = (!\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|IR\(6) & ((\U1|alu_v_dut|FR_out\(11)))) # (!\U1|control_v_dut|IR\(6) & (!\U1|alu_v_dut|FR_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(6),
	datab => \U1|alu_v_dut|FR_out\(12),
	datac => \U1|alu_v_dut|FR_out\(11),
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|SP[1]~7_combout\);

-- Location: LCCOMB_X60_Y38_N10
\U1|control_v_dut|SP[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[1]~9_combout\ = (!\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|SP[1]~8_combout\) # (\U1|control_v_dut|SP[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(9),
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|SP[1]~8_combout\,
	datad => \U1|control_v_dut|SP[1]~7_combout\,
	combout => \U1|control_v_dut|SP[1]~9_combout\);

-- Location: LCCOMB_X59_Y39_N12
\U1|alu_v_dut|FR_out[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[10]~8_combout\ = (\U1|alu_v_dut|FR_out[12]~4_combout\ & (!\U1|control_v_dut|opcode\(4) & (\U1|control_v_dut|opcode\(2) $ (\U1|control_v_dut|opcode\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[12]~4_combout\,
	datab => \U1|control_v_dut|opcode\(4),
	datac => \U1|control_v_dut|opcode\(2),
	datad => \U1|control_v_dut|opcode\(5),
	combout => \U1|alu_v_dut|FR_out[10]~8_combout\);

-- Location: LCCOMB_X60_Y39_N10
\U1|alu_v_dut|FR_out[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[10]~16_combout\ = (!\U1|control_v_dut|opcode\(0) & \U1|control_v_dut|opcode\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|control_v_dut|opcode\(1),
	combout => \U1|alu_v_dut|FR_out[10]~16_combout\);

-- Location: LCCOMB_X60_Y39_N20
\U1|alu_v_dut|FR_out[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[10]~17_combout\ = (\U1|alu_v_dut|FR_out[10]~16_combout\ & ((\U1|control_v_dut|opcode\(5) & ((!\U1|alu_v_dut|Equal1~0_combout\))) # (!\U1|control_v_dut|opcode\(5) & (\U1|alu_v_dut|addInv[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[10]~16_combout\,
	datab => \U1|alu_v_dut|addInv[0]~18_combout\,
	datac => \U1|control_v_dut|opcode\(5),
	datad => \U1|alu_v_dut|Equal1~0_combout\,
	combout => \U1|alu_v_dut|FR_out[10]~17_combout\);

-- Location: LCCOMB_X60_Y33_N26
\U1|control_v_dut|Selector285~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector285~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & ((\U1|alu_v_dut|FR_out\(10)) # ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & 
-- (((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & \U1|control_v_dut|m3[10]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datab => \U1|alu_v_dut|FR_out\(10),
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datad => \U1|control_v_dut|m3[10]~5_combout\,
	combout => \U1|control_v_dut|Selector285~0_combout\);

-- Location: LCCOMB_X59_Y32_N24
\U1|control_v_dut|Selector285~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector285~1_combout\ = (\U1|control_v_dut|Selector285~0_combout\ & ((\U1|control_v_dut|PC\(10)) # ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))) # (!\U1|control_v_dut|Selector285~0_combout\ & 
-- (((\U1|control_v_dut|Mux21~4_combout\ & \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(10),
	datab => \U1|control_v_dut|Mux21~4_combout\,
	datac => \U1|control_v_dut|Selector285~0_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	combout => \U1|control_v_dut|Selector285~1_combout\);

-- Location: FF_X59_Y32_N25
\U1|control_v_dut|bus_RAM_DATA_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector285~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(10));

-- Location: M9K_X51_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A00808CE236864004466A80808AC0C119A80808D88D388D42C37404046711A8586E80808CE2350B0DD010119C46A161BA02023388D284A0203222250311B11B11B43501011B43200222222222223226368020233B8CD88C4004444440CCCD88D4040456066900111111033336235010115819A4004444440CCCD88D4040456066900111111033336230010115819A4004444440CCCD88C0040456066900111111033336230010115819A4004444440CCCD88C0040456066900111111033336230010115819A4004444440CCCD88C0040456066900111111033336230010115819A4004444440CCCD88C0040456066900111111033336230010115819B1619B16",
	mem_init2 => X"19988CED8DA80808D48008888819581999B19A80808AC0CD8CD4040456066B43501019B11AD0D404066C46A0202032C32032C358B0CD4040406586406586B1619A808080CB0C80CB0D62C335010101961901961AC5866A0202032C32032C358B0CD4040406586406586B1619A808080CB0C80CB0D62C335010101961901961AC586620202032C32032C362300101198C191900111110332C32C36066C6600203318CC004066C46002023188C004046311800808C62300101198C19190011111033336066C46002023188C004046311800808C62300101188008888CCC8008888CB0CB0D88D88D1161A22C3001011B11B11A22C344586002023100111110332C2",
	mem_init1 => X"2C2633623401011808008888881999B11A80808AC0CD20022222206666C46A02022B03348008888881999B11A80808AC0CD20022222206666C46A02022B03348008888881999B11A80808AC0CD20022222206666C46A02022B03348008888881999B11A80808AC0CD20022222206666C46A02022B03348008888881999B11A80808AC0CD20022222206666C46002022B03348008888881999B11800808AC0CD20022222206666C46002022B0331A188080CD88C686202033623220000000002000000000000010D00800000000002444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444",
	mem_init0 => X"4444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\U2|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\U2|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
	mem_init2 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC4444444466666666666666666666666BB333333333333333333333333333333111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111",
	mem_init1 => X"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111",
	mem_init0 => X"1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111133333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333331911111111111111111111111119999AECCCCECCCCECCCCECCCCECCCCECCCCECCCCECCCCEECECEEECECECECEEECECECECECECCCCCCCCCCCCCCCCCECCCCCCCCCCCCCCCCEECECECECECEEEEEEECECECECECEEECEC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B43686400444440CCB0CB0D88C00404058464058464608C8E236864004466000808AC0CC11800808CE236864004466000808AC0C811800808CE236864004466000808AC08119",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y32_N20
\U2|altsyncram_component|auto_generated|mux2|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~32_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~32_combout\);

-- Location: LCCOMB_X61_Y32_N2
\U2|altsyncram_component|auto_generated|mux2|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~33_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~32_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~32_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~32_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~33_combout\);

-- Location: LCCOMB_X61_Y32_N22
\U1|control_v_dut|FR_out_at_control~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~13_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~31_combout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~31_combout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~33_combout\,
	combout => \U1|control_v_dut|FR_out_at_control~13_combout\);

-- Location: FF_X61_Y32_N23
\U1|control_v_dut|FR_out_at_control[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~13_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(10));

-- Location: LCCOMB_X60_Y39_N0
\U1|alu_v_dut|FR_out[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[10]~15_combout\ = (\U1|control_v_dut|opcode\(5) & ((\U1|alu_v_dut|LessThan1~4_combout\))) # (!\U1|control_v_dut|opcode\(5) & (\U1|control_v_dut|FR_out_at_control\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|FR_out_at_control\(10),
	datab => \U1|control_v_dut|opcode\(5),
	datad => \U1|alu_v_dut|LessThan1~4_combout\,
	combout => \U1|alu_v_dut|FR_out[10]~15_combout\);

-- Location: LCCOMB_X60_Y39_N6
\U1|alu_v_dut|FR_out[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[10]~18_combout\ = (\U1|alu_v_dut|FR_out[10]~8_combout\ & ((\U1|alu_v_dut|FR_out[10]~17_combout\ & ((\U1|alu_v_dut|FR_out[10]~15_combout\))) # (!\U1|alu_v_dut|FR_out[10]~17_combout\ & (\U1|alu_v_dut|FR_out\(10))))) # 
-- (!\U1|alu_v_dut|FR_out[10]~8_combout\ & (((\U1|alu_v_dut|FR_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[10]~8_combout\,
	datab => \U1|alu_v_dut|FR_out[10]~17_combout\,
	datac => \U1|alu_v_dut|FR_out\(10),
	datad => \U1|alu_v_dut|FR_out[10]~15_combout\,
	combout => \U1|alu_v_dut|FR_out[10]~18_combout\);

-- Location: FF_X60_Y39_N7
\U1|alu_v_dut|FR_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(10));

-- Location: LCCOMB_X58_Y40_N28
\U1|alu_v_dut|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector2~0_combout\ = (!\U1|alu_v_dut|LessThan2~30_combout\ & !\U1|alu_v_dut|LessThan4~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|LessThan2~30_combout\,
	datad => \U1|alu_v_dut|LessThan4~30_combout\,
	combout => \U1|alu_v_dut|Selector2~0_combout\);

-- Location: LCCOMB_X59_Y32_N8
\U1|control_v_dut|Selector282~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector282~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & ((\U1|control_v_dut|Mux18~4_combout\) # ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & 
-- (((\U1|control_v_dut|m3[13]~2_combout\ & !\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datab => \U1|control_v_dut|Mux18~4_combout\,
	datac => \U1|control_v_dut|m3[13]~2_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	combout => \U1|control_v_dut|Selector282~0_combout\);

-- Location: LCCOMB_X59_Y32_N30
\U1|control_v_dut|Selector282~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector282~1_combout\ = (\U1|control_v_dut|Selector282~0_combout\ & ((\U1|control_v_dut|PC\(13)) # ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|Selector282~0_combout\ & (((\U1|alu_v_dut|FR_out\(13) & 
-- \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(13),
	datab => \U1|alu_v_dut|FR_out\(13),
	datac => \U1|control_v_dut|Selector282~0_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	combout => \U1|control_v_dut|Selector282~1_combout\);

-- Location: FF_X59_Y32_N31
\U1|control_v_dut|bus_RAM_DATA_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector282~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(13));

-- Location: M9K_X37_Y18_N0
\U2|altsyncram_component|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y14_N0
\U2|altsyncram_component|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\U2|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\U2|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y32_N20
\U2|altsyncram_component|auto_generated|mux2|_~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~45_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~45_combout\);

-- Location: LCCOMB_X60_Y32_N18
\U2|altsyncram_component|auto_generated|mux2|_~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~46_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~45_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~45_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~45_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~46_combout\);

-- Location: LCCOMB_X60_Y32_N28
\U1|control_v_dut|FR_out_at_control~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~15_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~46_combout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \U1|control_v_dut|definingVariables~q\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~48_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~46_combout\,
	combout => \U1|control_v_dut|FR_out_at_control~15_combout\);

-- Location: FF_X60_Y32_N29
\U1|control_v_dut|FR_out_at_control[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~15_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(13));

-- Location: FF_X58_Y40_N29
\U1|alu_v_dut|FR_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector2~0_combout\,
	asdata => \U1|control_v_dut|FR_out_at_control\(13),
	sload => \U1|control_v_dut|ALT_INV_opcode\(4),
	ena => \U1|alu_v_dut|FR_out[13]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(13));

-- Location: LCCOMB_X58_Y40_N22
\U1|alu_v_dut|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector1~0_combout\ = (\U1|alu_v_dut|LessThan2~30_combout\ & !\U1|alu_v_dut|LessThan4~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|LessThan2~30_combout\,
	datad => \U1|alu_v_dut|LessThan4~30_combout\,
	combout => \U1|alu_v_dut|Selector1~0_combout\);

-- Location: M9K_X37_Y48_N0
\U2|altsyncram_component|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y52_N0
\U2|altsyncram_component|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y21_N0
\U2|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y32_N0
\U2|altsyncram_component|auto_generated|mux2|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~35_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~35_combout\);

-- Location: LCCOMB_X60_Y32_N2
\U2|altsyncram_component|auto_generated|mux2|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~36_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~35_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~35_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~35_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~36_combout\);

-- Location: LCCOMB_X60_Y32_N6
\U1|control_v_dut|FR_out_at_control~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~16_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~36_combout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~36_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~38_combout\,
	datad => \U1|control_v_dut|definingVariables~q\,
	combout => \U1|control_v_dut|FR_out_at_control~16_combout\);

-- Location: FF_X60_Y32_N7
\U1|control_v_dut|FR_out_at_control[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~16_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(14));

-- Location: FF_X58_Y40_N23
\U1|alu_v_dut|FR_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector1~0_combout\,
	asdata => \U1|control_v_dut|FR_out_at_control\(14),
	sload => \U1|control_v_dut|ALT_INV_opcode\(4),
	ena => \U1|alu_v_dut|FR_out[13]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(14));

-- Location: LCCOMB_X61_Y38_N28
\U1|control_v_dut|SP[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[1]~13_combout\ = (\U1|control_v_dut|IR\(6) & (((\U1|control_v_dut|IR\(9))))) # (!\U1|control_v_dut|IR\(6) & ((\U1|alu_v_dut|FR_out\(13) & ((!\U1|control_v_dut|IR\(9)))) # (!\U1|alu_v_dut|FR_out\(13) & (!\U1|alu_v_dut|FR_out\(14) & 
-- \U1|control_v_dut|IR\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(6),
	datab => \U1|alu_v_dut|FR_out\(13),
	datac => \U1|alu_v_dut|FR_out\(14),
	datad => \U1|control_v_dut|IR\(9),
	combout => \U1|control_v_dut|SP[1]~13_combout\);

-- Location: LCCOMB_X61_Y38_N6
\U1|control_v_dut|SP[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[1]~14_combout\ = (\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|SP[1]~13_combout\ & ((\U1|alu_v_dut|FR_out\(10)))) # (!\U1|control_v_dut|SP[1]~13_combout\ & (\U1|alu_v_dut|FR_out\(12))))) # (!\U1|control_v_dut|IR\(6) & 
-- (((!\U1|control_v_dut|SP[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(6),
	datab => \U1|alu_v_dut|FR_out\(12),
	datac => \U1|alu_v_dut|FR_out\(10),
	datad => \U1|control_v_dut|SP[1]~13_combout\,
	combout => \U1|control_v_dut|SP[1]~14_combout\);

-- Location: LCCOMB_X59_Y39_N18
\U1|alu_v_dut|FR_out[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[6]~6_combout\ = (\U1|alu_v_dut|Decoder0~4_combout\ & (\U1|alu_v_dut|stage\(1) & (\U1|alu_v_dut|addInv[0]~19_combout\ & \U1|control_v_dut|opcode\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Decoder0~4_combout\,
	datab => \U1|alu_v_dut|stage\(1),
	datac => \U1|alu_v_dut|addInv[0]~19_combout\,
	datad => \U1|control_v_dut|opcode\(5),
	combout => \U1|alu_v_dut|FR_out[6]~6_combout\);

-- Location: LCCOMB_X60_Y39_N18
\U1|alu_v_dut|FR_out[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[6]~7_combout\ = (\U1|alu_v_dut|FR_out[6]~6_combout\) # ((!\U1|control_v_dut|opcode\(5) & (\U1|alu_v_dut|FR_out[15]~0_combout\ & !\U1|control_v_dut|opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(5),
	datab => \U1|alu_v_dut|FR_out[15]~0_combout\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|FR_out[6]~6_combout\,
	combout => \U1|alu_v_dut|FR_out[6]~7_combout\);

-- Location: M9K_X78_Y29_N0
\U2|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"2C00041000040000000084000040000002C0004000100002101460000000000202A4000000000040518000000001080A1000001004000B0001000018000000000000480000000000001000111111000009000101004000020A8AA88955555514622A8A0AAA882A2AA2255555545188AAA82AAA20A8AA88955555514622AAA0AAA882A2AA2255555545188AAA82AAA20A8AA88955555515222AAA0AAA882A2AA2255555545488AA282AAA20A8AA88955555515222A8A0AAA882A2AA2255555545588AA282AAA000002000044450046000020022800000800011114011800088008A000002000044450046000020022800000800011114014800088008A0808A08",
	mem_init2 => X"08900440002C0004140000040008800888A08AC0000400450446000020022A01080000A0088052000028023040000101000101405001608000020200020280A0024100000404000405014000820000080800080A02800B040000101000101405001208000020200020280A0004100000404000405014005820000080800080A0280090400001010001010000800000000000000008000110110140020201000100041600020802B000005004200000A00A40000140158000000000000000080011004002802B000005004200000A0084000014015800000000004000000000400404404000000008080101180000000000001010020290000000000080011100",
	mem_init1 => X"14041140148000010414055112AAAAAA2A4455541554105455444AAAAAA8A31155505550415155112AAAAAA28C455541554105455444AAAAAA8A31155505550415155112AAAAAA2A4455141554105455444AAAAAA8A91154505550415155112AAAAAA2A4455141554105455444AAAAAA8A911545055500011040000888A008C00004004400000100002222802300011001100000040000888A008C0000400440000010000222280290001100115008400005004402B00001401000802000000002B27B27D1645E73401EF79C88D82888888888888888888888888888888888888888888888888888888000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000088888888888888888888888AAAAA8AAAAAAA888888888888888888888888888800000000000000000000000000000000000000022222222022222200000000008888888888888888888888888888888888888888888888888888888888888AAA220222220000000000000000000000000000000000000000000000000000000088888888AAAAAAAA8AAAAAAAAA8888888888888888888888888888888888888800000000000000000000000000000022222222022222000000000000000000008888888888888888888888888888888888888888888888888888888888888888000000000000000000000000000222222220000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y21_N0
\U2|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A9552A20A8AA8955545555551522AA2AA2A82AAAA8A9515514416820A888884455141512A20C45551144128208888084011040502200C0114114000000000008400004000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y16_N0
\U2|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000008888888888888888888888888888888888888888888888888888888888888888000000000000000000000000000000000000000000000000000000000000000088888888888888888888888888888888888888888888888888888888888888880002222020222222220222202022222222200000000000000000000000000000888888888888888888888888888888888888888888888888888888888888888800000000000000000000000000000000000000000000000000020202020000008888888888888888888888888888888888888888888888888888888888888888000002020202000000000000000000000000000000000",
	mem_init2 => X"00000000000000000008888888888888888888888888888888888888888888888888888888888888888000000000000000000000000AA8AA88A88A88A88A88AA8AA8AA8AA80222222222222222A222222222222222000000000080800000000000000000000000000000000000000808000000008022222222222222222222222222A2A2A2A222AAAA222A22222222A22222A22222088808080800000880888000888888000008000000088080808000000808880022222222222222222222AA2A2A2AA22222A2AAA222222222222AAA22222222A280808800008808880000000800008880000000080808080000088088800000002A2222AAA2222222A2A2A2",
	mem_init1 => X"222222222AAA22222AA22A2222AAAAA2222A2A2A2200000000888000088880080000000000000080800000000808880808888880802222222222222A2A2AA222AAA2AAA2A2AAAAAA2A222222222222A2A2A2A2222A8808880080888800000000800000080808080000008088800080880000008888222222A2A2A2A222222A2AAA2222A22222222AA22222222A2A2A2A222222A2AA80000000000000080000000080808080000008088800000000000088800000002A2A2A2A222222A22222222222222222222222222222A2A2AA2222AA222222220000000000000000000008080000000000000000000000000000000000000080A222222222222222222222",
	mem_init0 => X"22222222222222222A2222222222222222222222220000000000000000000000000000000000000000000000000000000000000000222222222222222AAAAAAAAAAAAAAAAAAA2222222222222222222222AAAAAAAA88888888888000000000000000000000088888888888888888880000000000002222222222AAAAAAAAAAAAAAAAAAA2222222222222222222222AAAAAAAAAAAAA888888000000000000000000000000000000000000000002A22A22AA2AA2AA2AA2AA22A22A22A22A8888A8888A8888A8888A8888A8888A8888A8888AA8A8000000000002000000000000000000000000000000000888888888888AA8A8A8A8A8A8AAA8AAA8A8A8A8A8A8A8",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y32_N4
\U2|altsyncram_component|auto_generated|mux2|_~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~77_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~77_combout\);

-- Location: M9K_X64_Y12_N0
\U2|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y32_N18
\U2|altsyncram_component|auto_generated|mux2|_~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~78_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~77_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~77_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~77_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~78_combout\);

-- Location: LCCOMB_X61_Y32_N30
\U1|control_v_dut|FR_out_at_control~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~9_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~76_combout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~76_combout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~78_combout\,
	combout => \U1|control_v_dut|FR_out_at_control~9_combout\);

-- Location: FF_X61_Y32_N31
\U1|control_v_dut|FR_out_at_control[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~9_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(6));

-- Location: LCCOMB_X60_Y39_N2
\U1|alu_v_dut|FR_out[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[6]~5_combout\ = (\U1|control_v_dut|opcode\(5) & (\U1|alu_v_dut|m2[1]~12_combout\)) # (!\U1|control_v_dut|opcode\(5) & ((\U1|control_v_dut|FR_out_at_control\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~12_combout\,
	datac => \U1|control_v_dut|opcode\(5),
	datad => \U1|control_v_dut|FR_out_at_control\(6),
	combout => \U1|alu_v_dut|FR_out[6]~5_combout\);

-- Location: LCCOMB_X60_Y39_N12
\U1|alu_v_dut|FR_out[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[6]~9_combout\ = (\U1|alu_v_dut|FR_out[10]~8_combout\ & ((\U1|alu_v_dut|FR_out[6]~7_combout\ & ((\U1|alu_v_dut|FR_out[6]~5_combout\))) # (!\U1|alu_v_dut|FR_out[6]~7_combout\ & (\U1|alu_v_dut|FR_out\(6))))) # 
-- (!\U1|alu_v_dut|FR_out[10]~8_combout\ & (((\U1|alu_v_dut|FR_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[10]~8_combout\,
	datab => \U1|alu_v_dut|FR_out[6]~7_combout\,
	datac => \U1|alu_v_dut|FR_out\(6),
	datad => \U1|alu_v_dut|FR_out[6]~5_combout\,
	combout => \U1|alu_v_dut|FR_out[6]~9_combout\);

-- Location: FF_X60_Y39_N13
\U1|alu_v_dut|FR_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(6));

-- Location: LCCOMB_X61_Y38_N24
\U1|control_v_dut|SP[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[1]~11_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(6) & (!\U1|alu_v_dut|FR_out\(6))) # (!\U1|control_v_dut|IR\(6) & ((\U1|alu_v_dut|FR_out\(10)))))) # (!\U1|control_v_dut|IR\(8) & (((\U1|control_v_dut|IR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out\(6),
	datab => \U1|alu_v_dut|FR_out\(10),
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|IR\(6),
	combout => \U1|control_v_dut|SP[1]~11_combout\);

-- Location: LCCOMB_X61_Y38_N10
\U1|control_v_dut|SP[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[1]~10_combout\ = (\U1|control_v_dut|IR\(8) & (((\U1|control_v_dut|IR\(9))))) # (!\U1|control_v_dut|IR\(8) & ((\U1|alu_v_dut|FR_out\(13)) # ((\U1|alu_v_dut|FR_out\(15) & \U1|control_v_dut|IR\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out\(15),
	datab => \U1|alu_v_dut|FR_out\(13),
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|IR\(9),
	combout => \U1|control_v_dut|SP[1]~10_combout\);

-- Location: LCCOMB_X61_Y38_N2
\U1|control_v_dut|SP[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[1]~12_combout\ = (\U1|control_v_dut|SP[1]~11_combout\ & (((!\U1|control_v_dut|IR\(8) & \U1|control_v_dut|SP[1]~10_combout\)))) # (!\U1|control_v_dut|SP[1]~11_combout\ & ((\U1|control_v_dut|IR\(8) & 
-- ((\U1|control_v_dut|SP[1]~10_combout\))) # (!\U1|control_v_dut|IR\(8) & (\U1|alu_v_dut|FR_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out\(14),
	datab => \U1|control_v_dut|SP[1]~11_combout\,
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|SP[1]~10_combout\,
	combout => \U1|control_v_dut|SP[1]~12_combout\);

-- Location: LCCOMB_X61_Y38_N0
\U1|control_v_dut|SP[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[1]~15_combout\ = (\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|SP[1]~14_combout\ & ((!\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|SP[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[1]~14_combout\,
	datab => \U1|control_v_dut|SP[1]~12_combout\,
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|SP[1]~15_combout\);

-- Location: LCCOMB_X59_Y39_N2
\U1|alu_v_dut|FR_out[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[9]~10_combout\ = (\U1|control_v_dut|opcode\(0) & (\U1|control_v_dut|opcode\(5) & (\U1|control_v_dut|opcode\(1) $ (\U1|control_v_dut|opcode\(2))))) # (!\U1|control_v_dut|opcode\(0) & (\U1|control_v_dut|opcode\(1) & 
-- (\U1|control_v_dut|opcode\(2) & !\U1|control_v_dut|opcode\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(1),
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|control_v_dut|opcode\(5),
	combout => \U1|alu_v_dut|FR_out[9]~10_combout\);

-- Location: LCCOMB_X58_Y39_N26
\U1|alu_v_dut|FR_out[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[9]~11_combout\ = (\U1|alu_v_dut|addInv[0]~18_combout\ & (!\U1|alu_v_dut|FR_out[12]~2_combout\ & \U1|alu_v_dut|FR_out[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|addInv[0]~18_combout\,
	datac => \U1|alu_v_dut|FR_out[12]~2_combout\,
	datad => \U1|alu_v_dut|FR_out[9]~10_combout\,
	combout => \U1|alu_v_dut|FR_out[9]~11_combout\);

-- Location: M9K_X51_Y47_N0
\U2|altsyncram_component|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y13_N0
\U2|altsyncram_component|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\U2|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y29_N0
\U2|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y31_N6
\U2|altsyncram_component|auto_generated|mux2|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~15_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~15_combout\);

-- Location: LCCOMB_X61_Y31_N16
\U2|altsyncram_component|auto_generated|mux2|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~16_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~15_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~15_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~15_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~16_combout\);

-- Location: LCCOMB_X61_Y31_N14
\U1|control_v_dut|FR_out_at_control~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~12_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~16_combout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~18_combout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~16_combout\,
	combout => \U1|control_v_dut|FR_out_at_control~12_combout\);

-- Location: FF_X61_Y31_N15
\U1|control_v_dut|FR_out_at_control[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~12_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(9));

-- Location: LCCOMB_X57_Y35_N18
\U1|alu_v_dut|FR_out[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[9]~13_combout\ = (\U1|control_v_dut|FR_out_at_control\(9) & !\U1|control_v_dut|opcode\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|FR_out_at_control\(9),
	datab => \U1|control_v_dut|opcode\(5),
	combout => \U1|alu_v_dut|FR_out[9]~13_combout\);

-- Location: LCCOMB_X57_Y35_N4
\U1|alu_v_dut|FR_out[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[9]~12_combout\ = (\U1|alu_v_dut|Equal2~4_combout\ & (\U1|control_v_dut|opcode\(5) & (!\U1|control_v_dut|m4\(0) & \U1|alu_v_dut|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~4_combout\,
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|control_v_dut|m4\(0),
	datad => \U1|alu_v_dut|Equal2~0_combout\,
	combout => \U1|alu_v_dut|FR_out[9]~12_combout\);

-- Location: LCCOMB_X58_Y39_N20
\U1|alu_v_dut|FR_out[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[9]~14_combout\ = (\U1|alu_v_dut|FR_out[9]~11_combout\ & ((\U1|alu_v_dut|FR_out[9]~13_combout\) # ((\U1|alu_v_dut|FR_out[9]~12_combout\)))) # (!\U1|alu_v_dut|FR_out[9]~11_combout\ & (((\U1|alu_v_dut|FR_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[9]~11_combout\,
	datab => \U1|alu_v_dut|FR_out[9]~13_combout\,
	datac => \U1|alu_v_dut|FR_out\(9),
	datad => \U1|alu_v_dut|FR_out[9]~12_combout\,
	combout => \U1|alu_v_dut|FR_out[9]~14_combout\);

-- Location: FF_X58_Y39_N21
\U1|alu_v_dut|FR_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(9));

-- Location: LCCOMB_X61_Y38_N26
\U1|control_v_dut|SP[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[1]~16_combout\ = (\U1|control_v_dut|SP[1]~9_combout\) # ((\U1|control_v_dut|SP[1]~15_combout\) # ((\U1|alu_v_dut|FR_out\(9) & \U1|control_v_dut|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[1]~9_combout\,
	datab => \U1|control_v_dut|SP[1]~15_combout\,
	datac => \U1|alu_v_dut|FR_out\(9),
	datad => \U1|control_v_dut|Decoder0~4_combout\,
	combout => \U1|control_v_dut|SP[1]~16_combout\);

-- Location: LCCOMB_X59_Y38_N4
\U1|control_v_dut|PC[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~1_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|IR\(8) & (\U1|control_v_dut|IR\(7) & \U1|control_v_dut|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(9),
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|IR\(7),
	datad => \U1|control_v_dut|IR\(6),
	combout => \U1|control_v_dut|PC[3]~1_combout\);

-- Location: LCCOMB_X65_Y35_N4
\U1|control_v_dut|Decoder1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder1~5_combout\ = (\U1|control_v_dut|Decoder1~0_combout\ & (\U1|control_v_dut|PC[3]~0_combout\ & (\U1|control_v_dut|stage\(0) & !\U1|control_v_dut|stage\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder1~0_combout\,
	datab => \U1|control_v_dut|PC[3]~0_combout\,
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|stage\(7),
	combout => \U1|control_v_dut|Decoder1~5_combout\);

-- Location: LCCOMB_X59_Y38_N14
\U1|control_v_dut|SP[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[0]~17_combout\ = (\U1|control_v_dut|SP[1]~16_combout\ & (((!\U1|control_v_dut|PC[3]~1_combout\ & \U1|control_v_dut|Decoder1~5_combout\)) # (!\U1|control_v_dut|WideNor9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor9~combout\,
	datab => \U1|control_v_dut|SP[1]~16_combout\,
	datac => \U1|control_v_dut|PC[3]~1_combout\,
	datad => \U1|control_v_dut|Decoder1~5_combout\,
	combout => \U1|control_v_dut|SP[0]~17_combout\);

-- Location: LCCOMB_X59_Y38_N30
\U1|control_v_dut|SP[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[0]~19_combout\ = (\U1|control_v_dut|WideNor25~combout\ & ((\U1|control_v_dut|SP[0]~17_combout\) # ((\U1|control_v_dut|SP[0]~18_combout\ & \U1|control_v_dut|Decoder1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[0]~18_combout\,
	datab => \U1|control_v_dut|WideNor25~combout\,
	datac => \U1|control_v_dut|SP[0]~17_combout\,
	datad => \U1|control_v_dut|Decoder1~5_combout\,
	combout => \U1|control_v_dut|SP[0]~19_combout\);

-- Location: LCCOMB_X66_Y37_N12
\U1|control_v_dut|SP[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[0]~23_combout\ = (\U1|control_v_dut|processing_instruction~q\ & (\U1|control_v_dut|definingVariables~q\ & ((\U1|control_v_dut|SP[0]~21_combout\) # (\U1|control_v_dut|SP[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[0]~21_combout\,
	datab => \U1|control_v_dut|processing_instruction~q\,
	datac => \U1|control_v_dut|SP[0]~19_combout\,
	datad => \U1|control_v_dut|definingVariables~q\,
	combout => \U1|control_v_dut|SP[0]~23_combout\);

-- Location: FF_X59_Y33_N11
\U1|control_v_dut|SP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Add4~26_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(8));

-- Location: LCCOMB_X61_Y33_N8
\U1|control_v_dut|Selector124~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector124~0_combout\ = (\U1|control_v_dut|Rn[0][9]~61_combout\ & (((\U1|control_v_dut|Mux23~4_combout\) # (\U1|control_v_dut|Rn[0][9]~60_combout\)))) # (!\U1|control_v_dut|Rn[0][9]~61_combout\ & (\U1|alu_v_dut|m2\(8) & 
-- ((!\U1|control_v_dut|Rn[0][9]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2\(8),
	datab => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|Mux23~4_combout\,
	datad => \U1|control_v_dut|Rn[0][9]~60_combout\,
	combout => \U1|control_v_dut|Selector124~0_combout\);

-- Location: LCCOMB_X61_Y33_N30
\U1|control_v_dut|Selector124~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector124~1_combout\ = (\U1|control_v_dut|Rn[0][9]~60_combout\ & ((\U1|control_v_dut|Selector124~0_combout\ & (!\U1|control_v_dut|SP\(8))) # (!\U1|control_v_dut|Selector124~0_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~9_combout\))))) # (!\U1|control_v_dut|Rn[0][9]~60_combout\ & (((\U1|control_v_dut|Selector124~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(8),
	datab => \U1|control_v_dut|Rn[0][9]~60_combout\,
	datac => \U1|control_v_dut|Selector124~0_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	combout => \U1|control_v_dut|Selector124~1_combout\);

-- Location: LCCOMB_X61_Y37_N28
\U1|control_v_dut|Selector124~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector124~2_combout\ = (\U1|control_v_dut|Selector124~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector124~1_combout\,
	combout => \U1|control_v_dut|Selector124~2_combout\);

-- Location: FF_X61_Y37_N29
\U1|control_v_dut|Rn[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector124~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][8]~q\);

-- Location: LCCOMB_X57_Y37_N20
\U1|control_v_dut|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux7~2_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7)) # ((\U1|control_v_dut|Rn[6][8]~q\)))) # (!\U1|control_v_dut|IR\(8) & (!\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[4][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[4][8]~q\,
	datad => \U1|control_v_dut|Rn[6][8]~q\,
	combout => \U1|control_v_dut|Mux7~2_combout\);

-- Location: LCCOMB_X57_Y37_N30
\U1|control_v_dut|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux7~3_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Mux7~2_combout\ & (\U1|control_v_dut|Rn[7][8]~q\)) # (!\U1|control_v_dut|Mux7~2_combout\ & ((\U1|control_v_dut|Rn[5][8]~q\))))) # (!\U1|control_v_dut|IR\(7) & 
-- (((\U1|control_v_dut|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][8]~q\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[5][8]~q\,
	datad => \U1|control_v_dut|Mux7~2_combout\,
	combout => \U1|control_v_dut|Mux7~3_combout\);

-- Location: LCCOMB_X58_Y37_N8
\U1|control_v_dut|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux7~0_combout\ = (\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|Rn[1][8]~q\) # (\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[0][8]~q\ & ((!\U1|control_v_dut|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][8]~q\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[1][8]~q\,
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux7~0_combout\);

-- Location: LCCOMB_X58_Y37_N26
\U1|control_v_dut|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux7~1_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Mux7~0_combout\ & (\U1|control_v_dut|Rn[3][8]~q\)) # (!\U1|control_v_dut|Mux7~0_combout\ & ((\U1|control_v_dut|Rn[2][8]~q\))))) # (!\U1|control_v_dut|IR\(8) & 
-- (\U1|control_v_dut|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|Mux7~0_combout\,
	datac => \U1|control_v_dut|Rn[3][8]~q\,
	datad => \U1|control_v_dut|Rn[2][8]~q\,
	combout => \U1|control_v_dut|Mux7~1_combout\);

-- Location: LCCOMB_X58_Y35_N28
\U1|control_v_dut|m3[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[8]~7_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux7~3_combout\)) # (!\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|Mux7~3_combout\,
	datac => \U1|control_v_dut|IR\(9),
	datad => \U1|control_v_dut|Mux7~1_combout\,
	combout => \U1|control_v_dut|m3[8]~7_combout\);

-- Location: LCCOMB_X58_Y35_N12
\U1|control_v_dut|m3[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[8]~feeder_combout\ = \U1|control_v_dut|m3[8]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3[8]~7_combout\,
	combout => \U1|control_v_dut|m3[8]~feeder_combout\);

-- Location: FF_X58_Y35_N13
\U1|control_v_dut|m3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[8]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux23~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(8));

-- Location: LCCOMB_X47_Y39_N6
\U1|alu_v_dut|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector47~0_combout\ = (\U1|control_v_dut|useCarry~q\ & (\U1|control_v_dut|opcode\(0))) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|control_v_dut|opcode\(0) & ((\U1|alu_v_dut|Add4~18_combout\))) # (!\U1|control_v_dut|opcode\(0) & 
-- (\U1|alu_v_dut|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datab => \U1|control_v_dut|opcode\(0),
	datac => \U1|alu_v_dut|Add0~18_combout\,
	datad => \U1|alu_v_dut|Add4~18_combout\,
	combout => \U1|alu_v_dut|Selector47~0_combout\);

-- Location: LCCOMB_X47_Y39_N20
\U1|alu_v_dut|Selector47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector47~1_combout\ = (\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|Selector47~0_combout\ & (\U1|alu_v_dut|Add3~18_combout\)) # (!\U1|alu_v_dut|Selector47~0_combout\ & ((\U1|alu_v_dut|Add1~18_combout\))))) # 
-- (!\U1|control_v_dut|useCarry~q\ & (((\U1|alu_v_dut|Selector47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datab => \U1|alu_v_dut|Add3~18_combout\,
	datac => \U1|alu_v_dut|Add1~18_combout\,
	datad => \U1|alu_v_dut|Selector47~0_combout\,
	combout => \U1|alu_v_dut|Selector47~1_combout\);

-- Location: LCCOMB_X46_Y39_N0
\U1|alu_v_dut|Selector47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector47~2_combout\ = (\U1|control_v_dut|opcode\(1) & (\U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT9\)) # (!\U1|control_v_dut|opcode\(1) & ((\U1|alu_v_dut|Selector47~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|Selector47~1_combout\,
	combout => \U1|alu_v_dut|Selector47~2_combout\);

-- Location: FF_X46_Y39_N1
\U1|alu_v_dut|temp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector47~2_combout\,
	ena => \U1|alu_v_dut|temp[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|temp\(9));

-- Location: LCCOMB_X54_Y42_N4
\U1|alu_v_dut|Selector14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~7_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & ((\U1|control_v_dut|opcode\(2)) # ((\U1|alu_v_dut|temp\(9))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & (((\U1|alu_v_dut|m2~91_combout\)) # (!\U1|control_v_dut|opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~14_combout\,
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|alu_v_dut|temp\(9),
	datad => \U1|alu_v_dut|m2~91_combout\,
	combout => \U1|alu_v_dut|Selector14~7_combout\);

-- Location: LCCOMB_X54_Y42_N22
\U1|alu_v_dut|Selector14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~10_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|alu_v_dut|Selector14~7_combout\ & ((!\U1|control_v_dut|opcode\(2)) # (!\U1|control_v_dut|m3\(9))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & (((!\U1|control_v_dut|opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(9),
	datab => \U1|alu_v_dut|Selector14~7_combout\,
	datac => \U1|control_v_dut|opcode\(2),
	datad => \U1|alu_v_dut|m2[1]~14_combout\,
	combout => \U1|alu_v_dut|Selector14~10_combout\);

-- Location: LCCOMB_X54_Y42_N0
\U1|alu_v_dut|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~0_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add6~18_combout\)) # (!\U1|alu_v_dut|m2[1]~15_combout\ 
-- & ((\U1|alu_v_dut|Add7~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~16_combout\,
	datab => \U1|alu_v_dut|Add6~18_combout\,
	datac => \U1|alu_v_dut|m2[1]~15_combout\,
	datad => \U1|alu_v_dut|Add7~18_combout\,
	combout => \U1|alu_v_dut|Selector14~0_combout\);

-- Location: LCCOMB_X54_Y42_N14
\U1|alu_v_dut|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~1_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\) # 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)) # (!\U1|alu_v_dut|Selector14~0_combout\))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & (\U1|alu_v_dut|Selector14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~16_combout\,
	datab => \U1|alu_v_dut|Selector14~0_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Selector14~1_combout\);

-- Location: LCCOMB_X53_Y40_N6
\U1|alu_v_dut|ShiftRight0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~61_combout\ = (\U1|alu_v_dut|ShiftRight0~60_combout\ & ((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~29_combout\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~29_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~60_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~31_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~61_combout\);

-- Location: LCCOMB_X53_Y37_N30
\U1|alu_v_dut|ShiftLeft0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~22_combout\ = (!\U1|control_v_dut|m4\(2) & ((\U1|control_v_dut|m4\(3) & (\U1|alu_v_dut|ShiftLeft0~13_combout\)) # (!\U1|control_v_dut|m4\(3) & ((\U1|alu_v_dut|ShiftRight0~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|ShiftLeft0~13_combout\,
	datac => \U1|control_v_dut|m4\(2),
	datad => \U1|alu_v_dut|ShiftRight0~50_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X53_Y37_N16
\U1|alu_v_dut|ShiftLeft0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~23_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|ShiftLeft0~22_combout\) # ((\U1|alu_v_dut|ShiftRight0~49_combout\ & \U1|alu_v_dut|m2~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~22_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~49_combout\,
	datac => \U1|alu_v_dut|m2~74_combout\,
	datad => \U1|alu_v_dut|Equal2~5_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X53_Y41_N10
\U1|alu_v_dut|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~2_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|control_v_dut|flagToShifthAndRot\(2))) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|alu_v_dut|ShiftLeft0~23_combout\) # 
-- ((\U1|control_v_dut|flagToShifthAndRot\(2) & \U1|alu_v_dut|ShiftRight0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(2),
	datab => \U1|alu_v_dut|ShiftRight0~61_combout\,
	datac => \U1|alu_v_dut|ShiftLeft0~23_combout\,
	datad => \U1|control_v_dut|flagToShifthAndRot\(1),
	combout => \U1|alu_v_dut|Selector14~2_combout\);

-- Location: LCCOMB_X53_Y41_N28
\U1|alu_v_dut|m2~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~89_combout\ = (\U1|alu_v_dut|ShiftLeft0~23_combout\) # ((\U1|alu_v_dut|ShiftRight1~29_combout\ & \U1|alu_v_dut|ShiftRight1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftRight1~29_combout\,
	datac => \U1|alu_v_dut|ShiftLeft0~23_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~19_combout\,
	combout => \U1|alu_v_dut|m2~89_combout\);

-- Location: LCCOMB_X53_Y41_N2
\U1|alu_v_dut|Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~3_combout\ = (\U1|alu_v_dut|Selector14~2_combout\ & ((\U1|alu_v_dut|m2~89_combout\) # ((!\U1|control_v_dut|flagToShifthAndRot\(1))))) # (!\U1|alu_v_dut|Selector14~2_combout\ & (((\U1|alu_v_dut|ShiftRight2~12_combout\ & 
-- \U1|control_v_dut|flagToShifthAndRot\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector14~2_combout\,
	datab => \U1|alu_v_dut|m2~89_combout\,
	datac => \U1|alu_v_dut|ShiftRight2~12_combout\,
	datad => \U1|control_v_dut|flagToShifthAndRot\(1),
	combout => \U1|alu_v_dut|Selector14~3_combout\);

-- Location: LCCOMB_X53_Y41_N22
\U1|alu_v_dut|m2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~90_combout\ = (\U1|control_v_dut|m4\(9)) # (\U1|control_v_dut|m3\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|m4\(9),
	datad => \U1|control_v_dut|m3\(9),
	combout => \U1|alu_v_dut|m2~90_combout\);

-- Location: LCCOMB_X52_Y35_N0
\U1|alu_v_dut|Selector14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~4_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & (\U1|control_v_dut|m4\(9))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\) # 
-- (!\U1|alu_v_dut|Equal2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datac => \U1|alu_v_dut|Equal2~8_combout\,
	datad => \U1|alu_v_dut|m2[1]~20_combout\,
	combout => \U1|alu_v_dut|Selector14~4_combout\);

-- Location: LCCOMB_X53_Y41_N12
\U1|alu_v_dut|Selector14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~5_combout\ = (\U1|alu_v_dut|m2[1]~21_combout\ & (\U1|alu_v_dut|m2[1]~20_combout\)) # (!\U1|alu_v_dut|m2[1]~21_combout\ & ((\U1|alu_v_dut|m2[1]~20_combout\ & (\U1|alu_v_dut|Selector14~4_combout\ & \U1|control_v_dut|m3\(9))) # 
-- (!\U1|alu_v_dut|m2[1]~20_combout\ & (!\U1|alu_v_dut|Selector14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~21_combout\,
	datab => \U1|alu_v_dut|m2[1]~20_combout\,
	datac => \U1|alu_v_dut|Selector14~4_combout\,
	datad => \U1|control_v_dut|m3\(9),
	combout => \U1|alu_v_dut|Selector14~5_combout\);

-- Location: LCCOMB_X53_Y41_N4
\U1|alu_v_dut|Selector14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~6_combout\ = (\U1|alu_v_dut|m2[1]~21_combout\ & ((\U1|alu_v_dut|Selector14~5_combout\ & ((\U1|alu_v_dut|m2~90_combout\))) # (!\U1|alu_v_dut|Selector14~5_combout\ & (\U1|alu_v_dut|Selector14~3_combout\)))) # 
-- (!\U1|alu_v_dut|m2[1]~21_combout\ & (((\U1|alu_v_dut|Selector14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~21_combout\,
	datab => \U1|alu_v_dut|Selector14~3_combout\,
	datac => \U1|alu_v_dut|m2~90_combout\,
	datad => \U1|alu_v_dut|Selector14~5_combout\,
	combout => \U1|alu_v_dut|Selector14~6_combout\);

-- Location: LCCOMB_X54_Y42_N2
\U1|alu_v_dut|Selector14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~8_combout\ = (\U1|alu_v_dut|Selector14~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\) # ((!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))) # 
-- (!\U1|alu_v_dut|Selector14~0_combout\ & (((\U1|alu_v_dut|Selector14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\,
	datab => \U1|alu_v_dut|Selector14~0_combout\,
	datac => \U1|alu_v_dut|Selector14~7_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Selector14~8_combout\);

-- Location: LCCOMB_X54_Y42_N12
\U1|alu_v_dut|Selector14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~9_combout\ = (\U1|control_v_dut|opcode\(2) & (((\U1|alu_v_dut|Selector14~8_combout\) # (!\U1|alu_v_dut|m2[1]~16_combout\)))) # (!\U1|control_v_dut|opcode\(2) & (\U1|alu_v_dut|Selector14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector14~6_combout\,
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|alu_v_dut|m2[1]~16_combout\,
	datad => \U1|alu_v_dut|Selector14~8_combout\,
	combout => \U1|alu_v_dut|Selector14~9_combout\);

-- Location: LCCOMB_X54_Y42_N20
\U1|alu_v_dut|Selector14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~11_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|alu_v_dut|Selector14~10_combout\)) # (!\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|alu_v_dut|Selector14~9_combout\ & ((\U1|alu_v_dut|Selector14~10_combout\) # 
-- (\U1|alu_v_dut|Selector14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~14_combout\,
	datab => \U1|alu_v_dut|Selector14~10_combout\,
	datac => \U1|alu_v_dut|Selector14~1_combout\,
	datad => \U1|alu_v_dut|Selector14~9_combout\,
	combout => \U1|alu_v_dut|Selector14~11_combout\);

-- Location: LCCOMB_X54_Y42_N28
\U1|alu_v_dut|Selector14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector14~12_combout\ = (!\U1|alu_v_dut|m2[15]~88_combout\ & \U1|alu_v_dut|Selector14~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[15]~88_combout\,
	datad => \U1|alu_v_dut|Selector14~11_combout\,
	combout => \U1|alu_v_dut|Selector14~12_combout\);

-- Location: FF_X54_Y42_N29
\U1|alu_v_dut|m2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector14~12_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(9));

-- Location: LCCOMB_X62_Y33_N12
\U1|control_v_dut|Selector123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector123~0_combout\ = (\U1|control_v_dut|Rn[0][9]~61_combout\ & (((\U1|control_v_dut|Rn[0][9]~60_combout\) # (\U1|control_v_dut|Mux22~4_combout\)))) # (!\U1|control_v_dut|Rn[0][9]~61_combout\ & (\U1|alu_v_dut|m2\(9) & 
-- (!\U1|control_v_dut|Rn[0][9]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2\(9),
	datab => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|Rn[0][9]~60_combout\,
	datad => \U1|control_v_dut|Mux22~4_combout\,
	combout => \U1|control_v_dut|Selector123~0_combout\);

-- Location: LCCOMB_X61_Y31_N24
\U1|control_v_dut|Selector123~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector123~1_combout\ = (\U1|control_v_dut|Rn[0][9]~60_combout\ & ((\U1|control_v_dut|Selector123~0_combout\ & ((!\U1|control_v_dut|SP\(9)))) # (!\U1|control_v_dut|Selector123~0_combout\ & 
-- (\U2|altsyncram_component|auto_generated|mux2|_~19_combout\)))) # (!\U1|control_v_dut|Rn[0][9]~60_combout\ & (\U1|control_v_dut|Selector123~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~60_combout\,
	datab => \U1|control_v_dut|Selector123~0_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	datad => \U1|control_v_dut|SP\(9),
	combout => \U1|control_v_dut|Selector123~1_combout\);

-- Location: LCCOMB_X60_Y34_N22
\U1|control_v_dut|Rn~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn~65_combout\ = ((\U1|control_v_dut|Selector123~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\)))) # (!\U1|control_v_dut|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector123~1_combout\,
	combout => \U1|control_v_dut|Rn~65_combout\);

-- Location: FF_X60_Y34_N23
\U1|control_v_dut|Rn[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn~65_combout\,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][9]~q\);

-- Location: LCCOMB_X60_Y38_N24
\U1|control_v_dut|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux6~0_combout\ = (\U1|control_v_dut|IR\(8) & (((\U1|control_v_dut|IR\(7))))) # (!\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[1][9]~q\)) # (!\U1|control_v_dut|IR\(7) & 
-- ((\U1|control_v_dut|Rn[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[1][9]~q\,
	datab => \U1|control_v_dut|Rn[0][9]~q\,
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|Mux6~0_combout\);

-- Location: LCCOMB_X60_Y38_N26
\U1|control_v_dut|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux6~1_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Mux6~0_combout\ & (\U1|control_v_dut|Rn[3][9]~q\)) # (!\U1|control_v_dut|Mux6~0_combout\ & ((\U1|control_v_dut|Rn[2][9]~q\))))) # (!\U1|control_v_dut|IR\(8) & 
-- (((\U1|control_v_dut|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[3][9]~q\,
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|Rn[2][9]~q\,
	datad => \U1|control_v_dut|Mux6~0_combout\,
	combout => \U1|control_v_dut|Mux6~1_combout\);

-- Location: LCCOMB_X60_Y37_N18
\U1|control_v_dut|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux6~2_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7)) # ((\U1|control_v_dut|Rn[6][9]~q\)))) # (!\U1|control_v_dut|IR\(8) & (!\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[4][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[4][9]~q\,
	datad => \U1|control_v_dut|Rn[6][9]~q\,
	combout => \U1|control_v_dut|Mux6~2_combout\);

-- Location: LCCOMB_X60_Y37_N16
\U1|control_v_dut|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux6~3_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Mux6~2_combout\ & (\U1|control_v_dut|Rn[7][9]~q\)) # (!\U1|control_v_dut|Mux6~2_combout\ & ((\U1|control_v_dut|Rn[5][9]~q\))))) # (!\U1|control_v_dut|IR\(7) & 
-- (((\U1|control_v_dut|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][9]~q\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[5][9]~q\,
	datad => \U1|control_v_dut|Mux6~2_combout\,
	combout => \U1|control_v_dut|Mux6~3_combout\);

-- Location: LCCOMB_X60_Y38_N12
\U1|control_v_dut|m3[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[9]~6_combout\ = (\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux6~3_combout\))) # (!\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux6~1_combout\,
	datab => \U1|control_v_dut|IR\(9),
	datad => \U1|control_v_dut|Mux6~3_combout\,
	combout => \U1|control_v_dut|m3[9]~6_combout\);

-- Location: LCCOMB_X59_Y33_N18
\U1|control_v_dut|Add4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~27_combout\ = (\U1|control_v_dut|SP[1]~22_combout\ & ((\U1|control_v_dut|SP\(9) & (!\U1|control_v_dut|Add4~25\)) # (!\U1|control_v_dut|SP\(9) & (\U1|control_v_dut|Add4~25\ & VCC)))) # (!\U1|control_v_dut|SP[1]~22_combout\ & 
-- ((\U1|control_v_dut|SP\(9) & ((\U1|control_v_dut|Add4~25\) # (GND))) # (!\U1|control_v_dut|SP\(9) & (!\U1|control_v_dut|Add4~25\))))
-- \U1|control_v_dut|Add4~28\ = CARRY((\U1|control_v_dut|SP[1]~22_combout\ & (\U1|control_v_dut|SP\(9) & !\U1|control_v_dut|Add4~25\)) # (!\U1|control_v_dut|SP[1]~22_combout\ & ((\U1|control_v_dut|SP\(9)) # (!\U1|control_v_dut|Add4~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[1]~22_combout\,
	datab => \U1|control_v_dut|SP\(9),
	datad => VCC,
	cin => \U1|control_v_dut|Add4~25\,
	combout => \U1|control_v_dut|Add4~27_combout\,
	cout => \U1|control_v_dut|Add4~28\);

-- Location: LCCOMB_X58_Y33_N4
\U1|control_v_dut|Add4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~29_combout\ = (\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|Add4~27_combout\))) # (!\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|m3[9]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[9]~6_combout\,
	datac => \U1|control_v_dut|WideNor6~combout\,
	datad => \U1|control_v_dut|Add4~27_combout\,
	combout => \U1|control_v_dut|Add4~29_combout\);

-- Location: FF_X59_Y33_N13
\U1|control_v_dut|SP[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Add4~29_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(9));

-- Location: LCCOMB_X59_Y33_N20
\U1|control_v_dut|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~30_combout\ = ((\U1|control_v_dut|SP[1]~22_combout\ $ (\U1|control_v_dut|SP\(10) $ (\U1|control_v_dut|Add4~28\)))) # (GND)
-- \U1|control_v_dut|Add4~31\ = CARRY((\U1|control_v_dut|SP[1]~22_combout\ & ((!\U1|control_v_dut|Add4~28\) # (!\U1|control_v_dut|SP\(10)))) # (!\U1|control_v_dut|SP[1]~22_combout\ & (!\U1|control_v_dut|SP\(10) & !\U1|control_v_dut|Add4~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[1]~22_combout\,
	datab => \U1|control_v_dut|SP\(10),
	datad => VCC,
	cin => \U1|control_v_dut|Add4~28\,
	combout => \U1|control_v_dut|Add4~30_combout\,
	cout => \U1|control_v_dut|Add4~31\);

-- Location: LCCOMB_X58_Y33_N26
\U1|control_v_dut|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~32_combout\ = (\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|Add4~30_combout\)) # (!\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|m3[10]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor6~combout\,
	datac => \U1|control_v_dut|Add4~30_combout\,
	datad => \U1|control_v_dut|m3[10]~5_combout\,
	combout => \U1|control_v_dut|Add4~32_combout\);

-- Location: FF_X59_Y33_N15
\U1|control_v_dut|SP[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Add4~32_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(10));

-- Location: LCCOMB_X59_Y33_N22
\U1|control_v_dut|Add4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~33_combout\ = (\U1|control_v_dut|SP[1]~22_combout\ & ((\U1|control_v_dut|SP\(11) & (!\U1|control_v_dut|Add4~31\)) # (!\U1|control_v_dut|SP\(11) & (\U1|control_v_dut|Add4~31\ & VCC)))) # (!\U1|control_v_dut|SP[1]~22_combout\ & 
-- ((\U1|control_v_dut|SP\(11) & ((\U1|control_v_dut|Add4~31\) # (GND))) # (!\U1|control_v_dut|SP\(11) & (!\U1|control_v_dut|Add4~31\))))
-- \U1|control_v_dut|Add4~34\ = CARRY((\U1|control_v_dut|SP[1]~22_combout\ & (\U1|control_v_dut|SP\(11) & !\U1|control_v_dut|Add4~31\)) # (!\U1|control_v_dut|SP[1]~22_combout\ & ((\U1|control_v_dut|SP\(11)) # (!\U1|control_v_dut|Add4~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[1]~22_combout\,
	datab => \U1|control_v_dut|SP\(11),
	datad => VCC,
	cin => \U1|control_v_dut|Add4~31\,
	combout => \U1|control_v_dut|Add4~33_combout\,
	cout => \U1|control_v_dut|Add4~34\);

-- Location: LCCOMB_X58_Y33_N20
\U1|control_v_dut|Add4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~35_combout\ = (\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|Add4~33_combout\)) # (!\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|m3[11]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor6~combout\,
	datac => \U1|control_v_dut|Add4~33_combout\,
	datad => \U1|control_v_dut|m3[11]~4_combout\,
	combout => \U1|control_v_dut|Add4~35_combout\);

-- Location: FF_X59_Y33_N17
\U1|control_v_dut|SP[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Add4~35_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(11));

-- Location: LCCOMB_X58_Y33_N2
\U1|control_v_dut|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~38_combout\ = (\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|Add4~36_combout\))) # (!\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|m3[12]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor6~combout\,
	datac => \U1|control_v_dut|m3[12]~3_combout\,
	datad => \U1|control_v_dut|Add4~36_combout\,
	combout => \U1|control_v_dut|Add4~38_combout\);

-- Location: FF_X59_Y33_N19
\U1|control_v_dut|SP[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Add4~38_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(12));

-- Location: LCCOMB_X62_Y31_N28
\U1|control_v_dut|Selector120~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector120~0_combout\ = (\U1|control_v_dut|Rn[0][9]~61_combout\ & (((\U1|control_v_dut|Rn[0][9]~60_combout\)))) # (!\U1|control_v_dut|Rn[0][9]~61_combout\ & ((\U1|control_v_dut|Rn[0][9]~60_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~29_combout\))) # (!\U1|control_v_dut|Rn[0][9]~60_combout\ & (\U1|alu_v_dut|m2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2\(12),
	datab => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	datad => \U1|control_v_dut|Rn[0][9]~60_combout\,
	combout => \U1|control_v_dut|Selector120~0_combout\);

-- Location: LCCOMB_X62_Y31_N2
\U1|control_v_dut|Selector120~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector120~1_combout\ = (\U1|control_v_dut|Rn[0][9]~61_combout\ & ((\U1|control_v_dut|Selector120~0_combout\ & (!\U1|control_v_dut|SP\(12))) # (!\U1|control_v_dut|Selector120~0_combout\ & ((\U1|control_v_dut|Mux19~4_combout\))))) # 
-- (!\U1|control_v_dut|Rn[0][9]~61_combout\ & (((\U1|control_v_dut|Selector120~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(12),
	datab => \U1|control_v_dut|Mux19~4_combout\,
	datac => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datad => \U1|control_v_dut|Selector120~0_combout\,
	combout => \U1|control_v_dut|Selector120~1_combout\);

-- Location: LCCOMB_X63_Y31_N2
\U1|control_v_dut|Rn~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn~68_combout\ = (\U1|control_v_dut|definingVariables~q\ & (\U1|control_v_dut|Selector120~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datab => \U1|control_v_dut|definingVariables~q\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector120~1_combout\,
	combout => \U1|control_v_dut|Rn~68_combout\);

-- Location: FF_X63_Y31_N3
\U1|control_v_dut|Rn[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Rn~68_combout\,
	ena => \U1|control_v_dut|Rn[3][0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[3][12]~q\);

-- Location: LCCOMB_X62_Y37_N28
\U1|control_v_dut|Selector354~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector354~0_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|Rn[2][12]~q\) # (\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & (\U1|control_v_dut|Rn[0][12]~q\ & ((!\U1|control_v_dut|IR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][12]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|Rn[2][12]~q\,
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector354~0_combout\);

-- Location: LCCOMB_X62_Y37_N18
\U1|control_v_dut|Selector354~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector354~1_combout\ = (\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Selector354~0_combout\ & (\U1|control_v_dut|Rn[3][12]~q\)) # (!\U1|control_v_dut|Selector354~0_combout\ & ((\U1|control_v_dut|Rn[1][12]~q\))))) # 
-- (!\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|Selector354~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Rn[3][12]~q\,
	datac => \U1|control_v_dut|Rn[1][12]~q\,
	datad => \U1|control_v_dut|Selector354~0_combout\,
	combout => \U1|control_v_dut|Selector354~1_combout\);

-- Location: LCCOMB_X59_Y37_N26
\U1|control_v_dut|Selector354~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector354~2_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Rn[5][12]~q\))) # (!\U1|control_v_dut|IR\(1) & 
-- (\U1|control_v_dut|Rn[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][12]~q\,
	datab => \U1|control_v_dut|Rn[5][12]~q\,
	datac => \U1|control_v_dut|IR\(2),
	datad => \U1|control_v_dut|IR\(1),
	combout => \U1|control_v_dut|Selector354~2_combout\);

-- Location: LCCOMB_X60_Y37_N12
\U1|control_v_dut|Selector354~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector354~3_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Selector354~2_combout\ & ((\U1|control_v_dut|Rn[7][12]~q\))) # (!\U1|control_v_dut|Selector354~2_combout\ & (\U1|control_v_dut|Rn[6][12]~q\)))) # 
-- (!\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|Selector354~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[6][12]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|Selector354~2_combout\,
	datad => \U1|control_v_dut|Rn[7][12]~q\,
	combout => \U1|control_v_dut|Selector354~3_combout\);

-- Location: LCCOMB_X56_Y35_N20
\U1|control_v_dut|m4[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[12]~3_combout\ = (\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector354~3_combout\))) # (!\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector354~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector354~1_combout\,
	datab => \U1|control_v_dut|IR\(3),
	datad => \U1|control_v_dut|Selector354~3_combout\,
	combout => \U1|control_v_dut|m4[12]~3_combout\);

-- Location: FF_X56_Y35_N21
\U1|control_v_dut|m4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[12]~3_combout\,
	asdata => \U1|control_v_dut|Mux19~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(12));

-- Location: LCCOMB_X56_Y35_N2
\U1|alu_v_dut|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal2~1_combout\ = (!\U1|control_v_dut|m4\(15) & (!\U1|control_v_dut|m4\(12) & (!\U1|control_v_dut|m4\(14) & !\U1|control_v_dut|m4\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|control_v_dut|m4\(12),
	datac => \U1|control_v_dut|m4\(14),
	datad => \U1|control_v_dut|m4\(13),
	combout => \U1|alu_v_dut|Equal2~1_combout\);

-- Location: LCCOMB_X56_Y42_N22
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & !\U1|control_v_dut|m4\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datad => \U1|control_v_dut|m4\(11),
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\);

-- Location: LCCOMB_X55_Y41_N30
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[161]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[161]~64_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|sel[170]~0_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[144]~54_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[161]~64_combout\);

-- Location: LCCOMB_X55_Y41_N26
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\ = (\U1|alu_v_dut|Equal2~1_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[161]~64_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))))) # (!\U1|alu_v_dut|Equal2~1_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[161]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[161]~64_combout\,
	datab => \U1|alu_v_dut|Equal2~1_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\);

-- Location: LCCOMB_X55_Y41_N20
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[195]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[195]~87_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[178]~75_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[195]~87_combout\);

-- Location: LCCOMB_X55_Y41_N6
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[195]~87_combout\)) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\))))) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[195]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[221]~3_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[195]~87_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\);

-- Location: LCCOMB_X57_Y43_N8
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[229]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[229]~114_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[212]~100_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[229]~114_combout\);

-- Location: LCCOMB_X57_Y43_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[246]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[246]~124_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[229]~114_combout\))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[229]~114_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[246]~124_combout\);

-- Location: LCCOMB_X58_Y43_N10
\U1|alu_v_dut|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector17~1_combout\ = (\U1|alu_v_dut|Selector17~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[246]~124_combout\)) # (!\U1|alu_v_dut|m2[1]~15_combout\))) # (!\U1|alu_v_dut|Selector17~0_combout\ & 
-- (\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector17~0_combout\,
	datab => \U1|alu_v_dut|m2[1]~15_combout\,
	datac => \U1|alu_v_dut|Add6~12_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[246]~124_combout\,
	combout => \U1|alu_v_dut|Selector17~1_combout\);

-- Location: LCCOMB_X58_Y43_N20
\U1|alu_v_dut|m2[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[6]~2_combout\ = (\U1|alu_v_dut|m2[7]~47_combout\ & (!\U1|control_v_dut|m3\(6))) # (!\U1|alu_v_dut|m2[7]~47_combout\ & ((\U1|alu_v_dut|Selector17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~47_combout\,
	datab => \U1|control_v_dut|m3\(6),
	datad => \U1|alu_v_dut|Selector17~1_combout\,
	combout => \U1|alu_v_dut|m2[6]~2_combout\);

-- Location: LCCOMB_X53_Y43_N20
\U1|alu_v_dut|m2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~79_combout\ = (\U1|control_v_dut|m4\(6)) # (\U1|control_v_dut|m3\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datac => \U1|control_v_dut|m3\(6),
	combout => \U1|alu_v_dut|m2~79_combout\);

-- Location: LCCOMB_X52_Y37_N10
\U1|alu_v_dut|ShiftLeft0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~36_combout\ = (\U1|alu_v_dut|Equal2~4_combout\ & ((\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~46_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~51_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~46_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X52_Y40_N12
\U1|alu_v_dut|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector17~2_combout\ = (\U1|alu_v_dut|m2[7]~55_combout\ & (((\U1|alu_v_dut|m2[7]~56_combout\)))) # (!\U1|alu_v_dut|m2[7]~55_combout\ & ((\U1|alu_v_dut|m2[7]~56_combout\ & (\U1|alu_v_dut|ShiftRight2~14_combout\)) # 
-- (!\U1|alu_v_dut|m2[7]~56_combout\ & ((\U1|alu_v_dut|ShiftRight2~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~14_combout\,
	datab => \U1|alu_v_dut|ShiftRight2~13_combout\,
	datac => \U1|alu_v_dut|m2[7]~55_combout\,
	datad => \U1|alu_v_dut|m2[7]~56_combout\,
	combout => \U1|alu_v_dut|Selector17~2_combout\);

-- Location: LCCOMB_X52_Y40_N14
\U1|alu_v_dut|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector17~3_combout\ = (\U1|alu_v_dut|m2[7]~55_combout\ & ((\U1|alu_v_dut|Selector17~2_combout\ & (\U1|alu_v_dut|ShiftRight2~22_combout\)) # (!\U1|alu_v_dut|Selector17~2_combout\ & ((\U1|alu_v_dut|ShiftLeft0~36_combout\))))) # 
-- (!\U1|alu_v_dut|m2[7]~55_combout\ & (((\U1|alu_v_dut|Selector17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~22_combout\,
	datab => \U1|alu_v_dut|ShiftLeft0~36_combout\,
	datac => \U1|alu_v_dut|m2[7]~55_combout\,
	datad => \U1|alu_v_dut|Selector17~2_combout\,
	combout => \U1|alu_v_dut|Selector17~3_combout\);

-- Location: LCCOMB_X53_Y37_N20
\U1|alu_v_dut|m2~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~106_combout\ = (\U1|control_v_dut|m4\(3) & (((\U1|alu_v_dut|ShiftLeft0~16_combout\)))) # (!\U1|control_v_dut|m4\(3) & (\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~48_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~16_combout\,
	combout => \U1|alu_v_dut|m2~106_combout\);

-- Location: LCCOMB_X53_Y43_N2
\U1|alu_v_dut|m2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~75_combout\ = (\U1|alu_v_dut|ShiftRight0~25_combout\ & (\U1|alu_v_dut|Equal2~4_combout\ & (\U1|alu_v_dut|ShiftLeft0~15_combout\))) # (!\U1|alu_v_dut|ShiftRight0~25_combout\ & ((\U1|alu_v_dut|m2~106_combout\) # 
-- ((\U1|alu_v_dut|Equal2~4_combout\ & \U1|alu_v_dut|ShiftLeft0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~25_combout\,
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datac => \U1|alu_v_dut|ShiftLeft0~15_combout\,
	datad => \U1|alu_v_dut|m2~106_combout\,
	combout => \U1|alu_v_dut|m2~75_combout\);

-- Location: LCCOMB_X53_Y43_N12
\U1|alu_v_dut|Selector17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector17~4_combout\ = (\U1|alu_v_dut|m2[7]~54_combout\ & ((\U1|alu_v_dut|m2[7]~50_combout\) # ((\U1|alu_v_dut|m2~75_combout\)))) # (!\U1|alu_v_dut|m2[7]~54_combout\ & (!\U1|alu_v_dut|m2[7]~50_combout\ & 
-- (\U1|alu_v_dut|Selector17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~54_combout\,
	datab => \U1|alu_v_dut|m2[7]~50_combout\,
	datac => \U1|alu_v_dut|Selector17~3_combout\,
	datad => \U1|alu_v_dut|m2~75_combout\,
	combout => \U1|alu_v_dut|Selector17~4_combout\);

-- Location: LCCOMB_X50_Y40_N8
\U1|alu_v_dut|m2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~76_combout\ = (\U1|alu_v_dut|Add9~2_combout\ & (((!\U1|alu_v_dut|Add9~4_combout\)))) # (!\U1|alu_v_dut|Add9~2_combout\ & (\U1|alu_v_dut|ShiftRight0~4_combout\ & (!\U1|alu_v_dut|Add9~0_combout\ & \U1|alu_v_dut|Add9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add9~2_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~4_combout\,
	datac => \U1|alu_v_dut|Add9~0_combout\,
	datad => \U1|alu_v_dut|Add9~4_combout\,
	combout => \U1|alu_v_dut|m2~76_combout\);

-- Location: LCCOMB_X50_Y40_N18
\U1|alu_v_dut|m2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~77_combout\ = (\U1|alu_v_dut|Add9~4_combout\ & (((\U1|alu_v_dut|m2~76_combout\)))) # (!\U1|alu_v_dut|Add9~4_combout\ & ((\U1|alu_v_dut|m2~76_combout\ & (\U1|alu_v_dut|m2~40_combout\)) # (!\U1|alu_v_dut|m2~76_combout\ & 
-- ((\U1|alu_v_dut|ShiftRight1~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2~40_combout\,
	datab => \U1|alu_v_dut|Add9~4_combout\,
	datac => \U1|alu_v_dut|m2~76_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~21_combout\,
	combout => \U1|alu_v_dut|m2~77_combout\);

-- Location: LCCOMB_X53_Y43_N14
\U1|alu_v_dut|m2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~78_combout\ = (\U1|alu_v_dut|ShiftLeft0~15_combout\ & ((\U1|alu_v_dut|Equal2~4_combout\) # ((!\U1|alu_v_dut|ShiftRight1~15_combout\ & \U1|alu_v_dut|m2~77_combout\)))) # (!\U1|alu_v_dut|ShiftLeft0~15_combout\ & 
-- (!\U1|alu_v_dut|ShiftRight1~15_combout\ & ((\U1|alu_v_dut|m2~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftLeft0~15_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~15_combout\,
	datac => \U1|alu_v_dut|Equal2~4_combout\,
	datad => \U1|alu_v_dut|m2~77_combout\,
	combout => \U1|alu_v_dut|m2~78_combout\);

-- Location: LCCOMB_X53_Y43_N0
\U1|alu_v_dut|m2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~73_combout\ = (\U1|control_v_dut|m4\(6) & \U1|control_v_dut|m3\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datac => \U1|control_v_dut|m3\(6),
	combout => \U1|alu_v_dut|m2~73_combout\);

-- Location: LCCOMB_X53_Y43_N4
\U1|alu_v_dut|Selector17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector17~5_combout\ = (\U1|alu_v_dut|Selector17~4_combout\ & (((\U1|alu_v_dut|m2~78_combout\)) # (!\U1|alu_v_dut|m2[7]~50_combout\))) # (!\U1|alu_v_dut|Selector17~4_combout\ & (\U1|alu_v_dut|m2[7]~50_combout\ & 
-- ((\U1|alu_v_dut|m2~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector17~4_combout\,
	datab => \U1|alu_v_dut|m2[7]~50_combout\,
	datac => \U1|alu_v_dut|m2~78_combout\,
	datad => \U1|alu_v_dut|m2~73_combout\,
	combout => \U1|alu_v_dut|Selector17~5_combout\);

-- Location: LCCOMB_X50_Y39_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose[153]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(153) = ((\U1|control_v_dut|m4\(10)) # ((\U1|control_v_dut|m4\(11)) # (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\))) # (!\U1|alu_v_dut|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~1_combout\,
	datab => \U1|control_v_dut|m4\(10),
	datac => \U1|control_v_dut|m4\(11),
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(153));

-- Location: LCCOMB_X53_Y43_N6
\U1|alu_v_dut|Selector17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector17~6_combout\ = (\U1|control_v_dut|opcode\(4) & ((\U1|alu_v_dut|m2[7]~48_combout\) # ((\U1|alu_v_dut|Selector17~5_combout\)))) # (!\U1|control_v_dut|opcode\(4) & (!\U1|alu_v_dut|m2[7]~48_combout\ & 
-- ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(153)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(4),
	datab => \U1|alu_v_dut|m2[7]~48_combout\,
	datac => \U1|alu_v_dut|Selector17~5_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|selnose\(153),
	combout => \U1|alu_v_dut|Selector17~6_combout\);

-- Location: LCCOMB_X53_Y43_N30
\U1|alu_v_dut|Selector17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector17~7_combout\ = (\U1|alu_v_dut|m2[7]~48_combout\ & ((\U1|alu_v_dut|Selector17~6_combout\ & ((\U1|alu_v_dut|m2~79_combout\))) # (!\U1|alu_v_dut|Selector17~6_combout\ & (\U1|alu_v_dut|temp\(6))))) # (!\U1|alu_v_dut|m2[7]~48_combout\ & 
-- (((\U1|alu_v_dut|Selector17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(6),
	datab => \U1|alu_v_dut|m2~79_combout\,
	datac => \U1|alu_v_dut|m2[7]~48_combout\,
	datad => \U1|alu_v_dut|Selector17~6_combout\,
	combout => \U1|alu_v_dut|Selector17~7_combout\);

-- Location: FF_X58_Y43_N21
\U1|alu_v_dut|m2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|m2[6]~2_combout\,
	asdata => \U1|alu_v_dut|Selector17~7_combout\,
	sclr => \U1|alu_v_dut|m2[7]~62_combout\,
	sload => \U1|control_v_dut|ALT_INV_opcode\(2),
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(6));

-- Location: LCCOMB_X65_Y23_N2
\U5|counter1Khz[0]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[0]~48_combout\ = !\U5|counter1Khz\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U5|counter1Khz\(0),
	combout => \U5|counter1Khz[0]~48_combout\);

-- Location: FF_X65_Y23_N3
\U5|counter1Khz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[0]~48_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(0));

-- Location: LCCOMB_X66_Y23_N0
\U5|counter1Khz[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[1]~16_combout\ = (\U5|counter1Khz\(0) & (\U5|counter1Khz\(1) $ (VCC))) # (!\U5|counter1Khz\(0) & (\U5|counter1Khz\(1) & VCC))
-- \U5|counter1Khz[1]~17\ = CARRY((\U5|counter1Khz\(0) & \U5|counter1Khz\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(0),
	datab => \U5|counter1Khz\(1),
	datad => VCC,
	combout => \U5|counter1Khz[1]~16_combout\,
	cout => \U5|counter1Khz[1]~17\);

-- Location: FF_X66_Y23_N1
\U5|counter1Khz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[1]~16_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(1));

-- Location: LCCOMB_X66_Y23_N2
\U5|counter1Khz[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[2]~18_combout\ = (\U5|counter1Khz[1]~17\ & (((\U5|Equal1~5_combout\)) # (!\U5|counter1Khz\(2)))) # (!\U5|counter1Khz[1]~17\ & (((\U5|counter1Khz\(2) & !\U5|Equal1~5_combout\)) # (GND)))
-- \U5|counter1Khz[2]~19\ = CARRY(((\U5|Equal1~5_combout\) # (!\U5|counter1Khz[1]~17\)) # (!\U5|counter1Khz\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(2),
	datab => \U5|Equal1~5_combout\,
	datad => VCC,
	cin => \U5|counter1Khz[1]~17\,
	combout => \U5|counter1Khz[2]~18_combout\,
	cout => \U5|counter1Khz[2]~19\);

-- Location: FF_X66_Y23_N3
\U5|counter1Khz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[2]~18_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(2));

-- Location: LCCOMB_X66_Y23_N4
\U5|counter1Khz[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[3]~20_combout\ = (\U5|counter1Khz\(3) & (\U5|counter1Khz[2]~19\ $ (GND))) # (!\U5|counter1Khz\(3) & (!\U5|counter1Khz[2]~19\ & VCC))
-- \U5|counter1Khz[3]~21\ = CARRY((\U5|counter1Khz\(3) & !\U5|counter1Khz[2]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter1Khz\(3),
	datad => VCC,
	cin => \U5|counter1Khz[2]~19\,
	combout => \U5|counter1Khz[3]~20_combout\,
	cout => \U5|counter1Khz[3]~21\);

-- Location: FF_X66_Y23_N5
\U5|counter1Khz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[3]~20_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(3));

-- Location: LCCOMB_X66_Y23_N6
\U5|counter1Khz[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[4]~22_combout\ = (\U5|counter1Khz[3]~21\ & (((\U5|Equal1~5_combout\)) # (!\U5|counter1Khz\(4)))) # (!\U5|counter1Khz[3]~21\ & (((\U5|counter1Khz\(4) & !\U5|Equal1~5_combout\)) # (GND)))
-- \U5|counter1Khz[4]~23\ = CARRY(((\U5|Equal1~5_combout\) # (!\U5|counter1Khz[3]~21\)) # (!\U5|counter1Khz\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(4),
	datab => \U5|Equal1~5_combout\,
	datad => VCC,
	cin => \U5|counter1Khz[3]~21\,
	combout => \U5|counter1Khz[4]~22_combout\,
	cout => \U5|counter1Khz[4]~23\);

-- Location: FF_X66_Y23_N7
\U5|counter1Khz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[4]~22_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(4));

-- Location: LCCOMB_X66_Y23_N8
\U5|counter1Khz[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[5]~24_combout\ = (\U5|counter1Khz[4]~23\ & (\U5|counter1Khz\(5) & (!\U5|Equal1~5_combout\ & VCC))) # (!\U5|counter1Khz[4]~23\ & ((((\U5|counter1Khz\(5) & !\U5|Equal1~5_combout\)))))
-- \U5|counter1Khz[5]~25\ = CARRY((\U5|counter1Khz\(5) & (!\U5|Equal1~5_combout\ & !\U5|counter1Khz[4]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(5),
	datab => \U5|Equal1~5_combout\,
	datad => VCC,
	cin => \U5|counter1Khz[4]~23\,
	combout => \U5|counter1Khz[5]~24_combout\,
	cout => \U5|counter1Khz[5]~25\);

-- Location: FF_X66_Y23_N9
\U5|counter1Khz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[5]~24_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(5));

-- Location: LCCOMB_X66_Y23_N10
\U5|counter1Khz[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[6]~26_combout\ = (\U5|counter1Khz[5]~25\ & (((\U5|Equal1~5_combout\)) # (!\U5|counter1Khz\(6)))) # (!\U5|counter1Khz[5]~25\ & (((\U5|counter1Khz\(6) & !\U5|Equal1~5_combout\)) # (GND)))
-- \U5|counter1Khz[6]~27\ = CARRY(((\U5|Equal1~5_combout\) # (!\U5|counter1Khz[5]~25\)) # (!\U5|counter1Khz\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(6),
	datab => \U5|Equal1~5_combout\,
	datad => VCC,
	cin => \U5|counter1Khz[5]~25\,
	combout => \U5|counter1Khz[6]~26_combout\,
	cout => \U5|counter1Khz[6]~27\);

-- Location: FF_X66_Y23_N11
\U5|counter1Khz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[6]~26_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(6));

-- Location: LCCOMB_X66_Y23_N12
\U5|counter1Khz[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[7]~28_combout\ = (\U5|counter1Khz[6]~27\ & (\U5|counter1Khz\(7) & (!\U5|Equal1~5_combout\ & VCC))) # (!\U5|counter1Khz[6]~27\ & ((((\U5|counter1Khz\(7) & !\U5|Equal1~5_combout\)))))
-- \U5|counter1Khz[7]~29\ = CARRY((\U5|counter1Khz\(7) & (!\U5|Equal1~5_combout\ & !\U5|counter1Khz[6]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(7),
	datab => \U5|Equal1~5_combout\,
	datad => VCC,
	cin => \U5|counter1Khz[6]~27\,
	combout => \U5|counter1Khz[7]~28_combout\,
	cout => \U5|counter1Khz[7]~29\);

-- Location: FF_X66_Y23_N13
\U5|counter1Khz[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[7]~28_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(7));

-- Location: LCCOMB_X66_Y23_N14
\U5|counter1Khz[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[8]~30_combout\ = (\U5|counter1Khz[7]~29\ & (((\U5|Equal1~5_combout\)) # (!\U5|counter1Khz\(8)))) # (!\U5|counter1Khz[7]~29\ & (((\U5|counter1Khz\(8) & !\U5|Equal1~5_combout\)) # (GND)))
-- \U5|counter1Khz[8]~31\ = CARRY(((\U5|Equal1~5_combout\) # (!\U5|counter1Khz[7]~29\)) # (!\U5|counter1Khz\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(8),
	datab => \U5|Equal1~5_combout\,
	datad => VCC,
	cin => \U5|counter1Khz[7]~29\,
	combout => \U5|counter1Khz[8]~30_combout\,
	cout => \U5|counter1Khz[8]~31\);

-- Location: FF_X66_Y23_N15
\U5|counter1Khz[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[8]~30_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(8));

-- Location: LCCOMB_X66_Y23_N16
\U5|counter1Khz[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[9]~32_combout\ = (\U5|counter1Khz\(9) & (\U5|counter1Khz[8]~31\ $ (GND))) # (!\U5|counter1Khz\(9) & (!\U5|counter1Khz[8]~31\ & VCC))
-- \U5|counter1Khz[9]~33\ = CARRY((\U5|counter1Khz\(9) & !\U5|counter1Khz[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter1Khz\(9),
	datad => VCC,
	cin => \U5|counter1Khz[8]~31\,
	combout => \U5|counter1Khz[9]~32_combout\,
	cout => \U5|counter1Khz[9]~33\);

-- Location: FF_X66_Y23_N17
\U5|counter1Khz[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[9]~32_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(9));

-- Location: LCCOMB_X66_Y23_N18
\U5|counter1Khz[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[10]~34_combout\ = (\U5|counter1Khz\(10) & (!\U5|counter1Khz[9]~33\)) # (!\U5|counter1Khz\(10) & ((\U5|counter1Khz[9]~33\) # (GND)))
-- \U5|counter1Khz[10]~35\ = CARRY((!\U5|counter1Khz[9]~33\) # (!\U5|counter1Khz\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter1Khz\(10),
	datad => VCC,
	cin => \U5|counter1Khz[9]~33\,
	combout => \U5|counter1Khz[10]~34_combout\,
	cout => \U5|counter1Khz[10]~35\);

-- Location: FF_X66_Y23_N19
\U5|counter1Khz[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[10]~34_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(10));

-- Location: LCCOMB_X66_Y23_N20
\U5|counter1Khz[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[11]~36_combout\ = (\U5|counter1Khz\(11) & (\U5|counter1Khz[10]~35\ $ (GND))) # (!\U5|counter1Khz\(11) & (!\U5|counter1Khz[10]~35\ & VCC))
-- \U5|counter1Khz[11]~37\ = CARRY((\U5|counter1Khz\(11) & !\U5|counter1Khz[10]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter1Khz\(11),
	datad => VCC,
	cin => \U5|counter1Khz[10]~35\,
	combout => \U5|counter1Khz[11]~36_combout\,
	cout => \U5|counter1Khz[11]~37\);

-- Location: FF_X66_Y23_N21
\U5|counter1Khz[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[11]~36_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(11));

-- Location: LCCOMB_X66_Y23_N22
\U5|counter1Khz[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[12]~38_combout\ = (\U5|counter1Khz\(12) & (!\U5|counter1Khz[11]~37\)) # (!\U5|counter1Khz\(12) & ((\U5|counter1Khz[11]~37\) # (GND)))
-- \U5|counter1Khz[12]~39\ = CARRY((!\U5|counter1Khz[11]~37\) # (!\U5|counter1Khz\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(12),
	datad => VCC,
	cin => \U5|counter1Khz[11]~37\,
	combout => \U5|counter1Khz[12]~38_combout\,
	cout => \U5|counter1Khz[12]~39\);

-- Location: FF_X66_Y23_N23
\U5|counter1Khz[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[12]~38_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(12));

-- Location: LCCOMB_X66_Y23_N24
\U5|counter1Khz[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[13]~40_combout\ = (\U5|counter1Khz\(13) & (\U5|counter1Khz[12]~39\ $ (GND))) # (!\U5|counter1Khz\(13) & (!\U5|counter1Khz[12]~39\ & VCC))
-- \U5|counter1Khz[13]~41\ = CARRY((\U5|counter1Khz\(13) & !\U5|counter1Khz[12]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter1Khz\(13),
	datad => VCC,
	cin => \U5|counter1Khz[12]~39\,
	combout => \U5|counter1Khz[13]~40_combout\,
	cout => \U5|counter1Khz[13]~41\);

-- Location: FF_X66_Y23_N25
\U5|counter1Khz[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[13]~40_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(13));

-- Location: LCCOMB_X66_Y23_N26
\U5|counter1Khz[14]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[14]~42_combout\ = (\U5|counter1Khz\(14) & (!\U5|counter1Khz[13]~41\)) # (!\U5|counter1Khz\(14) & ((\U5|counter1Khz[13]~41\) # (GND)))
-- \U5|counter1Khz[14]~43\ = CARRY((!\U5|counter1Khz[13]~41\) # (!\U5|counter1Khz\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(14),
	datad => VCC,
	cin => \U5|counter1Khz[13]~41\,
	combout => \U5|counter1Khz[14]~42_combout\,
	cout => \U5|counter1Khz[14]~43\);

-- Location: FF_X66_Y23_N27
\U5|counter1Khz[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[14]~42_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(14));

-- Location: LCCOMB_X66_Y23_N28
\U5|counter1Khz[15]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[15]~44_combout\ = (\U5|counter1Khz\(15) & (\U5|counter1Khz[14]~43\ $ (GND))) # (!\U5|counter1Khz\(15) & (!\U5|counter1Khz[14]~43\ & VCC))
-- \U5|counter1Khz[15]~45\ = CARRY((\U5|counter1Khz\(15) & !\U5|counter1Khz[14]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter1Khz\(15),
	datad => VCC,
	cin => \U5|counter1Khz[14]~43\,
	combout => \U5|counter1Khz[15]~44_combout\,
	cout => \U5|counter1Khz[15]~45\);

-- Location: FF_X66_Y23_N29
\U5|counter1Khz[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[15]~44_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(15));

-- Location: LCCOMB_X66_Y23_N30
\U5|counter1Khz[16]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|counter1Khz[16]~46_combout\ = \U5|counter1Khz\(16) $ (\U5|counter1Khz[15]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(16),
	cin => \U5|counter1Khz[15]~45\,
	combout => \U5|counter1Khz[16]~46_combout\);

-- Location: FF_X66_Y23_N31
\U5|counter1Khz[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|counter1Khz[16]~46_combout\,
	ena => \U5|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|counter1Khz\(16));

-- Location: LCCOMB_X65_Y23_N28
\U5|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|Equal1~1_combout\ = (\U5|counter1Khz\(4) & (\U5|counter1Khz\(5) & (\U5|counter1Khz\(7) & \U5|counter1Khz\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(4),
	datab => \U5|counter1Khz\(5),
	datac => \U5|counter1Khz\(7),
	datad => \U5|counter1Khz\(6),
	combout => \U5|Equal1~1_combout\);

-- Location: LCCOMB_X65_Y23_N22
\U5|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|Equal1~0_combout\ = (\U5|counter1Khz\(2) & (!\U5|counter1Khz\(0) & (!\U5|counter1Khz\(1) & !\U5|counter1Khz\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(2),
	datab => \U5|counter1Khz\(0),
	datac => \U5|counter1Khz\(1),
	datad => \U5|counter1Khz\(3),
	combout => \U5|Equal1~0_combout\);

-- Location: LCCOMB_X65_Y23_N30
\U5|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|Equal1~3_combout\ = (!\U5|counter1Khz\(12) & !\U5|counter1Khz\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter1Khz\(12),
	datad => \U5|counter1Khz\(13),
	combout => \U5|Equal1~3_combout\);

-- Location: LCCOMB_X65_Y23_N10
\U5|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|Equal1~2_combout\ = (!\U5|counter1Khz\(9) & (\U5|counter1Khz\(8) & (!\U5|counter1Khz\(11) & !\U5|counter1Khz\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(9),
	datab => \U5|counter1Khz\(8),
	datac => \U5|counter1Khz\(11),
	datad => \U5|counter1Khz\(10),
	combout => \U5|Equal1~2_combout\);

-- Location: LCCOMB_X65_Y23_N24
\U5|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|Equal1~4_combout\ = (!\U5|counter1Khz\(14) & (!\U5|counter1Khz\(15) & (\U5|Equal1~3_combout\ & \U5|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(14),
	datab => \U5|counter1Khz\(15),
	datac => \U5|Equal1~3_combout\,
	datad => \U5|Equal1~2_combout\,
	combout => \U5|Equal1~4_combout\);

-- Location: LCCOMB_X65_Y23_N6
\U5|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|Equal1~5_combout\ = (!\U5|counter1Khz\(16) & (\U5|Equal1~1_combout\ & (\U5|Equal1~0_combout\ & \U5|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter1Khz\(16),
	datab => \U5|Equal1~1_combout\,
	datac => \U5|Equal1~0_combout\,
	datad => \U5|Equal1~4_combout\,
	combout => \U5|Equal1~5_combout\);

-- Location: LCCOMB_X65_Y23_N12
\U5|reg1Khz~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|reg1Khz~0_combout\ = \U5|reg1Khz~q\ $ (((\U5|Equal0~2_combout\ & \U5|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|Equal0~2_combout\,
	datac => \U5|reg1Khz~q\,
	datad => \U5|Equal1~5_combout\,
	combout => \U5|reg1Khz~0_combout\);

-- Location: LCCOMB_X65_Y23_N20
\U5|reg1Khz~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|reg1Khz~feeder_combout\ = \U5|reg1Khz~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U5|reg1Khz~0_combout\,
	combout => \U5|reg1Khz~feeder_combout\);

-- Location: FF_X65_Y23_N21
\U5|reg1Khz\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|reg1Khz~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|reg1Khz~q\);

-- Location: CLKCTRL_G16
\U5|reg1Khz~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|reg1Khz~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|reg1Khz~clkctrl_outclk\);

-- Location: LCCOMB_X45_Y34_N28
\U3|U2|state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|state~0_combout\ = !\U3|U2|state~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U2|state~q\,
	combout => \U3|U2|state~0_combout\);

-- Location: IOIBUF_X0_Y67_N15
\PS2_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: IOIBUF_X0_Y59_N22
\PS2_DAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: LCCOMB_X47_Y34_N10
\U3|U1|INCNT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|INCNT~0_combout\ = (\U3|U1|LessThan0~0_combout\ & (!\U3|U1|INCNT\(0) & \KEY[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|LessThan0~0_combout\,
	datac => \U3|U1|INCNT\(0),
	datad => \KEY[0]~input_o\,
	combout => \U3|U1|INCNT~0_combout\);

-- Location: LCCOMB_X47_Y34_N24
\U3|U1|INCNT[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|INCNT[1]~1_combout\ = (\U3|U1|READ_CHAR~q\) # (!\KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datad => \U3|U1|READ_CHAR~q\,
	combout => \U3|U1|INCNT[1]~1_combout\);

-- Location: FF_X47_Y34_N11
\U3|U1|INCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|INCNT~0_combout\,
	ena => \U3|U1|INCNT[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|INCNT\(0));

-- Location: LCCOMB_X47_Y34_N8
\U3|U1|INCNT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|INCNT~2_combout\ = (\U3|U1|LessThan0~0_combout\ & (\KEY[0]~input_o\ & (\U3|U1|INCNT\(0) $ (\U3|U1|INCNT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|INCNT\(0),
	datab => \U3|U1|LessThan0~0_combout\,
	datac => \U3|U1|INCNT\(1),
	datad => \KEY[0]~input_o\,
	combout => \U3|U1|INCNT~2_combout\);

-- Location: FF_X47_Y34_N9
\U3|U1|INCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|INCNT~2_combout\,
	ena => \U3|U1|INCNT[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|INCNT\(1));

-- Location: LCCOMB_X47_Y34_N18
\U3|U1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|Add0~0_combout\ = \U3|U1|INCNT\(2) $ (((\U3|U1|INCNT\(1) & \U3|U1|INCNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|INCNT\(1),
	datab => \U3|U1|INCNT\(2),
	datad => \U3|U1|INCNT\(0),
	combout => \U3|U1|Add0~0_combout\);

-- Location: LCCOMB_X47_Y34_N12
\U3|U1|INCNT~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|INCNT~3_combout\ = (\U3|U1|Add0~0_combout\ & (\U3|U1|LessThan0~0_combout\ & \KEY[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|Add0~0_combout\,
	datac => \U3|U1|LessThan0~0_combout\,
	datad => \KEY[0]~input_o\,
	combout => \U3|U1|INCNT~3_combout\);

-- Location: FF_X47_Y34_N13
\U3|U1|INCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|INCNT~3_combout\,
	ena => \U3|U1|INCNT[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|INCNT\(2));

-- Location: LCCOMB_X47_Y34_N16
\U3|U1|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|Add0~1_combout\ = \U3|U1|INCNT\(3) $ (((\U3|U1|INCNT\(2) & (\U3|U1|INCNT\(0) & \U3|U1|INCNT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|INCNT\(3),
	datab => \U3|U1|INCNT\(2),
	datac => \U3|U1|INCNT\(0),
	datad => \U3|U1|INCNT\(1),
	combout => \U3|U1|Add0~1_combout\);

-- Location: LCCOMB_X47_Y34_N30
\U3|U1|INCNT~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|INCNT~4_combout\ = (\KEY[0]~input_o\ & (\U3|U1|LessThan0~0_combout\ & \U3|U1|Add0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \U3|U1|LessThan0~0_combout\,
	datad => \U3|U1|Add0~1_combout\,
	combout => \U3|U1|INCNT~4_combout\);

-- Location: FF_X47_Y34_N31
\U3|U1|INCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|INCNT~4_combout\,
	ena => \U3|U1|INCNT[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|INCNT\(3));

-- Location: LCCOMB_X47_Y34_N14
\U3|U1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|LessThan0~0_combout\ = ((!\U3|U1|INCNT\(0) & (!\U3|U1|INCNT\(1) & !\U3|U1|INCNT\(2)))) # (!\U3|U1|INCNT\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|INCNT\(3),
	datab => \U3|U1|INCNT\(0),
	datac => \U3|U1|INCNT\(1),
	datad => \U3|U1|INCNT\(2),
	combout => \U3|U1|LessThan0~0_combout\);

-- Location: LCCOMB_X48_Y34_N18
\U3|U1|READ_CHAR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|READ_CHAR~0_combout\ = (\U3|U1|READ_CHAR~q\ & ((\U3|U1|LessThan0~0_combout\))) # (!\U3|U1|READ_CHAR~q\ & (!\PS2_DAT~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PS2_DAT~input_o\,
	datac => \U3|U1|READ_CHAR~q\,
	datad => \U3|U1|LessThan0~0_combout\,
	combout => \U3|U1|READ_CHAR~0_combout\);

-- Location: FF_X48_Y34_N19
\U3|U1|READ_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|READ_CHAR~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|READ_CHAR~q\);

-- Location: LCCOMB_X48_Y34_N24
\U3|U1|ready_set~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|ready_set~0_combout\ = (\U3|U1|READ_CHAR~q\ & (((!\U3|U1|LessThan0~0_combout\)))) # (!\U3|U1|READ_CHAR~q\ & (\PS2_DAT~input_o\ & (\U3|U1|ready_set~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PS2_DAT~input_o\,
	datab => \U3|U1|READ_CHAR~q\,
	datac => \U3|U1|ready_set~q\,
	datad => \U3|U1|LessThan0~0_combout\,
	combout => \U3|U1|ready_set~0_combout\);

-- Location: LCCOMB_X48_Y34_N6
\U3|U1|ready_set~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|ready_set~feeder_combout\ = \U3|U1|ready_set~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U1|ready_set~0_combout\,
	combout => \U3|U1|ready_set~feeder_combout\);

-- Location: FF_X48_Y34_N7
\U3|U1|ready_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|ready_set~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|ready_set~q\);

-- Location: LCCOMB_X46_Y34_N22
\U3|U1|scan_ready~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|scan_ready~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \U3|U1|scan_ready~feeder_combout\);

-- Location: FF_X46_Y34_N23
\U3|U1|scan_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U1|ready_set~q\,
	d => \U3|U1|scan_ready~feeder_combout\,
	clrn => \U3|U1|ALT_INV_scan_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_ready~q\);

-- Location: LCCOMB_X46_Y34_N30
\U3|U2|f~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|f~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \U3|U2|f~feeder_combout\);

-- Location: LCCOMB_X45_Y34_N10
\U3|U2|f2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|f2~0_combout\ = (\U3|U2|f~q\ & ((\U3|U2|f2~q\) # (\U3|U2|state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|f~q\,
	datac => \U3|U2|f2~q\,
	datad => \U3|U2|state~q\,
	combout => \U3|U2|f2~0_combout\);

-- Location: LCCOMB_X45_Y34_N6
\U3|U2|f2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|f2~feeder_combout\ = \U3|U2|f2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U2|f2~0_combout\,
	combout => \U3|U2|f2~feeder_combout\);

-- Location: FF_X45_Y34_N7
\U3|U2|f2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Khz~clkctrl_outclk\,
	d => \U3|U2|f2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|f2~q\);

-- Location: FF_X46_Y34_N31
\U3|U2|f\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U1|scan_ready~q\,
	d => \U3|U2|f~feeder_combout\,
	clrn => \U3|U2|ALT_INV_f2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|f~q\);

-- Location: FF_X45_Y34_N29
\U3|U2|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Khz~clkctrl_outclk\,
	d => \U3|U2|state~0_combout\,
	ena => \U3|U2|f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|state~q\);

-- Location: LCCOMB_X45_Y34_N24
\U3|U2|f3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|f3~0_combout\ = !\U3|U2|state~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U2|state~q\,
	combout => \U3|U2|f3~0_combout\);

-- Location: FF_X45_Y34_N25
\U3|U2|f3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Khz~clkctrl_outclk\,
	d => \U3|U2|f3~0_combout\,
	ena => \U3|U2|f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|f3~q\);

-- Location: CLKCTRL_G0
\U3|U2|f3~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U3|U2|f3~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U3|U2|f3~clkctrl_outclk\);

-- Location: LCCOMB_X47_Y34_N28
\U3|U1|SHIFTIN[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[7]~0_combout\ = (\KEY[0]~input_o\ & (\U3|U1|LessThan0~0_combout\ & \U3|U1|READ_CHAR~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U3|U1|LessThan0~0_combout\,
	datad => \U3|U1|READ_CHAR~q\,
	combout => \U3|U1|SHIFTIN[7]~0_combout\);

-- Location: FF_X47_Y34_N3
\U3|U1|SHIFTIN[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \PS2_DAT~input_o\,
	sload => VCC,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(8));

-- Location: LCCOMB_X47_Y34_N26
\U3|U1|SHIFTIN[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[7]~feeder_combout\ = \U3|U1|SHIFTIN\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U1|SHIFTIN\(8),
	combout => \U3|U1|SHIFTIN[7]~feeder_combout\);

-- Location: FF_X47_Y34_N27
\U3|U1|SHIFTIN[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[7]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(7));

-- Location: FF_X47_Y34_N25
\U3|U1|SHIFTIN[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(7),
	sload => VCC,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(6));

-- Location: LCCOMB_X47_Y34_N20
\U3|U1|SHIFTIN[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[5]~feeder_combout\ = \U3|U1|SHIFTIN\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U1|SHIFTIN\(6),
	combout => \U3|U1|SHIFTIN[5]~feeder_combout\);

-- Location: FF_X47_Y34_N21
\U3|U1|SHIFTIN[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[5]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(5));

-- Location: LCCOMB_X47_Y34_N6
\U3|U1|SHIFTIN[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[4]~feeder_combout\ = \U3|U1|SHIFTIN\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U1|SHIFTIN\(5),
	combout => \U3|U1|SHIFTIN[4]~feeder_combout\);

-- Location: FF_X47_Y34_N7
\U3|U1|SHIFTIN[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[4]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(4));

-- Location: LCCOMB_X47_Y34_N4
\U3|U1|SHIFTIN[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[3]~feeder_combout\ = \U3|U1|SHIFTIN\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U1|SHIFTIN\(4),
	combout => \U3|U1|SHIFTIN[3]~feeder_combout\);

-- Location: FF_X47_Y34_N5
\U3|U1|SHIFTIN[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[3]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(3));

-- Location: FF_X47_Y34_N19
\U3|U1|SHIFTIN[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(3),
	sload => VCC,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(2));

-- Location: LCCOMB_X48_Y34_N22
\U3|U1|scan_code[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|scan_code[7]~0_combout\ = (\KEY[0]~input_o\ & (\U3|U1|READ_CHAR~q\ & !\U3|U1|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U3|U1|READ_CHAR~q\,
	datad => \U3|U1|LessThan0~0_combout\,
	combout => \U3|U1|scan_code[7]~0_combout\);

-- Location: FF_X49_Y34_N27
\U3|U1|scan_code[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(2),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(2));

-- Location: FF_X50_Y34_N21
\U3|U1|scan_code[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(7),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(7));

-- Location: LCCOMB_X47_Y34_N22
\U3|U1|SHIFTIN[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[1]~feeder_combout\ = \U3|U1|SHIFTIN\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U1|SHIFTIN\(2),
	combout => \U3|U1|SHIFTIN[1]~feeder_combout\);

-- Location: FF_X47_Y34_N23
\U3|U1|SHIFTIN[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[1]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(1));

-- Location: FF_X49_Y34_N17
\U3|U1|scan_code[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(1),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(1));

-- Location: FF_X50_Y34_N27
\U3|U1|scan_code[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(5),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(5));

-- Location: FF_X50_Y34_N1
\U3|U1|scan_code[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(4),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(4));

-- Location: FF_X49_Y34_N29
\U3|U1|scan_code[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(3),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(3));

-- Location: LCCOMB_X56_Y34_N30
\U3|U2|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~1_combout\ = (!\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(5) & (!\U3|U1|scan_code\(4) & !\U3|U1|scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux1~1_combout\);

-- Location: LCCOMB_X56_Y34_N24
\U3|U2|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~0_combout\ = (\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(1) & ((!\U3|U1|scan_code\(3))))) # (!\U3|U1|scan_code\(5) & (!\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(1) $ (\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux1~0_combout\);

-- Location: FF_X49_Y34_N11
\U3|U1|scan_code[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(6),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(6));

-- Location: FF_X47_Y34_N29
\U3|U1|SHIFTIN[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(1),
	sload => VCC,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(0));

-- Location: FF_X50_Y34_N17
\U3|U1|scan_code[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(0),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(0));

-- Location: LCCOMB_X56_Y34_N6
\U3|U2|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~7_combout\ = (\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(1) & ((!\U3|U1|scan_code\(3)) # (!\U3|U1|scan_code\(5))))) # (!\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(5) $ (((\U3|U1|scan_code\(1)) # (!\U3|U1|scan_code\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux1~7_combout\);

-- Location: LCCOMB_X56_Y34_N0
\U3|U2|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~8_combout\ = (\U3|U1|scan_code\(6) & (\U3|U1|scan_code\(0))) # (!\U3|U1|scan_code\(6) & ((\U3|U2|Mux1~7_combout\) # (\U3|U1|scan_code\(0) $ (!\U3|U1|scan_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U2|Mux1~7_combout\,
	combout => \U3|U2|Mux1~8_combout\);

-- Location: LCCOMB_X56_Y34_N8
\U3|U2|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~2_combout\ = (\U3|U1|scan_code\(6) & ((\U3|U2|Mux1~8_combout\ & (!\U3|U2|Mux1~1_combout\)) # (!\U3|U2|Mux1~8_combout\ & ((!\U3|U2|Mux1~0_combout\))))) # (!\U3|U1|scan_code\(6) & (((\U3|U2|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux1~1_combout\,
	datab => \U3|U2|Mux1~0_combout\,
	datac => \U3|U1|scan_code\(6),
	datad => \U3|U2|Mux1~8_combout\,
	combout => \U3|U2|Mux1~2_combout\);

-- Location: LCCOMB_X50_Y34_N6
\U3|U2|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~5_combout\ = (\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(1) & !\U3|U1|scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux3~5_combout\);

-- Location: LCCOMB_X56_Y34_N10
\U3|U2|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~5_combout\ = (\U3|U1|scan_code\(1) & (((\U3|U1|scan_code\(0)) # (!\U3|U1|scan_code\(6))) # (!\U3|U1|scan_code\(3)))) # (!\U3|U1|scan_code\(1) & (((!\U3|U1|scan_code\(3) & !\U3|U1|scan_code\(6))) # (!\U3|U1|scan_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux1~5_combout\);

-- Location: LCCOMB_X56_Y34_N20
\U3|U2|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~6_combout\ = (\U3|U1|scan_code\(5) & ((\U3|U1|scan_code\(6)) # ((\U3|U1|scan_code\(4)) # (\U3|U2|Mux1~5_combout\)))) # (!\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(6) & ((\U3|U2|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(5),
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U2|Mux1~5_combout\,
	combout => \U3|U2|Mux1~6_combout\);

-- Location: LCCOMB_X56_Y34_N2
\U3|U2|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~3_combout\ = (\U3|U2|Mux1~6_combout\) # ((!\U3|U2|Mux3~5_combout\ & (!\U3|U1|scan_code\(6) & !\U3|U1|scan_code\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux3~5_combout\,
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U1|scan_code\(5),
	datad => \U3|U2|Mux1~6_combout\,
	combout => \U3|U2|Mux1~3_combout\);

-- Location: LCCOMB_X56_Y34_N28
\U3|U2|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~4_combout\ = (\U3|U1|scan_code\(7)) # ((\U3|U1|scan_code\(2) & (\U3|U2|Mux1~2_combout\)) # (!\U3|U1|scan_code\(2) & ((\U3|U2|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(7),
	datac => \U3|U2|Mux1~2_combout\,
	datad => \U3|U2|Mux1~3_combout\,
	combout => \U3|U2|Mux1~4_combout\);

-- Location: LCCOMB_X53_Y34_N26
\U3|U2|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~5_combout\ = (!\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(6) & \U3|U1|scan_code\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(6),
	datad => \U3|U1|scan_code\(7),
	combout => \U3|U2|process_0~5_combout\);

-- Location: LCCOMB_X53_Y34_N8
\U3|U2|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~4_combout\ = (!\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(4) & \U3|U1|scan_code\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|process_0~4_combout\);

-- Location: LCCOMB_X54_Y34_N30
\U3|U2|cc[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|cc[0]~1_combout\ = (\U3|U2|cc\(1) & (((\U3|U2|cc\(0))))) # (!\U3|U2|cc\(1) & (((!\U3|U2|process_0~4_combout\) # (!\U3|U2|cc\(0))) # (!\U3|U2|process_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|process_0~5_combout\,
	datab => \U3|U2|cc\(1),
	datac => \U3|U2|cc\(0),
	datad => \U3|U2|process_0~4_combout\,
	combout => \U3|U2|cc[0]~1_combout\);

-- Location: FF_X54_Y34_N31
\U3|U2|cc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|cc[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|cc\(0));

-- Location: LCCOMB_X54_Y34_N18
\U3|U2|cc[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|cc[1]~0_combout\ = (\U3|U2|cc\(0) & ((\U3|U2|cc\(1)) # ((\U3|U2|process_0~4_combout\ & \U3|U2|process_0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|cc\(0),
	datab => \U3|U2|process_0~4_combout\,
	datac => \U3|U2|cc\(1),
	datad => \U3|U2|process_0~5_combout\,
	combout => \U3|U2|cc[1]~0_combout\);

-- Location: FF_X54_Y34_N19
\U3|U2|cc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|cc[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|cc\(1));

-- Location: LCCOMB_X55_Y34_N6
\U3|U2|bin_digit~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~10_combout\ = (\U3|U2|Mux1~4_combout\) # (\U3|U2|cc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U2|Mux1~4_combout\,
	datad => \U3|U2|cc\(1),
	combout => \U3|U2|bin_digit~10_combout\);

-- Location: FF_X55_Y34_N7
\U3|U2|bin_digit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(6));

-- Location: LCCOMB_X60_Y34_N16
\U1|control_v_dut|Selector126~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector126~0_combout\ = (\U1|control_v_dut|Rn[0][1]~22_combout\ & (\U1|control_v_dut|Rn[0][1]~72_combout\)) # (!\U1|control_v_dut|Rn[0][1]~22_combout\ & ((\U1|control_v_dut|Rn[0][1]~72_combout\ & (\U1|control_v_dut|Mux25~4_combout\)) # 
-- (!\U1|control_v_dut|Rn[0][1]~72_combout\ & ((\U3|U2|bin_digit\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datab => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datac => \U1|control_v_dut|Mux25~4_combout\,
	datad => \U3|U2|bin_digit\(6),
	combout => \U1|control_v_dut|Selector126~0_combout\);

-- Location: LCCOMB_X60_Y34_N6
\U1|control_v_dut|Selector126~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector126~1_combout\ = (\U1|control_v_dut|Rn[0][1]~22_combout\ & ((\U1|control_v_dut|Selector126~0_combout\ & (!\U1|control_v_dut|SP\(6))) # (!\U1|control_v_dut|Selector126~0_combout\ & ((\U1|alu_v_dut|m2\(6)))))) # 
-- (!\U1|control_v_dut|Rn[0][1]~22_combout\ & (((\U1|control_v_dut|Selector126~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datab => \U1|control_v_dut|SP\(6),
	datac => \U1|alu_v_dut|m2\(6),
	datad => \U1|control_v_dut|Selector126~0_combout\,
	combout => \U1|control_v_dut|Selector126~1_combout\);

-- Location: LCCOMB_X60_Y34_N0
\U1|control_v_dut|Selector126~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector126~2_combout\ = (\U1|control_v_dut|Rn[0][1]~23_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~79_combout\)) # (!\U1|control_v_dut|Rn[0][1]~23_combout\ & ((\U1|control_v_dut|Selector126~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~23_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	datad => \U1|control_v_dut|Selector126~1_combout\,
	combout => \U1|control_v_dut|Selector126~2_combout\);

-- Location: FF_X61_Y34_N31
\U1|control_v_dut|Rn[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector126~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][6]~q\);

-- Location: LCCOMB_X61_Y34_N30
\U1|control_v_dut|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux9~2_combout\ = (\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|IR\(8))) # (!\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|IR\(8) & (\U1|control_v_dut|Rn[6][6]~q\)) # (!\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Rn[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|Rn[6][6]~q\,
	datad => \U1|control_v_dut|Rn[4][6]~q\,
	combout => \U1|control_v_dut|Mux9~2_combout\);

-- Location: LCCOMB_X61_Y34_N16
\U1|control_v_dut|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux9~3_combout\ = (\U1|control_v_dut|Mux9~2_combout\ & ((\U1|control_v_dut|Rn[7][6]~q\) # ((!\U1|control_v_dut|IR\(7))))) # (!\U1|control_v_dut|Mux9~2_combout\ & (((\U1|control_v_dut|Rn[5][6]~q\ & \U1|control_v_dut|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux9~2_combout\,
	datab => \U1|control_v_dut|Rn[7][6]~q\,
	datac => \U1|control_v_dut|Rn[5][6]~q\,
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|Mux9~3_combout\);

-- Location: LCCOMB_X59_Y38_N6
\U1|control_v_dut|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux9~0_combout\ = (\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|IR\(8)) # (\U1|control_v_dut|Rn[1][6]~q\)))) # (!\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[0][6]~q\ & (!\U1|control_v_dut|IR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|Rn[0][6]~q\,
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|Rn[1][6]~q\,
	combout => \U1|control_v_dut|Mux9~0_combout\);

-- Location: LCCOMB_X59_Y38_N20
\U1|control_v_dut|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux9~1_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Mux9~0_combout\ & (\U1|control_v_dut|Rn[3][6]~q\)) # (!\U1|control_v_dut|Mux9~0_combout\ & ((\U1|control_v_dut|Rn[2][6]~q\))))) # (!\U1|control_v_dut|IR\(8) & 
-- (((\U1|control_v_dut|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[3][6]~q\,
	datab => \U1|control_v_dut|Rn[2][6]~q\,
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|Mux9~0_combout\,
	combout => \U1|control_v_dut|Mux9~1_combout\);

-- Location: LCCOMB_X60_Y35_N20
\U1|control_v_dut|m3[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[6]~9_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux9~3_combout\)) # (!\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux9~3_combout\,
	datac => \U1|control_v_dut|IR\(9),
	datad => \U1|control_v_dut|Mux9~1_combout\,
	combout => \U1|control_v_dut|m3[6]~9_combout\);

-- Location: LCCOMB_X58_Y33_N28
\U1|control_v_dut|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~20_combout\ = (\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|Add4~18_combout\)) # (!\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|m3[6]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor6~combout\,
	datac => \U1|control_v_dut|Add4~18_combout\,
	datad => \U1|control_v_dut|m3[6]~9_combout\,
	combout => \U1|control_v_dut|Add4~20_combout\);

-- Location: FF_X59_Y33_N9
\U1|control_v_dut|SP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Add4~20_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(6));

-- Location: LCCOMB_X59_Y36_N26
\U1|control_v_dut|Add4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~23_combout\ = (\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|Add4~21_combout\)) # (!\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|m3[7]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Add4~21_combout\,
	datab => \U1|control_v_dut|WideNor6~combout\,
	datad => \U1|control_v_dut|m3[7]~8_combout\,
	combout => \U1|control_v_dut|Add4~23_combout\);

-- Location: FF_X59_Y36_N27
\U1|control_v_dut|SP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add4~23_combout\,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(7));

-- Location: LCCOMB_X52_Y34_N24
\U3|U2|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~0_combout\ = (!\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(0) & \U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux0~0_combout\);

-- Location: LCCOMB_X52_Y34_N18
\U3|U2|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~9_combout\ = (\U3|U1|scan_code\(1) & (((!\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(2)))) # (!\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(0)) # ((\U3|U1|scan_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux0~9_combout\);

-- Location: LCCOMB_X52_Y34_N4
\U3|U2|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~10_combout\ = (\U3|U1|scan_code\(4) & (((\U3|U1|scan_code\(5))))) # (!\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(5) & (!\U3|U2|Mux0~0_combout\)) # (!\U3|U1|scan_code\(5) & ((!\U3|U2|Mux0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U2|Mux0~0_combout\,
	datac => \U3|U1|scan_code\(5),
	datad => \U3|U2|Mux0~9_combout\,
	combout => \U3|U2|Mux0~10_combout\);

-- Location: LCCOMB_X52_Y34_N22
\U3|U2|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~1_combout\ = (!\U3|U1|scan_code\(3) & (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(1) & \U3|U1|scan_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux0~1_combout\);

-- Location: LCCOMB_X52_Y34_N28
\U3|U2|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~8_combout\ = (\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(3)) # (!\U3|U1|scan_code\(0))))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0) $ (((!\U3|U1|scan_code\(3) & \U3|U1|scan_code\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux0~8_combout\);

-- Location: LCCOMB_X52_Y34_N26
\U3|U2|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~11_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U2|Mux0~10_combout\ & (!\U3|U2|Mux0~1_combout\)) # (!\U3|U2|Mux0~10_combout\ & ((!\U3|U2|Mux0~8_combout\))))) # (!\U3|U1|scan_code\(4) & (\U3|U2|Mux0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U2|Mux0~10_combout\,
	datac => \U3|U2|Mux0~1_combout\,
	datad => \U3|U2|Mux0~8_combout\,
	combout => \U3|U2|Mux0~11_combout\);

-- Location: LCCOMB_X53_Y34_N18
\U3|U2|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~6_combout\ = (\U3|U1|scan_code\(1) & (((!\U3|U1|scan_code\(2)) # (!\U3|U1|scan_code\(0))))) # (!\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(2)) # ((!\U3|U1|scan_code\(3) & \U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux0~6_combout\);

-- Location: LCCOMB_X53_Y34_N22
\U3|U2|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~2_combout\ = (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(0) & \U3|U1|scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux0~2_combout\);

-- Location: LCCOMB_X53_Y34_N2
\U3|U2|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~4_combout\ = (\U3|U1|scan_code\(1) & (((\U3|U1|scan_code\(3) & !\U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(0)))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(3)) # (\U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux0~4_combout\);

-- Location: LCCOMB_X53_Y34_N4
\U3|U2|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~5_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(5)) # ((!\U3|U2|Mux0~4_combout\)))) # (!\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(5) & (!\U3|U2|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U2|Mux0~2_combout\,
	datad => \U3|U2|Mux0~4_combout\,
	combout => \U3|U2|Mux0~5_combout\);

-- Location: LCCOMB_X53_Y34_N20
\U3|U2|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~3_combout\ = (\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(1) & \U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(1) & !\U3|U1|scan_code\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux0~3_combout\);

-- Location: LCCOMB_X53_Y34_N24
\U3|U2|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~7_combout\ = (\U3|U1|scan_code\(5) & ((\U3|U2|Mux0~5_combout\ & (!\U3|U2|Mux0~6_combout\)) # (!\U3|U2|Mux0~5_combout\ & ((\U3|U2|Mux0~3_combout\))))) # (!\U3|U1|scan_code\(5) & (((\U3|U2|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(5),
	datab => \U3|U2|Mux0~6_combout\,
	datac => \U3|U2|Mux0~5_combout\,
	datad => \U3|U2|Mux0~3_combout\,
	combout => \U3|U2|Mux0~7_combout\);

-- Location: LCCOMB_X54_Y34_N8
\U3|U2|bin_digit~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~2_combout\ = (!\U3|U1|scan_code\(7) & !\U3|U2|cc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|scan_code\(7),
	datad => \U3|U2|cc\(1),
	combout => \U3|U2|bin_digit~2_combout\);

-- Location: LCCOMB_X54_Y34_N4
\U3|U2|bin_digit~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~11_combout\ = ((\U3|U1|scan_code\(6) & (\U3|U2|Mux0~11_combout\)) # (!\U3|U1|scan_code\(6) & ((\U3|U2|Mux0~7_combout\)))) # (!\U3|U2|bin_digit~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux0~11_combout\,
	datab => \U3|U2|Mux0~7_combout\,
	datac => \U3|U2|bin_digit~2_combout\,
	datad => \U3|U1|scan_code\(6),
	combout => \U3|U2|bin_digit~11_combout\);

-- Location: FF_X54_Y34_N5
\U3|U2|bin_digit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(7));

-- Location: LCCOMB_X58_Y34_N6
\U1|control_v_dut|Selector125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector125~0_combout\ = (\U1|control_v_dut|Rn[0][1]~22_combout\ & ((\U1|alu_v_dut|m2\(7)) # ((\U1|control_v_dut|Rn[0][1]~72_combout\)))) # (!\U1|control_v_dut|Rn[0][1]~22_combout\ & (((!\U1|control_v_dut|Rn[0][1]~72_combout\ & 
-- \U3|U2|bin_digit\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datab => \U1|alu_v_dut|m2\(7),
	datac => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datad => \U3|U2|bin_digit\(7),
	combout => \U1|control_v_dut|Selector125~0_combout\);

-- Location: LCCOMB_X58_Y34_N16
\U1|control_v_dut|Selector125~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector125~1_combout\ = (\U1|control_v_dut|Rn[0][1]~72_combout\ & ((\U1|control_v_dut|Selector125~0_combout\ & ((!\U1|control_v_dut|SP\(7)))) # (!\U1|control_v_dut|Selector125~0_combout\ & (\U1|control_v_dut|Mux24~4_combout\)))) # 
-- (!\U1|control_v_dut|Rn[0][1]~72_combout\ & (((\U1|control_v_dut|Selector125~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux24~4_combout\,
	datab => \U1|control_v_dut|SP\(7),
	datac => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datad => \U1|control_v_dut|Selector125~0_combout\,
	combout => \U1|control_v_dut|Selector125~1_combout\);

-- Location: LCCOMB_X58_Y34_N0
\U1|control_v_dut|Selector125~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector125~2_combout\ = (\U1|control_v_dut|Rn[0][1]~23_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~14_combout\)) # (!\U1|control_v_dut|Rn[0][1]~23_combout\ & ((\U1|control_v_dut|Selector125~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|Rn[0][1]~23_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	datad => \U1|control_v_dut|Selector125~1_combout\,
	combout => \U1|control_v_dut|Selector125~2_combout\);

-- Location: FF_X57_Y34_N31
\U1|control_v_dut|Rn[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector125~2_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[1][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[1][7]~q\);

-- Location: LCCOMB_X58_Y37_N14
\U1|control_v_dut|Selector359~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector359~0_combout\ = (\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|IR\(2))) # (!\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Rn[2][7]~q\))) # (!\U1|control_v_dut|IR\(2) & 
-- (\U1|control_v_dut|Rn[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|Rn[0][7]~q\,
	datad => \U1|control_v_dut|Rn[2][7]~q\,
	combout => \U1|control_v_dut|Selector359~0_combout\);

-- Location: LCCOMB_X59_Y35_N4
\U1|control_v_dut|Selector359~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector359~1_combout\ = (\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Selector359~0_combout\ & ((\U1|control_v_dut|Rn[3][7]~q\))) # (!\U1|control_v_dut|Selector359~0_combout\ & (\U1|control_v_dut|Rn[1][7]~q\)))) # 
-- (!\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|Selector359~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[1][7]~q\,
	datab => \U1|control_v_dut|IR\(1),
	datac => \U1|control_v_dut|Selector359~0_combout\,
	datad => \U1|control_v_dut|Rn[3][7]~q\,
	combout => \U1|control_v_dut|Selector359~1_combout\);

-- Location: LCCOMB_X57_Y37_N4
\U1|control_v_dut|Selector359~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector359~2_combout\ = (\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|IR\(1))))) # (!\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Rn[5][7]~q\))) # (!\U1|control_v_dut|IR\(1) & 
-- (\U1|control_v_dut|Rn[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][7]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Rn[5][7]~q\,
	combout => \U1|control_v_dut|Selector359~2_combout\);

-- Location: LCCOMB_X57_Y37_N2
\U1|control_v_dut|Selector359~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector359~3_combout\ = (\U1|control_v_dut|IR\(2) & ((\U1|control_v_dut|Selector359~2_combout\ & (\U1|control_v_dut|Rn[7][7]~q\)) # (!\U1|control_v_dut|Selector359~2_combout\ & ((\U1|control_v_dut|Rn[6][7]~q\))))) # 
-- (!\U1|control_v_dut|IR\(2) & (((\U1|control_v_dut|Selector359~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][7]~q\,
	datab => \U1|control_v_dut|IR\(2),
	datac => \U1|control_v_dut|Selector359~2_combout\,
	datad => \U1|control_v_dut|Rn[6][7]~q\,
	combout => \U1|control_v_dut|Selector359~3_combout\);

-- Location: LCCOMB_X56_Y35_N22
\U1|control_v_dut|m4[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[7]~8_combout\ = (\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector359~3_combout\))) # (!\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector359~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector359~1_combout\,
	datab => \U1|control_v_dut|IR\(3),
	datad => \U1|control_v_dut|Selector359~3_combout\,
	combout => \U1|control_v_dut|m4[7]~8_combout\);

-- Location: FF_X56_Y35_N23
\U1|control_v_dut|m4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[7]~8_combout\,
	asdata => \U1|control_v_dut|Mux24~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(7));

-- Location: LCCOMB_X56_Y35_N8
\U1|alu_v_dut|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal2~2_combout\ = (!\U1|control_v_dut|m4\(11) & (!\U1|control_v_dut|m4\(10) & (!\U1|control_v_dut|m4\(9) & !\U1|control_v_dut|m4\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(11),
	datab => \U1|control_v_dut|m4\(10),
	datac => \U1|control_v_dut|m4\(9),
	datad => \U1|control_v_dut|m4\(6),
	combout => \U1|alu_v_dut|Equal2~2_combout\);

-- Location: LCCOMB_X56_Y35_N10
\U1|alu_v_dut|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal2~3_combout\ = (!\U1|control_v_dut|m4\(7) & (!\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Equal2~2_combout\ & \U1|alu_v_dut|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|control_v_dut|m4\(8),
	datac => \U1|alu_v_dut|Equal2~2_combout\,
	datad => \U1|alu_v_dut|Equal2~1_combout\,
	combout => \U1|alu_v_dut|Equal2~3_combout\);

-- Location: LCCOMB_X57_Y35_N12
\U1|alu_v_dut|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal2~4_combout\ = (!\U1|control_v_dut|m4\(4) & (!\U1|control_v_dut|m4\(3) & (!\U1|control_v_dut|m4\(5) & \U1|alu_v_dut|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|control_v_dut|m4\(3),
	datac => \U1|control_v_dut|m4\(5),
	datad => \U1|alu_v_dut|Equal2~3_combout\,
	combout => \U1|alu_v_dut|Equal2~4_combout\);

-- Location: LCCOMB_X53_Y42_N2
\U1|alu_v_dut|m2[1]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~104_combout\ = (!\U1|alu_v_dut|m2[1]~14_combout\ & (!\U1|control_v_dut|opcode\(2) & ((!\U1|control_v_dut|opcode\(1)) # (!\U1|control_v_dut|opcode\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(4),
	datab => \U1|control_v_dut|opcode\(1),
	datac => \U1|alu_v_dut|m2[1]~14_combout\,
	datad => \U1|control_v_dut|opcode\(2),
	combout => \U1|alu_v_dut|m2[1]~104_combout\);

-- Location: LCCOMB_X53_Y42_N8
\U1|alu_v_dut|m2[15]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[15]~88_combout\ = (\U1|alu_v_dut|m2[1]~104_combout\ & ((\U1|alu_v_dut|m2[7]~22_combout\) # ((!\U1|alu_v_dut|Equal2~4_combout\ & \U1|alu_v_dut|m2[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~22_combout\,
	datab => \U1|alu_v_dut|Equal2~4_combout\,
	datac => \U1|alu_v_dut|m2[1]~23_combout\,
	datad => \U1|alu_v_dut|m2[1]~104_combout\,
	combout => \U1|alu_v_dut|m2[15]~88_combout\);

-- Location: LCCOMB_X54_Y42_N8
\U1|alu_v_dut|Selector8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~9_combout\ = (\U1|control_v_dut|opcode\(2) & (((!\U1|control_v_dut|m3\(15) & \U1|alu_v_dut|m2[1]~14_combout\)))) # (!\U1|control_v_dut|opcode\(2) & ((\U1|alu_v_dut|temp\(15)) # ((!\U1|alu_v_dut|m2[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|temp\(15),
	datab => \U1|control_v_dut|m3\(15),
	datac => \U1|control_v_dut|opcode\(2),
	datad => \U1|alu_v_dut|m2[1]~14_combout\,
	combout => \U1|alu_v_dut|Selector8~9_combout\);

-- Location: LCCOMB_X59_Y42_N30
\U1|alu_v_dut|Add6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add6~30_combout\ = \U1|alu_v_dut|Add6~29\ $ (\U1|control_v_dut|m3\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3\(15),
	cin => \U1|alu_v_dut|Add6~29\,
	combout => \U1|alu_v_dut|Add6~30_combout\);

-- Location: LCCOMB_X59_Y40_N30
\U1|alu_v_dut|Add7~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add7~30_combout\ = \U1|control_v_dut|m3\(15) $ (!\U1|alu_v_dut|Add7~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(15),
	cin => \U1|alu_v_dut|Add7~29\,
	combout => \U1|alu_v_dut|Add7~30_combout\);

-- Location: LCCOMB_X55_Y41_N24
\U1|alu_v_dut|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~0_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add6~30_combout\)) # (!\U1|alu_v_dut|m2[1]~15_combout\ 
-- & ((\U1|alu_v_dut|Add7~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add6~30_combout\,
	datab => \U1|alu_v_dut|m2[1]~16_combout\,
	datac => \U1|alu_v_dut|Add7~30_combout\,
	datad => \U1|alu_v_dut|m2[1]~15_combout\,
	combout => \U1|alu_v_dut|Selector8~0_combout\);

-- Location: LCCOMB_X54_Y42_N30
\U1|alu_v_dut|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~1_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\) # 
-- (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)) # (!\U1|alu_v_dut|Selector8~0_combout\))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & (\U1|alu_v_dut|Selector8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~16_combout\,
	datab => \U1|alu_v_dut|Selector8~0_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Selector8~1_combout\);

-- Location: LCCOMB_X57_Y35_N10
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose\(0) = (((!\U1|control_v_dut|m3\(15) & \U1|control_v_dut|m4\(0))) # (!\U1|alu_v_dut|Equal2~4_combout\)) # (!\U1|alu_v_dut|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(15),
	datab => \U1|alu_v_dut|Equal2~0_combout\,
	datac => \U1|control_v_dut|m4\(0),
	datad => \U1|alu_v_dut|Equal2~4_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose\(0));

-- Location: LCCOMB_X54_Y37_N0
\U1|alu_v_dut|ShiftRight0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~63_combout\ = (\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~60_combout\ & \U1|alu_v_dut|ShiftRight0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~60_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~56_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~63_combout\);

-- Location: LCCOMB_X53_Y38_N0
\U1|alu_v_dut|ShiftRight0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~14_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~10_combout\))) # (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~13_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~10_combout\,
	datad => \U1|control_v_dut|m4\(3),
	combout => \U1|alu_v_dut|ShiftRight0~14_combout\);

-- Location: LCCOMB_X53_Y38_N2
\U1|alu_v_dut|ShiftLeft0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~32_combout\ = (\U1|alu_v_dut|Equal2~5_combout\ & ((\U1|alu_v_dut|ShiftRight0~14_combout\) # ((\U1|alu_v_dut|m2~19_combout\ & !\U1|control_v_dut|m4\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~14_combout\,
	datab => \U1|alu_v_dut|m2~19_combout\,
	datac => \U1|control_v_dut|m4\(3),
	datad => \U1|alu_v_dut|Equal2~5_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X54_Y38_N20
\U1|alu_v_dut|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~2_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & (((\U1|control_v_dut|flagToShifthAndRot\(2))))) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|alu_v_dut|ShiftLeft0~32_combout\) # 
-- ((\U1|alu_v_dut|ShiftRight0~63_combout\ & \U1|control_v_dut|flagToShifthAndRot\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(1),
	datab => \U1|alu_v_dut|ShiftRight0~63_combout\,
	datac => \U1|control_v_dut|flagToShifthAndRot\(2),
	datad => \U1|alu_v_dut|ShiftLeft0~32_combout\,
	combout => \U1|alu_v_dut|Selector8~2_combout\);

-- Location: LCCOMB_X53_Y38_N26
\U1|alu_v_dut|ShiftRight0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~21_combout\ = (\U1|alu_v_dut|ShiftRight0~14_combout\) # ((\U1|alu_v_dut|m2~19_combout\ & !\U1|control_v_dut|m4\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|m2~19_combout\,
	datac => \U1|control_v_dut|m4\(3),
	datad => \U1|alu_v_dut|ShiftRight0~14_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~21_combout\);

-- Location: LCCOMB_X52_Y42_N2
\U1|alu_v_dut|ShiftRight1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~32_combout\ = (!\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(15) & (!\U1|alu_v_dut|Add9~2_combout\ & !\U1|alu_v_dut|Add9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(15),
	datac => \U1|alu_v_dut|Add9~2_combout\,
	datad => \U1|alu_v_dut|Add9~0_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~32_combout\);

-- Location: LCCOMB_X52_Y42_N16
\U1|alu_v_dut|m2~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~103_combout\ = (\U1|alu_v_dut|ShiftRight1~29_combout\ & ((\U1|alu_v_dut|ShiftRight1~32_combout\) # ((\U1|alu_v_dut|ShiftRight0~21_combout\ & \U1|alu_v_dut|Equal2~5_combout\)))) # (!\U1|alu_v_dut|ShiftRight1~29_combout\ & 
-- (\U1|alu_v_dut|ShiftRight0~21_combout\ & (\U1|alu_v_dut|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~29_combout\,
	datab => \U1|alu_v_dut|ShiftRight0~21_combout\,
	datac => \U1|alu_v_dut|Equal2~5_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~32_combout\,
	combout => \U1|alu_v_dut|m2~103_combout\);

-- Location: LCCOMB_X52_Y42_N18
\U1|alu_v_dut|Selector8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~3_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|alu_v_dut|Selector8~2_combout\ & ((\U1|alu_v_dut|m2~103_combout\))) # (!\U1|alu_v_dut|Selector8~2_combout\ & (\U1|alu_v_dut|ShiftRight2~21_combout\)))) # 
-- (!\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|alu_v_dut|Selector8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(1),
	datab => \U1|alu_v_dut|Selector8~2_combout\,
	datac => \U1|alu_v_dut|ShiftRight2~21_combout\,
	datad => \U1|alu_v_dut|m2~103_combout\,
	combout => \U1|alu_v_dut|Selector8~3_combout\);

-- Location: LCCOMB_X54_Y42_N16
\U1|alu_v_dut|Selector8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~4_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & ((\U1|control_v_dut|m3\(15) & ((\U1|control_v_dut|m4\(15)) # (\U1|alu_v_dut|m2[1]~21_combout\))) # (!\U1|control_v_dut|m3\(15) & (\U1|control_v_dut|m4\(15) & 
-- \U1|alu_v_dut|m2[1]~21_combout\)))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|alu_v_dut|m2[1]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~20_combout\,
	datab => \U1|control_v_dut|m3\(15),
	datac => \U1|control_v_dut|m4\(15),
	datad => \U1|alu_v_dut|m2[1]~21_combout\,
	combout => \U1|alu_v_dut|Selector8~4_combout\);

-- Location: LCCOMB_X54_Y42_N6
\U1|alu_v_dut|Selector8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~5_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|alu_v_dut|Selector8~4_combout\)))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & ((\U1|alu_v_dut|Selector8~4_combout\ & ((\U1|alu_v_dut|Selector8~3_combout\))) # 
-- (!\U1|alu_v_dut|Selector8~4_combout\ & (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~20_combout\,
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose\(0),
	datac => \U1|alu_v_dut|Selector8~3_combout\,
	datad => \U1|alu_v_dut|Selector8~4_combout\,
	combout => \U1|alu_v_dut|Selector8~5_combout\);

-- Location: LCCOMB_X55_Y42_N22
\U1|alu_v_dut|Selector8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~6_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\) # (\U1|control_v_dut|m3\(15) $ (\U1|control_v_dut|m4\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(15),
	datac => \U1|control_v_dut|m4\(15),
	datad => \U1|alu_v_dut|m2[1]~14_combout\,
	combout => \U1|alu_v_dut|Selector8~6_combout\);

-- Location: LCCOMB_X54_Y42_N24
\U1|alu_v_dut|Selector8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~7_combout\ = (\U1|alu_v_dut|Selector8~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\) # (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))) # 
-- (!\U1|alu_v_dut|Selector8~0_combout\ & (\U1|alu_v_dut|Selector8~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector8~0_combout\,
	datab => \U1|alu_v_dut|Selector8~6_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Selector8~7_combout\);

-- Location: LCCOMB_X54_Y42_N10
\U1|alu_v_dut|Selector8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~8_combout\ = (\U1|control_v_dut|opcode\(2) & (((\U1|alu_v_dut|Selector8~7_combout\) # (!\U1|alu_v_dut|m2[1]~16_combout\)))) # (!\U1|control_v_dut|opcode\(2) & (\U1|alu_v_dut|Selector8~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector8~5_combout\,
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|alu_v_dut|m2[1]~16_combout\,
	datad => \U1|alu_v_dut|Selector8~7_combout\,
	combout => \U1|alu_v_dut|Selector8~8_combout\);

-- Location: LCCOMB_X54_Y42_N18
\U1|alu_v_dut|Selector8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~10_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|alu_v_dut|Selector8~9_combout\)) # (!\U1|alu_v_dut|m2[1]~14_combout\ & (\U1|alu_v_dut|Selector8~8_combout\ & ((\U1|alu_v_dut|Selector8~9_combout\) # 
-- (\U1|alu_v_dut|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~14_combout\,
	datab => \U1|alu_v_dut|Selector8~9_combout\,
	datac => \U1|alu_v_dut|Selector8~1_combout\,
	datad => \U1|alu_v_dut|Selector8~8_combout\,
	combout => \U1|alu_v_dut|Selector8~10_combout\);

-- Location: LCCOMB_X54_Y42_N26
\U1|alu_v_dut|Selector8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector8~11_combout\ = (!\U1|alu_v_dut|m2[15]~88_combout\ & \U1|alu_v_dut|Selector8~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[15]~88_combout\,
	datad => \U1|alu_v_dut|Selector8~10_combout\,
	combout => \U1|alu_v_dut|Selector8~11_combout\);

-- Location: FF_X54_Y42_N27
\U1|alu_v_dut|m2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector8~11_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(15));

-- Location: LCCOMB_X61_Y36_N22
\U1|control_v_dut|Selector117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector117~0_combout\ = (\U1|control_v_dut|Rn[0][9]~61_combout\ & (((\U1|control_v_dut|Rn[0][9]~60_combout\) # (\U1|control_v_dut|Mux16~4_combout\)))) # (!\U1|control_v_dut|Rn[0][9]~61_combout\ & (\U1|alu_v_dut|m2\(15) & 
-- (!\U1|control_v_dut|Rn[0][9]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datab => \U1|alu_v_dut|m2\(15),
	datac => \U1|control_v_dut|Rn[0][9]~60_combout\,
	datad => \U1|control_v_dut|Mux16~4_combout\,
	combout => \U1|control_v_dut|Selector117~0_combout\);

-- Location: LCCOMB_X59_Y33_N28
\U1|control_v_dut|Add4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~42_combout\ = ((\U1|control_v_dut|SP[1]~22_combout\ $ (\U1|control_v_dut|SP\(14) $ (\U1|control_v_dut|Add4~40\)))) # (GND)
-- \U1|control_v_dut|Add4~43\ = CARRY((\U1|control_v_dut|SP[1]~22_combout\ & ((!\U1|control_v_dut|Add4~40\) # (!\U1|control_v_dut|SP\(14)))) # (!\U1|control_v_dut|SP[1]~22_combout\ & (!\U1|control_v_dut|SP\(14) & !\U1|control_v_dut|Add4~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[1]~22_combout\,
	datab => \U1|control_v_dut|SP\(14),
	datad => VCC,
	cin => \U1|control_v_dut|Add4~40\,
	combout => \U1|control_v_dut|Add4~42_combout\,
	cout => \U1|control_v_dut|Add4~43\);

-- Location: LCCOMB_X58_Y35_N30
\U1|control_v_dut|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~44_combout\ = (\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|Add4~42_combout\))) # (!\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|m3[14]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[14]~1_combout\,
	datab => \U1|control_v_dut|Add4~42_combout\,
	datad => \U1|control_v_dut|WideNor6~combout\,
	combout => \U1|control_v_dut|Add4~44_combout\);

-- Location: FF_X58_Y35_N31
\U1|control_v_dut|SP[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add4~44_combout\,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(14));

-- Location: LCCOMB_X59_Y33_N30
\U1|control_v_dut|Add4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~45_combout\ = \U1|control_v_dut|SP[1]~22_combout\ $ (\U1|control_v_dut|Add4~43\ $ (\U1|control_v_dut|SP\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|SP[1]~22_combout\,
	datad => \U1|control_v_dut|SP\(15),
	cin => \U1|control_v_dut|Add4~43\,
	combout => \U1|control_v_dut|Add4~45_combout\);

-- Location: LCCOMB_X58_Y35_N4
\U1|control_v_dut|Add4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~47_combout\ = (\U1|control_v_dut|WideNor6~combout\ & ((\U1|control_v_dut|Add4~45_combout\))) # (!\U1|control_v_dut|WideNor6~combout\ & (\U1|control_v_dut|m3[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[15]~0_combout\,
	datac => \U1|control_v_dut|Add4~45_combout\,
	datad => \U1|control_v_dut|WideNor6~combout\,
	combout => \U1|control_v_dut|Add4~47_combout\);

-- Location: FF_X58_Y35_N5
\U1|control_v_dut|SP[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add4~47_combout\,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(15));

-- Location: LCCOMB_X61_Y36_N20
\U1|control_v_dut|Selector117~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector117~1_combout\ = (\U1|control_v_dut|Selector117~0_combout\ & (((\U1|control_v_dut|SP\(15))) # (!\U1|control_v_dut|Rn[0][9]~60_combout\))) # (!\U1|control_v_dut|Selector117~0_combout\ & (\U1|control_v_dut|Rn[0][9]~60_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector117~0_combout\,
	datab => \U1|control_v_dut|Rn[0][9]~60_combout\,
	datac => \U1|control_v_dut|SP\(15),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	combout => \U1|control_v_dut|Selector117~1_combout\);

-- Location: LCCOMB_X61_Y36_N6
\U1|control_v_dut|Selector117~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector117~2_combout\ = (\U1|control_v_dut|Selector117~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector117~1_combout\,
	combout => \U1|control_v_dut|Selector117~2_combout\);

-- Location: FF_X61_Y36_N7
\U1|control_v_dut|Rn[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector117~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][15]~q\);

-- Location: LCCOMB_X60_Y36_N8
\U1|control_v_dut|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux0~2_combout\ = (\U1|control_v_dut|IR\(8) & (((\U1|control_v_dut|Rn[6][15]~q\) # (\U1|control_v_dut|IR\(7))))) # (!\U1|control_v_dut|IR\(8) & (\U1|control_v_dut|Rn[4][15]~q\ & ((!\U1|control_v_dut|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][15]~q\,
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|Rn[6][15]~q\,
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|Mux0~2_combout\);

-- Location: LCCOMB_X61_Y36_N4
\U1|control_v_dut|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux0~3_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Mux0~2_combout\ & (\U1|control_v_dut|Rn[7][15]~q\)) # (!\U1|control_v_dut|Mux0~2_combout\ & ((\U1|control_v_dut|Rn[5][15]~q\))))) # (!\U1|control_v_dut|IR\(7) & 
-- (((\U1|control_v_dut|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][15]~q\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[5][15]~q\,
	datad => \U1|control_v_dut|Mux0~2_combout\,
	combout => \U1|control_v_dut|Mux0~3_combout\);

-- Location: LCCOMB_X60_Y36_N16
\U1|control_v_dut|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux0~0_combout\ = (\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|Rn[1][15]~q\) # (\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[0][15]~q\ & ((!\U1|control_v_dut|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|Rn[0][15]~q\,
	datac => \U1|control_v_dut|Rn[1][15]~q\,
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux0~0_combout\);

-- Location: LCCOMB_X60_Y36_N6
\U1|control_v_dut|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux0~1_combout\ = (\U1|control_v_dut|Mux0~0_combout\ & (((\U1|control_v_dut|Rn[3][15]~q\) # (!\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|Mux0~0_combout\ & (\U1|control_v_dut|Rn[2][15]~q\ & ((\U1|control_v_dut|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][15]~q\,
	datab => \U1|control_v_dut|Mux0~0_combout\,
	datac => \U1|control_v_dut|Rn[3][15]~q\,
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux0~1_combout\);

-- Location: LCCOMB_X60_Y36_N4
\U1|control_v_dut|m3[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[15]~0_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux0~3_combout\)) # (!\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux0~3_combout\,
	datac => \U1|control_v_dut|IR\(9),
	datad => \U1|control_v_dut|Mux0~1_combout\,
	combout => \U1|control_v_dut|m3[15]~0_combout\);

-- Location: LCCOMB_X58_Y35_N2
\U1|control_v_dut|m3[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[15]~feeder_combout\ = \U1|control_v_dut|m3[15]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3[15]~0_combout\,
	combout => \U1|control_v_dut|m3[15]~feeder_combout\);

-- Location: FF_X58_Y35_N3
\U1|control_v_dut|m3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m3[15]~feeder_combout\,
	asdata => \U1|control_v_dut|Mux16~4_combout\,
	sload => \U1|control_v_dut|m3[6]~16_combout\,
	ena => \U1|control_v_dut|m3[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m3\(15));

-- Location: LCCOMB_X48_Y36_N0
\U1|alu_v_dut|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~0_combout\ = (\U1|control_v_dut|FR_out_at_control\(11) & (\U1|control_v_dut|m3\(0) $ (VCC))) # (!\U1|control_v_dut|FR_out_at_control\(11) & (\U1|control_v_dut|m3\(0) & VCC))
-- \U1|alu_v_dut|Add5~1\ = CARRY((\U1|control_v_dut|FR_out_at_control\(11) & \U1|control_v_dut|m3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|FR_out_at_control\(11),
	datab => \U1|control_v_dut|m3\(0),
	datad => VCC,
	combout => \U1|alu_v_dut|Add5~0_combout\,
	cout => \U1|alu_v_dut|Add5~1\);

-- Location: LCCOMB_X48_Y36_N2
\U1|alu_v_dut|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~2_combout\ = (\U1|control_v_dut|m3\(1) & (!\U1|alu_v_dut|Add5~1\)) # (!\U1|control_v_dut|m3\(1) & ((\U1|alu_v_dut|Add5~1\) # (GND)))
-- \U1|alu_v_dut|Add5~3\ = CARRY((!\U1|alu_v_dut|Add5~1\) # (!\U1|control_v_dut|m3\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~1\,
	combout => \U1|alu_v_dut|Add5~2_combout\,
	cout => \U1|alu_v_dut|Add5~3\);

-- Location: LCCOMB_X48_Y36_N4
\U1|alu_v_dut|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~4_combout\ = (\U1|control_v_dut|m3\(2) & (\U1|alu_v_dut|Add5~3\ $ (GND))) # (!\U1|control_v_dut|m3\(2) & (!\U1|alu_v_dut|Add5~3\ & VCC))
-- \U1|alu_v_dut|Add5~5\ = CARRY((\U1|control_v_dut|m3\(2) & !\U1|alu_v_dut|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~3\,
	combout => \U1|alu_v_dut|Add5~4_combout\,
	cout => \U1|alu_v_dut|Add5~5\);

-- Location: LCCOMB_X48_Y36_N6
\U1|alu_v_dut|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~6_combout\ = (\U1|control_v_dut|m3\(3) & (!\U1|alu_v_dut|Add5~5\)) # (!\U1|control_v_dut|m3\(3) & ((\U1|alu_v_dut|Add5~5\) # (GND)))
-- \U1|alu_v_dut|Add5~7\ = CARRY((!\U1|alu_v_dut|Add5~5\) # (!\U1|control_v_dut|m3\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~5\,
	combout => \U1|alu_v_dut|Add5~6_combout\,
	cout => \U1|alu_v_dut|Add5~7\);

-- Location: LCCOMB_X48_Y36_N8
\U1|alu_v_dut|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~8_combout\ = (\U1|control_v_dut|m3\(4) & (\U1|alu_v_dut|Add5~7\ $ (GND))) # (!\U1|control_v_dut|m3\(4) & (!\U1|alu_v_dut|Add5~7\ & VCC))
-- \U1|alu_v_dut|Add5~9\ = CARRY((\U1|control_v_dut|m3\(4) & !\U1|alu_v_dut|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~7\,
	combout => \U1|alu_v_dut|Add5~8_combout\,
	cout => \U1|alu_v_dut|Add5~9\);

-- Location: LCCOMB_X48_Y36_N10
\U1|alu_v_dut|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~10_combout\ = (\U1|control_v_dut|m3\(5) & (!\U1|alu_v_dut|Add5~9\)) # (!\U1|control_v_dut|m3\(5) & ((\U1|alu_v_dut|Add5~9\) # (GND)))
-- \U1|alu_v_dut|Add5~11\ = CARRY((!\U1|alu_v_dut|Add5~9\) # (!\U1|control_v_dut|m3\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(5),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~9\,
	combout => \U1|alu_v_dut|Add5~10_combout\,
	cout => \U1|alu_v_dut|Add5~11\);

-- Location: LCCOMB_X48_Y36_N12
\U1|alu_v_dut|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~12_combout\ = (\U1|control_v_dut|m3\(6) & (\U1|alu_v_dut|Add5~11\ $ (GND))) # (!\U1|control_v_dut|m3\(6) & (!\U1|alu_v_dut|Add5~11\ & VCC))
-- \U1|alu_v_dut|Add5~13\ = CARRY((\U1|control_v_dut|m3\(6) & !\U1|alu_v_dut|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(6),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~11\,
	combout => \U1|alu_v_dut|Add5~12_combout\,
	cout => \U1|alu_v_dut|Add5~13\);

-- Location: LCCOMB_X48_Y36_N14
\U1|alu_v_dut|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~14_combout\ = (\U1|control_v_dut|m3\(7) & (!\U1|alu_v_dut|Add5~13\)) # (!\U1|control_v_dut|m3\(7) & ((\U1|alu_v_dut|Add5~13\) # (GND)))
-- \U1|alu_v_dut|Add5~15\ = CARRY((!\U1|alu_v_dut|Add5~13\) # (!\U1|control_v_dut|m3\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(7),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~13\,
	combout => \U1|alu_v_dut|Add5~14_combout\,
	cout => \U1|alu_v_dut|Add5~15\);

-- Location: LCCOMB_X48_Y36_N16
\U1|alu_v_dut|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~16_combout\ = (\U1|control_v_dut|m3\(8) & (\U1|alu_v_dut|Add5~15\ $ (GND))) # (!\U1|control_v_dut|m3\(8) & (!\U1|alu_v_dut|Add5~15\ & VCC))
-- \U1|alu_v_dut|Add5~17\ = CARRY((\U1|control_v_dut|m3\(8) & !\U1|alu_v_dut|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(8),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~15\,
	combout => \U1|alu_v_dut|Add5~16_combout\,
	cout => \U1|alu_v_dut|Add5~17\);

-- Location: LCCOMB_X48_Y36_N18
\U1|alu_v_dut|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~18_combout\ = (\U1|control_v_dut|m3\(9) & (!\U1|alu_v_dut|Add5~17\)) # (!\U1|control_v_dut|m3\(9) & ((\U1|alu_v_dut|Add5~17\) # (GND)))
-- \U1|alu_v_dut|Add5~19\ = CARRY((!\U1|alu_v_dut|Add5~17\) # (!\U1|control_v_dut|m3\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(9),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~17\,
	combout => \U1|alu_v_dut|Add5~18_combout\,
	cout => \U1|alu_v_dut|Add5~19\);

-- Location: LCCOMB_X48_Y36_N20
\U1|alu_v_dut|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~20_combout\ = (\U1|control_v_dut|m3\(10) & (\U1|alu_v_dut|Add5~19\ $ (GND))) # (!\U1|control_v_dut|m3\(10) & (!\U1|alu_v_dut|Add5~19\ & VCC))
-- \U1|alu_v_dut|Add5~21\ = CARRY((\U1|control_v_dut|m3\(10) & !\U1|alu_v_dut|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~19\,
	combout => \U1|alu_v_dut|Add5~20_combout\,
	cout => \U1|alu_v_dut|Add5~21\);

-- Location: LCCOMB_X48_Y36_N22
\U1|alu_v_dut|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~22_combout\ = (\U1|control_v_dut|m3\(11) & (!\U1|alu_v_dut|Add5~21\)) # (!\U1|control_v_dut|m3\(11) & ((\U1|alu_v_dut|Add5~21\) # (GND)))
-- \U1|alu_v_dut|Add5~23\ = CARRY((!\U1|alu_v_dut|Add5~21\) # (!\U1|control_v_dut|m3\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~21\,
	combout => \U1|alu_v_dut|Add5~22_combout\,
	cout => \U1|alu_v_dut|Add5~23\);

-- Location: LCCOMB_X48_Y36_N24
\U1|alu_v_dut|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~24_combout\ = (\U1|control_v_dut|m3\(12) & (\U1|alu_v_dut|Add5~23\ $ (GND))) # (!\U1|control_v_dut|m3\(12) & (!\U1|alu_v_dut|Add5~23\ & VCC))
-- \U1|alu_v_dut|Add5~25\ = CARRY((\U1|control_v_dut|m3\(12) & !\U1|alu_v_dut|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~23\,
	combout => \U1|alu_v_dut|Add5~24_combout\,
	cout => \U1|alu_v_dut|Add5~25\);

-- Location: LCCOMB_X48_Y36_N26
\U1|alu_v_dut|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~26_combout\ = (\U1|control_v_dut|m3\(13) & (!\U1|alu_v_dut|Add5~25\)) # (!\U1|control_v_dut|m3\(13) & ((\U1|alu_v_dut|Add5~25\) # (GND)))
-- \U1|alu_v_dut|Add5~27\ = CARRY((!\U1|alu_v_dut|Add5~25\) # (!\U1|control_v_dut|m3\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(13),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~25\,
	combout => \U1|alu_v_dut|Add5~26_combout\,
	cout => \U1|alu_v_dut|Add5~27\);

-- Location: LCCOMB_X48_Y36_N28
\U1|alu_v_dut|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~28_combout\ = (\U1|control_v_dut|m3\(14) & (\U1|alu_v_dut|Add5~27\ $ (GND))) # (!\U1|control_v_dut|m3\(14) & (!\U1|alu_v_dut|Add5~27\ & VCC))
-- \U1|alu_v_dut|Add5~29\ = CARRY((\U1|control_v_dut|m3\(14) & !\U1|alu_v_dut|Add5~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|Add5~27\,
	combout => \U1|alu_v_dut|Add5~28_combout\,
	cout => \U1|alu_v_dut|Add5~29\);

-- Location: LCCOMB_X48_Y36_N30
\U1|alu_v_dut|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Add5~30_combout\ = \U1|alu_v_dut|Add5~29\ $ (\U1|control_v_dut|m3\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3\(15),
	cin => \U1|alu_v_dut|Add5~29\,
	combout => \U1|alu_v_dut|Add5~30_combout\);

-- Location: LCCOMB_X47_Y36_N0
\U1|alu_v_dut|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~1_cout\ = CARRY((!\U1|alu_v_dut|Add5~0_combout\ & \U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add5~0_combout\,
	datab => \U1|control_v_dut|m4\(0),
	datad => VCC,
	cout => \U1|alu_v_dut|LessThan3~1_cout\);

-- Location: LCCOMB_X47_Y36_N2
\U1|alu_v_dut|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~3_cout\ = CARRY((\U1|alu_v_dut|Add5~2_combout\ & ((!\U1|alu_v_dut|LessThan3~1_cout\) # (!\U1|control_v_dut|m4\(1)))) # (!\U1|alu_v_dut|Add5~2_combout\ & (!\U1|control_v_dut|m4\(1) & !\U1|alu_v_dut|LessThan3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add5~2_combout\,
	datab => \U1|control_v_dut|m4\(1),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~1_cout\,
	cout => \U1|alu_v_dut|LessThan3~3_cout\);

-- Location: LCCOMB_X47_Y36_N4
\U1|alu_v_dut|LessThan3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~5_cout\ = CARRY((\U1|alu_v_dut|Add5~4_combout\ & (\U1|control_v_dut|m4\(2) & !\U1|alu_v_dut|LessThan3~3_cout\)) # (!\U1|alu_v_dut|Add5~4_combout\ & ((\U1|control_v_dut|m4\(2)) # (!\U1|alu_v_dut|LessThan3~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add5~4_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~3_cout\,
	cout => \U1|alu_v_dut|LessThan3~5_cout\);

-- Location: LCCOMB_X47_Y36_N6
\U1|alu_v_dut|LessThan3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~7_cout\ = CARRY((\U1|alu_v_dut|Add5~6_combout\ & ((!\U1|alu_v_dut|LessThan3~5_cout\) # (!\U1|control_v_dut|m4\(3)))) # (!\U1|alu_v_dut|Add5~6_combout\ & (!\U1|control_v_dut|m4\(3) & !\U1|alu_v_dut|LessThan3~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add5~6_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~5_cout\,
	cout => \U1|alu_v_dut|LessThan3~7_cout\);

-- Location: LCCOMB_X47_Y36_N8
\U1|alu_v_dut|LessThan3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~9_cout\ = CARRY((\U1|control_v_dut|m4\(4) & ((!\U1|alu_v_dut|LessThan3~7_cout\) # (!\U1|alu_v_dut|Add5~8_combout\))) # (!\U1|control_v_dut|m4\(4) & (!\U1|alu_v_dut|Add5~8_combout\ & !\U1|alu_v_dut|LessThan3~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(4),
	datab => \U1|alu_v_dut|Add5~8_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~7_cout\,
	cout => \U1|alu_v_dut|LessThan3~9_cout\);

-- Location: LCCOMB_X47_Y36_N10
\U1|alu_v_dut|LessThan3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~11_cout\ = CARRY((\U1|control_v_dut|m4\(5) & (\U1|alu_v_dut|Add5~10_combout\ & !\U1|alu_v_dut|LessThan3~9_cout\)) # (!\U1|control_v_dut|m4\(5) & ((\U1|alu_v_dut|Add5~10_combout\) # (!\U1|alu_v_dut|LessThan3~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Add5~10_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~9_cout\,
	cout => \U1|alu_v_dut|LessThan3~11_cout\);

-- Location: LCCOMB_X47_Y36_N12
\U1|alu_v_dut|LessThan3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~13_cout\ = CARRY((\U1|control_v_dut|m4\(6) & ((!\U1|alu_v_dut|LessThan3~11_cout\) # (!\U1|alu_v_dut|Add5~12_combout\))) # (!\U1|control_v_dut|m4\(6) & (!\U1|alu_v_dut|Add5~12_combout\ & !\U1|alu_v_dut|LessThan3~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Add5~12_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~11_cout\,
	cout => \U1|alu_v_dut|LessThan3~13_cout\);

-- Location: LCCOMB_X47_Y36_N14
\U1|alu_v_dut|LessThan3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~15_cout\ = CARRY((\U1|control_v_dut|m4\(7) & (\U1|alu_v_dut|Add5~14_combout\ & !\U1|alu_v_dut|LessThan3~13_cout\)) # (!\U1|control_v_dut|m4\(7) & ((\U1|alu_v_dut|Add5~14_combout\) # (!\U1|alu_v_dut|LessThan3~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Add5~14_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~13_cout\,
	cout => \U1|alu_v_dut|LessThan3~15_cout\);

-- Location: LCCOMB_X47_Y36_N16
\U1|alu_v_dut|LessThan3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~17_cout\ = CARRY((\U1|control_v_dut|m4\(8) & ((!\U1|alu_v_dut|LessThan3~15_cout\) # (!\U1|alu_v_dut|Add5~16_combout\))) # (!\U1|control_v_dut|m4\(8) & (!\U1|alu_v_dut|Add5~16_combout\ & !\U1|alu_v_dut|LessThan3~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Add5~16_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~15_cout\,
	cout => \U1|alu_v_dut|LessThan3~17_cout\);

-- Location: LCCOMB_X47_Y36_N18
\U1|alu_v_dut|LessThan3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~19_cout\ = CARRY((\U1|control_v_dut|m4\(9) & (\U1|alu_v_dut|Add5~18_combout\ & !\U1|alu_v_dut|LessThan3~17_cout\)) # (!\U1|control_v_dut|m4\(9) & ((\U1|alu_v_dut|Add5~18_combout\) # (!\U1|alu_v_dut|LessThan3~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Add5~18_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~17_cout\,
	cout => \U1|alu_v_dut|LessThan3~19_cout\);

-- Location: LCCOMB_X47_Y36_N20
\U1|alu_v_dut|LessThan3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~21_cout\ = CARRY((\U1|alu_v_dut|Add5~20_combout\ & (\U1|control_v_dut|m4\(10) & !\U1|alu_v_dut|LessThan3~19_cout\)) # (!\U1|alu_v_dut|Add5~20_combout\ & ((\U1|control_v_dut|m4\(10)) # (!\U1|alu_v_dut|LessThan3~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add5~20_combout\,
	datab => \U1|control_v_dut|m4\(10),
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~19_cout\,
	cout => \U1|alu_v_dut|LessThan3~21_cout\);

-- Location: LCCOMB_X47_Y36_N22
\U1|alu_v_dut|LessThan3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~23_cout\ = CARRY((\U1|control_v_dut|m4\(11) & (\U1|alu_v_dut|Add5~22_combout\ & !\U1|alu_v_dut|LessThan3~21_cout\)) # (!\U1|control_v_dut|m4\(11) & ((\U1|alu_v_dut|Add5~22_combout\) # (!\U1|alu_v_dut|LessThan3~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(11),
	datab => \U1|alu_v_dut|Add5~22_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~21_cout\,
	cout => \U1|alu_v_dut|LessThan3~23_cout\);

-- Location: LCCOMB_X47_Y36_N24
\U1|alu_v_dut|LessThan3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~25_cout\ = CARRY((\U1|control_v_dut|m4\(12) & ((!\U1|alu_v_dut|LessThan3~23_cout\) # (!\U1|alu_v_dut|Add5~24_combout\))) # (!\U1|control_v_dut|m4\(12) & (!\U1|alu_v_dut|Add5~24_combout\ & !\U1|alu_v_dut|LessThan3~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(12),
	datab => \U1|alu_v_dut|Add5~24_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~23_cout\,
	cout => \U1|alu_v_dut|LessThan3~25_cout\);

-- Location: LCCOMB_X47_Y36_N26
\U1|alu_v_dut|LessThan3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~27_cout\ = CARRY((\U1|control_v_dut|m4\(13) & (\U1|alu_v_dut|Add5~26_combout\ & !\U1|alu_v_dut|LessThan3~25_cout\)) # (!\U1|control_v_dut|m4\(13) & ((\U1|alu_v_dut|Add5~26_combout\) # (!\U1|alu_v_dut|LessThan3~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(13),
	datab => \U1|alu_v_dut|Add5~26_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~25_cout\,
	cout => \U1|alu_v_dut|LessThan3~27_cout\);

-- Location: LCCOMB_X47_Y36_N28
\U1|alu_v_dut|LessThan3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~29_cout\ = CARRY((\U1|control_v_dut|m4\(14) & ((!\U1|alu_v_dut|LessThan3~27_cout\) # (!\U1|alu_v_dut|Add5~28_combout\))) # (!\U1|control_v_dut|m4\(14) & (!\U1|alu_v_dut|Add5~28_combout\ & !\U1|alu_v_dut|LessThan3~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(14),
	datab => \U1|alu_v_dut|Add5~28_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|LessThan3~27_cout\,
	cout => \U1|alu_v_dut|LessThan3~29_cout\);

-- Location: LCCOMB_X47_Y36_N30
\U1|alu_v_dut|LessThan3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|LessThan3~30_combout\ = (\U1|alu_v_dut|Add5~30_combout\ & (\U1|alu_v_dut|LessThan3~29_cout\ & \U1|control_v_dut|m4\(15))) # (!\U1|alu_v_dut|Add5~30_combout\ & ((\U1|alu_v_dut|LessThan3~29_cout\) # (\U1|control_v_dut|m4\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add5~30_combout\,
	datad => \U1|control_v_dut|m4\(15),
	cin => \U1|alu_v_dut|LessThan3~29_cout\,
	combout => \U1|alu_v_dut|LessThan3~30_combout\);

-- Location: LCCOMB_X47_Y39_N4
\U1|alu_v_dut|m2[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~12_combout\ = (\U1|control_v_dut|useCarry~q\ & (\U1|alu_v_dut|LessThan3~30_combout\)) # (!\U1|control_v_dut|useCarry~q\ & ((\U1|alu_v_dut|LessThan2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useCarry~q\,
	datab => \U1|alu_v_dut|LessThan3~30_combout\,
	datad => \U1|alu_v_dut|LessThan2~30_combout\,
	combout => \U1|alu_v_dut|m2[1]~12_combout\);

-- Location: LCCOMB_X59_Y39_N24
\U1|alu_v_dut|m2[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~13_combout\ = (!\U1|control_v_dut|opcode\(4) & (((!\U1|control_v_dut|opcode\(1) & !\U1|alu_v_dut|m2[1]~12_combout\)) # (!\U1|control_v_dut|opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(1),
	datab => \U1|control_v_dut|opcode\(4),
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|m2[1]~12_combout\,
	combout => \U1|alu_v_dut|m2[1]~13_combout\);

-- Location: LCCOMB_X58_Y39_N10
\U1|alu_v_dut|m2[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~14_combout\ = (\U1|control_v_dut|opcode\(2) & (\U1|control_v_dut|opcode\(0) & (!\U1|control_v_dut|opcode\(5)))) # (!\U1|control_v_dut|opcode\(2) & (((\U1|alu_v_dut|m2[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(0),
	datab => \U1|control_v_dut|opcode\(5),
	datac => \U1|control_v_dut|opcode\(2),
	datad => \U1|alu_v_dut|m2[1]~13_combout\,
	combout => \U1|alu_v_dut|m2[1]~14_combout\);

-- Location: LCCOMB_X58_Y40_N10
\U1|alu_v_dut|Selector20~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~11_combout\ = (\U1|alu_v_dut|m2[1]~16_combout\ & (((\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|m2[1]~15_combout\ & ((\U1|alu_v_dut|Add6~6_combout\))) # 
-- (!\U1|alu_v_dut|m2[1]~15_combout\ & (\U1|alu_v_dut|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add7~6_combout\,
	datab => \U1|alu_v_dut|Add6~6_combout\,
	datac => \U1|alu_v_dut|m2[1]~16_combout\,
	datad => \U1|alu_v_dut|m2[1]~15_combout\,
	combout => \U1|alu_v_dut|Selector20~11_combout\);

-- Location: LCCOMB_X58_Y41_N20
\U1|alu_v_dut|Selector20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~12_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\) # ((\U1|alu_v_dut|Selector20~11_combout\ $ (\U1|alu_v_dut|m2[1]~16_combout\)) # (!\U1|control_v_dut|opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~14_combout\,
	datab => \U1|alu_v_dut|Selector20~11_combout\,
	datac => \U1|alu_v_dut|m2[1]~16_combout\,
	datad => \U1|control_v_dut|opcode\(2),
	combout => \U1|alu_v_dut|Selector20~12_combout\);

-- Location: LCCOMB_X57_Y39_N6
\U1|alu_v_dut|Selector20~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~13_combout\ = (\U1|control_v_dut|opcode\(2) & (\U1|alu_v_dut|m2[1]~16_combout\ & (\U1|alu_v_dut|m2~45_combout\))) # (!\U1|control_v_dut|opcode\(2) & (((\U1|alu_v_dut|temp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~16_combout\,
	datab => \U1|alu_v_dut|m2~45_combout\,
	datac => \U1|control_v_dut|opcode\(2),
	datad => \U1|alu_v_dut|temp\(3),
	combout => \U1|alu_v_dut|Selector20~13_combout\);

-- Location: LCCOMB_X58_Y41_N22
\U1|alu_v_dut|Selector20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~14_combout\ = (\U1|alu_v_dut|Selector20~11_combout\) # ((\U1|alu_v_dut|Selector20~13_combout\) # (\U1|alu_v_dut|m2[1]~14_combout\ $ (!\U1|control_v_dut|opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~14_combout\,
	datab => \U1|alu_v_dut|Selector20~11_combout\,
	datac => \U1|alu_v_dut|Selector20~13_combout\,
	datad => \U1|control_v_dut|opcode\(2),
	combout => \U1|alu_v_dut|Selector20~14_combout\);

-- Location: LCCOMB_X57_Y41_N10
\U1|alu_v_dut|m2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~44_combout\ = (\U1|control_v_dut|m4\(3)) # (\U1|control_v_dut|m3\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(3),
	datac => \U1|control_v_dut|m3\(3),
	combout => \U1|alu_v_dut|m2~44_combout\);

-- Location: LCCOMB_X52_Y41_N10
\U1|alu_v_dut|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~1_combout\ = (\U1|alu_v_dut|m2[1]~18_combout\ & (((\U1|alu_v_dut|m2[1]~17_combout\)))) # (!\U1|alu_v_dut|m2[1]~18_combout\ & ((\U1|alu_v_dut|m2[1]~17_combout\ & (\U1|alu_v_dut|ShiftRight2~16_combout\)) # 
-- (!\U1|alu_v_dut|m2[1]~17_combout\ & ((\U1|alu_v_dut|ShiftRight0~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight2~16_combout\,
	datab => \U1|alu_v_dut|m2[1]~18_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~38_combout\,
	datad => \U1|alu_v_dut|m2[1]~17_combout\,
	combout => \U1|alu_v_dut|Selector20~1_combout\);

-- Location: LCCOMB_X52_Y41_N12
\U1|alu_v_dut|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~2_combout\ = (\U1|alu_v_dut|m2[1]~18_combout\ & ((\U1|alu_v_dut|Selector20~1_combout\ & ((\U1|alu_v_dut|ShiftRight2~18_combout\))) # (!\U1|alu_v_dut|Selector20~1_combout\ & (\U1|alu_v_dut|ShiftRight0~40_combout\)))) # 
-- (!\U1|alu_v_dut|m2[1]~18_combout\ & (((\U1|alu_v_dut|Selector20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~40_combout\,
	datab => \U1|alu_v_dut|ShiftRight2~18_combout\,
	datac => \U1|alu_v_dut|m2[1]~18_combout\,
	datad => \U1|alu_v_dut|Selector20~1_combout\,
	combout => \U1|alu_v_dut|Selector20~2_combout\);

-- Location: LCCOMB_X54_Y37_N14
\U1|alu_v_dut|ShiftRight0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~53_combout\ = (\U1|control_v_dut|m4\(3) & ((\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~51_combout\)) # (!\U1|control_v_dut|m4\(2) & ((\U1|alu_v_dut|ShiftRight0~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|ShiftRight0~51_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~52_combout\,
	datad => \U1|control_v_dut|m4\(2),
	combout => \U1|alu_v_dut|ShiftRight0~53_combout\);

-- Location: LCCOMB_X54_Y37_N28
\U1|alu_v_dut|ShiftRight0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~58_combout\ = (!\U1|alu_v_dut|ShiftRight0~25_combout\ & ((\U1|alu_v_dut|ShiftRight0~53_combout\) # ((!\U1|control_v_dut|m4\(3) & \U1|alu_v_dut|ShiftRight0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(3),
	datab => \U1|alu_v_dut|ShiftRight0~53_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~25_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~57_combout\,
	combout => \U1|alu_v_dut|ShiftRight0~58_combout\);

-- Location: LCCOMB_X52_Y41_N30
\U1|alu_v_dut|ShiftLeft0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~11_combout\ = (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|Equal2~4_combout\ & \U1|alu_v_dut|ShiftRight0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|Equal2~4_combout\,
	datad => \U1|alu_v_dut|ShiftRight0~10_combout\,
	combout => \U1|alu_v_dut|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X53_Y41_N16
\U1|alu_v_dut|Selector20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~3_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|control_v_dut|flagToShifthAndRot\(2))) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|alu_v_dut|ShiftLeft0~11_combout\) # 
-- ((\U1|control_v_dut|flagToShifthAndRot\(2) & \U1|alu_v_dut|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(2),
	datab => \U1|control_v_dut|flagToShifthAndRot\(1),
	datac => \U1|alu_v_dut|ShiftRight0~58_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~11_combout\,
	combout => \U1|alu_v_dut|Selector20~3_combout\);

-- Location: LCCOMB_X52_Y41_N16
\U1|alu_v_dut|ShiftRight1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~26_combout\ = (\U1|alu_v_dut|ShiftRight1~6_combout\ & (((\U1|alu_v_dut|ShiftRight1~5_combout\)))) # (!\U1|alu_v_dut|ShiftRight1~6_combout\ & ((\U1|alu_v_dut|ShiftRight1~5_combout\ & (\U1|alu_v_dut|ShiftRight1~25_combout\)) # 
-- (!\U1|alu_v_dut|ShiftRight1~5_combout\ & ((\U1|alu_v_dut|ShiftRight0~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~25_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~6_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~38_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~5_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~26_combout\);

-- Location: LCCOMB_X52_Y41_N14
\U1|alu_v_dut|ShiftRight1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~28_combout\ = (\U1|alu_v_dut|ShiftRight1~26_combout\ & (((\U1|alu_v_dut|ShiftRight1~27_combout\) # (!\U1|alu_v_dut|ShiftRight1~6_combout\)))) # (!\U1|alu_v_dut|ShiftRight1~26_combout\ & (\U1|alu_v_dut|ShiftRight0~40_combout\ & 
-- (\U1|alu_v_dut|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~40_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~26_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~6_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~27_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~28_combout\);

-- Location: LCCOMB_X53_Y41_N14
\U1|alu_v_dut|m2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2~43_combout\ = (\U1|alu_v_dut|ShiftLeft0~11_combout\) # ((!\U1|alu_v_dut|ShiftRight1~15_combout\ & \U1|alu_v_dut|ShiftRight1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|ShiftLeft0~11_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~15_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~28_combout\,
	combout => \U1|alu_v_dut|m2~43_combout\);

-- Location: LCCOMB_X53_Y41_N20
\U1|alu_v_dut|Selector20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~4_combout\ = (\U1|alu_v_dut|Selector20~3_combout\ & (((\U1|alu_v_dut|m2~43_combout\) # (!\U1|control_v_dut|flagToShifthAndRot\(1))))) # (!\U1|alu_v_dut|Selector20~3_combout\ & (\U1|alu_v_dut|Selector20~2_combout\ & 
-- ((\U1|control_v_dut|flagToShifthAndRot\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector20~2_combout\,
	datab => \U1|alu_v_dut|Selector20~3_combout\,
	datac => \U1|alu_v_dut|m2~43_combout\,
	datad => \U1|control_v_dut|flagToShifthAndRot\(1),
	combout => \U1|alu_v_dut|Selector20~4_combout\);

-- Location: LCCOMB_X57_Y41_N18
\U1|alu_v_dut|Selector20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~5_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|control_v_dut|m4\(3))))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|selnose[204]~2_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datac => \U1|alu_v_dut|m2[1]~20_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|alu_v_dut|Selector20~5_combout\);

-- Location: LCCOMB_X57_Y41_N28
\U1|alu_v_dut|Selector20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~6_combout\ = (\U1|alu_v_dut|m2[1]~21_combout\ & (((\U1|alu_v_dut|m2[1]~20_combout\)))) # (!\U1|alu_v_dut|m2[1]~21_combout\ & ((\U1|alu_v_dut|m2[1]~20_combout\ & (\U1|control_v_dut|m3\(3) & \U1|alu_v_dut|Selector20~5_combout\)) # 
-- (!\U1|alu_v_dut|m2[1]~20_combout\ & ((!\U1|alu_v_dut|Selector20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~21_combout\,
	datab => \U1|control_v_dut|m3\(3),
	datac => \U1|alu_v_dut|m2[1]~20_combout\,
	datad => \U1|alu_v_dut|Selector20~5_combout\,
	combout => \U1|alu_v_dut|Selector20~6_combout\);

-- Location: LCCOMB_X57_Y41_N20
\U1|alu_v_dut|Selector20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~7_combout\ = (\U1|alu_v_dut|m2[1]~21_combout\ & ((\U1|alu_v_dut|Selector20~6_combout\ & (\U1|alu_v_dut|m2~44_combout\)) # (!\U1|alu_v_dut|Selector20~6_combout\ & ((\U1|alu_v_dut|Selector20~4_combout\))))) # 
-- (!\U1|alu_v_dut|m2[1]~21_combout\ & (((\U1|alu_v_dut|Selector20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~21_combout\,
	datab => \U1|alu_v_dut|m2~44_combout\,
	datac => \U1|alu_v_dut|Selector20~4_combout\,
	datad => \U1|alu_v_dut|Selector20~6_combout\,
	combout => \U1|alu_v_dut|Selector20~7_combout\);

-- Location: LCCOMB_X57_Y39_N24
\U1|alu_v_dut|Selector20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~8_combout\ = (\U1|control_v_dut|opcode\(2) & (!\U1|control_v_dut|m3\(3))) # (!\U1|control_v_dut|opcode\(2) & ((\U1|alu_v_dut|temp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|opcode\(2),
	datac => \U1|control_v_dut|m3\(3),
	datad => \U1|alu_v_dut|temp\(3),
	combout => \U1|alu_v_dut|Selector20~8_combout\);

-- Location: LCCOMB_X57_Y39_N30
\U1|alu_v_dut|Selector20~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~9_combout\ = (!\U1|alu_v_dut|m2[1]~24_combout\ & ((\U1|alu_v_dut|Selector20~8_combout\) # (!\U1|alu_v_dut|m2[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|m2[1]~14_combout\,
	datac => \U1|alu_v_dut|m2[1]~24_combout\,
	datad => \U1|alu_v_dut|Selector20~8_combout\,
	combout => \U1|alu_v_dut|Selector20~9_combout\);

-- Location: LCCOMB_X57_Y41_N14
\U1|alu_v_dut|Selector20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~10_combout\ = (\U1|alu_v_dut|Selector20~9_combout\ & ((\U1|control_v_dut|opcode\(2)) # ((\U1|alu_v_dut|Selector20~7_combout\) # (\U1|alu_v_dut|m2[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|alu_v_dut|Selector20~7_combout\,
	datac => \U1|alu_v_dut|Selector20~9_combout\,
	datad => \U1|alu_v_dut|m2[1]~14_combout\,
	combout => \U1|alu_v_dut|Selector20~10_combout\);

-- Location: LCCOMB_X57_Y41_N12
\U1|alu_v_dut|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~0_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\)) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[226]~117_combout\,
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Selector20~0_combout\);

-- Location: LCCOMB_X57_Y41_N16
\U1|alu_v_dut|Selector20~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector20~15_combout\ = (\U1|alu_v_dut|Selector20~14_combout\ & (\U1|alu_v_dut|Selector20~10_combout\ & ((\U1|alu_v_dut|Selector20~12_combout\) # (\U1|alu_v_dut|Selector20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector20~12_combout\,
	datab => \U1|alu_v_dut|Selector20~14_combout\,
	datac => \U1|alu_v_dut|Selector20~10_combout\,
	datad => \U1|alu_v_dut|Selector20~0_combout\,
	combout => \U1|alu_v_dut|Selector20~15_combout\);

-- Location: FF_X57_Y41_N17
\U1|alu_v_dut|m2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector20~15_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(3));

-- Location: LCCOMB_X55_Y34_N2
\U3|U2|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~9_combout\ = (\U3|U1|scan_code\(3) & (!\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(2) $ (\U3|U1|scan_code\(0))))) # (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(2) & !\U3|U1|scan_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux4~9_combout\);

-- Location: LCCOMB_X55_Y34_N8
\U3|U2|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~10_combout\ = (\U3|U1|scan_code\(5) & (!\U3|U1|scan_code\(1) & !\U3|U2|Mux4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U2|Mux4~9_combout\,
	combout => \U3|U2|Mux4~10_combout\);

-- Location: LCCOMB_X56_Y34_N18
\U3|U2|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~12_combout\ = (\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(4) $ (((!\U3|U1|scan_code\(3) & !\U3|U1|scan_code\(2)))))) # (!\U3|U1|scan_code\(0) & (((\U3|U1|scan_code\(3) & \U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux4~12_combout\);

-- Location: LCCOMB_X56_Y34_N12
\U3|U2|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~13_combout\ = (\U3|U2|Mux4~12_combout\ & ((\U3|U1|scan_code\(1)) # ((!\U3|U1|scan_code\(5))))) # (!\U3|U2|Mux4~12_combout\ & ((\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(1))) # (!\U3|U1|scan_code\(2) & ((!\U3|U1|scan_code\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U2|Mux4~12_combout\,
	combout => \U3|U2|Mux4~13_combout\);

-- Location: LCCOMB_X53_Y34_N28
\U3|U2|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~0_combout\ = (\U3|U1|scan_code\(2)) # ((\U3|U1|scan_code\(5)) # ((\U3|U1|scan_code\(4)) # (\U3|U1|scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux4~0_combout\);

-- Location: LCCOMB_X54_Y34_N6
\U3|U2|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~1_combout\ = (\U3|U1|scan_code\(7) & (((\U3|U2|Mux4~0_combout\) # (!\U3|U1|scan_code\(0))) # (!\U3|U1|scan_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(7),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U2|Mux4~0_combout\,
	combout => \U3|U2|Mux4~1_combout\);

-- Location: LCCOMB_X55_Y34_N12
\U3|U2|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~2_combout\ = (\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(5))) # (!\U3|U1|scan_code\(3) & (!\U3|U1|scan_code\(0) & \U3|U1|scan_code\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux4~2_combout\);

-- Location: LCCOMB_X55_Y34_N4
\U3|U2|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~6_combout\ = (\U3|U1|scan_code\(3) & (((!\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(5))) # (!\U3|U1|scan_code\(1)))) # (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(0) $ (((\U3|U1|scan_code\(1)) # (\U3|U1|scan_code\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux4~6_combout\);

-- Location: LCCOMB_X55_Y34_N14
\U3|U2|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~3_combout\ = (\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(1)) # ((!\U3|U1|scan_code\(5) & \U3|U1|scan_code\(3))))) # (!\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(3) & \U3|U1|scan_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux4~3_combout\);

-- Location: LCCOMB_X55_Y34_N16
\U3|U2|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~4_combout\ = (\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(5)) # ((\U3|U1|scan_code\(1))))) # (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(3) & \U3|U1|scan_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux4~4_combout\);

-- Location: LCCOMB_X55_Y34_N10
\U3|U2|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~5_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(4)) # ((\U3|U2|Mux4~3_combout\)))) # (!\U3|U1|scan_code\(2) & (!\U3|U1|scan_code\(4) & ((!\U3|U2|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U2|Mux4~3_combout\,
	datad => \U3|U2|Mux4~4_combout\,
	combout => \U3|U2|Mux4~5_combout\);

-- Location: LCCOMB_X55_Y34_N18
\U3|U2|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~7_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U2|Mux4~5_combout\ & ((!\U3|U2|Mux4~6_combout\))) # (!\U3|U2|Mux4~5_combout\ & (!\U3|U2|Mux4~2_combout\)))) # (!\U3|U1|scan_code\(4) & (((\U3|U2|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux4~2_combout\,
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U2|Mux4~6_combout\,
	datad => \U3|U2|Mux4~5_combout\,
	combout => \U3|U2|Mux4~7_combout\);

-- Location: LCCOMB_X55_Y34_N28
\U3|U2|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~8_combout\ = (\U3|U2|Mux4~1_combout\) # ((!\U3|U1|scan_code\(6) & (!\U3|U1|scan_code\(7) & \U3|U2|Mux4~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U1|scan_code\(7),
	datac => \U3|U2|Mux4~1_combout\,
	datad => \U3|U2|Mux4~7_combout\,
	combout => \U3|U2|Mux4~8_combout\);

-- Location: LCCOMB_X55_Y34_N30
\U3|U2|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~11_combout\ = (\U3|U2|Mux4~8_combout\) # ((\U3|U1|scan_code\(6) & ((\U3|U2|Mux4~10_combout\) # (\U3|U2|Mux4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U2|Mux4~10_combout\,
	datac => \U3|U2|Mux4~13_combout\,
	datad => \U3|U2|Mux4~8_combout\,
	combout => \U3|U2|Mux4~11_combout\);

-- Location: LCCOMB_X55_Y34_N24
\U3|U2|bin_digit~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~5_combout\ = (\U3|U2|Mux4~11_combout\) # (\U3|U2|cc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U2|Mux4~11_combout\,
	datad => \U3|U2|cc\(1),
	combout => \U3|U2|bin_digit~5_combout\);

-- Location: FF_X55_Y34_N25
\U3|U2|bin_digit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(3));

-- Location: LCCOMB_X58_Y34_N10
\U1|control_v_dut|Selector129~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector129~0_combout\ = (\U1|control_v_dut|Rn[0][1]~22_combout\ & ((\U1|alu_v_dut|m2\(3)) # ((\U1|control_v_dut|Rn[0][1]~72_combout\)))) # (!\U1|control_v_dut|Rn[0][1]~22_combout\ & (((!\U1|control_v_dut|Rn[0][1]~72_combout\ & 
-- \U3|U2|bin_digit\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datab => \U1|alu_v_dut|m2\(3),
	datac => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datad => \U3|U2|bin_digit\(3),
	combout => \U1|control_v_dut|Selector129~0_combout\);

-- Location: LCCOMB_X58_Y34_N24
\U1|control_v_dut|Selector129~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector129~1_combout\ = (\U1|control_v_dut|Rn[0][1]~72_combout\ & ((\U1|control_v_dut|Selector129~0_combout\ & (!\U1|control_v_dut|SP\(3))) # (!\U1|control_v_dut|Selector129~0_combout\ & ((\U1|control_v_dut|Mux28~4_combout\))))) # 
-- (!\U1|control_v_dut|Rn[0][1]~72_combout\ & (((\U1|control_v_dut|Selector129~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(3),
	datab => \U1|control_v_dut|Mux28~4_combout\,
	datac => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datad => \U1|control_v_dut|Selector129~0_combout\,
	combout => \U1|control_v_dut|Selector129~1_combout\);

-- Location: LCCOMB_X58_Y34_N20
\U1|control_v_dut|Selector129~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector129~2_combout\ = (\U1|control_v_dut|Rn[0][1]~23_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~64_combout\)) # (!\U1|control_v_dut|Rn[0][1]~23_combout\ & ((\U1|control_v_dut|Selector129~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|Rn[0][1]~23_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	datad => \U1|control_v_dut|Selector129~1_combout\,
	combout => \U1|control_v_dut|Selector129~2_combout\);

-- Location: FF_X58_Y34_N21
\U1|control_v_dut|Rn[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector129~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][3]~q\);

-- Location: LCCOMB_X63_Y34_N6
\U1|control_v_dut|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux28~0_combout\ = (\U1|control_v_dut|IR\(5) & (((\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Rn[5][3]~q\))) # (!\U1|control_v_dut|IR\(4) & 
-- (\U1|control_v_dut|Rn[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][3]~q\,
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[5][3]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux28~0_combout\);

-- Location: LCCOMB_X58_Y34_N26
\U1|control_v_dut|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux28~1_combout\ = (\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Mux28~0_combout\ & (\U1|control_v_dut|Rn[7][3]~q\)) # (!\U1|control_v_dut|Mux28~0_combout\ & ((\U1|control_v_dut|Rn[6][3]~q\))))) # (!\U1|control_v_dut|IR\(5) & 
-- (((\U1|control_v_dut|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(5),
	datab => \U1|control_v_dut|Rn[7][3]~q\,
	datac => \U1|control_v_dut|Rn[6][3]~q\,
	datad => \U1|control_v_dut|Mux28~0_combout\,
	combout => \U1|control_v_dut|Mux28~1_combout\);

-- Location: LCCOMB_X57_Y34_N2
\U1|control_v_dut|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux28~2_combout\ = (\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[2][3]~q\)) # (!\U1|control_v_dut|IR\(5) & 
-- ((\U1|control_v_dut|Rn[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[2][3]~q\,
	datac => \U1|control_v_dut|IR\(5),
	datad => \U1|control_v_dut|Rn[0][3]~q\,
	combout => \U1|control_v_dut|Mux28~2_combout\);

-- Location: LCCOMB_X57_Y34_N6
\U1|control_v_dut|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux28~3_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Mux28~2_combout\ & (\U1|control_v_dut|Rn[3][3]~q\)) # (!\U1|control_v_dut|Mux28~2_combout\ & ((\U1|control_v_dut|Rn[1][3]~q\))))) # (!\U1|control_v_dut|IR\(4) & 
-- (\U1|control_v_dut|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Mux28~2_combout\,
	datac => \U1|control_v_dut|Rn[3][3]~q\,
	datad => \U1|control_v_dut|Rn[1][3]~q\,
	combout => \U1|control_v_dut|Mux28~3_combout\);

-- Location: LCCOMB_X58_Y34_N28
\U1|control_v_dut|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux28~4_combout\ = (\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux28~1_combout\)) # (!\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux28~1_combout\,
	datab => \U1|control_v_dut|IR\(6),
	datac => \U1|control_v_dut|Mux28~3_combout\,
	combout => \U1|control_v_dut|Mux28~4_combout\);

-- Location: LCCOMB_X59_Y36_N30
\U1|control_v_dut|bus_RAM_ADDRESS~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~33_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (\U1|control_v_dut|IR\(13))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|Mux28~4_combout\)) # 
-- (!\U1|control_v_dut|IR\(13) & ((!\U1|control_v_dut|SP\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|Mux28~4_combout\,
	datad => \U1|control_v_dut|SP\(3),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~33_combout\);

-- Location: LCCOMB_X59_Y36_N0
\U1|control_v_dut|bus_RAM_ADDRESS~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~34_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~33_combout\ & ((\U1|control_v_dut|m3[3]~12_combout\))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~33_combout\ & 
-- (\U1|control_v_dut|END\(3))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (((\U1|control_v_dut|bus_RAM_ADDRESS~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|END\(3),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS~33_combout\,
	datad => \U1|control_v_dut|m3[3]~12_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~34_combout\);

-- Location: LCCOMB_X56_Y31_N30
\U1|control_v_dut|bus_RAM_ADDRESS~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~35_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|PC\(3))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	datac => \U1|control_v_dut|PC\(3),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS~34_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~35_combout\);

-- Location: FF_X56_Y31_N31
\U1|control_v_dut|bus_RAM_ADDRESS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~35_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(3));

-- Location: M9K_X64_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"88800008888000088880000888800008888000088880000888800008888000088880000888800008888000088880000888800008888000088880000888800008888000088880000888800008888000088880000888800008888000088880000888800008888000088880002AA88200088A8200088882022A88820008888000088880000888800008888000088880000888800008888000088880000888800008888000088880000888800008888000088880000888800008888000088880000888800008A8A02008888000088880000888800008888000088880000888800008888000088880000888800008A8A0002888800008888000088880000888800008",
	mem_init2 => X"888000088880000888800008888000088880000888800008888000088880000888800008888000088880000888800008888000088880002222000022220000222200002222A808AAAA8888AAAA8000222200002AAA8888AAAA8880AAAA8888AAAA8888AAAA8888AAAA8888AAAA88882AAA8888AAAA8888AAAA8888AAAA8888AAAA8888A2AA8000AAAA8888AAAA8888AAAA888022220888AA2A8800222A8888AAAA8888AAAA888822220008AAA2888022220888AAAA8888AAAA8888A2220000AAAA0888A2220088AAAA8888AAAA8888AA22000022AA8088AA220088AAAA8888AAAA8888AAA20000222A8808AA220008AAAA8888AA228888AAAA800022228880AA",
	mem_init1 => X"AA8888AAAA8888AA220088AAAA8888A22208882AAA8888AAAA8888AA220000AAAA8888AAAA8888A2AA8888AAAA8888AA22000022AA8888AAAA8888AA2A888022AA8888AAA20000222A8888AAAA8888AAA28880222A8888AAAA8000222A8888AAA200002AAA088822220088AAAA8880222A8888AAAA000022AA8088A2220008AAAA8888A22A8888AAA20000222A8808AA220000AAAA8888AAAA8888AAAA000022228880AAA200002AAA8888AAAA8888AAAA8000222208882AAA000022AA8888AAAA8888AAAA8888AAAA8888A2AA880022AA8888AAAA8888AAAA8888AAAA8888AA2A8888AAAA8888AAAA8888AAAA8888AAAA8888AAA28888AAAA8888AAAA8888AA",
	mem_init0 => X"AA8888AAAA8888AAAA0888AAAA8888AAAA8888AAAA8888AAAA8888AAAA800022220000222200002222000022220000222200002222000022220000222A8888AAAA0888AAAA8800222200002222000022220008AAAA8088AAAA0000222200002222000022220880AAAA8000AAAA80882222000022220000222200882AAA88002AAA8808A22200002222000022220008AAAA88882AAA8888AA220000222200002222000022220000222200002220000088880000888800008888000088AA80000888820008A880000888A00008888000088AA828000080A8A8AA2A02A8A800020AA8802008A8A20008A880000A88A2000800000282A8A8AA2802000080A8A8A828",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\U2|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029512884A8002004105115051042AAA20028AA8AA8A84115545128840000008000400000002010045401128A488880A001140050220081110554100084A00880845550150822",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y31_N12
\U2|altsyncram_component|auto_generated|mux2|_~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~57_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~57_combout\);

-- Location: M9K_X78_Y17_N0
\U2|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y43_N0
\U2|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"20555555451288408000A00004000000008100040011004000140080022009282AA0544144052505510AAA28A8A4A0AA0155451514128215544144508A20A22A2A9540AAAAA014250115445110144454A8115454055151484A0202A95515451042AA880AAAA128080AA5545514400AAA202AAA84A0202A95515451102AA880AAAA128080AA5445514450AAA202AAA84A0202A95115451042AAA80AAAA128080AA5445514400AAAA02AAA84A0202A95115455102AAA80AAAA128080AA5445515450AAAA02AAA84A0202A95115451042AAA80AAAA128080AA5445514400AAAA02AAA84A0202A95115451102AAA80AAAA128080AA5445514450AAAA02AAAA0AAAA0",
	mem_init2 => X"AA85110552A045555509500040080808AAAAA8855510555551502AA882AAAA9540AAA2AA2AA5442AA8AA8A215555441555441555055442AAAA882AAA882AAA0AA805555510555510555455500AAAAA20AAAA20AAA82AA815555441555441555155502AAAA882AAA882AAA2AAA85555510555510555415550AAAAA20AAAA20AAA8AAA215555441555441554510AAAA952AA0A928082A5544154150AA8AAA815555155502AAAA2A8215545451042AA8A8A2005551515400AAA2952AA0A928082A554440AA82A8815545051102AA8A0A2285551415450AAA29490051510149404151055054510510A20A9441550AAA28A20A2154152882A2155452928082A554414",
	mem_init1 => X"45455514410AAA281095100440082A8A208555101555425440110020AA28881554405555095100440002A8A220555101555425440110000AA28821555405555095100440082A8A208555101555425440110000AA28881555405555095100440002A8AA20555501555425440110000AA2A821555405555095100440002A8A208555501555425440110000AA28881555405555095100440002A8A220555501555425440110000AA288215554055514AA85551551552A815545545004210840901000100000010448700010040401222008888000088880000888800008888000088880000888800008888000088880000888800008888000088880000888800008",
	mem_init0 => X"888000088880000888800008888000088880000888822208AAA00028888000088880000888800008888000088880000888800008888000088880000888802228A8820228A880000888800008888000088880000888800008888000088880000888800008888000088882000888A0000888800008888000088880000888800008888000088880000888800008888222088AA02208A880000888800008888000088880000888800008888000088880000888800008888000088A82020888822008888000088880000888800008888000088880000888800008888000088880000888800008888000088880000888800008888000088880000AA8A2000888800008",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N2
\U2|altsyncram_component|auto_generated|mux2|_~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~58_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~57_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~57_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|mux2|_~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~57_combout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~58_combout\);

-- Location: LCCOMB_X60_Y35_N4
\U1|control_v_dut|FR_out_at_control~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~5_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~56_combout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~58_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~56_combout\,
	datad => \U1|control_v_dut|definingVariables~q\,
	combout => \U1|control_v_dut|FR_out_at_control~5_combout\);

-- Location: FF_X60_Y35_N5
\U1|control_v_dut|FR_out_at_control[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~5_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(2));

-- Location: LCCOMB_X60_Y33_N12
\U1|alu_v_dut|FR_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[2]~feeder_combout\ = \U1|control_v_dut|FR_out_at_control\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|FR_out_at_control\(2),
	combout => \U1|alu_v_dut|FR_out[2]~feeder_combout\);

-- Location: LCCOMB_X60_Y39_N4
\U1|alu_v_dut|FR_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[0]~1_combout\ = (\U1|control_v_dut|opcode\(2) & !\U1|control_v_dut|opcode\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datac => \U1|control_v_dut|opcode\(5),
	combout => \U1|alu_v_dut|FR_out[0]~1_combout\);

-- Location: LCCOMB_X60_Y39_N8
\U1|alu_v_dut|FR_out[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[0]~3_combout\ = (!\U1|alu_v_dut|FR_out[12]~2_combout\ & (\U1|alu_v_dut|FR_out[15]~0_combout\ & (!\U1|control_v_dut|opcode\(0) & \U1|alu_v_dut|FR_out[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out[12]~2_combout\,
	datab => \U1|alu_v_dut|FR_out[15]~0_combout\,
	datac => \U1|control_v_dut|opcode\(0),
	datad => \U1|alu_v_dut|FR_out[0]~1_combout\,
	combout => \U1|alu_v_dut|FR_out[0]~3_combout\);

-- Location: FF_X60_Y33_N13
\U1|alu_v_dut|FR_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[2]~feeder_combout\,
	ena => \U1|alu_v_dut|FR_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(2));

-- Location: LCCOMB_X60_Y33_N28
\U1|control_v_dut|Selector293~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector293~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & (((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & 
-- ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & (\U1|alu_v_dut|FR_out\(2))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & ((\U1|control_v_dut|m3[2]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out\(2),
	datab => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datad => \U1|control_v_dut|m3[2]~13_combout\,
	combout => \U1|control_v_dut|Selector293~0_combout\);

-- Location: LCCOMB_X60_Y33_N8
\U1|control_v_dut|Selector293~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector293~1_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & ((\U1|control_v_dut|Selector293~0_combout\ & ((\U1|control_v_dut|PC\(2)))) # (!\U1|control_v_dut|Selector293~0_combout\ & 
-- (\U1|control_v_dut|Mux29~4_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & (((\U1|control_v_dut|Selector293~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux29~4_combout\,
	datab => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datac => \U1|control_v_dut|PC\(2),
	datad => \U1|control_v_dut|Selector293~0_combout\,
	combout => \U1|control_v_dut|Selector293~1_combout\);

-- Location: FF_X60_Y33_N9
\U1|control_v_dut|bus_RAM_DATA_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector293~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(2));

-- Location: M9K_X78_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\U2|altsyncram_component|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N20
\U2|altsyncram_component|auto_generated|mux2|_~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~55_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~55_combout\);

-- Location: LCCOMB_X61_Y35_N10
\U2|altsyncram_component|auto_generated|mux2|_~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~56_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~55_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~55_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~55_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~56_combout\);

-- Location: LCCOMB_X61_Y35_N14
\U2|altsyncram_component|auto_generated|mux2|_~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~59_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~56_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~56_combout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~58_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\);

-- Location: LCCOMB_X50_Y34_N16
\U3|U2|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~4_combout\ = (\U3|U1|scan_code\(1)) # ((\U3|U1|scan_code\(5) & ((!\U3|U1|scan_code\(4)) # (!\U3|U1|scan_code\(0)))) # (!\U3|U1|scan_code\(5) & ((\U3|U1|scan_code\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(4),
	combout => \U3|U2|Mux5~4_combout\);

-- Location: LCCOMB_X50_Y34_N18
\U3|U2|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~1_combout\ = (\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(0) $ (\U3|U1|scan_code\(5))))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(0) $ (\U3|U1|scan_code\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux5~1_combout\);

-- Location: LCCOMB_X50_Y34_N24
\U3|U2|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~2_combout\ = (\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(0) & \U3|U1|scan_code\(5))) # (!\U3|U1|scan_code\(4) & ((!\U3|U1|scan_code\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux5~2_combout\);

-- Location: LCCOMB_X50_Y34_N30
\U3|U2|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~3_combout\ = (\U3|U1|scan_code\(3) & (((\U3|U1|scan_code\(2))) # (!\U3|U2|Mux5~1_combout\))) # (!\U3|U1|scan_code\(3) & (((!\U3|U1|scan_code\(2) & !\U3|U2|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U2|Mux5~1_combout\,
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U2|Mux5~2_combout\,
	combout => \U3|U2|Mux5~3_combout\);

-- Location: LCCOMB_X48_Y34_N12
\U3|U2|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~0_combout\ = (\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(5) $ (!\U3|U1|scan_code\(4))))) # (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(1) $ (((!\U3|U1|scan_code\(5) & \U3|U1|scan_code\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(5),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux5~0_combout\);

-- Location: LCCOMB_X50_Y34_N8
\U3|U2|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~5_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U2|Mux5~3_combout\ & (\U3|U2|Mux5~4_combout\)) # (!\U3|U2|Mux5~3_combout\ & ((!\U3|U2|Mux5~0_combout\))))) # (!\U3|U1|scan_code\(2) & (((\U3|U2|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux5~4_combout\,
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U2|Mux5~3_combout\,
	datad => \U3|U2|Mux5~0_combout\,
	combout => \U3|U2|Mux5~5_combout\);

-- Location: LCCOMB_X53_Y34_N12
\U3|U2|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~6_combout\ = (\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(0) $ (((\U3|U1|scan_code\(1)) # (\U3|U1|scan_code\(3)))))) # (!\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux5~6_combout\);

-- Location: LCCOMB_X49_Y34_N26
\U3|U2|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~10_combout\ = (\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(2) $ (((\U3|U1|scan_code\(0)) # (!\U3|U1|scan_code\(3)))))) # (!\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(2) & \U3|U1|scan_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux5~10_combout\);

-- Location: LCCOMB_X49_Y34_N20
\U3|U2|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~8_combout\ = (\U3|U1|scan_code\(0) & (((!\U3|U1|scan_code\(1))))) # (!\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(2) & (!\U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(3) & \U3|U1|scan_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux5~8_combout\);

-- Location: LCCOMB_X53_Y34_N10
\U3|U2|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~7_combout\ = (\U3|U1|scan_code\(1) & (((!\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(3))))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(3)) # (!\U3|U1|scan_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux5~7_combout\);

-- Location: LCCOMB_X53_Y34_N16
\U3|U2|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~9_combout\ = (\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(5))) # (!\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(5) & ((!\U3|U2|Mux5~7_combout\))) # (!\U3|U1|scan_code\(5) & (!\U3|U2|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U2|Mux5~8_combout\,
	datad => \U3|U2|Mux5~7_combout\,
	combout => \U3|U2|Mux5~9_combout\);

-- Location: LCCOMB_X53_Y34_N6
\U3|U2|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~11_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U2|Mux5~9_combout\ & ((!\U3|U2|Mux5~10_combout\))) # (!\U3|U2|Mux5~9_combout\ & (!\U3|U2|Mux5~6_combout\)))) # (!\U3|U1|scan_code\(4) & (((\U3|U2|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux5~6_combout\,
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U2|Mux5~10_combout\,
	datad => \U3|U2|Mux5~9_combout\,
	combout => \U3|U2|Mux5~11_combout\);

-- Location: LCCOMB_X54_Y34_N26
\U3|U2|bin_digit~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~4_combout\ = ((\U3|U1|scan_code\(6) & (\U3|U2|Mux5~5_combout\)) # (!\U3|U1|scan_code\(6) & ((\U3|U2|Mux5~11_combout\)))) # (!\U3|U2|bin_digit~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux5~5_combout\,
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|bin_digit~2_combout\,
	datad => \U3|U2|Mux5~11_combout\,
	combout => \U3|U2|bin_digit~4_combout\);

-- Location: FF_X54_Y34_N27
\U3|U2|bin_digit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(2));

-- Location: LCCOMB_X62_Y34_N28
\U1|control_v_dut|Selector130~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector130~0_combout\ = (\U1|control_v_dut|Rn[0][1]~72_combout\ & ((\U1|control_v_dut|Mux29~4_combout\) # ((\U1|control_v_dut|Rn[0][1]~22_combout\)))) # (!\U1|control_v_dut|Rn[0][1]~72_combout\ & 
-- (((!\U1|control_v_dut|Rn[0][1]~22_combout\ & \U3|U2|bin_digit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datab => \U1|control_v_dut|Mux29~4_combout\,
	datac => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datad => \U3|U2|bin_digit\(2),
	combout => \U1|control_v_dut|Selector130~0_combout\);

-- Location: LCCOMB_X62_Y34_N18
\U1|control_v_dut|Selector130~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector130~1_combout\ = (\U1|control_v_dut|Rn[0][1]~22_combout\ & ((\U1|control_v_dut|Selector130~0_combout\ & (!\U1|control_v_dut|SP\(2))) # (!\U1|control_v_dut|Selector130~0_combout\ & ((\U1|alu_v_dut|m2\(2)))))) # 
-- (!\U1|control_v_dut|Rn[0][1]~22_combout\ & (((\U1|control_v_dut|Selector130~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(2),
	datab => \U1|alu_v_dut|m2\(2),
	datac => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datad => \U1|control_v_dut|Selector130~0_combout\,
	combout => \U1|control_v_dut|Selector130~1_combout\);

-- Location: LCCOMB_X62_Y34_N26
\U1|control_v_dut|Selector130~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector130~2_combout\ = (\U1|control_v_dut|Rn[0][1]~23_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~59_combout\)) # (!\U1|control_v_dut|Rn[0][1]~23_combout\ & ((\U1|control_v_dut|Selector130~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|Rn[0][1]~23_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datad => \U1|control_v_dut|Selector130~1_combout\,
	combout => \U1|control_v_dut|Selector130~2_combout\);

-- Location: FF_X61_Y34_N19
\U1|control_v_dut|Rn[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector130~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[6][0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[6][2]~q\);

-- Location: LCCOMB_X61_Y34_N18
\U1|control_v_dut|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux13~2_combout\ = (\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|IR\(8))) # (!\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|IR\(8) & (\U1|control_v_dut|Rn[6][2]~q\)) # (!\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Rn[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|Rn[6][2]~q\,
	datad => \U1|control_v_dut|Rn[4][2]~q\,
	combout => \U1|control_v_dut|Mux13~2_combout\);

-- Location: LCCOMB_X61_Y34_N20
\U1|control_v_dut|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux13~3_combout\ = (\U1|control_v_dut|Mux13~2_combout\ & (((\U1|control_v_dut|Rn[7][2]~q\)) # (!\U1|control_v_dut|IR\(7)))) # (!\U1|control_v_dut|Mux13~2_combout\ & (\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[5][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux13~2_combout\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[5][2]~q\,
	datad => \U1|control_v_dut|Rn[7][2]~q\,
	combout => \U1|control_v_dut|Mux13~3_combout\);

-- Location: LCCOMB_X62_Y38_N10
\U1|control_v_dut|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux13~0_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Rn[1][2]~q\) # ((\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & (((!\U1|control_v_dut|IR\(8) & \U1|control_v_dut|Rn[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|Rn[1][2]~q\,
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|Rn[0][2]~q\,
	combout => \U1|control_v_dut|Mux13~0_combout\);

-- Location: LCCOMB_X62_Y38_N20
\U1|control_v_dut|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux13~1_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Mux13~0_combout\ & ((\U1|control_v_dut|Rn[3][2]~q\))) # (!\U1|control_v_dut|Mux13~0_combout\ & (\U1|control_v_dut|Rn[2][2]~q\)))) # (!\U1|control_v_dut|IR\(8) & 
-- (((\U1|control_v_dut|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|Rn[2][2]~q\,
	datac => \U1|control_v_dut|Rn[3][2]~q\,
	datad => \U1|control_v_dut|Mux13~0_combout\,
	combout => \U1|control_v_dut|Mux13~1_combout\);

-- Location: LCCOMB_X62_Y38_N0
\U1|control_v_dut|m3[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[2]~13_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux13~3_combout\)) # (!\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(9),
	datac => \U1|control_v_dut|Mux13~3_combout\,
	datad => \U1|control_v_dut|Mux13~1_combout\,
	combout => \U1|control_v_dut|m3[2]~13_combout\);

-- Location: LCCOMB_X59_Y33_N2
\U1|control_v_dut|Add4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~3_combout\ = (\U1|control_v_dut|SP\(1) & ((\U1|control_v_dut|SP[1]~22_combout\ & (\U1|control_v_dut|Add4~1\ & VCC)) # (!\U1|control_v_dut|SP[1]~22_combout\ & (!\U1|control_v_dut|Add4~1\)))) # (!\U1|control_v_dut|SP\(1) & 
-- ((\U1|control_v_dut|SP[1]~22_combout\ & (!\U1|control_v_dut|Add4~1\)) # (!\U1|control_v_dut|SP[1]~22_combout\ & ((\U1|control_v_dut|Add4~1\) # (GND)))))
-- \U1|control_v_dut|Add4~4\ = CARRY((\U1|control_v_dut|SP\(1) & (!\U1|control_v_dut|SP[1]~22_combout\ & !\U1|control_v_dut|Add4~1\)) # (!\U1|control_v_dut|SP\(1) & ((!\U1|control_v_dut|Add4~1\) # (!\U1|control_v_dut|SP[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(1),
	datab => \U1|control_v_dut|SP[1]~22_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add4~1\,
	combout => \U1|control_v_dut|Add4~3_combout\,
	cout => \U1|control_v_dut|Add4~4\);

-- Location: LCCOMB_X59_Y33_N4
\U1|control_v_dut|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~6_combout\ = ((\U1|control_v_dut|SP\(2) $ (\U1|control_v_dut|SP[1]~22_combout\ $ (\U1|control_v_dut|Add4~4\)))) # (GND)
-- \U1|control_v_dut|Add4~7\ = CARRY((\U1|control_v_dut|SP\(2) & (\U1|control_v_dut|SP[1]~22_combout\ & !\U1|control_v_dut|Add4~4\)) # (!\U1|control_v_dut|SP\(2) & ((\U1|control_v_dut|SP[1]~22_combout\) # (!\U1|control_v_dut|Add4~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(2),
	datab => \U1|control_v_dut|SP[1]~22_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add4~4\,
	combout => \U1|control_v_dut|Add4~6_combout\,
	cout => \U1|control_v_dut|Add4~7\);

-- Location: LCCOMB_X58_Y33_N14
\U1|control_v_dut|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~8_combout\ = (\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|Add4~6_combout\))) # (!\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|m3[2]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor6~combout\,
	datac => \U1|control_v_dut|m3[2]~13_combout\,
	datad => \U1|control_v_dut|Add4~6_combout\,
	combout => \U1|control_v_dut|Add4~8_combout\);

-- Location: FF_X59_Y33_N5
\U1|control_v_dut|SP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Add4~8_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(2));

-- Location: LCCOMB_X59_Y33_N6
\U1|control_v_dut|Add4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~9_combout\ = (\U1|control_v_dut|SP\(3) & ((\U1|control_v_dut|SP[1]~22_combout\ & (!\U1|control_v_dut|Add4~7\)) # (!\U1|control_v_dut|SP[1]~22_combout\ & ((\U1|control_v_dut|Add4~7\) # (GND))))) # (!\U1|control_v_dut|SP\(3) & 
-- ((\U1|control_v_dut|SP[1]~22_combout\ & (\U1|control_v_dut|Add4~7\ & VCC)) # (!\U1|control_v_dut|SP[1]~22_combout\ & (!\U1|control_v_dut|Add4~7\))))
-- \U1|control_v_dut|Add4~10\ = CARRY((\U1|control_v_dut|SP\(3) & ((!\U1|control_v_dut|Add4~7\) # (!\U1|control_v_dut|SP[1]~22_combout\))) # (!\U1|control_v_dut|SP\(3) & (!\U1|control_v_dut|SP[1]~22_combout\ & !\U1|control_v_dut|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(3),
	datab => \U1|control_v_dut|SP[1]~22_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add4~7\,
	combout => \U1|control_v_dut|Add4~9_combout\,
	cout => \U1|control_v_dut|Add4~10\);

-- Location: LCCOMB_X59_Y36_N24
\U1|control_v_dut|Add4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~11_combout\ = (\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|Add4~9_combout\)) # (!\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|m3[3]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Add4~9_combout\,
	datab => \U1|control_v_dut|WideNor6~combout\,
	datad => \U1|control_v_dut|m3[3]~12_combout\,
	combout => \U1|control_v_dut|Add4~11_combout\);

-- Location: FF_X59_Y36_N25
\U1|control_v_dut|SP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add4~11_combout\,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(3));

-- Location: LCCOMB_X59_Y33_N8
\U1|control_v_dut|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~12_combout\ = ((\U1|control_v_dut|SP\(4) $ (\U1|control_v_dut|SP[1]~22_combout\ $ (\U1|control_v_dut|Add4~10\)))) # (GND)
-- \U1|control_v_dut|Add4~13\ = CARRY((\U1|control_v_dut|SP\(4) & (\U1|control_v_dut|SP[1]~22_combout\ & !\U1|control_v_dut|Add4~10\)) # (!\U1|control_v_dut|SP\(4) & ((\U1|control_v_dut|SP[1]~22_combout\) # (!\U1|control_v_dut|Add4~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP\(4),
	datab => \U1|control_v_dut|SP[1]~22_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add4~10\,
	combout => \U1|control_v_dut|Add4~12_combout\,
	cout => \U1|control_v_dut|Add4~13\);

-- Location: LCCOMB_X58_Y33_N0
\U1|control_v_dut|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~14_combout\ = (\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|Add4~12_combout\))) # (!\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|m3[4]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[4]~11_combout\,
	datac => \U1|control_v_dut|WideNor6~combout\,
	datad => \U1|control_v_dut|Add4~12_combout\,
	combout => \U1|control_v_dut|Add4~14_combout\);

-- Location: FF_X59_Y33_N7
\U1|control_v_dut|SP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Add4~14_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(4));

-- Location: LCCOMB_X58_Y33_N6
\U1|control_v_dut|Add4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~17_combout\ = (\U1|control_v_dut|WideNor6~combout\ & (!\U1|control_v_dut|Add4~15_combout\)) # (!\U1|control_v_dut|WideNor6~combout\ & ((!\U1|control_v_dut|m3[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor6~combout\,
	datac => \U1|control_v_dut|Add4~15_combout\,
	datad => \U1|control_v_dut|m3[5]~10_combout\,
	combout => \U1|control_v_dut|Add4~17_combout\);

-- Location: FF_X59_Y33_N1
\U1|control_v_dut|SP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Add4~17_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(5));

-- Location: LCCOMB_X53_Y34_N14
\U3|U2|bin_digit~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~8_combout\ = (\U3|U1|scan_code\(6) & ((!\U3|U2|Mux0~11_combout\))) # (!\U3|U1|scan_code\(6) & (!\U3|U2|Mux0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U2|Mux0~7_combout\,
	datac => \U3|U1|scan_code\(6),
	datad => \U3|U2|Mux0~11_combout\,
	combout => \U3|U2|bin_digit~8_combout\);

-- Location: LCCOMB_X52_Y34_N2
\U3|U2|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~0_combout\ = (\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(1) & ((!\U3|U1|scan_code\(2)))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux2~0_combout\);

-- Location: LCCOMB_X52_Y34_N14
\U3|U2|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~1_combout\ = (\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(0)) # (!\U3|U1|scan_code\(3))))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(0) $ (!\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux2~1_combout\);

-- Location: LCCOMB_X52_Y34_N20
\U3|U2|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~2_combout\ = (\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(5))) # (!\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(5) & ((!\U3|U2|Mux0~0_combout\))) # (!\U3|U1|scan_code\(5) & (!\U3|U2|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U2|Mux2~1_combout\,
	datad => \U3|U2|Mux0~0_combout\,
	combout => \U3|U2|Mux2~2_combout\);

-- Location: LCCOMB_X52_Y34_N12
\U3|U2|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~3_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U2|Mux2~2_combout\ & ((!\U3|U2|Mux0~1_combout\))) # (!\U3|U2|Mux2~2_combout\ & (!\U3|U2|Mux2~0_combout\)))) # (!\U3|U1|scan_code\(4) & (((\U3|U2|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U2|Mux2~0_combout\,
	datac => \U3|U2|Mux0~1_combout\,
	datad => \U3|U2|Mux2~2_combout\,
	combout => \U3|U2|Mux2~3_combout\);

-- Location: LCCOMB_X52_Y34_N10
\U3|U2|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~4_combout\ = \U3|U1|scan_code\(2) $ (((\U3|U1|scan_code\(1)) # ((!\U3|U1|scan_code\(3) & \U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux2~4_combout\);

-- Location: LCCOMB_X55_Y34_N0
\U3|U2|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~5_combout\ = (\U3|U1|scan_code\(2) & (!\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(3)) # (\U3|U1|scan_code\(0))))) # (!\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(3)) # (!\U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux2~5_combout\);

-- Location: LCCOMB_X55_Y34_N26
\U3|U2|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~6_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(5)) # ((!\U3|U2|Mux2~5_combout\)))) # (!\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(5) & (!\U3|U2|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U2|Mux0~2_combout\,
	datad => \U3|U2|Mux2~5_combout\,
	combout => \U3|U2|Mux2~6_combout\);

-- Location: LCCOMB_X56_Y34_N26
\U3|U2|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~7_combout\ = (\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(0) & ((!\U3|U1|scan_code\(3)))) # (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux2~7_combout\);

-- Location: LCCOMB_X55_Y34_N20
\U3|U2|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~8_combout\ = (\U3|U1|scan_code\(5) & ((\U3|U2|Mux2~6_combout\ & ((!\U3|U2|Mux2~7_combout\))) # (!\U3|U2|Mux2~6_combout\ & (!\U3|U2|Mux2~4_combout\)))) # (!\U3|U1|scan_code\(5) & (((\U3|U2|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux2~4_combout\,
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U2|Mux2~6_combout\,
	datad => \U3|U2|Mux2~7_combout\,
	combout => \U3|U2|Mux2~8_combout\);

-- Location: LCCOMB_X55_Y34_N22
\U3|U2|bin_digit~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~7_combout\ = (\U3|U1|scan_code\(6) & (\U3|U2|Mux2~3_combout\)) # (!\U3|U1|scan_code\(6) & ((\U3|U2|Mux2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux2~3_combout\,
	datad => \U3|U2|Mux2~8_combout\,
	combout => \U3|U2|bin_digit~7_combout\);

-- Location: LCCOMB_X52_Y34_N30
\U3|U2|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~1_combout\ = (\U3|U1|scan_code\(1)) # ((\U3|U1|scan_code\(0) & ((!\U3|U1|scan_code\(6)))) # (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(6),
	combout => \U3|U2|Mux3~1_combout\);

-- Location: LCCOMB_X52_Y34_N8
\U3|U2|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~0_combout\ = (\U3|U1|scan_code\(1) & (((!\U3|U1|scan_code\(3)) # (!\U3|U1|scan_code\(0))) # (!\U3|U1|scan_code\(6)))) # (!\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(6) & (\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux3~0_combout\);

-- Location: LCCOMB_X52_Y34_N0
\U3|U2|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~10_combout\ = (\U3|U1|scan_code\(6) & (\U3|U1|scan_code\(3) $ (((\U3|U1|scan_code\(0)) # (!\U3|U1|scan_code\(1)))))) # (!\U3|U1|scan_code\(6) & (!\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(1)) # (\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux3~10_combout\);

-- Location: LCCOMB_X52_Y34_N6
\U3|U2|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~11_combout\ = (\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(4) & ((\U3|U2|Mux3~10_combout\) # (\U3|U1|scan_code\(2) $ (!\U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U2|Mux3~10_combout\,
	combout => \U3|U2|Mux3~11_combout\);

-- Location: LCCOMB_X52_Y34_N16
\U3|U2|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~2_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U2|Mux3~11_combout\ & (\U3|U2|Mux3~1_combout\)) # (!\U3|U2|Mux3~11_combout\ & ((!\U3|U2|Mux3~0_combout\))))) # (!\U3|U1|scan_code\(4) & (((\U3|U2|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux3~1_combout\,
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U2|Mux3~0_combout\,
	datad => \U3|U2|Mux3~11_combout\,
	combout => \U3|U2|Mux3~2_combout\);

-- Location: LCCOMB_X49_Y34_N10
\U3|U2|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~7_combout\ = (!\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(3) & !\U3|U1|scan_code\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux3~7_combout\);

-- Location: LCCOMB_X49_Y34_N28
\U3|U2|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~3_combout\ = (\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(4) $ (((\U3|U1|scan_code\(1)))))) # (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(4) $ (!\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux3~3_combout\);

-- Location: LCCOMB_X49_Y34_N22
\U3|U2|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~4_combout\ = (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(4) $ (\U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux3~4_combout\);

-- Location: LCCOMB_X49_Y34_N12
\U3|U2|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~6_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(6)) # ((!\U3|U2|Mux3~4_combout\)))) # (!\U3|U1|scan_code\(2) & (!\U3|U1|scan_code\(6) & ((!\U3|U2|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux3~4_combout\,
	datad => \U3|U2|Mux3~5_combout\,
	combout => \U3|U2|Mux3~6_combout\);

-- Location: LCCOMB_X49_Y34_N18
\U3|U2|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~8_combout\ = (\U3|U1|scan_code\(6) & ((\U3|U2|Mux3~6_combout\ & (!\U3|U2|Mux3~7_combout\)) # (!\U3|U2|Mux3~6_combout\ & ((!\U3|U2|Mux3~3_combout\))))) # (!\U3|U1|scan_code\(6) & (((\U3|U2|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux3~7_combout\,
	datab => \U3|U2|Mux3~3_combout\,
	datac => \U3|U1|scan_code\(6),
	datad => \U3|U2|Mux3~6_combout\,
	combout => \U3|U2|Mux3~8_combout\);

-- Location: LCCOMB_X54_Y34_N24
\U3|U2|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~9_combout\ = (\U3|U1|scan_code\(7)) # ((\U3|U1|scan_code\(5) & (\U3|U2|Mux3~2_combout\)) # (!\U3|U1|scan_code\(5) & ((\U3|U2|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(5),
	datab => \U3|U1|scan_code\(7),
	datac => \U3|U2|Mux3~2_combout\,
	datad => \U3|U2|Mux3~8_combout\,
	combout => \U3|U2|Mux3~9_combout\);

-- Location: LCCOMB_X50_Y34_N10
\U3|U2|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~6_combout\ = (\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(2)))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(5)) # (!\U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux7~6_combout\);

-- Location: LCCOMB_X50_Y34_N26
\U3|U2|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~7_combout\ = (\U3|U1|scan_code\(4) & !\U3|U2|Mux7~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datad => \U3|U2|Mux7~6_combout\,
	combout => \U3|U2|Mux7~7_combout\);

-- Location: LCCOMB_X49_Y34_N16
\U3|U2|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~8_combout\ = (\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(5) & !\U3|U1|scan_code\(0)))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0) & ((!\U3|U1|scan_code\(5)) # (!\U3|U1|scan_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux7~8_combout\);

-- Location: LCCOMB_X50_Y34_N12
\U3|U2|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~9_combout\ = (\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(1) & ((!\U3|U1|scan_code\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux7~9_combout\);

-- Location: LCCOMB_X50_Y34_N14
\U3|U2|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~10_combout\ = (\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(3) & ((!\U3|U2|Mux7~9_combout\))) # (!\U3|U1|scan_code\(3) & (!\U3|U2|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U2|Mux7~8_combout\,
	datad => \U3|U2|Mux7~9_combout\,
	combout => \U3|U2|Mux7~10_combout\);

-- Location: LCCOMB_X50_Y34_N0
\U3|U2|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~0_combout\ = (!\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(5))) # (!\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux7~0_combout\);

-- Location: LCCOMB_X50_Y34_N20
\U3|U2|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~2_combout\ = (\U3|U1|scan_code\(4) $ (!\U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux7~2_combout\);

-- Location: LCCOMB_X50_Y34_N2
\U3|U2|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~1_combout\ = (\U3|U1|scan_code\(5) & ((\U3|U1|scan_code\(0)) # ((!\U3|U1|scan_code\(3)) # (!\U3|U1|scan_code\(4))))) # (!\U3|U1|scan_code\(5) & ((\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(0))) # (!\U3|U1|scan_code\(4) & 
-- ((\U3|U1|scan_code\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux7~1_combout\);

-- Location: LCCOMB_X50_Y34_N22
\U3|U2|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~3_combout\ = (\U3|U1|scan_code\(1) & (((\U3|U1|scan_code\(2)) # (!\U3|U2|Mux7~1_combout\)))) # (!\U3|U1|scan_code\(1) & (\U3|U2|Mux7~2_combout\ & (!\U3|U1|scan_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U2|Mux7~2_combout\,
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U2|Mux7~1_combout\,
	combout => \U3|U2|Mux7~3_combout\);

-- Location: LCCOMB_X48_Y34_N20
\U3|U2|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~4_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(0)) # ((!\U3|U1|scan_code\(5) & !\U3|U1|scan_code\(3))))) # (!\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(5)) # ((\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(5),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux7~4_combout\);

-- Location: LCCOMB_X50_Y34_N28
\U3|U2|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~5_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U2|Mux7~3_combout\ & ((\U3|U2|Mux7~4_combout\))) # (!\U3|U2|Mux7~3_combout\ & (!\U3|U2|Mux7~0_combout\)))) # (!\U3|U1|scan_code\(2) & (((\U3|U2|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U2|Mux7~0_combout\,
	datac => \U3|U2|Mux7~3_combout\,
	datad => \U3|U2|Mux7~4_combout\,
	combout => \U3|U2|Mux7~5_combout\);

-- Location: LCCOMB_X50_Y34_N4
\U3|U2|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~11_combout\ = (\U3|U1|scan_code\(6) & ((\U3|U2|Mux7~7_combout\) # ((\U3|U2|Mux7~10_combout\)))) # (!\U3|U1|scan_code\(6) & (((\U3|U2|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux7~7_combout\,
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux7~10_combout\,
	datad => \U3|U2|Mux7~5_combout\,
	combout => \U3|U2|Mux7~11_combout\);

-- Location: LCCOMB_X54_Y34_N0
\U3|U2|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~1_combout\ = (\U3|U1|scan_code\(6) & ((\U3|U2|Mux5~5_combout\))) # (!\U3|U1|scan_code\(6) & (\U3|U2|Mux5~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux5~11_combout\,
	datad => \U3|U2|Mux5~5_combout\,
	combout => \U3|U2|process_0~1_combout\);

-- Location: LCCOMB_X53_Y34_N30
\U3|U2|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~9_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(5)) # ((\U3|U1|scan_code\(1))))) # (!\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(1) & !\U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(5) & (!\U3|U1|scan_code\(1) & 
-- \U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux6~9_combout\);

-- Location: LCCOMB_X53_Y34_N0
\U3|U2|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~5_combout\ = (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(1) & \U3|U1|scan_code\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux6~5_combout\);

-- Location: LCCOMB_X49_Y34_N30
\U3|U2|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~6_combout\ = (\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(1)) # (\U3|U1|scan_code\(2) $ (!\U3|U1|scan_code\(5))))) # (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(2) $ (!\U3|U1|scan_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U1|scan_code\(5),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux6~6_combout\);

-- Location: LCCOMB_X49_Y34_N0
\U3|U2|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~7_combout\ = (\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(2) $ (((\U3|U1|scan_code\(1) & !\U3|U1|scan_code\(5)))))) # (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(2) $ (\U3|U1|scan_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux6~7_combout\);

-- Location: LCCOMB_X49_Y34_N6
\U3|U2|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~8_combout\ = (\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(6)) # ((\U3|U2|Mux6~6_combout\)))) # (!\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(6) & ((!\U3|U2|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux6~6_combout\,
	datad => \U3|U2|Mux6~7_combout\,
	combout => \U3|U2|Mux6~8_combout\);

-- Location: LCCOMB_X54_Y34_N12
\U3|U2|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~10_combout\ = (\U3|U1|scan_code\(6) & ((\U3|U2|Mux6~8_combout\ & (\U3|U2|Mux6~9_combout\)) # (!\U3|U2|Mux6~8_combout\ & ((!\U3|U2|Mux6~5_combout\))))) # (!\U3|U1|scan_code\(6) & (((\U3|U2|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U2|Mux6~9_combout\,
	datac => \U3|U2|Mux6~5_combout\,
	datad => \U3|U2|Mux6~8_combout\,
	combout => \U3|U2|Mux6~10_combout\);

-- Location: LCCOMB_X49_Y34_N14
\U3|U2|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~1_combout\ = (\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(6) $ (((\U3|U1|scan_code\(2)) # (\U3|U1|scan_code\(5)))))) # (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(6) & !\U3|U1|scan_code\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(6),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux6~1_combout\);

-- Location: LCCOMB_X49_Y34_N8
\U3|U2|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~0_combout\ = (\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(5)) # (\U3|U1|scan_code\(6))))) # (!\U3|U1|scan_code\(3) & (((\U3|U1|scan_code\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(6),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux6~0_combout\);

-- Location: LCCOMB_X49_Y34_N24
\U3|U2|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~2_combout\ = (\U3|U2|Mux6~1_combout\ & (!\U3|U2|Mux6~0_combout\ & !\U3|U1|scan_code\(0))) # (!\U3|U2|Mux6~1_combout\ & ((\U3|U1|scan_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U2|Mux6~1_combout\,
	datac => \U3|U2|Mux6~0_combout\,
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux6~2_combout\);

-- Location: LCCOMB_X49_Y34_N2
\U3|U2|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~3_combout\ = (\U3|U2|Mux6~1_combout\ & ((\U3|U1|scan_code\(0)) # (!\U3|U2|Mux6~0_combout\))) # (!\U3|U2|Mux6~1_combout\ & (\U3|U2|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U2|Mux6~1_combout\,
	datac => \U3|U2|Mux6~0_combout\,
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux6~3_combout\);

-- Location: LCCOMB_X49_Y34_N4
\U3|U2|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~4_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U2|Mux6~2_combout\ & (\U3|U1|scan_code\(1))) # (!\U3|U2|Mux6~2_combout\ & ((\U3|U2|Mux6~3_combout\))))) # (!\U3|U1|scan_code\(2) & (((!\U3|U2|Mux6~3_combout\) # (!\U3|U1|scan_code\(1))) # 
-- (!\U3|U2|Mux6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U2|Mux6~2_combout\,
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U2|Mux6~3_combout\,
	combout => \U3|U2|Mux6~4_combout\);

-- Location: LCCOMB_X54_Y34_N22
\U3|U2|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~0_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U2|Mux6~4_combout\))) # (!\U3|U1|scan_code\(4) & (\U3|U2|Mux6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux6~10_combout\,
	datab => \U3|U1|scan_code\(4),
	datad => \U3|U2|Mux6~4_combout\,
	combout => \U3|U2|process_0~0_combout\);

-- Location: LCCOMB_X54_Y34_N2
\U3|U2|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~2_combout\ = (\U3|U2|process_0~1_combout\) # ((\U3|U2|Mux7~11_combout\ & ((\U3|U2|process_0~0_combout\) # (!\U3|U2|Mux3~9_combout\))) # (!\U3|U2|Mux7~11_combout\ & (\U3|U2|process_0~0_combout\ & !\U3|U2|Mux3~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux7~11_combout\,
	datab => \U3|U2|process_0~1_combout\,
	datac => \U3|U2|process_0~0_combout\,
	datad => \U3|U2|Mux3~9_combout\,
	combout => \U3|U2|process_0~2_combout\);

-- Location: LCCOMB_X54_Y34_N20
\U3|U2|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~3_combout\ = ((\U3|U2|Mux3~9_combout\ & (\U3|U2|Mux4~11_combout\ & \U3|U2|process_0~2_combout\)) # (!\U3|U2|Mux3~9_combout\ & (!\U3|U2|Mux4~11_combout\ & !\U3|U2|process_0~2_combout\))) # (!\U3|U2|Mux1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux3~9_combout\,
	datab => \U3|U2|Mux1~4_combout\,
	datac => \U3|U2|Mux4~11_combout\,
	datad => \U3|U2|process_0~2_combout\,
	combout => \U3|U2|process_0~3_combout\);

-- Location: LCCOMB_X54_Y34_N14
\U3|U2|bin_digit~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~9_combout\ = (\U3|U2|bin_digit~7_combout\) # (((\U3|U2|bin_digit~8_combout\ & !\U3|U2|process_0~3_combout\)) # (!\U3|U2|bin_digit~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|bin_digit~8_combout\,
	datab => \U3|U2|bin_digit~7_combout\,
	datac => \U3|U2|bin_digit~2_combout\,
	datad => \U3|U2|process_0~3_combout\,
	combout => \U3|U2|bin_digit~9_combout\);

-- Location: FF_X54_Y34_N15
\U3|U2|bin_digit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(5));

-- Location: LCCOMB_X59_Y34_N12
\U1|control_v_dut|Selector127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector127~0_combout\ = (\U1|control_v_dut|Rn[0][1]~22_combout\ & ((\U1|alu_v_dut|m2\(5)) # ((\U1|control_v_dut|Rn[0][1]~72_combout\)))) # (!\U1|control_v_dut|Rn[0][1]~22_combout\ & (((!\U1|control_v_dut|Rn[0][1]~72_combout\ & 
-- \U3|U2|bin_digit\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datab => \U1|alu_v_dut|m2\(5),
	datac => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datad => \U3|U2|bin_digit\(5),
	combout => \U1|control_v_dut|Selector127~0_combout\);

-- Location: LCCOMB_X59_Y34_N2
\U1|control_v_dut|Selector127~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector127~1_combout\ = (\U1|control_v_dut|Rn[0][1]~72_combout\ & ((\U1|control_v_dut|Selector127~0_combout\ & ((!\U1|control_v_dut|SP\(5)))) # (!\U1|control_v_dut|Selector127~0_combout\ & (\U1|control_v_dut|Mux26~4_combout\)))) # 
-- (!\U1|control_v_dut|Rn[0][1]~72_combout\ & (((\U1|control_v_dut|Selector127~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux26~4_combout\,
	datab => \U1|control_v_dut|SP\(5),
	datac => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datad => \U1|control_v_dut|Selector127~0_combout\,
	combout => \U1|control_v_dut|Selector127~1_combout\);

-- Location: LCCOMB_X59_Y34_N16
\U1|control_v_dut|Selector127~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector127~2_combout\ = (\U1|control_v_dut|Rn[0][1]~23_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~74_combout\)) # (!\U1|control_v_dut|Rn[0][1]~23_combout\ & ((\U1|control_v_dut|Selector127~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|Rn[0][1]~23_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	datad => \U1|control_v_dut|Selector127~1_combout\,
	combout => \U1|control_v_dut|Selector127~2_combout\);

-- Location: FF_X59_Y34_N17
\U1|control_v_dut|Rn[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector127~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][5]~q\);

-- Location: LCCOMB_X57_Y34_N4
\U1|control_v_dut|Selector361~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector361~2_combout\ = (\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|IR\(2)) # (\U1|control_v_dut|Rn[5][5]~q\)))) # (!\U1|control_v_dut|IR\(1) & (\U1|control_v_dut|Rn[4][5]~q\ & (!\U1|control_v_dut|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(1),
	datab => \U1|control_v_dut|Rn[4][5]~q\,
	datac => \U1|control_v_dut|IR\(2),
	datad => \U1|control_v_dut|Rn[5][5]~q\,
	combout => \U1|control_v_dut|Selector361~2_combout\);

-- Location: LCCOMB_X57_Y34_N18
\U1|control_v_dut|Selector361~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector361~3_combout\ = (\U1|control_v_dut|Selector361~2_combout\ & ((\U1|control_v_dut|Rn[7][5]~q\) # ((!\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|Selector361~2_combout\ & (((\U1|control_v_dut|Rn[6][5]~q\ & 
-- \U1|control_v_dut|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[7][5]~q\,
	datab => \U1|control_v_dut|Selector361~2_combout\,
	datac => \U1|control_v_dut|Rn[6][5]~q\,
	datad => \U1|control_v_dut|IR\(2),
	combout => \U1|control_v_dut|Selector361~3_combout\);

-- Location: LCCOMB_X63_Y34_N4
\U1|control_v_dut|Selector361~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector361~0_combout\ = (\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|IR\(2))))) # (!\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|IR\(2) & (\U1|control_v_dut|Rn[2][5]~q\)) # (!\U1|control_v_dut|IR\(2) & 
-- ((\U1|control_v_dut|Rn[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][5]~q\,
	datab => \U1|control_v_dut|IR\(1),
	datac => \U1|control_v_dut|IR\(2),
	datad => \U1|control_v_dut|Rn[0][5]~q\,
	combout => \U1|control_v_dut|Selector361~0_combout\);

-- Location: LCCOMB_X57_Y34_N26
\U1|control_v_dut|Selector361~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector361~1_combout\ = (\U1|control_v_dut|IR\(1) & ((\U1|control_v_dut|Selector361~0_combout\ & ((\U1|control_v_dut|Rn[3][5]~q\))) # (!\U1|control_v_dut|Selector361~0_combout\ & (\U1|control_v_dut|Rn[1][5]~q\)))) # 
-- (!\U1|control_v_dut|IR\(1) & (((\U1|control_v_dut|Selector361~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[1][5]~q\,
	datab => \U1|control_v_dut|Rn[3][5]~q\,
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|Selector361~0_combout\,
	combout => \U1|control_v_dut|Selector361~1_combout\);

-- Location: LCCOMB_X56_Y36_N28
\U1|control_v_dut|m4[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m4[5]~10_combout\ = (\U1|control_v_dut|IR\(3) & (\U1|control_v_dut|Selector361~3_combout\)) # (!\U1|control_v_dut|IR\(3) & ((\U1|control_v_dut|Selector361~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector361~3_combout\,
	datab => \U1|control_v_dut|Selector361~1_combout\,
	datad => \U1|control_v_dut|IR\(3),
	combout => \U1|control_v_dut|m4[5]~10_combout\);

-- Location: FF_X56_Y36_N29
\U1|control_v_dut|m4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|m4[5]~10_combout\,
	asdata => \U1|control_v_dut|Mux26~4_combout\,
	sload => \U1|control_v_dut|m4[4]~12_combout\,
	ena => \U1|control_v_dut|m4[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|m4\(5));

-- Location: LCCOMB_X57_Y36_N0
\U1|alu_v_dut|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Equal2~5_combout\ = (!\U1|control_v_dut|m4\(5) & (!\U1|control_v_dut|m4\(4) & \U1|alu_v_dut|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m4\(5),
	datac => \U1|control_v_dut|m4\(4),
	datad => \U1|alu_v_dut|Equal2~3_combout\,
	combout => \U1|alu_v_dut|Equal2~5_combout\);

-- Location: LCCOMB_X53_Y42_N6
\U1|alu_v_dut|m2[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|m2[1]~24_combout\ = (\U1|alu_v_dut|m2[1]~104_combout\ & ((\U1|alu_v_dut|m2[7]~22_combout\) # ((\U1|alu_v_dut|m2[1]~23_combout\ & !\U1|alu_v_dut|Equal2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[7]~22_combout\,
	datab => \U1|alu_v_dut|m2[1]~23_combout\,
	datac => \U1|alu_v_dut|Equal2~5_combout\,
	datad => \U1|alu_v_dut|m2[1]~104_combout\,
	combout => \U1|alu_v_dut|m2[1]~24_combout\);

-- Location: LCCOMB_X45_Y41_N6
\U1|alu_v_dut|ShiftRight0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight0~3_combout\ = (\U1|control_v_dut|m4\(0) & (\U1|control_v_dut|m3\(1))) # (!\U1|control_v_dut|m4\(0) & ((\U1|control_v_dut|m3\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datac => \U1|control_v_dut|m3\(1),
	datad => \U1|control_v_dut|m3\(0),
	combout => \U1|alu_v_dut|ShiftRight0~3_combout\);

-- Location: LCCOMB_X50_Y42_N2
\U1|alu_v_dut|ShiftRight1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~7_combout\ = (\U1|alu_v_dut|ShiftRight1~6_combout\ & ((\U1|alu_v_dut|ShiftRight0~2_combout\) # ((\U1|alu_v_dut|ShiftRight1~5_combout\)))) # (!\U1|alu_v_dut|ShiftRight1~6_combout\ & (((\U1|alu_v_dut|ShiftRight0~3_combout\ & 
-- !\U1|alu_v_dut|ShiftRight1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~2_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~6_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~3_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~5_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~7_combout\);

-- Location: LCCOMB_X50_Y42_N14
\U1|alu_v_dut|ShiftRight1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftRight1~11_combout\ = (\U1|alu_v_dut|ShiftRight1~5_combout\ & ((\U1|alu_v_dut|ShiftRight1~7_combout\ & (\U1|alu_v_dut|ShiftRight1~10_combout\)) # (!\U1|alu_v_dut|ShiftRight1~7_combout\ & ((\U1|alu_v_dut|ShiftRight1~4_combout\))))) # 
-- (!\U1|alu_v_dut|ShiftRight1~5_combout\ & (\U1|alu_v_dut|ShiftRight1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight1~5_combout\,
	datab => \U1|alu_v_dut|ShiftRight1~7_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~10_combout\,
	datad => \U1|alu_v_dut|ShiftRight1~4_combout\,
	combout => \U1|alu_v_dut|ShiftRight1~11_combout\);

-- Location: LCCOMB_X52_Y38_N6
\U1|alu_v_dut|ShiftLeft0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|ShiftLeft0~33_combout\ = (\U1|alu_v_dut|Equal2~4_combout\ & (!\U1|control_v_dut|m4\(2) & (\U1|alu_v_dut|ShiftRight0~26_combout\ & !\U1|control_v_dut|m4\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Equal2~4_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datac => \U1|alu_v_dut|ShiftRight0~26_combout\,
	datad => \U1|control_v_dut|m4\(1),
	combout => \U1|alu_v_dut|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X52_Y42_N30
\U1|alu_v_dut|Selector23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~5_combout\ = (\U1|alu_v_dut|ShiftLeft0~33_combout\) # ((\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|alu_v_dut|ShiftRight1~11_combout\ & !\U1|alu_v_dut|ShiftRight1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(1),
	datab => \U1|alu_v_dut|ShiftRight1~11_combout\,
	datac => \U1|alu_v_dut|ShiftRight1~15_combout\,
	datad => \U1|alu_v_dut|ShiftLeft0~33_combout\,
	combout => \U1|alu_v_dut|Selector23~5_combout\);

-- Location: LCCOMB_X52_Y41_N20
\U1|alu_v_dut|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~2_combout\ = (\U1|alu_v_dut|m2[1]~18_combout\ & (((\U1|alu_v_dut|ShiftRight0~2_combout\) # (\U1|alu_v_dut|m2[1]~17_combout\)))) # (!\U1|alu_v_dut|m2[1]~18_combout\ & (\U1|alu_v_dut|ShiftRight0~3_combout\ & 
-- ((!\U1|alu_v_dut|m2[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|ShiftRight0~3_combout\,
	datab => \U1|alu_v_dut|m2[1]~18_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~2_combout\,
	datad => \U1|alu_v_dut|m2[1]~17_combout\,
	combout => \U1|alu_v_dut|Selector23~2_combout\);

-- Location: LCCOMB_X52_Y40_N6
\U1|alu_v_dut|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~3_combout\ = (\U1|alu_v_dut|Selector23~2_combout\ & ((\U1|alu_v_dut|ShiftRight2~7_combout\) # ((!\U1|alu_v_dut|m2[1]~17_combout\)))) # (!\U1|alu_v_dut|Selector23~2_combout\ & (((\U1|alu_v_dut|ShiftRight2~4_combout\ & 
-- \U1|alu_v_dut|m2[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector23~2_combout\,
	datab => \U1|alu_v_dut|ShiftRight2~7_combout\,
	datac => \U1|alu_v_dut|ShiftRight2~4_combout\,
	datad => \U1|alu_v_dut|m2[1]~17_combout\,
	combout => \U1|alu_v_dut|Selector23~3_combout\);

-- Location: LCCOMB_X52_Y42_N28
\U1|alu_v_dut|Selector23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~4_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & (((\U1|alu_v_dut|Selector23~3_combout\)))) # (!\U1|control_v_dut|flagToShifthAndRot\(1) & (\U1|alu_v_dut|ShiftRight0~21_combout\ & (!\U1|alu_v_dut|ShiftRight0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(1),
	datab => \U1|alu_v_dut|ShiftRight0~21_combout\,
	datac => \U1|alu_v_dut|ShiftRight0~25_combout\,
	datad => \U1|alu_v_dut|Selector23~3_combout\,
	combout => \U1|alu_v_dut|Selector23~4_combout\);

-- Location: LCCOMB_X52_Y42_N12
\U1|alu_v_dut|Selector23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~6_combout\ = (\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|control_v_dut|flagToShifthAndRot\(2) & (\U1|alu_v_dut|Selector23~5_combout\)) # (!\U1|control_v_dut|flagToShifthAndRot\(2) & ((\U1|alu_v_dut|Selector23~4_combout\))))) 
-- # (!\U1|control_v_dut|flagToShifthAndRot\(1) & ((\U1|alu_v_dut|Selector23~5_combout\) # ((\U1|control_v_dut|flagToShifthAndRot\(2) & \U1|alu_v_dut|Selector23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|flagToShifthAndRot\(1),
	datab => \U1|control_v_dut|flagToShifthAndRot\(2),
	datac => \U1|alu_v_dut|Selector23~5_combout\,
	datad => \U1|alu_v_dut|Selector23~4_combout\,
	combout => \U1|alu_v_dut|Selector23~6_combout\);

-- Location: LCCOMB_X57_Y39_N8
\U1|alu_v_dut|Selector23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~7_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & ((\U1|control_v_dut|m4\(0) & ((\U1|alu_v_dut|m2[1]~21_combout\) # (\U1|control_v_dut|m3\(0)))) # (!\U1|control_v_dut|m4\(0) & (\U1|alu_v_dut|m2[1]~21_combout\ & 
-- \U1|control_v_dut|m3\(0))))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|alu_v_dut|m2[1]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~20_combout\,
	datab => \U1|control_v_dut|m4\(0),
	datac => \U1|alu_v_dut|m2[1]~21_combout\,
	datad => \U1|control_v_dut|m3\(0),
	combout => \U1|alu_v_dut|Selector23~7_combout\);

-- Location: LCCOMB_X48_Y39_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[238]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[238]~102_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[221]~88_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[221]~88_combout\)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[221]~88_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[238]~102_combout\);

-- Location: LCCOMB_X48_Y39_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[237]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[237]~103_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[220]~89_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[237]~103_combout\);

-- Location: LCCOMB_X48_Y39_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[236]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[219]~90_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[219]~90_combout\)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[219]~90_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\);

-- Location: LCCOMB_X49_Y38_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[235]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[235]~105_combout\ = (\U1|control_v_dut|m4\(15) & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91_combout\)))) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91_combout\))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[218]~91_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[235]~105_combout\);

-- Location: LCCOMB_X49_Y38_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[234]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[234]~106_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[217]~92_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[217]~92_combout\)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[217]~92_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[234]~106_combout\);

-- Location: LCCOMB_X49_Y41_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[233]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[233]~107_combout\ = (\U1|control_v_dut|m4\(15) & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93_combout\)))) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93_combout\))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[216]~93_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[233]~107_combout\);

-- Location: LCCOMB_X49_Y39_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[232]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[232]~108_combout\ = (\U1|control_v_dut|m4\(15) & (((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\)))) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\))) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[232]~108_combout\);

-- Location: LCCOMB_X49_Y40_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[231]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[231]~109_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[214]~95_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[231]~109_combout\);

-- Location: LCCOMB_X48_Y40_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[230]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[213]~96_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[213]~96_combout\)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[213]~96_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\);

-- Location: LCCOMB_X48_Y40_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[229]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[229]~111_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[212]~97_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[229]~111_combout\);

-- Location: LCCOMB_X48_Y40_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[228]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[228]~112_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[211]~98_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[211]~98_combout\)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[211]~98_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[228]~112_combout\);

-- Location: LCCOMB_X48_Y40_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[227]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[227]~113_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99_combout\)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[210]~99_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[227]~113_combout\);

-- Location: LCCOMB_X48_Y40_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[226]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[226]~114_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[209]~100_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[209]~100_combout\)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[209]~100_combout\,
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[226]~114_combout\);

-- Location: LCCOMB_X48_Y40_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[225]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[225]~115_combout\ = (\U1|control_v_dut|m4\(15) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101_combout\)) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101_combout\)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[208]~101_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[225]~115_combout\);

-- Location: LCCOMB_X48_Y40_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[224]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[224]~116_combout\ = (\U1|control_v_dut|m4\(15) & (((\U1|control_v_dut|m3\(1))))) # (!\U1|control_v_dut|m4\(15) & 
-- ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|control_v_dut|m3\(1)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datab => \U1|control_v_dut|m4\(15),
	datac => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|control_v_dut|m3\(1),
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[224]~116_combout\);

-- Location: LCCOMB_X48_Y40_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ = CARRY((\U1|control_v_dut|m3\(0)) # (!\U1|control_v_dut|m4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(0),
	datab => \U1|control_v_dut|m3\(0),
	datad => VCC,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\);

-- Location: LCCOMB_X48_Y40_N18
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ = CARRY((\U1|control_v_dut|m4\(1) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[224]~116_combout\))) # (!\U1|control_v_dut|m4\(1) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[224]~116_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(1),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[224]~116_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\);

-- Location: LCCOMB_X48_Y40_N20
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[225]~115_combout\ & 
-- ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\) # (!\U1|control_v_dut|m4\(2)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[225]~115_combout\ & (!\U1|control_v_dut|m4\(2) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[225]~115_combout\,
	datab => \U1|control_v_dut|m4\(2),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\);

-- Location: LCCOMB_X48_Y40_N22
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[226]~114_combout\ & (\U1|control_v_dut|m4\(3) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[226]~114_combout\ & ((\U1|control_v_dut|m4\(3)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[226]~114_combout\,
	datab => \U1|control_v_dut|m4\(3),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\);

-- Location: LCCOMB_X48_Y40_N24
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[227]~113_combout\ & 
-- ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\) # (!\U1|control_v_dut|m4\(4)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[227]~113_combout\ & (!\U1|control_v_dut|m4\(4) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[227]~113_combout\,
	datab => \U1|control_v_dut|m4\(4),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X48_Y40_N26
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\U1|control_v_dut|m4\(5) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[228]~112_combout\))) # (!\U1|control_v_dut|m4\(5) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[228]~112_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(5),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[228]~112_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X48_Y40_N28
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((\U1|control_v_dut|m4\(6) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[229]~111_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)) # (!\U1|control_v_dut|m4\(6) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[229]~111_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(6),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[229]~111_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X48_Y40_N30
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\U1|control_v_dut|m4\(7) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\))) # (!\U1|control_v_dut|m4\(7) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(7),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X48_Y39_N0
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((\U1|control_v_dut|m4\(8) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[231]~109_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\)) # (!\U1|control_v_dut|m4\(8) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[231]~109_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(8),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[231]~109_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X48_Y39_N2
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ = CARRY((\U1|control_v_dut|m4\(9) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[232]~108_combout\))) # (!\U1|control_v_dut|m4\(9) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[232]~108_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(9),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[232]~108_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\);

-- Location: LCCOMB_X48_Y39_N4
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ = CARRY((\U1|control_v_dut|m4\(10) & (\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[233]~107_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\)) # (!\U1|control_v_dut|m4\(10) & ((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[233]~107_combout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(10),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[233]~107_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\);

-- Location: LCCOMB_X48_Y39_N6
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[234]~106_combout\ & (\U1|control_v_dut|m4\(11) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\)) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[234]~106_combout\ & ((\U1|control_v_dut|m4\(11)) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[234]~106_combout\,
	datab => \U1|control_v_dut|m4\(11),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\);

-- Location: LCCOMB_X48_Y39_N8
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[235]~105_combout\ & 
-- ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\) # (!\U1|control_v_dut|m4\(12)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[235]~105_combout\ & (!\U1|control_v_dut|m4\(12) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[235]~105_combout\,
	datab => \U1|control_v_dut|m4\(12),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\);

-- Location: LCCOMB_X48_Y39_N10
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ = CARRY((\U1|control_v_dut|m4\(13) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\))) # (!\U1|control_v_dut|m4\(13) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(13),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\);

-- Location: LCCOMB_X48_Y39_N12
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ = CARRY((\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[237]~103_combout\ & 
-- ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\) # (!\U1|control_v_dut|m4\(14)))) # (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[237]~103_combout\ & (!\U1|control_v_dut|m4\(14) & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[237]~103_combout\,
	datab => \U1|control_v_dut|m4\(14),
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\);

-- Location: LCCOMB_X48_Y39_N14
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ = CARRY((\U1|control_v_dut|m4\(15) & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\) # 
-- (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[238]~102_combout\))) # (!\U1|control_v_dut|m4\(15) & (!\U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[238]~102_combout\ & 
-- !\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m4\(15),
	datab => \U1|alu_v_dut|Div0|auto_generated|divider|divider|StageOut[238]~102_combout\,
	datad => VCC,
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\,
	cout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\);

-- Location: LCCOMB_X48_Y39_N16
\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\,
	combout => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X48_Y39_N26
\U1|alu_v_dut|Selector23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~8_combout\ = (\U1|alu_v_dut|m2[1]~20_combout\ & (((\U1|alu_v_dut|Selector23~7_combout\)))) # (!\U1|alu_v_dut|m2[1]~20_combout\ & ((\U1|alu_v_dut|Selector23~7_combout\ & (\U1|alu_v_dut|Selector23~6_combout\)) # 
-- (!\U1|alu_v_dut|Selector23~7_combout\ & ((!\U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2[1]~20_combout\,
	datab => \U1|alu_v_dut|Selector23~6_combout\,
	datac => \U1|alu_v_dut|Selector23~7_combout\,
	datad => \U1|alu_v_dut|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Selector23~8_combout\);

-- Location: LCCOMB_X53_Y42_N26
\U1|alu_v_dut|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~0_combout\ = (\U1|alu_v_dut|m2[1]~15_combout\ & (((\U1|alu_v_dut|m2[1]~16_combout\)))) # (!\U1|alu_v_dut|m2[1]~15_combout\ & ((\U1|alu_v_dut|m2[1]~16_combout\ & ((\U1|alu_v_dut|Add0~0_combout\))) # 
-- (!\U1|alu_v_dut|m2[1]~16_combout\ & (\U1|alu_v_dut|Add7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Add7~0_combout\,
	datab => \U1|alu_v_dut|m2[1]~15_combout\,
	datac => \U1|alu_v_dut|m2[1]~16_combout\,
	datad => \U1|alu_v_dut|Add0~0_combout\,
	combout => \U1|alu_v_dut|Selector23~0_combout\);

-- Location: LCCOMB_X49_Y42_N0
\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[240]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[240]~120_combout\ = (\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|control_v_dut|m3\(0))) # 
-- (!\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(0),
	datac => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[240]~120_combout\);

-- Location: LCCOMB_X49_Y42_N2
\U1|alu_v_dut|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~1_combout\ = (\U1|alu_v_dut|Selector23~0_combout\ & (((\U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[240]~120_combout\) # (!\U1|alu_v_dut|m2[1]~15_combout\)))) # (!\U1|alu_v_dut|Selector23~0_combout\ & 
-- (\U1|alu_v_dut|Add6~0_combout\ & (\U1|alu_v_dut|m2[1]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|Selector23~0_combout\,
	datab => \U1|alu_v_dut|Add6~0_combout\,
	datac => \U1|alu_v_dut|m2[1]~15_combout\,
	datad => \U1|alu_v_dut|Mod0|auto_generated|divider|divider|StageOut[240]~120_combout\,
	combout => \U1|alu_v_dut|Selector23~1_combout\);

-- Location: LCCOMB_X48_Y39_N20
\U1|alu_v_dut|Selector23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~9_combout\ = (\U1|control_v_dut|opcode\(2) & ((\U1|alu_v_dut|m2[1]~14_combout\) # ((\U1|alu_v_dut|Selector23~1_combout\)))) # (!\U1|control_v_dut|opcode\(2) & (!\U1|alu_v_dut|m2[1]~14_combout\ & 
-- (\U1|alu_v_dut|Selector23~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|opcode\(2),
	datab => \U1|alu_v_dut|m2[1]~14_combout\,
	datac => \U1|alu_v_dut|Selector23~8_combout\,
	datad => \U1|alu_v_dut|Selector23~1_combout\,
	combout => \U1|alu_v_dut|Selector23~9_combout\);

-- Location: LCCOMB_X48_Y39_N18
\U1|alu_v_dut|Selector23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~10_combout\ = (\U1|alu_v_dut|m2[1]~14_combout\ & ((\U1|alu_v_dut|Selector23~9_combout\ & (!\U1|control_v_dut|m3\(0))) # (!\U1|alu_v_dut|Selector23~9_combout\ & ((\U1|alu_v_dut|temp\(0)))))) # (!\U1|alu_v_dut|m2[1]~14_combout\ & 
-- (((\U1|alu_v_dut|Selector23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3\(0),
	datab => \U1|alu_v_dut|temp\(0),
	datac => \U1|alu_v_dut|m2[1]~14_combout\,
	datad => \U1|alu_v_dut|Selector23~9_combout\,
	combout => \U1|alu_v_dut|Selector23~10_combout\);

-- Location: LCCOMB_X48_Y39_N30
\U1|alu_v_dut|Selector23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|Selector23~11_combout\ = (!\U1|alu_v_dut|m2[1]~24_combout\ & \U1|alu_v_dut|Selector23~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|alu_v_dut|m2[1]~24_combout\,
	datad => \U1|alu_v_dut|Selector23~10_combout\,
	combout => \U1|alu_v_dut|Selector23~11_combout\);

-- Location: FF_X48_Y39_N31
\U1|alu_v_dut|m2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|Selector23~11_combout\,
	ena => \U1|alu_v_dut|m2[0]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|m2\(0));

-- Location: LCCOMB_X54_Y34_N10
\U3|U2|bin_digit~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~12_combout\ = (\U3|U1|scan_code\(7)) # ((\U3|U2|Mux7~11_combout\) # (\U3|U2|cc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|scan_code\(7),
	datac => \U3|U2|Mux7~11_combout\,
	datad => \U3|U2|cc\(1),
	combout => \U3|U2|bin_digit~12_combout\);

-- Location: FF_X54_Y34_N11
\U3|U2|bin_digit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(0));

-- Location: LCCOMB_X59_Y34_N10
\U1|control_v_dut|Selector132~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector132~0_combout\ = (\U1|control_v_dut|Rn[0][1]~22_combout\ & (((\U1|control_v_dut|Rn[0][1]~72_combout\)))) # (!\U1|control_v_dut|Rn[0][1]~22_combout\ & ((\U1|control_v_dut|Rn[0][1]~72_combout\ & 
-- (\U1|control_v_dut|Mux31~4_combout\)) # (!\U1|control_v_dut|Rn[0][1]~72_combout\ & ((\U3|U2|bin_digit\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datab => \U1|control_v_dut|Mux31~4_combout\,
	datac => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datad => \U3|U2|bin_digit\(0),
	combout => \U1|control_v_dut|Selector132~0_combout\);

-- Location: LCCOMB_X59_Y34_N28
\U1|control_v_dut|Selector132~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector132~1_combout\ = (\U1|control_v_dut|Rn[0][1]~22_combout\ & ((\U1|control_v_dut|Selector132~0_combout\ & (\U1|control_v_dut|SP\(0))) # (!\U1|control_v_dut|Selector132~0_combout\ & ((\U1|alu_v_dut|m2\(0)))))) # 
-- (!\U1|control_v_dut|Rn[0][1]~22_combout\ & (((\U1|control_v_dut|Selector132~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datab => \U1|control_v_dut|SP\(0),
	datac => \U1|alu_v_dut|m2\(0),
	datad => \U1|control_v_dut|Selector132~0_combout\,
	combout => \U1|control_v_dut|Selector132~1_combout\);

-- Location: LCCOMB_X59_Y34_N24
\U1|control_v_dut|Selector132~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector132~2_combout\ = (\U1|control_v_dut|Rn[0][1]~23_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~4_combout\)) # (!\U1|control_v_dut|Rn[0][1]~23_combout\ & ((\U1|control_v_dut|Selector132~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	datab => \U1|control_v_dut|Rn[0][1]~23_combout\,
	datad => \U1|control_v_dut|Selector132~1_combout\,
	combout => \U1|control_v_dut|Selector132~2_combout\);

-- Location: FF_X59_Y34_N25
\U1|control_v_dut|Rn[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector132~2_combout\,
	ena => \U1|control_v_dut|Rn[7][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[7][0]~q\);

-- Location: LCCOMB_X61_Y34_N6
\U1|control_v_dut|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux15~2_combout\ = (\U1|control_v_dut|IR\(8) & (((\U1|control_v_dut|Rn[6][0]~q\) # (\U1|control_v_dut|IR\(7))))) # (!\U1|control_v_dut|IR\(8) & (\U1|control_v_dut|Rn[4][0]~q\ & ((!\U1|control_v_dut|IR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[4][0]~q\,
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|Rn[6][0]~q\,
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|Mux15~2_combout\);

-- Location: LCCOMB_X61_Y34_N28
\U1|control_v_dut|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux15~3_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Mux15~2_combout\ & (\U1|control_v_dut|Rn[7][0]~q\)) # (!\U1|control_v_dut|Mux15~2_combout\ & ((\U1|control_v_dut|Rn[5][0]~q\))))) # (!\U1|control_v_dut|IR\(7) & 
-- (((\U1|control_v_dut|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|Rn[7][0]~q\,
	datac => \U1|control_v_dut|Rn[5][0]~q\,
	datad => \U1|control_v_dut|Mux15~2_combout\,
	combout => \U1|control_v_dut|Mux15~3_combout\);

-- Location: LCCOMB_X58_Y37_N4
\U1|control_v_dut|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux15~0_combout\ = (\U1|control_v_dut|IR\(8) & (((\U1|control_v_dut|IR\(7))))) # (!\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Rn[1][0]~q\))) # (!\U1|control_v_dut|IR\(7) & 
-- (\U1|control_v_dut|Rn[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|Rn[0][0]~q\,
	datac => \U1|control_v_dut|IR\(7),
	datad => \U1|control_v_dut|Rn[1][0]~q\,
	combout => \U1|control_v_dut|Mux15~0_combout\);

-- Location: LCCOMB_X58_Y37_N6
\U1|control_v_dut|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux15~1_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Mux15~0_combout\ & (\U1|control_v_dut|Rn[3][0]~q\)) # (!\U1|control_v_dut|Mux15~0_combout\ & ((\U1|control_v_dut|Rn[2][0]~q\))))) # (!\U1|control_v_dut|IR\(8) & 
-- (((\U1|control_v_dut|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|Rn[3][0]~q\,
	datac => \U1|control_v_dut|Mux15~0_combout\,
	datad => \U1|control_v_dut|Rn[2][0]~q\,
	combout => \U1|control_v_dut|Mux15~1_combout\);

-- Location: LCCOMB_X61_Y37_N24
\U1|control_v_dut|m3[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[0]~15_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux15~3_combout\)) # (!\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(9),
	datab => \U1|control_v_dut|Mux15~3_combout\,
	datad => \U1|control_v_dut|Mux15~1_combout\,
	combout => \U1|control_v_dut|m3[0]~15_combout\);

-- Location: LCCOMB_X58_Y33_N16
\U1|control_v_dut|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~2_combout\ = (\U1|control_v_dut|WideNor6~combout\ & (\U1|control_v_dut|Add4~0_combout\)) # (!\U1|control_v_dut|WideNor6~combout\ & ((\U1|control_v_dut|m3[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor6~combout\,
	datac => \U1|control_v_dut|Add4~0_combout\,
	datad => \U1|control_v_dut|m3[0]~15_combout\,
	combout => \U1|control_v_dut|Add4~2_combout\);

-- Location: FF_X59_Y33_N3
\U1|control_v_dut|SP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Add4~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(0));

-- Location: LCCOMB_X58_Y35_N22
\U1|control_v_dut|Add4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add4~5_combout\ = (\U1|control_v_dut|WideNor6~combout\ & (\U1|control_v_dut|Add4~3_combout\)) # (!\U1|control_v_dut|WideNor6~combout\ & ((\U1|control_v_dut|m3[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor6~combout\,
	datac => \U1|control_v_dut|Add4~3_combout\,
	datad => \U1|control_v_dut|m3[1]~14_combout\,
	combout => \U1|control_v_dut|Add4~5_combout\);

-- Location: FF_X58_Y35_N23
\U1|control_v_dut|SP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add4~5_combout\,
	ena => \U1|control_v_dut|SP[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|SP\(1));

-- Location: LCCOMB_X54_Y34_N16
\U3|U2|bin_digit~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~3_combout\ = ((\U3|U1|scan_code\(4) & ((\U3|U2|Mux6~4_combout\))) # (!\U3|U1|scan_code\(4) & (\U3|U2|Mux6~10_combout\))) # (!\U3|U2|bin_digit~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux6~10_combout\,
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U2|bin_digit~2_combout\,
	datad => \U3|U2|Mux6~4_combout\,
	combout => \U3|U2|bin_digit~3_combout\);

-- Location: FF_X54_Y34_N17
\U3|U2|bin_digit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(1));

-- Location: LCCOMB_X59_Y34_N6
\U1|control_v_dut|Selector131~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector131~0_combout\ = (\U1|control_v_dut|Rn[0][1]~22_combout\ & ((\U1|alu_v_dut|m2\(1)) # ((\U1|control_v_dut|Rn[0][1]~72_combout\)))) # (!\U1|control_v_dut|Rn[0][1]~22_combout\ & (((!\U1|control_v_dut|Rn[0][1]~72_combout\ & 
-- \U3|U2|bin_digit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datab => \U1|alu_v_dut|m2\(1),
	datac => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datad => \U3|U2|bin_digit\(1),
	combout => \U1|control_v_dut|Selector131~0_combout\);

-- Location: LCCOMB_X59_Y34_N20
\U1|control_v_dut|Selector131~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector131~1_combout\ = (\U1|control_v_dut|Rn[0][1]~72_combout\ & ((\U1|control_v_dut|Selector131~0_combout\ & ((\U1|control_v_dut|SP\(1)))) # (!\U1|control_v_dut|Selector131~0_combout\ & (\U1|control_v_dut|Mux30~4_combout\)))) # 
-- (!\U1|control_v_dut|Rn[0][1]~72_combout\ & (((\U1|control_v_dut|Selector131~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux30~4_combout\,
	datab => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datac => \U1|control_v_dut|SP\(1),
	datad => \U1|control_v_dut|Selector131~0_combout\,
	combout => \U1|control_v_dut|Selector131~1_combout\);

-- Location: LCCOMB_X59_Y34_N26
\U1|control_v_dut|Selector131~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector131~2_combout\ = (\U1|control_v_dut|Rn[0][1]~23_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~54_combout\)) # (!\U1|control_v_dut|Rn[0][1]~23_combout\ & ((\U1|control_v_dut|Selector131~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|Rn[0][1]~23_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	datad => \U1|control_v_dut|Selector131~1_combout\,
	combout => \U1|control_v_dut|Selector131~2_combout\);

-- Location: FF_X59_Y37_N9
\U1|control_v_dut|Rn[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector131~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][1]~q\);

-- Location: LCCOMB_X63_Y34_N26
\U1|control_v_dut|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux30~2_combout\ = (\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[2][1]~q\)) # (!\U1|control_v_dut|IR\(5) & 
-- ((\U1|control_v_dut|Rn[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][1]~q\,
	datab => \U1|control_v_dut|IR\(4),
	datac => \U1|control_v_dut|Rn[0][1]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux30~2_combout\);

-- Location: LCCOMB_X65_Y34_N20
\U1|control_v_dut|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux30~3_combout\ = (\U1|control_v_dut|Mux30~2_combout\ & (((\U1|control_v_dut|Rn[3][1]~q\) # (!\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|Mux30~2_combout\ & (\U1|control_v_dut|Rn[1][1]~q\ & ((\U1|control_v_dut|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux30~2_combout\,
	datab => \U1|control_v_dut|Rn[1][1]~q\,
	datac => \U1|control_v_dut|Rn[3][1]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux30~3_combout\);

-- Location: LCCOMB_X63_Y34_N24
\U1|control_v_dut|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux30~0_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Rn[5][1]~q\) # ((\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|IR\(4) & (((\U1|control_v_dut|Rn[4][1]~q\ & !\U1|control_v_dut|IR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][1]~q\,
	datab => \U1|control_v_dut|IR\(4),
	datac => \U1|control_v_dut|Rn[4][1]~q\,
	datad => \U1|control_v_dut|IR\(5),
	combout => \U1|control_v_dut|Mux30~0_combout\);

-- Location: LCCOMB_X65_Y34_N18
\U1|control_v_dut|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux30~1_combout\ = (\U1|control_v_dut|Mux30~0_combout\ & (((\U1|control_v_dut|Rn[7][1]~q\) # (!\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|Mux30~0_combout\ & (\U1|control_v_dut|Rn[6][1]~q\ & (\U1|control_v_dut|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[6][1]~q\,
	datab => \U1|control_v_dut|Mux30~0_combout\,
	datac => \U1|control_v_dut|IR\(5),
	datad => \U1|control_v_dut|Rn[7][1]~q\,
	combout => \U1|control_v_dut|Mux30~1_combout\);

-- Location: LCCOMB_X65_Y34_N30
\U1|control_v_dut|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux30~4_combout\ = (\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux30~1_combout\))) # (!\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux30~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(6),
	datab => \U1|control_v_dut|Mux30~3_combout\,
	datad => \U1|control_v_dut|Mux30~1_combout\,
	combout => \U1|control_v_dut|Mux30~4_combout\);

-- Location: LCCOMB_X62_Y38_N26
\U1|control_v_dut|Selector294~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector294~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & ((\U1|control_v_dut|Mux30~4_combout\) # ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & 
-- (((\U1|control_v_dut|m3[1]~14_combout\ & !\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux30~4_combout\,
	datab => \U1|control_v_dut|m3[1]~14_combout\,
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	combout => \U1|control_v_dut|Selector294~0_combout\);

-- Location: M9K_X78_Y23_N0
\U2|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\U2|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A000001401128882800A2054450904002A044411014505494554422A88AAA80082A0011015410000540000828024A0AA211114501512801554414440A02A02802295508AA20005410440054014500500801554454551514A8A00A82204114550022A884A8A2A2802A0881045154408AA212A28A8A00A82204114550422A884A8A2A2802A0880045154408AAA12A28A8A00A82204114550422AA84A8A2A2802A0880045144408AAA12A28A8A00A82204114510422AA84A8A2A2802A0881045144408AA212A28A8A00A82204114550422AA84A8A2A2802A0881045154408AA212A28A8A00A82204114510422A884A8A2A2802A0881045144408AA212A28A0AA2A2",
	mem_init2 => X"AA800150002854450550104516AA1AA280A08A800000C005004000020600289410A8820020A5502AAAAA8A0115110415155455051550422AA2082AAAA8AA0A0AA2045444105555515414154408A88820AAAAA2A828AA82115510415155455051550422A22082A2AA8AA0A0AA2045444105455515414154408AA8820A8AAA2A828AA82115110415155455545508AA2856A20222822808104154550A88A8A0115551554422A8A2880115550550422AAA0A22045514154408AA2856A2022282280810450A882880115550550422AAA0A22045514154408AA29111144150511411401055154551514A20A95455408AAA8A22A2944152A8AA21154522282280810454",
	mem_init1 => X"414555154508AA285101144156AA0080820000008004440451055AA80202000000020011101144156A20080828000408004440451055AA80202000001020011101144156AA0080828000008004440451055A880200000001020011101144156AA0080028000408004440451055AA80200000000020011101144156AA0080828000408004440451055AA80202000000020011101144156AA0080028000008004440451055AA802000000000200104A285441001152A015555545005294A5294140000000001040878000210A0012008A22AA22AA22AA22AA22AA22AA22AA22AA22AA22A8208800880088008800880088008800880088008A02880088008800880",
	mem_init0 => X"0880088008800880088008820A8008800880088008802AA0288228800880088028A00880088008800880088008800880088008800A82088008800880088208820A8208802880088008A028800880088008800880088008800880088008820A80088008800880088008A228A20A800880088028A00880088008800880088008800880088008800A820880088008800A8228A00A800A822880088008A028800880088008800880088008800880088008820A800880088008800A800AA028820AA00880088028A00880088008800880088008800880088008800A8208800880088008800880088008800880088008A0288008800880088008A208802A8008800880",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y38_N0
\U2|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A01128A808228B5501000000404000088AA000002283100541552A88A008A20555509516A2A045551555402A8808822011140850620A001141541000A8088022010040806200",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y22_N0
\U2|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"08820A8008800880088008800880088008800880088028A00880088008800880088008800880088008800A8208800880088008800880088008800880088008A028800880088008800880088008800880088008820A8008800880088008800880088008800880088028A008A22A820A802A802882088208A20AA028800A8208800880088008800880088008800880088008A028800880088008800880088008800880088008820A8008800880088008800880088008800880088028A008800880088008A008A028800880088008800A8208800880088008800880088008800880088008A02880088008800880088008A008800880088008820A80088008800880",
	mem_init2 => X"08800880088008800880088028A00880088008800880088008800880088008800A822AA22AA22AA22AA22AA22AA22AA22AA22AA22AA0220022002200220022002200220022A82A002200220022002200220022082200220022002208AA88AA88AA882200220022002A88AA88AA88A200AA0022002A88AA88AA88AA88AA88220022002A002A002288A2882288AA002208AA8822002208A280228022002A082A08AA08AA80AA88A20022002A08220822002200A280AA8822002A88A20022002280A200A28022002A082A88AA88AA88A288220022002A002A082200A280A288AA802288AA08A20022002280228022002A082A08AA802280AA882A80220022082208",
	mem_init1 => X"A2002200A280AA802200A288AA08AA802200A200AA88AA88AA082A8022002280AA88220022002A002A8022002280A280220022002A88AA88AA88AA802280A200AA082A08220022002288AA8022002208220822002A80A280AA0022002A08AA00A2002200A200A20022002A082A8822002A08AA08AA0022002A002A0022002280A288AA002A08AA80A200220022802280220022082A08AA882208AA882A0022002208220822002200A280AA88AA88AA882A8022002200A200A20022002A802A00AA00AA00AA00220022002A002A082200A288AA88AA88AA88AA88AA88AA88AA8022882200220822002200220022002200220022082208AA88AA88AA88AA88AA88",
	mem_init0 => X"AA88AA88AA88AA88A20822002200220022002200220022002200220022002200220022002200220022002200220022002200220022002200220022002A88AA88AA88AA88AA88220022002200220022002288AA88AA88AA88AA88A20022002200220022002208AA88AA88AA88AA88AA0022002200220022002200AA88AA88AA88AA88AA80220022002200220022002A88AA88AA88AA88AA8822002200220022002200220022002200220022002000880088008800880088008800880088A028A0088228A00A82088008A20A822AA20AA228A82808A8280080A82AAA00800082A22A822A8028A228A20A822A802A8028A20080AA2A0280AA280280A8280080A828",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N28
\U2|altsyncram_component|auto_generated|mux2|_~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~52_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~52_combout\);

-- Location: LCCOMB_X61_Y35_N12
\U2|altsyncram_component|auto_generated|mux2|_~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~53_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~52_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~52_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~52_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~53_combout\);

-- Location: LCCOMB_X60_Y35_N22
\U1|control_v_dut|FR_out_at_control~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~4_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~51_combout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~53_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~51_combout\,
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	combout => \U1|control_v_dut|FR_out_at_control~4_combout\);

-- Location: FF_X60_Y35_N23
\U1|control_v_dut|FR_out_at_control[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~4_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(1));

-- Location: LCCOMB_X61_Y39_N22
\U1|alu_v_dut|FR_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[1]~feeder_combout\ = \U1|control_v_dut|FR_out_at_control\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|FR_out_at_control\(1),
	combout => \U1|alu_v_dut|FR_out[1]~feeder_combout\);

-- Location: FF_X61_Y39_N23
\U1|alu_v_dut|FR_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[1]~feeder_combout\,
	ena => \U1|alu_v_dut|FR_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(1));

-- Location: LCCOMB_X62_Y38_N24
\U1|control_v_dut|Selector294~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector294~1_combout\ = (\U1|control_v_dut|Selector294~0_combout\ & ((\U1|control_v_dut|PC\(1)) # ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|Selector294~0_combout\ & (((\U1|alu_v_dut|FR_out\(1) & 
-- \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector294~0_combout\,
	datab => \U1|control_v_dut|PC\(1),
	datac => \U1|alu_v_dut|FR_out\(1),
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	combout => \U1|control_v_dut|Selector294~1_combout\);

-- Location: FF_X62_Y38_N25
\U1|control_v_dut|bus_RAM_DATA_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector294~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(1));

-- Location: M9K_X64_Y22_N0
\U2|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\U2|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N0
\U2|altsyncram_component|auto_generated|mux2|_~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~50_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~50_combout\);

-- Location: M9K_X37_Y51_N0
\U2|altsyncram_component|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y49_N0
\U2|altsyncram_component|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N8
\U2|altsyncram_component|auto_generated|mux2|_~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~51_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~50_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~50_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|mux2|_~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~50_combout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~51_combout\);

-- Location: LCCOMB_X61_Y35_N30
\U2|altsyncram_component|auto_generated|mux2|_~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~54_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~51_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~51_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~53_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\);

-- Location: FF_X62_Y35_N25
\U1|control_v_dut|IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(1));

-- Location: LCCOMB_X65_Y37_N6
\U1|control_v_dut|SP[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[0]~6_combout\ = (\U1|control_v_dut|IR\(1) & \U1|control_v_dut|IR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|IR\(1),
	datad => \U1|control_v_dut|IR\(0),
	combout => \U1|control_v_dut|SP[0]~6_combout\);

-- Location: LCCOMB_X65_Y37_N12
\U1|control_v_dut|Rn[2][0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[2][0]~24_combout\ = (!\U1|control_v_dut|Equal0~1_combout\ & ((\U1|control_v_dut|IR\(12)) # ((!\U1|control_v_dut|SP[0]~6_combout\ & \U1|control_v_dut|IR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[0]~6_combout\,
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Equal0~1_combout\,
	combout => \U1|control_v_dut|Rn[2][0]~24_combout\);

-- Location: LCCOMB_X65_Y37_N14
\U1|control_v_dut|Rn[0][0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][0]~27_combout\ = (\U1|control_v_dut|Rn[2][0]~24_combout\ & ((\U1|control_v_dut|Rn[0][1]~20_combout\) # ((\U1|control_v_dut|Rn[7][0]~26_combout\ & !\U1|control_v_dut|useCarry~2_combout\)))) # (!\U1|control_v_dut|Rn[2][0]~24_combout\ 
-- & (((\U1|control_v_dut|Rn[7][0]~26_combout\ & !\U1|control_v_dut|useCarry~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][0]~24_combout\,
	datab => \U1|control_v_dut|Rn[0][1]~20_combout\,
	datac => \U1|control_v_dut|Rn[7][0]~26_combout\,
	datad => \U1|control_v_dut|useCarry~2_combout\,
	combout => \U1|control_v_dut|Rn[0][0]~27_combout\);

-- Location: LCCOMB_X66_Y37_N30
\U1|control_v_dut|Rn[5][0]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[5][0]~81_combout\ = (\U1|control_v_dut|IR\(12) & (!\U1|control_v_dut|IR\(11) & ((\U1|control_v_dut|Rn[0][0]~27_combout\)))) # (!\U1|control_v_dut|IR\(12) & ((\U1|control_v_dut|Rn[0][0]~27_combout\) # ((!\U1|control_v_dut|IR\(11) & 
-- \U1|control_v_dut|Rn[0][1]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(12),
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|Rn[0][1]~29_combout\,
	datad => \U1|control_v_dut|Rn[0][0]~27_combout\,
	combout => \U1|control_v_dut|Rn[5][0]~81_combout\);

-- Location: LCCOMB_X65_Y37_N22
\U1|control_v_dut|Rn[5][0]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[5][0]~82_combout\ = (\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|Rn[0][1]~73_combout\) # ((\U1|control_v_dut|IR\(10) & \U1|control_v_dut|Rn[5][0]~81_combout\)))) # (!\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|IR\(10) & 
-- (\U1|control_v_dut|Rn[5][0]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|Rn[5][0]~81_combout\,
	datad => \U1|control_v_dut|Rn[0][1]~73_combout\,
	combout => \U1|control_v_dut|Rn[5][0]~82_combout\);

-- Location: LCCOMB_X63_Y37_N2
\U1|control_v_dut|Rn[5][0]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[5][0]~80_combout\ = (\U1|control_v_dut|Rn[5][0]~82_combout\) # ((!\U1|control_v_dut|IR\(13) & (!\U1|control_v_dut|IR\(10) & \U1|control_v_dut|Rn[0][0]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][0]~82_combout\,
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|Rn[0][0]~74_combout\,
	combout => \U1|control_v_dut|Rn[5][0]~80_combout\);

-- Location: LCCOMB_X60_Y37_N6
\U1|control_v_dut|Rn[5][0]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[5][0]~55_combout\ = (!\U1|control_v_dut|IR\(8) & (\U1|control_v_dut|IR\(7) & \U1|control_v_dut|IR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|IR\(7),
	datad => \U1|control_v_dut|IR\(9),
	combout => \U1|control_v_dut|Rn[5][0]~55_combout\);

-- Location: LCCOMB_X60_Y37_N26
\U1|control_v_dut|Rn[5][0]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[5][0]~56_combout\ = (\U1|control_v_dut|Rn[5][0]~80_combout\ & (\U1|control_v_dut|useDec~2_combout\ & (!\U1|control_v_dut|WideNor3~1_combout\ & \U1|control_v_dut|Rn[5][0]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][0]~80_combout\,
	datab => \U1|control_v_dut|useDec~2_combout\,
	datac => \U1|control_v_dut|WideNor3~1_combout\,
	datad => \U1|control_v_dut|Rn[5][0]~55_combout\,
	combout => \U1|control_v_dut|Rn[5][0]~56_combout\);

-- Location: FF_X62_Y36_N15
\U1|control_v_dut|Rn[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector118~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[5][0]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[5][14]~q\);

-- Location: LCCOMB_X59_Y37_N18
\U1|control_v_dut|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux17~0_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5)) # ((\U1|control_v_dut|Rn[5][14]~q\)))) # (!\U1|control_v_dut|IR\(4) & (!\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Rn[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[5][14]~q\,
	datad => \U1|control_v_dut|Rn[4][14]~q\,
	combout => \U1|control_v_dut|Mux17~0_combout\);

-- Location: LCCOMB_X60_Y36_N24
\U1|control_v_dut|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux17~1_combout\ = (\U1|control_v_dut|Mux17~0_combout\ & (((\U1|control_v_dut|Rn[7][14]~q\)) # (!\U1|control_v_dut|IR\(5)))) # (!\U1|control_v_dut|Mux17~0_combout\ & (\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[6][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux17~0_combout\,
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[6][14]~q\,
	datad => \U1|control_v_dut|Rn[7][14]~q\,
	combout => \U1|control_v_dut|Mux17~1_combout\);

-- Location: LCCOMB_X62_Y36_N22
\U1|control_v_dut|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux17~2_combout\ = (\U1|control_v_dut|IR\(4) & (\U1|control_v_dut|IR\(5))) # (!\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Rn[2][14]~q\))) # (!\U1|control_v_dut|IR\(5) & (\U1|control_v_dut|Rn[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[0][14]~q\,
	datad => \U1|control_v_dut|Rn[2][14]~q\,
	combout => \U1|control_v_dut|Mux17~2_combout\);

-- Location: LCCOMB_X62_Y36_N12
\U1|control_v_dut|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux17~3_combout\ = (\U1|control_v_dut|IR\(4) & ((\U1|control_v_dut|Mux17~2_combout\ & (\U1|control_v_dut|Rn[3][14]~q\)) # (!\U1|control_v_dut|Mux17~2_combout\ & ((\U1|control_v_dut|Rn[1][14]~q\))))) # (!\U1|control_v_dut|IR\(4) & 
-- (((\U1|control_v_dut|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(4),
	datab => \U1|control_v_dut|Rn[3][14]~q\,
	datac => \U1|control_v_dut|Mux17~2_combout\,
	datad => \U1|control_v_dut|Rn[1][14]~q\,
	combout => \U1|control_v_dut|Mux17~3_combout\);

-- Location: LCCOMB_X60_Y36_N12
\U1|control_v_dut|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux17~4_combout\ = (\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux17~1_combout\)) # (!\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(6),
	datab => \U1|control_v_dut|Mux17~1_combout\,
	datad => \U1|control_v_dut|Mux17~3_combout\,
	combout => \U1|control_v_dut|Mux17~4_combout\);

-- Location: LCCOMB_X61_Y36_N18
\U1|control_v_dut|Selector118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector118~0_combout\ = (\U1|control_v_dut|Rn[0][9]~61_combout\ & (\U1|control_v_dut|Rn[0][9]~60_combout\)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\ & ((\U1|control_v_dut|Rn[0][9]~60_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~39_combout\))) # (!\U1|control_v_dut|Rn[0][9]~60_combout\ & (\U1|alu_v_dut|m2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datab => \U1|control_v_dut|Rn[0][9]~60_combout\,
	datac => \U1|alu_v_dut|m2\(14),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	combout => \U1|control_v_dut|Selector118~0_combout\);

-- Location: LCCOMB_X61_Y36_N28
\U1|control_v_dut|Selector118~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector118~1_combout\ = (\U1|control_v_dut|Rn[0][9]~61_combout\ & ((\U1|control_v_dut|Selector118~0_combout\ & ((!\U1|control_v_dut|SP\(14)))) # (!\U1|control_v_dut|Selector118~0_combout\ & (\U1|control_v_dut|Mux17~4_combout\)))) # 
-- (!\U1|control_v_dut|Rn[0][9]~61_combout\ & (((\U1|control_v_dut|Selector118~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datab => \U1|control_v_dut|Mux17~4_combout\,
	datac => \U1|control_v_dut|SP\(14),
	datad => \U1|control_v_dut|Selector118~0_combout\,
	combout => \U1|control_v_dut|Selector118~1_combout\);

-- Location: LCCOMB_X61_Y36_N10
\U1|control_v_dut|Selector118~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector118~2_combout\ = (\U1|control_v_dut|Selector118~1_combout\ & ((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|Rn[0][9]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][9]~61_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Selector118~1_combout\,
	combout => \U1|control_v_dut|Selector118~2_combout\);

-- Location: FF_X60_Y37_N29
\U1|control_v_dut|Rn[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector118~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[4][0]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[4][14]~q\);

-- Location: LCCOMB_X60_Y37_N28
\U1|control_v_dut|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux1~2_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7)) # ((\U1|control_v_dut|Rn[6][14]~q\)))) # (!\U1|control_v_dut|IR\(8) & (!\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[4][14]~q\,
	datad => \U1|control_v_dut|Rn[6][14]~q\,
	combout => \U1|control_v_dut|Mux1~2_combout\);

-- Location: LCCOMB_X62_Y36_N14
\U1|control_v_dut|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux1~3_combout\ = (\U1|control_v_dut|Mux1~2_combout\ & (((\U1|control_v_dut|Rn[7][14]~q\)) # (!\U1|control_v_dut|IR\(7)))) # (!\U1|control_v_dut|Mux1~2_combout\ & (\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[5][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux1~2_combout\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[5][14]~q\,
	datad => \U1|control_v_dut|Rn[7][14]~q\,
	combout => \U1|control_v_dut|Mux1~3_combout\);

-- Location: LCCOMB_X62_Y38_N16
\U1|control_v_dut|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux1~0_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Rn[1][14]~q\) # ((\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & (((!\U1|control_v_dut|IR\(8) & \U1|control_v_dut|Rn[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|Rn[1][14]~q\,
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|Rn[0][14]~q\,
	combout => \U1|control_v_dut|Mux1~0_combout\);

-- Location: LCCOMB_X62_Y38_N2
\U1|control_v_dut|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux1~1_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Mux1~0_combout\ & (\U1|control_v_dut|Rn[3][14]~q\)) # (!\U1|control_v_dut|Mux1~0_combout\ & ((\U1|control_v_dut|Rn[2][14]~q\))))) # (!\U1|control_v_dut|IR\(8) & 
-- (((\U1|control_v_dut|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[3][14]~q\,
	datab => \U1|control_v_dut|Rn[2][14]~q\,
	datac => \U1|control_v_dut|IR\(8),
	datad => \U1|control_v_dut|Mux1~0_combout\,
	combout => \U1|control_v_dut|Mux1~1_combout\);

-- Location: LCCOMB_X62_Y38_N30
\U1|control_v_dut|m3[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[14]~1_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux1~3_combout\)) # (!\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux1~3_combout\,
	datab => \U1|control_v_dut|Mux1~1_combout\,
	datad => \U1|control_v_dut|IR\(9),
	combout => \U1|control_v_dut|m3[14]~1_combout\);

-- Location: LCCOMB_X59_Y32_N20
\U1|control_v_dut|Selector281~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector281~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & (((\U1|alu_v_dut|FR_out\(14)) # (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & 
-- (\U1|control_v_dut|m3[14]~1_combout\ & ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[14]~1_combout\,
	datab => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datac => \U1|alu_v_dut|FR_out\(14),
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	combout => \U1|control_v_dut|Selector281~0_combout\);

-- Location: LCCOMB_X59_Y32_N6
\U1|control_v_dut|Selector281~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector281~1_combout\ = (\U1|control_v_dut|Selector281~0_combout\ & ((\U1|control_v_dut|PC\(14)) # ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))) # (!\U1|control_v_dut|Selector281~0_combout\ & 
-- (((\U1|control_v_dut|Mux17~4_combout\ & \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(14),
	datab => \U1|control_v_dut|Selector281~0_combout\,
	datac => \U1|control_v_dut|Mux17~4_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	combout => \U1|control_v_dut|Selector281~1_combout\);

-- Location: FF_X59_Y32_N7
\U1|control_v_dut|bus_RAM_DATA_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector281~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(14));

-- Location: M9K_X37_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"CAE7FBE7EFFBF31FDDFF02E7FBD7FBF7FC2E7FBFFBE1FBFDF7F8173FDF3F7FBEFF02E7FBE7EFF7DFE05CFF7CFDFEFBFC0B9FEF9FFE7BF0B9FFFFEF85FF7FF7FF7FDF85CFF7FDF98FEFEEEEEEEEEFEEFFF2B9FEF81FFFFBE31FDFDDDDFFFFFFBE173FDEBFFF0C7F7F7777FFFFFEF85CFF7AFFFC31FDFDDDDFFFFFFBE173FDEBFFF0C7F7F7777FFFFFEF85CFF7AFFFC31FDFDDDDFFFFFFBE173FDEBFFF0C7F7F7777FFFFFEF85CFF7AFFFC31FDFDDDDFFFFFFBE173FDEBFFF0C7F7F7777FFFFFEF85CFF7AFFFC31FDFDDDDFFFFFFBE173FDEBFFF0C7F7F7777FFFFFEF85CFF7AFFFC31FDFDDDDFFFFFFBE173FDEBFFF0C7F7F7777FFFFFEF85CFF7AFFFFFBFFFFB",
	mem_init2 => X"FFDFBE01FFC2E7FBE063FBFBBBFFAFFFFFFFFC2E7FBD7FFFFFE173FDEBFFF3DF85CFFFFF7CF7E173FFFFDF0B9F9FFF7F9FFF7F9FDFFE173F3FFEFF3FFEFF3FBFFC2E7E7FFDFE7FFDFE7F7FF85CFCFFFBFCFFFBFCFEFFF0B9F9FFF7F9FFF7F9FDFFE173F3FFEFF3FFEFF3FBFFC2E7E7FFDFE7FFDFE7F7FF85CFCFFFBFCFFFBFCFEFFF0B9F9FFF7F9FFF7FFEF85CFF7DFBFF7CC7F7F777FFF7FF7FEFFFFFF0B9FFF9FFE173FFFFDF0B9FEF9FBE173FDF3F7C2E7FBE7EF85CFF7DFBFF7CC7F7F777FFFFEFFFFDF0B9FEF9FBE173FDF3F7C2E7FBE7EF85CFF7C63FBFBBFFE63FBFBBFDFFDFFFBFFBFF7BFFEF7F85CFF7FF7FF7FEF7FFDEFF0B9FEF8C7F7F777FFF7E",
	mem_init1 => X"F7EFFFFEF85CFF7C063FBFBBBBFFFFFF7C2E7FBD7FFE18FEFEEEEFFFFFFDF0B9FEF5FFF863FBFBBBBFFFFFF7C2E7FBD7FFE18FEFEEEEFFFFFFDF0B9FEF5FFF863FBFBBBBFFFFFF7C2E7FBD7FFE18FEFEEEEFFFFFFDF0B9FEF5FFF863FBFBBBBFFFFFF7C2E7FBD7FFE18FEFEEEEFFFFFFDF0B9FEF5FFF863FBFBBBBFFFFFF7C2E7FBD7FFE18FEFEEEEFFFFFFDF0B9FEF5FFF863FBFBBBBFFFFFF7C2E7FBD7FFE18FEFEEEEFFFFFFDF0B9FEF5FFF9EFC2E7FFFFBE7BF0B9FFFFEFAA8421084216161C134136048920590A5294B024D4DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
	mem_init0 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
	mem_init2 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD7777777777777777777777777777777FF777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777",
	mem_init1 => X"77777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777",
	mem_init0 => X"7777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777775DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDDDDFDDDDFDDDDFDDDDFDDDDFDDDDFDDDDFDDDDFFDFDFFFDFDFDFDFFFDFDFDFDFDFDDDDDDDDDDDDDDDDDFDDDDDDDDDDDDDDDDFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y21_N0
\U2|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DFFBF31FDFDDDFFFDFFDFFFBF573F3FEFFF3FEFFFFDFBFE7EFFBF31FDDFFAAE7FBD7FFBF7EAE7FBE7EFFBF31FDDFFAAE7FBD7FFBF7EAE7FBE7EFFBF31FDDFFAAE7FBD7FBF7F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y32_N8
\U2|altsyncram_component|auto_generated|mux2|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~37_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~37_combout\);

-- Location: M9K_X51_Y50_N0
\U2|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y32_N26
\U2|altsyncram_component|auto_generated|mux2|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~38_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~37_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~37_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~37_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~38_combout\);

-- Location: LCCOMB_X60_Y32_N24
\U2|altsyncram_component|auto_generated|mux2|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~39_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~36_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~38_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~36_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\);

-- Location: FF_X62_Y35_N11
\U1|control_v_dut|IR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(14));

-- Location: LCCOMB_X65_Y37_N24
\U1|control_v_dut|Rn[0][1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~20_combout\ = (\U1|control_v_dut|IR\(15) & \U1|control_v_dut|IR\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|IR\(14),
	combout => \U1|control_v_dut|Rn[0][1]~20_combout\);

-- Location: LCCOMB_X62_Y33_N0
\U1|control_v_dut|Rn[0][1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~21_combout\ = (\U1|control_v_dut|IR\(11) & ((\U1|control_v_dut|IR\(10) & ((\U1|control_v_dut|Rn[0][1]~20_combout\))) # (!\U1|control_v_dut|IR\(10) & (\U1|control_v_dut|IR\(12))))) # (!\U1|control_v_dut|IR\(11) & 
-- (\U1|control_v_dut|Rn[0][1]~20_combout\ & (\U1|control_v_dut|IR\(12) $ (!\U1|control_v_dut|IR\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|Rn[0][1]~20_combout\,
	combout => \U1|control_v_dut|Rn[0][1]~21_combout\);

-- Location: LCCOMB_X62_Y33_N24
\U1|control_v_dut|Rn[0][1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Rn[0][1]~23_combout\ = (\U1|control_v_dut|IR\(13)) # ((!\U1|control_v_dut|IR\(10) & \U1|control_v_dut|Rn[0][1]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|IR\(13),
	datad => \U1|control_v_dut|Rn[0][1]~21_combout\,
	combout => \U1|control_v_dut|Rn[0][1]~23_combout\);

-- Location: LCCOMB_X54_Y34_N28
\U3|U2|bin_digit~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~6_combout\ = (\U3|U2|cc\(1)) # (\U3|U2|Mux3~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U2|cc\(1),
	datad => \U3|U2|Mux3~9_combout\,
	combout => \U3|U2|bin_digit~6_combout\);

-- Location: FF_X54_Y34_N29
\U3|U2|bin_digit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(4));

-- Location: LCCOMB_X62_Y34_N6
\U1|control_v_dut|Selector128~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector128~0_combout\ = (\U1|control_v_dut|Rn[0][1]~72_combout\ & ((\U1|control_v_dut|Mux27~4_combout\) # ((\U1|control_v_dut|Rn[0][1]~22_combout\)))) # (!\U1|control_v_dut|Rn[0][1]~72_combout\ & 
-- (((!\U1|control_v_dut|Rn[0][1]~22_combout\ & \U3|U2|bin_digit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[0][1]~72_combout\,
	datab => \U1|control_v_dut|Mux27~4_combout\,
	datac => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datad => \U3|U2|bin_digit\(4),
	combout => \U1|control_v_dut|Selector128~0_combout\);

-- Location: LCCOMB_X62_Y34_N20
\U1|control_v_dut|Selector128~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector128~1_combout\ = (\U1|control_v_dut|Rn[0][1]~22_combout\ & ((\U1|control_v_dut|Selector128~0_combout\ & ((!\U1|control_v_dut|SP\(4)))) # (!\U1|control_v_dut|Selector128~0_combout\ & (\U1|alu_v_dut|m2\(4))))) # 
-- (!\U1|control_v_dut|Rn[0][1]~22_combout\ & (((\U1|control_v_dut|Selector128~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|m2\(4),
	datab => \U1|control_v_dut|Rn[0][1]~22_combout\,
	datac => \U1|control_v_dut|SP\(4),
	datad => \U1|control_v_dut|Selector128~0_combout\,
	combout => \U1|control_v_dut|Selector128~1_combout\);

-- Location: LCCOMB_X62_Y34_N2
\U1|control_v_dut|Selector128~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector128~2_combout\ = (\U1|control_v_dut|Rn[0][1]~23_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~69_combout\)) # (!\U1|control_v_dut|Rn[0][1]~23_combout\ & ((\U1|control_v_dut|Selector128~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	datab => \U1|control_v_dut|Rn[0][1]~23_combout\,
	datad => \U1|control_v_dut|Selector128~1_combout\,
	combout => \U1|control_v_dut|Selector128~2_combout\);

-- Location: FF_X63_Y36_N27
\U1|control_v_dut|Rn[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector128~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|Rn[2][0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|Rn[2][4]~q\);

-- Location: LCCOMB_X62_Y34_N24
\U1|control_v_dut|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux11~0_combout\ = (\U1|control_v_dut|IR\(8) & (((\U1|control_v_dut|IR\(7))))) # (!\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Rn[1][4]~q\))) # (!\U1|control_v_dut|IR\(7) & 
-- (\U1|control_v_dut|Rn[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|Rn[0][4]~q\,
	datac => \U1|control_v_dut|Rn[1][4]~q\,
	datad => \U1|control_v_dut|IR\(7),
	combout => \U1|control_v_dut|Mux11~0_combout\);

-- Location: LCCOMB_X62_Y34_N14
\U1|control_v_dut|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux11~1_combout\ = (\U1|control_v_dut|Mux11~0_combout\ & (((\U1|control_v_dut|Rn[3][4]~q\) # (!\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|Mux11~0_combout\ & (\U1|control_v_dut|Rn[2][4]~q\ & ((\U1|control_v_dut|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[2][4]~q\,
	datab => \U1|control_v_dut|Rn[3][4]~q\,
	datac => \U1|control_v_dut|Mux11~0_combout\,
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux11~1_combout\);

-- Location: LCCOMB_X62_Y34_N16
\U1|control_v_dut|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux11~2_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|Rn[6][4]~q\) # ((\U1|control_v_dut|IR\(7))))) # (!\U1|control_v_dut|IR\(8) & (((!\U1|control_v_dut|IR\(7) & \U1|control_v_dut|Rn[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|Rn[6][4]~q\,
	datac => \U1|control_v_dut|IR\(7),
	datad => \U1|control_v_dut|Rn[4][4]~q\,
	combout => \U1|control_v_dut|Mux11~2_combout\);

-- Location: LCCOMB_X61_Y34_N0
\U1|control_v_dut|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux11~3_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Mux11~2_combout\ & ((\U1|control_v_dut|Rn[7][4]~q\))) # (!\U1|control_v_dut|Mux11~2_combout\ & (\U1|control_v_dut|Rn[5][4]~q\)))) # (!\U1|control_v_dut|IR\(7) & 
-- (\U1|control_v_dut|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|Mux11~2_combout\,
	datac => \U1|control_v_dut|Rn[5][4]~q\,
	datad => \U1|control_v_dut|Rn[7][4]~q\,
	combout => \U1|control_v_dut|Mux11~3_combout\);

-- Location: LCCOMB_X61_Y34_N2
\U1|control_v_dut|m3[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[4]~11_combout\ = (\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux11~3_combout\))) # (!\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux11~1_combout\,
	datab => \U1|control_v_dut|Mux11~3_combout\,
	datad => \U1|control_v_dut|IR\(9),
	combout => \U1|control_v_dut|m3[4]~11_combout\);

-- Location: M9K_X64_Y19_N0
\U2|altsyncram_component|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y17_N0
\U2|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N12
\U2|altsyncram_component|auto_generated|mux2|_~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~65_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~65_combout\);

-- Location: LCCOMB_X61_Y33_N18
\U2|altsyncram_component|auto_generated|mux2|_~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~66_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~65_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~65_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~65_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~66_combout\);

-- Location: LCCOMB_X61_Y33_N6
\U1|control_v_dut|FR_out_at_control~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~7_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~66_combout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~68_combout\,
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~66_combout\,
	combout => \U1|control_v_dut|FR_out_at_control~7_combout\);

-- Location: FF_X61_Y33_N7
\U1|control_v_dut|FR_out_at_control[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~7_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(4));

-- Location: LCCOMB_X60_Y33_N22
\U1|alu_v_dut|FR_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[4]~feeder_combout\ = \U1|control_v_dut|FR_out_at_control\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|FR_out_at_control\(4),
	combout => \U1|alu_v_dut|FR_out[4]~feeder_combout\);

-- Location: FF_X60_Y33_N23
\U1|alu_v_dut|FR_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[4]~feeder_combout\,
	ena => \U1|alu_v_dut|FR_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(4));

-- Location: LCCOMB_X60_Y33_N10
\U1|control_v_dut|Selector291~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector291~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & (((\U1|alu_v_dut|FR_out\(4)) # (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & 
-- (\U1|control_v_dut|m3[4]~11_combout\ & ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[4]~11_combout\,
	datab => \U1|alu_v_dut|FR_out\(4),
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	combout => \U1|control_v_dut|Selector291~0_combout\);

-- Location: LCCOMB_X60_Y33_N6
\U1|control_v_dut|Selector291~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector291~1_combout\ = (\U1|control_v_dut|Selector291~0_combout\ & (((\U1|control_v_dut|PC\(4)) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))) # (!\U1|control_v_dut|Selector291~0_combout\ & (\U1|control_v_dut|Mux27~4_combout\ 
-- & (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector291~0_combout\,
	datab => \U1|control_v_dut|Mux27~4_combout\,
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datad => \U1|control_v_dut|PC\(4),
	combout => \U1|control_v_dut|Selector291~1_combout\);

-- Location: FF_X60_Y33_N7
\U1|control_v_dut|bus_RAM_DATA_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector291~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(4));

-- Location: M9K_X37_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"220000000000000000000A100060000002200001004400001C1550000280000382AA0000500000605540000A00000C0A0800011005000A8401000014200A00A00A01142000A9510545444544544554148A955544451051000000000004401044100003000000000000001100411540008C000020A8A888955511554122A8B0A88082A2A22254544555548AA2C2A2000000000004401044100023000000000000001100401440000C000020A8A888955511514522AAB0A88082A2A22255544545448AAAC2A2000000000004401005500023000000000000001100401040000C000020A8A888955511515522A8B0A88082A2A22255544545048AAAC2A20ACAA0AE",
	mem_init2 => X"AA151514522255550441515112A2CAA2220AA0A455165510511122A8B2A8809414AAA20A2225152AA8828829551545951545D555755512AAAA8B2AAA8BAAAAEAAAA55455165555175555D5514AAAAA2CAAAA2EAAAB2AA09555545955545D555655512AA2A8B2AAA8BAAAACAAAA55555165555175555D5514AAAAA2CA8AA2EAAABAAA89555545951545D554504AAA2852A22082A2A225555955D55A8AAAA8915551554522AAAAAA2915445554122A88AAAA245511545448AA2052A22082A2A22555445A8AA8A8915441514522A882A28A45510545448AA20415151111041515111655754510510A2CA955D5048AA20A20A2155952ABAA891544082A2A225455D4",
	mem_init1 => X"594154555548AA2100011000000880208AA0004600010000000000220082228000180004414051112A2A22AAA2455161511105454444AAA88AAAA915558544400110000008802088200006000100000000002200802A8000180004414051112AAA22A282455561511105454444AAA88A8AA91555854440011000000880200820004600010000000000220080288000180004414051112AAA22A28A455161511105454444AAA88A8A091555854444A2A5551051112809554414400042108421213080800808010051041014A021200000000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000",
	mem_init0 => X"0008888888888888888000000000000000088888888A888888802000000000000008888888888888888000000000000000088888888888888880000000022022220888A88888888888800000000000000008888888888888888000000000000000088888888888888880200002000000000888888888888888800000000000000008888888888888888000000000200220088888AA8A88888880000000000000000888888888888888800000000000000008888888888888888002200000220000088888888888888880000000000000000888888888888888800000000000000008888888888888888000000000000000088888888888A8A880200000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000000888888888888888800000000002000008A88A8A8A88888AA022000000000000088888888888888880000000000000000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000000888A888A888888880000000000000000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000",
	mem_init2 => X"000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000000888888884664466466446646644664464466446A8080000000000002222222222222A220000000000008000222222222A2222220000008000000000222A2A2A2222222200000000000000002A2222222222A2A280008888080000082222222222A222220888080808000008A2AAA222AAAAAA220008000000088080A2A222222A2AAA2208000080008080002222AA2A2A2AA2220080888000000000222AAA22222222A280808800008808882222A2222222AAA20000000808080800222AA2AAA222AA228000080880000000A2A2A2",
	mem_init1 => X"A222222A2A88008800008000082AAAA2222A2A2A2200000000888088002222A2222A22222200808080800000002AAA2A22222222A200000000000008082AA222AAA2AAA2A20000000800008000222222A2A2A2222A8808880800000008A22A2AA222222A2A08080000008088802A22222AA222AAAA0000008080808000222A2AAA222A222A80000880000000082A2A2A222222A2AA800008008000088822222222A2A2A2A20000080888000000222222AAA22222220808080800000080A2A222222222222A0000000000808080AA2222AA22222222000000000000000022222A2A2A222222800000000000000022222222222222A28000000000000000222222",
	mem_init0 => X"2222222222000000080800000022222222222222220000000000000000A222222222222222000000000000000022222222222222220000000000000008AAAAAAAA2AAAAAAA880000000000000022222222222AAAAA808888880000000022222222222222220880888880008888A2AA2222222222220000000000880888AA222AAAAA2AA2220000000000000000222AAAAAAAAA2AAA888888000000000022222222222222220000000000000001119911991991199199119911911991000888A8888A8888A8800000000000000008A8888AA8A80AA8A8A8A8AA28000000000220002A888888888AA8AA82020222222020AAAAAAAAAAA8AAA8AAA8A8A8A8A8A828",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\U2|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020140220A0A88955575565555412AA2ABAA82AB2A8A9515414412820A8888AA555161512A20A4555014412820888802A11106050220020114014000000000002A10006000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N24
\U2|altsyncram_component|auto_generated|mux2|_~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~67_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~67_combout\);

-- Location: LCCOMB_X61_Y33_N14
\U2|altsyncram_component|auto_generated|mux2|_~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~68_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~67_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~67_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~67_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~68_combout\);

-- Location: LCCOMB_X61_Y33_N20
\U2|altsyncram_component|auto_generated|mux2|_~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~69_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~66_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~68_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~66_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\);

-- Location: LCCOMB_X62_Y35_N6
\U1|control_v_dut|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~6_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~64_combout\ & ((\U1|control_v_dut|PC[3]~2_combout\ & (!\U1|control_v_dut|Add5~5\)) # (!\U1|control_v_dut|PC[3]~2_combout\ & (\U1|control_v_dut|Add5~5\ & VCC)))) # 
-- (!\U2|altsyncram_component|auto_generated|mux2|_~64_combout\ & ((\U1|control_v_dut|PC[3]~2_combout\ & ((\U1|control_v_dut|Add5~5\) # (GND))) # (!\U1|control_v_dut|PC[3]~2_combout\ & (!\U1|control_v_dut|Add5~5\))))
-- \U1|control_v_dut|Add5~7\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~64_combout\ & (\U1|control_v_dut|PC[3]~2_combout\ & !\U1|control_v_dut|Add5~5\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~64_combout\ & 
-- ((\U1|control_v_dut|PC[3]~2_combout\) # (!\U1|control_v_dut|Add5~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	datab => \U1|control_v_dut|PC[3]~2_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~5\,
	combout => \U1|control_v_dut|Add5~6_combout\,
	cout => \U1|control_v_dut|Add5~7\);

-- Location: LCCOMB_X62_Y35_N8
\U1|control_v_dut|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~8_combout\ = ((\U2|altsyncram_component|auto_generated|mux2|_~69_combout\ $ (\U1|control_v_dut|PC[3]~2_combout\ $ (\U1|control_v_dut|Add5~7\)))) # (GND)
-- \U1|control_v_dut|Add5~9\ = CARRY((\U2|altsyncram_component|auto_generated|mux2|_~69_combout\ & ((!\U1|control_v_dut|Add5~7\) # (!\U1|control_v_dut|PC[3]~2_combout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~69_combout\ & 
-- (!\U1|control_v_dut|PC[3]~2_combout\ & !\U1|control_v_dut|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	datab => \U1|control_v_dut|PC[3]~2_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~7\,
	combout => \U1|control_v_dut|Add5~8_combout\,
	cout => \U1|control_v_dut|Add5~9\);

-- Location: LCCOMB_X62_Y35_N10
\U1|control_v_dut|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~10_combout\ = (\U1|control_v_dut|PC[3]~2_combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~74_combout\ & (!\U1|control_v_dut|Add5~9\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~74_combout\ & 
-- ((\U1|control_v_dut|Add5~9\) # (GND))))) # (!\U1|control_v_dut|PC[3]~2_combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~74_combout\ & (\U1|control_v_dut|Add5~9\ & VCC)) # (!\U2|altsyncram_component|auto_generated|mux2|_~74_combout\ & 
-- (!\U1|control_v_dut|Add5~9\))))
-- \U1|control_v_dut|Add5~11\ = CARRY((\U1|control_v_dut|PC[3]~2_combout\ & ((!\U1|control_v_dut|Add5~9\) # (!\U2|altsyncram_component|auto_generated|mux2|_~74_combout\))) # (!\U1|control_v_dut|PC[3]~2_combout\ & 
-- (!\U2|altsyncram_component|auto_generated|mux2|_~74_combout\ & !\U1|control_v_dut|Add5~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~2_combout\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~9\,
	combout => \U1|control_v_dut|Add5~10_combout\,
	cout => \U1|control_v_dut|Add5~11\);

-- Location: LCCOMB_X62_Y35_N12
\U1|control_v_dut|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~12_combout\ = ((\U1|control_v_dut|PC[3]~2_combout\ $ (\U2|altsyncram_component|auto_generated|mux2|_~79_combout\ $ (\U1|control_v_dut|Add5~11\)))) # (GND)
-- \U1|control_v_dut|Add5~13\ = CARRY((\U1|control_v_dut|PC[3]~2_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~79_combout\ & !\U1|control_v_dut|Add5~11\)) # (!\U1|control_v_dut|PC[3]~2_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~79_combout\) # (!\U1|control_v_dut|Add5~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~2_combout\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~11\,
	combout => \U1|control_v_dut|Add5~12_combout\,
	cout => \U1|control_v_dut|Add5~13\);

-- Location: LCCOMB_X63_Y35_N26
\U1|control_v_dut|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~41_combout\ = (\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~12_combout\)) # (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~12_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|Add5~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~4_combout\,
	datab => \U1|control_v_dut|Add0~12_combout\,
	datac => \U1|control_v_dut|PC[3]~5_combout\,
	datad => \U1|control_v_dut|Add5~12_combout\,
	combout => \U1|control_v_dut|Add0~41_combout\);

-- Location: FF_X63_Y35_N27
\U1|control_v_dut|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~41_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(6));

-- Location: LCCOMB_X63_Y32_N14
\U1|control_v_dut|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~14_combout\ = (\U1|control_v_dut|PC\(7) & (!\U1|control_v_dut|Add0~13\)) # (!\U1|control_v_dut|PC\(7) & ((\U1|control_v_dut|Add0~13\) # (GND)))
-- \U1|control_v_dut|Add0~15\ = CARRY((!\U1|control_v_dut|Add0~13\) # (!\U1|control_v_dut|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(7),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~13\,
	combout => \U1|control_v_dut|Add0~14_combout\,
	cout => \U1|control_v_dut|Add0~15\);

-- Location: LCCOMB_X62_Y35_N14
\U1|control_v_dut|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add5~14_combout\ = (\U1|control_v_dut|PC[3]~2_combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~14_combout\ & (!\U1|control_v_dut|Add5~13\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~14_combout\ & 
-- ((\U1|control_v_dut|Add5~13\) # (GND))))) # (!\U1|control_v_dut|PC[3]~2_combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~14_combout\ & (\U1|control_v_dut|Add5~13\ & VCC)) # (!\U2|altsyncram_component|auto_generated|mux2|_~14_combout\ & 
-- (!\U1|control_v_dut|Add5~13\))))
-- \U1|control_v_dut|Add5~15\ = CARRY((\U1|control_v_dut|PC[3]~2_combout\ & ((!\U1|control_v_dut|Add5~13\) # (!\U2|altsyncram_component|auto_generated|mux2|_~14_combout\))) # (!\U1|control_v_dut|PC[3]~2_combout\ & 
-- (!\U2|altsyncram_component|auto_generated|mux2|_~14_combout\ & !\U1|control_v_dut|Add5~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~2_combout\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add5~13\,
	combout => \U1|control_v_dut|Add5~14_combout\,
	cout => \U1|control_v_dut|Add5~15\);

-- Location: LCCOMB_X63_Y35_N16
\U1|control_v_dut|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~42_combout\ = (\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~14_combout\)) # (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~14_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|Add5~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~4_combout\,
	datab => \U1|control_v_dut|Add0~14_combout\,
	datac => \U1|control_v_dut|PC[3]~5_combout\,
	datad => \U1|control_v_dut|Add5~14_combout\,
	combout => \U1|control_v_dut|Add0~42_combout\);

-- Location: FF_X63_Y35_N17
\U1|control_v_dut|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~42_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(7));

-- Location: LCCOMB_X63_Y32_N16
\U1|control_v_dut|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~16_combout\ = (\U1|control_v_dut|PC\(8) & (\U1|control_v_dut|Add0~15\ $ (GND))) # (!\U1|control_v_dut|PC\(8) & (!\U1|control_v_dut|Add0~15\ & VCC))
-- \U1|control_v_dut|Add0~17\ = CARRY((\U1|control_v_dut|PC\(8) & !\U1|control_v_dut|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|PC\(8),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~15\,
	combout => \U1|control_v_dut|Add0~16_combout\,
	cout => \U1|control_v_dut|Add0~17\);

-- Location: LCCOMB_X63_Y35_N8
\U1|control_v_dut|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~44_combout\ = (\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~18_combout\)) # (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~18_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|Add5~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Add0~18_combout\,
	datab => \U1|control_v_dut|PC[3]~5_combout\,
	datac => \U1|control_v_dut|PC[3]~4_combout\,
	datad => \U1|control_v_dut|Add5~18_combout\,
	combout => \U1|control_v_dut|Add0~44_combout\);

-- Location: FF_X63_Y35_N9
\U1|control_v_dut|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~44_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(9));

-- Location: LCCOMB_X60_Y33_N24
\U1|control_v_dut|Selector286~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector286~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & (((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & 
-- ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & ((\U1|alu_v_dut|FR_out\(9)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & (\U1|control_v_dut|m3[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datab => \U1|control_v_dut|m3[9]~6_combout\,
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datad => \U1|alu_v_dut|FR_out\(9),
	combout => \U1|control_v_dut|Selector286~0_combout\);

-- Location: LCCOMB_X60_Y33_N20
\U1|control_v_dut|Selector286~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector286~1_combout\ = (\U1|control_v_dut|Selector286~0_combout\ & ((\U1|control_v_dut|PC\(9)) # ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))) # (!\U1|control_v_dut|Selector286~0_combout\ & 
-- (((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & \U1|control_v_dut|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(9),
	datab => \U1|control_v_dut|Selector286~0_combout\,
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datad => \U1|control_v_dut|Mux22~4_combout\,
	combout => \U1|control_v_dut|Selector286~1_combout\);

-- Location: FF_X60_Y33_N21
\U1|control_v_dut|bus_RAM_DATA_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector286~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(9));

-- Location: M9K_X64_Y13_N0
\U2|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\U2|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"205551014412820A8888A855512152A22285551051145119494542AA888A232928A8555111446525150AAA22288CA4A2A15544455152AA15545545508A20A20A209410AAA2094105454444444444441482155441451051020A8A88895111051002AA890A88082A2A2225444414400AAA242A2020A8A88895111051002AA890A88082A2A2225444414450AAA242A2020A8A88895111051142AA890A88082A2A2225444414450AAA242A2020A8A88895111051142AA890A88082A2A2225444414410AAA242A2020A8A88895111051002AA890A88082A2A2225444414400AAA242A2020A8A88895111051002AA890A88082A2A2225444414400AAA242A20A4A20A4",
	mem_init2 => X"A2051054522855511441515112A24AA2220A22855512551051142AA892A8889450AAA20A2225142AA88288A115554494554494452511422AAA8928AA89288A4A20845555125155125114944008AAAA24A2AA24A2292880115554494554494452510022AAA8928AA89288A4A20045555125155125114944008AAAA24A2AA24A229288811555449455449414450AAA2052A22082A2A225444944940A88288A15544451142AA88288A15544451142AA888A2285551114450AAA2052A22082A2A22544440A88288015544051002AA880A2005551014400AAA20415151111041515111251250510511A24A3449400AAA20A20A23449468928015544082A2A22544494",
	mem_init1 => X"49414414440AAA214415151112A2220A228555121511105454444A8888288A1554485444415151112A2220A228555121511105454444A8888288A1554485444415151112A2220A208555121511105454444A888828801554485444415151112A2220A200555121511105454444A888828801554485444415151112A2220A200555121511105454444A8888288A1554485444415151112A2220A228555121511105454444A8888288A15544854444A2855510511128A15544144005AD4B52941401C33433600E92158085294B00014888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888",
	mem_init0 => X"88888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888",
	mem_init2 => X"888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888882222222200000000000002222222222AA222222222222222222222222222222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222",
	mem_init0 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000088888888888800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000202000000020002000200",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y25_N0
\U2|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009412820A8A889511251250510422AAA92A8AA92A8A9511414412820A888800555121512A2005551014412820A888800555121512A2005551014412820A88880055512152A22",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y31_N2
\U2|altsyncram_component|auto_generated|mux2|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~17_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~17_combout\);

-- Location: LCCOMB_X61_Y31_N4
\U2|altsyncram_component|auto_generated|mux2|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~18_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~17_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~17_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~17_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~18_combout\);

-- Location: LCCOMB_X61_Y31_N22
\U2|altsyncram_component|auto_generated|mux2|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~19_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~16_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~18_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~16_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\);

-- Location: FF_X62_Y35_N3
\U1|control_v_dut|IR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(9));

-- Location: LCCOMB_X59_Y38_N12
\U1|control_v_dut|SP[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|SP[0]~18_combout\ = (!\U1|control_v_dut|IR\(9) & (!\U1|control_v_dut|IR\(8) & (!\U1|control_v_dut|IR\(7) & !\U1|control_v_dut|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(9),
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|IR\(7),
	datad => \U1|control_v_dut|IR\(6),
	combout => \U1|control_v_dut|SP[0]~18_combout\);

-- Location: LCCOMB_X59_Y38_N26
\U1|control_v_dut|PC[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~7_combout\ = (\U1|control_v_dut|PC[3]~1_combout\) # ((!\U1|control_v_dut|SP[0]~18_combout\ & !\U1|control_v_dut|SP[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[0]~18_combout\,
	datab => \U1|control_v_dut|PC[3]~1_combout\,
	datad => \U1|control_v_dut|SP[1]~16_combout\,
	combout => \U1|control_v_dut|PC[3]~7_combout\);

-- Location: LCCOMB_X66_Y37_N24
\U1|control_v_dut|PC[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~13_combout\ = (((\U1|control_v_dut|IR\(10)) # (!\U1|control_v_dut|WideNor25~2_combout\)) # (!\U1|control_v_dut|Decoder1~2_combout\)) # (!\U1|control_v_dut|WideNor25~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor25~3_combout\,
	datab => \U1|control_v_dut|Decoder1~2_combout\,
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|WideNor25~2_combout\,
	combout => \U1|control_v_dut|PC[3]~13_combout\);

-- Location: LCCOMB_X65_Y36_N24
\U1|control_v_dut|WideNor3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor3~0_combout\ = (\U1|control_v_dut|IR\(15) & (!\U1|control_v_dut|IR\(11) & \U1|control_v_dut|IR\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(14),
	combout => \U1|control_v_dut|WideNor3~0_combout\);

-- Location: LCCOMB_X65_Y36_N30
\U1|control_v_dut|WideNor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor5~combout\ = ((\U1|control_v_dut|IR\(10)) # ((\U1|control_v_dut|IR\(12)) # (!\U1|control_v_dut|WideNor3~0_combout\))) # (!\U1|control_v_dut|IR\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|WideNor3~0_combout\,
	combout => \U1|control_v_dut|WideNor5~combout\);

-- Location: LCCOMB_X65_Y35_N2
\U1|control_v_dut|PC[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~11_combout\ = (\U1|control_v_dut|WideNor1~combout\ & ((\U1|control_v_dut|WideNor5~combout\ & ((\U1|control_v_dut|Decoder1~5_combout\))) # (!\U1|control_v_dut|WideNor5~combout\ & (!\U1|control_v_dut|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor5~combout\,
	datab => \U1|control_v_dut|Equal3~0_combout\,
	datac => \U1|control_v_dut|Decoder1~5_combout\,
	datad => \U1|control_v_dut|WideNor1~combout\,
	combout => \U1|control_v_dut|PC[3]~11_combout\);

-- Location: LCCOMB_X65_Y35_N12
\U1|control_v_dut|PC[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~12_combout\ = (\U1|control_v_dut|PC[3]~11_combout\ & (((\U1|control_v_dut|WideNor2~combout\ & \U1|control_v_dut|WideNor1~combout\)))) # (!\U1|control_v_dut|PC[3]~11_combout\ & (((\U1|control_v_dut|WideNor1~combout\)) # 
-- (!\U1|control_v_dut|Decoder1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder1~1_combout\,
	datab => \U1|control_v_dut|PC[3]~11_combout\,
	datac => \U1|control_v_dut|WideNor2~combout\,
	datad => \U1|control_v_dut|WideNor1~combout\,
	combout => \U1|control_v_dut|PC[3]~12_combout\);

-- Location: LCCOMB_X65_Y35_N22
\U1|control_v_dut|PC[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~14_combout\ = (\U1|control_v_dut|PC[3]~12_combout\ & ((\U1|control_v_dut|PC[3]~13_combout\) # ((\U1|control_v_dut|PC[3]~7_combout\ & !\U1|control_v_dut|stage\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~7_combout\,
	datab => \U1|control_v_dut|PC[3]~13_combout\,
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|PC[3]~12_combout\,
	combout => \U1|control_v_dut|PC[3]~14_combout\);

-- Location: LCCOMB_X65_Y35_N8
\U1|control_v_dut|PC[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~17_combout\ = (\U1|control_v_dut|PC[3]~11_combout\) # ((\U1|control_v_dut|Decoder1~1_combout\ & !\U1|control_v_dut|WideNor1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder1~1_combout\,
	datab => \U1|control_v_dut|PC[3]~11_combout\,
	datad => \U1|control_v_dut|WideNor1~combout\,
	combout => \U1|control_v_dut|PC[3]~17_combout\);

-- Location: LCCOMB_X66_Y34_N0
\U1|control_v_dut|WideNor11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor11~combout\ = (\U1|control_v_dut|IR\(10)) # (((\U1|control_v_dut|IR\(11)) # (!\U1|control_v_dut|IR\(12))) # (!\U1|control_v_dut|WideNor25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(10),
	datab => \U1|control_v_dut|WideNor25~3_combout\,
	datac => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|IR\(11),
	combout => \U1|control_v_dut|WideNor11~combout\);

-- Location: LCCOMB_X66_Y35_N24
\U1|control_v_dut|PC[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~15_combout\ = ((\U1|control_v_dut|stage\(1) & ((\U1|control_v_dut|stage\(2)) # (!\U1|control_v_dut|stage\(0)))) # (!\U1|control_v_dut|stage\(1) & ((\U1|control_v_dut|stage\(0)) # (!\U1|control_v_dut|stage\(2))))) # 
-- (!\U1|control_v_dut|PC[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datab => \U1|control_v_dut|PC[3]~0_combout\,
	datac => \U1|control_v_dut|stage\(2),
	datad => \U1|control_v_dut|stage\(0),
	combout => \U1|control_v_dut|PC[3]~15_combout\);

-- Location: LCCOMB_X66_Y35_N6
\U1|control_v_dut|PC[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~16_combout\ = (\U1|control_v_dut|processing_instruction~q\ & ((\U1|control_v_dut|stage\(7)) # ((\U1|control_v_dut|WideNor11~combout\) # (\U1|control_v_dut|PC[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(7),
	datab => \U1|control_v_dut|WideNor11~combout\,
	datac => \U1|control_v_dut|processing_instruction~q\,
	datad => \U1|control_v_dut|PC[3]~15_combout\,
	combout => \U1|control_v_dut|PC[3]~16_combout\);

-- Location: LCCOMB_X65_Y35_N18
\U1|control_v_dut|PC[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~18_combout\ = (\U1|control_v_dut|PC[3]~14_combout\ & (\U1|control_v_dut|PC[3]~16_combout\ & ((\U1|control_v_dut|WideNor5~combout\) # (!\U1|control_v_dut|PC[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~14_combout\,
	datab => \U1|control_v_dut|PC[3]~17_combout\,
	datac => \U1|control_v_dut|WideNor5~combout\,
	datad => \U1|control_v_dut|PC[3]~16_combout\,
	combout => \U1|control_v_dut|PC[3]~18_combout\);

-- Location: LCCOMB_X66_Y37_N18
\U1|control_v_dut|PC[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~6_combout\ = (!\U1|control_v_dut|processing_instruction~q\ & ((\U1|control_v_dut|stage\(0)) # (!\U1|control_v_dut|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datab => \U1|control_v_dut|Decoder1~2_combout\,
	datac => \U1|control_v_dut|stage\(0),
	combout => \U1|control_v_dut|PC[3]~6_combout\);

-- Location: LCCOMB_X63_Y36_N12
\U1|control_v_dut|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Equal6~0_combout\ = (!\U1|control_v_dut|stage\(7) & \U1|control_v_dut|PC[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(7),
	datad => \U1|control_v_dut|PC[3]~0_combout\,
	combout => \U1|control_v_dut|Equal6~0_combout\);

-- Location: LCCOMB_X63_Y38_N2
\U1|control_v_dut|PC[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~8_combout\ = (!\U1|control_v_dut|stage\(1) & (((\U1|control_v_dut|PC[3]~7_combout\) # (!\U1|control_v_dut|stage\(0))) # (!\U1|control_v_dut|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~0_combout\,
	datab => \U1|control_v_dut|stage\(1),
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|PC[3]~7_combout\,
	combout => \U1|control_v_dut|PC[3]~8_combout\);

-- Location: LCCOMB_X63_Y38_N24
\U1|control_v_dut|PC[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~9_combout\ = (\U1|control_v_dut|stage\(1) & ((\U1|control_v_dut|stage\(7)) # ((\U1|control_v_dut|stage\(0)) # (!\U1|control_v_dut|PC[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(7),
	datab => \U1|control_v_dut|stage\(0),
	datac => \U1|control_v_dut|stage\(1),
	datad => \U1|control_v_dut|PC[3]~0_combout\,
	combout => \U1|control_v_dut|PC[3]~9_combout\);

-- Location: LCCOMB_X63_Y38_N14
\U1|control_v_dut|PC[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~10_combout\ = ((\U1|control_v_dut|PC[3]~8_combout\) # ((\U1|control_v_dut|PC[3]~9_combout\) # (!\U1|control_v_dut|stage\(2)))) # (!\U1|control_v_dut|WideNor25~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor25~combout\,
	datab => \U1|control_v_dut|PC[3]~8_combout\,
	datac => \U1|control_v_dut|stage\(2),
	datad => \U1|control_v_dut|PC[3]~9_combout\,
	combout => \U1|control_v_dut|PC[3]~10_combout\);

-- Location: LCCOMB_X65_Y35_N24
\U1|control_v_dut|PC[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~19_combout\ = ((!\U1|control_v_dut|PC[3]~6_combout\ & ((!\U1|control_v_dut|PC[3]~10_combout\) # (!\U1|control_v_dut|PC[3]~18_combout\)))) # (!\U1|control_v_dut|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U1|control_v_dut|PC[3]~18_combout\,
	datac => \U1|control_v_dut|PC[3]~6_combout\,
	datad => \U1|control_v_dut|PC[3]~10_combout\,
	combout => \U1|control_v_dut|PC[3]~19_combout\);

-- Location: FF_X65_Y35_N17
\U1|control_v_dut|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~35_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(0));

-- Location: LCCOMB_X65_Y35_N14
\U1|control_v_dut|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~36_combout\ = (\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~2_combout\)) # (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~2_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|Add5~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Add0~2_combout\,
	datab => \U1|control_v_dut|PC[3]~4_combout\,
	datac => \U1|control_v_dut|PC[3]~5_combout\,
	datad => \U1|control_v_dut|Add5~2_combout\,
	combout => \U1|control_v_dut|Add0~36_combout\);

-- Location: FF_X65_Y35_N15
\U1|control_v_dut|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~36_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(1));

-- Location: FF_X61_Y35_N23
\U1|control_v_dut|END[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(1));

-- Location: LCCOMB_X58_Y35_N26
\U1|control_v_dut|bus_RAM_ADDRESS~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~27_combout\ = (\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|Mux30~4_combout\) # ((\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|IR\(13) & (((\U1|control_v_dut|SP\(1) & 
-- !\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux30~4_combout\,
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|SP\(1),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~27_combout\);

-- Location: LCCOMB_X58_Y31_N28
\U1|control_v_dut|bus_RAM_ADDRESS~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~28_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~27_combout\ & (\U1|control_v_dut|m3[1]~14_combout\)) # (!\U1|control_v_dut|bus_RAM_ADDRESS~27_combout\ & 
-- ((\U1|control_v_dut|END\(1)))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (((\U1|control_v_dut|bus_RAM_ADDRESS~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[1]~14_combout\,
	datab => \U1|control_v_dut|END\(1),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS~27_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~28_combout\);

-- Location: LCCOMB_X56_Y31_N6
\U1|control_v_dut|bus_RAM_ADDRESS~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~29_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|PC\(1))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|PC\(1),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS~28_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~29_combout\);

-- Location: FF_X56_Y31_N7
\U1|control_v_dut|bus_RAM_ADDRESS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~29_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(1));

-- Location: M9K_X37_Y24_N0
\U2|altsyncram_component|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y49_N0
\U2|altsyncram_component|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y35_N24
\U2|altsyncram_component|auto_generated|mux2|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~60_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- (\U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~60_combout\);

-- Location: LCCOMB_X59_Y35_N6
\U2|altsyncram_component|auto_generated|mux2|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~61_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~60_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~60_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~60_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~61_combout\);

-- Location: LCCOMB_X60_Y35_N18
\U1|control_v_dut|FR_out_at_control~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~6_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~61_combout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~63_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~61_combout\,
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	combout => \U1|control_v_dut|FR_out_at_control~6_combout\);

-- Location: FF_X60_Y35_N19
\U1|control_v_dut|FR_out_at_control[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~6_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(3));

-- Location: LCCOMB_X61_Y39_N20
\U1|alu_v_dut|FR_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[3]~feeder_combout\ = \U1|control_v_dut|FR_out_at_control\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|FR_out_at_control\(3),
	combout => \U1|alu_v_dut|FR_out[3]~feeder_combout\);

-- Location: FF_X61_Y39_N21
\U1|alu_v_dut|FR_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[3]~feeder_combout\,
	ena => \U1|alu_v_dut|FR_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(3));

-- Location: LCCOMB_X56_Y37_N2
\U1|control_v_dut|Selector292~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector292~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & 
-- (\U1|control_v_dut|Mux28~4_combout\)) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & ((\U1|control_v_dut|m3[3]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datab => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datac => \U1|control_v_dut|Mux28~4_combout\,
	datad => \U1|control_v_dut|m3[3]~12_combout\,
	combout => \U1|control_v_dut|Selector292~0_combout\);

-- Location: LCCOMB_X56_Y37_N14
\U1|control_v_dut|Selector292~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector292~1_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & ((\U1|control_v_dut|Selector292~0_combout\ & (\U1|control_v_dut|PC\(3))) # (!\U1|control_v_dut|Selector292~0_combout\ & ((\U1|alu_v_dut|FR_out\(3)))))) # 
-- (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & (((\U1|control_v_dut|Selector292~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(3),
	datab => \U1|alu_v_dut|FR_out\(3),
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datad => \U1|control_v_dut|Selector292~0_combout\,
	combout => \U1|control_v_dut|Selector292~1_combout\);

-- Location: FF_X56_Y37_N15
\U1|control_v_dut|bus_RAM_DATA_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector292~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(3));

-- Location: M9K_X51_Y48_N0
\U2|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"2810000000000A2A08882045550552A22205551151545109454002AA8A8A2128A808555151442515050AAA2A2884A2A0015545451012881155414400AA2AA2AA2A9540AAAAA01515010001144555541488115440155451082000002000044040008000202228AA2A22A5545515410AAA20AAA882000002004044040408000202228AA2A22A5445515410AAA20AAA882000002004044041408000202228AA2A22A5545514440AAAA0AAA882000002004044001008000202228AA2A22A5545514440AAAA0AAA882000002004044000008020202228AA2A22A5545514410AAAA0AAA882000002004044000408020202228AA2A22A5545514410AAAA0AAAAA2A2AA2",
	mem_init2 => X"A2900404000000001545415112AA02AAAAAAAA055510155551402AA880AAA295508AAAAA28A55422AAAA8A815555445455445415055402AA2A88A82A88A82A2AAA05555511505511505455510AAAAA22A0AA22A0A82AA815515445455445415055442AAAA88A8AA88A82A2AAA05555511515511505415510AA8AA22A2AA22A0A82AA015555445455445454510AAA280000228AA2A225544544540A88AAA015555155542AAAA288815544051042AA880A2285551015400AAA200000228AA2A22554440A882A8015544055142AA880AA005551014450AAA21044000001145515111151150550550A22A1445400AAA20A20AA14454288A821554428AA2A22554454",
	mem_init1 => X"45455515440AAA215041100040080880828100004045515014454AA8AA2A881554415555041100040000880820100004045515014454AA8AA2A801554415555041100040000880800100004045515014454AA8AA28821555415555041100040080880008100004045515014454AA8AA288A1555415555041100040080880028100404045515014454AA8AA28881555415555041100040080880020100404045515014454AA8AA288015554155514A884555551552A011555545005294A52941400100000010408380000842001200888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888",
	mem_init0 => X"88800000000888888880000000088888888000000028AA88AA800020000888888880000000088888888000000008888888800000000888888880000000088A8A888222020008888888800000000888888880000000088888888000000008888888800000000888888A820020200888888880000000088888888000000008888888800000000888888880000000088A88888002020028888888800000000888888880000000088888888000000008888888800000000888888AA20000000A8888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888A8A80000000088888",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009452A820800000401041040414080800800800800000040000000A2A888828455505512A20055510144128A2888808801140450220081110014000082000008000040400000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800020220A888A8AA00000000888AAA88000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008A8888880000000088888888000000008888888800000000888888880000000088888888000000028888888800000000888888880000000088888",
	mem_init2 => X"88800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000202020220202020020202022020202000088888AAAAAAAA8000000022222AAA88888888AAA2AAAA88888888A2AAAAAA88888888AAAAAAAA88880888AAAAAAAA88888888AAAAAAAA88888888AAAAA2AA80000008AAAAAAAA88888888AAA2222200088808AA22222288808888A2222AAA888800002222AAA2888000002AAA2AAA80888888AAAAA222000008882AAA222200888088AAAAAAAA88880000222222AA80888000222AAA2A88888888AAAAA22200000008AA2AAA2200008880AAAAAA220888808022222222888088",
	mem_init1 => X"08AAAAAAAA08888800222AAAA2800000002AAA2AAA88888888A2AAAA2200000888A2AAAAAA88888088AAAAAAAA88088800222222AA88888888AAAAAA2A88000000AAA2AAA200000008AAAAAAAA88888880AAA2222208880880A222222A8888880022222AAA0888000022AAA2AA80800008AAAAA22200000088A2AAA22200088808AAA2A22A888888002222222A880888002222AAA288888088AAAAAAA200000000AAA2AAA2000008882AAAAAAA888888802222222208880888222222AA08888888AAAAAAA288888888AAAAA2AA80000008AAAAAAAA88888888AAAAAAAA88888808A2AAAAAA88888888AAAAAAAA88888888AAAAAAA288888888AAAAAAAA888888",
	mem_init0 => X"88AAAAAAAA8888888822AAAAAA88888888AAAAAAAA88888888AAAAAAAA800000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222220080808088080808008080808808080AA80000000088888A88000000008888A88800000000080AAA8A8A8A8AA2A000000AAAA8888800000220888AAA8A22022002A8AAA0202000002000280AAA8A8A8A8A8A828",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y35_N0
\U2|altsyncram_component|auto_generated|mux2|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~62_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~62_combout\);

-- Location: LCCOMB_X59_Y35_N14
\U2|altsyncram_component|auto_generated|mux2|_~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~63_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~62_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~62_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~62_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~63_combout\);

-- Location: LCCOMB_X59_Y35_N20
\U2|altsyncram_component|auto_generated|mux2|_~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~64_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~61_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~63_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~61_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\);

-- Location: LCCOMB_X63_Y32_N6
\U1|control_v_dut|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~6_combout\ = (\U1|control_v_dut|PC\(3) & (!\U1|control_v_dut|Add0~5\)) # (!\U1|control_v_dut|PC\(3) & ((\U1|control_v_dut|Add0~5\) # (GND)))
-- \U1|control_v_dut|Add0~7\ = CARRY((!\U1|control_v_dut|Add0~5\) # (!\U1|control_v_dut|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|PC\(3),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~5\,
	combout => \U1|control_v_dut|Add0~6_combout\,
	cout => \U1|control_v_dut|Add0~7\);

-- Location: LCCOMB_X63_Y35_N28
\U1|control_v_dut|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~38_combout\ = (\U1|control_v_dut|PC[3]~5_combout\ & (((\U1|control_v_dut|Add0~6_combout\)))) # (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|Add0~6_combout\))) # 
-- (!\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~5_combout\,
	datab => \U1|control_v_dut|Add5~6_combout\,
	datac => \U1|control_v_dut|PC[3]~4_combout\,
	datad => \U1|control_v_dut|Add0~6_combout\,
	combout => \U1|control_v_dut|Add0~38_combout\);

-- Location: FF_X63_Y35_N29
\U1|control_v_dut|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~38_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(3));

-- Location: LCCOMB_X63_Y32_N8
\U1|control_v_dut|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~8_combout\ = (\U1|control_v_dut|PC\(4) & (\U1|control_v_dut|Add0~7\ $ (GND))) # (!\U1|control_v_dut|PC\(4) & (!\U1|control_v_dut|Add0~7\ & VCC))
-- \U1|control_v_dut|Add0~9\ = CARRY((\U1|control_v_dut|PC\(4) & !\U1|control_v_dut|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(4),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~7\,
	combout => \U1|control_v_dut|Add0~8_combout\,
	cout => \U1|control_v_dut|Add0~9\);

-- Location: LCCOMB_X63_Y35_N30
\U1|control_v_dut|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~39_combout\ = (\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~8_combout\)) # (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~8_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|Add5~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~4_combout\,
	datab => \U1|control_v_dut|Add0~8_combout\,
	datac => \U1|control_v_dut|PC[3]~5_combout\,
	datad => \U1|control_v_dut|Add5~8_combout\,
	combout => \U1|control_v_dut|Add0~39_combout\);

-- Location: FF_X63_Y35_N31
\U1|control_v_dut|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~39_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(4));

-- Location: LCCOMB_X63_Y35_N4
\U1|control_v_dut|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~40_combout\ = (\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~10_combout\)) # (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~10_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|Add5~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~4_combout\,
	datab => \U1|control_v_dut|Add0~10_combout\,
	datac => \U1|control_v_dut|PC[3]~5_combout\,
	datad => \U1|control_v_dut|Add5~10_combout\,
	combout => \U1|control_v_dut|Add0~40_combout\);

-- Location: FF_X63_Y35_N5
\U1|control_v_dut|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~40_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(5));

-- Location: M9K_X15_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\U2|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y45_N0
\U2|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y31_N24
\U2|altsyncram_component|auto_generated|mux2|_~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~70_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~70_combout\);

-- Location: LCCOMB_X62_Y31_N10
\U2|altsyncram_component|auto_generated|mux2|_~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~71_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~70_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~70_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~70_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~71_combout\);

-- Location: LCCOMB_X62_Y31_N6
\U1|control_v_dut|FR_out_at_control~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~8_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~71_combout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|definingVariables~q\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~71_combout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~73_combout\,
	combout => \U1|control_v_dut|FR_out_at_control~8_combout\);

-- Location: FF_X62_Y31_N7
\U1|control_v_dut|FR_out_at_control[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~8_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(5));

-- Location: LCCOMB_X61_Y39_N18
\U1|alu_v_dut|FR_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[5]~feeder_combout\ = \U1|control_v_dut|FR_out_at_control\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|FR_out_at_control\(5),
	combout => \U1|alu_v_dut|FR_out[5]~feeder_combout\);

-- Location: FF_X61_Y39_N19
\U1|alu_v_dut|FR_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[5]~feeder_combout\,
	ena => \U1|alu_v_dut|FR_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(5));

-- Location: LCCOMB_X62_Y38_N8
\U1|control_v_dut|Selector290~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector290~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & (((\U1|control_v_dut|Mux26~4_combout\) # (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & 
-- (\U1|control_v_dut|m3[5]~10_combout\ & ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datab => \U1|control_v_dut|m3[5]~10_combout\,
	datac => \U1|control_v_dut|Mux26~4_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	combout => \U1|control_v_dut|Selector290~0_combout\);

-- Location: LCCOMB_X60_Y33_N4
\U1|control_v_dut|Selector290~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector290~1_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & ((\U1|control_v_dut|Selector290~0_combout\ & (\U1|control_v_dut|PC\(5))) # (!\U1|control_v_dut|Selector290~0_combout\ & ((\U1|alu_v_dut|FR_out\(5)))))) # 
-- (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & (((\U1|control_v_dut|Selector290~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(5),
	datab => \U1|alu_v_dut|FR_out\(5),
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datad => \U1|control_v_dut|Selector290~0_combout\,
	combout => \U1|control_v_dut|Selector290~1_combout\);

-- Location: FF_X60_Y33_N5
\U1|control_v_dut|bus_RAM_DATA_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector290~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(5));

-- Location: M9K_X64_Y18_N0
\U2|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y15_N0
\U2|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A8000444014020200222A800045C00008A800044000500401015000000A0080202A0000014010040540000028020080A20000010454020000114014000000000000040000000001000111111110100402A000114500500402000222000000000000022E00000800088800000000000000B800002000222000000001400002E00000800088801000000500000B800022A8AAAA951110510022A8AEA8808AA2AAAA54444144108AAABAA2022A8AAAA951110511422AAAEA8808AA2AAAA54444144408AAABAA2002000222000000000000022E00000800088800000000500000B800002000222000000001400022E00000800088800000000000008B80000808008",
	mem_init2 => X"0810051500880004440400044000B800000002800045C000041000022E0008001000080002000400020000A04000110100110140400040800022020022028080020100004404004405010005020000880800880A028002040001101001101405001008000220200220280A0008100004404004405014000020000880800880A02800804000110100110100050000010008080800088000101101002000020000040014000000000000010001400002000200000400010000090008080800088000110020000200001400140000280000000050001000008040004444404000444404405005004008080101500000A00A00801010020200000100800088000140",
	mem_init1 => X"1000000001000008004110444000000002800005C001010001110000000000000017000404000444008000000800005C00101000111000000000A0000170004454055552A2220A20045555D511115455554A888828801155575444455155552A2220A22845555D511115455554A8888288A115557544404110444000000000000045C001010001110000000002000017000404000444000000002800045C0010100011100000000000001170004000800040001000800010000005294A5294140050250220410200801280A5004600222222222222222222222AAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAA22222222222222222222222222220222AAAAAAAAAAAAA",
	mem_init0 => X"AAAAAAAAAAAAAAAAAAA22222022222222222222222222202222AAA8AAAAAAAAAA8AAAAAAAAAAAAAAAAA22222222222222222222222022222222AAAAAAAAAAAAAA8AAAAAA8AAAAAAAAAA02222222222222222222222222222222AAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAA20222220222222222202222222222222AAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAA22222222222222202222222220222222AAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAA22222222222220222222222222222222AAAAA8AAAAA8AAAAAAAAAA8AAAAAAAAA22222222222222222222222222222220AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA22222222022222222222222222200000888AAAAAAAAAA",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\U2|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"AAAA8AAAAAAAAAAAAAA22222222222222222222222222022222AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA22202222222222222222222222222222AAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAA22222222222222222222202222222222AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A22222222222222222222222222222222AA8AAAA8AAAAAAAAAAAAAAAAAAAAAAAA22222222222222220222222222222222AAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAA22222222222222222222222222222222AA8AAAAAAAAAAAAAAAA8A8A8A8AAAAAA22222222222022222222222222222222AAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAA22222020202022222222222222222022AAAAAAAAAAAAA",
	mem_init2 => X"AAAAAAAAAAAAAAAAAAA22222202222222222222222222222222AAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAA2222222222222222222222220200202202202002002022022020020AA2AAAAAAAAAAAAA2AAAAAAAAAAAAAAA88888888880088888888888888888888AAAAAAAAAAAAAAAAAAAA2AAAAAAAAA2A88888888888888888888888888088088AAAA222AAAA2AAAAAAAA2AAAAAAAAAAA80088808888888808880888880000888AAAAAAAAAAA2AAA2AAAAAAAAAAAA2AAA88888888888888888888088808880888AAAAA2AAAAAAAAAAAAAA22AAAAAAAAAA80888088880888088888888088888008AAAAAAAAAA2AAAAAAAA2AAA2AAAAAAAA8088880008888888888088",
	mem_init1 => X"88888888882AAAAAA22AA2AAAA22222AAAAAAA2AAA88888888808888800008808888888888AAAAA2AAAAAAAAA2AA2AAAA222222AAA88888888888888088808880088808888222222AAAAAAAAAAAAAA2AA2AAAAAAA2088808880800008888888808888888882AAAAAAAAAAAA2AAAA2A22AAAAAAA22288888888808888888888880888880888AAAAAA2AAAAAAAAAAA2AAAAAAAAAAAA288888888888888808888888888808888AAAAAAAA2AAAAAAAAAAAAAA22AAAAAAA88880888888888888888888888888888AAAAAAAAAAAAA2AAA2AAAA2AAAAAAAAA88888888888888888888880888888888AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA28888888888888888888888",
	mem_init0 => X"8888888888AAAAAAAA2AAAAAAAAAAAAAAAAAAAAAAA88888888888888888088888888888888AAAAAAAAAAAAAAAAAAAAAAAAAA2AAAAA8888888888888880000000000000000022A2AAAAAAAAAAAAAAAAAAAA2222222200000000000808888888888888888888A2222222222222222222A2AAAAAAAAAA88888888880000000000000000000808AAAAAAAAAAAAAAAAAAA222222222222200000080888888888888888888888888AAAAAAAAAAAAAAA8808008088088080080080880880800800000000000000000088A8888A8888A8888A8888AA8A800000000000080A8A8A8AAA88AA888A88888AA88A8888000000000000000000000000002000200000000000080",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\U2|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A9552A22A8AAA951155545451042AA2AAAAA2AA2AAA9515454552A22A8AAAA845555D552A2884555454552A2288AA2A801145C5422088011445414020200222A800045C00008",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y31_N12
\U2|altsyncram_component|auto_generated|mux2|_~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~72_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~72_combout\);

-- Location: LCCOMB_X62_Y31_N26
\U2|altsyncram_component|auto_generated|mux2|_~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~73_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~72_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~72_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~72_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~73_combout\);

-- Location: LCCOMB_X62_Y31_N8
\U2|altsyncram_component|auto_generated|mux2|_~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~74_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~71_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~73_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~71_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\);

-- Location: FF_X62_Y35_N7
\U1|control_v_dut|IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(5));

-- Location: LCCOMB_X60_Y38_N28
\U1|control_v_dut|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux25~2_combout\ = (\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|Rn[2][6]~q\) # ((\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|IR\(5) & (((\U1|control_v_dut|Rn[0][6]~q\ & !\U1|control_v_dut|IR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(5),
	datab => \U1|control_v_dut|Rn[2][6]~q\,
	datac => \U1|control_v_dut|Rn[0][6]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux25~2_combout\);

-- Location: LCCOMB_X59_Y38_N10
\U1|control_v_dut|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux25~3_combout\ = (\U1|control_v_dut|Mux25~2_combout\ & (((\U1|control_v_dut|Rn[3][6]~q\) # (!\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|Mux25~2_combout\ & (\U1|control_v_dut|Rn[1][6]~q\ & (\U1|control_v_dut|IR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux25~2_combout\,
	datab => \U1|control_v_dut|Rn[1][6]~q\,
	datac => \U1|control_v_dut|IR\(4),
	datad => \U1|control_v_dut|Rn[3][6]~q\,
	combout => \U1|control_v_dut|Mux25~3_combout\);

-- Location: LCCOMB_X63_Y34_N20
\U1|control_v_dut|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux25~0_combout\ = (\U1|control_v_dut|IR\(5) & (((\U1|control_v_dut|IR\(4))))) # (!\U1|control_v_dut|IR\(5) & ((\U1|control_v_dut|IR\(4) & (\U1|control_v_dut|Rn[5][6]~q\)) # (!\U1|control_v_dut|IR\(4) & 
-- ((\U1|control_v_dut|Rn[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[5][6]~q\,
	datab => \U1|control_v_dut|IR\(5),
	datac => \U1|control_v_dut|Rn[4][6]~q\,
	datad => \U1|control_v_dut|IR\(4),
	combout => \U1|control_v_dut|Mux25~0_combout\);

-- Location: LCCOMB_X60_Y34_N28
\U1|control_v_dut|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux25~1_combout\ = (\U1|control_v_dut|Mux25~0_combout\ & (((\U1|control_v_dut|Rn[7][6]~q\) # (!\U1|control_v_dut|IR\(5))))) # (!\U1|control_v_dut|Mux25~0_combout\ & (\U1|control_v_dut|Rn[6][6]~q\ & (\U1|control_v_dut|IR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Rn[6][6]~q\,
	datab => \U1|control_v_dut|Mux25~0_combout\,
	datac => \U1|control_v_dut|IR\(5),
	datad => \U1|control_v_dut|Rn[7][6]~q\,
	combout => \U1|control_v_dut|Mux25~1_combout\);

-- Location: LCCOMB_X60_Y34_N14
\U1|control_v_dut|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux25~4_combout\ = (\U1|control_v_dut|IR\(6) & ((\U1|control_v_dut|Mux25~1_combout\))) # (!\U1|control_v_dut|IR\(6) & (\U1|control_v_dut|Mux25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux25~3_combout\,
	datab => \U1|control_v_dut|IR\(6),
	datad => \U1|control_v_dut|Mux25~1_combout\,
	combout => \U1|control_v_dut|Mux25~4_combout\);

-- Location: LCCOMB_X59_Y38_N24
\U1|control_v_dut|Selector289~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector289~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\) # ((\U1|alu_v_dut|FR_out\(6))))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & 
-- (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & (\U1|control_v_dut|m3[6]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datab => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datac => \U1|control_v_dut|m3[6]~9_combout\,
	datad => \U1|alu_v_dut|FR_out\(6),
	combout => \U1|control_v_dut|Selector289~0_combout\);

-- Location: LCCOMB_X59_Y32_N12
\U1|control_v_dut|Selector289~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector289~1_combout\ = (\U1|control_v_dut|Selector289~0_combout\ & (((\U1|control_v_dut|PC\(6)) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))) # (!\U1|control_v_dut|Selector289~0_combout\ & (\U1|control_v_dut|Mux25~4_combout\ 
-- & ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux25~4_combout\,
	datab => \U1|control_v_dut|Selector289~0_combout\,
	datac => \U1|control_v_dut|PC\(6),
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	combout => \U1|control_v_dut|Selector289~1_combout\);

-- Location: FF_X59_Y32_N13
\U1|control_v_dut|bus_RAM_DATA_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector289~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(6));

-- Location: M9K_X64_Y28_N0
\U2|altsyncram_component|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y19_N0
\U2|altsyncram_component|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\U2|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\U2|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y32_N10
\U2|altsyncram_component|auto_generated|mux2|_~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~75_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~75_combout\);

-- Location: LCCOMB_X60_Y32_N16
\U2|altsyncram_component|auto_generated|mux2|_~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~76_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~75_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~75_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~75_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~76_combout\);

-- Location: LCCOMB_X61_Y32_N16
\U2|altsyncram_component|auto_generated|mux2|_~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~79_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~76_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~76_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~78_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\);

-- Location: FF_X62_Y35_N5
\U1|control_v_dut|IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(6));

-- Location: LCCOMB_X59_Y38_N28
\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ = (\U1|control_v_dut|WideNor25~combout\) # ((!\U1|control_v_dut|WideNor9~combout\ & \U1|control_v_dut|IR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|WideNor25~combout\,
	datac => \U1|control_v_dut|WideNor9~combout\,
	datad => \U1|control_v_dut|IR\(6),
	combout => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\);

-- Location: LCCOMB_X56_Y37_N12
\U1|control_v_dut|Selector295~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector295~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & 
-- (\U1|control_v_dut|Mux31~4_combout\)) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & ((\U1|control_v_dut|m3[0]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datab => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datac => \U1|control_v_dut|Mux31~4_combout\,
	datad => \U1|control_v_dut|m3[0]~15_combout\,
	combout => \U1|control_v_dut|Selector295~0_combout\);

-- Location: M9K_X37_Y50_N0
\U2|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"085441000440200880A080011000508A8081114150405009415142A22800A0000200111001502515450A8820008002080044501505128A1510400450AA8AA8AA0894408882A0110440414041414051140011114440110542020A2A284505001102A2080828080828A8A1141400440A882020A02020A2A284105001102A2280828080828A8A1041400440A882020A02020A2A284505001102A2080828080828A8A1141400440A882020A02020A2A284105005102A2280828080828A8A1041400440A882020A02020A2A284105005102A2080828080828A8A1041400440A882020A02020A2A284105005102A2280828080828A8A1041400440A882020A2020A800",
	mem_init2 => X"0A0051140208011014005054508A0A0A0A20A8054410505101542A2282828201102228AA0825042A208008215144504151041540101142A288A082A2082A80002005451141054410550040450A8822820A8820AA00008015144504111041540101142A288A08222082A80002005441141044410550040450A8A22820A8820AA0000801510450415104150045088821508A8800A0A8A114041415082880A015105101542A20A008015114001142A208002005445000450A8821508A8800A0A8A104140828008015114001142A208002005445000450A88204101054540005054501050550140500A2A8041550A882A0A802004550082A015115000A0A8A114040",
	mem_init1 => X"41441501440A88A804041454508A0A002085441010511010515142082800821511404144404145450820A0020854410105110105151422828008215104041444041454508A0A002085441010511010515142282800821510404144404145450820A00A085445010511010515142082800821510404144404145450820A00A085441010511010515142082800821510404144404145450820A00A08544501051101051514208280082151040414500A811145505128A15104004015294A5294140000000001000800001290A0002220A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A28280808080808080808080808080808080808080A0A080808080808080",
	mem_init0 => X"808080808080808080808082828080808080808080A082A0A0A282A080808080A0A0808080808080808080808080808080808080828280808080808080A0A2A0A282A0A2A080808080A0A08080808080808080808080808080808080808282808080808080808080A0A280A2A0A080808080A0A0808080808080808080808080808080808080828280808080808280A282A0A0A282A0A080808080A0A08080808080808080808080808080808080808282808080808080808280A082A0A0A08080808080A0A0808080808080808080808080808080808080828280808080808080808080808080808080808080A0A08080808080808080A28282828080808080",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y39_N0
\U2|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A9500000282A2845010105005102A2888A82A200080114101401282020828804441010508A085445001400000880A08001100054228081114015052A2020828804441010228A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80828280808080808080808080808080808080808080A0A0808080808080808080808080808080808080828280808080808080808080808080808080808080A0A0808080808080808080808080808080808080828280808080808080808080808080808080808080A0A080A2A08280A2A0A280A0A0808282A2A28080828280808080808080808080808080808080808080A0A0808080808080808080808080808080808080828280808080808080808080808080808080808080A0A08080808080808080A080A080808080808080828280808080808080808080808080808080808080A0A080808080808080A0A0A0A080808080808080828280808080808080",
	mem_init2 => X"808080808080808080808080A0A08080808080808080808080808080808080808282A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A202020202020202020202020202020222028A8A8A8A8A8A020202020202028A8A8A8A8A8A020202020202020A8A8A8A8A8A8A0202020202020202028A8A8A020202020202020202028A8A8A8A02020202020202028202028A8A02020202020202020202020202020202020202020202020202020202020202020202020202020A8A8A02020A0202020202020202020202020202020202020202020202020202020202020202020202020A82020202020202020202020202020202020202020282020A0202020202020202",
	mem_init1 => X"8A8A8A82020202020A8282020A0202020202020202020202020202020A8A8282020A8A8A8A8A0202020A8A8A820202020A8A8A8202020202020202020202020202020202028A8A8A0202020A8A8A8A0202020202020202020A028A8A02020282020202020202020202020202020A028A0202020202020202020202020202020202020A02020202020202020202020202020202020202020A8A0202020202020202020202020202020202020202020202020202020202020202020202028A028A028A028A0A8A8A8A8A8A02020202020202020202020202020202020202020202020A8A8A8A028A8A8A8A8A8A8A8A8A8A8A8A8A82020202020202020202020202",
	mem_init0 => X"0202020202020202020A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020202020200080808080808080808080808080808228080808082A0A080A0A2A2A282A2A2808082A2A2802A8280288028802880802A8028A0808280A280808080828282808080A0A282288228802882288228802880288028",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N18
\U2|altsyncram_component|auto_generated|mux2|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~2_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~2_combout\);

-- Location: LCCOMB_X61_Y35_N6
\U2|altsyncram_component|auto_generated|mux2|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~3_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~2_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~2_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~2_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~3_combout\);

-- Location: LCCOMB_X60_Y35_N0
\U1|control_v_dut|FR_out_at_control~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~0_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~1_combout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~1_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~3_combout\,
	datad => \U1|control_v_dut|definingVariables~q\,
	combout => \U1|control_v_dut|FR_out_at_control~0_combout\);

-- Location: FF_X60_Y35_N1
\U1|control_v_dut|FR_out_at_control[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~0_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(0));

-- Location: LCCOMB_X61_Y39_N0
\U1|alu_v_dut|FR_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[0]~feeder_combout\ = \U1|control_v_dut|FR_out_at_control\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|FR_out_at_control\(0),
	combout => \U1|alu_v_dut|FR_out[0]~feeder_combout\);

-- Location: FF_X61_Y39_N1
\U1|alu_v_dut|FR_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[0]~feeder_combout\,
	ena => \U1|alu_v_dut|FR_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(0));

-- Location: LCCOMB_X56_Y37_N16
\U1|control_v_dut|Selector295~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector295~1_combout\ = (\U1|control_v_dut|Selector295~0_combout\ & (((\U1|control_v_dut|PC\(0)) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|Selector295~0_combout\ & (\U1|alu_v_dut|FR_out\(0) & 
-- (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector295~0_combout\,
	datab => \U1|alu_v_dut|FR_out\(0),
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datad => \U1|control_v_dut|PC\(0),
	combout => \U1|control_v_dut|Selector295~1_combout\);

-- Location: FF_X56_Y37_N17
\U1|control_v_dut|bus_RAM_DATA_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector295~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(0));

-- Location: M9K_X64_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y51_N0
\U2|altsyncram_component|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y35_N16
\U2|altsyncram_component|auto_generated|mux2|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~0_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~0_combout\);

-- Location: LCCOMB_X61_Y35_N24
\U2|altsyncram_component|auto_generated|mux2|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~1_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~0_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~0_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~0_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~1_combout\);

-- Location: LCCOMB_X61_Y35_N22
\U2|altsyncram_component|auto_generated|mux2|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~4_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~1_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~1_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~3_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\);

-- Location: FF_X61_Y35_N15
\U1|control_v_dut|END[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(0));

-- Location: LCCOMB_X59_Y34_N8
\U1|control_v_dut|bus_RAM_ADDRESS~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~24_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (((\U1|control_v_dut|IR\(13))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|Mux31~4_combout\)) 
-- # (!\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|SP\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux31~4_combout\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datac => \U1|control_v_dut|IR\(13),
	datad => \U1|control_v_dut|SP\(0),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~24_combout\);

-- Location: LCCOMB_X59_Y34_N22
\U1|control_v_dut|bus_RAM_ADDRESS~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~25_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS~24_combout\ & (((\U1|control_v_dut|m3[0]~15_combout\) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~24_combout\ & 
-- (\U1|control_v_dut|END\(0) & ((\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|END\(0),
	datab => \U1|control_v_dut|m3[0]~15_combout\,
	datac => \U1|control_v_dut|bus_RAM_ADDRESS~24_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~25_combout\);

-- Location: LCCOMB_X56_Y31_N28
\U1|control_v_dut|bus_RAM_ADDRESS~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~26_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|PC\(0)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|bus_RAM_ADDRESS~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS~25_combout\,
	datab => \U1|control_v_dut|PC\(0),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~26_combout\);

-- Location: FF_X56_Y31_N29
\U1|control_v_dut|bus_RAM_ADDRESS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~26_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(0));

-- Location: M9K_X37_Y30_N0
\U2|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"20C5D10144128A0E8888A8C5D1F1D3A2208C5D10510051197B54062E880A232F6AA0C5D1014465ED5518BA20288CBDAAA31744555452A031755545018A20A20A2094418BAA094507454444444445441480317441055051080400000080000000040407840020100000020000000510101E100080400000080000000040407840020100000020000000510101E100080400000080000000440407840020100000020000000410101E100080400000080000000440407840020100000020000000410101E1000A0E8A8889D1110511462E8F8E88283A2A22274444144018BA3E3A20A0E8A8889D1110511462E8F8E88283A2A22274444144118BA3E3A20BDAA0BD",
	mem_init2 => X"AA1514445228C5D11541D15113A3EBA2220A200C5D1F5D10510062E8FAE88894118BA20A22251462E88288A3571747B51747B545FD1006AE2E8F6A2E8F6A8BFA220D5C5D1ED45D1ED517F4451AB8BA3DA8BA3DAA2FE8803571747B51747B545FD1106AE2E8F6A2E8F6A8BFA228D5C5D1ED45D1ED517F4401AB8BA3DA8BA3DAA2FE8883571747B51747B5144518BA2053A22283A2A227447B57B50E882880317440511462E88288A317444511462E888A208C5D11144018BA2053A22283A2A22744440E88288A317444511462E888A228C5D11144018BA2141D151111141D15111ED5ED4510511A3DAB47B5518BA20A20A2347B568F6A231744283A2A227447B4",
	mem_init1 => X"7B4144144418BA2050080000010000000088080F080140200000040000000020203C20050080000010000000288080F080140200000040000000020203C20050080000010000000208080F080140200000040000000220203C20050080000010000000208080F080140200000040000000220203C200541C051113A2220A200C5D1F1D11507454444E8888288A31747C744541D151113A2220A200C5D1F1D11507454444E8888288831747C74404A28C5D10510128231744144000042008424251D1B11B0BE0D9E59CB4A529236C0888888888888888888888888888888888888888888888888888888000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y47_N0
\U2|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\U2|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020140280400000800E84E8400104840474000474000080400000008040000008080F08010000808000000008060008A8C4C1F18118228C4C10004128A0E888800C5D1F1D3A22",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000008888888888888888888888883311133311133311133331113331113AA222222222222222222222222222222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000022222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000002222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000222222222222222222222222222222222222222222222220C444CCCC444CCC444CCC444CCC444CEA8888A8888A8888A8888A8888A8888A8888A8888AA8A8000000000000000000000000000000000000000000000000000000000000000000000002000200000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y31_N0
\U2|altsyncram_component|auto_generated|mux2|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~12_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~12_combout\);

-- Location: LCCOMB_X61_Y31_N18
\U2|altsyncram_component|auto_generated|mux2|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~13_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~12_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~12_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~12_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~13_combout\);

-- Location: LCCOMB_X61_Y31_N26
\U1|control_v_dut|FR_out_at_control~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~10_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~11_combout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~11_combout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~13_combout\,
	combout => \U1|control_v_dut|FR_out_at_control~10_combout\);

-- Location: FF_X61_Y31_N27
\U1|control_v_dut|FR_out_at_control[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~10_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(7));

-- Location: LCCOMB_X61_Y39_N4
\U1|alu_v_dut|FR_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|alu_v_dut|FR_out[7]~feeder_combout\ = \U1|control_v_dut|FR_out_at_control\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|FR_out_at_control\(7),
	combout => \U1|alu_v_dut|FR_out[7]~feeder_combout\);

-- Location: FF_X61_Y39_N5
\U1|alu_v_dut|FR_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|alu_v_dut|FR_out[7]~feeder_combout\,
	ena => \U1|alu_v_dut|FR_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(7));

-- Location: LCCOMB_X59_Y32_N22
\U1|control_v_dut|Selector288~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector288~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & (((\U1|control_v_dut|Mux24~4_combout\) # (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & 
-- (\U1|control_v_dut|m3[7]~8_combout\ & ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datab => \U1|control_v_dut|m3[7]~8_combout\,
	datac => \U1|control_v_dut|Mux24~4_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	combout => \U1|control_v_dut|Selector288~0_combout\);

-- Location: LCCOMB_X59_Y32_N4
\U1|control_v_dut|Selector288~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector288~1_combout\ = (\U1|control_v_dut|Selector288~0_combout\ & (((\U1|control_v_dut|PC\(7)) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|Selector288~0_combout\ & (\U1|alu_v_dut|FR_out\(7) & 
-- ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out\(7),
	datab => \U1|control_v_dut|PC\(7),
	datac => \U1|control_v_dut|Selector288~0_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	combout => \U1|control_v_dut|Selector288~1_combout\);

-- Location: FF_X59_Y32_N5
\U1|control_v_dut|bus_RAM_DATA_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector288~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(7));

-- Location: M9K_X51_Y25_N0
\U2|altsyncram_component|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y27_N0
\U2|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y31_N8
\U2|altsyncram_component|auto_generated|mux2|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~10_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- (\U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~10_combout\);

-- Location: M9K_X37_Y46_N0
\U2|altsyncram_component|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y31_N30
\U2|altsyncram_component|auto_generated|mux2|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~11_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~10_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~10_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~10_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~11_combout\);

-- Location: LCCOMB_X61_Y31_N20
\U2|altsyncram_component|auto_generated|mux2|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~14_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~11_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~11_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~13_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\);

-- Location: LCCOMB_X63_Y35_N22
\U1|control_v_dut|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~43_combout\ = (\U1|control_v_dut|PC[3]~4_combout\ & (((\U1|control_v_dut|Add0~16_combout\)))) # (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|Add0~16_combout\))) # 
-- (!\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~4_combout\,
	datab => \U1|control_v_dut|PC[3]~5_combout\,
	datac => \U1|control_v_dut|Add5~16_combout\,
	datad => \U1|control_v_dut|Add0~16_combout\,
	combout => \U1|control_v_dut|Add0~43_combout\);

-- Location: FF_X63_Y35_N23
\U1|control_v_dut|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~43_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(8));

-- Location: M9K_X51_Y20_N0
\U2|altsyncram_component|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y17_N0
\U2|altsyncram_component|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\U2|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\U2|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N28
\U2|altsyncram_component|auto_generated|mux2|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~5_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~5_combout\);

-- Location: LCCOMB_X61_Y33_N2
\U2|altsyncram_component|auto_generated|mux2|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~6_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~5_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~5_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~5_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~6_combout\);

-- Location: LCCOMB_X61_Y33_N10
\U1|control_v_dut|FR_out_at_control~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|FR_out_at_control~11_combout\ = (\U1|control_v_dut|definingVariables~q\ & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~6_combout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~6_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~8_combout\,
	datad => \U1|control_v_dut|definingVariables~q\,
	combout => \U1|control_v_dut|FR_out_at_control~11_combout\);

-- Location: FF_X61_Y33_N11
\U1|control_v_dut|FR_out_at_control[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|FR_out_at_control~11_combout\,
	ena => \U1|control_v_dut|FR_out_at_control[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|FR_out_at_control\(8));

-- Location: FF_X60_Y33_N17
\U1|alu_v_dut|FR_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|FR_out_at_control\(8),
	sload => VCC,
	ena => \U1|alu_v_dut|FR_out[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|alu_v_dut|FR_out\(8));

-- Location: LCCOMB_X60_Y33_N18
\U1|control_v_dut|Selector287~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector287~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & (((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & 
-- ((\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & ((\U1|alu_v_dut|FR_out\(8)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & (\U1|control_v_dut|m3[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[8]~7_combout\,
	datab => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datad => \U1|alu_v_dut|FR_out\(8),
	combout => \U1|control_v_dut|Selector287~0_combout\);

-- Location: LCCOMB_X60_Y33_N30
\U1|control_v_dut|Selector287~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector287~1_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & ((\U1|control_v_dut|Selector287~0_combout\ & (\U1|control_v_dut|PC\(8))) # (!\U1|control_v_dut|Selector287~0_combout\ & 
-- ((\U1|control_v_dut|Mux23~4_combout\))))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\ & (((\U1|control_v_dut|Selector287~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(8),
	datab => \U1|control_v_dut|Mux23~4_combout\,
	datac => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	datad => \U1|control_v_dut|Selector287~0_combout\,
	combout => \U1|control_v_dut|Selector287~1_combout\);

-- Location: FF_X60_Y33_N31
\U1|control_v_dut|bus_RAM_DATA_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector287~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(8));

-- Location: M9K_X37_Y17_N0
\U2|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A0020054014029100022A802002E0C008A802005004100500C05401002200A0180880200440140301000400880280602000801400000020080000010200A00A00A01400400A014880000000000000040280080111005004910000006044450054010017022A44000001811114010004005C08A910000006044450040010017022A44000001811114015004005C08A910000006044450054010017022A44000001811114011004005C08A910000006044450040010017022A44000001811114014004005C08A910000006044450054010017022A44000001811114015004005C08A910000006044450040010017022A44000001811114010004005C08A0600A06",
	mem_init2 => X"0080004500A80200412200000C085C0888A08A802002E0450454010017022201500408A00880440102280220480810C00810C05020440090102180102180A0408A0120204300204301408115024040860040860281022A0480810C00810C05020444090102180102180A04088012020430020430140811002404086004086028102280480810C00810C040150040090C080A44000018110C00C04022822A0081150440010228020008011004001002200800200440100040090C080A4400001811114022802A008015005401002A00A80200540150040092200000445220000043003010050050060200C0000400A00A00A00C040180000801244000018110C0",
	mem_init1 => X"0C04114014004008122000000C0888A00A802002E04548800000302222802A00800B811522000000C0888A008002002E04548800000302222802000800B811522000000C0888A00A002002E04548800000302222802A00800B811522000000C0888A008802002E04548800000302222802000800B811522000000C0888A008002002E04548800000302222802A00800B811522000000C0888A00A802002E04548800000302222802200800B8111008802045004402200811401220002000000012308B089900C8E644108420A9206000000000000000000000000000000000000000000000000000000888888888888888888888888888888888888888888888",
	mem_init0 => X"88888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000888888888888888888888888888888888888888888888",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y14_N0
\U2|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"88888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000888888888888888888888888888888888888888888888",
	mem_init2 => X"888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888880022222200000022222220000002222AA222222222222222222222222222222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022222222222222222222222222222222222222222222222222222222222222222222222222222222222222",
	mem_init1 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022222222222222222222222222222222222222222222222222222222222222222222222222222222222222",
	mem_init0 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000088888800000088888800000000000000000000000000000000000000000000000000AAA8A8A8A8AAA8A8A8A8A8A88888888888888888A8888888888888888AA8A8A8A8A8A8A8A8A8A8A8AAAAA8AAA8",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y20_N0
\U2|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000009100000604430030100500901018021018020600014014029100022A802002E04C00A80200540140291000220002002E04C00800200540140291000220002002E0C008",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N16
\U2|altsyncram_component|auto_generated|mux2|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~7_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) 
-- & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~7_combout\);

-- Location: LCCOMB_X61_Y33_N22
\U2|altsyncram_component|auto_generated|mux2|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~8_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~7_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~7_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~7_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~8_combout\);

-- Location: LCCOMB_X61_Y33_N0
\U2|altsyncram_component|auto_generated|mux2|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~9_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~6_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- (\U2|altsyncram_component|auto_generated|mux2|_~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~8_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~6_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\);

-- Location: FF_X62_Y35_N19
\U1|control_v_dut|IR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(8));

-- Location: LCCOMB_X60_Y37_N10
\U1|control_v_dut|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux3~2_combout\ = (\U1|control_v_dut|IR\(8) & ((\U1|control_v_dut|IR\(7)) # ((\U1|control_v_dut|Rn[6][12]~q\)))) # (!\U1|control_v_dut|IR\(8) & (!\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[4][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(8),
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[4][12]~q\,
	datad => \U1|control_v_dut|Rn[6][12]~q\,
	combout => \U1|control_v_dut|Mux3~2_combout\);

-- Location: LCCOMB_X60_Y37_N4
\U1|control_v_dut|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux3~3_combout\ = (\U1|control_v_dut|Mux3~2_combout\ & (((\U1|control_v_dut|Rn[7][12]~q\)) # (!\U1|control_v_dut|IR\(7)))) # (!\U1|control_v_dut|Mux3~2_combout\ & (\U1|control_v_dut|IR\(7) & (\U1|control_v_dut|Rn[5][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux3~2_combout\,
	datab => \U1|control_v_dut|IR\(7),
	datac => \U1|control_v_dut|Rn[5][12]~q\,
	datad => \U1|control_v_dut|Rn[7][12]~q\,
	combout => \U1|control_v_dut|Mux3~3_combout\);

-- Location: LCCOMB_X62_Y37_N6
\U1|control_v_dut|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux3~0_combout\ = (\U1|control_v_dut|IR\(7) & ((\U1|control_v_dut|Rn[1][12]~q\) # ((\U1|control_v_dut|IR\(8))))) # (!\U1|control_v_dut|IR\(7) & (((\U1|control_v_dut|Rn[0][12]~q\ & !\U1|control_v_dut|IR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(7),
	datab => \U1|control_v_dut|Rn[1][12]~q\,
	datac => \U1|control_v_dut|Rn[0][12]~q\,
	datad => \U1|control_v_dut|IR\(8),
	combout => \U1|control_v_dut|Mux3~0_combout\);

-- Location: LCCOMB_X62_Y37_N4
\U1|control_v_dut|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Mux3~1_combout\ = (\U1|control_v_dut|Mux3~0_combout\ & (((\U1|control_v_dut|Rn[3][12]~q\)) # (!\U1|control_v_dut|IR\(8)))) # (!\U1|control_v_dut|Mux3~0_combout\ & (\U1|control_v_dut|IR\(8) & (\U1|control_v_dut|Rn[2][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux3~0_combout\,
	datab => \U1|control_v_dut|IR\(8),
	datac => \U1|control_v_dut|Rn[2][12]~q\,
	datad => \U1|control_v_dut|Rn[3][12]~q\,
	combout => \U1|control_v_dut|Mux3~1_combout\);

-- Location: LCCOMB_X61_Y38_N16
\U1|control_v_dut|m3[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|m3[12]~3_combout\ = (\U1|control_v_dut|IR\(9) & (\U1|control_v_dut|Mux3~3_combout\)) # (!\U1|control_v_dut|IR\(9) & ((\U1|control_v_dut|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Mux3~3_combout\,
	datac => \U1|control_v_dut|Mux3~1_combout\,
	datad => \U1|control_v_dut|IR\(9),
	combout => \U1|control_v_dut|m3[12]~3_combout\);

-- Location: LCCOMB_X59_Y32_N26
\U1|control_v_dut|Selector283~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector283~0_combout\ = (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & (((\U1|alu_v_dut|FR_out\(12)) # (\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))) # (!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\ & 
-- (\U1|control_v_dut|m3[12]~3_combout\ & ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[12]~3_combout\,
	datab => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~2_combout\,
	datac => \U1|alu_v_dut|FR_out\(12),
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	combout => \U1|control_v_dut|Selector283~0_combout\);

-- Location: LCCOMB_X59_Y32_N2
\U1|control_v_dut|Selector283~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector283~1_combout\ = (\U1|control_v_dut|Selector283~0_combout\ & ((\U1|control_v_dut|PC\(12)) # ((!\U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\)))) # (!\U1|control_v_dut|Selector283~0_combout\ & 
-- (((\U1|control_v_dut|Mux19~4_combout\ & \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector283~0_combout\,
	datab => \U1|control_v_dut|PC\(12),
	datac => \U1|control_v_dut|Mux19~4_combout\,
	datad => \U1|control_v_dut|bus_RAM_DATA_OUT[0]~3_combout\,
	combout => \U1|control_v_dut|Selector283~1_combout\);

-- Location: FF_X59_Y32_N3
\U1|control_v_dut|bus_RAM_DATA_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector283~1_combout\,
	ena => \U1|control_v_dut|bus_RAM_DATA_OUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_DATA_OUT\(12));

-- Location: M9K_X51_Y23_N0
\U2|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\U2|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"22000010000400000000AA000050000002A0000000140012100550000080024200AA0000100048401540000200090802A800004001040A8000000054000000000020540000020000000000000000000108800004000000100000000000000001500002800080000000000000000540000A000200000000000000001500002800080000000000000000540000A000200000000000000001500002800080000000000000000540000A000200000000000000001500002800080000000000000000540000A000200000000000000001500002800080000000000000000540000A000200000000000000001500002800080000000000000000540000A00000800008",
	mem_init2 => X"00200104042A0000140000000000A000000002A00005000000150000280008205400000002081500000000A8000001000001004040015000000200000200808002A000000400000401010005400000080000080202000A8000001000001004040015000000200000200808002A000000400000401010005400000080000080202000A800000100000100000540000200000000000000001001000000000A800004001500000000A8000040015000008002A0000100054000020000000000000000000000000A8000040015000008002A0000100054000020000000000000000004004000000010080201005400000000002010040200A8000040000000000100",
	mem_init1 => X"10000000014000020000000000000000002000050000000000000000000000800014000000000000000000000200005000000000000000000000080001400000000000000000000020000500000000000000000000008000140000000000000000000002000050000000000000000000000800014000000000000000000000200005000000000000000000000080001400000000000000000000020000500000000000000000000008000140000100200000000040080000000660421084210106E63E63F2720383C9442109CC4C2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y24_N0
\U2|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033333333333333333333333333333330000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000782004000000000000400400000100000200000200000000100004000000000200005000000020000100004000000000200005000000020000100004000000000200005000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y31_N16
\U2|altsyncram_component|auto_generated|mux2|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~27_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~27_combout\);

-- Location: LCCOMB_X62_Y31_N30
\U2|altsyncram_component|auto_generated|mux2|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~28_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~27_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~27_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~27_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~28_combout\);

-- Location: LCCOMB_X62_Y31_N4
\U2|altsyncram_component|auto_generated|mux2|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~29_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~26_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~28_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~26_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\);

-- Location: FF_X62_Y35_N9
\U1|control_v_dut|IR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(12));

-- Location: LCCOMB_X66_Y37_N14
\U1|control_v_dut|WideNor9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor9~combout\ = ((\U1|control_v_dut|IR\(11)) # ((!\U1|control_v_dut|WideNor25~3_combout\) # (!\U1|control_v_dut|IR\(10)))) # (!\U1|control_v_dut|IR\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(12),
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|WideNor25~3_combout\,
	combout => \U1|control_v_dut|WideNor9~combout\);

-- Location: LCCOMB_X59_Y38_N2
\U1|control_v_dut|Selector279~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~5_combout\ = (!\U1|control_v_dut|WideNor25~combout\ & (\U1|control_v_dut|WideNor9~combout\ & !\U1|control_v_dut|WideNor3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|WideNor25~combout\,
	datac => \U1|control_v_dut|WideNor9~combout\,
	datad => \U1|control_v_dut|WideNor3~combout\,
	combout => \U1|control_v_dut|Selector279~5_combout\);

-- Location: LCCOMB_X63_Y33_N12
\U1|control_v_dut|Selector279~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~15_combout\ = (\U1|control_v_dut|Selector279~5_combout\ & (\U1|control_v_dut|WideNor2~combout\ & ((!\U1|control_v_dut|Decoder1~2_combout\) # (!\U1|control_v_dut|stage\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(0),
	datab => \U1|control_v_dut|Selector279~5_combout\,
	datac => \U1|control_v_dut|Decoder1~2_combout\,
	datad => \U1|control_v_dut|WideNor2~combout\,
	combout => \U1|control_v_dut|Selector279~15_combout\);

-- Location: LCCOMB_X63_Y36_N6
\U1|control_v_dut|WideNor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor7~combout\ = ((\U1|control_v_dut|IR\(10)) # (!\U1|control_v_dut|END[15]~0_combout\)) # (!\U1|control_v_dut|IR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|END[15]~0_combout\,
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|WideNor7~combout\);

-- Location: LCCOMB_X65_Y36_N12
\U1|control_v_dut|bus_vga_char[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[0]~19_combout\ = (\U1|control_v_dut|IR\(13)) # ((\U1|control_v_dut|IR\(10)) # ((!\U1|control_v_dut|WideNor18~1_combout\) # (!\U1|control_v_dut|IR\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|WideNor18~1_combout\,
	combout => \U1|control_v_dut|bus_vga_char[0]~19_combout\);

-- Location: LCCOMB_X65_Y36_N10
\U1|control_v_dut|Selector279~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~10_combout\ = (((\U1|control_v_dut|m4[15]~13_combout\ & !\U1|control_v_dut|IR\(13))) # (!\U1|control_v_dut|bus_vga_char[0]~19_combout\)) # (!\U1|control_v_dut|WideNor17~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor17~combout\,
	datab => \U1|control_v_dut|m4[15]~13_combout\,
	datac => \U1|control_v_dut|IR\(13),
	datad => \U1|control_v_dut|bus_vga_char[0]~19_combout\,
	combout => \U1|control_v_dut|Selector279~10_combout\);

-- Location: LCCOMB_X65_Y36_N20
\U1|control_v_dut|Selector279~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~11_combout\ = (((\U1|control_v_dut|Selector279~10_combout\) # (!\U1|control_v_dut|WideNor23~combout\)) # (!\U1|control_v_dut|WideNor7~combout\)) # (!\U1|control_v_dut|SP[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|SP[1]~22_combout\,
	datab => \U1|control_v_dut|WideNor7~combout\,
	datac => \U1|control_v_dut|WideNor23~combout\,
	datad => \U1|control_v_dut|Selector279~10_combout\,
	combout => \U1|control_v_dut|Selector279~11_combout\);

-- Location: LCCOMB_X65_Y37_N28
\U1|control_v_dut|Selector279~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~6_combout\ = (!\U1|control_v_dut|IR\(13) & (!\U1|control_v_dut|IR\(15) & (\U1|control_v_dut|IR\(11) & !\U1|control_v_dut|IR\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|IR\(15),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|IR\(12),
	combout => \U1|control_v_dut|Selector279~6_combout\);

-- Location: LCCOMB_X65_Y37_N26
\U1|control_v_dut|Selector279~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~7_combout\ = (\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|IR\(15) & !\U1|control_v_dut|IR\(10))) # (!\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|IR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|IR\(15),
	datac => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|Selector279~7_combout\);

-- Location: LCCOMB_X65_Y37_N0
\U1|control_v_dut|Selector279~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~8_combout\ = (\U1|control_v_dut|IR\(14) & ((\U1|control_v_dut|Selector279~6_combout\) # ((\U1|control_v_dut|Selector279~7_combout\ & \U1|control_v_dut|Selector279~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(14),
	datab => \U1|control_v_dut|Selector279~6_combout\,
	datac => \U1|control_v_dut|Selector279~7_combout\,
	datad => \U1|control_v_dut|Selector279~4_combout\,
	combout => \U1|control_v_dut|Selector279~8_combout\);

-- Location: LCCOMB_X65_Y35_N0
\U1|control_v_dut|Selector279~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~9_combout\ = ((\U1|control_v_dut|Selector279~8_combout\) # ((!\U1|control_v_dut|Decoder1~0_combout\ & !\U1|control_v_dut|WideNor2~combout\))) # (!\U1|control_v_dut|WideNor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder1~0_combout\,
	datab => \U1|control_v_dut|WideNor6~combout\,
	datac => \U1|control_v_dut|WideNor2~combout\,
	datad => \U1|control_v_dut|Selector279~8_combout\,
	combout => \U1|control_v_dut|Selector279~9_combout\);

-- Location: LCCOMB_X65_Y35_N6
\U1|control_v_dut|Selector279~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~12_combout\ = (\U1|control_v_dut|Selector279~11_combout\) # (((\U1|control_v_dut|Selector279~9_combout\) # (!\U1|control_v_dut|WideNor5~combout\)) # (!\U1|control_v_dut|WideNor1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector279~11_combout\,
	datab => \U1|control_v_dut|WideNor1~combout\,
	datac => \U1|control_v_dut|WideNor5~combout\,
	datad => \U1|control_v_dut|Selector279~9_combout\,
	combout => \U1|control_v_dut|Selector279~12_combout\);

-- Location: LCCOMB_X66_Y34_N30
\U1|control_v_dut|WideNor24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor24~combout\ = (\U1|control_v_dut|IR\(10)) # (((\U1|control_v_dut|IR\(12)) # (!\U1|control_v_dut|IR\(11))) # (!\U1|control_v_dut|WideNor25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(10),
	datab => \U1|control_v_dut|WideNor25~3_combout\,
	datac => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|IR\(11),
	combout => \U1|control_v_dut|WideNor24~combout\);

-- Location: LCCOMB_X63_Y33_N0
\U1|control_v_dut|Selector279~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~13_combout\ = (\U1|control_v_dut|wire_RW~q\ & ((\U1|control_v_dut|Selector279~15_combout\) # ((\U1|control_v_dut|Selector279~12_combout\) # (!\U1|control_v_dut|WideNor24~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector279~15_combout\,
	datab => \U1|control_v_dut|Selector279~12_combout\,
	datac => \U1|control_v_dut|WideNor24~combout\,
	datad => \U1|control_v_dut|wire_RW~q\,
	combout => \U1|control_v_dut|Selector279~13_combout\);

-- Location: LCCOMB_X55_Y32_N24
\U1|control_v_dut|Selector279~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~16_combout\ = (!\U1|control_v_dut|WideNor2~combout\ & (\U1|control_v_dut|stage\(2) & (!\U1|control_v_dut|stage\(1) & \U1|control_v_dut|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor2~combout\,
	datab => \U1|control_v_dut|stage\(2),
	datac => \U1|control_v_dut|stage\(1),
	datad => \U1|control_v_dut|Selector16~0_combout\,
	combout => \U1|control_v_dut|Selector279~16_combout\);

-- Location: LCCOMB_X55_Y32_N20
\U1|control_v_dut|Selector279~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector279~14_combout\ = (\U1|control_v_dut|Selector279~13_combout\) # ((\U1|control_v_dut|Selector279~16_combout\) # ((\U1|control_v_dut|Selector17~0_combout\ & !\U1|control_v_dut|Selector279~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector17~0_combout\,
	datab => \U1|control_v_dut|Selector279~13_combout\,
	datac => \U1|control_v_dut|Selector279~5_combout\,
	datad => \U1|control_v_dut|Selector279~16_combout\,
	combout => \U1|control_v_dut|Selector279~14_combout\);

-- Location: LCCOMB_X62_Y33_N8
\U1|control_v_dut|IR[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|IR[9]~1_combout\ = (\U1|control_v_dut|processing_instruction~q\) # (!\U1|control_v_dut|definingVariables~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|definingVariables~q\,
	datad => \U1|control_v_dut|processing_instruction~q\,
	combout => \U1|control_v_dut|IR[9]~1_combout\);

-- Location: FF_X55_Y32_N21
\U1|control_v_dut|wire_RW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector279~14_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|IR[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|wire_RW~q\);

-- Location: LCCOMB_X56_Y32_N26
\U2|altsyncram_component|auto_generated|decode3|w_anode860w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3) = (\U1|control_v_dut|bus_RAM_ADDRESS\(13) & (\U1|control_v_dut|bus_RAM_ADDRESS\(14) & (!\U1|control_v_dut|bus_RAM_ADDRESS\(15) & \U1|control_v_dut|wire_RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	datab => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	datad => \U1|control_v_dut|wire_RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3));

-- Location: M9K_X78_Y16_N0
\U2|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y14_N0
\U2|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"40A2AAA2AAAD51D5555500A2AAFAAD55540A2AAAAAA0AAB6BAA80515551556D75500A2AAA2AADAEAA0145554555B5D54028AAA8AAA2D5028AAAAAA8155555555556A81455556A8EAAAAAAAAAAAAAAAAB5028AAA80AAAAAA1D5555556AAAAAAAA051557D555075555555AAAAAAAA814555F55541D5555556AAAAAAAA051557D555075555555AAAAAAAA814555F55541D5555556AAAAAAAA051557D555075555555AAAAAAAA814555F55541D5555556AAAAAAAA051557D555075555555AAAAAAAA814555F55541D5555556AAAAAAAA051557D555075555555AAAAAAAA814555F55541D5555556AAAAAAAA051557D555075555555AAAAAAAA814555F55555D5555D",
	mem_init2 => X"554AAA00AD40A2AAA03AAAAAAD55F5555555540A2AAFAAAAAAA051557D55516A81455555545AA051555555028A8AABAA8AABAA8AEAAA051515575515575515D5540A2A2AAEAA2AAEAA2BAAA81454555D54555D5457555028A8AABAA8AABAA8AEAAA051515575515575515D5540A2A2AAEAA2AAEAA2BAAA81454555D54555D5457555028A8AABAA8AABAAAAA8145554AD55547555555AAABAABAAB555555028AAA8AAA051555555028AAA8AAA05155515540A2AAA2AA8145554AD55547555555AAAAAB555555028AAA8AAA05155515540A2AAA2AA81455543AAAAAAAAA3AAAAAAAEAAEAAAAAAAB55D56ABAA8145555555556ABAAD5755028AAA87555555AAABAA",
	mem_init1 => X"BAAAAAAAA814555403AAAAAAAD555555540A2AAFAAAA0EAAAAAAB55555555028AABEAAA83AAAAAAAD555555540A2AAFAAAA0EAAAAAAB55555555028AABEAAA83AAAAAAAD555555540A2AAFAAAA0EAAAAAAB55555555028AABEAAA83AAAAAAAD555555540A2AAFAAAA0EAAAAAAB55555555028AABEAAA83AAAAAAAD555555540A2AAFAAAA0EAAAAAAB55555555028AABEAAA83AAAAAAAD555555540A2AAFAAAA0EAAAAAAB55555555028AABEAAA8B540A2AAAAAA2D5028AAAAAAAA8000000004047E71E71F03C9177D1E108438E054555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init0 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\U2|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016AAD51D555556AAAEAAEAAAAA051515755515755556AAAA2AAAD51D5555500A2AAFAAAD5540A2AAA2AAAD51D5555500A2AAFAAAD5540A2AAA2AAAD51D5555500A2AAFAAD555",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y14_N0
\U2|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init2 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init1 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init0 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555577777777777777777777777777777775555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y32_N12
\U2|altsyncram_component|auto_generated|mux2|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~42_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~42_combout\);

-- Location: LCCOMB_X61_Y32_N14
\U2|altsyncram_component|auto_generated|mux2|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~43_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~42_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~42_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~42_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~43_combout\);

-- Location: LCCOMB_X61_Y32_N0
\U2|altsyncram_component|auto_generated|mux2|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~44_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~41_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~43_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~41_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\);

-- Location: FF_X62_Y35_N23
\U1|control_v_dut|IR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(15));

-- Location: LCCOMB_X66_Y34_N8
\U1|control_v_dut|WideNor25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor25~3_combout\ = (!\U1|control_v_dut|IR\(15) & (!\U1|control_v_dut|IR\(13) & !\U1|control_v_dut|IR\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(15),
	datac => \U1|control_v_dut|IR\(13),
	datad => \U1|control_v_dut|IR\(14),
	combout => \U1|control_v_dut|WideNor25~3_combout\);

-- Location: LCCOMB_X66_Y34_N22
\U1|control_v_dut|WideNor25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor25~combout\ = (\U1|control_v_dut|IR\(10) & (\U1|control_v_dut|WideNor25~3_combout\ & (!\U1|control_v_dut|IR\(12) & \U1|control_v_dut|IR\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(10),
	datab => \U1|control_v_dut|WideNor25~3_combout\,
	datac => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|IR\(11),
	combout => \U1|control_v_dut|WideNor25~combout\);

-- Location: LCCOMB_X66_Y35_N2
\U1|control_v_dut|PC[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~5_combout\ = (\U1|control_v_dut|stage\(1) & (\U1|control_v_dut|WideNor25~combout\)) # (!\U1|control_v_dut|stage\(1) & ((!\U1|control_v_dut|WideNor11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datac => \U1|control_v_dut|WideNor25~combout\,
	datad => \U1|control_v_dut|WideNor11~combout\,
	combout => \U1|control_v_dut|PC[3]~5_combout\);

-- Location: LCCOMB_X63_Y32_N22
\U1|control_v_dut|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~22_combout\ = (\U1|control_v_dut|PC\(11) & (!\U1|control_v_dut|Add0~21\)) # (!\U1|control_v_dut|PC\(11) & ((\U1|control_v_dut|Add0~21\) # (GND)))
-- \U1|control_v_dut|Add0~23\ = CARRY((!\U1|control_v_dut|Add0~21\) # (!\U1|control_v_dut|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|PC\(11),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~21\,
	combout => \U1|control_v_dut|Add0~22_combout\,
	cout => \U1|control_v_dut|Add0~23\);

-- Location: LCCOMB_X63_Y35_N12
\U1|control_v_dut|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~46_combout\ = (\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~22_combout\)) # (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~22_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|Add5~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~5_combout\,
	datab => \U1|control_v_dut|Add0~22_combout\,
	datac => \U1|control_v_dut|PC[3]~4_combout\,
	datad => \U1|control_v_dut|Add5~22_combout\,
	combout => \U1|control_v_dut|Add0~46_combout\);

-- Location: FF_X63_Y35_N13
\U1|control_v_dut|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~46_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(11));

-- Location: LCCOMB_X63_Y32_N24
\U1|control_v_dut|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~24_combout\ = (\U1|control_v_dut|PC\(12) & (\U1|control_v_dut|Add0~23\ $ (GND))) # (!\U1|control_v_dut|PC\(12) & (!\U1|control_v_dut|Add0~23\ & VCC))
-- \U1|control_v_dut|Add0~25\ = CARRY((\U1|control_v_dut|PC\(12) & !\U1|control_v_dut|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC\(12),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~23\,
	combout => \U1|control_v_dut|Add0~24_combout\,
	cout => \U1|control_v_dut|Add0~25\);

-- Location: LCCOMB_X63_Y35_N10
\U1|control_v_dut|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~47_combout\ = (\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~24_combout\)) # (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~24_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|Add5~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Add0~24_combout\,
	datab => \U1|control_v_dut|PC[3]~5_combout\,
	datac => \U1|control_v_dut|PC[3]~4_combout\,
	datad => \U1|control_v_dut|Add5~24_combout\,
	combout => \U1|control_v_dut|Add0~47_combout\);

-- Location: FF_X63_Y35_N11
\U1|control_v_dut|PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~47_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(12));

-- Location: LCCOMB_X63_Y32_N26
\U1|control_v_dut|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~26_combout\ = (\U1|control_v_dut|PC\(13) & (!\U1|control_v_dut|Add0~25\)) # (!\U1|control_v_dut|PC\(13) & ((\U1|control_v_dut|Add0~25\) # (GND)))
-- \U1|control_v_dut|Add0~27\ = CARRY((!\U1|control_v_dut|Add0~25\) # (!\U1|control_v_dut|PC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|PC\(13),
	datad => VCC,
	cin => \U1|control_v_dut|Add0~25\,
	combout => \U1|control_v_dut|Add0~26_combout\,
	cout => \U1|control_v_dut|Add0~27\);

-- Location: LCCOMB_X63_Y35_N6
\U1|control_v_dut|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~33_combout\ = (\U1|control_v_dut|PC[3]~4_combout\ & (\U1|control_v_dut|Add0~28_combout\)) # (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add0~28_combout\)) # 
-- (!\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|Add5~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~4_combout\,
	datab => \U1|control_v_dut|Add0~28_combout\,
	datac => \U1|control_v_dut|PC[3]~5_combout\,
	datad => \U1|control_v_dut|Add5~28_combout\,
	combout => \U1|control_v_dut|Add0~33_combout\);

-- Location: FF_X63_Y35_N7
\U1|control_v_dut|PC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~33_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(14));

-- Location: FF_X60_Y32_N25
\U1|control_v_dut|END[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(14));

-- Location: LCCOMB_X61_Y36_N16
\U1|control_v_dut|bus_RAM_ADDRESS~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~18_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (\U1|control_v_dut|IR\(13))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|Mux17~4_combout\)) # 
-- (!\U1|control_v_dut|IR\(13) & ((!\U1|control_v_dut|SP\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|Mux17~4_combout\,
	datad => \U1|control_v_dut|SP\(14),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~18_combout\);

-- Location: LCCOMB_X61_Y36_N14
\U1|control_v_dut|bus_RAM_ADDRESS~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~19_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS~18_combout\ & (((\U1|control_v_dut|m3[14]~1_combout\) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~18_combout\ & 
-- (\U1|control_v_dut|END\(14) & (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|END\(14),
	datab => \U1|control_v_dut|bus_RAM_ADDRESS~18_combout\,
	datac => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datad => \U1|control_v_dut|m3[14]~1_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~19_combout\);

-- Location: LCCOMB_X56_Y32_N18
\U1|control_v_dut|bus_RAM_ADDRESS~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~20_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|PC\(14))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|PC\(14),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS~19_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~20_combout\);

-- Location: FF_X56_Y32_N19
\U1|control_v_dut|bus_RAM_ADDRESS[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~20_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(14));

-- Location: LCCOMB_X61_Y35_N26
\U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = \U1|control_v_dut|bus_RAM_ADDRESS\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(14),
	combout => \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X61_Y35_N27
\U2|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: FF_X61_Y35_N19
\U2|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|address_reg_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: M9K_X15_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\U2|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y32_N24
\U2|altsyncram_component|auto_generated|mux2|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~30_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~30_combout\);

-- Location: LCCOMB_X61_Y32_N10
\U2|altsyncram_component|auto_generated|mux2|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~31_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~30_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~30_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~30_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~31_combout\);

-- Location: LCCOMB_X61_Y32_N8
\U2|altsyncram_component|auto_generated|mux2|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~34_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~31_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~31_combout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~33_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\);

-- Location: FF_X62_Y35_N27
\U1|control_v_dut|IR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(10));

-- Location: LCCOMB_X63_Y36_N30
\U1|control_v_dut|WideNor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor1~combout\ = (\U1|control_v_dut|IR\(11)) # ((\U1|control_v_dut|IR\(10)) # (!\U1|control_v_dut|END[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|END[15]~0_combout\,
	combout => \U1|control_v_dut|WideNor1~combout\);

-- Location: LCCOMB_X65_Y35_N10
\U1|control_v_dut|PC[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~3_combout\ = (((\U1|control_v_dut|stage\(0) & !\U1|control_v_dut|WideNor24~combout\)) # (!\U1|control_v_dut|WideNor2~combout\)) # (!\U1|control_v_dut|processing_instruction~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datab => \U1|control_v_dut|WideNor2~combout\,
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|WideNor24~combout\,
	combout => \U1|control_v_dut|PC[3]~3_combout\);

-- Location: LCCOMB_X65_Y35_N28
\U1|control_v_dut|PC[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|PC[3]~4_combout\ = ((\U1|control_v_dut|PC[3]~3_combout\) # (!\U1|control_v_dut|WideNor5~combout\)) # (!\U1|control_v_dut|WideNor1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|WideNor1~combout\,
	datac => \U1|control_v_dut|WideNor5~combout\,
	datad => \U1|control_v_dut|PC[3]~3_combout\,
	combout => \U1|control_v_dut|PC[3]~4_combout\);

-- Location: LCCOMB_X63_Y35_N0
\U1|control_v_dut|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add0~34_combout\ = (\U1|control_v_dut|PC[3]~4_combout\ & (((\U1|control_v_dut|Add0~26_combout\)))) # (!\U1|control_v_dut|PC[3]~4_combout\ & ((\U1|control_v_dut|PC[3]~5_combout\ & ((\U1|control_v_dut|Add0~26_combout\))) # 
-- (!\U1|control_v_dut|PC[3]~5_combout\ & (\U1|control_v_dut|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|PC[3]~4_combout\,
	datab => \U1|control_v_dut|PC[3]~5_combout\,
	datac => \U1|control_v_dut|Add5~26_combout\,
	datad => \U1|control_v_dut|Add0~26_combout\,
	combout => \U1|control_v_dut|Add0~34_combout\);

-- Location: FF_X63_Y35_N1
\U1|control_v_dut|PC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Add0~34_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	ena => \U1|control_v_dut|PC[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|PC\(13));

-- Location: FF_X60_Y32_N31
\U1|control_v_dut|END[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(13));

-- Location: LCCOMB_X60_Y35_N2
\U1|control_v_dut|bus_RAM_ADDRESS~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~21_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (((\U1|control_v_dut|IR\(13))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|IR\(13) & 
-- ((\U1|control_v_dut|Mux18~4_combout\))) # (!\U1|control_v_dut|IR\(13) & (!\U1|control_v_dut|SP\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|SP\(13),
	datac => \U1|control_v_dut|Mux18~4_combout\,
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~21_combout\);

-- Location: LCCOMB_X60_Y35_N24
\U1|control_v_dut|bus_RAM_ADDRESS~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~22_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS~21_combout\ & (((\U1|control_v_dut|m3[13]~2_combout\) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~21_combout\ & 
-- (\U1|control_v_dut|END\(13) & ((\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|END\(13),
	datab => \U1|control_v_dut|bus_RAM_ADDRESS~21_combout\,
	datac => \U1|control_v_dut|m3[13]~2_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~22_combout\);

-- Location: LCCOMB_X56_Y32_N8
\U1|control_v_dut|bus_RAM_ADDRESS~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~23_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|PC\(13))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	datab => \U1|control_v_dut|PC\(13),
	datad => \U1|control_v_dut|bus_RAM_ADDRESS~22_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~23_combout\);

-- Location: FF_X56_Y32_N9
\U1|control_v_dut|bus_RAM_ADDRESS[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~23_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(13));

-- Location: LCCOMB_X61_Y35_N4
\U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = \U1|control_v_dut|bus_RAM_ADDRESS\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X61_Y35_N5
\U2|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X61_Y35_N17
\U2|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: M9K_X37_Y16_N0
\U2|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A0D753554D52AB1A99AAA8D7535552A6AA8D753553555359555546BA9AAA6B2AAAA8D753554D6555551AEA6AA9ACAAAAA35D4D555552AA35D5554D51AA6AA6AA6A9551AEA6A9558D4DCCCCCCCCCD4CD4A835D4D55555534B1A9B99995555553546BA9AAAAAAC6A6E6665555554D51AEA6AAAAAB1A9B99995555553546BA9AAAAAAC6A6E6665555554D51AEA6AAAAAB1A9B99995555553546BA9AAAAAAC6A6E6665555554D51AEA6AAAAAB1A9B99995555553546BA9AAAAAAC6A6E6665555554D51AEA6AAAAAB1A9B99995555553546BA9AAAAAAC6A6E6665555554D51AEA6AAAAAB1A9B99995555553546BA9AAAAAAC6A6E6665555554D51AEA6AAAAAAAAAAAA",
	mem_init2 => X"AA95355552A8D7535563537332AAAAAAAAAAAA8D7535555555546BA9AAAAAA9551AEAAAA6AA5546BAAAA9AA35D5D55555D555555555546BABAAAAABAAAAAAAAAAA8D757555557555555555551AEAEAAAAAEAAAAAAAAAAA35D5D55555D555555555546BABAAAAABAAAAAAAAAAA8D757555557555555555551AEAEAAAAAEAAAAAAAAAAA35D5D55555D555554D51AEA6952AA6AC6A6E665555555554AAAAAAA35D55555546BAAAA9AA35D4D553546BA9AAA6A8D753554D51AEA6952AA6AC6A6E66555554AAAA9AA35D4D553546BA9AAA6A8D753554D51AEA69635373355563537335555555535535A6AAB4D5551AEA6AA6AA6B4D5569AAAA35D4D2C6A6E66555554",
	mem_init1 => X"D54D5554D51AEA695635373332AAAAAA6A8D7535555558D4DCCCCAAAAAA9AA35D4D55555635373332AAAAAA6A8D7535555558D4DCCCCAAAAAA9AA35D4D55555635373332AAAAAA6A8D7535555558D4DCCCCAAAAAA9AA35D4D55555635373332AAAAAA6A8D7535555558D4DCCCCAAAAAA9AA35D4D55555635373332AAAAAA6A8D7535555558D4DCCCCAAAAAA9AA35D4D55555635373332AAAAAA6A8D7535555558D4DCCCCAAAAAA9AA35D4D555554AA8D755553552AA35D5554D2AD294A52945450D095096900C80594118C6321256999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999",
	mem_init0 => X"99999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y12_N0
\U2|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y18_N0
\U2|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"99999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999",
	mem_init2 => X"999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999997777777777777777777777777777777EE666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666",
	mem_init1 => X"66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666",
	mem_init0 => X"6666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666665DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFB9999B9999B9999B9999B9999B9999B9999B9999BA9A9BBA9A9A9A9AAA9A9A9A9A9A99999999999999999B9999999999999999BA9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y21_N0
\U2|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A9552AB1A9B99955555555553406BABAAAAABAAAAAA9535554D52AB1A99AA00D75355552A680D753554D52AB1A99AA00D75355552A680D753554D52AB1A99AA00D7535552A6A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y32_N12
\U2|altsyncram_component|auto_generated|mux2|_~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~47_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~47_combout\);

-- Location: LCCOMB_X60_Y32_N22
\U2|altsyncram_component|auto_generated|mux2|_~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~48_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~47_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~47_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~47_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~48_combout\);

-- Location: LCCOMB_X60_Y32_N4
\U2|altsyncram_component|auto_generated|mux2|_~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~49_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~46_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~48_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~46_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\);

-- Location: FF_X62_Y35_N1
\U1|control_v_dut|IR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(13));

-- Location: LCCOMB_X66_Y36_N14
\U1|control_v_dut|Selector246~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~7_combout\ = (\U1|control_v_dut|resetStage~0_combout\) # ((\U1|control_v_dut|Decoder1~2_combout\ & (\U1|control_v_dut|WideNor3~0_combout\ $ (\U1|control_v_dut|stage\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor3~0_combout\,
	datab => \U1|control_v_dut|resetStage~0_combout\,
	datac => \U1|control_v_dut|Decoder1~2_combout\,
	datad => \U1|control_v_dut|stage\(0),
	combout => \U1|control_v_dut|Selector246~7_combout\);

-- Location: LCCOMB_X67_Y38_N8
\U1|control_v_dut|Selector245~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~17_combout\ = (\U1|control_v_dut|IR\(14)) # (\U1|control_v_dut|IR\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(14),
	datac => \U1|control_v_dut|IR\(11),
	combout => \U1|control_v_dut|Selector245~17_combout\);

-- Location: LCCOMB_X67_Y38_N12
\U1|control_v_dut|Selector246~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~13_combout\ = (\U1|control_v_dut|resetStage~0_combout\) # ((\U1|control_v_dut|Selector245~17_combout\ & (\U1|control_v_dut|Decoder1~3_combout\)) # (!\U1|control_v_dut|Selector245~17_combout\ & 
-- ((\U1|control_v_dut|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|resetStage~0_combout\,
	datab => \U1|control_v_dut|Selector245~17_combout\,
	datac => \U1|control_v_dut|Decoder1~3_combout\,
	datad => \U1|control_v_dut|Equal6~2_combout\,
	combout => \U1|control_v_dut|Selector246~13_combout\);

-- Location: LCCOMB_X66_Y37_N22
\U1|control_v_dut|Selector245~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~14_combout\ = (\U1|control_v_dut|IR\(11) & (((\U1|control_v_dut|Decoder1~1_combout\)))) # (!\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|stage\(0) & (\U1|control_v_dut|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(0),
	datab => \U1|control_v_dut|Decoder1~2_combout\,
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Decoder1~1_combout\,
	combout => \U1|control_v_dut|Selector245~14_combout\);

-- Location: LCCOMB_X67_Y38_N24
\U1|control_v_dut|Selector246~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~11_combout\ = (\U1|control_v_dut|resetStage~0_combout\) # ((\U1|control_v_dut|IR\(14) & ((\U1|control_v_dut|Equal6~2_combout\))) # (!\U1|control_v_dut|IR\(14) & (\U1|control_v_dut|Selector245~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector245~14_combout\,
	datab => \U1|control_v_dut|IR\(14),
	datac => \U1|control_v_dut|resetStage~0_combout\,
	datad => \U1|control_v_dut|Equal6~2_combout\,
	combout => \U1|control_v_dut|Selector246~11_combout\);

-- Location: LCCOMB_X67_Y38_N18
\U1|control_v_dut|Selector246~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~10_combout\ = (\U1|control_v_dut|resetStage~0_combout\) # ((\U1|control_v_dut|Selector245~17_combout\ & (\U1|control_v_dut|Equal6~2_combout\)) # (!\U1|control_v_dut|Selector245~17_combout\ & 
-- ((\U1|control_v_dut|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~2_combout\,
	datab => \U1|control_v_dut|Selector245~17_combout\,
	datac => \U1|control_v_dut|resetStage~0_combout\,
	datad => \U1|control_v_dut|Decoder1~1_combout\,
	combout => \U1|control_v_dut|Selector246~10_combout\);

-- Location: LCCOMB_X67_Y38_N14
\U1|control_v_dut|Selector246~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~12_combout\ = (\U1|control_v_dut|IR\(15) & (((\U1|control_v_dut|IR\(12))))) # (!\U1|control_v_dut|IR\(15) & ((\U1|control_v_dut|IR\(12) & ((\U1|control_v_dut|Selector246~10_combout\))) # (!\U1|control_v_dut|IR\(12) & 
-- (\U1|control_v_dut|Selector246~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|Selector246~11_combout\,
	datac => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|Selector246~10_combout\,
	combout => \U1|control_v_dut|Selector246~12_combout\);

-- Location: LCCOMB_X66_Y38_N4
\U1|control_v_dut|Decoder1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder1~7_combout\ = (!\U1|control_v_dut|stage\(1) & (!\U1|control_v_dut|stage\(0) & (\U1|control_v_dut|stage\(7) & \U1|control_v_dut|stage\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datab => \U1|control_v_dut|stage\(0),
	datac => \U1|control_v_dut|stage\(7),
	datad => \U1|control_v_dut|stage\(4),
	combout => \U1|control_v_dut|Decoder1~7_combout\);

-- Location: LCCOMB_X66_Y38_N6
\U1|control_v_dut|Decoder1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder1~6_combout\ = (!\U1|control_v_dut|stage\(2) & (!\U1|control_v_dut|stage\(6) & (!\U1|control_v_dut|stage\(3) & !\U1|control_v_dut|stage\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(2),
	datab => \U1|control_v_dut|stage\(6),
	datac => \U1|control_v_dut|stage\(3),
	datad => \U1|control_v_dut|stage\(5),
	combout => \U1|control_v_dut|Decoder1~6_combout\);

-- Location: LCCOMB_X66_Y38_N2
\U1|control_v_dut|Decoder1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder1~8_combout\ = (\U1|control_v_dut|Decoder1~7_combout\ & \U1|control_v_dut|Decoder1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|Decoder1~7_combout\,
	datad => \U1|control_v_dut|Decoder1~6_combout\,
	combout => \U1|control_v_dut|Decoder1~8_combout\);

-- Location: LCCOMB_X67_Y38_N30
\U1|control_v_dut|Selector246~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~8_combout\ = (\U1|control_v_dut|IR\(14) & ((\U1|control_v_dut|IR\(11) & ((\U1|control_v_dut|Decoder1~8_combout\))) # (!\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder1~1_combout\,
	datab => \U1|control_v_dut|IR\(14),
	datac => \U1|control_v_dut|IR\(11),
	datad => \U1|control_v_dut|Decoder1~8_combout\,
	combout => \U1|control_v_dut|Selector246~8_combout\);

-- Location: LCCOMB_X67_Y38_N0
\U1|control_v_dut|Selector246~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~9_combout\ = (\U1|control_v_dut|Selector246~8_combout\) # ((\U1|control_v_dut|resetStage~0_combout\) # ((!\U1|control_v_dut|IR\(14) & \U1|control_v_dut|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector246~8_combout\,
	datab => \U1|control_v_dut|IR\(14),
	datac => \U1|control_v_dut|resetStage~0_combout\,
	datad => \U1|control_v_dut|Equal6~2_combout\,
	combout => \U1|control_v_dut|Selector246~9_combout\);

-- Location: LCCOMB_X67_Y38_N2
\U1|control_v_dut|Selector246~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~14_combout\ = (\U1|control_v_dut|Selector246~12_combout\ & ((\U1|control_v_dut|Selector246~13_combout\) # ((!\U1|control_v_dut|IR\(15))))) # (!\U1|control_v_dut|Selector246~12_combout\ & (((\U1|control_v_dut|IR\(15) & 
-- \U1|control_v_dut|Selector246~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector246~13_combout\,
	datab => \U1|control_v_dut|Selector246~12_combout\,
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|Selector246~9_combout\,
	combout => \U1|control_v_dut|Selector246~14_combout\);

-- Location: LCCOMB_X66_Y36_N24
\U1|control_v_dut|Selector246~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~15_combout\ = (\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|Selector246~7_combout\) # ((\U1|control_v_dut|IR\(10))))) # (!\U1|control_v_dut|IR\(13) & (((!\U1|control_v_dut|IR\(10) & 
-- \U1|control_v_dut|Selector246~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|Selector246~7_combout\,
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|Selector246~14_combout\,
	combout => \U1|control_v_dut|Selector246~15_combout\);

-- Location: LCCOMB_X65_Y38_N28
\U1|control_v_dut|Decoder1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder1~4_combout\ = (\U1|control_v_dut|stage\(2) & (\U1|control_v_dut|stage\(0) & \U1|control_v_dut|Equal6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|stage\(2),
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|Equal6~1_combout\,
	combout => \U1|control_v_dut|Decoder1~4_combout\);

-- Location: LCCOMB_X67_Y36_N18
\U1|control_v_dut|Selector246~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~2_combout\ = (\U1|control_v_dut|resetStage~0_combout\) # ((\U1|control_v_dut|WideNor25~2_combout\ & (\U1|control_v_dut|Decoder1~4_combout\)) # (!\U1|control_v_dut|WideNor25~2_combout\ & 
-- ((\U1|control_v_dut|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder1~4_combout\,
	datab => \U1|control_v_dut|WideNor25~2_combout\,
	datac => \U1|control_v_dut|Decoder1~3_combout\,
	datad => \U1|control_v_dut|resetStage~0_combout\,
	combout => \U1|control_v_dut|Selector246~2_combout\);

-- Location: LCCOMB_X67_Y36_N8
\U1|control_v_dut|Selector246~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~1_combout\ = (\U1|control_v_dut|resetStage~0_combout\) # ((\U1|control_v_dut|Rn[0][1]~35_combout\ & (\U1|control_v_dut|Equal6~2_combout\)) # (!\U1|control_v_dut|Rn[0][1]~35_combout\ & 
-- ((\U1|control_v_dut|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~2_combout\,
	datab => \U1|control_v_dut|resetStage~0_combout\,
	datac => \U1|control_v_dut|Decoder1~3_combout\,
	datad => \U1|control_v_dut|Rn[0][1]~35_combout\,
	combout => \U1|control_v_dut|Selector246~1_combout\);

-- Location: LCCOMB_X67_Y36_N4
\U1|control_v_dut|Selector246~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~3_combout\ = (\U1|control_v_dut|IR\(15) & (((\U1|control_v_dut|IR\(14))))) # (!\U1|control_v_dut|IR\(15) & ((\U1|control_v_dut|IR\(14) & ((\U1|control_v_dut|Selector246~1_combout\))) # (!\U1|control_v_dut|IR\(14) & 
-- (\U1|control_v_dut|Selector246~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|Selector246~2_combout\,
	datac => \U1|control_v_dut|Selector246~1_combout\,
	datad => \U1|control_v_dut|IR\(14),
	combout => \U1|control_v_dut|Selector246~3_combout\);

-- Location: LCCOMB_X67_Y36_N22
\U1|control_v_dut|Selector246~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~0_combout\ = (\U1|control_v_dut|resetStage~0_combout\) # ((\U1|control_v_dut|Rn[2][3]~41_combout\ & ((\U1|control_v_dut|Decoder1~3_combout\))) # (!\U1|control_v_dut|Rn[2][3]~41_combout\ & 
-- (\U1|control_v_dut|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~2_combout\,
	datab => \U1|control_v_dut|resetStage~0_combout\,
	datac => \U1|control_v_dut|Decoder1~3_combout\,
	datad => \U1|control_v_dut|Rn[2][3]~41_combout\,
	combout => \U1|control_v_dut|Selector246~0_combout\);

-- Location: LCCOMB_X67_Y36_N26
\U1|control_v_dut|Selector246~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~4_combout\ = (\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|Decoder1~2_combout\ & (\U1|control_v_dut|stage\(0)))) # (!\U1|control_v_dut|IR\(11) & (((\U1|control_v_dut|Decoder1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|Decoder1~2_combout\,
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|Decoder1~5_combout\,
	combout => \U1|control_v_dut|Selector246~4_combout\);

-- Location: LCCOMB_X67_Y36_N20
\U1|control_v_dut|Selector246~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~5_combout\ = (\U1|control_v_dut|resetStage~0_combout\) # ((\U1|control_v_dut|Rn[0][1]~35_combout\ & (!\U1|control_v_dut|Equal3~0_combout\)) # (!\U1|control_v_dut|Rn[0][1]~35_combout\ & 
-- ((\U1|control_v_dut|Selector246~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal3~0_combout\,
	datab => \U1|control_v_dut|resetStage~0_combout\,
	datac => \U1|control_v_dut|Selector246~4_combout\,
	datad => \U1|control_v_dut|Rn[0][1]~35_combout\,
	combout => \U1|control_v_dut|Selector246~5_combout\);

-- Location: LCCOMB_X67_Y36_N6
\U1|control_v_dut|Selector246~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~6_combout\ = (\U1|control_v_dut|IR\(15) & ((\U1|control_v_dut|Selector246~3_combout\ & ((\U1|control_v_dut|Selector246~5_combout\))) # (!\U1|control_v_dut|Selector246~3_combout\ & (\U1|control_v_dut|Selector246~0_combout\)))) 
-- # (!\U1|control_v_dut|IR\(15) & (\U1|control_v_dut|Selector246~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|Selector246~3_combout\,
	datac => \U1|control_v_dut|Selector246~0_combout\,
	datad => \U1|control_v_dut|Selector246~5_combout\,
	combout => \U1|control_v_dut|Selector246~6_combout\);

-- Location: LCCOMB_X66_Y36_N12
\U1|control_v_dut|Selector246~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~16_combout\ = (\U1|control_v_dut|Selector246~15_combout\ & ((\U1|control_v_dut|resetStage~1_combout\) # ((!\U1|control_v_dut|IR\(10))))) # (!\U1|control_v_dut|Selector246~15_combout\ & (((\U1|control_v_dut|IR\(10) & 
-- \U1|control_v_dut|Selector246~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|resetStage~1_combout\,
	datab => \U1|control_v_dut|Selector246~15_combout\,
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|Selector246~6_combout\,
	combout => \U1|control_v_dut|Selector246~16_combout\);

-- Location: LCCOMB_X66_Y36_N28
\U1|control_v_dut|Selector246~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector246~17_combout\ = (\U1|control_v_dut|processing_instruction~q\ & (\U1|control_v_dut|Selector246~16_combout\)) # (!\U1|control_v_dut|processing_instruction~q\ & (((\U1|control_v_dut|resetStage~0_combout\) # 
-- (!\U1|control_v_dut|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector246~16_combout\,
	datab => \U1|control_v_dut|Equal3~0_combout\,
	datac => \U1|control_v_dut|processing_instruction~q\,
	datad => \U1|control_v_dut|resetStage~0_combout\,
	combout => \U1|control_v_dut|Selector246~17_combout\);

-- Location: FF_X66_Y36_N29
\U1|control_v_dut|resetStage\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector246~17_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|resetStage~q\);

-- Location: FF_X66_Y38_N9
\U1|control_v_dut|stage[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|stage[0]~8_combout\,
	asdata => VCC,
	sload => \U1|control_v_dut|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|stage\(0));

-- Location: FF_X66_Y38_N11
\U1|control_v_dut|stage[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|stage[1]~10_combout\,
	asdata => \~GND~combout\,
	sload => \U1|control_v_dut|resetStage~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|stage\(1));

-- Location: LCCOMB_X63_Y38_N18
\U1|control_v_dut|Decoder1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Decoder1~2_combout\ = (\U1|control_v_dut|stage\(1) & (!\U1|control_v_dut|stage\(2) & (!\U1|control_v_dut|stage\(7) & \U1|control_v_dut|PC[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datab => \U1|control_v_dut|stage\(2),
	datac => \U1|control_v_dut|stage\(7),
	datad => \U1|control_v_dut|PC[3]~0_combout\,
	combout => \U1|control_v_dut|Decoder1~2_combout\);

-- Location: LCCOMB_X67_Y36_N2
\U1|control_v_dut|processing_instruction~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|processing_instruction~2_combout\ = (\U1|control_v_dut|processing_instruction~q\ & ((!\U1|control_v_dut|stage\(0)) # (!\U1|control_v_dut|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|Decoder1~2_combout\,
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|processing_instruction~q\,
	combout => \U1|control_v_dut|processing_instruction~2_combout\);

-- Location: LCCOMB_X66_Y36_N2
\U1|control_v_dut|Selector245~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~9_combout\ = (\U1|control_v_dut|processing_instruction~q\ & ((\U1|control_v_dut|stage\(0) $ (!\U1|control_v_dut|WideNor3~0_combout\)) # (!\U1|control_v_dut|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datab => \U1|control_v_dut|stage\(0),
	datac => \U1|control_v_dut|Decoder1~2_combout\,
	datad => \U1|control_v_dut|WideNor3~0_combout\,
	combout => \U1|control_v_dut|Selector245~9_combout\);

-- Location: LCCOMB_X67_Y38_N10
\U1|control_v_dut|Selector245~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~18_combout\ = (\U1|control_v_dut|processing_instruction~q\ & ((\U1|control_v_dut|Selector245~17_combout\ & ((!\U1|control_v_dut|Decoder1~3_combout\))) # (!\U1|control_v_dut|Selector245~17_combout\ & 
-- (!\U1|control_v_dut|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~2_combout\,
	datab => \U1|control_v_dut|Decoder1~3_combout\,
	datac => \U1|control_v_dut|Selector245~17_combout\,
	datad => \U1|control_v_dut|processing_instruction~q\,
	combout => \U1|control_v_dut|Selector245~18_combout\);

-- Location: LCCOMB_X67_Y38_N20
\U1|control_v_dut|Selector245~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~10_combout\ = (\U1|control_v_dut|IR\(11) & (((!\U1|control_v_dut|Decoder1~8_combout\)))) # (!\U1|control_v_dut|IR\(11) & (!\U1|control_v_dut|Decoder1~1_combout\ & (\U1|control_v_dut|processing_instruction~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder1~1_combout\,
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|processing_instruction~q\,
	datad => \U1|control_v_dut|Decoder1~8_combout\,
	combout => \U1|control_v_dut|Selector245~10_combout\);

-- Location: LCCOMB_X67_Y38_N26
\U1|control_v_dut|Selector245~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~11_combout\ = (\U1|control_v_dut|IR\(14) & (((\U1|control_v_dut|Selector245~10_combout\)))) # (!\U1|control_v_dut|IR\(14) & (!\U1|control_v_dut|Equal6~2_combout\ & (\U1|control_v_dut|processing_instruction~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~2_combout\,
	datab => \U1|control_v_dut|IR\(14),
	datac => \U1|control_v_dut|processing_instruction~q\,
	datad => \U1|control_v_dut|Selector245~10_combout\,
	combout => \U1|control_v_dut|Selector245~11_combout\);

-- Location: LCCOMB_X67_Y38_N4
\U1|control_v_dut|Selector245~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~12_combout\ = (\U1|control_v_dut|IR\(14) & ((\U1|control_v_dut|processing_instruction~q\))) # (!\U1|control_v_dut|IR\(14) & (\U1|control_v_dut|IR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|processing_instruction~q\,
	datad => \U1|control_v_dut|IR\(14),
	combout => \U1|control_v_dut|Selector245~12_combout\);

-- Location: LCCOMB_X67_Y38_N22
\U1|control_v_dut|Selector245~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~13_combout\ = (\U1|control_v_dut|Selector245~12_combout\ & (((!\U1|control_v_dut|Equal6~2_combout\)))) # (!\U1|control_v_dut|Selector245~12_combout\ & (!\U1|control_v_dut|Decoder1~1_combout\ & 
-- (\U1|control_v_dut|processing_instruction~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder1~1_combout\,
	datab => \U1|control_v_dut|Selector245~12_combout\,
	datac => \U1|control_v_dut|processing_instruction~q\,
	datad => \U1|control_v_dut|Equal6~2_combout\,
	combout => \U1|control_v_dut|Selector245~13_combout\);

-- Location: LCCOMB_X67_Y38_N28
\U1|control_v_dut|Selector245~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~15_combout\ = (\U1|control_v_dut|processing_instruction~q\ & ((\U1|control_v_dut|IR\(14) & ((!\U1|control_v_dut|Equal6~2_combout\))) # (!\U1|control_v_dut|IR\(14) & (!\U1|control_v_dut|Selector245~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector245~14_combout\,
	datab => \U1|control_v_dut|IR\(14),
	datac => \U1|control_v_dut|processing_instruction~q\,
	datad => \U1|control_v_dut|Equal6~2_combout\,
	combout => \U1|control_v_dut|Selector245~15_combout\);

-- Location: LCCOMB_X67_Y38_N6
\U1|control_v_dut|Selector245~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~16_combout\ = (\U1|control_v_dut|IR\(15) & (\U1|control_v_dut|IR\(12))) # (!\U1|control_v_dut|IR\(15) & ((\U1|control_v_dut|IR\(12) & (\U1|control_v_dut|Selector245~13_combout\)) # (!\U1|control_v_dut|IR\(12) & 
-- ((\U1|control_v_dut|Selector245~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(15),
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|Selector245~13_combout\,
	datad => \U1|control_v_dut|Selector245~15_combout\,
	combout => \U1|control_v_dut|Selector245~16_combout\);

-- Location: LCCOMB_X67_Y38_N16
\U1|control_v_dut|Selector245~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~19_combout\ = (\U1|control_v_dut|IR\(15) & ((\U1|control_v_dut|Selector245~16_combout\ & (\U1|control_v_dut|Selector245~18_combout\)) # (!\U1|control_v_dut|Selector245~16_combout\ & 
-- ((\U1|control_v_dut|Selector245~11_combout\))))) # (!\U1|control_v_dut|IR\(15) & (((\U1|control_v_dut|Selector245~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector245~18_combout\,
	datab => \U1|control_v_dut|IR\(15),
	datac => \U1|control_v_dut|Selector245~11_combout\,
	datad => \U1|control_v_dut|Selector245~16_combout\,
	combout => \U1|control_v_dut|Selector245~19_combout\);

-- Location: LCCOMB_X66_Y36_N4
\U1|control_v_dut|Selector245~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~20_combout\ = (\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|Selector245~9_combout\) # ((\U1|control_v_dut|IR\(10))))) # (!\U1|control_v_dut|IR\(13) & (((!\U1|control_v_dut|IR\(10) & 
-- \U1|control_v_dut|Selector245~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(13),
	datab => \U1|control_v_dut|Selector245~9_combout\,
	datac => \U1|control_v_dut|IR\(10),
	datad => \U1|control_v_dut|Selector245~19_combout\,
	combout => \U1|control_v_dut|Selector245~20_combout\);

-- Location: LCCOMB_X67_Y36_N14
\U1|control_v_dut|Selector245~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~23_combout\ = (\U1|control_v_dut|IR\(11) & (((\U1|control_v_dut|IR\(12) & \U1|control_v_dut|processing_instruction~2_combout\)))) # (!\U1|control_v_dut|IR\(11) & (!\U1|control_v_dut|Decoder1~5_combout\ & 
-- (!\U1|control_v_dut|IR\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|Decoder1~5_combout\,
	datac => \U1|control_v_dut|IR\(12),
	datad => \U1|control_v_dut|processing_instruction~2_combout\,
	combout => \U1|control_v_dut|Selector245~23_combout\);

-- Location: LCCOMB_X67_Y36_N10
\U1|control_v_dut|Selector245~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~7_combout\ = (\U1|control_v_dut|Selector245~23_combout\) # ((\U1|control_v_dut|Equal3~0_combout\ & (\U1|control_v_dut|processing_instruction~q\ & \U1|control_v_dut|Rn[0][1]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal3~0_combout\,
	datab => \U1|control_v_dut|processing_instruction~q\,
	datac => \U1|control_v_dut|Selector245~23_combout\,
	datad => \U1|control_v_dut|Rn[0][1]~35_combout\,
	combout => \U1|control_v_dut|Selector245~7_combout\);

-- Location: LCCOMB_X67_Y36_N30
\U1|control_v_dut|Selector245~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~4_combout\ = (\U1|control_v_dut|processing_instruction~q\ & ((\U1|control_v_dut|Rn[2][3]~41_combout\ & ((!\U1|control_v_dut|Decoder1~3_combout\))) # (!\U1|control_v_dut|Rn[2][3]~41_combout\ & 
-- (!\U1|control_v_dut|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~2_combout\,
	datab => \U1|control_v_dut|processing_instruction~q\,
	datac => \U1|control_v_dut|Decoder1~3_combout\,
	datad => \U1|control_v_dut|Rn[2][3]~41_combout\,
	combout => \U1|control_v_dut|Selector245~4_combout\);

-- Location: LCCOMB_X67_Y36_N0
\U1|control_v_dut|Selector245~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~5_combout\ = (\U1|control_v_dut|processing_instruction~q\ & ((\U1|control_v_dut|Rn[0][1]~35_combout\ & (!\U1|control_v_dut|Equal6~2_combout\)) # (!\U1|control_v_dut|Rn[0][1]~35_combout\ & 
-- ((!\U1|control_v_dut|Decoder1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~2_combout\,
	datab => \U1|control_v_dut|processing_instruction~q\,
	datac => \U1|control_v_dut|Decoder1~3_combout\,
	datad => \U1|control_v_dut|Rn[0][1]~35_combout\,
	combout => \U1|control_v_dut|Selector245~5_combout\);

-- Location: LCCOMB_X67_Y36_N28
\U1|control_v_dut|Selector245~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~22_combout\ = (\U1|control_v_dut|IR\(11) & ((\U1|control_v_dut|IR\(12) & ((\U1|control_v_dut|processing_instruction~2_combout\))) # (!\U1|control_v_dut|IR\(12) & (!\U1|control_v_dut|Decoder1~4_combout\)))) # 
-- (!\U1|control_v_dut|IR\(11) & (((\U1|control_v_dut|processing_instruction~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|Decoder1~4_combout\,
	datad => \U1|control_v_dut|processing_instruction~2_combout\,
	combout => \U1|control_v_dut|Selector245~22_combout\);

-- Location: LCCOMB_X67_Y36_N12
\U1|control_v_dut|Selector245~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~6_combout\ = (\U1|control_v_dut|IR\(14) & ((\U1|control_v_dut|Selector245~5_combout\) # ((\U1|control_v_dut|IR\(15))))) # (!\U1|control_v_dut|IR\(14) & (((!\U1|control_v_dut|IR\(15) & 
-- \U1|control_v_dut|Selector245~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(14),
	datab => \U1|control_v_dut|Selector245~5_combout\,
	datac => \U1|control_v_dut|IR\(15),
	datad => \U1|control_v_dut|Selector245~22_combout\,
	combout => \U1|control_v_dut|Selector245~6_combout\);

-- Location: LCCOMB_X67_Y36_N24
\U1|control_v_dut|Selector245~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~8_combout\ = (\U1|control_v_dut|IR\(15) & ((\U1|control_v_dut|Selector245~6_combout\ & (\U1|control_v_dut|Selector245~7_combout\)) # (!\U1|control_v_dut|Selector245~6_combout\ & ((\U1|control_v_dut|Selector245~4_combout\))))) 
-- # (!\U1|control_v_dut|IR\(15) & (((\U1|control_v_dut|Selector245~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector245~7_combout\,
	datab => \U1|control_v_dut|IR\(15),
	datac => \U1|control_v_dut|Selector245~4_combout\,
	datad => \U1|control_v_dut|Selector245~6_combout\,
	combout => \U1|control_v_dut|Selector245~8_combout\);

-- Location: LCCOMB_X66_Y36_N18
\U1|control_v_dut|Selector245~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector245~21_combout\ = (\U1|control_v_dut|IR\(10) & ((\U1|control_v_dut|Selector245~20_combout\ & (\U1|control_v_dut|processing_instruction~2_combout\)) # (!\U1|control_v_dut|Selector245~20_combout\ & 
-- ((\U1|control_v_dut|Selector245~8_combout\))))) # (!\U1|control_v_dut|IR\(10) & (((\U1|control_v_dut|Selector245~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~2_combout\,
	datab => \U1|control_v_dut|IR\(10),
	datac => \U1|control_v_dut|Selector245~20_combout\,
	datad => \U1|control_v_dut|Selector245~8_combout\,
	combout => \U1|control_v_dut|Selector245~21_combout\);

-- Location: LCCOMB_X66_Y36_N30
\U1|control_v_dut|processing_instruction~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|processing_instruction~3_combout\ = (\U1|control_v_dut|processing_instruction~q\ & (((\U1|control_v_dut|Selector245~21_combout\)))) # (!\U1|control_v_dut|processing_instruction~q\ & (\U1|control_v_dut|Decoder1~2_combout\ & 
-- (!\U1|control_v_dut|stage\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Decoder1~2_combout\,
	datab => \U1|control_v_dut|stage\(0),
	datac => \U1|control_v_dut|processing_instruction~q\,
	datad => \U1|control_v_dut|Selector245~21_combout\,
	combout => \U1|control_v_dut|processing_instruction~3_combout\);

-- Location: FF_X66_Y36_N31
\U1|control_v_dut|processing_instruction\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|processing_instruction~3_combout\,
	ena => \U1|control_v_dut|definingVariables~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|processing_instruction~q\);

-- Location: LCCOMB_X66_Y35_N14
\U1|control_v_dut|bus_RAM_ADDRESS[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[12]~4_combout\ = (\U1|control_v_dut|IR\(14) & (((!\U1|control_v_dut|stage\(1))))) # (!\U1|control_v_dut|IR\(14) & (!\U1|control_v_dut|IR\(12) & (\U1|control_v_dut|stage\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(14),
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|stage\(2),
	datad => \U1|control_v_dut|stage\(1),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[12]~4_combout\);

-- Location: LCCOMB_X66_Y35_N16
\U1|control_v_dut|bus_RAM_ADDRESS[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[12]~3_combout\ = (!\U1|control_v_dut|IR\(10) & (!\U1|control_v_dut|IR\(12) & ((\U1|control_v_dut|IR\(13)) # (!\U1|control_v_dut|IR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(10),
	datab => \U1|control_v_dut|IR\(12),
	datac => \U1|control_v_dut|IR\(14),
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[12]~3_combout\);

-- Location: LCCOMB_X66_Y35_N4
\U1|control_v_dut|bus_RAM_ADDRESS[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ = ((\U1|control_v_dut|bus_RAM_ADDRESS[12]~3_combout\) # ((!\U1|control_v_dut|IR\(13) & \U1|control_v_dut|bus_RAM_ADDRESS[12]~4_combout\))) # (!\U1|control_v_dut|processing_instruction~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|processing_instruction~q\,
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|bus_RAM_ADDRESS[12]~4_combout\,
	datad => \U1|control_v_dut|bus_RAM_ADDRESS[12]~3_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\);

-- Location: LCCOMB_X61_Y36_N26
\U1|control_v_dut|bus_RAM_ADDRESS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~1_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (\U1|control_v_dut|IR\(13))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|IR\(13) & ((\U1|control_v_dut|Mux16~4_combout\))) # 
-- (!\U1|control_v_dut|IR\(13) & (\U1|control_v_dut|SP\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|IR\(13),
	datac => \U1|control_v_dut|SP\(15),
	datad => \U1|control_v_dut|Mux16~4_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~1_combout\);

-- Location: FF_X61_Y32_N27
\U1|control_v_dut|END[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|END[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|END\(15));

-- Location: LCCOMB_X61_Y32_N26
\U1|control_v_dut|bus_RAM_ADDRESS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~2_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & ((\U1|control_v_dut|bus_RAM_ADDRESS~1_combout\ & ((\U1|control_v_dut|m3[15]~0_combout\))) # (!\U1|control_v_dut|bus_RAM_ADDRESS~1_combout\ & 
-- (\U1|control_v_dut|END\(15))))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\ & (\U1|control_v_dut|bus_RAM_ADDRESS~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~0_combout\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS~1_combout\,
	datac => \U1|control_v_dut|END\(15),
	datad => \U1|control_v_dut|m3[15]~0_combout\,
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~2_combout\);

-- Location: LCCOMB_X56_Y32_N24
\U1|control_v_dut|bus_RAM_ADDRESS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_RAM_ADDRESS~6_combout\ = (\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & ((\U1|control_v_dut|PC\(15)))) # (!\U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\ & (\U1|control_v_dut|bus_RAM_ADDRESS~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_RAM_ADDRESS[12]~5_combout\,
	datab => \U1|control_v_dut|bus_RAM_ADDRESS~2_combout\,
	datad => \U1|control_v_dut|PC\(15),
	combout => \U1|control_v_dut|bus_RAM_ADDRESS~6_combout\);

-- Location: FF_X56_Y32_N25
\U1|control_v_dut|bus_RAM_ADDRESS[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_RAM_ADDRESS~6_combout\,
	ena => \U1|control_v_dut|bus_RAM_ADDRESS[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_RAM_ADDRESS\(15));

-- Location: LCCOMB_X55_Y32_N16
\U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ = \U1|control_v_dut|bus_RAM_ADDRESS\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|bus_RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X55_Y32_N17
\U2|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X55_Y32_N30
\U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\ = \U2|altsyncram_component|auto_generated|address_reg_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U2|altsyncram_component|auto_generated|address_reg_a\(2),
	combout => \U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\);

-- Location: FF_X55_Y32_N31
\U2|altsyncram_component|auto_generated|out_address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2));

-- Location: LCCOMB_X59_Y35_N12
\U2|altsyncram_component|auto_generated|mux2|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~24_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~21_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~23_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~21_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\);

-- Location: FF_X62_Y35_N13
\U1|control_v_dut|IR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|IR[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|IR\(11));

-- Location: LCCOMB_X63_Y36_N2
\U1|control_v_dut|WideNor21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor21~combout\ = (\U1|control_v_dut|IR\(11)) # (((\U1|control_v_dut|IR\(13)) # (!\U1|control_v_dut|WideNor18~1_combout\)) # (!\U1|control_v_dut|WideNor18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|WideNor18~0_combout\,
	datac => \U1|control_v_dut|WideNor18~1_combout\,
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|WideNor21~combout\);

-- Location: LCCOMB_X60_Y40_N0
\U1|control_v_dut|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add1~0_combout\ = \U1|control_v_dut|m3[8]~7_combout\ $ (VCC)
-- \U1|control_v_dut|Add1~1\ = CARRY(\U1|control_v_dut|m3[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[8]~7_combout\,
	datad => VCC,
	combout => \U1|control_v_dut|Add1~0_combout\,
	cout => \U1|control_v_dut|Add1~1\);

-- Location: LCCOMB_X60_Y40_N2
\U1|control_v_dut|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add1~2_combout\ = (\U1|control_v_dut|m3[9]~6_combout\ & (\U1|control_v_dut|Add1~1\ & VCC)) # (!\U1|control_v_dut|m3[9]~6_combout\ & (!\U1|control_v_dut|Add1~1\))
-- \U1|control_v_dut|Add1~3\ = CARRY((!\U1|control_v_dut|m3[9]~6_combout\ & !\U1|control_v_dut|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[9]~6_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add1~1\,
	combout => \U1|control_v_dut|Add1~2_combout\,
	cout => \U1|control_v_dut|Add1~3\);

-- Location: LCCOMB_X60_Y40_N4
\U1|control_v_dut|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add1~4_combout\ = (\U1|control_v_dut|m3[10]~5_combout\ & ((GND) # (!\U1|control_v_dut|Add1~3\))) # (!\U1|control_v_dut|m3[10]~5_combout\ & (\U1|control_v_dut|Add1~3\ $ (GND)))
-- \U1|control_v_dut|Add1~5\ = CARRY((\U1|control_v_dut|m3[10]~5_combout\) # (!\U1|control_v_dut|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[10]~5_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add1~3\,
	combout => \U1|control_v_dut|Add1~4_combout\,
	cout => \U1|control_v_dut|Add1~5\);

-- Location: LCCOMB_X60_Y40_N6
\U1|control_v_dut|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add1~6_combout\ = (\U1|control_v_dut|m3[11]~4_combout\ & (\U1|control_v_dut|Add1~5\ & VCC)) # (!\U1|control_v_dut|m3[11]~4_combout\ & (!\U1|control_v_dut|Add1~5\))
-- \U1|control_v_dut|Add1~7\ = CARRY((!\U1|control_v_dut|m3[11]~4_combout\ & !\U1|control_v_dut|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[11]~4_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add1~5\,
	combout => \U1|control_v_dut|Add1~6_combout\,
	cout => \U1|control_v_dut|Add1~7\);

-- Location: LCCOMB_X60_Y40_N8
\U1|control_v_dut|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add1~8_combout\ = (\U1|control_v_dut|m3[12]~3_combout\ & (\U1|control_v_dut|Add1~7\ $ (GND))) # (!\U1|control_v_dut|m3[12]~3_combout\ & (!\U1|control_v_dut|Add1~7\ & VCC))
-- \U1|control_v_dut|Add1~9\ = CARRY((\U1|control_v_dut|m3[12]~3_combout\ & !\U1|control_v_dut|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[12]~3_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add1~7\,
	combout => \U1|control_v_dut|Add1~8_combout\,
	cout => \U1|control_v_dut|Add1~9\);

-- Location: LCCOMB_X60_Y40_N16
\U1|control_v_dut|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add2~0_combout\ = \U1|control_v_dut|m3[8]~7_combout\ $ (VCC)
-- \U1|control_v_dut|Add2~1\ = CARRY(\U1|control_v_dut|m3[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[8]~7_combout\,
	datad => VCC,
	combout => \U1|control_v_dut|Add2~0_combout\,
	cout => \U1|control_v_dut|Add2~1\);

-- Location: LCCOMB_X60_Y40_N18
\U1|control_v_dut|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add2~2_combout\ = (\U1|control_v_dut|m3[9]~6_combout\ & (!\U1|control_v_dut|Add2~1\)) # (!\U1|control_v_dut|m3[9]~6_combout\ & ((\U1|control_v_dut|Add2~1\) # (GND)))
-- \U1|control_v_dut|Add2~3\ = CARRY((!\U1|control_v_dut|Add2~1\) # (!\U1|control_v_dut|m3[9]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[9]~6_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add2~1\,
	combout => \U1|control_v_dut|Add2~2_combout\,
	cout => \U1|control_v_dut|Add2~3\);

-- Location: LCCOMB_X60_Y40_N20
\U1|control_v_dut|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add2~4_combout\ = (\U1|control_v_dut|m3[10]~5_combout\ & (\U1|control_v_dut|Add2~3\ $ (GND))) # (!\U1|control_v_dut|m3[10]~5_combout\ & (!\U1|control_v_dut|Add2~3\ & VCC))
-- \U1|control_v_dut|Add2~5\ = CARRY((\U1|control_v_dut|m3[10]~5_combout\ & !\U1|control_v_dut|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[10]~5_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add2~3\,
	combout => \U1|control_v_dut|Add2~4_combout\,
	cout => \U1|control_v_dut|Add2~5\);

-- Location: LCCOMB_X60_Y40_N22
\U1|control_v_dut|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add2~6_combout\ = (\U1|control_v_dut|m3[11]~4_combout\ & (!\U1|control_v_dut|Add2~5\)) # (!\U1|control_v_dut|m3[11]~4_combout\ & ((\U1|control_v_dut|Add2~5\) # (GND)))
-- \U1|control_v_dut|Add2~7\ = CARRY((!\U1|control_v_dut|Add2~5\) # (!\U1|control_v_dut|m3[11]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[11]~4_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add2~5\,
	combout => \U1|control_v_dut|Add2~6_combout\,
	cout => \U1|control_v_dut|Add2~7\);

-- Location: LCCOMB_X60_Y40_N24
\U1|control_v_dut|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add2~8_combout\ = (\U1|control_v_dut|m3[12]~3_combout\ & ((GND) # (!\U1|control_v_dut|Add2~7\))) # (!\U1|control_v_dut|m3[12]~3_combout\ & (\U1|control_v_dut|Add2~7\ $ (GND)))
-- \U1|control_v_dut|Add2~9\ = CARRY((\U1|control_v_dut|m3[12]~3_combout\) # (!\U1|control_v_dut|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[12]~3_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add2~7\,
	combout => \U1|control_v_dut|Add2~8_combout\,
	cout => \U1|control_v_dut|Add2~9\);

-- Location: LCCOMB_X63_Y36_N24
\U1|control_v_dut|WideNor18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|WideNor18~combout\ = (\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|WideNor18~0_combout\ & (\U1|control_v_dut|WideNor18~1_combout\ & !\U1|control_v_dut|IR\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|IR\(11),
	datab => \U1|control_v_dut|WideNor18~0_combout\,
	datac => \U1|control_v_dut|WideNor18~1_combout\,
	datad => \U1|control_v_dut|IR\(13),
	combout => \U1|control_v_dut|WideNor18~combout\);

-- Location: LCCOMB_X62_Y40_N20
\U1|control_v_dut|bus_vga_char[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[10]~17_combout\ = (!\U1|control_v_dut|WideNor18~combout\ & \U1|control_v_dut|stage\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|WideNor18~combout\,
	datad => \U1|control_v_dut|stage\(1),
	combout => \U1|control_v_dut|bus_vga_char[10]~17_combout\);

-- Location: LCCOMB_X61_Y40_N16
\U1|control_v_dut|Selector318~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector318~0_combout\ = (\U1|control_v_dut|bus_vga_char[10]~17_combout\ & (((\U1|control_v_dut|bus_vga_char[10]~16_combout\)))) # (!\U1|control_v_dut|bus_vga_char[10]~17_combout\ & ((\U1|control_v_dut|bus_vga_char[10]~16_combout\ & 
-- ((\U1|alu_v_dut|FR_out\(9)))) # (!\U1|control_v_dut|bus_vga_char[10]~16_combout\ & (\U1|control_v_dut|m3[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[9]~6_combout\,
	datab => \U1|alu_v_dut|FR_out\(9),
	datac => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	datad => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	combout => \U1|control_v_dut|Selector318~0_combout\);

-- Location: LCCOMB_X61_Y40_N2
\U1|control_v_dut|Selector318~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector318~1_combout\ = (\U1|control_v_dut|bus_vga_char[10]~17_combout\ & ((\U1|control_v_dut|Selector318~0_combout\ & (\U1|control_v_dut|Add1~2_combout\)) # (!\U1|control_v_dut|Selector318~0_combout\ & 
-- ((\U1|control_v_dut|Add2~2_combout\))))) # (!\U1|control_v_dut|bus_vga_char[10]~17_combout\ & (((\U1|control_v_dut|Selector318~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Add1~2_combout\,
	datab => \U1|control_v_dut|Add2~2_combout\,
	datac => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	datad => \U1|control_v_dut|Selector318~0_combout\,
	combout => \U1|control_v_dut|Selector318~1_combout\);

-- Location: LCCOMB_X62_Y40_N10
\U1|control_v_dut|Selector318~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector318~2_combout\ = (\U1|control_v_dut|WideNor21~combout\ & ((\U1|control_v_dut|Selector318~1_combout\))) # (!\U1|control_v_dut|WideNor21~combout\ & (\U1|alu_v_dut|m2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor21~combout\,
	datac => \U1|alu_v_dut|m2\(9),
	datad => \U1|control_v_dut|Selector318~1_combout\,
	combout => \U1|control_v_dut|Selector318~2_combout\);

-- Location: LCCOMB_X61_Y40_N12
\U1|control_v_dut|Selector316~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector316~0_combout\ = (\U1|control_v_dut|bus_vga_char[10]~16_combout\ & ((\U1|alu_v_dut|FR_out\(11)) # ((\U1|control_v_dut|bus_vga_char[10]~17_combout\)))) # (!\U1|control_v_dut|bus_vga_char[10]~16_combout\ & 
-- (((!\U1|control_v_dut|bus_vga_char[10]~17_combout\ & \U1|control_v_dut|m3[11]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	datab => \U1|alu_v_dut|FR_out\(11),
	datac => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	datad => \U1|control_v_dut|m3[11]~4_combout\,
	combout => \U1|control_v_dut|Selector316~0_combout\);

-- Location: LCCOMB_X61_Y40_N22
\U1|control_v_dut|Selector316~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector316~1_combout\ = (\U1|control_v_dut|Selector316~0_combout\ & ((\U1|control_v_dut|Add1~6_combout\) # ((!\U1|control_v_dut|bus_vga_char[10]~17_combout\)))) # (!\U1|control_v_dut|Selector316~0_combout\ & 
-- (((\U1|control_v_dut|bus_vga_char[10]~17_combout\ & \U1|control_v_dut|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Selector316~0_combout\,
	datab => \U1|control_v_dut|Add1~6_combout\,
	datac => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	datad => \U1|control_v_dut|Add2~6_combout\,
	combout => \U1|control_v_dut|Selector316~1_combout\);

-- Location: LCCOMB_X62_Y40_N2
\U1|control_v_dut|Selector316~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector316~2_combout\ = (\U1|control_v_dut|WideNor21~combout\ & (\U1|control_v_dut|Selector316~1_combout\)) # (!\U1|control_v_dut|WideNor21~combout\ & ((\U1|alu_v_dut|m2\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|Selector316~1_combout\,
	datac => \U1|alu_v_dut|m2\(11),
	datad => \U1|control_v_dut|WideNor21~combout\,
	combout => \U1|control_v_dut|Selector316~2_combout\);

-- Location: FF_X62_Y40_N3
\U1|control_v_dut|bus_vga_char[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector316~2_combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(11));

-- Location: LCCOMB_X61_Y40_N20
\U1|control_v_dut|Selector317~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector317~0_combout\ = (\U1|control_v_dut|bus_vga_char[10]~16_combout\ & (((\U1|control_v_dut|bus_vga_char[10]~17_combout\)))) # (!\U1|control_v_dut|bus_vga_char[10]~16_combout\ & ((\U1|control_v_dut|bus_vga_char[10]~17_combout\ & 
-- ((\U1|control_v_dut|Add2~4_combout\))) # (!\U1|control_v_dut|bus_vga_char[10]~17_combout\ & (\U1|control_v_dut|m3[10]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	datab => \U1|control_v_dut|m3[10]~5_combout\,
	datac => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	datad => \U1|control_v_dut|Add2~4_combout\,
	combout => \U1|control_v_dut|Selector317~0_combout\);

-- Location: LCCOMB_X61_Y40_N18
\U1|control_v_dut|Selector317~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector317~1_combout\ = (\U1|control_v_dut|bus_vga_char[10]~16_combout\ & ((\U1|control_v_dut|Selector317~0_combout\ & (\U1|control_v_dut|Add1~4_combout\)) # (!\U1|control_v_dut|Selector317~0_combout\ & ((\U1|alu_v_dut|FR_out\(10)))))) 
-- # (!\U1|control_v_dut|bus_vga_char[10]~16_combout\ & (((\U1|control_v_dut|Selector317~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	datab => \U1|control_v_dut|Add1~4_combout\,
	datac => \U1|alu_v_dut|FR_out\(10),
	datad => \U1|control_v_dut|Selector317~0_combout\,
	combout => \U1|control_v_dut|Selector317~1_combout\);

-- Location: LCCOMB_X62_Y40_N4
\U1|control_v_dut|Selector317~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector317~2_combout\ = (\U1|control_v_dut|WideNor21~combout\ & ((\U1|control_v_dut|Selector317~1_combout\))) # (!\U1|control_v_dut|WideNor21~combout\ & (\U1|alu_v_dut|m2\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor21~combout\,
	datac => \U1|alu_v_dut|m2\(10),
	datad => \U1|control_v_dut|Selector317~1_combout\,
	combout => \U1|control_v_dut|Selector317~2_combout\);

-- Location: FF_X62_Y40_N5
\U1|control_v_dut|bus_vga_char[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector317~2_combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(10));

-- Location: LCCOMB_X61_Y40_N0
\U1|control_v_dut|Selector319~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector319~0_combout\ = (\U1|control_v_dut|bus_vga_char[10]~17_combout\ & (((\U1|control_v_dut|Add2~0_combout\) # (\U1|control_v_dut|bus_vga_char[10]~16_combout\)))) # (!\U1|control_v_dut|bus_vga_char[10]~17_combout\ & 
-- (\U1|control_v_dut|m3[8]~7_combout\ & ((!\U1|control_v_dut|bus_vga_char[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[8]~7_combout\,
	datab => \U1|control_v_dut|Add2~0_combout\,
	datac => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	datad => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	combout => \U1|control_v_dut|Selector319~0_combout\);

-- Location: LCCOMB_X61_Y40_N14
\U1|control_v_dut|Selector319~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector319~1_combout\ = (\U1|control_v_dut|bus_vga_char[10]~16_combout\ & ((\U1|control_v_dut|Selector319~0_combout\ & ((\U1|control_v_dut|Add1~0_combout\))) # (!\U1|control_v_dut|Selector319~0_combout\ & (\U1|alu_v_dut|FR_out\(8))))) # 
-- (!\U1|control_v_dut|bus_vga_char[10]~16_combout\ & (((\U1|control_v_dut|Selector319~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	datab => \U1|alu_v_dut|FR_out\(8),
	datac => \U1|control_v_dut|Add1~0_combout\,
	datad => \U1|control_v_dut|Selector319~0_combout\,
	combout => \U1|control_v_dut|Selector319~1_combout\);

-- Location: LCCOMB_X62_Y40_N8
\U1|control_v_dut|Selector319~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector319~2_combout\ = (\U1|control_v_dut|WideNor21~combout\ & (\U1|control_v_dut|Selector319~1_combout\)) # (!\U1|control_v_dut|WideNor21~combout\ & ((\U1|alu_v_dut|m2\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor21~combout\,
	datac => \U1|control_v_dut|Selector319~1_combout\,
	datad => \U1|alu_v_dut|m2\(8),
	combout => \U1|control_v_dut|Selector319~2_combout\);

-- Location: FF_X62_Y40_N9
\U1|control_v_dut|bus_vga_char[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector319~2_combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(8));

-- Location: LCCOMB_X62_Y40_N14
\U1|control_v_dut|bus_vga_char[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[0]~12_combout\ = (\U1|control_v_dut|bus_vga_char\(9) & (\U1|control_v_dut|bus_vga_char\(11) & (\U1|control_v_dut|bus_vga_char\(10) & \U1|control_v_dut|bus_vga_char\(8)))) # (!\U1|control_v_dut|bus_vga_char\(9) & 
-- (!\U1|control_v_dut|bus_vga_char\(11) & (!\U1|control_v_dut|bus_vga_char\(10) & !\U1|control_v_dut|bus_vga_char\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(9),
	datab => \U1|control_v_dut|bus_vga_char\(11),
	datac => \U1|control_v_dut|bus_vga_char\(10),
	datad => \U1|control_v_dut|bus_vga_char\(8),
	combout => \U1|control_v_dut|bus_vga_char[0]~12_combout\);

-- Location: LCCOMB_X63_Y40_N0
\U1|control_v_dut|bus_vga_char[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[0]~13_combout\ = (\U1|control_v_dut|stage\(1) & (!\U1|control_v_dut|stage\(0) & \U1|control_v_dut|bus_vga_char[0]~12_combout\)) # (!\U1|control_v_dut|stage\(1) & (\U1|control_v_dut|stage\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datab => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|bus_vga_char[0]~12_combout\,
	combout => \U1|control_v_dut|bus_vga_char[0]~13_combout\);

-- Location: LCCOMB_X63_Y36_N8
\U1|control_v_dut|bus_vga_char[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[0]~14_combout\ = (\U1|control_v_dut|Equal6~0_combout\ & (!\U1|control_v_dut|stage\(2) & (\U1|control_v_dut|bus_vga_char[0]~13_combout\ & !\U1|control_v_dut|WideNor7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~0_combout\,
	datab => \U1|control_v_dut|stage\(2),
	datac => \U1|control_v_dut|bus_vga_char[0]~13_combout\,
	datad => \U1|control_v_dut|WideNor7~combout\,
	combout => \U1|control_v_dut|bus_vga_char[0]~14_combout\);

-- Location: LCCOMB_X63_Y36_N22
\U1|control_v_dut|bus_vga_char[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[0]~15_combout\ = (\U1|control_v_dut|useDec~2_combout\ & ((\U1|control_v_dut|bus_vga_char[0]~14_combout\) # ((!\U1|control_v_dut|bus_vga_char[0]~19_combout\ & \U1|control_v_dut|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|useDec~2_combout\,
	datab => \U1|control_v_dut|bus_vga_char[0]~19_combout\,
	datac => \U1|control_v_dut|bus_vga_char[0]~14_combout\,
	datad => \U1|control_v_dut|Equal6~2_combout\,
	combout => \U1|control_v_dut|bus_vga_char[0]~15_combout\);

-- Location: FF_X62_Y40_N11
\U1|control_v_dut|bus_vga_char[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector318~2_combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(9));

-- Location: LCCOMB_X62_Y40_N0
\U1|control_v_dut|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Equal4~0_combout\ = (!\U1|control_v_dut|bus_vga_char\(9) & (!\U1|control_v_dut|bus_vga_char\(11) & (!\U1|control_v_dut|bus_vga_char\(10) & !\U1|control_v_dut|bus_vga_char\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(9),
	datab => \U1|control_v_dut|bus_vga_char\(11),
	datac => \U1|control_v_dut|bus_vga_char\(10),
	datad => \U1|control_v_dut|bus_vga_char\(8),
	combout => \U1|control_v_dut|Equal4~0_combout\);

-- Location: LCCOMB_X62_Y40_N6
\U1|control_v_dut|bus_vga_char[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[10]~16_combout\ = (\U1|control_v_dut|WideNor18~combout\) # ((\U1|control_v_dut|stage\(1) & \U1|control_v_dut|Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datab => \U1|control_v_dut|WideNor18~combout\,
	datad => \U1|control_v_dut|Equal4~0_combout\,
	combout => \U1|control_v_dut|bus_vga_char[10]~16_combout\);

-- Location: LCCOMB_X61_Y40_N8
\U1|control_v_dut|Selector315~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector315~0_combout\ = (\U1|control_v_dut|bus_vga_char[10]~17_combout\ & (((\U1|control_v_dut|Add2~8_combout\) # (\U1|control_v_dut|bus_vga_char[10]~16_combout\)))) # (!\U1|control_v_dut|bus_vga_char[10]~17_combout\ & 
-- (\U1|control_v_dut|m3[12]~3_combout\ & ((!\U1|control_v_dut|bus_vga_char[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[12]~3_combout\,
	datab => \U1|control_v_dut|Add2~8_combout\,
	datac => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	datad => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	combout => \U1|control_v_dut|Selector315~0_combout\);

-- Location: LCCOMB_X61_Y40_N10
\U1|control_v_dut|Selector315~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector315~1_combout\ = (\U1|control_v_dut|Selector315~0_combout\ & ((\U1|control_v_dut|Add1~8_combout\) # ((!\U1|control_v_dut|bus_vga_char[10]~16_combout\)))) # (!\U1|control_v_dut|Selector315~0_combout\ & (((\U1|alu_v_dut|FR_out\(12) 
-- & \U1|control_v_dut|bus_vga_char[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Add1~8_combout\,
	datab => \U1|alu_v_dut|FR_out\(12),
	datac => \U1|control_v_dut|Selector315~0_combout\,
	datad => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	combout => \U1|control_v_dut|Selector315~1_combout\);

-- Location: LCCOMB_X62_Y40_N18
\U1|control_v_dut|Selector315~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector315~2_combout\ = (\U1|control_v_dut|WideNor21~combout\ & ((\U1|control_v_dut|Selector315~1_combout\))) # (!\U1|control_v_dut|WideNor21~combout\ & (\U1|alu_v_dut|m2\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor21~combout\,
	datac => \U1|alu_v_dut|m2\(12),
	datad => \U1|control_v_dut|Selector315~1_combout\,
	combout => \U1|control_v_dut|Selector315~2_combout\);

-- Location: FF_X67_Y47_N13
\U1|control_v_dut|bus_vga_char[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Selector315~2_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(12));

-- Location: LCCOMB_X69_Y45_N12
\U4|U3|PIXCNT[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[0]~0_combout\ = (\U4|U3|STATE\(2)) # ((\U4|U3|STATE\(1) & ((\U4|U3|STATE\(0)) # (\U4|U3|process_0~1_combout\))) # (!\U4|U3|STATE\(1) & (!\U4|U3|STATE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(1),
	datab => \U4|U3|STATE\(2),
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|process_0~1_combout\,
	combout => \U4|U3|PIXCNT[0]~0_combout\);

-- Location: LCCOMB_X69_Y45_N14
\U4|U3|PIXCNT[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[0]~3_combout\ = (\U4|U3|PIXCNT\(0) & ((\U4|U3|PIXCNT[0]~0_combout\))) # (!\U4|U3|PIXCNT\(0) & (\U4|U3|STATE\(1) & !\U4|U3|PIXCNT[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(1),
	datac => \U4|U3|PIXCNT\(0),
	datad => \U4|U3|PIXCNT[0]~0_combout\,
	combout => \U4|U3|PIXCNT[0]~3_combout\);

-- Location: FF_X69_Y45_N15
\U4|U3|PIXCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PIXCNT[0]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(0));

-- Location: LCCOMB_X69_Y45_N24
\U4|U3|PIXCNT[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[1]~2_combout\ = (\U4|U3|PIXCNT[0]~0_combout\ & (((\U4|U3|PIXCNT\(1))))) # (!\U4|U3|PIXCNT[0]~0_combout\ & (\U4|U3|STATE\(1) & (\U4|U3|PIXCNT\(0) $ (\U4|U3|PIXCNT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(1),
	datab => \U4|U3|PIXCNT\(0),
	datac => \U4|U3|PIXCNT\(1),
	datad => \U4|U3|PIXCNT[0]~0_combout\,
	combout => \U4|U3|PIXCNT[1]~2_combout\);

-- Location: FF_X69_Y45_N25
\U4|U3|PIXCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PIXCNT[1]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(1));

-- Location: LCCOMB_X69_Y45_N0
\U4|U3|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add5~0_combout\ = \U4|U3|PIXCNT\(2) $ (((\U4|U3|PIXCNT\(1) & \U4|U3|PIXCNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|PIXCNT\(1),
	datac => \U4|U3|PIXCNT\(0),
	datad => \U4|U3|PIXCNT\(2),
	combout => \U4|U3|Add5~0_combout\);

-- Location: LCCOMB_X69_Y45_N16
\U4|U3|PIXCNT[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[2]~4_combout\ = (\U4|U3|PIXCNT[0]~0_combout\ & (((\U4|U3|PIXCNT\(2))))) # (!\U4|U3|PIXCNT[0]~0_combout\ & (\U4|U3|STATE\(1) & (\U4|U3|Add5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(1),
	datab => \U4|U3|Add5~0_combout\,
	datac => \U4|U3|PIXCNT\(2),
	datad => \U4|U3|PIXCNT[0]~0_combout\,
	combout => \U4|U3|PIXCNT[2]~4_combout\);

-- Location: FF_X69_Y45_N17
\U4|U3|PIXCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PIXCNT[2]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(2));

-- Location: LCCOMB_X69_Y45_N28
\U4|U3|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~0_combout\ = (\U4|U3|PIXCNT\(1) & (\U4|U3|PIXCNT\(0) & \U4|U3|PIXCNT\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|PIXCNT\(1),
	datac => \U4|U3|PIXCNT\(0),
	datad => \U4|U3|PIXCNT\(2),
	combout => \U4|U3|process_0~0_combout\);

-- Location: LCCOMB_X69_Y45_N30
\U4|U3|PIXCNT[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[3]~1_combout\ = (\U4|U3|PIXCNT[0]~0_combout\ & (((\U4|U3|PIXCNT\(3))))) # (!\U4|U3|PIXCNT[0]~0_combout\ & (\U4|U3|STATE\(1) & (\U4|U3|process_0~0_combout\ $ (\U4|U3|PIXCNT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(1),
	datab => \U4|U3|process_0~0_combout\,
	datac => \U4|U3|PIXCNT\(3),
	datad => \U4|U3|PIXCNT[0]~0_combout\,
	combout => \U4|U3|PIXCNT[3]~1_combout\);

-- Location: FF_X68_Y49_N13
\U4|U3|PIXCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|PIXCNT[3]~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(3));

-- Location: LCCOMB_X69_Y45_N18
\U4|U3|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~1_combout\ = (\U4|U3|process_0~0_combout\ & ((\U4|U3|PIXCNT\(3)) # (!\U1|control_v_dut|bus_vga_char\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U3|PIXCNT\(3),
	datad => \U4|U3|process_0~0_combout\,
	combout => \U4|U3|process_0~1_combout\);

-- Location: LCCOMB_X69_Y45_N10
\U4|U3|STATE[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[1]~0_combout\ = (!\U4|U3|STATE\(2) & ((\U4|U3|STATE\(0)) # ((\U4|U3|STATE\(1) & !\U4|U3|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(0),
	datab => \U4|U3|STATE\(2),
	datac => \U4|U3|STATE\(1),
	datad => \U4|U3|process_0~1_combout\,
	combout => \U4|U3|STATE[1]~0_combout\);

-- Location: FF_X69_Y45_N11
\U4|U3|STATE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|STATE[1]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|STATE\(1));

-- Location: LCCOMB_X69_Y45_N26
\U4|U3|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux88~0_combout\ = (!\U4|U3|STATE\(2) & (!\U4|U3|STATE\(0) & \U4|U3|STATE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|STATE\(2),
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|STATE\(1),
	combout => \U4|U3|Mux88~0_combout\);

-- Location: LCCOMB_X69_Y45_N4
\U4|U3|STATE[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[2]~1_combout\ = (\U4|U3|Mux88~0_combout\ & (\U4|U3|process_0~0_combout\ & ((\U4|U3|PIXCNT\(3)) # (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U4|U3|PIXCNT\(3),
	datac => \U1|control_v_dut|bus_vga_char\(12),
	datad => \U4|U3|process_0~0_combout\,
	combout => \U4|U3|STATE[2]~1_combout\);

-- Location: FF_X69_Y45_N5
\U4|U3|STATE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|STATE[2]~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|STATE\(2));

-- Location: LCCOMB_X70_Y49_N24
\U4|U3|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux27~0_combout\ = (\U4|U3|STATE\(1) & !\U4|U3|LNCNT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|LNCNT\(0),
	combout => \U4|U3|Mux27~0_combout\);

-- Location: LCCOMB_X68_Y49_N12
\U4|U3|Mux88~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux88~1_combout\ = (!\U4|U3|STATE\(0) & !\U4|U3|STATE\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|STATE\(0),
	datad => \U4|U3|STATE\(2),
	combout => \U4|U3|Mux88~1_combout\);

-- Location: LCCOMB_X63_Y38_N6
\U1|control_v_dut|videoflag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|videoflag~0_combout\ = (\U1|control_v_dut|processing_instruction~q\ & ((\U1|control_v_dut|stage\(1) & (!\U1|control_v_dut|stage\(2) & \U1|control_v_dut|stage\(0))) # (!\U1|control_v_dut|stage\(1) & (\U1|control_v_dut|stage\(2) & 
-- !\U1|control_v_dut|stage\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|stage\(1),
	datab => \U1|control_v_dut|stage\(2),
	datac => \U1|control_v_dut|stage\(0),
	datad => \U1|control_v_dut|processing_instruction~q\,
	combout => \U1|control_v_dut|videoflag~0_combout\);

-- Location: LCCOMB_X63_Y38_N0
\U1|control_v_dut|bus_vga_char[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[0]~18_combout\ = (\U1|control_v_dut|Equal6~0_combout\ & (\U1|control_v_dut|IR\(11) & (\U1|control_v_dut|END[15]~0_combout\ & !\U1|control_v_dut|IR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Equal6~0_combout\,
	datab => \U1|control_v_dut|IR\(11),
	datac => \U1|control_v_dut|END[15]~0_combout\,
	datad => \U1|control_v_dut|IR\(10),
	combout => \U1|control_v_dut|bus_vga_char[0]~18_combout\);

-- Location: LCCOMB_X63_Y38_N16
\U1|control_v_dut|videoflag~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|videoflag~1_combout\ = (\U1|control_v_dut|videoflag~0_combout\ & ((\U1|control_v_dut|bus_vga_char[0]~18_combout\ & (!\U1|control_v_dut|stage\(2))) # (!\U1|control_v_dut|bus_vga_char[0]~18_combout\ & ((\U1|control_v_dut|videoflag~q\))))) 
-- # (!\U1|control_v_dut|videoflag~0_combout\ & (((\U1|control_v_dut|videoflag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|videoflag~0_combout\,
	datab => \U1|control_v_dut|stage\(2),
	datac => \U1|control_v_dut|videoflag~q\,
	datad => \U1|control_v_dut|bus_vga_char[0]~18_combout\,
	combout => \U1|control_v_dut|videoflag~1_combout\);

-- Location: FF_X63_Y38_N17
\U1|control_v_dut|videoflag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|videoflag~1_combout\,
	sclr => \U1|control_v_dut|ALT_INV_definingVariables~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|videoflag~q\);

-- Location: LCCOMB_X67_Y49_N0
\U4|U3|PREVCHAR[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCHAR[6]~0_combout\ = (\KEY[0]~input_o\ & (\U4|U3|Mux88~1_combout\ & (!\U4|U3|STATE\(1) & !\U4|U3|process_0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U4|U3|Mux88~1_combout\,
	datac => \U4|U3|STATE\(1),
	datad => \U4|U3|process_0~17_combout\,
	combout => \U4|U3|PREVCHAR[6]~0_combout\);

-- Location: FF_X66_Y49_N31
\U4|U3|PREVCOLOR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(10),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(2));

-- Location: FF_X66_Y49_N13
\U4|U3|PREVCOLOR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(11),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(3));

-- Location: LCCOMB_X66_Y49_N30
\U4|U3|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~11_combout\ = (\U1|control_v_dut|bus_vga_char\(11) & (\U4|U3|PREVCOLOR\(3) & (\U1|control_v_dut|bus_vga_char\(10) $ (!\U4|U3|PREVCOLOR\(2))))) # (!\U1|control_v_dut|bus_vga_char\(11) & (!\U4|U3|PREVCOLOR\(3) & 
-- (\U1|control_v_dut|bus_vga_char\(10) $ (!\U4|U3|PREVCOLOR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(11),
	datab => \U1|control_v_dut|bus_vga_char\(10),
	datac => \U4|U3|PREVCOLOR\(2),
	datad => \U4|U3|PREVCOLOR\(3),
	combout => \U4|U3|process_0~11_combout\);

-- Location: LCCOMB_X66_Y36_N26
\U1|control_v_dut|bus_vga_pos[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_pos[10]~2_combout\ = (!\U1|control_v_dut|WideNor7~combout\ & (!\U1|control_v_dut|Equal0~1_combout\ & (\U1|control_v_dut|processing_instruction~q\ & \U1|control_v_dut|definingVariables~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor7~combout\,
	datab => \U1|control_v_dut|Equal0~1_combout\,
	datac => \U1|control_v_dut|processing_instruction~q\,
	datad => \U1|control_v_dut|definingVariables~q\,
	combout => \U1|control_v_dut|bus_vga_pos[10]~2_combout\);

-- Location: FF_X67_Y47_N9
\U1|control_v_dut|bus_vga_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Mux22~4_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|bus_vga_pos[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_pos\(9));

-- Location: FF_X67_Y47_N25
\U1|control_v_dut|bus_vga_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Mux23~4_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|bus_vga_pos[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_pos\(8));

-- Location: LCCOMB_X67_Y50_N2
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U1|control_v_dut|bus_vga_pos\(8) $ (VCC))) # (!\U1|control_v_dut|bus_vga_char\(12) & ((\U1|control_v_dut|bus_vga_pos\(8)) # (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ = CARRY((\U1|control_v_dut|bus_vga_pos\(8)) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(8),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\);

-- Location: LCCOMB_X67_Y50_N4
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U1|control_v_dut|bus_vga_pos\(9) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ & VCC)) # 
-- (!\U1|control_v_dut|bus_vga_pos\(9) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)))) # (!\U1|control_v_dut|bus_vga_char\(12) & ((\U1|control_v_dut|bus_vga_pos\(9) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_pos\(9) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U1|control_v_dut|bus_vga_pos\(9) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (!\U1|control_v_dut|bus_vga_pos\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(9),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\);

-- Location: FF_X67_Y47_N31
\U1|control_v_dut|bus_vga_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Mux21~4_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|bus_vga_pos[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_pos\(10));

-- Location: LCCOMB_X67_Y50_N6
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ = ((\U1|control_v_dut|bus_vga_char\(12) $ (\U1|control_v_dut|bus_vga_pos\(10) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)))) # (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (\U1|control_v_dut|bus_vga_pos\(10) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U1|control_v_dut|bus_vga_pos\(10)) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(10),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\);

-- Location: LCCOMB_X67_Y50_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\);

-- Location: LCCOMB_X67_Y50_N26
\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|control_v_dut|bus_vga_pos\(9))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\))))) # (!\U1|control_v_dut|bus_vga_char\(12) & (\U1|control_v_dut|bus_vga_pos\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(9),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\);

-- Location: LCCOMB_X67_Y50_N28
\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|control_v_dut|bus_vga_pos\(8))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\))))) # (!\U1|control_v_dut|bus_vga_char\(12) & (\U1|control_v_dut|bus_vga_pos\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(8),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\);

-- Location: FF_X67_Y47_N29
\U1|control_v_dut|bus_vga_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Mux24~4_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|bus_vga_pos[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_pos\(7));

-- Location: LCCOMB_X67_Y50_N14
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ = (\U1|control_v_dut|bus_vga_pos\(7) & ((GND) # (!\U1|control_v_dut|bus_vga_char\(12)))) # (!\U1|control_v_dut|bus_vga_pos\(7) & (\U1|control_v_dut|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ = CARRY((\U1|control_v_dut|bus_vga_pos\(7)) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_pos\(7),
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\);

-- Location: LCCOMB_X67_Y50_N16
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ & VCC)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\);

-- Location: LCCOMB_X67_Y50_N18
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ = ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ $ (\U1|control_v_dut|bus_vga_char\(12) $ 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)))) # (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\);

-- Location: LCCOMB_X67_Y50_N12
\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|control_v_dut|bus_vga_pos\(10))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\))))) # (!\U1|control_v_dut|bus_vga_char\(12) & (\U1|control_v_dut|bus_vga_pos\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(10),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\);

-- Location: LCCOMB_X67_Y50_N20
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ & VCC)) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\);

-- Location: LCCOMB_X67_Y50_N22
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ = \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\);

-- Location: LCCOMB_X66_Y50_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\);

-- Location: LCCOMB_X67_Y50_N24
\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\ = (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\);

-- Location: LCCOMB_X67_Y50_N10
\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\);

-- Location: LCCOMB_X67_Y50_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\);

-- Location: LCCOMB_X66_Y50_N4
\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U1|control_v_dut|bus_vga_pos\(7))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_pos\(7),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\);

-- Location: FF_X68_Y47_N31
\U1|control_v_dut|bus_vga_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Mux25~4_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|bus_vga_pos[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_pos\(6));

-- Location: LCCOMB_X66_Y50_N26
\U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & \U1|control_v_dut|bus_vga_pos\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => \U1|control_v_dut|bus_vga_pos\(6),
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17_combout\);

-- Location: LCCOMB_X67_Y50_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16_combout\ = (\U1|control_v_dut|bus_vga_pos\(6) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\) # (!\U1|control_v_dut|bus_vga_char\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => \U1|control_v_dut|bus_vga_pos\(6),
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16_combout\);

-- Location: LCCOMB_X66_Y50_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17_combout\) # (\U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\);

-- Location: LCCOMB_X66_Y50_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U1|control_v_dut|bus_vga_pos\(6))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_pos\(6),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\);

-- Location: LCCOMB_X66_Y50_N14
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\ $ (VCC))) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\) # (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\,
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X66_Y50_N16
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X66_Y50_N18
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = ((\U1|control_v_dut|bus_vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ $ 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))) # (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X66_Y50_N20
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ & VCC)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X66_Y50_N22
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\);

-- Location: LCCOMB_X66_Y50_N24
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X65_Y50_N26
\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\))) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47_combout\);

-- Location: LCCOMB_X66_Y50_N12
\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23_combout\);

-- Location: LCCOMB_X65_Y50_N18
\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\);

-- Location: LCCOMB_X66_Y50_N2
\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\);

-- Location: LCCOMB_X66_Y50_N6
\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\);

-- Location: LCCOMB_X66_Y47_N6
\U1|control_v_dut|bus_vga_pos[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_pos[5]~feeder_combout\ = \U1|control_v_dut|Mux26~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Mux26~4_combout\,
	combout => \U1|control_v_dut|bus_vga_pos[5]~feeder_combout\);

-- Location: FF_X66_Y47_N7
\U1|control_v_dut|bus_vga_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_pos[5]~feeder_combout\,
	ena => \U1|control_v_dut|bus_vga_pos[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_pos\(5));

-- Location: LCCOMB_X66_Y50_N10
\U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\ = (\U1|control_v_dut|bus_vga_pos\(5) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_pos\(5),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\);

-- Location: LCCOMB_X66_Y50_N28
\U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20_combout\ = (\U1|control_v_dut|bus_vga_pos\(5) & \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_pos\(5),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20_combout\);

-- Location: LCCOMB_X65_Y50_N28
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\) # (\U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X65_Y50_N24
\U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U1|control_v_dut|bus_vga_pos\(5))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_pos\(5),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\);

-- Location: LCCOMB_X65_Y50_N2
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\ $ (VCC))) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\) # (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\,
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X65_Y50_N4
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & VCC)) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X65_Y50_N6
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\ $ (\U1|control_v_dut|bus_vga_char\(12) $ 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))) # (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X65_Y50_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ & 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ & VCC)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X65_Y50_N10
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X65_Y50_N12
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\);

-- Location: LCCOMB_X66_Y49_N18
\U4|U3|PREVYPOS[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[3]~4_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[3]~4_combout\);

-- Location: FF_X66_Y49_N19
\U4|U3|PREVYPOS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[3]~4_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(3));

-- Location: LCCOMB_X66_Y49_N0
\U4|U3|PREVYPOS[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[4]~3_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[4]~3_combout\);

-- Location: FF_X66_Y49_N1
\U4|U3|PREVYPOS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[4]~3_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(4));

-- Location: LCCOMB_X66_Y49_N28
\U4|U3|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~14_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (!\U4|U3|PREVYPOS\(3) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ $ (\U4|U3|PREVYPOS\(4))))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U3|PREVYPOS\(3) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ $ (\U4|U3|PREVYPOS\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \U4|U3|PREVYPOS\(3),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U3|PREVYPOS\(4),
	combout => \U4|U3|process_0~14_combout\);

-- Location: FF_X66_Y49_N9
\U4|U3|PREVCOLOR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(8),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(0));

-- Location: LCCOMB_X66_Y49_N10
\U4|U3|PREVCOLOR[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCOLOR[1]~feeder_combout\ = \U1|control_v_dut|bus_vga_char\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|bus_vga_char\(9),
	combout => \U4|U3|PREVCOLOR[1]~feeder_combout\);

-- Location: FF_X66_Y49_N11
\U4|U3|PREVCOLOR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PREVCOLOR[1]~feeder_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(1));

-- Location: LCCOMB_X66_Y49_N8
\U4|U3|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~15_combout\ = (\U1|control_v_dut|bus_vga_char\(9) & (\U4|U3|PREVCOLOR\(1) & (\U1|control_v_dut|bus_vga_char\(8) $ (!\U4|U3|PREVCOLOR\(0))))) # (!\U1|control_v_dut|bus_vga_char\(9) & (!\U4|U3|PREVCOLOR\(1) & 
-- (\U1|control_v_dut|bus_vga_char\(8) $ (!\U4|U3|PREVCOLOR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(9),
	datab => \U1|control_v_dut|bus_vga_char\(8),
	datac => \U4|U3|PREVCOLOR\(0),
	datad => \U4|U3|PREVCOLOR\(1),
	combout => \U4|U3|process_0~15_combout\);

-- Location: LCCOMB_X65_Y50_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\);

-- Location: LCCOMB_X65_Y51_N12
\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31_combout\);

-- Location: LCCOMB_X65_Y51_N28
\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\))) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48_combout\);

-- Location: LCCOMB_X65_Y51_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\);

-- Location: LCCOMB_X65_Y51_N4
\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\);

-- Location: LCCOMB_X70_Y48_N18
\U1|control_v_dut|bus_vga_pos[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_pos[4]~feeder_combout\ = \U1|control_v_dut|Mux27~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Mux27~4_combout\,
	combout => \U1|control_v_dut|bus_vga_pos[4]~feeder_combout\);

-- Location: FF_X70_Y48_N19
\U1|control_v_dut|bus_vga_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_pos[4]~feeder_combout\,
	ena => \U1|control_v_dut|bus_vga_pos[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_pos\(4));

-- Location: LCCOMB_X65_Y50_N14
\U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28_combout\ = (\U1|control_v_dut|bus_vga_pos\(4) & \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_pos\(4),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28_combout\);

-- Location: LCCOMB_X65_Y50_N20
\U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29_combout\ = (\U1|control_v_dut|bus_vga_pos\(4) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_pos\(4),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29_combout\);

-- Location: LCCOMB_X65_Y50_N30
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28_combout\) # (\U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\);

-- Location: LCCOMB_X65_Y51_N10
\U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U1|control_v_dut|bus_vga_pos\(4))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_pos\(4),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\);

-- Location: LCCOMB_X65_Y51_N16
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\ & ((GND) # (!\U1|control_v_dut|bus_vga_char\(12)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\ & (\U1|control_v_dut|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X65_Y51_N18
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ & 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & VCC)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X65_Y51_N20
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = ((\U1|control_v_dut|bus_vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\ $ 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))) # (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X65_Y51_N22
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ & VCC)) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X65_Y51_N24
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\);

-- Location: LCCOMB_X65_Y51_N26
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\);

-- Location: LCCOMB_X65_Y51_N8
\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\);

-- Location: LCCOMB_X65_Y51_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\);

-- Location: LCCOMB_X65_Y51_N2
\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\);

-- Location: FF_X66_Y47_N27
\U1|control_v_dut|bus_vga_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Mux28~4_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|bus_vga_pos[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_pos\(3));

-- Location: LCCOMB_X67_Y51_N14
\U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38_combout\ = (\U1|control_v_dut|bus_vga_pos\(3) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_pos\(3),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38_combout\);

-- Location: LCCOMB_X67_Y51_N28
\U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37_combout\ = (\U1|control_v_dut|bus_vga_pos\(3) & \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_pos\(3),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37_combout\);

-- Location: LCCOMB_X67_Y51_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38_combout\) # (\U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\);

-- Location: LCCOMB_X67_Y51_N20
\U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U1|control_v_dut|bus_vga_pos\(3))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_pos\(3),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\);

-- Location: LCCOMB_X66_Y51_N18
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\ & ((GND) # (!\U1|control_v_dut|bus_vga_char\(12)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\ & (\U1|control_v_dut|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X66_Y51_N20
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & VCC)) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X66_Y51_N22
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\ $ (\U1|control_v_dut|bus_vga_char\(12) $ 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))) # (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X66_Y51_N24
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & 
-- (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ & VCC)) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X65_Y51_N14
\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\);

-- Location: LCCOMB_X65_Y51_N6
\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & 
-- (\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\)) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49_combout\);

-- Location: LCCOMB_X66_Y51_N26
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\);

-- Location: LCCOMB_X66_Y51_N28
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\);

-- Location: LCCOMB_X66_Y51_N16
\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40_combout\);

-- Location: LCCOMB_X66_Y51_N14
\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & 
-- (\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\)) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50_combout\);

-- Location: LCCOMB_X66_Y51_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\);

-- Location: LCCOMB_X67_Y51_N6
\U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\);

-- Location: LCCOMB_X66_Y51_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\);

-- Location: LCCOMB_X67_Y37_N24
\U1|control_v_dut|bus_vga_pos[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_pos[2]~feeder_combout\ = \U1|control_v_dut|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Mux29~4_combout\,
	combout => \U1|control_v_dut|bus_vga_pos[2]~feeder_combout\);

-- Location: FF_X67_Y37_N25
\U1|control_v_dut|bus_vga_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_pos[2]~feeder_combout\,
	ena => \U1|control_v_dut|bus_vga_pos[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_pos\(2));

-- Location: LCCOMB_X67_Y51_N26
\U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45_combout\ = (\U1|control_v_dut|bus_vga_pos\(2) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_pos\(2),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45_combout\);

-- Location: LCCOMB_X67_Y51_N12
\U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44_combout\ = (\U1|control_v_dut|bus_vga_pos\(2) & \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_pos\(2),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44_combout\);

-- Location: LCCOMB_X67_Y51_N22
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45_combout\) # (\U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\);

-- Location: LCCOMB_X67_Y51_N4
\U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\U1|control_v_dut|bus_vga_pos\(2))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_pos\(2),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46_combout\);

-- Location: LCCOMB_X66_Y51_N2
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46_combout\) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\);

-- Location: LCCOMB_X66_Y51_N4
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\);

-- Location: LCCOMB_X66_Y51_N6
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\);

-- Location: LCCOMB_X66_Y51_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\);

-- Location: LCCOMB_X66_Y51_N10
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\);

-- Location: LCCOMB_X66_Y51_N12
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\);

-- Location: LCCOMB_X66_Y49_N26
\U4|U3|PREVYPOS[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[0]~2_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[0]~2_combout\);

-- Location: FF_X66_Y49_N27
\U4|U3|PREVYPOS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[0]~2_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(0));

-- Location: FF_X66_Y47_N25
\U1|control_v_dut|bus_vga_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|Mux31~4_combout\,
	sload => VCC,
	ena => \U1|control_v_dut|bus_vga_pos[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_pos\(0));

-- Location: LCCOMB_X66_Y49_N12
\U4|U3|PREVXPOS[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVXPOS[0]~5_combout\ = !\U1|control_v_dut|bus_vga_pos\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|bus_vga_pos\(0),
	combout => \U4|U3|PREVXPOS[0]~5_combout\);

-- Location: LCCOMB_X67_Y49_N14
\U4|U3|YP[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|YP[7]~2_combout\ = (!\U4|U3|STATE\(2) & (!\U4|U3|STATE\(0) & (!\U4|U3|STATE\(1) & !\U4|U3|process_0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(2),
	datab => \U4|U3|STATE\(0),
	datac => \U4|U3|STATE\(1),
	datad => \U4|U3|process_0~17_combout\,
	combout => \U4|U3|YP[7]~2_combout\);

-- Location: FF_X66_Y49_N17
\U4|U3|PREVXPOS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|PREVXPOS[0]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(0));

-- Location: LCCOMB_X66_Y49_N16
\U4|U3|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Equal1~3_combout\ = \U4|U3|PREVXPOS\(0) $ (!\U1|control_v_dut|bus_vga_pos\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|PREVXPOS\(0),
	datad => \U1|control_v_dut|bus_vga_pos\(0),
	combout => \U4|U3|Equal1~3_combout\);

-- Location: LCCOMB_X66_Y49_N24
\U4|U3|PREVYPOS[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[2]~0_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[2]~0_combout\);

-- Location: FF_X66_Y49_N25
\U4|U3|PREVYPOS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[2]~0_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(2));

-- Location: LCCOMB_X66_Y49_N22
\U4|U3|PREVYPOS[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[1]~1_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[1]~1_combout\);

-- Location: FF_X66_Y49_N23
\U4|U3|PREVYPOS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[1]~1_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(1));

-- Location: LCCOMB_X66_Y49_N4
\U4|U3|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~12_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (!\U4|U3|PREVYPOS\(2) & (\U4|U3|PREVYPOS\(1) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U3|PREVYPOS\(2) & (\U4|U3|PREVYPOS\(1) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \U4|U3|PREVYPOS\(2),
	datac => \U4|U3|PREVYPOS\(1),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U3|process_0~12_combout\);

-- Location: LCCOMB_X66_Y49_N2
\U4|U3|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~13_combout\ = (!\U4|U3|Equal1~3_combout\ & (\U4|U3|process_0~12_combout\ & (\U4|U3|PREVYPOS\(0) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVYPOS\(0),
	datab => \U4|U3|Equal1~3_combout\,
	datac => \U4|U3|process_0~12_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|process_0~13_combout\);

-- Location: LCCOMB_X66_Y49_N6
\U4|U3|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~16_combout\ = (\U4|U3|process_0~11_combout\ & (\U4|U3|process_0~14_combout\ & (\U4|U3|process_0~15_combout\ & \U4|U3|process_0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~11_combout\,
	datab => \U4|U3|process_0~14_combout\,
	datac => \U4|U3|process_0~15_combout\,
	datad => \U4|U3|process_0~13_combout\,
	combout => \U4|U3|process_0~16_combout\);

-- Location: LCCOMB_X67_Y47_N0
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U1|control_v_dut|bus_vga_pos\(8) $ (VCC))) # (!\U1|control_v_dut|bus_vga_char\(12) & ((\U1|control_v_dut|bus_vga_pos\(8)) # (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ = CARRY((\U1|control_v_dut|bus_vga_pos\(8)) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(8),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\);

-- Location: LCCOMB_X67_Y47_N2
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U1|control_v_dut|bus_vga_pos\(9) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ & VCC)) # 
-- (!\U1|control_v_dut|bus_vga_pos\(9) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)))) # (!\U1|control_v_dut|bus_vga_char\(12) & ((\U1|control_v_dut|bus_vga_pos\(9) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_pos\(9) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U1|control_v_dut|bus_vga_pos\(9) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (!\U1|control_v_dut|bus_vga_pos\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(9),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\);

-- Location: LCCOMB_X67_Y47_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ = ((\U1|control_v_dut|bus_vga_char\(12) $ (\U1|control_v_dut|bus_vga_pos\(10) $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)))) # (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (\U1|control_v_dut|bus_vga_pos\(10) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U1|control_v_dut|bus_vga_pos\(10)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(10),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\);

-- Location: LCCOMB_X67_Y47_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\);

-- Location: LCCOMB_X67_Y47_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|control_v_dut|bus_vga_pos\(10))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\))))) # (!\U1|control_v_dut|bus_vga_char\(12) & (\U1|control_v_dut|bus_vga_pos\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(10),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\);

-- Location: LCCOMB_X67_Y47_N8
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U1|control_v_dut|bus_vga_pos\(9)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\)))) # (!\U1|control_v_dut|bus_vga_char\(12) & (((\U1|control_v_dut|bus_vga_pos\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	datac => \U1|control_v_dut|bus_vga_pos\(9),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\);

-- Location: LCCOMB_X67_Y47_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U1|control_v_dut|bus_vga_pos\(8)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\)))) # (!\U1|control_v_dut|bus_vga_char\(12) & (((\U1|control_v_dut|bus_vga_pos\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	datac => \U1|control_v_dut|bus_vga_pos\(8),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\);

-- Location: LCCOMB_X67_Y47_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U1|control_v_dut|bus_vga_pos\(7) $ (VCC))) # (!\U1|control_v_dut|bus_vga_char\(12) & ((\U1|control_v_dut|bus_vga_pos\(7)) # (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ = CARRY((\U1|control_v_dut|bus_vga_pos\(7)) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(7),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\);

-- Location: LCCOMB_X67_Y47_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ & VCC)) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\);

-- Location: LCCOMB_X67_Y47_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ = ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ $ (\U1|control_v_dut|bus_vga_char\(12) $ 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)))) # (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\);

-- Location: LCCOMB_X67_Y47_N20
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ & VCC)) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\);

-- Location: LCCOMB_X67_Y47_N22
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ = \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\);

-- Location: LCCOMB_X67_Y47_N12
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\);

-- Location: LCCOMB_X68_Y47_N2
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\);

-- Location: LCCOMB_X67_Y47_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\);

-- Location: LCCOMB_X67_Y47_N10
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\);

-- Location: LCCOMB_X68_Y47_N20
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U1|control_v_dut|bus_vga_pos\(7)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	datab => \U1|control_v_dut|bus_vga_pos\(7),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\);

-- Location: LCCOMB_X68_Y47_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42_combout\ = (\U1|control_v_dut|bus_vga_pos\(6) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\) # (!\U1|control_v_dut|bus_vga_char\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U1|control_v_dut|bus_vga_pos\(6),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42_combout\);

-- Location: LCCOMB_X67_Y47_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U1|control_v_dut|bus_vga_pos\(6) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_pos\(6),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43_combout\);

-- Location: LCCOMB_X68_Y47_N28
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\);

-- Location: LCCOMB_X68_Y47_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U1|control_v_dut|bus_vga_pos\(6)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\,
	datac => \U1|control_v_dut|bus_vga_pos\(6),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\);

-- Location: LCCOMB_X68_Y47_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\ $ (VCC))) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\) # (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\,
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X68_Y47_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X68_Y47_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ $ (\U1|control_v_dut|bus_vga_char\(12) $ 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))) # (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X68_Y47_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ & VCC)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X68_Y47_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X68_Y47_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X66_Y47_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53_combout\ = (\U1|control_v_dut|bus_vga_pos\(5) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_pos\(5),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53_combout\);

-- Location: LCCOMB_X66_Y47_N12
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52_combout\ = (\U1|control_v_dut|bus_vga_pos\(5) & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_pos\(5),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52_combout\);

-- Location: LCCOMB_X66_Y47_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X68_Y47_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U1|control_v_dut|bus_vga_pos\(5))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_pos\(5),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\);

-- Location: LCCOMB_X69_Y47_N2
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\ & ((GND) # (!\U1|control_v_dut|bus_vga_char\(12)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\ & (\U1|control_v_dut|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X69_Y47_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\);

-- Location: LCCOMB_X68_Y47_N18
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\);

-- Location: LCCOMB_X68_Y47_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\);

-- Location: LCCOMB_X69_Y47_N18
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\);

-- Location: LCCOMB_X69_Y47_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\);

-- Location: LCCOMB_X68_Y47_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\);

-- Location: LCCOMB_X68_Y47_N16
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\);

-- Location: LCCOMB_X69_Y47_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & VCC)) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\)) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X69_Y47_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = ((\U1|control_v_dut|bus_vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\ $ 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))) # (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X69_Y47_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & VCC)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X69_Y47_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X69_Y47_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X69_Y47_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X70_Y48_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\);

-- Location: LCCOMB_X70_Y48_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46_combout\ = (\U1|control_v_dut|bus_vga_pos\(4) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_pos\(4),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46_combout\);

-- Location: LCCOMB_X70_Y48_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45_combout\ = (\U1|control_v_dut|bus_vga_pos\(4) & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_pos\(4),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45_combout\);

-- Location: LCCOMB_X70_Y48_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\);

-- Location: LCCOMB_X70_Y48_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\U1|control_v_dut|bus_vga_pos\(4))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_pos\(4),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\);

-- Location: LCCOMB_X69_Y48_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\ & ((GND) # (!\U1|control_v_dut|bus_vga_char\(12)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\ & (\U1|control_v_dut|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X69_Y48_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & VCC)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X69_Y47_N16
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\);

-- Location: LCCOMB_X69_Y48_N8
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\);

-- Location: LCCOMB_X69_Y47_N20
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\);

-- Location: LCCOMB_X69_Y47_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\);

-- Location: LCCOMB_X69_Y48_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\);

-- Location: LCCOMB_X69_Y47_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\);

-- Location: LCCOMB_X69_Y47_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\);

-- Location: LCCOMB_X69_Y47_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\);

-- Location: LCCOMB_X69_Y48_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = ((\U1|control_v_dut|bus_vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\ $ 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))) # (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X69_Y48_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ & VCC)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X69_Y48_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X69_Y48_N20
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X69_Y48_N22
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X69_Y48_N24
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X69_Y48_N6
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\);

-- Location: LCCOMB_X70_Y48_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\);

-- Location: LCCOMB_X66_Y48_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64_combout\ = (\U1|control_v_dut|bus_vga_pos\(3) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_pos\(3),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64_combout\);

-- Location: LCCOMB_X66_Y48_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63_combout\ = (\U1|control_v_dut|bus_vga_pos\(3) & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_pos\(3),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63_combout\);

-- Location: LCCOMB_X66_Y48_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X66_Y48_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\U1|control_v_dut|bus_vga_pos\(3))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_pos\(3),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\);

-- Location: LCCOMB_X68_Y48_N2
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\ & ((GND) # (!\U1|control_v_dut|bus_vga_char\(12)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\ & (\U1|control_v_dut|bus_vga_char\(12) $ (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X68_Y48_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & VCC)) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X68_Y48_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\ $ (\U1|control_v_dut|bus_vga_char\(12) $ 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))) # (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X68_Y48_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\);

-- Location: LCCOMB_X68_Y48_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\);

-- Location: LCCOMB_X69_Y48_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\);

-- Location: LCCOMB_X69_Y48_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\);

-- Location: LCCOMB_X69_Y48_N2
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\);

-- Location: LCCOMB_X69_Y48_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\);

-- Location: LCCOMB_X70_Y48_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\);

-- Location: LCCOMB_X66_Y48_N20
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\);

-- Location: LCCOMB_X69_Y48_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\);

-- Location: LCCOMB_X68_Y48_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ & VCC)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X68_Y48_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X68_Y48_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X68_Y48_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X68_Y48_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X68_Y48_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X68_Y48_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\);

-- Location: LCCOMB_X66_Y48_N14
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\);

-- Location: LCCOMB_X66_Y48_N16
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\);

-- Location: LCCOMB_X66_Y48_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74_combout\ = (\U1|control_v_dut|bus_vga_pos\(2) & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_pos\(2),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74_combout\);

-- Location: LCCOMB_X66_Y48_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75_combout\ = (\U1|control_v_dut|bus_vga_pos\(2) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_pos\(2),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75_combout\);

-- Location: LCCOMB_X66_Y48_N30
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X66_Y48_N6
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\U1|control_v_dut|bus_vga_pos\(2))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_pos\(2),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\);

-- Location: LCCOMB_X67_Y48_N0
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\ $ (VCC))) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\) # (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\) # (!\U1|control_v_dut|bus_vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\,
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X67_Y48_N2
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & VCC)) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X67_Y48_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\ $ (\U1|control_v_dut|bus_vga_char\(12) $ 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))) # (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\) # 
-- (!\U1|control_v_dut|bus_vga_char\(12)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\ & (!\U1|control_v_dut|bus_vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X67_Y48_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ & VCC)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY((\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X67_Y48_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98_combout\);

-- Location: LCCOMB_X67_Y48_N20
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77_combout\);

-- Location: LCCOMB_X68_Y48_N20
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78_combout\);

-- Location: LCCOMB_X66_Y48_N18
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99_combout\);

-- Location: LCCOMB_X68_Y48_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout\);

-- Location: LCCOMB_X66_Y48_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100_combout\);

-- Location: LCCOMB_X66_Y48_N10
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101_combout\);

-- Location: LCCOMB_X68_Y48_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80_combout\);

-- Location: LCCOMB_X66_Y48_N12
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102_combout\);

-- Location: LCCOMB_X68_Y48_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81_combout\);

-- Location: LCCOMB_X67_Y48_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\);

-- Location: LCCOMB_X67_Y48_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X67_Y48_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\);

-- Location: LCCOMB_X67_Y48_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\);

-- Location: LCCOMB_X67_Y48_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\);

-- Location: LCCOMB_X67_Y48_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X67_Y49_N6
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\);

-- Location: FF_X67_Y49_N7
\U4|U3|PREVXPOS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(5));

-- Location: LCCOMB_X67_Y49_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\);

-- Location: FF_X67_Y49_N31
\U4|U3|PREVXPOS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(4));

-- Location: LCCOMB_X67_Y49_N4
\U4|U3|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~4_combout\ = (\U4|U3|PREVXPOS\(5) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\ & (\U4|U3|PREVXPOS\(4) $ (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\)))) # (!\U4|U3|PREVXPOS\(5) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\ & (\U4|U3|PREVXPOS\(4) $ (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVXPOS\(5),
	datab => \U4|U3|PREVXPOS\(4),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\,
	combout => \U4|U3|process_0~4_combout\);

-- Location: LCCOMB_X67_Y49_N20
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\);

-- Location: FF_X67_Y49_N21
\U4|U3|PREVXPOS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(2));

-- Location: LCCOMB_X67_Y48_N22
\U4|U3|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Equal1~2_combout\ = \U4|U3|PREVXPOS\(2) $ (((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVXPOS\(2),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U4|U3|Equal1~2_combout\);

-- Location: LCCOMB_X61_Y39_N8
\U1|control_v_dut|bus_vga_char[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[0]~0_combout\ = (\U1|control_v_dut|WideNor18~combout\ & ((\U1|alu_v_dut|FR_out\(0)))) # (!\U1|control_v_dut|WideNor18~combout\ & (\U1|control_v_dut|m3[0]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[0]~15_combout\,
	datab => \U1|alu_v_dut|FR_out\(0),
	datad => \U1|control_v_dut|WideNor18~combout\,
	combout => \U1|control_v_dut|bus_vga_char[0]~0_combout\);

-- Location: FF_X61_Y39_N9
\U1|control_v_dut|bus_vga_char[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_char[0]~0_combout\,
	asdata => \U1|alu_v_dut|m2\(0),
	sload => \U1|control_v_dut|ALT_INV_WideNor21~combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(0));

-- Location: FF_X65_Y49_N7
\U4|U3|PREVCHAR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(0),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(0));

-- Location: LCCOMB_X65_Y49_N0
\U4|U3|PREVSIZE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVSIZE~feeder_combout\ = \U1|control_v_dut|bus_vga_char\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|bus_vga_char\(12),
	combout => \U4|U3|PREVSIZE~feeder_combout\);

-- Location: FF_X65_Y49_N1
\U4|U3|PREVSIZE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PREVSIZE~feeder_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVSIZE~q\);

-- Location: LCCOMB_X65_Y49_N6
\U4|U3|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~5_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U4|U3|PREVSIZE~q\ & (\U1|control_v_dut|bus_vga_char\(0) $ (!\U4|U3|PREVCHAR\(0))))) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U3|PREVSIZE~q\ & (\U1|control_v_dut|bus_vga_char\(0) 
-- $ (!\U4|U3|PREVCHAR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U1|control_v_dut|bus_vga_char\(0),
	datac => \U4|U3|PREVCHAR\(0),
	datad => \U4|U3|PREVSIZE~q\,
	combout => \U4|U3|process_0~5_combout\);

-- Location: LCCOMB_X61_Y39_N16
\U1|control_v_dut|bus_vga_char[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[2]~2_combout\ = (\U1|control_v_dut|WideNor18~combout\ & (\U1|alu_v_dut|FR_out\(2))) # (!\U1|control_v_dut|WideNor18~combout\ & ((\U1|control_v_dut|m3[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out\(2),
	datab => \U1|control_v_dut|m3[2]~13_combout\,
	datad => \U1|control_v_dut|WideNor18~combout\,
	combout => \U1|control_v_dut|bus_vga_char[2]~2_combout\);

-- Location: FF_X61_Y39_N17
\U1|control_v_dut|bus_vga_char[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_char[2]~2_combout\,
	asdata => \U1|alu_v_dut|m2\(2),
	sload => \U1|control_v_dut|ALT_INV_WideNor21~combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(2));

-- Location: LCCOMB_X61_Y39_N26
\U1|control_v_dut|bus_vga_char[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[1]~1_combout\ = (\U1|control_v_dut|WideNor18~combout\ & (\U1|alu_v_dut|FR_out\(1))) # (!\U1|control_v_dut|WideNor18~combout\ & ((\U1|control_v_dut|m3[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out\(1),
	datab => \U1|control_v_dut|m3[1]~14_combout\,
	datad => \U1|control_v_dut|WideNor18~combout\,
	combout => \U1|control_v_dut|bus_vga_char[1]~1_combout\);

-- Location: FF_X61_Y39_N27
\U1|control_v_dut|bus_vga_char[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_char[1]~1_combout\,
	asdata => \U1|alu_v_dut|m2\(1),
	sload => \U1|control_v_dut|ALT_INV_WideNor21~combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(1));

-- Location: FF_X65_Y49_N19
\U4|U3|PREVCHAR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(1),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(1));

-- Location: LCCOMB_X65_Y49_N16
\U4|U3|PREVCHAR[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCHAR[2]~feeder_combout\ = \U1|control_v_dut|bus_vga_char\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|bus_vga_char\(2),
	combout => \U4|U3|PREVCHAR[2]~feeder_combout\);

-- Location: FF_X65_Y49_N17
\U4|U3|PREVCHAR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PREVCHAR[2]~feeder_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(2));

-- Location: LCCOMB_X65_Y49_N18
\U4|U3|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~6_combout\ = (\U1|control_v_dut|bus_vga_char\(2) & (\U4|U3|PREVCHAR\(2) & (\U1|control_v_dut|bus_vga_char\(1) $ (!\U4|U3|PREVCHAR\(1))))) # (!\U1|control_v_dut|bus_vga_char\(2) & (!\U4|U3|PREVCHAR\(2) & (\U1|control_v_dut|bus_vga_char\(1) 
-- $ (!\U4|U3|PREVCHAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(2),
	datab => \U1|control_v_dut|bus_vga_char\(1),
	datac => \U4|U3|PREVCHAR\(1),
	datad => \U4|U3|PREVCHAR\(2),
	combout => \U4|U3|process_0~6_combout\);

-- Location: LCCOMB_X61_Y39_N2
\U1|control_v_dut|bus_vga_char[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[5]~5_combout\ = (\U1|control_v_dut|WideNor18~combout\ & ((\U1|alu_v_dut|FR_out\(5)))) # (!\U1|control_v_dut|WideNor18~combout\ & (\U1|control_v_dut|m3[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[5]~10_combout\,
	datab => \U1|alu_v_dut|FR_out\(5),
	datad => \U1|control_v_dut|WideNor18~combout\,
	combout => \U1|control_v_dut|bus_vga_char[5]~5_combout\);

-- Location: FF_X61_Y39_N3
\U1|control_v_dut|bus_vga_char[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_char[5]~5_combout\,
	asdata => \U1|alu_v_dut|m2\(5),
	sload => \U1|control_v_dut|ALT_INV_WideNor21~combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(5));

-- Location: LCCOMB_X61_Y39_N12
\U1|control_v_dut|bus_vga_char[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[6]~6_combout\ = (\U1|control_v_dut|WideNor18~combout\ & (\U1|alu_v_dut|FR_out\(6))) # (!\U1|control_v_dut|WideNor18~combout\ & ((\U1|control_v_dut|m3[6]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|alu_v_dut|FR_out\(6),
	datab => \U1|control_v_dut|m3[6]~9_combout\,
	datad => \U1|control_v_dut|WideNor18~combout\,
	combout => \U1|control_v_dut|bus_vga_char[6]~6_combout\);

-- Location: FF_X61_Y39_N13
\U1|control_v_dut|bus_vga_char[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_char[6]~6_combout\,
	asdata => \U1|alu_v_dut|m2\(6),
	sload => \U1|control_v_dut|ALT_INV_WideNor21~combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(6));

-- Location: FF_X65_Y49_N23
\U4|U3|PREVCHAR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(5),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(5));

-- Location: FF_X65_Y49_N25
\U4|U3|PREVCHAR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(6),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(6));

-- Location: LCCOMB_X65_Y49_N22
\U4|U3|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~8_combout\ = (\U1|control_v_dut|bus_vga_char\(5) & (\U4|U3|PREVCHAR\(5) & (\U1|control_v_dut|bus_vga_char\(6) $ (!\U4|U3|PREVCHAR\(6))))) # (!\U1|control_v_dut|bus_vga_char\(5) & (!\U4|U3|PREVCHAR\(5) & (\U1|control_v_dut|bus_vga_char\(6) 
-- $ (!\U4|U3|PREVCHAR\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(5),
	datab => \U1|control_v_dut|bus_vga_char\(6),
	datac => \U4|U3|PREVCHAR\(5),
	datad => \U4|U3|PREVCHAR\(6),
	combout => \U4|U3|process_0~8_combout\);

-- Location: LCCOMB_X61_Y39_N28
\U1|control_v_dut|bus_vga_char[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[4]~4_combout\ = (\U1|control_v_dut|WideNor18~combout\ & ((\U1|alu_v_dut|FR_out\(4)))) # (!\U1|control_v_dut|WideNor18~combout\ & (\U1|control_v_dut|m3[4]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[4]~11_combout\,
	datab => \U1|alu_v_dut|FR_out\(4),
	datad => \U1|control_v_dut|WideNor18~combout\,
	combout => \U1|control_v_dut|bus_vga_char[4]~4_combout\);

-- Location: FF_X61_Y39_N29
\U1|control_v_dut|bus_vga_char[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_char[4]~4_combout\,
	asdata => \U1|alu_v_dut|m2\(4),
	sload => \U1|control_v_dut|ALT_INV_WideNor21~combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(4));

-- Location: LCCOMB_X61_Y39_N10
\U1|control_v_dut|bus_vga_char[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[3]~3_combout\ = (\U1|control_v_dut|WideNor18~combout\ & ((\U1|alu_v_dut|FR_out\(3)))) # (!\U1|control_v_dut|WideNor18~combout\ & (\U1|control_v_dut|m3[3]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[3]~12_combout\,
	datab => \U1|alu_v_dut|FR_out\(3),
	datad => \U1|control_v_dut|WideNor18~combout\,
	combout => \U1|control_v_dut|bus_vga_char[3]~3_combout\);

-- Location: FF_X61_Y39_N11
\U1|control_v_dut|bus_vga_char[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_char[3]~3_combout\,
	asdata => \U1|alu_v_dut|m2\(3),
	sload => \U1|control_v_dut|ALT_INV_WideNor21~combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(3));

-- Location: FF_X65_Y49_N11
\U4|U3|PREVCHAR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(3),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(3));

-- Location: LCCOMB_X65_Y49_N12
\U4|U3|PREVCHAR[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCHAR[4]~feeder_combout\ = \U1|control_v_dut|bus_vga_char\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|bus_vga_char\(4),
	combout => \U4|U3|PREVCHAR[4]~feeder_combout\);

-- Location: FF_X65_Y49_N13
\U4|U3|PREVCHAR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|PREVCHAR[4]~feeder_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(4));

-- Location: LCCOMB_X65_Y49_N10
\U4|U3|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~7_combout\ = (\U1|control_v_dut|bus_vga_char\(4) & (\U4|U3|PREVCHAR\(4) & (\U1|control_v_dut|bus_vga_char\(3) $ (!\U4|U3|PREVCHAR\(3))))) # (!\U1|control_v_dut|bus_vga_char\(4) & (!\U4|U3|PREVCHAR\(4) & (\U1|control_v_dut|bus_vga_char\(3) 
-- $ (!\U4|U3|PREVCHAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(4),
	datab => \U1|control_v_dut|bus_vga_char\(3),
	datac => \U4|U3|PREVCHAR\(3),
	datad => \U4|U3|PREVCHAR\(4),
	combout => \U4|U3|process_0~7_combout\);

-- Location: LCCOMB_X65_Y49_N20
\U4|U3|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~9_combout\ = (\U4|U3|process_0~5_combout\ & (\U4|U3|process_0~6_combout\ & (\U4|U3|process_0~8_combout\ & \U4|U3|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~5_combout\,
	datab => \U4|U3|process_0~6_combout\,
	datac => \U4|U3|process_0~8_combout\,
	datad => \U4|U3|process_0~7_combout\,
	combout => \U4|U3|process_0~9_combout\);

-- Location: LCCOMB_X67_Y49_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\);

-- Location: FF_X67_Y49_N23
\U4|U3|PREVXPOS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(3));

-- Location: LCCOMB_X67_Y48_N30
\U4|U3|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Equal1~0_combout\ = \U4|U3|PREVXPOS\(3) $ (((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVXPOS\(3),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U4|U3|Equal1~0_combout\);

-- Location: LCCOMB_X67_Y37_N2
\U1|control_v_dut|bus_vga_pos[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_pos[1]~feeder_combout\ = \U1|control_v_dut|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|Mux30~4_combout\,
	combout => \U1|control_v_dut|bus_vga_pos[1]~feeder_combout\);

-- Location: FF_X67_Y37_N3
\U1|control_v_dut|bus_vga_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_pos[1]~feeder_combout\,
	ena => \U1|control_v_dut|bus_vga_pos[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_pos\(1));

-- Location: LCCOMB_X68_Y49_N14
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88_combout\ = (\U1|control_v_dut|bus_vga_pos\(1) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_pos\(1),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88_combout\);

-- Location: LCCOMB_X68_Y49_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87_combout\ = (\U1|control_v_dut|bus_vga_pos\(1) & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_pos\(1),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87_combout\);

-- Location: LCCOMB_X68_Y49_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X68_Y49_N2
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U1|control_v_dut|bus_vga_pos\(1))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_pos\(1),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\);

-- Location: FF_X68_Y49_N3
\U4|U3|PREVXPOS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(1));

-- Location: LCCOMB_X67_Y48_N24
\U4|U3|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Equal1~1_combout\ = \U4|U3|PREVXPOS\(1) $ (((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U1|control_v_dut|bus_vga_pos\(1)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datab => \U4|U3|PREVXPOS\(1),
	datac => \U1|control_v_dut|bus_vga_pos\(1),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U4|U3|Equal1~1_combout\);

-- Location: LCCOMB_X67_Y48_N28
\U4|U3|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~10_combout\ = (!\U4|U3|Equal1~2_combout\ & (\U4|U3|process_0~9_combout\ & (!\U4|U3|Equal1~0_combout\ & !\U4|U3|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Equal1~2_combout\,
	datab => \U4|U3|process_0~9_combout\,
	datac => \U4|U3|Equal1~0_combout\,
	datad => \U4|U3|Equal1~1_combout\,
	combout => \U4|U3|process_0~10_combout\);

-- Location: LCCOMB_X67_Y49_N2
\U4|U3|process_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~17_combout\ = ((\U4|U3|process_0~16_combout\ & (\U4|U3|process_0~4_combout\ & \U4|U3|process_0~10_combout\))) # (!\U1|control_v_dut|videoflag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|videoflag~q\,
	datab => \U4|U3|process_0~16_combout\,
	datac => \U4|U3|process_0~4_combout\,
	datad => \U4|U3|process_0~10_combout\,
	combout => \U4|U3|process_0~17_combout\);

-- Location: LCCOMB_X70_Y49_N14
\U4|U3|LNCNT[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNCNT[3]~1_combout\ = (\U4|U3|Mux88~1_combout\ & (!\U4|U3|LNCNT[3]~0_combout\ & ((\U4|U3|STATE\(1)) # (!\U4|U3|process_0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~1_combout\,
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|LNCNT[3]~0_combout\,
	datad => \U4|U3|process_0~17_combout\,
	combout => \U4|U3|LNCNT[3]~1_combout\);

-- Location: FF_X70_Y49_N25
\U4|U3|LNCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux27~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|LNCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(0));

-- Location: LCCOMB_X70_Y49_N20
\U4|U3|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add4~2_combout\ = \U4|U3|LNCNT\(1) $ (\U4|U3|LNCNT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|LNCNT\(1),
	datad => \U4|U3|LNCNT\(0),
	combout => \U4|U3|Add4~2_combout\);

-- Location: FF_X70_Y49_N21
\U4|U3|LNCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add4~2_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|LNCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(1));

-- Location: LCCOMB_X70_Y49_N22
\U4|U3|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add4~1_combout\ = \U4|U3|LNCNT\(2) $ (((\U4|U3|LNCNT\(1) & \U4|U3|LNCNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(1),
	datac => \U4|U3|LNCNT\(2),
	datad => \U4|U3|LNCNT\(0),
	combout => \U4|U3|Add4~1_combout\);

-- Location: FF_X70_Y49_N23
\U4|U3|LNCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add4~1_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|LNCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(2));

-- Location: LCCOMB_X70_Y49_N0
\U4|U3|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add4~0_combout\ = \U4|U3|LNCNT\(3) $ (((\U4|U3|LNCNT\(1) & (\U4|U3|LNCNT\(0) & \U4|U3|LNCNT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(1),
	datab => \U4|U3|LNCNT\(0),
	datac => \U4|U3|LNCNT\(3),
	datad => \U4|U3|LNCNT\(2),
	combout => \U4|U3|Add4~0_combout\);

-- Location: FF_X70_Y49_N1
\U4|U3|LNCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add4~0_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|LNCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(3));

-- Location: LCCOMB_X63_Y49_N30
\U4|U3|LNAUX~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~2_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U4|U3|LNCNT\(3))) # (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U3|LNCNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(3),
	datac => \U1|control_v_dut|bus_vga_char\(12),
	datad => \U4|U3|LNCNT\(2),
	combout => \U4|U3|LNAUX~2_combout\);

-- Location: LCCOMB_X69_Y45_N2
\U4|U3|LNAUX[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX[3]~1_combout\ = (\KEY[0]~input_o\ & (!\U4|U3|STATE\(2) & (\U4|U3|STATE\(0) & !\U4|U3|STATE\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U4|U3|STATE\(2),
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|STATE\(1),
	combout => \U4|U3|LNAUX[3]~1_combout\);

-- Location: FF_X63_Y49_N31
\U4|U3|CHARADDR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|LNAUX~2_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(2));

-- Location: LCCOMB_X63_Y49_N24
\U4|U3|LNAUX~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~3_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U3|LNCNT\(2)))) # (!\U1|control_v_dut|bus_vga_char\(12) & (\U4|U3|LNCNT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(1),
	datac => \U1|control_v_dut|bus_vga_char\(12),
	datad => \U4|U3|LNCNT\(2),
	combout => \U4|U3|LNAUX~3_combout\);

-- Location: FF_X63_Y49_N25
\U4|U3|CHARADDR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|LNAUX~3_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(1));

-- Location: LCCOMB_X63_Y49_N10
\U4|U3|LNAUX~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~4_combout\ = (!\U1|control_v_dut|bus_vga_char\(12) & \U4|U3|LNCNT\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_char\(12),
	datad => \U4|U3|LNCNT\(3),
	combout => \U4|U3|LNAUX~4_combout\);

-- Location: FF_X63_Y49_N11
\U4|U3|LNAUX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|LNAUX~4_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNAUX\(3));

-- Location: LCCOMB_X63_Y49_N12
\U4|U3|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~3_combout\ = (\U4|U3|CHARADDR\(2) & (\U4|U3|CHARADDR\(1) & (!\U1|control_v_dut|bus_vga_char\(12) & !\U4|U3|LNAUX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|CHARADDR\(2),
	datab => \U4|U3|CHARADDR\(1),
	datac => \U1|control_v_dut|bus_vga_char\(12),
	datad => \U4|U3|LNAUX\(3),
	combout => \U4|U3|process_0~3_combout\);

-- Location: LCCOMB_X63_Y49_N16
\U4|U3|LNAUX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U4|U3|LNCNT\(1))) # (!\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U3|LNCNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(1),
	datac => \U1|control_v_dut|bus_vga_char\(12),
	datad => \U4|U3|LNCNT\(0),
	combout => \U4|U3|LNAUX~0_combout\);

-- Location: FF_X63_Y49_N17
\U4|U3|CHARADDR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|LNAUX~0_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(0));

-- Location: LCCOMB_X70_Y49_N26
\U4|U3|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~2_combout\ = (\U4|U3|LNCNT\(1) & (\U4|U3|LNCNT\(0) & (\U1|control_v_dut|bus_vga_char\(12) & \U4|U3|LNCNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(1),
	datab => \U4|U3|LNCNT\(0),
	datac => \U1|control_v_dut|bus_vga_char\(12),
	datad => \U4|U3|LNCNT\(2),
	combout => \U4|U3|process_0~2_combout\);

-- Location: LCCOMB_X70_Y49_N16
\U4|U3|STATE~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE~2_combout\ = ((\U4|U3|process_0~2_combout\ & \U4|U3|LNCNT\(3))) # (!\U4|U3|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~2_combout\,
	datac => \U4|U3|process_0~1_combout\,
	datad => \U4|U3|LNCNT\(3),
	combout => \U4|U3|STATE~2_combout\);

-- Location: LCCOMB_X70_Y49_N30
\U4|U3|LNCNT[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNCNT[3]~0_combout\ = (\U4|U3|STATE\(1) & ((\U4|U3|STATE~2_combout\) # ((\U4|U3|process_0~3_combout\ & \U4|U3|CHARADDR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~3_combout\,
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|CHARADDR\(0),
	datad => \U4|U3|STATE~2_combout\,
	combout => \U4|U3|LNCNT[3]~0_combout\);

-- Location: LCCOMB_X70_Y49_N28
\U4|U3|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~0_combout\ = (!\U4|U3|STATE\(2) & \U4|U3|LNCNT[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(2),
	datac => \U4|U3|LNCNT[3]~0_combout\,
	combout => \U4|U3|Mux48~0_combout\);

-- Location: LCCOMB_X67_Y49_N16
\U4|U3|STATE[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[1]~6_combout\ = (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\,
	combout => \U4|U3|STATE[1]~6_combout\);

-- Location: LCCOMB_X67_Y49_N26
\U4|U3|STATE[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[1]~4_combout\ = (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))) # 
-- (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|STATE[1]~4_combout\);

-- Location: LCCOMB_X67_Y49_N12
\U4|U3|STATE[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[1]~3_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\ & (\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\,
	datad => \U1|control_v_dut|bus_vga_char\(12),
	combout => \U4|U3|STATE[1]~3_combout\);

-- Location: LCCOMB_X67_Y49_N28
\U4|U3|STATE[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[1]~5_combout\ = (\U4|U3|STATE[1]~3_combout\) # ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & 
-- \U4|U3|STATE[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \U4|U3|STATE[1]~4_combout\,
	datad => \U4|U3|STATE[1]~3_combout\,
	combout => \U4|U3|STATE[1]~5_combout\);

-- Location: LCCOMB_X67_Y49_N18
\U4|U3|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~1_combout\ = (\U4|U3|STATE\(2)) # ((!\U4|U3|STATE[1]~6_combout\ & (!\U4|U3|process_0~17_combout\ & !\U4|U3|STATE[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(2),
	datab => \U4|U3|STATE[1]~6_combout\,
	datac => \U4|U3|process_0~17_combout\,
	datad => \U4|U3|STATE[1]~5_combout\,
	combout => \U4|U3|Mux48~1_combout\);

-- Location: LCCOMB_X67_Y49_N24
\U4|U3|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~2_combout\ = (!\U4|U3|STATE\(0) & ((\U4|U3|Mux48~0_combout\) # ((!\U4|U3|STATE\(1) & \U4|U3|Mux48~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux48~0_combout\,
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|Mux48~1_combout\,
	combout => \U4|U3|Mux48~2_combout\);

-- Location: FF_X67_Y49_N25
\U4|U3|STATE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux48~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|STATE\(0));

-- Location: LCCOMB_X69_Y45_N20
\U4|U3|DATA_QUEUE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA_QUEUE~0_combout\ = (\U4|U3|STATE\(2) & (((\U4|U3|DATA_QUEUE~q\ & \U4|U3|STATE\(1))))) # (!\U4|U3|STATE\(2) & ((\U4|U3|STATE\(1) & (!\U4|U3|STATE\(0))) # (!\U4|U3|STATE\(1) & ((\U4|U3|DATA_QUEUE~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(0),
	datab => \U4|U3|STATE\(2),
	datac => \U4|U3|DATA_QUEUE~q\,
	datad => \U4|U3|STATE\(1),
	combout => \U4|U3|DATA_QUEUE~0_combout\);

-- Location: FF_X69_Y45_N21
\U4|U3|DATA_QUEUE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA_QUEUE~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA_QUEUE~q\);

-- Location: LCCOMB_X68_Y42_N26
\U4|U4|inst|LessThan11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan11~1_combout\ = (!\U4|U4|inst|Vcnt\(3) & (!\U4|U4|inst|Vcnt\(2) & !\U4|U4|inst|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(3),
	datab => \U4|U4|inst|Vcnt\(2),
	datac => \U4|U4|inst|Vcnt\(1),
	combout => \U4|U4|inst|LessThan11~1_combout\);

-- Location: LCCOMB_X68_Y42_N30
\U4|U4|inst6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~2_combout\ = (\U4|U4|inst|LessThan7~0_combout\ & (((\U4|U4|inst|Vcnt\(0)) # (\U4|U4|inst|Vcnt\(4))) # (!\U4|U4|inst|LessThan11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|LessThan11~1_combout\,
	datab => \U4|U4|inst|Vcnt\(0),
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst|Vcnt\(4),
	combout => \U4|U4|inst6~2_combout\);

-- Location: LCCOMB_X68_Y43_N30
\U4|U4|inst|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan9~1_combout\ = ((!\U4|U4|inst|Hcnt\(3) & ((!\U4|U4|inst|Hcnt\(1)) # (!\U4|U4|inst|Hcnt\(2))))) # (!\U4|U4|inst|Hcnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(3),
	datab => \U4|U4|inst|Hcnt\(2),
	datac => \U4|U4|inst|Hcnt\(4),
	datad => \U4|U4|inst|Hcnt\(1),
	combout => \U4|U4|inst|LessThan9~1_combout\);

-- Location: LCCOMB_X68_Y42_N24
\U4|U4|inst|LessThan9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan9~2_combout\ = ((\U4|U4|inst|LessThan9~1_combout\ & (!\U4|U4|inst|Hcnt\(7) & \U4|U4|inst|LessThan9~0_combout\))) # (!\U4|U4|inst|Hcnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|LessThan9~1_combout\,
	datab => \U4|U4|inst|Hcnt\(8),
	datac => \U4|U4|inst|Hcnt\(7),
	datad => \U4|U4|inst|LessThan9~0_combout\,
	combout => \U4|U4|inst|LessThan9~2_combout\);

-- Location: LCCOMB_X68_Y42_N12
\U4|U4|inst6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~3_combout\ = (\U4|U4|inst|Hcnt\(9) & (\U4|U4|inst|LessThan9~2_combout\ & ((\U4|U4|inst6~2_combout\) # (\U4|U4|inst|Vcnt\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~2_combout\,
	datab => \U4|U4|inst|Hcnt\(9),
	datac => \U4|U4|inst|Vcnt\(9),
	datad => \U4|U4|inst|LessThan9~2_combout\,
	combout => \U4|U4|inst6~3_combout\);

-- Location: LCCOMB_X68_Y43_N26
\U4|U4|inst|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan8~0_combout\ = (\U4|U4|inst|Hcnt\(3)) # ((\U4|U4|inst|Hcnt\(2)) # ((\U4|U4|inst|Hcnt\(5)) # (\U4|U4|inst|Hcnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(3),
	datab => \U4|U4|inst|Hcnt\(2),
	datac => \U4|U4|inst|Hcnt\(5),
	datad => \U4|U4|inst|Hcnt\(6),
	combout => \U4|U4|inst|LessThan8~0_combout\);

-- Location: LCCOMB_X68_Y43_N24
\U4|U4|inst|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan8~1_combout\ = (\U4|U4|inst|Hcnt\(0)) # ((\U4|U4|inst|Hcnt\(4)) # ((\U4|U4|inst|LessThan8~0_combout\) # (\U4|U4|inst|Hcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(0),
	datab => \U4|U4|inst|Hcnt\(4),
	datac => \U4|U4|inst|LessThan8~0_combout\,
	datad => \U4|U4|inst|Hcnt\(1),
	combout => \U4|U4|inst|LessThan8~1_combout\);

-- Location: LCCOMB_X68_Y42_N18
\U4|U4|inst|LessThan11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan11~2_combout\ = ((\U4|U4|inst|LessThan11~0_combout\ & (\U4|U4|inst|LessThan11~1_combout\ & !\U4|U4|inst|Vcnt\(4)))) # (!\U4|U4|inst|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	datab => \U4|U4|inst|LessThan11~0_combout\,
	datac => \U4|U4|inst|LessThan11~1_combout\,
	datad => \U4|U4|inst|Vcnt\(4),
	combout => \U4|U4|inst|LessThan11~2_combout\);

-- Location: LCCOMB_X68_Y42_N22
\U4|U4|inst6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~1_combout\ = (\U4|U4|inst|LessThan11~2_combout\ & ((\U4|U4|inst|Hcnt\(8)) # ((\U4|U4|inst|Hcnt\(7) & \U4|U4|inst|LessThan8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(7),
	datab => \U4|U4|inst|Hcnt\(8),
	datac => \U4|U4|inst|LessThan8~1_combout\,
	datad => \U4|U4|inst|LessThan11~2_combout\,
	combout => \U4|U4|inst6~1_combout\);

-- Location: LCCOMB_X74_Y42_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X74_Y42_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3)) # (GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X74_Y42_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LCCOMB_X74_Y42_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X74_Y42_N9
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LCCOMB_X74_Y42_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5)) # (GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X74_Y42_N11
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LCCOMB_X73_Y42_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: LCCOMB_X74_Y42_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ & 
-- (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X74_Y42_N13
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LCCOMB_X74_Y42_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7)) # (GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\);

-- Location: FF_X74_Y42_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LCCOMB_X74_Y42_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ & 
-- (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) & VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\);

-- Location: FF_X74_Y42_N17
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8));

-- Location: LCCOMB_X74_Y42_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9)) # (GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\);

-- Location: FF_X74_Y42_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9));

-- Location: LCCOMB_X73_Y42_N2
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: LCCOMB_X74_Y42_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ & 
-- (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) & VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\);

-- Location: FF_X74_Y42_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10));

-- Location: LCCOMB_X74_Y42_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11),
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\);

-- Location: FF_X74_Y42_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11));

-- Location: LCCOMB_X74_Y42_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: LCCOMB_X73_Y42_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: FF_X73_Y42_N25
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LCCOMB_X73_Y42_N30
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) # (!\U4|U4|inst6~4_combout\)))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((\U4|U4|inst6~4_combout\ & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) # (!\U4|U4|inst6~4_combout\ & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: FF_X73_Y42_N31
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LCCOMB_X73_Y42_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))) # (!\U4|U4|inst6~4_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: LCCOMB_X73_Y42_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\) # ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & \U4|U4|inst6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\);

-- Location: FF_X73_Y42_N13
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LCCOMB_X73_Y42_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((\U4|U4|inst6~4_combout\ & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ 
-- & (((!\U4|U4|inst6~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: LCCOMB_X73_Y42_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\) # ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (\U4|U4|inst6~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\);

-- Location: FF_X73_Y42_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1));

-- Location: LCCOMB_X73_Y42_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1))))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: LCCOMB_X73_Y42_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\ & (((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\);

-- Location: FF_X73_Y42_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LCCOMB_X68_Y42_N16
\U4|U4|inst6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~0_combout\ = (!\CLOCK_50~input_o\ & !\U5|reg25Mhz~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CLOCK_50~input_o\,
	datad => \U5|reg25Mhz~q\,
	combout => \U4|U4|inst6~0_combout\);

-- Location: LCCOMB_X68_Y42_N6
\U4|U4|inst6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~4_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((\U4|U4|inst6~0_combout\) # ((\U4|U4|inst6~3_combout\ & \U4|U4|inst6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~3_combout\,
	datab => \U4|U4|inst6~1_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\,
	datad => \U4|U4|inst6~0_combout\,
	combout => \U4|U4|inst6~4_combout\);

-- Location: LCCOMB_X74_Y42_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\ = \U4|U4|inst6~4_combout\ $ (((\U4|U3|DATA_QUEUE~q\ & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|DATA_QUEUE~q\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\);

-- Location: FF_X74_Y42_N1
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LCCOMB_X74_Y42_N2
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1)) # (GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X74_Y42_N3
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: FF_X74_Y42_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LCCOMB_X73_Y42_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\);

-- Location: LCCOMB_X73_Y42_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\);

-- Location: LCCOMB_X74_Y42_N30
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\);

-- Location: LCCOMB_X74_Y42_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\);

-- Location: LCCOMB_X73_Y42_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\ = (!\U4|U4|inst6~4_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\) # ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\);

-- Location: FF_X73_Y42_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\);

-- Location: LCCOMB_X73_Y42_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\ & \U4|U3|DATA_QUEUE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\,
	datad => \U4|U3|DATA_QUEUE~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: FF_X73_Y42_N27
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(0));

-- Location: LCCOMB_X73_Y42_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(0) & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\) # 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(0),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\);

-- Location: LCCOMB_X73_Y42_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\);

-- Location: LCCOMB_X69_Y42_N30
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\) # ((\U4|U4|inst6~4_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\);

-- Location: FF_X74_Y49_N21
\U4|U3|OUTDATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add3~23_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(13));

-- Location: LCCOMB_X68_Y49_N4
\U4|U3|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux39~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U3|Mux39~0_combout\);

-- Location: FF_X68_Y49_N5
\U4|U3|YP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux39~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(5));

-- Location: LCCOMB_X72_Y49_N28
\U4|U3|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux40~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|Mux40~0_combout\);

-- Location: FF_X72_Y49_N29
\U4|U3|YP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux40~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(4));

-- Location: LCCOMB_X72_Y49_N30
\U4|U3|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux41~0_combout\ = (!\U1|control_v_dut|bus_vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|Mux41~0_combout\);

-- Location: FF_X72_Y49_N31
\U4|U3|YP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux41~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(3));

-- Location: LCCOMB_X72_Y49_N0
\U4|U3|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~0_combout\ = (\U4|U3|YP\(3) & (\U4|U3|LNCNT\(3) $ (VCC))) # (!\U4|U3|YP\(3) & (\U4|U3|LNCNT\(3) & VCC))
-- \U4|U3|Add1~1\ = CARRY((\U4|U3|YP\(3) & \U4|U3|LNCNT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|YP\(3),
	datab => \U4|U3|LNCNT\(3),
	datad => VCC,
	combout => \U4|U3|Add1~0_combout\,
	cout => \U4|U3|Add1~1\);

-- Location: LCCOMB_X72_Y49_N2
\U4|U3|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~2_combout\ = (\U4|U3|YP\(4) & (!\U4|U3|Add1~1\)) # (!\U4|U3|YP\(4) & ((\U4|U3|Add1~1\) # (GND)))
-- \U4|U3|Add1~3\ = CARRY((!\U4|U3|Add1~1\) # (!\U4|U3|YP\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|YP\(4),
	datad => VCC,
	cin => \U4|U3|Add1~1\,
	combout => \U4|U3|Add1~2_combout\,
	cout => \U4|U3|Add1~3\);

-- Location: LCCOMB_X72_Y49_N4
\U4|U3|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~4_combout\ = (\U4|U3|YP\(5) & (\U4|U3|Add1~3\ $ (GND))) # (!\U4|U3|YP\(5) & (!\U4|U3|Add1~3\ & VCC))
-- \U4|U3|Add1~5\ = CARRY((\U4|U3|YP\(5) & !\U4|U3|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|YP\(5),
	datad => VCC,
	cin => \U4|U3|Add1~3\,
	combout => \U4|U3|Add1~4_combout\,
	cout => \U4|U3|Add1~5\);

-- Location: LCCOMB_X68_Y49_N6
\U4|U3|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux37~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U3|Mux37~0_combout\);

-- Location: FF_X68_Y49_N7
\U4|U3|YP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux37~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(7));

-- Location: LCCOMB_X66_Y49_N20
\U4|U3|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux38~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))) # (!\U1|control_v_dut|bus_vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U3|Mux38~0_combout\);

-- Location: FF_X72_Y49_N1
\U4|U3|YP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|Mux38~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(6));

-- Location: LCCOMB_X72_Y49_N6
\U4|U3|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~6_combout\ = (\U4|U3|YP\(6) & (!\U4|U3|Add1~5\)) # (!\U4|U3|YP\(6) & ((\U4|U3|Add1~5\) # (GND)))
-- \U4|U3|Add1~7\ = CARRY((!\U4|U3|Add1~5\) # (!\U4|U3|YP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|YP\(6),
	datad => VCC,
	cin => \U4|U3|Add1~5\,
	combout => \U4|U3|Add1~6_combout\,
	cout => \U4|U3|Add1~7\);

-- Location: LCCOMB_X72_Y49_N8
\U4|U3|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~8_combout\ = \U4|U3|Add1~7\ $ (!\U4|U3|YP\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|YP\(7),
	cin => \U4|U3|Add1~7\,
	combout => \U4|U3|Add1~8_combout\);

-- Location: LCCOMB_X72_Y49_N10
\U4|U3|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~0_combout\ = (\U4|U3|LNCNT\(2) & (\U4|U3|LNCNT\(0) $ (VCC))) # (!\U4|U3|LNCNT\(2) & (\U4|U3|LNCNT\(0) & VCC))
-- \U4|U3|Add2~1\ = CARRY((\U4|U3|LNCNT\(2) & \U4|U3|LNCNT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(2),
	datab => \U4|U3|LNCNT\(0),
	datad => VCC,
	combout => \U4|U3|Add2~0_combout\,
	cout => \U4|U3|Add2~1\);

-- Location: LCCOMB_X72_Y49_N12
\U4|U3|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~2_combout\ = (\U4|U3|Add1~0_combout\ & ((\U4|U3|LNCNT\(1) & (\U4|U3|Add2~1\ & VCC)) # (!\U4|U3|LNCNT\(1) & (!\U4|U3|Add2~1\)))) # (!\U4|U3|Add1~0_combout\ & ((\U4|U3|LNCNT\(1) & (!\U4|U3|Add2~1\)) # (!\U4|U3|LNCNT\(1) & ((\U4|U3|Add2~1\) # 
-- (GND)))))
-- \U4|U3|Add2~3\ = CARRY((\U4|U3|Add1~0_combout\ & (!\U4|U3|LNCNT\(1) & !\U4|U3|Add2~1\)) # (!\U4|U3|Add1~0_combout\ & ((!\U4|U3|Add2~1\) # (!\U4|U3|LNCNT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~0_combout\,
	datab => \U4|U3|LNCNT\(1),
	datad => VCC,
	cin => \U4|U3|Add2~1\,
	combout => \U4|U3|Add2~2_combout\,
	cout => \U4|U3|Add2~3\);

-- Location: LCCOMB_X72_Y49_N14
\U4|U3|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~4_combout\ = ((\U4|U3|LNCNT\(2) $ (\U4|U3|Add1~2_combout\ $ (!\U4|U3|Add2~3\)))) # (GND)
-- \U4|U3|Add2~5\ = CARRY((\U4|U3|LNCNT\(2) & ((\U4|U3|Add1~2_combout\) # (!\U4|U3|Add2~3\))) # (!\U4|U3|LNCNT\(2) & (\U4|U3|Add1~2_combout\ & !\U4|U3|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(2),
	datab => \U4|U3|Add1~2_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~3\,
	combout => \U4|U3|Add2~4_combout\,
	cout => \U4|U3|Add2~5\);

-- Location: LCCOMB_X72_Y49_N16
\U4|U3|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~6_combout\ = (\U4|U3|Add1~0_combout\ & ((\U4|U3|Add1~4_combout\ & (\U4|U3|Add2~5\ & VCC)) # (!\U4|U3|Add1~4_combout\ & (!\U4|U3|Add2~5\)))) # (!\U4|U3|Add1~0_combout\ & ((\U4|U3|Add1~4_combout\ & (!\U4|U3|Add2~5\)) # (!\U4|U3|Add1~4_combout\ & 
-- ((\U4|U3|Add2~5\) # (GND)))))
-- \U4|U3|Add2~7\ = CARRY((\U4|U3|Add1~0_combout\ & (!\U4|U3|Add1~4_combout\ & !\U4|U3|Add2~5\)) # (!\U4|U3|Add1~0_combout\ & ((!\U4|U3|Add2~5\) # (!\U4|U3|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~0_combout\,
	datab => \U4|U3|Add1~4_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~5\,
	combout => \U4|U3|Add2~6_combout\,
	cout => \U4|U3|Add2~7\);

-- Location: LCCOMB_X72_Y49_N18
\U4|U3|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~8_combout\ = ((\U4|U3|Add1~6_combout\ $ (\U4|U3|Add1~2_combout\ $ (!\U4|U3|Add2~7\)))) # (GND)
-- \U4|U3|Add2~9\ = CARRY((\U4|U3|Add1~6_combout\ & ((\U4|U3|Add1~2_combout\) # (!\U4|U3|Add2~7\))) # (!\U4|U3|Add1~6_combout\ & (\U4|U3|Add1~2_combout\ & !\U4|U3|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~6_combout\,
	datab => \U4|U3|Add1~2_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~7\,
	combout => \U4|U3|Add2~8_combout\,
	cout => \U4|U3|Add2~9\);

-- Location: LCCOMB_X72_Y49_N20
\U4|U3|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~10_combout\ = (\U4|U3|Add1~4_combout\ & ((\U4|U3|Add1~8_combout\ & (\U4|U3|Add2~9\ & VCC)) # (!\U4|U3|Add1~8_combout\ & (!\U4|U3|Add2~9\)))) # (!\U4|U3|Add1~4_combout\ & ((\U4|U3|Add1~8_combout\ & (!\U4|U3|Add2~9\)) # (!\U4|U3|Add1~8_combout\ 
-- & ((\U4|U3|Add2~9\) # (GND)))))
-- \U4|U3|Add2~11\ = CARRY((\U4|U3|Add1~4_combout\ & (!\U4|U3|Add1~8_combout\ & !\U4|U3|Add2~9\)) # (!\U4|U3|Add1~4_combout\ & ((!\U4|U3|Add2~9\) # (!\U4|U3|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~4_combout\,
	datab => \U4|U3|Add1~8_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~9\,
	combout => \U4|U3|Add2~10_combout\,
	cout => \U4|U3|Add2~11\);

-- Location: LCCOMB_X67_Y49_N10
\U4|U3|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux28~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\,
	combout => \U4|U3|Mux28~0_combout\);

-- Location: FF_X67_Y49_N11
\U4|U3|XP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux28~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(8));

-- Location: LCCOMB_X67_Y49_N8
\U4|U3|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux29~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\))) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\,
	combout => \U4|U3|Mux29~0_combout\);

-- Location: FF_X67_Y49_N9
\U4|U3|XP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux29~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(7));

-- Location: LCCOMB_X68_Y49_N10
\U4|U3|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux30~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\)) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\,
	combout => \U4|U3|Mux30~0_combout\);

-- Location: FF_X68_Y49_N11
\U4|U3|XP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux30~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(6));

-- Location: LCCOMB_X68_Y49_N8
\U4|U3|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux31~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\))) # (!\U1|control_v_dut|bus_vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\,
	combout => \U4|U3|Mux31~0_combout\);

-- Location: FF_X68_Y49_N9
\U4|U3|XP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux31~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(5));

-- Location: LCCOMB_X68_Y49_N18
\U4|U3|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux32~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & (\U1|control_v_dut|bus_vga_pos\(0))) # (!\U1|control_v_dut|bus_vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U1|control_v_dut|bus_vga_pos\(0),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\,
	combout => \U4|U3|Mux32~0_combout\);

-- Location: FF_X68_Y49_N19
\U4|U3|XP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux32~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(4));

-- Location: LCCOMB_X66_Y49_N14
\U4|U3|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux33~0_combout\ = (!\U1|control_v_dut|bus_vga_char\(12) & \U1|control_v_dut|bus_vga_pos\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|control_v_dut|bus_vga_char\(12),
	datad => \U1|control_v_dut|bus_vga_pos\(0),
	combout => \U4|U3|Mux33~0_combout\);

-- Location: FF_X68_Y49_N21
\U4|U3|XP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|Mux33~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \U4|U3|YP[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(3));

-- Location: LCCOMB_X68_Y49_N20
\U4|U3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~0_combout\ = (\U4|U3|PIXCNT\(3) & (\U4|U3|XP\(3) $ (VCC))) # (!\U4|U3|PIXCNT\(3) & (\U4|U3|XP\(3) & VCC))
-- \U4|U3|Add0~1\ = CARRY((\U4|U3|PIXCNT\(3) & \U4|U3|XP\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXCNT\(3),
	datab => \U4|U3|XP\(3),
	datad => VCC,
	combout => \U4|U3|Add0~0_combout\,
	cout => \U4|U3|Add0~1\);

-- Location: LCCOMB_X68_Y49_N22
\U4|U3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~2_combout\ = (\U4|U3|XP\(4) & (!\U4|U3|Add0~1\)) # (!\U4|U3|XP\(4) & ((\U4|U3|Add0~1\) # (GND)))
-- \U4|U3|Add0~3\ = CARRY((!\U4|U3|Add0~1\) # (!\U4|U3|XP\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|XP\(4),
	datad => VCC,
	cin => \U4|U3|Add0~1\,
	combout => \U4|U3|Add0~2_combout\,
	cout => \U4|U3|Add0~3\);

-- Location: LCCOMB_X68_Y49_N24
\U4|U3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~4_combout\ = (\U4|U3|XP\(5) & (\U4|U3|Add0~3\ $ (GND))) # (!\U4|U3|XP\(5) & (!\U4|U3|Add0~3\ & VCC))
-- \U4|U3|Add0~5\ = CARRY((\U4|U3|XP\(5) & !\U4|U3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|XP\(5),
	datad => VCC,
	cin => \U4|U3|Add0~3\,
	combout => \U4|U3|Add0~4_combout\,
	cout => \U4|U3|Add0~5\);

-- Location: LCCOMB_X68_Y49_N26
\U4|U3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~6_combout\ = (\U4|U3|XP\(6) & (!\U4|U3|Add0~5\)) # (!\U4|U3|XP\(6) & ((\U4|U3|Add0~5\) # (GND)))
-- \U4|U3|Add0~7\ = CARRY((!\U4|U3|Add0~5\) # (!\U4|U3|XP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|XP\(6),
	datad => VCC,
	cin => \U4|U3|Add0~5\,
	combout => \U4|U3|Add0~6_combout\,
	cout => \U4|U3|Add0~7\);

-- Location: LCCOMB_X68_Y49_N28
\U4|U3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~8_combout\ = (\U4|U3|XP\(7) & (\U4|U3|Add0~7\ $ (GND))) # (!\U4|U3|XP\(7) & (!\U4|U3|Add0~7\ & VCC))
-- \U4|U3|Add0~9\ = CARRY((\U4|U3|XP\(7) & !\U4|U3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|XP\(7),
	datad => VCC,
	cin => \U4|U3|Add0~7\,
	combout => \U4|U3|Add0~8_combout\,
	cout => \U4|U3|Add0~9\);

-- Location: LCCOMB_X68_Y49_N30
\U4|U3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~10_combout\ = \U4|U3|Add0~9\ $ (\U4|U3|XP\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|XP\(8),
	cin => \U4|U3|Add0~9\,
	combout => \U4|U3|Add0~10_combout\);

-- Location: LCCOMB_X73_Y49_N4
\U4|U3|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~0_combout\ = (\U4|U3|LNCNT\(0) & (\U4|U3|Add0~6_combout\ $ (VCC))) # (!\U4|U3|LNCNT\(0) & (\U4|U3|Add0~6_combout\ & VCC))
-- \U4|U3|Add3~1\ = CARRY((\U4|U3|LNCNT\(0) & \U4|U3|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(0),
	datab => \U4|U3|Add0~6_combout\,
	datad => VCC,
	combout => \U4|U3|Add3~0_combout\,
	cout => \U4|U3|Add3~1\);

-- Location: LCCOMB_X73_Y49_N6
\U4|U3|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~2_combout\ = (\U4|U3|Add0~8_combout\ & ((\U4|U3|LNCNT\(1) & (\U4|U3|Add3~1\ & VCC)) # (!\U4|U3|LNCNT\(1) & (!\U4|U3|Add3~1\)))) # (!\U4|U3|Add0~8_combout\ & ((\U4|U3|LNCNT\(1) & (!\U4|U3|Add3~1\)) # (!\U4|U3|LNCNT\(1) & ((\U4|U3|Add3~1\) # 
-- (GND)))))
-- \U4|U3|Add3~3\ = CARRY((\U4|U3|Add0~8_combout\ & (!\U4|U3|LNCNT\(1) & !\U4|U3|Add3~1\)) # (!\U4|U3|Add0~8_combout\ & ((!\U4|U3|Add3~1\) # (!\U4|U3|LNCNT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add0~8_combout\,
	datab => \U4|U3|LNCNT\(1),
	datad => VCC,
	cin => \U4|U3|Add3~1\,
	combout => \U4|U3|Add3~2_combout\,
	cout => \U4|U3|Add3~3\);

-- Location: LCCOMB_X73_Y49_N8
\U4|U3|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~4_combout\ = ((\U4|U3|Add2~0_combout\ $ (\U4|U3|Add0~10_combout\ $ (!\U4|U3|Add3~3\)))) # (GND)
-- \U4|U3|Add3~5\ = CARRY((\U4|U3|Add2~0_combout\ & ((\U4|U3|Add0~10_combout\) # (!\U4|U3|Add3~3\))) # (!\U4|U3|Add2~0_combout\ & (\U4|U3|Add0~10_combout\ & !\U4|U3|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add2~0_combout\,
	datab => \U4|U3|Add0~10_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~3\,
	combout => \U4|U3|Add3~4_combout\,
	cout => \U4|U3|Add3~5\);

-- Location: LCCOMB_X73_Y49_N10
\U4|U3|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~6_combout\ = (\U4|U3|Add2~2_combout\ & (!\U4|U3|Add3~5\)) # (!\U4|U3|Add2~2_combout\ & ((\U4|U3|Add3~5\) # (GND)))
-- \U4|U3|Add3~7\ = CARRY((!\U4|U3|Add3~5\) # (!\U4|U3|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add2~2_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~5\,
	combout => \U4|U3|Add3~6_combout\,
	cout => \U4|U3|Add3~7\);

-- Location: LCCOMB_X73_Y49_N12
\U4|U3|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~8_combout\ = (\U4|U3|Add2~4_combout\ & (\U4|U3|Add3~7\ $ (GND))) # (!\U4|U3|Add2~4_combout\ & (!\U4|U3|Add3~7\ & VCC))
-- \U4|U3|Add3~9\ = CARRY((\U4|U3|Add2~4_combout\ & !\U4|U3|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add2~4_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~7\,
	combout => \U4|U3|Add3~8_combout\,
	cout => \U4|U3|Add3~9\);

-- Location: LCCOMB_X73_Y49_N14
\U4|U3|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~10_combout\ = (\U4|U3|Add2~6_combout\ & (!\U4|U3|Add3~9\)) # (!\U4|U3|Add2~6_combout\ & ((\U4|U3|Add3~9\) # (GND)))
-- \U4|U3|Add3~11\ = CARRY((!\U4|U3|Add3~9\) # (!\U4|U3|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add2~6_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~9\,
	combout => \U4|U3|Add3~10_combout\,
	cout => \U4|U3|Add3~11\);

-- Location: LCCOMB_X73_Y49_N16
\U4|U3|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~12_combout\ = (\U4|U3|Add2~8_combout\ & (\U4|U3|Add3~11\ $ (GND))) # (!\U4|U3|Add2~8_combout\ & (!\U4|U3|Add3~11\ & VCC))
-- \U4|U3|Add3~13\ = CARRY((\U4|U3|Add2~8_combout\ & !\U4|U3|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~8_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~11\,
	combout => \U4|U3|Add3~12_combout\,
	cout => \U4|U3|Add3~13\);

-- Location: LCCOMB_X73_Y49_N18
\U4|U3|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~14_combout\ = (\U4|U3|Add2~10_combout\ & (!\U4|U3|Add3~13\)) # (!\U4|U3|Add2~10_combout\ & ((\U4|U3|Add3~13\) # (GND)))
-- \U4|U3|Add3~15\ = CARRY((!\U4|U3|Add3~13\) # (!\U4|U3|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~10_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~13\,
	combout => \U4|U3|Add3~14_combout\,
	cout => \U4|U3|Add3~15\);

-- Location: LCCOMB_X74_Y49_N20
\U4|U3|Add3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~23_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~14_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(13),
	datad => \U4|U3|Add3~14_combout\,
	combout => \U4|U3|Add3~23_combout\);

-- Location: LCCOMB_X74_Y49_N24
\U4|U3|DATA[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[13]~feeder_combout\ = \U4|U3|Add3~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~23_combout\,
	combout => \U4|U3|DATA[13]~feeder_combout\);

-- Location: FF_X74_Y49_N25
\U4|U3|DATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[13]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(13));

-- Location: LCCOMB_X72_Y42_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X72_Y42_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X72_Y42_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X72_Y42_N9
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X72_Y42_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X72_Y42_N11
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X72_Y42_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X72_Y42_N13
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X72_Y42_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X72_Y42_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X72_Y42_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X72_Y42_N17
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X72_Y42_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X72_Y42_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LCCOMB_X72_Y42_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\);

-- Location: FF_X72_Y42_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: LCCOMB_X72_Y42_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\);

-- Location: FF_X72_Y42_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8));

-- Location: LCCOMB_X72_Y42_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\);

-- Location: FF_X72_Y42_N25
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9));

-- Location: LCCOMB_X72_Y42_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\);

-- Location: FF_X72_Y42_N27
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10));

-- Location: LCCOMB_X72_Y42_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11),
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\);

-- Location: FF_X72_Y42_N29
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11));

-- Location: FF_X75_Y42_N29
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: LCCOMB_X75_Y42_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X75_Y42_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LCCOMB_X75_Y42_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(0),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: FF_X77_Y42_N13
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: LCCOMB_X70_Y42_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) $ (VCC)
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0),
	datad => VCC,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X70_Y42_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\) # ((\U4|U4|inst6~4_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\);

-- Location: FF_X70_Y42_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LCCOMB_X77_Y42_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(1),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: FF_X77_Y42_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LCCOMB_X70_Y42_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X70_Y42_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LCCOMB_X77_Y42_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(2),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: FF_X77_Y42_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LCCOMB_X70_Y42_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X70_Y42_N9
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LCCOMB_X77_Y42_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(3),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: FF_X75_Y42_N1
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LCCOMB_X70_Y42_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X70_Y42_N11
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: LCCOMB_X75_Y42_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(4),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: FF_X75_Y42_N31
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LCCOMB_X70_Y42_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X70_Y42_N13
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LCCOMB_X75_Y42_N30
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(5),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: FF_X75_Y42_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LCCOMB_X70_Y42_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X70_Y42_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LCCOMB_X75_Y42_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(6),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: FF_X75_Y42_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LCCOMB_X70_Y42_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\);

-- Location: FF_X70_Y42_N17
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: LCCOMB_X75_Y42_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(7),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: FF_X75_Y42_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(8));

-- Location: LCCOMB_X70_Y42_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\);

-- Location: FF_X70_Y42_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7));

-- Location: LCCOMB_X75_Y42_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(8),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\);

-- Location: LCCOMB_X70_Y42_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\);

-- Location: FF_X70_Y42_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8));

-- Location: FF_X77_Y42_N3
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(9));

-- Location: LCCOMB_X77_Y42_N2
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(9),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\);

-- Location: LCCOMB_X70_Y42_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\);

-- Location: FF_X70_Y42_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9));

-- Location: FF_X77_Y42_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(10));

-- Location: LCCOMB_X77_Y42_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(10),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\);

-- Location: LCCOMB_X70_Y42_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\ $ 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10),
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\);

-- Location: FF_X70_Y42_N25
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10));

-- Location: FF_X77_Y42_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(11));

-- Location: LCCOMB_X77_Y42_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(11),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\);

-- Location: FF_X73_Y49_N27
\U4|U3|OUTDATA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add3~22_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(16));

-- Location: LCCOMB_X72_Y49_N22
\U4|U3|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~12_combout\ = (\U4|U3|Add1~6_combout\ & (\U4|U3|Add2~11\ $ (GND))) # (!\U4|U3|Add1~6_combout\ & (!\U4|U3|Add2~11\ & VCC))
-- \U4|U3|Add2~13\ = CARRY((\U4|U3|Add1~6_combout\ & !\U4|U3|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~6_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~11\,
	combout => \U4|U3|Add2~12_combout\,
	cout => \U4|U3|Add2~13\);

-- Location: LCCOMB_X72_Y49_N24
\U4|U3|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~14_combout\ = (\U4|U3|Add1~8_combout\ & (!\U4|U3|Add2~13\)) # (!\U4|U3|Add1~8_combout\ & ((\U4|U3|Add2~13\) # (GND)))
-- \U4|U3|Add2~15\ = CARRY((!\U4|U3|Add2~13\) # (!\U4|U3|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add1~8_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~13\,
	combout => \U4|U3|Add2~14_combout\,
	cout => \U4|U3|Add2~15\);

-- Location: LCCOMB_X72_Y49_N26
\U4|U3|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~16_combout\ = !\U4|U3|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U3|Add2~15\,
	combout => \U4|U3|Add2~16_combout\);

-- Location: LCCOMB_X73_Y49_N20
\U4|U3|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~16_combout\ = (\U4|U3|Add2~12_combout\ & (\U4|U3|Add3~15\ $ (GND))) # (!\U4|U3|Add2~12_combout\ & (!\U4|U3|Add3~15\ & VCC))
-- \U4|U3|Add3~17\ = CARRY((\U4|U3|Add2~12_combout\ & !\U4|U3|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~12_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~15\,
	combout => \U4|U3|Add3~16_combout\,
	cout => \U4|U3|Add3~17\);

-- Location: LCCOMB_X73_Y49_N22
\U4|U3|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~18_combout\ = (\U4|U3|Add2~14_combout\ & (!\U4|U3|Add3~17\)) # (!\U4|U3|Add2~14_combout\ & ((\U4|U3|Add3~17\) # (GND)))
-- \U4|U3|Add3~19\ = CARRY((!\U4|U3|Add3~17\) # (!\U4|U3|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~14_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~17\,
	combout => \U4|U3|Add3~18_combout\,
	cout => \U4|U3|Add3~19\);

-- Location: LCCOMB_X73_Y49_N24
\U4|U3|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~20_combout\ = \U4|U3|Add2~16_combout\ $ (!\U4|U3|Add3~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add2~16_combout\,
	cin => \U4|U3|Add3~19\,
	combout => \U4|U3|Add3~20_combout\);

-- Location: LCCOMB_X73_Y49_N26
\U4|U3|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~22_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~20_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(16),
	datad => \U4|U3|Add3~20_combout\,
	combout => \U4|U3|Add3~22_combout\);

-- Location: FF_X73_Y49_N1
\U4|U3|DATA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|Add3~22_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(16));

-- Location: M9K_X78_Y41_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X68_Y42_N2
\U4|U4|inst|VIDEO_EN~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|VIDEO_EN~1_combout\ = (\U4|U4|inst|LessThan7~0_combout\) # (\U4|U4|inst|VIDEO_EN~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst|VIDEO_EN~0_combout\,
	combout => \U4|U4|inst|VIDEO_EN~1_combout\);

-- Location: LCCOMB_X68_Y44_N10
\U4|U4|inst|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~0_combout\ = (\U4|U4|inst|Vcnt\(3) & (\U4|U4|inst|Vcnt\(1) $ (VCC))) # (!\U4|U4|inst|Vcnt\(3) & (\U4|U4|inst|Vcnt\(1) & VCC))
-- \U4|U4|inst|Add2~1\ = CARRY((\U4|U4|inst|Vcnt\(3) & \U4|U4|inst|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(3),
	datab => \U4|U4|inst|Vcnt\(1),
	datad => VCC,
	combout => \U4|U4|inst|Add2~0_combout\,
	cout => \U4|U4|inst|Add2~1\);

-- Location: LCCOMB_X68_Y44_N12
\U4|U4|inst|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~2_combout\ = (\U4|U4|inst|Vcnt\(4) & ((\U4|U4|inst|Vcnt\(2) & (\U4|U4|inst|Add2~1\ & VCC)) # (!\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Add2~1\)))) # (!\U4|U4|inst|Vcnt\(4) & ((\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Add2~1\)) # 
-- (!\U4|U4|inst|Vcnt\(2) & ((\U4|U4|inst|Add2~1\) # (GND)))))
-- \U4|U4|inst|Add2~3\ = CARRY((\U4|U4|inst|Vcnt\(4) & (!\U4|U4|inst|Vcnt\(2) & !\U4|U4|inst|Add2~1\)) # (!\U4|U4|inst|Vcnt\(4) & ((!\U4|U4|inst|Add2~1\) # (!\U4|U4|inst|Vcnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(4),
	datab => \U4|U4|inst|Vcnt\(2),
	datad => VCC,
	cin => \U4|U4|inst|Add2~1\,
	combout => \U4|U4|inst|Add2~2_combout\,
	cout => \U4|U4|inst|Add2~3\);

-- Location: LCCOMB_X68_Y44_N14
\U4|U4|inst|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~4_combout\ = ((\U4|U4|inst|Vcnt\(5) $ (\U4|U4|inst|Vcnt\(3) $ (!\U4|U4|inst|Add2~3\)))) # (GND)
-- \U4|U4|inst|Add2~5\ = CARRY((\U4|U4|inst|Vcnt\(5) & ((\U4|U4|inst|Vcnt\(3)) # (!\U4|U4|inst|Add2~3\))) # (!\U4|U4|inst|Vcnt\(5) & (\U4|U4|inst|Vcnt\(3) & !\U4|U4|inst|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(5),
	datab => \U4|U4|inst|Vcnt\(3),
	datad => VCC,
	cin => \U4|U4|inst|Add2~3\,
	combout => \U4|U4|inst|Add2~4_combout\,
	cout => \U4|U4|inst|Add2~5\);

-- Location: LCCOMB_X68_Y44_N16
\U4|U4|inst|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~6_combout\ = (\U4|U4|inst|Vcnt\(4) & ((\U4|U4|inst|Vcnt\(6) & (\U4|U4|inst|Add2~5\ & VCC)) # (!\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Add2~5\)))) # (!\U4|U4|inst|Vcnt\(4) & ((\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Add2~5\)) # 
-- (!\U4|U4|inst|Vcnt\(6) & ((\U4|U4|inst|Add2~5\) # (GND)))))
-- \U4|U4|inst|Add2~7\ = CARRY((\U4|U4|inst|Vcnt\(4) & (!\U4|U4|inst|Vcnt\(6) & !\U4|U4|inst|Add2~5\)) # (!\U4|U4|inst|Vcnt\(4) & ((!\U4|U4|inst|Add2~5\) # (!\U4|U4|inst|Vcnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(4),
	datab => \U4|U4|inst|Vcnt\(6),
	datad => VCC,
	cin => \U4|U4|inst|Add2~5\,
	combout => \U4|U4|inst|Add2~6_combout\,
	cout => \U4|U4|inst|Add2~7\);

-- Location: LCCOMB_X68_Y44_N18
\U4|U4|inst|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~8_combout\ = ((\U4|U4|inst|Vcnt\(5) $ (\U4|U4|inst|Vcnt\(7) $ (!\U4|U4|inst|Add2~7\)))) # (GND)
-- \U4|U4|inst|Add2~9\ = CARRY((\U4|U4|inst|Vcnt\(5) & ((\U4|U4|inst|Vcnt\(7)) # (!\U4|U4|inst|Add2~7\))) # (!\U4|U4|inst|Vcnt\(5) & (\U4|U4|inst|Vcnt\(7) & !\U4|U4|inst|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(5),
	datab => \U4|U4|inst|Vcnt\(7),
	datad => VCC,
	cin => \U4|U4|inst|Add2~7\,
	combout => \U4|U4|inst|Add2~8_combout\,
	cout => \U4|U4|inst|Add2~9\);

-- Location: LCCOMB_X68_Y44_N20
\U4|U4|inst|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~10_combout\ = (\U4|U4|inst|Vcnt\(6) & ((\U4|U4|inst|Vcnt\(8) & (\U4|U4|inst|Add2~9\ & VCC)) # (!\U4|U4|inst|Vcnt\(8) & (!\U4|U4|inst|Add2~9\)))) # (!\U4|U4|inst|Vcnt\(6) & ((\U4|U4|inst|Vcnt\(8) & (!\U4|U4|inst|Add2~9\)) # 
-- (!\U4|U4|inst|Vcnt\(8) & ((\U4|U4|inst|Add2~9\) # (GND)))))
-- \U4|U4|inst|Add2~11\ = CARRY((\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Vcnt\(8) & !\U4|U4|inst|Add2~9\)) # (!\U4|U4|inst|Vcnt\(6) & ((!\U4|U4|inst|Add2~9\) # (!\U4|U4|inst|Vcnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(6),
	datab => \U4|U4|inst|Vcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add2~9\,
	combout => \U4|U4|inst|Add2~10_combout\,
	cout => \U4|U4|inst|Add2~11\);

-- Location: LCCOMB_X67_Y44_N4
\U4|U4|inst|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~2_combout\ = (\U4|U4|inst|Vcnt\(1) & (\U4|U4|inst|Hcnt\(7) $ (VCC))) # (!\U4|U4|inst|Vcnt\(1) & (\U4|U4|inst|Hcnt\(7) & VCC))
-- \U4|U4|inst|Add3~3\ = CARRY((\U4|U4|inst|Vcnt\(1) & \U4|U4|inst|Hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(1),
	datab => \U4|U4|inst|Hcnt\(7),
	datad => VCC,
	combout => \U4|U4|inst|Add3~2_combout\,
	cout => \U4|U4|inst|Add3~3\);

-- Location: LCCOMB_X67_Y44_N6
\U4|U4|inst|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~4_combout\ = (\U4|U4|inst|Vcnt\(2) & ((\U4|U4|inst|Hcnt\(8) & (\U4|U4|inst|Add3~3\ & VCC)) # (!\U4|U4|inst|Hcnt\(8) & (!\U4|U4|inst|Add3~3\)))) # (!\U4|U4|inst|Vcnt\(2) & ((\U4|U4|inst|Hcnt\(8) & (!\U4|U4|inst|Add3~3\)) # 
-- (!\U4|U4|inst|Hcnt\(8) & ((\U4|U4|inst|Add3~3\) # (GND)))))
-- \U4|U4|inst|Add3~5\ = CARRY((\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Hcnt\(8) & !\U4|U4|inst|Add3~3\)) # (!\U4|U4|inst|Vcnt\(2) & ((!\U4|U4|inst|Add3~3\) # (!\U4|U4|inst|Hcnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(2),
	datab => \U4|U4|inst|Hcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add3~3\,
	combout => \U4|U4|inst|Add3~4_combout\,
	cout => \U4|U4|inst|Add3~5\);

-- Location: LCCOMB_X67_Y44_N8
\U4|U4|inst|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~6_combout\ = ((\U4|U4|inst|Hcnt\(9) $ (\U4|U4|inst|Add2~0_combout\ $ (!\U4|U4|inst|Add3~5\)))) # (GND)
-- \U4|U4|inst|Add3~7\ = CARRY((\U4|U4|inst|Hcnt\(9) & ((\U4|U4|inst|Add2~0_combout\) # (!\U4|U4|inst|Add3~5\))) # (!\U4|U4|inst|Hcnt\(9) & (\U4|U4|inst|Add2~0_combout\ & !\U4|U4|inst|Add3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(9),
	datab => \U4|U4|inst|Add2~0_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~5\,
	combout => \U4|U4|inst|Add3~6_combout\,
	cout => \U4|U4|inst|Add3~7\);

-- Location: LCCOMB_X67_Y44_N10
\U4|U4|inst|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~8_combout\ = (\U4|U4|inst|Add2~2_combout\ & (!\U4|U4|inst|Add3~7\)) # (!\U4|U4|inst|Add2~2_combout\ & ((\U4|U4|inst|Add3~7\) # (GND)))
-- \U4|U4|inst|Add3~9\ = CARRY((!\U4|U4|inst|Add3~7\) # (!\U4|U4|inst|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~2_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~7\,
	combout => \U4|U4|inst|Add3~8_combout\,
	cout => \U4|U4|inst|Add3~9\);

-- Location: LCCOMB_X67_Y44_N12
\U4|U4|inst|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~10_combout\ = (\U4|U4|inst|Add2~4_combout\ & (\U4|U4|inst|Add3~9\ $ (GND))) # (!\U4|U4|inst|Add2~4_combout\ & (!\U4|U4|inst|Add3~9\ & VCC))
-- \U4|U4|inst|Add3~11\ = CARRY((\U4|U4|inst|Add2~4_combout\ & !\U4|U4|inst|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~4_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~9\,
	combout => \U4|U4|inst|Add3~10_combout\,
	cout => \U4|U4|inst|Add3~11\);

-- Location: LCCOMB_X67_Y44_N14
\U4|U4|inst|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~12_combout\ = (\U4|U4|inst|Add2~6_combout\ & (!\U4|U4|inst|Add3~11\)) # (!\U4|U4|inst|Add2~6_combout\ & ((\U4|U4|inst|Add3~11\) # (GND)))
-- \U4|U4|inst|Add3~13\ = CARRY((!\U4|U4|inst|Add3~11\) # (!\U4|U4|inst|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~6_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~11\,
	combout => \U4|U4|inst|Add3~12_combout\,
	cout => \U4|U4|inst|Add3~13\);

-- Location: LCCOMB_X67_Y44_N16
\U4|U4|inst|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~14_combout\ = (\U4|U4|inst|Add2~8_combout\ & (\U4|U4|inst|Add3~13\ $ (GND))) # (!\U4|U4|inst|Add2~8_combout\ & (!\U4|U4|inst|Add3~13\ & VCC))
-- \U4|U4|inst|Add3~15\ = CARRY((\U4|U4|inst|Add2~8_combout\ & !\U4|U4|inst|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~8_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~13\,
	combout => \U4|U4|inst|Add3~14_combout\,
	cout => \U4|U4|inst|Add3~15\);

-- Location: LCCOMB_X67_Y44_N18
\U4|U4|inst|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~16_combout\ = (\U4|U4|inst|Add2~10_combout\ & (!\U4|U4|inst|Add3~15\)) # (!\U4|U4|inst|Add2~10_combout\ & ((\U4|U4|inst|Add3~15\) # (GND)))
-- \U4|U4|inst|Add3~17\ = CARRY((!\U4|U4|inst|Add3~15\) # (!\U4|U4|inst|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add2~10_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~15\,
	combout => \U4|U4|inst|Add3~16_combout\,
	cout => \U4|U4|inst|Add3~17\);

-- Location: LCCOMB_X67_Y42_N8
\U4|U4|inst15|$00000|auto_generated|result_node[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- ((\U4|U4|inst|Add3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~1_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13),
	datac => \U4|U4|inst|Add3~16_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\);

-- Location: LCCOMB_X66_Y42_N22
\U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & \U4|U4|inst6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16),
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\);

-- Location: FF_X69_Y49_N9
\U4|U3|OUTDATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux69~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(18));

-- Location: LCCOMB_X69_Y49_N20
\U4|U3|PIXAUX~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXAUX~2_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U3|PIXCNT\(3)))) # (!\U1|control_v_dut|bus_vga_char\(12) & (\U4|U3|PIXCNT\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datac => \U4|U3|PIXCNT\(2),
	datad => \U4|U3|PIXCNT\(3),
	combout => \U4|U3|PIXAUX~2_combout\);

-- Location: LCCOMB_X69_Y49_N30
\U4|U3|PIXAUX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXAUX~0_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U3|PIXCNT\(1)))) # (!\U1|control_v_dut|bus_vga_char\(12) & (\U4|U3|PIXCNT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U3|PIXCNT\(0),
	datad => \U4|U3|PIXCNT\(1),
	combout => \U4|U3|PIXAUX~0_combout\);

-- Location: FF_X65_Y49_N27
\U4|U3|CHARADDR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(0),
	sload => VCC,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(3));

-- Location: FF_X65_Y49_N9
\U4|U3|CHARADDR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(1),
	sload => VCC,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(4));

-- Location: LCCOMB_X65_Y49_N2
\U4|U3|CHARADDR[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[5]~feeder_combout\ = \U1|control_v_dut|bus_vga_char\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|bus_vga_char\(2),
	combout => \U4|U3|CHARADDR[5]~feeder_combout\);

-- Location: FF_X65_Y49_N3
\U4|U3|CHARADDR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[5]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(5));

-- Location: FF_X65_Y49_N5
\U4|U3|CHARADDR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(3),
	sload => VCC,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(6));

-- Location: LCCOMB_X65_Y49_N30
\U4|U3|CHARADDR[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[7]~feeder_combout\ = \U1|control_v_dut|bus_vga_char\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|bus_vga_char\(4),
	combout => \U4|U3|CHARADDR[7]~feeder_combout\);

-- Location: FF_X65_Y49_N31
\U4|U3|CHARADDR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[7]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(7));

-- Location: FF_X65_Y49_N29
\U4|U3|CHARADDR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(5),
	sload => VCC,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(8));

-- Location: FF_X65_Y49_N15
\U4|U3|CHARADDR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U1|control_v_dut|bus_vga_char\(6),
	sload => VCC,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(9));

-- Location: M9K_X64_Y49_N0
\U4|U5|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"000000000000000000000000000061686000000C030180606030300006030180C060301800030301818060300C001F86018061F800000018060181E19800000019878181E1980000000D8D6633198C0000000607866331980000000F0CC66331980000000F0C0603C180C000000F00C3C300F0000000180C060330F000000001",
	mem_init3 => X"80C3E330F0000000180C07C330F00000000F0CC66330F0000000198CC66330F000000018CC663358D80000000706030180C0E00000198D87836198C000001C030181C0003000000F030181C000300000198CC663E180C000000F00C3E330F0000000180C0603C1807800000F8C07E330F00000000F8CC661F0180C00000F8C060300F80000001F0CC663E180C000000F8CC3E030F00000000000000000303030001FC0000000000000000000000001987818000F0180C06030183C0000C0C0C0C0C0C000000F06030180C0603C001F8C0300C0300C7E0006030181E198CC6600198CC3C0C0F0CC660018CEE7F3598CC66300060786633198CC66000F0CC66331",
	mem_init2 => X"98CC660006030180C060307E000F0CC061E180CC3C00198D8783E198CC7C00038786633198CC3C00180C0603E198CC7C000F0CC6633198CC3C00198CC6E3F1F8EC660018CC663359FCEE63001F8C06030180C06000198D878381E0D866000E0D80C06030181E000F030180C060303C00198CC663F198CC66000F0CC6637180CC3C00180C0603C180C07E001F8C0603C180C07E001E0D86633198D878000F0CC6030180CC3C001F0CC663E198CC7C00198CC663F1987818000F0C460371B8CC3C001F8844221108FC0000180300603060C00000000FC00001F80000000183060300600C00000C03000000603000000603000000603000000F0CC061F198CC3C00",
	mem_init1 => X"0F0CC661E198CC3C0006030180C030CC7E000F0CC663E180CC3C000F0CC06031F0C07E000180C7F330781C06000F0CC060E018CC3C001F8C03006018CC3C001F830180C0E03018000F0CC663B1B8CC3C0018060180601806000006030000000000000000000003F00000001806030000000000000000030183F060300000000CC3C7F8F0CC00000C0300C060303030000303030180C0300C000000000000601806000FCCC671C0F0CC3C00118CC300C030CC6200060F8061E1807C1800198CCFF333FCCC6600000000000198CC660006000180C06030180000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000060301FEA54CA654AFF7FBFDFEFF7FBFDFEFF0C000003C0C000003C0C0F0303C0C0F0303C0000110994CA2000000000154FF7FAA80000033D9FC3E3E1FCDE60301CC7E3E3E3F19C06180E07E7F7F3F0380C06031F8FC1F8FC6030033D9FC3E3E1FCDE60301CC7E3E3E3F19C06180E07E7F7F3F0380C06031F8FC1F8FC603000199FEBD3F108783C33199FEBD3F108783C00199FEBD3F090780033199FEBD3F090780000199FEFF7F1A0E00000331FEFF7F1A0E00000199FEFF3F8581C00000CDFEFF3F8581C001E0F1F8FC7E3F000001E0F07E3F1F8FC000000001F8FC7E3F0783C000007E3F1F8FC783C00001FEFF7FBFC00001E0F0783C1E0F0783C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "charmap.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portaaddr => \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X69_Y49_N12
\U4|U3|PIXAUX~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXAUX~1_combout\ = (\U1|control_v_dut|bus_vga_char\(12) & ((\U4|U3|PIXCNT\(2)))) # (!\U1|control_v_dut|bus_vga_char\(12) & (\U4|U3|PIXCNT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(12),
	datab => \U4|U3|PIXCNT\(1),
	datad => \U4|U3|PIXCNT\(2),
	combout => \U4|U3|PIXAUX~1_combout\);

-- Location: LCCOMB_X69_Y49_N28
\U4|U3|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~0_combout\ = (\U4|U3|PIXAUX~0_combout\ & (\U4|U3|PIXAUX~1_combout\)) # (!\U4|U3|PIXAUX~0_combout\ & ((\U4|U3|PIXAUX~1_combout\ & (\U4|U5|altsyncram_component|auto_generated|q_a\(1))) # (!\U4|U3|PIXAUX~1_combout\ & 
-- ((\U4|U5|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXAUX~0_combout\,
	datab => \U4|U3|PIXAUX~1_combout\,
	datac => \U4|U5|altsyncram_component|auto_generated|q_a\(1),
	datad => \U4|U5|altsyncram_component|auto_generated|q_a\(3),
	combout => \U4|U3|Mux0~0_combout\);

-- Location: LCCOMB_X69_Y49_N14
\U4|U3|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~1_combout\ = (\U4|U3|PIXAUX~0_combout\ & ((\U4|U3|Mux0~0_combout\ & ((\U4|U5|altsyncram_component|auto_generated|q_a\(0)))) # (!\U4|U3|Mux0~0_combout\ & (\U4|U5|altsyncram_component|auto_generated|q_a\(2))))) # (!\U4|U3|PIXAUX~0_combout\ & 
-- (((\U4|U3|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXAUX~0_combout\,
	datab => \U4|U5|altsyncram_component|auto_generated|q_a\(2),
	datac => \U4|U5|altsyncram_component|auto_generated|q_a\(0),
	datad => \U4|U3|Mux0~0_combout\,
	combout => \U4|U3|Mux0~1_combout\);

-- Location: LCCOMB_X69_Y49_N24
\U4|U3|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~2_combout\ = (\U4|U3|PIXAUX~0_combout\ & ((\U4|U3|PIXAUX~1_combout\) # ((\U4|U5|altsyncram_component|auto_generated|q_a\(6))))) # (!\U4|U3|PIXAUX~0_combout\ & (!\U4|U3|PIXAUX~1_combout\ & 
-- ((\U4|U5|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXAUX~0_combout\,
	datab => \U4|U3|PIXAUX~1_combout\,
	datac => \U4|U5|altsyncram_component|auto_generated|q_a\(6),
	datad => \U4|U5|altsyncram_component|auto_generated|q_a\(7),
	combout => \U4|U3|Mux0~2_combout\);

-- Location: LCCOMB_X69_Y49_N6
\U4|U3|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~3_combout\ = (\U4|U3|PIXAUX~1_combout\ & ((\U4|U3|Mux0~2_combout\ & (\U4|U5|altsyncram_component|auto_generated|q_a\(4))) # (!\U4|U3|Mux0~2_combout\ & ((\U4|U5|altsyncram_component|auto_generated|q_a\(5)))))) # (!\U4|U3|PIXAUX~1_combout\ & 
-- (((\U4|U3|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXAUX~1_combout\,
	datab => \U4|U5|altsyncram_component|auto_generated|q_a\(4),
	datac => \U4|U5|altsyncram_component|auto_generated|q_a\(5),
	datad => \U4|U3|Mux0~2_combout\,
	combout => \U4|U3|Mux0~3_combout\);

-- Location: LCCOMB_X69_Y49_N18
\U4|U3|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux67~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|PIXAUX~2_combout\ & (\U4|U3|Mux0~1_combout\)) # (!\U4|U3|PIXAUX~2_combout\ & ((\U4|U3|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U4|U3|PIXAUX~2_combout\,
	datac => \U4|U3|Mux0~1_combout\,
	datad => \U4|U3|Mux0~3_combout\,
	combout => \U4|U3|Mux67~0_combout\);

-- Location: LCCOMB_X69_Y49_N8
\U4|U3|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux69~0_combout\ = (\U1|control_v_dut|bus_vga_char\(9) & ((\U4|U3|Mux67~0_combout\) # ((!\U4|U3|Mux88~0_combout\ & \U4|U3|OUTDATA\(18))))) # (!\U1|control_v_dut|bus_vga_char\(9) & (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char\(9),
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(18),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux69~0_combout\);

-- Location: FF_X69_Y49_N31
\U4|U3|DATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|Mux69~0_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(18));

-- Location: FF_X69_Y49_N11
\U4|U3|OUTDATA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux68~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(19));

-- Location: LCCOMB_X69_Y49_N10
\U4|U3|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux68~0_combout\ = (\U4|U3|Mux88~0_combout\ & (\U1|control_v_dut|bus_vga_char\(10) & ((\U4|U3|Mux67~0_combout\)))) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(19)) # ((\U1|control_v_dut|bus_vga_char\(10) & \U4|U3|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(10),
	datac => \U4|U3|OUTDATA\(19),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux68~0_combout\);

-- Location: LCCOMB_X69_Y49_N16
\U4|U3|DATA[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[19]~feeder_combout\ = \U4|U3|Mux68~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux68~0_combout\,
	combout => \U4|U3|DATA[19]~feeder_combout\);

-- Location: FF_X69_Y49_N17
\U4|U3|DATA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[19]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(19));

-- Location: M9K_X78_Y43_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: FF_X74_Y49_N3
\U4|U3|OUTDATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux87~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(0));

-- Location: LCCOMB_X74_Y49_N2
\U4|U3|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux87~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|PIXCNT\(0)))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(0),
	datad => \U4|U3|PIXCNT\(0),
	combout => \U4|U3|Mux87~0_combout\);

-- Location: LCCOMB_X74_Y49_N10
\U4|U3|DATA[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[0]~feeder_combout\ = \U4|U3|Mux87~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux87~0_combout\,
	combout => \U4|U3|DATA[0]~feeder_combout\);

-- Location: FF_X74_Y49_N11
\U4|U3|DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[0]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(0));

-- Location: FF_X69_Y49_N5
\U4|U3|OUTDATA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux70~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(17));

-- Location: LCCOMB_X69_Y49_N4
\U4|U3|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux70~0_combout\ = (\U4|U3|Mux88~0_combout\ & (\U1|control_v_dut|bus_vga_char\(8) & ((\U4|U3|Mux67~0_combout\)))) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(17)) # ((\U1|control_v_dut|bus_vga_char\(8) & \U4|U3|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(8),
	datac => \U4|U3|OUTDATA\(17),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux70~0_combout\);

-- Location: FF_X69_Y49_N13
\U4|U3|DATA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|Mux70~0_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(17));

-- Location: M9K_X78_Y42_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y42_N0
\U4|U4|inst15|$00000|auto_generated|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Hcnt\(1) & 
-- (!\U4|U4|inst|VIDEO_EN~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(1),
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst|VIDEO_EN~1_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\);

-- Location: FF_X69_Y45_N23
\U4|U3|OUTDATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux86~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(1));

-- Location: LCCOMB_X69_Y45_N22
\U4|U3|Mux86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux86~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|PIXCNT\(1)))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(1),
	datad => \U4|U3|PIXCNT\(1),
	combout => \U4|U3|Mux86~0_combout\);

-- Location: LCCOMB_X74_Y45_N20
\U4|U3|DATA[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[1]~feeder_combout\ = \U4|U3|Mux86~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux86~0_combout\,
	combout => \U4|U3|DATA[1]~feeder_combout\);

-- Location: FF_X74_Y45_N21
\U4|U3|DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[1]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(1));

-- Location: FF_X69_Y49_N3
\U4|U3|OUTDATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux85~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(2));

-- Location: LCCOMB_X69_Y49_N2
\U4|U3|Mux85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux85~0_combout\ = (\U4|U3|Mux88~0_combout\ & (\U4|U3|PIXCNT\(2))) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXCNT\(2),
	datac => \U4|U3|OUTDATA\(2),
	datad => \U4|U3|Mux88~0_combout\,
	combout => \U4|U3|Mux85~0_combout\);

-- Location: LCCOMB_X70_Y49_N18
\U4|U3|DATA[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[2]~feeder_combout\ = \U4|U3|Mux85~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|Mux85~0_combout\,
	combout => \U4|U3|DATA[2]~feeder_combout\);

-- Location: FF_X70_Y49_N19
\U4|U3|DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[2]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(2));

-- Location: M9K_X104_Y41_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y42_N2
\U4|U4|inst15|$00000|auto_generated|result_node[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Hcnt\(2) & 
-- (!\U4|U4|inst|VIDEO_EN~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(2),
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst|VIDEO_EN~1_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\);

-- Location: LCCOMB_X69_Y42_N4
\U4|U4|inst15|$00000|auto_generated|result_node[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))) # (!\U4|U4|inst6~4_combout\ & (((\U4|U4|inst|Hcnt\(3) & !\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2),
	datab => \U4|U4|inst|Hcnt\(3),
	datac => \U4|U4|inst|VIDEO_EN~1_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\);

-- Location: FF_X74_Y49_N1
\U4|U3|OUTDATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux84~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(3));

-- Location: LCCOMB_X74_Y49_N0
\U4|U3|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux84~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add0~0_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(3),
	datad => \U4|U3|Add0~0_combout\,
	combout => \U4|U3|Mux84~0_combout\);

-- Location: LCCOMB_X74_Y49_N16
\U4|U3|DATA[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[3]~feeder_combout\ = \U4|U3|Mux84~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux84~0_combout\,
	combout => \U4|U3|DATA[3]~feeder_combout\);

-- Location: FF_X74_Y49_N17
\U4|U3|DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[3]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(3));

-- Location: FF_X74_Y45_N3
\U4|U3|OUTDATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux83~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(4));

-- Location: LCCOMB_X74_Y45_N2
\U4|U3|Mux83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux83~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add0~2_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(4),
	datad => \U4|U3|Add0~2_combout\,
	combout => \U4|U3|Mux83~0_combout\);

-- Location: LCCOMB_X74_Y45_N30
\U4|U3|DATA[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[4]~feeder_combout\ = \U4|U3|Mux83~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux83~0_combout\,
	combout => \U4|U3|DATA[4]~feeder_combout\);

-- Location: FF_X74_Y45_N31
\U4|U3|DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[4]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(4));

-- Location: M9K_X78_Y40_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y42_N26
\U4|U4|inst15|$00000|auto_generated|result_node[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Hcnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~1_combout\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst|Hcnt\(4),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\);

-- Location: LCCOMB_X69_Y42_N12
\U4|U4|inst15|$00000|auto_generated|result_node[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Hcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~1_combout\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst|Hcnt\(5),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\);

-- Location: FF_X74_Y45_N1
\U4|U3|OUTDATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux82~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(5));

-- Location: LCCOMB_X74_Y45_N0
\U4|U3|Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux82~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add0~4_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(5),
	datad => \U4|U3|Add0~4_combout\,
	combout => \U4|U3|Mux82~0_combout\);

-- Location: LCCOMB_X74_Y45_N12
\U4|U3|DATA[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[5]~feeder_combout\ = \U4|U3|Mux82~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux82~0_combout\,
	combout => \U4|U3|DATA[5]~feeder_combout\);

-- Location: FF_X74_Y45_N13
\U4|U3|DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[5]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(5));

-- Location: FF_X74_Y49_N7
\U4|U3|OUTDATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add3~24_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(6));

-- Location: LCCOMB_X74_Y49_N6
\U4|U3|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~24_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~0_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(6),
	datad => \U4|U3|Add3~0_combout\,
	combout => \U4|U3|Add3~24_combout\);

-- Location: LCCOMB_X74_Y49_N22
\U4|U3|DATA[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[6]~feeder_combout\ = \U4|U3|Add3~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~24_combout\,
	combout => \U4|U3|DATA[6]~feeder_combout\);

-- Location: FF_X74_Y49_N23
\U4|U3|DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[6]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(6));

-- Location: M9K_X64_Y38_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y42_N22
\U4|U4|inst15|$00000|auto_generated|result_node[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Hcnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~1_combout\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst|Hcnt\(6),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\);

-- Location: LCCOMB_X69_Y42_N28
\U4|U4|inst15|$00000|auto_generated|result_node[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))) # (!\U4|U4|inst6~4_combout\ & (((!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- \U4|U4|inst|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6),
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst|VIDEO_EN~1_combout\,
	datad => \U4|U4|inst|Add3~2_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\);

-- Location: FF_X74_Y45_N11
\U4|U3|OUTDATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add3~25_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(7));

-- Location: LCCOMB_X74_Y45_N10
\U4|U3|Add3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~25_combout\ = (\U4|U3|Mux88~0_combout\ & (\U4|U3|Add3~2_combout\)) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U4|U3|Add3~2_combout\,
	datac => \U4|U3|OUTDATA\(7),
	combout => \U4|U3|Add3~25_combout\);

-- Location: LCCOMB_X74_Y45_N22
\U4|U3|DATA[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[7]~feeder_combout\ = \U4|U3|Add3~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~25_combout\,
	combout => \U4|U3|DATA[7]~feeder_combout\);

-- Location: FF_X74_Y45_N23
\U4|U3|DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[7]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(7));

-- Location: FF_X73_Y49_N7
\U4|U3|OUTDATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|Add3~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(8));

-- Location: LCCOMB_X73_Y49_N0
\U4|U3|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~26_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~4_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|OUTDATA\(8),
	datab => \U4|U3|Add3~4_combout\,
	datad => \U4|U3|Mux88~0_combout\,
	combout => \U4|U3|Add3~26_combout\);

-- Location: FF_X73_Y49_N9
\U4|U3|DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|Add3~26_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(8));

-- Location: M9K_X78_Y39_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y42_N14
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- ((\U4|U4|inst|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~1_combout\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7),
	datad => \U4|U4|inst|Add3~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\);

-- Location: LCCOMB_X69_Y42_N8
\U4|U4|inst15|$00000|auto_generated|result_node[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Add3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~1_combout\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst|Add3~6_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\);

-- Location: FF_X74_Y45_N29
\U4|U3|OUTDATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add3~27_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(9));

-- Location: LCCOMB_X74_Y45_N28
\U4|U3|Add3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~27_combout\ = (\U4|U3|Mux88~0_combout\ & (\U4|U3|Add3~6_combout\)) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U4|U3|Add3~6_combout\,
	datac => \U4|U3|OUTDATA\(9),
	combout => \U4|U3|Add3~27_combout\);

-- Location: LCCOMB_X74_Y45_N4
\U4|U3|DATA[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[9]~feeder_combout\ = \U4|U3|Add3~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~27_combout\,
	combout => \U4|U3|DATA[9]~feeder_combout\);

-- Location: FF_X74_Y45_N5
\U4|U3|DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[9]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(9));

-- Location: FF_X73_Y49_N29
\U4|U3|OUTDATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add3~28_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(10));

-- Location: LCCOMB_X73_Y49_N28
\U4|U3|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~28_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~8_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(10),
	datad => \U4|U3|Add3~8_combout\,
	combout => \U4|U3|Add3~28_combout\);

-- Location: FF_X73_Y49_N25
\U4|U3|DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|Add3~28_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(10));

-- Location: M9K_X78_Y38_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y42_N18
\U4|U4|inst15|$00000|auto_generated|result_node[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))) # (!\U4|U4|inst6~4_combout\ & (((!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- \U4|U4|inst|Add3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9),
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst|VIDEO_EN~1_combout\,
	datad => \U4|U4|inst|Add3~8_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\);

-- Location: LCCOMB_X69_Y42_N20
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))) # (!\U4|U4|inst6~4_combout\ & (((!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- \U4|U4|inst|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10),
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst|VIDEO_EN~1_combout\,
	datad => \U4|U4|inst|Add3~10_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\);

-- Location: FF_X73_Y49_N5
\U4|U3|OUTDATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|Add3~29_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(11));

-- Location: LCCOMB_X73_Y49_N2
\U4|U3|Add3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~29_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~10_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|OUTDATA\(11),
	datab => \U4|U3|Add3~10_combout\,
	datad => \U4|U3|Mux88~0_combout\,
	combout => \U4|U3|Add3~29_combout\);

-- Location: FF_X73_Y49_N13
\U4|U3|DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|Add3~29_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(11));

-- Location: FF_X74_Y49_N13
\U4|U3|OUTDATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add3~30_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(12));

-- Location: LCCOMB_X74_Y49_N12
\U4|U3|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~30_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~12_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(12),
	datad => \U4|U3|Add3~12_combout\,
	combout => \U4|U3|Add3~30_combout\);

-- Location: LCCOMB_X74_Y49_N28
\U4|U3|DATA[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[12]~feeder_combout\ = \U4|U3|Add3~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~30_combout\,
	combout => \U4|U3|DATA[12]~feeder_combout\);

-- Location: FF_X74_Y49_N29
\U4|U3|DATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[12]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(12));

-- Location: M9K_X104_Y42_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X68_Y42_N10
\U4|U4|inst15|$00000|auto_generated|result_node[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- ((\U4|U4|inst|Add3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~1_combout\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11),
	datad => \U4|U4|inst|Add3~12_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\);

-- Location: LCCOMB_X68_Y42_N0
\U4|U4|inst15|$00000|auto_generated|result_node[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Add3~14_combout\ & 
-- (!\U4|U4|inst|VIDEO_EN~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add3~14_combout\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst|VIDEO_EN~1_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\);

-- Location: M9K_X78_Y56_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: FF_X67_Y42_N9
\U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X66_Y44_N16
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\ = \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\);

-- Location: FF_X66_Y44_N17
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: FF_X74_Y49_N19
\U4|U3|OUTDATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add3~32_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(14));

-- Location: LCCOMB_X74_Y49_N18
\U4|U3|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~32_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~16_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(14),
	datad => \U4|U3|Add3~16_combout\,
	combout => \U4|U3|Add3~32_combout\);

-- Location: LCCOMB_X74_Y49_N26
\U4|U3|DATA[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[14]~feeder_combout\ = \U4|U3|Add3~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~32_combout\,
	combout => \U4|U3|DATA[14]~feeder_combout\);

-- Location: FF_X74_Y49_N27
\U4|U3|DATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[14]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(14));

-- Location: FF_X73_Y49_N31
\U4|U3|OUTDATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Add3~31_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(15));

-- Location: LCCOMB_X73_Y49_N30
\U4|U3|Add3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~31_combout\ = (\U4|U3|Mux88~0_combout\ & (\U4|U3|Add3~18_combout\)) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add3~18_combout\,
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(15),
	combout => \U4|U3|Add3~31_combout\);

-- Location: FF_X73_Y49_N3
\U4|U3|DATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U3|Add3~31_combout\,
	sload => VCC,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(15));

-- Location: M9K_X64_Y39_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X68_Y44_N22
\U4|U4|inst|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~12_combout\ = ((\U4|U4|inst|Vcnt\(9) $ (\U4|U4|inst|Vcnt\(7) $ (!\U4|U4|inst|Add2~11\)))) # (GND)
-- \U4|U4|inst|Add2~13\ = CARRY((\U4|U4|inst|Vcnt\(9) & ((\U4|U4|inst|Vcnt\(7)) # (!\U4|U4|inst|Add2~11\))) # (!\U4|U4|inst|Vcnt\(9) & (\U4|U4|inst|Vcnt\(7) & !\U4|U4|inst|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	datab => \U4|U4|inst|Vcnt\(7),
	datad => VCC,
	cin => \U4|U4|inst|Add2~11\,
	combout => \U4|U4|inst|Add2~12_combout\,
	cout => \U4|U4|inst|Add2~13\);

-- Location: LCCOMB_X68_Y44_N24
\U4|U4|inst|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~14_combout\ = (\U4|U4|inst|Vcnt\(8) & (!\U4|U4|inst|Add2~13\)) # (!\U4|U4|inst|Vcnt\(8) & ((\U4|U4|inst|Add2~13\) # (GND)))
-- \U4|U4|inst|Add2~15\ = CARRY((!\U4|U4|inst|Add2~13\) # (!\U4|U4|inst|Vcnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add2~13\,
	combout => \U4|U4|inst|Add2~14_combout\,
	cout => \U4|U4|inst|Add2~15\);

-- Location: LCCOMB_X67_Y44_N20
\U4|U4|inst|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~18_combout\ = (\U4|U4|inst|Add2~12_combout\ & (\U4|U4|inst|Add3~17\ $ (GND))) # (!\U4|U4|inst|Add2~12_combout\ & (!\U4|U4|inst|Add3~17\ & VCC))
-- \U4|U4|inst|Add3~19\ = CARRY((\U4|U4|inst|Add2~12_combout\ & !\U4|U4|inst|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~12_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~17\,
	combout => \U4|U4|inst|Add3~18_combout\,
	cout => \U4|U4|inst|Add3~19\);

-- Location: LCCOMB_X67_Y44_N22
\U4|U4|inst|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~20_combout\ = (\U4|U4|inst|Add2~14_combout\ & (!\U4|U4|inst|Add3~19\)) # (!\U4|U4|inst|Add2~14_combout\ & ((\U4|U4|inst|Add3~19\) # (GND)))
-- \U4|U4|inst|Add3~21\ = CARRY((!\U4|U4|inst|Add3~19\) # (!\U4|U4|inst|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~14_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~19\,
	combout => \U4|U4|inst|Add3~20_combout\,
	cout => \U4|U4|inst|Add3~21\);

-- Location: LCCOMB_X67_Y42_N22
\U4|U4|inst15|$00000|auto_generated|result_node[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))) # (!\U4|U4|inst6~4_combout\ & (((!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- \U4|U4|inst|Add3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15),
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst|Add3~20_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\);

-- Location: FF_X67_Y42_N23
\U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: FF_X67_Y44_N29
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2));

-- Location: LCCOMB_X68_Y44_N26
\U4|U4|inst|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~16_combout\ = \U4|U4|inst|Vcnt\(9) $ (!\U4|U4|inst|Add2~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	cin => \U4|U4|inst|Add2~15\,
	combout => \U4|U4|inst|Add2~16_combout\);

-- Location: LCCOMB_X67_Y44_N24
\U4|U4|inst|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~22_combout\ = \U4|U4|inst|Add3~21\ $ (!\U4|U4|inst|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst|Add2~16_combout\,
	cin => \U4|U4|inst|Add3~21\,
	combout => \U4|U4|inst|Add3~22_combout\);

-- Location: LCCOMB_X67_Y44_N28
\U4|U4|inst13|$00000|auto_generated|result_node[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ = (\U4|U4|inst|VIDEO_EN~1_combout\ & (((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2))))) # (!\U4|U4|inst|VIDEO_EN~1_combout\ & ((\U4|U4|inst|Add3~22_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (!\U4|U4|inst|Add3~22_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U4|U4|inst|Add3~22_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\);

-- Location: LCCOMB_X67_Y42_N20
\U4|U4|inst15|$00000|auto_generated|result_node[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- ((\U4|U4|inst|Add3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~1_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14),
	datac => \U4|U4|inst|Add3~18_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\);

-- Location: LCCOMB_X66_Y42_N30
\U4|U4|inst18|inst\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst18|inst~combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & \U4|U4|inst6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16),
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst18|inst~combout\);

-- Location: LCCOMB_X67_Y42_N6
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3) = (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst18|inst~combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst18|inst~combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3));

-- Location: LCCOMB_X67_Y42_N12
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

-- Location: M9K_X64_Y40_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: FF_X67_Y42_N21
\U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X66_Y44_N14
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ = \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\);

-- Location: FF_X66_Y44_N15
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: LCCOMB_X66_Y42_N12
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3) = (\U4|U4|inst18|inst~combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst18|inst~combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3));

-- Location: LCCOMB_X67_Y42_N18
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: M9K_X64_Y41_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y44_N16
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\)) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\);

-- Location: LCCOMB_X67_Y42_N30
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3) = (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & \U4|U4|inst18|inst~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datad => \U4|U4|inst18|inst~combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3));

-- Location: LCCOMB_X67_Y42_N28
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

-- Location: M9K_X64_Y59_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X67_Y42_N4
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3) = (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & \U4|U4|inst18|inst~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datad => \U4|U4|inst18|inst~combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3));

-- Location: LCCOMB_X67_Y42_N14
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

-- Location: M9K_X64_Y61_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y44_N6
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\);

-- Location: LCCOMB_X67_Y44_N30
\U4|U4|inst|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~24_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst|Add3~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst|Add3~22_combout\,
	combout => \U4|U4|inst|Add3~24_combout\);

-- Location: LCCOMB_X66_Y42_N16
\U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\ = (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & \U4|U4|inst6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16),
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\);

-- Location: M9K_X78_Y58_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X67_Y42_N0
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & \U4|U4|inst18|inst~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datad => \U4|U4|inst18|inst~combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3));

-- Location: LCCOMB_X67_Y42_N2
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\);

-- Location: M9K_X64_Y50_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y42_N26
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3) = (\U4|U4|inst18|inst~combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst18|inst~combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3));

-- Location: LCCOMB_X67_Y42_N24
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: M9K_X64_Y53_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y42_N20
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst18|inst~combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst18|inst~combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3));

-- Location: LCCOMB_X67_Y42_N10
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\);

-- Location: M9K_X64_Y51_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X67_Y42_N16
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & \U4|U4|inst18|inst~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datad => \U4|U4|inst18|inst~combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3));

-- Location: LCCOMB_X67_Y42_N26
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3));

-- Location: M9K_X64_Y57_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y44_N0
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\);

-- Location: LCCOMB_X66_Y44_N18
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\);

-- Location: LCCOMB_X66_Y44_N20
\U4|U4|inst13|$00000|auto_generated|result_node[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ = (\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\) # ((\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) # 
-- (!\U4|U4|inst|Add3~24_combout\ & (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add3~24_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	datac => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\);

-- Location: LCCOMB_X66_Y44_N10
\U4|U4|inst13|$00000|auto_generated|result_node[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ & 
-- (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\))))) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\);

-- Location: M9K_X51_Y55_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y53_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y46_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y56_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y48_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y48_N28
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\)) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\);

-- Location: LCCOMB_X66_Y45_N12
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\);

-- Location: M9K_X51_Y45_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y45_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y53_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y45_N18
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\);

-- Location: LCCOMB_X66_Y45_N24
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\);

-- Location: LCCOMB_X66_Y45_N6
\U4|U4|inst13|$00000|auto_generated|result_node[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ = (\U4|U4|inst|Add3~24_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\)))) # (!\U4|U4|inst|Add3~24_combout\ & 
-- ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & (\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\)) # (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\,
	datab => \U4|U4|inst|Add3~24_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\);

-- Location: LCCOMB_X66_Y45_N0
\U4|U4|inst13|$00000|auto_generated|result_node[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ = (\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ & (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ & ((\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))) # (!\U4|U4|inst|Add3~24_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	datab => \U4|U4|inst|Add3~24_combout\,
	datac => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\);

-- Location: M9K_X78_Y49_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y46_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y48_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y47_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y44_N4
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\)))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\);

-- Location: M9K_X78_Y47_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y44_N22
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\);

-- Location: M9K_X51_Y42_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y54_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y55_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y44_N24
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\)) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\);

-- Location: LCCOMB_X66_Y44_N6
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\);

-- Location: LCCOMB_X66_Y44_N28
\U4|U4|inst13|$00000|auto_generated|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ = (\U4|U4|inst|Add3~24_combout\ & (\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\)) # (!\U4|U4|inst|Add3~24_combout\ & 
-- ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & (\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\)) # (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add3~24_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\);

-- Location: LCCOMB_X66_Y44_N2
\U4|U4|inst13|$00000|auto_generated|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ = (\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ & ((\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ & (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))) # (!\U4|U4|inst|Add3~24_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	datab => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datac => \U4|U4|inst|Add3~24_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\);

-- Location: FF_X69_Y49_N1
\U4|U3|OUTDATA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|Mux67~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(20));

-- Location: LCCOMB_X69_Y49_N0
\U4|U3|Mux67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux67~1_combout\ = (\U4|U3|Mux88~0_combout\ & (\U1|control_v_dut|bus_vga_char\(11) & ((\U4|U3|Mux67~0_combout\)))) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(20)) # ((\U1|control_v_dut|bus_vga_char\(11) & \U4|U3|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U1|control_v_dut|bus_vga_char\(11),
	datac => \U4|U3|OUTDATA\(20),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux67~1_combout\);

-- Location: LCCOMB_X69_Y49_N26
\U4|U3|DATA[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[20]~feeder_combout\ = \U4|U3|Mux67~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux67~1_combout\,
	combout => \U4|U3|DATA[20]~feeder_combout\);

-- Location: FF_X69_Y49_N27
\U4|U3|DATA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U3|DATA[20]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(20));

-- Location: M9K_X104_Y43_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y55_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y44_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y44_N12
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\);

-- Location: M9K_X64_Y58_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y60_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y44_N26
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ & (((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\)) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ & (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\);

-- Location: M9K_X64_Y62_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y45_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y50_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y44_N8
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\)) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\);

-- Location: LCCOMB_X67_Y44_N26
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\);

-- Location: LCCOMB_X67_Y44_N2
\U4|U4|inst13|$00000|auto_generated|result_node[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & (((\U4|U4|inst|Add3~24_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & 
-- ((\U4|U4|inst|Add3~24_combout\ & (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\)) # (!\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	datab => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\,
	datad => \U4|U4|inst|Add3~24_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\);

-- Location: LCCOMB_X67_Y44_N0
\U4|U4|inst13|$00000|auto_generated|result_node[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ & 
-- (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\)) # (!\U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\))))) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[2]~0_combout\,
	datab => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\);

-- Location: LCCOMB_X66_Y45_N10
\U4|U4|inst1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux2~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\) # ((!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	combout => \U4|U4|inst1|Mux2~0_combout\);

-- Location: LCCOMB_X66_Y45_N22
\U4|U4|inst1|R~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|R~6_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux2~0_combout\,
	combout => \U4|U4|inst1|R~6_combout\);

-- Location: FF_X66_Y45_N23
\U4|U4|inst1|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|R~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|R\(0));

-- Location: LCCOMB_X63_Y45_N24
\U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X63_Y45_N25
\U4|U4|inst8|inst2|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X63_Y45_N22
\U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: FF_X63_Y45_N23
\U4|U4|inst8|inst2|lpm_ff_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X66_Y45_N20
\U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: FF_X66_Y45_N21
\U4|U4|inst8|inst2|lpm_ff_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X66_Y45_N14
\U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: FF_X66_Y45_N15
\U4|U4|inst8|inst2|lpm_ff_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X65_Y45_N12
\U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: FF_X65_Y45_N13
\U4|U4|inst8|inst2|lpm_ff_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X63_Y45_N4
\U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: FF_X63_Y45_N5
\U4|U4|inst8|inst2|lpm_ff_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X66_Y45_N16
\U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: FF_X66_Y45_N17
\U4|U4|inst8|inst2|lpm_ff_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X66_Y45_N26
\U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\);

-- Location: FF_X66_Y45_N27
\U4|U4|inst8|inst2|lpm_ff_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X65_Y44_N24
\U4|U4|inst1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux1~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\)) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & 
-- (\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ & !\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	combout => \U4|U4|inst1|Mux1~0_combout\);

-- Location: LCCOMB_X65_Y44_N12
\U4|U4|inst1|R~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|R~7_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux1~0_combout\,
	combout => \U4|U4|inst1|R~7_combout\);

-- Location: FF_X65_Y44_N13
\U4|U4|inst1|R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|R~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|R\(8));

-- Location: LCCOMB_X65_Y44_N0
\U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\ = \U4|U4|inst1|R\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(8),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\);

-- Location: FF_X65_Y44_N1
\U4|U4|inst8|inst2|lpm_ff_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(8));

-- Location: LCCOMB_X67_Y45_N12
\U4|U4|inst1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux0~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # ((\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	combout => \U4|U4|inst1|Mux0~0_combout\);

-- Location: LCCOMB_X67_Y45_N30
\U4|U4|inst1|R~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|R~8_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux0~0_combout\,
	combout => \U4|U4|inst1|R~8_combout\);

-- Location: FF_X67_Y45_N31
\U4|U4|inst1|R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|R~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|R\(9));

-- Location: LCCOMB_X67_Y45_N4
\U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\ = \U4|U4|inst1|R\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|R\(9),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\);

-- Location: FF_X67_Y45_N5
\U4|U4|inst8|inst2|lpm_ff_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X65_Y45_N0
\U4|U4|inst1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux5~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\) # ((!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	combout => \U4|U4|inst1|Mux5~0_combout\);

-- Location: LCCOMB_X65_Y45_N30
\U4|U4|inst1|G~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|G~6_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux5~0_combout\,
	combout => \U4|U4|inst1|G~6_combout\);

-- Location: FF_X65_Y45_N31
\U4|U4|inst1|G[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|G~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|G\(0));

-- Location: FF_X65_Y45_N27
\U4|U4|inst8|inst3|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U4|inst1|G\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(0));

-- Location: FF_X65_Y45_N17
\U4|U4|inst8|inst3|lpm_ff_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U4|inst1|G\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(1));

-- Location: FF_X65_Y45_N3
\U4|U4|inst8|inst3|lpm_ff_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U4|inst1|G\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(2));

-- Location: FF_X65_Y45_N21
\U4|U4|inst8|inst3|lpm_ff_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U4|inst1|G\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(3));

-- Location: FF_X65_Y45_N11
\U4|U4|inst8|inst3|lpm_ff_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U4|inst1|G\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(4));

-- Location: FF_X65_Y45_N9
\U4|U4|inst8|inst3|lpm_ff_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U4|inst1|G\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(5));

-- Location: FF_X65_Y45_N19
\U4|U4|inst8|inst3|lpm_ff_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U4|inst1|G\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(6));

-- Location: FF_X65_Y45_N25
\U4|U4|inst8|inst3|lpm_ff_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U4|inst1|G\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X65_Y44_N2
\U4|U4|inst1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux4~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\) # 
-- ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ & !\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	combout => \U4|U4|inst1|Mux4~0_combout\);

-- Location: LCCOMB_X65_Y44_N26
\U4|U4|inst1|G~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|G~7_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux4~0_combout\,
	combout => \U4|U4|inst1|G~7_combout\);

-- Location: FF_X65_Y44_N27
\U4|U4|inst1|G[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|G~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|G\(8));

-- Location: LCCOMB_X65_Y44_N10
\U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\ = \U4|U4|inst1|G\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|G\(8),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\);

-- Location: FF_X65_Y44_N11
\U4|U4|inst8|inst3|lpm_ff_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(8));

-- Location: LCCOMB_X67_Y45_N2
\U4|U4|inst1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux3~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # ((\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	combout => \U4|U4|inst1|Mux3~0_combout\);

-- Location: LCCOMB_X67_Y45_N8
\U4|U4|inst1|G~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|G~8_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux3~0_combout\,
	combout => \U4|U4|inst1|G~8_combout\);

-- Location: FF_X67_Y45_N9
\U4|U4|inst1|G[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|G~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|G\(9));

-- Location: LCCOMB_X66_Y45_N28
\U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\ = \U4|U4|inst1|G\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|G\(9),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\);

-- Location: FF_X66_Y45_N29
\U4|U4|inst8|inst3|lpm_ff_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X67_Y45_N16
\U4|U4|inst1|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux8~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\) # ((!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	combout => \U4|U4|inst1|Mux8~0_combout\);

-- Location: LCCOMB_X67_Y45_N6
\U4|U4|inst1|B~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|B~6_combout\ = (!\U4|U4|inst|VIDEO_EN~0_combout\ & (!\U4|U4|inst|LessThan7~0_combout\ & \U4|U4|inst1|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|VIDEO_EN~0_combout\,
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst1|Mux8~0_combout\,
	combout => \U4|U4|inst1|B~6_combout\);

-- Location: FF_X67_Y45_N7
\U4|U4|inst1|B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|B~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|B\(0));

-- Location: LCCOMB_X67_Y45_N26
\U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X67_Y45_N27
\U4|U4|inst8|inst4|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X67_Y45_N0
\U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: FF_X67_Y45_N1
\U4|U4|inst8|inst4|lpm_ff_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X67_Y45_N22
\U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: FF_X67_Y45_N23
\U4|U4|inst8|inst4|lpm_ff_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X67_Y45_N20
\U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: FF_X67_Y45_N21
\U4|U4|inst8|inst4|lpm_ff_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X67_Y45_N10
\U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: FF_X67_Y45_N11
\U4|U4|inst8|inst4|lpm_ff_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X67_Y45_N28
\U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: FF_X67_Y45_N29
\U4|U4|inst8|inst4|lpm_ff_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X67_Y45_N14
\U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: FF_X67_Y45_N15
\U4|U4|inst8|inst4|lpm_ff_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X67_Y45_N24
\U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\);

-- Location: FF_X67_Y45_N25
\U4|U4|inst8|inst4|lpm_ff_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X65_Y44_N28
\U4|U4|inst1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux7~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\) # 
-- ((!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	combout => \U4|U4|inst1|Mux7~0_combout\);

-- Location: LCCOMB_X65_Y44_N20
\U4|U4|inst1|B~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|B~7_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux7~0_combout\,
	combout => \U4|U4|inst1|B~7_combout\);

-- Location: FF_X65_Y44_N21
\U4|U4|inst1|B[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|B~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|B\(8));

-- Location: LCCOMB_X65_Y44_N4
\U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\ = \U4|U4|inst1|B\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst1|B\(8),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\);

-- Location: FF_X65_Y44_N5
\U4|U4|inst8|inst4|lpm_ff_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(8));

-- Location: LCCOMB_X65_Y44_N18
\U4|U4|inst1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux6~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # ((\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	combout => \U4|U4|inst1|Mux6~0_combout\);

-- Location: LCCOMB_X65_Y44_N30
\U4|U4|inst1|B~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|B~8_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux6~0_combout\,
	combout => \U4|U4|inst1|B~8_combout\);

-- Location: FF_X65_Y44_N31
\U4|U4|inst1|B[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|B~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|B\(9));

-- Location: FF_X65_Y44_N23
\U4|U4|inst8|inst4|lpm_ff_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg25Mhz~clkctrl_outclk\,
	asdata => \U4|U4|inst1|B\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X61_Y39_N6
\U1|control_v_dut|bus_vga_char[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|bus_vga_char[7]~7_combout\ = (\U1|control_v_dut|WideNor18~combout\ & ((\U1|alu_v_dut|FR_out\(7)))) # (!\U1|control_v_dut|WideNor18~combout\ & (\U1|control_v_dut|m3[7]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[7]~8_combout\,
	datab => \U1|alu_v_dut|FR_out\(7),
	datad => \U1|control_v_dut|WideNor18~combout\,
	combout => \U1|control_v_dut|bus_vga_char[7]~7_combout\);

-- Location: FF_X61_Y39_N7
\U1|control_v_dut|bus_vga_char[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|bus_vga_char[7]~7_combout\,
	asdata => \U1|alu_v_dut|m2\(7),
	sload => \U1|control_v_dut|ALT_INV_WideNor21~combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(7));

-- Location: LCCOMB_X60_Y40_N26
\U1|control_v_dut|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add2~10_combout\ = (\U1|control_v_dut|m3[13]~2_combout\ & (\U1|control_v_dut|Add2~9\ & VCC)) # (!\U1|control_v_dut|m3[13]~2_combout\ & (!\U1|control_v_dut|Add2~9\))
-- \U1|control_v_dut|Add2~11\ = CARRY((!\U1|control_v_dut|m3[13]~2_combout\ & !\U1|control_v_dut|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[13]~2_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add2~9\,
	combout => \U1|control_v_dut|Add2~10_combout\,
	cout => \U1|control_v_dut|Add2~11\);

-- Location: LCCOMB_X62_Y40_N12
\U1|control_v_dut|Selector314~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector314~0_combout\ = (\U1|control_v_dut|bus_vga_char[10]~16_combout\ & (((\U1|alu_v_dut|FR_out\(13)) # (\U1|control_v_dut|bus_vga_char[10]~17_combout\)))) # (!\U1|control_v_dut|bus_vga_char[10]~16_combout\ & 
-- (\U1|control_v_dut|m3[13]~2_combout\ & ((!\U1|control_v_dut|bus_vga_char[10]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	datab => \U1|control_v_dut|m3[13]~2_combout\,
	datac => \U1|alu_v_dut|FR_out\(13),
	datad => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	combout => \U1|control_v_dut|Selector314~0_combout\);

-- Location: LCCOMB_X60_Y40_N10
\U1|control_v_dut|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add1~10_combout\ = (\U1|control_v_dut|m3[13]~2_combout\ & (!\U1|control_v_dut|Add1~9\)) # (!\U1|control_v_dut|m3[13]~2_combout\ & ((\U1|control_v_dut|Add1~9\) # (GND)))
-- \U1|control_v_dut|Add1~11\ = CARRY((!\U1|control_v_dut|Add1~9\) # (!\U1|control_v_dut|m3[13]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|control_v_dut|m3[13]~2_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add1~9\,
	combout => \U1|control_v_dut|Add1~10_combout\,
	cout => \U1|control_v_dut|Add1~11\);

-- Location: LCCOMB_X61_Y40_N24
\U1|control_v_dut|Selector314~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector314~1_combout\ = (\U1|control_v_dut|Selector314~0_combout\ & (((\U1|control_v_dut|Add1~10_combout\) # (!\U1|control_v_dut|bus_vga_char[10]~17_combout\)))) # (!\U1|control_v_dut|Selector314~0_combout\ & 
-- (\U1|control_v_dut|Add2~10_combout\ & (\U1|control_v_dut|bus_vga_char[10]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Add2~10_combout\,
	datab => \U1|control_v_dut|Selector314~0_combout\,
	datac => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	datad => \U1|control_v_dut|Add1~10_combout\,
	combout => \U1|control_v_dut|Selector314~1_combout\);

-- Location: LCCOMB_X62_Y40_N16
\U1|control_v_dut|Selector314~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector314~2_combout\ = (\U1|control_v_dut|WideNor21~combout\ & ((\U1|control_v_dut|Selector314~1_combout\))) # (!\U1|control_v_dut|WideNor21~combout\ & (\U1|alu_v_dut|m2\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor21~combout\,
	datac => \U1|alu_v_dut|m2\(13),
	datad => \U1|control_v_dut|Selector314~1_combout\,
	combout => \U1|control_v_dut|Selector314~2_combout\);

-- Location: FF_X62_Y40_N17
\U1|control_v_dut|bus_vga_char[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector314~2_combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(13));

-- Location: LCCOMB_X60_Y40_N12
\U1|control_v_dut|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add1~12_combout\ = (\U1|control_v_dut|m3[14]~1_combout\ & (\U1|control_v_dut|Add1~11\ $ (GND))) # (!\U1|control_v_dut|m3[14]~1_combout\ & (!\U1|control_v_dut|Add1~11\ & VCC))
-- \U1|control_v_dut|Add1~13\ = CARRY((\U1|control_v_dut|m3[14]~1_combout\ & !\U1|control_v_dut|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[14]~1_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add1~11\,
	combout => \U1|control_v_dut|Add1~12_combout\,
	cout => \U1|control_v_dut|Add1~13\);

-- Location: LCCOMB_X60_Y40_N28
\U1|control_v_dut|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add2~12_combout\ = (\U1|control_v_dut|m3[14]~1_combout\ & ((GND) # (!\U1|control_v_dut|Add2~11\))) # (!\U1|control_v_dut|m3[14]~1_combout\ & (\U1|control_v_dut|Add2~11\ $ (GND)))
-- \U1|control_v_dut|Add2~13\ = CARRY((\U1|control_v_dut|m3[14]~1_combout\) # (!\U1|control_v_dut|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|m3[14]~1_combout\,
	datad => VCC,
	cin => \U1|control_v_dut|Add2~11\,
	combout => \U1|control_v_dut|Add2~12_combout\,
	cout => \U1|control_v_dut|Add2~13\);

-- Location: LCCOMB_X61_Y40_N26
\U1|control_v_dut|Selector313~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector313~0_combout\ = (\U1|control_v_dut|bus_vga_char[10]~16_combout\ & (((\U1|control_v_dut|bus_vga_char[10]~17_combout\)))) # (!\U1|control_v_dut|bus_vga_char[10]~16_combout\ & ((\U1|control_v_dut|bus_vga_char[10]~17_combout\ & 
-- ((\U1|control_v_dut|Add2~12_combout\))) # (!\U1|control_v_dut|bus_vga_char[10]~17_combout\ & (\U1|control_v_dut|m3[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	datab => \U1|control_v_dut|m3[14]~1_combout\,
	datac => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	datad => \U1|control_v_dut|Add2~12_combout\,
	combout => \U1|control_v_dut|Selector313~0_combout\);

-- Location: LCCOMB_X61_Y40_N28
\U1|control_v_dut|Selector313~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector313~1_combout\ = (\U1|control_v_dut|Selector313~0_combout\ & ((\U1|control_v_dut|Add1~12_combout\) # ((!\U1|control_v_dut|bus_vga_char[10]~16_combout\)))) # (!\U1|control_v_dut|Selector313~0_combout\ & 
-- (((\U1|alu_v_dut|FR_out\(14) & \U1|control_v_dut|bus_vga_char[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Add1~12_combout\,
	datab => \U1|alu_v_dut|FR_out\(14),
	datac => \U1|control_v_dut|Selector313~0_combout\,
	datad => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	combout => \U1|control_v_dut|Selector313~1_combout\);

-- Location: LCCOMB_X62_Y40_N22
\U1|control_v_dut|Selector313~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector313~2_combout\ = (\U1|control_v_dut|WideNor21~combout\ & ((\U1|control_v_dut|Selector313~1_combout\))) # (!\U1|control_v_dut|WideNor21~combout\ & (\U1|alu_v_dut|m2\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor21~combout\,
	datab => \U1|alu_v_dut|m2\(14),
	datad => \U1|control_v_dut|Selector313~1_combout\,
	combout => \U1|control_v_dut|Selector313~2_combout\);

-- Location: FF_X62_Y40_N23
\U1|control_v_dut|bus_vga_char[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector313~2_combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(14));

-- Location: LCCOMB_X60_Y40_N14
\U1|control_v_dut|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add1~14_combout\ = \U1|control_v_dut|Add1~13\ $ (\U1|control_v_dut|m3[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3[15]~0_combout\,
	cin => \U1|control_v_dut|Add1~13\,
	combout => \U1|control_v_dut|Add1~14_combout\);

-- Location: LCCOMB_X60_Y40_N30
\U1|control_v_dut|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Add2~14_combout\ = \U1|control_v_dut|Add2~13\ $ (!\U1|control_v_dut|m3[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|control_v_dut|m3[15]~0_combout\,
	cin => \U1|control_v_dut|Add2~13\,
	combout => \U1|control_v_dut|Add2~14_combout\);

-- Location: LCCOMB_X62_Y40_N26
\U1|control_v_dut|Selector312~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector312~0_combout\ = (\U1|control_v_dut|bus_vga_char[10]~16_combout\ & (((\U1|alu_v_dut|FR_out\(15)) # (\U1|control_v_dut|bus_vga_char[10]~17_combout\)))) # (!\U1|control_v_dut|bus_vga_char[10]~16_combout\ & 
-- (\U1|control_v_dut|m3[15]~0_combout\ & ((!\U1|control_v_dut|bus_vga_char[10]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|bus_vga_char[10]~16_combout\,
	datab => \U1|control_v_dut|m3[15]~0_combout\,
	datac => \U1|alu_v_dut|FR_out\(15),
	datad => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	combout => \U1|control_v_dut|Selector312~0_combout\);

-- Location: LCCOMB_X61_Y40_N30
\U1|control_v_dut|Selector312~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector312~1_combout\ = (\U1|control_v_dut|bus_vga_char[10]~17_combout\ & ((\U1|control_v_dut|Selector312~0_combout\ & (\U1|control_v_dut|Add1~14_combout\)) # (!\U1|control_v_dut|Selector312~0_combout\ & 
-- ((\U1|control_v_dut|Add2~14_combout\))))) # (!\U1|control_v_dut|bus_vga_char[10]~17_combout\ & (((\U1|control_v_dut|Selector312~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|Add1~14_combout\,
	datab => \U1|control_v_dut|Add2~14_combout\,
	datac => \U1|control_v_dut|bus_vga_char[10]~17_combout\,
	datad => \U1|control_v_dut|Selector312~0_combout\,
	combout => \U1|control_v_dut|Selector312~1_combout\);

-- Location: LCCOMB_X62_Y40_N24
\U1|control_v_dut|Selector312~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|control_v_dut|Selector312~2_combout\ = (\U1|control_v_dut|WideNor21~combout\ & ((\U1|control_v_dut|Selector312~1_combout\))) # (!\U1|control_v_dut|WideNor21~combout\ & (\U1|alu_v_dut|m2\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|control_v_dut|WideNor21~combout\,
	datac => \U1|alu_v_dut|m2\(15),
	datad => \U1|control_v_dut|Selector312~1_combout\,
	combout => \U1|control_v_dut|Selector312~2_combout\);

-- Location: FF_X62_Y40_N25
\U1|control_v_dut|bus_vga_char[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|ALT_INV_reg1Mhz~clkctrl_outclk\,
	d => \U1|control_v_dut|Selector312~2_combout\,
	ena => \U1|control_v_dut|bus_vga_char[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|control_v_dut|bus_vga_char\(15));

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

ww_VGA_VS <= \VGA_VS~output_o\;

ww_VGA_HS <= \VGA_HS~output_o\;

ww_VGA_BLANK_N <= \VGA_BLANK_N~output_o\;

ww_VGA_CLK <= \VGA_CLK~output_o\;

ww_VGA_R(0) <= \VGA_R[0]~output_o\;

ww_VGA_R(1) <= \VGA_R[1]~output_o\;

ww_VGA_R(2) <= \VGA_R[2]~output_o\;

ww_VGA_R(3) <= \VGA_R[3]~output_o\;

ww_VGA_R(4) <= \VGA_R[4]~output_o\;

ww_VGA_R(5) <= \VGA_R[5]~output_o\;

ww_VGA_R(6) <= \VGA_R[6]~output_o\;

ww_VGA_R(7) <= \VGA_R[7]~output_o\;

ww_VGA_R(8) <= \VGA_R[8]~output_o\;

ww_VGA_R(9) <= \VGA_R[9]~output_o\;

ww_VGA_G(0) <= \VGA_G[0]~output_o\;

ww_VGA_G(1) <= \VGA_G[1]~output_o\;

ww_VGA_G(2) <= \VGA_G[2]~output_o\;

ww_VGA_G(3) <= \VGA_G[3]~output_o\;

ww_VGA_G(4) <= \VGA_G[4]~output_o\;

ww_VGA_G(5) <= \VGA_G[5]~output_o\;

ww_VGA_G(6) <= \VGA_G[6]~output_o\;

ww_VGA_G(7) <= \VGA_G[7]~output_o\;

ww_VGA_G(8) <= \VGA_G[8]~output_o\;

ww_VGA_G(9) <= \VGA_G[9]~output_o\;

ww_VGA_B(0) <= \VGA_B[0]~output_o\;

ww_VGA_B(1) <= \VGA_B[1]~output_o\;

ww_VGA_B(2) <= \VGA_B[2]~output_o\;

ww_VGA_B(3) <= \VGA_B[3]~output_o\;

ww_VGA_B(4) <= \VGA_B[4]~output_o\;

ww_VGA_B(5) <= \VGA_B[5]~output_o\;

ww_VGA_B(6) <= \VGA_B[6]~output_o\;

ww_VGA_B(7) <= \VGA_B[7]~output_o\;

ww_VGA_B(8) <= \VGA_B[8]~output_o\;

ww_VGA_B(9) <= \VGA_B[9]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;
END structure;


