// Seed: 1501683675
module module_0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always if (1'd0) id_3.id_1 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wand id_6,
    output tri0 void id_7,
    output tri1 id_8,
    input tri id_9,
    output tri0 id_10,
    output supply1 id_11
);
  integer id_13 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_14;
endmodule
