// Seed: 4037704535
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output tri id_5,
    input tri id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wire id_11,
    output wire id_12
);
  wire id_14;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    output wor id_3,
    output tri id_4,
    input uwire id_5,
    output tri0 id_6,
    input supply0 id_7,
    input wor id_8,
    output wire id_9,
    output supply0 id_10,
    input wor id_11,
    output tri0 id_12,
    output tri1 id_13,
    input tri0 id_14,
    output wire id_15,
    output supply0 id_16
);
  wire id_18;
  logic [7:0] id_19 = id_19, id_20;
  wire id_21;
  assign id_2 = 1;
  assign id_3 = 1;
  module_0(
      id_7, id_5, id_7, id_2, id_3, id_3, id_14, id_7, id_14, id_7, id_14, id_12, id_9
  );
  wire id_22;
  wire id_23 = id_19[1'b0>=1'b0];
  always_comb @(posedge id_8 ~^ 1'b0) $display(1);
  assign id_0 = 1;
  wire id_24 = id_23;
  wire id_25;
endmodule
