V3 22
FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/OZ-3_System/four_dig_7seg.vhd" 2010/05/16.17:43:09 L.33
EN work/four_dig_7seg 1281983319 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/OZ-3_System/four_dig_7seg.vhd" \
      PB ieee/std_logic_1164 1236108447 PB ieee/std_logic_arith 1236108448 \
      PB ieee/STD_LOGIC_UNSIGNED 1236108449
AR work/four_dig_7seg/Behavioral 1281983320 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/OZ-3_System/four_dig_7seg.vhd" \
      EN work/four_dig_7seg 1281983319
FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/DCMi_80.vhd" 2010/07/21.17:13:28 L.33
EN work/DCMi_80 1281983317 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/DCMi_80.vhd" \
      PB ieee/std_logic_1164 1236108447 PB ieee/NUMERIC_STD 1236108448 LB UNISIM \
      PH unisim/VCOMPONENTS 1236108447
AR work/DCMi_80/BEHAVIORAL 1281983318 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/DCMi_80.vhd" \
      EN work/DCMi_80 1281983317 CP BUFG CP DCM_SP
FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/fifo.vhd" 2010/08/14.17:08:02 L.33
EN work/fifo 1281983315 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/fifo.vhd" \
      PB ieee/std_logic_1164 1236108447
AR work/fifo/fifo_arch 1281983316 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/fifo.vhd" \
      EN work/fifo 1281983315 PB ieee/STD_LOGIC_UNSIGNED 1236108449
FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/memory.vhd" 2010/08/16.13:54:33 L.33
EN work/memory 1281983321 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/memory.vhd" \
      PB ieee/std_logic_1164 1236108447 PB ieee/std_logic_arith 1236108448 \
      PB ieee/STD_LOGIC_UNSIGNED 1236108449
AR work/memory/Behavioral 1281983322 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/memory.vhd" \
      EN work/memory 1281983321 CP fifo
FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/top_level.vhd" 2010/08/16.13:55:15 L.33
EN work/top_level 1281983323 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/top_level.vhd" \
      PB ieee/std_logic_1164 1236108447 PB ieee/std_logic_arith 1236108448 \
      PB ieee/STD_LOGIC_UNSIGNED 1236108449
AR work/top_level/Behavioral 1281983324 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/top_level.vhd" \
      EN work/top_level 1281983323 CP DCMi_80 CP four_dig_7seg CP memory
