#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000011eee70 .scope module, "caminho_tb" "caminho_tb" 2 3;
 .timescale 0 0;
v000000000132b6d0_0 .var "clk_tb", 0 0;
v000000000132ab90_0 .net "mem0", 31 0, v000000000131e210_0;  1 drivers
v000000000132acd0_0 .net "mem1", 31 0, v000000000131ddb0_0;  1 drivers
v000000000132bc70_0 .net "mem10", 31 0, v000000000131df90_0;  1 drivers
v000000000132b8b0_0 .net "mem11", 31 0, v000000000131e490_0;  1 drivers
v000000000132be50_0 .net "mem12", 31 0, v000000000131dbd0_0;  1 drivers
v000000000132c5d0_0 .net "mem13", 31 0, v000000000131e0d0_0;  1 drivers
v000000000132c210_0 .net "mem14", 31 0, v000000000131e670_0;  1 drivers
v000000000132ad70_0 .net "mem15", 31 0, v000000000131dc70_0;  1 drivers
v000000000132b130_0 .net "mem16", 31 0, v000000000131da90_0;  1 drivers
v000000000132af50_0 .net "mem17", 31 0, v000000000131f750_0;  1 drivers
v000000000132b090_0 .net "mem18", 31 0, v000000000131ecb0_0;  1 drivers
v000000000132b1d0_0 .net "mem19", 31 0, v000000000131e170_0;  1 drivers
v000000000132b450_0 .net "mem2", 31 0, v000000000131e2b0_0;  1 drivers
v000000000132b4f0_0 .net "mem20", 31 0, v000000000131ead0_0;  1 drivers
v000000000132b590_0 .net "mem21", 31 0, v000000000131e8f0_0;  1 drivers
v000000000132b950_0 .net "mem22", 31 0, v000000000131e990_0;  1 drivers
v000000000132a910_0 .net "mem23", 31 0, v000000000131e3f0_0;  1 drivers
v000000000132b810_0 .net "mem24", 31 0, v000000000131eb70_0;  1 drivers
v000000000132b9f0_0 .net "mem25", 31 0, v000000000131e530_0;  1 drivers
v000000000132c0d0_0 .net "mem26", 31 0, v000000000131e5d0_0;  1 drivers
v000000000132bb30_0 .net "mem27", 31 0, v000000000131e710_0;  1 drivers
v000000000132c350_0 .net "mem28", 31 0, v000000000131e7b0_0;  1 drivers
v000000000132c3f0_0 .net "mem29", 31 0, v000000000131ec10_0;  1 drivers
v000000000132bef0_0 .net "mem3", 31 0, v000000000131ed50_0;  1 drivers
v000000000132bf90_0 .net "mem30", 31 0, v000000000131ee90_0;  1 drivers
v000000000132c490_0 .net "mem31", 31 0, v000000000131d950_0;  1 drivers
v000000000132c530_0 .net "mem4", 31 0, v000000000131db30_0;  1 drivers
v000000000132c670_0 .net "mem5", 31 0, v000000000131f390_0;  1 drivers
v000000000132c710_0 .net "mem6", 31 0, v000000000131edf0_0;  1 drivers
v000000000132c7b0_0 .net "mem7", 31 0, v000000000131ef30_0;  1 drivers
v000000000132d3c0_0 .net "mem8", 31 0, v000000000131f1b0_0;  1 drivers
v000000000132cce0_0 .net "mem9", 31 0, v000000000131f070_0;  1 drivers
v000000000132e0e0_0 .net "reg0", 31 0, v000000000131faa0_0;  1 drivers
v000000000132dd20_0 .net "reg1", 31 0, v0000000001320b80_0;  1 drivers
v000000000132e720_0 .net "reg10", 31 0, v0000000001320f40_0;  1 drivers
v000000000132e680_0 .net "reg11", 31 0, v0000000001321440_0;  1 drivers
v000000000132cd80_0 .net "reg12", 31 0, v0000000001321120_0;  1 drivers
v000000000132d6e0_0 .net "reg13", 31 0, v0000000001320220_0;  1 drivers
v000000000132d500_0 .net "reg14", 31 0, v0000000001320a40_0;  1 drivers
v000000000132ce20_0 .net "reg15", 31 0, v000000000131fbe0_0;  1 drivers
v000000000132cec0_0 .net "reg16", 31 0, v0000000001320cc0_0;  1 drivers
v000000000132d460_0 .net "reg17", 31 0, v000000000131fa00_0;  1 drivers
v000000000132cba0_0 .net "reg18", 31 0, v0000000001320400_0;  1 drivers
v000000000132ddc0_0 .net "reg19", 31 0, v000000000131fe60_0;  1 drivers
v000000000132cf60_0 .net "reg2", 31 0, v000000000131ffa0_0;  1 drivers
v000000000132c9c0_0 .net "reg20", 31 0, v0000000001320040_0;  1 drivers
v000000000132e4a0_0 .net "reg21", 31 0, v0000000001321300_0;  1 drivers
v000000000132db40_0 .net "reg22", 31 0, v00000000013213a0_0;  1 drivers
v000000000132d000_0 .net "reg23", 31 0, v00000000013200e0_0;  1 drivers
v000000000132d0a0_0 .net "reg24", 31 0, v000000000131fc80_0;  1 drivers
v000000000132de60_0 .net "reg25", 31 0, v00000000013214e0_0;  1 drivers
v000000000132e5e0_0 .net "reg26", 31 0, v0000000001320e00_0;  1 drivers
v000000000132e180_0 .net "reg27", 31 0, v00000000013202c0_0;  1 drivers
v000000000132cc40_0 .net "reg28", 31 0, v00000000013216c0_0;  1 drivers
v000000000132e7c0_0 .net "reg29", 31 0, v000000000131f8c0_0;  1 drivers
v000000000132da00_0 .net "reg3", 31 0, v00000000013204a0_0;  1 drivers
v000000000132d140_0 .net "reg30", 31 0, v0000000001320540_0;  1 drivers
v000000000132d5a0_0 .net "reg31", 31 0, v00000000013205e0_0;  1 drivers
v000000000132df00_0 .net "reg4", 31 0, v0000000001320680_0;  1 drivers
v000000000132ca60_0 .net "reg5", 31 0, v0000000001320860_0;  1 drivers
v000000000132d1e0_0 .net "reg6", 31 0, v0000000001320900_0;  1 drivers
v000000000132e220_0 .net "reg7", 31 0, v00000000013209a0_0;  1 drivers
v000000000132daa0_0 .net "reg8", 31 0, v0000000001322f50_0;  1 drivers
v000000000132e2c0_0 .net "reg9", 31 0, v0000000001322730_0;  1 drivers
v000000000132e360_0 .var "rst_tb", 0 0;
S_00000000012aabf0 .scope module, "main" "main" 2 13, 3 11 0, S_00000000011eee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "reg0";
    .port_info 3 /OUTPUT 32 "reg1";
    .port_info 4 /OUTPUT 32 "reg2";
    .port_info 5 /OUTPUT 32 "reg3";
    .port_info 6 /OUTPUT 32 "reg4";
    .port_info 7 /OUTPUT 32 "reg5";
    .port_info 8 /OUTPUT 32 "reg6";
    .port_info 9 /OUTPUT 32 "reg7";
    .port_info 10 /OUTPUT 32 "reg8";
    .port_info 11 /OUTPUT 32 "reg9";
    .port_info 12 /OUTPUT 32 "reg10";
    .port_info 13 /OUTPUT 32 "reg11";
    .port_info 14 /OUTPUT 32 "reg12";
    .port_info 15 /OUTPUT 32 "reg13";
    .port_info 16 /OUTPUT 32 "reg14";
    .port_info 17 /OUTPUT 32 "reg15";
    .port_info 18 /OUTPUT 32 "reg16";
    .port_info 19 /OUTPUT 32 "reg17";
    .port_info 20 /OUTPUT 32 "reg18";
    .port_info 21 /OUTPUT 32 "reg19";
    .port_info 22 /OUTPUT 32 "reg20";
    .port_info 23 /OUTPUT 32 "reg21";
    .port_info 24 /OUTPUT 32 "reg22";
    .port_info 25 /OUTPUT 32 "reg23";
    .port_info 26 /OUTPUT 32 "reg24";
    .port_info 27 /OUTPUT 32 "reg25";
    .port_info 28 /OUTPUT 32 "reg26";
    .port_info 29 /OUTPUT 32 "reg27";
    .port_info 30 /OUTPUT 32 "reg28";
    .port_info 31 /OUTPUT 32 "reg29";
    .port_info 32 /OUTPUT 32 "reg30";
    .port_info 33 /OUTPUT 32 "reg31";
    .port_info 34 /OUTPUT 32 "mem0";
    .port_info 35 /OUTPUT 32 "mem1";
    .port_info 36 /OUTPUT 32 "mem2";
    .port_info 37 /OUTPUT 32 "mem3";
    .port_info 38 /OUTPUT 32 "mem4";
    .port_info 39 /OUTPUT 32 "mem5";
    .port_info 40 /OUTPUT 32 "mem6";
    .port_info 41 /OUTPUT 32 "mem7";
    .port_info 42 /OUTPUT 32 "mem8";
    .port_info 43 /OUTPUT 32 "mem9";
    .port_info 44 /OUTPUT 32 "mem10";
    .port_info 45 /OUTPUT 32 "mem11";
    .port_info 46 /OUTPUT 32 "mem12";
    .port_info 47 /OUTPUT 32 "mem13";
    .port_info 48 /OUTPUT 32 "mem14";
    .port_info 49 /OUTPUT 32 "mem15";
    .port_info 50 /OUTPUT 32 "mem16";
    .port_info 51 /OUTPUT 32 "mem17";
    .port_info 52 /OUTPUT 32 "mem18";
    .port_info 53 /OUTPUT 32 "mem19";
    .port_info 54 /OUTPUT 32 "mem20";
    .port_info 55 /OUTPUT 32 "mem21";
    .port_info 56 /OUTPUT 32 "mem22";
    .port_info 57 /OUTPUT 32 "mem23";
    .port_info 58 /OUTPUT 32 "mem24";
    .port_info 59 /OUTPUT 32 "mem25";
    .port_info 60 /OUTPUT 32 "mem26";
    .port_info 61 /OUTPUT 32 "mem27";
    .port_info 62 /OUTPUT 32 "mem28";
    .port_info 63 /OUTPUT 32 "mem29";
    .port_info 64 /OUTPUT 32 "mem30";
    .port_info 65 /OUTPUT 32 "mem31";
P_00000000011e3530 .param/l "AUX1" 0 3 72, C4<0101>;
P_00000000011e3568 .param/l "AUX2" 0 3 73, C4<1111>;
P_00000000011e35a0 .param/l "AUX3" 0 3 76, C4<0110>;
P_00000000011e35d8 .param/l "AUX4" 0 3 77, C4<0111>;
P_00000000011e3610 .param/l "EX" 0 3 71, C4<0010>;
P_00000000011e3648 .param/l "FIM" 0 3 79, C4<1001>;
P_00000000011e3680 .param/l "ID" 0 3 70, C4<0001>;
P_00000000011e36b8 .param/l "IF" 0 3 69, C4<0000>;
P_00000000011e36f0 .param/l "MEM" 0 3 74, C4<0011>;
P_00000000011e3728 .param/l "SUMPC" 0 3 78, C4<1000>;
P_00000000011e3760 .param/l "WB" 0 3 75, C4<0100>;
v0000000001322910_0 .net "PC", 31 0, v0000000001322370_0;  1 drivers
v0000000001321c90_0 .net "alucontrol", 3 0, v0000000001322ff0_0;  1 drivers
v0000000001322cd0_0 .net "aluresult1", 0 0, v000000000128dcf0_0;  1 drivers
v0000000001321e70_0 .net "aluresult2", 31 0, v000000000128de30_0;  1 drivers
v00000000013229b0_0 .net "alusrc", 0 0, v00000000013227d0_0;  1 drivers
v0000000001323770_0 .net "branch", 0 0, v0000000001321b50_0;  1 drivers
v0000000001321f10_0 .net "clk", 0 0, v000000000132b6d0_0;  1 drivers
v0000000001321970_0 .var "estado", 3 0;
v0000000001322af0_0 .net "funct3", 2 0, v000000000128d9d0_0;  1 drivers
v0000000001322b90_0 .net "funct7", 6 0, v000000000128da70_0;  1 drivers
v00000000013234f0_0 .net "immediate", 11 0, v000000000128dbb0_0;  1 drivers
v0000000001322e10_0 .net "instrucao", 31 0, v000000000131f430_0;  1 drivers
v0000000001323130_0 .net "mem0", 31 0, v000000000131e210_0;  alias, 1 drivers
v00000000013220f0_0 .net "mem1", 31 0, v000000000131ddb0_0;  alias, 1 drivers
v0000000001321fb0_0 .net "mem10", 31 0, v000000000131df90_0;  alias, 1 drivers
v0000000001322eb0_0 .net "mem11", 31 0, v000000000131e490_0;  alias, 1 drivers
v0000000001321a10_0 .net "mem12", 31 0, v000000000131dbd0_0;  alias, 1 drivers
v0000000001322050_0 .net "mem13", 31 0, v000000000131e0d0_0;  alias, 1 drivers
v0000000001323090_0 .net "mem14", 31 0, v000000000131e670_0;  alias, 1 drivers
v00000000013231d0_0 .net "mem15", 31 0, v000000000131dc70_0;  alias, 1 drivers
v0000000001322230_0 .net "mem16", 31 0, v000000000131da90_0;  alias, 1 drivers
v0000000001323310_0 .net "mem17", 31 0, v000000000131f750_0;  alias, 1 drivers
v00000000013233b0_0 .net "mem18", 31 0, v000000000131ecb0_0;  alias, 1 drivers
v0000000001328750_0 .net "mem19", 31 0, v000000000131e170_0;  alias, 1 drivers
v0000000001327990_0 .net "mem2", 31 0, v000000000131e2b0_0;  alias, 1 drivers
v0000000001329010_0 .net "mem20", 31 0, v000000000131ead0_0;  alias, 1 drivers
v0000000001328250_0 .net "mem21", 31 0, v000000000131e8f0_0;  alias, 1 drivers
v0000000001328a70_0 .net "mem22", 31 0, v000000000131e990_0;  alias, 1 drivers
v0000000001327c10_0 .net "mem23", 31 0, v000000000131e3f0_0;  alias, 1 drivers
v0000000001328cf0_0 .net "mem24", 31 0, v000000000131eb70_0;  alias, 1 drivers
v0000000001327a30_0 .net "mem25", 31 0, v000000000131e530_0;  alias, 1 drivers
v0000000001328390_0 .net "mem26", 31 0, v000000000131e5d0_0;  alias, 1 drivers
v0000000001327df0_0 .net "mem27", 31 0, v000000000131e710_0;  alias, 1 drivers
v0000000001327fd0_0 .net "mem28", 31 0, v000000000131e7b0_0;  alias, 1 drivers
v0000000001327e90_0 .net "mem29", 31 0, v000000000131ec10_0;  alias, 1 drivers
v0000000001329150_0 .net "mem3", 31 0, v000000000131ed50_0;  alias, 1 drivers
v0000000001329330_0 .net "mem30", 31 0, v000000000131ee90_0;  alias, 1 drivers
v00000000013282f0_0 .net "mem31", 31 0, v000000000131d950_0;  alias, 1 drivers
v0000000001328d90_0 .net "mem4", 31 0, v000000000131db30_0;  alias, 1 drivers
v0000000001328bb0_0 .net "mem5", 31 0, v000000000131f390_0;  alias, 1 drivers
v00000000013290b0_0 .net "mem6", 31 0, v000000000131edf0_0;  alias, 1 drivers
v0000000001329290_0 .net "mem7", 31 0, v000000000131ef30_0;  alias, 1 drivers
v0000000001327ad0_0 .net "mem8", 31 0, v000000000131f1b0_0;  alias, 1 drivers
v0000000001327b70_0 .net "mem9", 31 0, v000000000131f070_0;  alias, 1 drivers
v00000000013287f0_0 .net "memread", 0 0, v0000000001321dd0_0;  1 drivers
v0000000001328070_0 .net "memtoreg", 0 0, v0000000001322190_0;  1 drivers
v0000000001328b10_0 .net "memwrite", 0 0, v00000000013236d0_0;  1 drivers
v0000000001329470_0 .net "negativo", 0 0, v000000000131e350_0;  1 drivers
v0000000001328610_0 .net "opcode", 6 0, v000000000131ea30_0;  1 drivers
v0000000001327cb0_0 .net "pcsrc", 0 0, L_00000000012363a0;  1 drivers
v0000000001329650_0 .net "rd", 4 0, v000000000131e850_0;  1 drivers
v00000000013286b0_0 .net "readdata1R", 31 0, L_0000000001235920;  1 drivers
v0000000001328110_0 .net "readdata2R", 31 0, L_00000000012361e0;  1 drivers
v0000000001328e30_0 .net "reddataM", 31 0, v000000000131fd20_0;  1 drivers
v00000000013296f0_0 .net "reg0", 31 0, v000000000131faa0_0;  alias, 1 drivers
v0000000001329790_0 .net "reg1", 31 0, v0000000001320b80_0;  alias, 1 drivers
v0000000001327d50_0 .net "reg10", 31 0, v0000000001320f40_0;  alias, 1 drivers
v0000000001328890_0 .net "reg11", 31 0, v0000000001321440_0;  alias, 1 drivers
v0000000001328570_0 .net "reg12", 31 0, v0000000001321120_0;  alias, 1 drivers
v0000000001328930_0 .net "reg13", 31 0, v0000000001320220_0;  alias, 1 drivers
v0000000001327f30_0 .net "reg14", 31 0, v0000000001320a40_0;  alias, 1 drivers
v00000000013281b0_0 .net "reg15", 31 0, v000000000131fbe0_0;  alias, 1 drivers
v0000000001328c50_0 .net "reg16", 31 0, v0000000001320cc0_0;  alias, 1 drivers
v0000000001328430_0 .net "reg17", 31 0, v000000000131fa00_0;  alias, 1 drivers
v00000000013295b0_0 .net "reg18", 31 0, v0000000001320400_0;  alias, 1 drivers
v0000000001328ed0_0 .net "reg19", 31 0, v000000000131fe60_0;  alias, 1 drivers
v00000000013284d0_0 .net "reg2", 31 0, v000000000131ffa0_0;  alias, 1 drivers
v00000000013289d0_0 .net "reg20", 31 0, v0000000001320040_0;  alias, 1 drivers
v0000000001328f70_0 .net "reg21", 31 0, v0000000001321300_0;  alias, 1 drivers
v00000000013291f0_0 .net "reg22", 31 0, v00000000013213a0_0;  alias, 1 drivers
v00000000013293d0_0 .net "reg23", 31 0, v00000000013200e0_0;  alias, 1 drivers
v0000000001329510_0 .net "reg24", 31 0, v000000000131fc80_0;  alias, 1 drivers
v00000000013278f0_0 .net "reg25", 31 0, v00000000013214e0_0;  alias, 1 drivers
v000000000132a9b0_0 .net "reg26", 31 0, v0000000001320e00_0;  alias, 1 drivers
v000000000132b770_0 .net "reg27", 31 0, v00000000013202c0_0;  alias, 1 drivers
v000000000132aa50_0 .net "reg28", 31 0, v00000000013216c0_0;  alias, 1 drivers
v000000000132c030_0 .net "reg29", 31 0, v000000000131f8c0_0;  alias, 1 drivers
v000000000132b270_0 .net "reg3", 31 0, v00000000013204a0_0;  alias, 1 drivers
v000000000132ba90_0 .net "reg30", 31 0, v0000000001320540_0;  alias, 1 drivers
v000000000132ac30_0 .net "reg31", 31 0, v00000000013205e0_0;  alias, 1 drivers
v000000000132bd10_0 .net "reg4", 31 0, v0000000001320680_0;  alias, 1 drivers
v000000000132aaf0_0 .net "reg5", 31 0, v0000000001320860_0;  alias, 1 drivers
v000000000132b3b0_0 .net "reg6", 31 0, v0000000001320900_0;  alias, 1 drivers
v000000000132ae10_0 .net "reg7", 31 0, v00000000013209a0_0;  alias, 1 drivers
v000000000132aff0_0 .net "reg8", 31 0, v0000000001322f50_0;  alias, 1 drivers
v000000000132aeb0_0 .net "reg9", 31 0, v0000000001322730_0;  alias, 1 drivers
v000000000132c170_0 .net "regiwrite", 0 0, v0000000001321bf0_0;  1 drivers
v000000000132b310_0 .net "rs1", 4 0, v000000000131de50_0;  1 drivers
v000000000132b630_0 .net "rs2", 4 0, v000000000131f110_0;  1 drivers
v000000000132c2b0_0 .net "rst", 0 0, v000000000132e360_0;  1 drivers
v000000000132bdb0_0 .net "tipo", 2 0, v000000000131f2f0_0;  1 drivers
v000000000132bbd0_0 .net "writedataR", 31 0, v0000000001320d60_0;  1 drivers
E_00000000012c1210 .event posedge, v000000000131f610_0, v000000000128d4d0_0;
S_00000000011e37a0 .scope module, "alu" "alu" 3 107, 4 1 0, S_00000000012aabf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata1R";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /INPUT 1 "alusrc";
    .port_info 4 /INPUT 4 "alucontrol";
    .port_info 5 /INPUT 12 "immediate";
    .port_info 6 /OUTPUT 1 "aluresult1";
    .port_info 7 /OUTPUT 32 "aluresult2";
    .port_info 8 /OUTPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "branch";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /INPUT 1 "negativo";
L_00000000012363a0 .functor AND 1, v000000000128dcf0_0, v0000000001321b50_0, C4<1>, C4<1>;
v000000000128d250_0 .net "alucontrol", 3 0, v0000000001322ff0_0;  alias, 1 drivers
v000000000128dcf0_0 .var "aluresult1", 0 0;
v000000000128de30_0 .var "aluresult2", 31 0;
v000000000128d890_0 .net "alusrc", 0 0, v00000000013227d0_0;  alias, 1 drivers
v000000000128d610_0 .net "branch", 0 0, v0000000001321b50_0;  alias, 1 drivers
v000000000128d4d0_0 .net "clk", 0 0, v000000000132b6d0_0;  alias, 1 drivers
v000000000128d1b0_0 .net "estado", 3 0, v0000000001321970_0;  1 drivers
v000000000128dd90_0 .net "immediate", 11 0, v000000000128dbb0_0;  alias, 1 drivers
v000000000128d570_0 .net "negativo", 0 0, v000000000131e350_0;  alias, 1 drivers
v000000000128d750_0 .net "pcsrc", 0 0, L_00000000012363a0;  alias, 1 drivers
v000000000128d2f0_0 .net "readdata1R", 31 0, L_0000000001235920;  alias, 1 drivers
v000000000128d930_0 .net "readdata2R", 31 0, L_00000000012361e0;  alias, 1 drivers
E_00000000012c15d0 .event posedge, v000000000128d4d0_0;
S_0000000001228b80 .scope module, "decodificacao" "decodificacao" 3 91, 5 1 0, S_00000000012aabf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instrucao";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 12 "immediate";
    .port_info 8 /OUTPUT 3 "tipo";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /OUTPUT 1 "negativo";
v000000000128d390_0 .net "clk", 0 0, v000000000132b6d0_0;  alias, 1 drivers
v000000000128d430_0 .net "estado", 3 0, v0000000001321970_0;  alias, 1 drivers
v000000000128d9d0_0 .var "funct3", 2 0;
v000000000128da70_0 .var "funct7", 6 0;
v000000000128dbb0_0 .var "immediate", 11 0;
v000000000131d9f0_0 .net "instrucao", 31 0, v000000000131f430_0;  alias, 1 drivers
v000000000131e350_0 .var "negativo", 0 0;
v000000000131ea30_0 .var "opcode", 6 0;
v000000000131e850_0 .var "rd", 4 0;
v000000000131de50_0 .var "rs1", 4 0;
v000000000131f110_0 .var "rs2", 4 0;
v000000000131f2f0_0 .var "tipo", 2 0;
S_00000000011eaaa0 .scope module, "lerinstrucao" "lerinstrucao" 3 89, 6 1 0, S_00000000012aabf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instrucao";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "estado";
    .port_info 4 /INPUT 1 "rst";
v000000000131def0_0 .net "PC", 31 0, v0000000001322370_0;  alias, 1 drivers
v000000000131efd0_0 .net "clk", 0 0, v000000000132b6d0_0;  alias, 1 drivers
v000000000131e030_0 .net "estado", 3 0, v0000000001321970_0;  alias, 1 drivers
v000000000131f430_0 .var "instrucao", 31 0;
v000000000131f570 .array "instrucoes", 8 0, 31 0;
v000000000131f610_0 .net "rst", 0 0, v000000000132e360_0;  alias, 1 drivers
S_00000000011eac30 .scope module, "memoria" "memoria" 3 111, 7 1 0, S_00000000012aabf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "aluresult2";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /OUTPUT 32 "reddataM";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 1 "memread";
    .port_info 6 /INPUT 12 "immediate";
    .port_info 7 /OUTPUT 32 "mem0";
    .port_info 8 /OUTPUT 32 "mem1";
    .port_info 9 /OUTPUT 32 "mem2";
    .port_info 10 /OUTPUT 32 "mem3";
    .port_info 11 /OUTPUT 32 "mem4";
    .port_info 12 /OUTPUT 32 "mem5";
    .port_info 13 /OUTPUT 32 "mem6";
    .port_info 14 /OUTPUT 32 "mem7";
    .port_info 15 /OUTPUT 32 "mem8";
    .port_info 16 /OUTPUT 32 "mem9";
    .port_info 17 /OUTPUT 32 "mem10";
    .port_info 18 /OUTPUT 32 "mem11";
    .port_info 19 /OUTPUT 32 "mem12";
    .port_info 20 /OUTPUT 32 "mem13";
    .port_info 21 /OUTPUT 32 "mem14";
    .port_info 22 /OUTPUT 32 "mem15";
    .port_info 23 /OUTPUT 32 "mem16";
    .port_info 24 /OUTPUT 32 "mem17";
    .port_info 25 /OUTPUT 32 "mem18";
    .port_info 26 /OUTPUT 32 "mem19";
    .port_info 27 /OUTPUT 32 "mem20";
    .port_info 28 /OUTPUT 32 "mem21";
    .port_info 29 /OUTPUT 32 "mem22";
    .port_info 30 /OUTPUT 32 "mem23";
    .port_info 31 /OUTPUT 32 "mem24";
    .port_info 32 /OUTPUT 32 "mem25";
    .port_info 33 /OUTPUT 32 "mem26";
    .port_info 34 /OUTPUT 32 "mem27";
    .port_info 35 /OUTPUT 32 "mem28";
    .port_info 36 /OUTPUT 32 "mem29";
    .port_info 37 /OUTPUT 32 "mem30";
    .port_info 38 /OUTPUT 32 "mem31";
    .port_info 39 /INPUT 4 "estado";
    .port_info 40 /OUTPUT 32 "writedataR";
    .port_info 41 /INPUT 1 "rst";
v000000000131f4d0_0 .net "aluresult2", 31 0, v000000000128de30_0;  alias, 1 drivers
v000000000131f6b0_0 .net "clk", 0 0, v000000000132b6d0_0;  alias, 1 drivers
v000000000131dd10_0 .net "estado", 3 0, v0000000001321970_0;  alias, 1 drivers
v000000000131d8b0_0 .net "immediate", 11 0, v000000000128dbb0_0;  alias, 1 drivers
v000000000131e210_0 .var "mem0", 31 0;
v000000000131ddb0_0 .var "mem1", 31 0;
v000000000131df90_0 .var "mem10", 31 0;
v000000000131e490_0 .var "mem11", 31 0;
v000000000131dbd0_0 .var "mem12", 31 0;
v000000000131e0d0_0 .var "mem13", 31 0;
v000000000131e670_0 .var "mem14", 31 0;
v000000000131dc70_0 .var "mem15", 31 0;
v000000000131da90_0 .var "mem16", 31 0;
v000000000131f750_0 .var "mem17", 31 0;
v000000000131ecb0_0 .var "mem18", 31 0;
v000000000131e170_0 .var "mem19", 31 0;
v000000000131e2b0_0 .var "mem2", 31 0;
v000000000131ead0_0 .var "mem20", 31 0;
v000000000131e8f0_0 .var "mem21", 31 0;
v000000000131e990_0 .var "mem22", 31 0;
v000000000131e3f0_0 .var "mem23", 31 0;
v000000000131eb70_0 .var "mem24", 31 0;
v000000000131e530_0 .var "mem25", 31 0;
v000000000131e5d0_0 .var "mem26", 31 0;
v000000000131e710_0 .var "mem27", 31 0;
v000000000131e7b0_0 .var "mem28", 31 0;
v000000000131ec10_0 .var "mem29", 31 0;
v000000000131ed50_0 .var "mem3", 31 0;
v000000000131ee90_0 .var "mem30", 31 0;
v000000000131d950_0 .var "mem31", 31 0;
v000000000131db30_0 .var "mem4", 31 0;
v000000000131f390_0 .var "mem5", 31 0;
v000000000131edf0_0 .var "mem6", 31 0;
v000000000131ef30_0 .var "mem7", 31 0;
v000000000131f1b0_0 .var "mem8", 31 0;
v000000000131f070_0 .var "mem9", 31 0;
v000000000131f250 .array "memoria", 31 0, 31 0;
v0000000001321760_0 .net "memread", 0 0, v0000000001321dd0_0;  alias, 1 drivers
v0000000001320ae0_0 .net "memwrite", 0 0, v00000000013236d0_0;  alias, 1 drivers
v000000000131f960_0 .net "readdata2R", 31 0, L_00000000012361e0;  alias, 1 drivers
v000000000131fd20_0 .var "reddataM", 31 0;
v000000000131ff00_0 .net "rst", 0 0, v000000000132e360_0;  alias, 1 drivers
v0000000001320d60_0 .var "writedataR", 31 0;
S_000000000120feb0 .scope module, "registradores" "registradores" 3 99, 8 1 0, S_00000000012aabf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /OUTPUT 32 "readdata1R";
    .port_info 5 /OUTPUT 32 "readdata2R";
    .port_info 6 /INPUT 1 "regiwrite";
    .port_info 7 /INPUT 1 "memtoreg";
    .port_info 8 /INPUT 32 "writedataR";
    .port_info 9 /INPUT 32 "reddataM";
    .port_info 10 /OUTPUT 32 "reg0";
    .port_info 11 /OUTPUT 32 "reg1";
    .port_info 12 /OUTPUT 32 "reg2";
    .port_info 13 /OUTPUT 32 "reg3";
    .port_info 14 /OUTPUT 32 "reg4";
    .port_info 15 /OUTPUT 32 "reg5";
    .port_info 16 /OUTPUT 32 "reg6";
    .port_info 17 /OUTPUT 32 "reg7";
    .port_info 18 /OUTPUT 32 "reg8";
    .port_info 19 /OUTPUT 32 "reg9";
    .port_info 20 /OUTPUT 32 "reg10";
    .port_info 21 /OUTPUT 32 "reg11";
    .port_info 22 /OUTPUT 32 "reg12";
    .port_info 23 /OUTPUT 32 "reg13";
    .port_info 24 /OUTPUT 32 "reg14";
    .port_info 25 /OUTPUT 32 "reg15";
    .port_info 26 /OUTPUT 32 "reg16";
    .port_info 27 /OUTPUT 32 "reg17";
    .port_info 28 /OUTPUT 32 "reg18";
    .port_info 29 /OUTPUT 32 "reg19";
    .port_info 30 /OUTPUT 32 "reg20";
    .port_info 31 /OUTPUT 32 "reg21";
    .port_info 32 /OUTPUT 32 "reg22";
    .port_info 33 /OUTPUT 32 "reg23";
    .port_info 34 /OUTPUT 32 "reg24";
    .port_info 35 /OUTPUT 32 "reg25";
    .port_info 36 /OUTPUT 32 "reg26";
    .port_info 37 /OUTPUT 32 "reg27";
    .port_info 38 /OUTPUT 32 "reg28";
    .port_info 39 /OUTPUT 32 "reg29";
    .port_info 40 /OUTPUT 32 "reg30";
    .port_info 41 /OUTPUT 32 "reg31";
    .port_info 42 /INPUT 4 "estado";
    .port_info 43 /INPUT 1 "rst";
L_0000000001235920 .functor BUFZ 32, L_000000000132e540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000012361e0 .functor BUFZ 32, L_000000000132e400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001321580_0 .net *"_ivl_0", 31 0, L_000000000132e540;  1 drivers
v00000000013207c0_0 .net *"_ivl_10", 6 0, L_000000000132d280;  1 drivers
L_000000000132e930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000013211c0_0 .net *"_ivl_13", 1 0, L_000000000132e930;  1 drivers
v0000000001320720_0 .net *"_ivl_2", 6 0, L_000000000132dc80;  1 drivers
L_000000000132e8e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001320fe0_0 .net *"_ivl_5", 1 0, L_000000000132e8e8;  1 drivers
v0000000001321620_0 .net *"_ivl_8", 31 0, L_000000000132e400;  1 drivers
v0000000001320c20 .array "bancoregistradores", 31 0, 31 0;
v0000000001320180_0 .net "clk", 0 0, v000000000132b6d0_0;  alias, 1 drivers
v0000000001321260_0 .net "estado", 3 0, v0000000001321970_0;  alias, 1 drivers
v0000000001321080_0 .net "memtoreg", 0 0, v0000000001322190_0;  alias, 1 drivers
v0000000001320360_0 .net "rd", 4 0, v000000000131e850_0;  alias, 1 drivers
v000000000131fb40_0 .net "readdata1R", 31 0, L_0000000001235920;  alias, 1 drivers
v0000000001320ea0_0 .net "readdata2R", 31 0, L_00000000012361e0;  alias, 1 drivers
v000000000131fdc0_0 .net "reddataM", 31 0, v000000000131fd20_0;  alias, 1 drivers
v000000000131faa0_0 .var "reg0", 31 0;
v0000000001320b80_0 .var "reg1", 31 0;
v0000000001320f40_0 .var "reg10", 31 0;
v0000000001321440_0 .var "reg11", 31 0;
v0000000001321120_0 .var "reg12", 31 0;
v0000000001320220_0 .var "reg13", 31 0;
v0000000001320a40_0 .var "reg14", 31 0;
v000000000131fbe0_0 .var "reg15", 31 0;
v0000000001320cc0_0 .var "reg16", 31 0;
v000000000131fa00_0 .var "reg17", 31 0;
v0000000001320400_0 .var "reg18", 31 0;
v000000000131fe60_0 .var "reg19", 31 0;
v000000000131ffa0_0 .var "reg2", 31 0;
v0000000001320040_0 .var "reg20", 31 0;
v0000000001321300_0 .var "reg21", 31 0;
v00000000013213a0_0 .var "reg22", 31 0;
v00000000013200e0_0 .var "reg23", 31 0;
v000000000131fc80_0 .var "reg24", 31 0;
v00000000013214e0_0 .var "reg25", 31 0;
v0000000001320e00_0 .var "reg26", 31 0;
v00000000013202c0_0 .var "reg27", 31 0;
v00000000013216c0_0 .var "reg28", 31 0;
v000000000131f8c0_0 .var "reg29", 31 0;
v00000000013204a0_0 .var "reg3", 31 0;
v0000000001320540_0 .var "reg30", 31 0;
v00000000013205e0_0 .var "reg31", 31 0;
v0000000001320680_0 .var "reg4", 31 0;
v0000000001320860_0 .var "reg5", 31 0;
v0000000001320900_0 .var "reg6", 31 0;
v00000000013209a0_0 .var "reg7", 31 0;
v0000000001322f50_0 .var "reg8", 31 0;
v0000000001322730_0 .var "reg9", 31 0;
v0000000001323590_0 .net "regiwrite", 0 0, v0000000001321bf0_0;  alias, 1 drivers
v0000000001321d30_0 .net "rs1", 4 0, v000000000131de50_0;  alias, 1 drivers
v0000000001322690_0 .net "rs2", 4 0, v000000000131f110_0;  alias, 1 drivers
v00000000013224b0_0 .net "rst", 0 0, v000000000132e360_0;  alias, 1 drivers
v00000000013225f0_0 .net "writedataR", 31 0, v0000000001320d60_0;  alias, 1 drivers
L_000000000132e540 .array/port v0000000001320c20, L_000000000132dc80;
L_000000000132dc80 .concat [ 5 2 0 0], v000000000131de50_0, L_000000000132e8e8;
L_000000000132e400 .array/port v0000000001320c20, L_000000000132d280;
L_000000000132d280 .concat [ 5 2 0 0], v000000000131f110_0, L_000000000132e930;
S_00000000011b74c0 .scope module, "sinaisdecontrole" "sinaisdecontrole" 3 95, 9 1 0, S_00000000012aabf0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "tipo";
    .port_info 1 /OUTPUT 1 "regiwrite";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 4 "alucontrol";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 4 "estado";
v0000000001322ff0_0 .var "alucontrol", 3 0;
v0000000001322d70_0 .var "aluop", 1 0;
v00000000013227d0_0 .var "alusrc", 0 0;
v0000000001321b50_0 .var "branch", 0 0;
v0000000001323450_0 .net "clk", 0 0, v000000000132b6d0_0;  alias, 1 drivers
v0000000001321ab0_0 .net "estado", 3 0, v0000000001321970_0;  alias, 1 drivers
v0000000001323630_0 .net "funct3", 2 0, v000000000128d9d0_0;  alias, 1 drivers
v0000000001322c30_0 .net "funct7", 6 0, v000000000128da70_0;  alias, 1 drivers
v0000000001321dd0_0 .var "memread", 0 0;
v0000000001322190_0 .var "memtoreg", 0 0;
v00000000013236d0_0 .var "memwrite", 0 0;
v0000000001321bf0_0 .var "regiwrite", 0 0;
v0000000001322870_0 .net "tipo", 2 0, v000000000131f2f0_0;  alias, 1 drivers
S_000000000124c360 .scope module, "somapc" "somapc" 3 86, 10 1 0, S_00000000012aabf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 12 "immediate";
    .port_info 4 /INPUT 4 "estado";
    .port_info 5 /INPUT 1 "negativo";
    .port_info 6 /INPUT 1 "rst";
v0000000001322370_0 .var "PC", 31 0;
v0000000001322410_0 .net "clk", 0 0, v000000000132b6d0_0;  alias, 1 drivers
v0000000001322550_0 .net "estado", 3 0, v0000000001321970_0;  alias, 1 drivers
v00000000013222d0_0 .net "immediate", 11 0, v000000000128dbb0_0;  alias, 1 drivers
v00000000013218d0_0 .net "negativo", 0 0, v000000000131e350_0;  alias, 1 drivers
v0000000001322a50_0 .net "pcsrc", 0 0, L_00000000012363a0;  alias, 1 drivers
v0000000001323270_0 .net "rst", 0 0, v000000000132e360_0;  alias, 1 drivers
    .scope S_000000000124c360;
T_0 ;
    %wait E_00000000012c15d0;
    %load/vec4 v0000000001323270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001322370_0, 0;
T_0.0 ;
    %load/vec4 v0000000001322550_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000001322a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000000001322370_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000001322370_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v00000000013218d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.7, 4;
    %load/vec4 v0000000001322370_0;
    %load/vec4 v00000000013222d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v0000000001322370_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0000000001322370_0;
    %load/vec4 v00000000013222d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v0000000001322370_0, 0;
T_0.8 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000011eaaa0;
T_1 ;
    %wait E_00000000012c15d0;
    %load/vec4 v000000000131f610_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 40963, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f570, 0, 4;
    %pushi/vec4 2204195, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f570, 0, 4;
    %pushi/vec4 1079149235, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f570, 0, 4;
    %pushi/vec4 6505267, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f570, 0, 4;
    %pushi/vec4 10650259, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f570, 0, 4;
    %pushi/vec4 5526579, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f570, 0, 4;
    %pushi/vec4 1123, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f570, 0, 4;
    %pushi/vec4 5407411, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f570, 0, 4;
T_1.0 ;
    %load/vec4 v000000000131e030_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %ix/getv 4, v000000000131def0_0;
    %load/vec4a v000000000131f570, 4;
    %assign/vec4 v000000000131f430_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001228b80;
T_2 ;
    %wait E_00000000012c15d0;
    %load/vec4 v000000000128d430_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000000000131e850_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000000000131de50_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v000000000128d9d0_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v000000000128dbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131e350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000131f2f0_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000000000131e850_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000000000131de50_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v000000000128d9d0_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 12, 20, 6;
    %inv;
    %addi 1, 0, 12;
    %assign/vec4 v000000000128dbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000131e350_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v000000000128dbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131e350_0, 0;
T_2.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000131f2f0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000128dbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131e350_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000000000131de50_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000000000131f110_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v000000000128d9d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000131f2f0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v000000000128da70_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000000000131f110_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000000000131de50_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v000000000131e850_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v000000000128d9d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000131f2f0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000131d9f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000131d9f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %addi 1, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000000000128dbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000131e350_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000131d9f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000131d9f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000000000128dbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000131e350_0, 0;
T_2.11 ;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v000000000131de50_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v000000000131f110_0, 0;
    %load/vec4 v000000000131d9f0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v000000000128d9d0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000000000131f2f0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000011b74c0;
T_3 ;
    %wait E_00000000012c15d0;
    %load/vec4 v0000000001321ab0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000000001322870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0000000001323630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.8 ;
    %load/vec4 v0000000001322c30_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.0 ;
    %load/vec4 v0000000001321ab0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v0000000001322870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.24;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.24;
T_3.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0000000001323630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.25 ;
    %load/vec4 v0000000001322c30_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %jmp T_3.33;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0000000001323630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %jmp T_3.36;
T_3.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013236d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001321dd0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000001322ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001321b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001322190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013227d0_0, 0;
    %jmp T_3.36;
T_3.36 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.17 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000120feb0;
T_4 ;
    %wait E_00000000012c15d0;
    %load/vec4 v00000000013224b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
T_4.0 ;
    %load/vec4 v0000000001321260_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000000001321260_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000001323590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000000001321080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0000000001320360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %load/vec4 v000000000131fdc0_0;
    %load/vec4 v0000000001320360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
T_4.9 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000000001320360_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %load/vec4 v00000000013225f0_0;
    %load/vec4 v0000000001320360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001320c20, 0, 4;
T_4.11 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v000000000131faa0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320b80_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v000000000131ffa0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v00000000013204a0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320680_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320860_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320900_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v00000000013209a0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001322f50_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001322730_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320f40_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001321440_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001321120_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320220_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320a40_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v000000000131fbe0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320cc0_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v000000000131fa00_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320400_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v000000000131fe60_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320040_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001321300_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v00000000013213a0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v00000000013200e0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v000000000131fc80_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v00000000013214e0_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320e00_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v00000000013202c0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v00000000013216c0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v000000000131f8c0_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v0000000001320540_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001320c20, 4;
    %assign/vec4 v00000000013205e0_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000011e37a0;
T_5 ;
    %wait E_00000000012c15d0;
    %load/vec4 v000000000128d1b0_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v000000000128d1b0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000000000128d890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000000000128d250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v000000000128d2f0_0;
    %load/vec4 v000000000128d930_0;
    %and;
    %assign/vec4 v000000000128de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128dcf0_0, 0;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v000000000128d2f0_0;
    %load/vec4 v000000000128d930_0;
    %or;
    %assign/vec4 v000000000128de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128dcf0_0, 0;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v000000000128d2f0_0;
    %load/vec4 v000000000128d930_0;
    %add;
    %assign/vec4 v000000000128de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128dcf0_0, 0;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v000000000128d2f0_0;
    %load/vec4 v000000000128d930_0;
    %sub;
    %assign/vec4 v000000000128de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128dcf0_0, 0;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v000000000128d2f0_0;
    %load/vec4 v000000000128d930_0;
    %xor;
    %assign/vec4 v000000000128de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128dcf0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v000000000128d2f0_0;
    %ix/getv 4, v000000000128d930_0;
    %shiftr 4;
    %assign/vec4 v000000000128de30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128dcf0_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000000000128d250_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v000000000128d570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v000000000128d2f0_0;
    %load/vec4 v000000000128dd90_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v000000000128de30_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v000000000128d2f0_0;
    %load/vec4 v000000000128dd90_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v000000000128de30_0, 0;
T_5.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128dcf0_0, 0;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v000000000128d570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.19, 4;
    %load/vec4 v000000000128d2f0_0;
    %load/vec4 v000000000128dd90_0;
    %pad/u 32;
    %sub;
    %assign/vec4 v000000000128de30_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v000000000128d2f0_0;
    %load/vec4 v000000000128dd90_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000000000128de30_0, 0;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128dcf0_0, 0;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v000000000128d2f0_0;
    %load/vec4 v000000000128d930_0;
    %sub;
    %assign/vec4 v000000000128de30_0, 0;
    %load/vec4 v000000000128de30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128dcf0_0, 0;
T_5.21 ;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v000000000128d2f0_0;
    %load/vec4 v000000000128d930_0;
    %cmp/ne;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000128dcf0_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000128dcf0_0, 0;
T_5.24 ;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011eac30;
T_6 ;
    %wait E_00000000012c15d0;
    %load/vec4 v000000000131ff00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
T_6.0 ;
    %load/vec4 v000000000131dd10_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v000000000131dd10_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000131dd10_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0000000001320ae0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000000000131f960_0;
    %ix/getv 3, v000000000131f4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000131f250, 0, 4;
T_6.4 ;
    %load/vec4 v0000000001321760_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.6, 4;
    %ix/getv 4, v000000000131f4d0_0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131fd20_0, 0;
T_6.6 ;
    %load/vec4 v000000000131f4d0_0;
    %assign/vec4 v0000000001320d60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e210_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131ddb0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e2b0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131ed50_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131db30_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131f390_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131edf0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131ef30_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131f1b0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131f070_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131df90_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e490_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131dbd0_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e0d0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e670_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131dc70_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131da90_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131f750_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131ecb0_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e170_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131ead0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e8f0_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e990_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e3f0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131eb70_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e530_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e5d0_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e710_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131e7b0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131ec10_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131ee90_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000131f250, 4;
    %assign/vec4 v000000000131d950_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000012aabf0;
T_7 ;
    %wait E_00000000012c1210;
    %load/vec4 v000000000132c2b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000001321970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
    %jmp T_7.13;
T_7.3 ;
    %load/vec4 v0000000001322e10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
T_7.15 ;
    %jmp T_7.13;
T_7.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
    %jmp T_7.13;
T_7.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v000000000132c2b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001321970_0, 0;
T_7.16 ;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000011eee70;
T_8 ;
    %vpi_call 2 26 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000011eee70 {0 0 0};
    %vpi_call 2 28 "$display", "\012Resultados Finais" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000132e360_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000132e360_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 33 "$display", "--------------Memoria--------------" {0 0 0};
    %vpi_call 2 34 "$display", "memoria [0] =  %d", v000000000132ab90_0 {0 0 0};
    %vpi_call 2 35 "$display", "memoria [1] =  %d", v000000000132acd0_0 {0 0 0};
    %vpi_call 2 36 "$display", "memoria [2] =  %d", v000000000132b450_0 {0 0 0};
    %vpi_call 2 37 "$display", "memoria [3] =  %d", v000000000132bef0_0 {0 0 0};
    %vpi_call 2 38 "$display", "memoria [4] =  %d", v000000000132c530_0 {0 0 0};
    %vpi_call 2 39 "$display", "memoria [5] =  %d", v000000000132c670_0 {0 0 0};
    %vpi_call 2 40 "$display", "memoria [6] =  %d", v000000000132c710_0 {0 0 0};
    %vpi_call 2 41 "$display", "memoria [7] =  %d", v000000000132c7b0_0 {0 0 0};
    %vpi_call 2 42 "$display", "memoria [8] =  %d", v000000000132d3c0_0 {0 0 0};
    %vpi_call 2 43 "$display", "memoria [9] =  %d", v000000000132cce0_0 {0 0 0};
    %vpi_call 2 44 "$display", "memoria [10] = %d", v000000000132bc70_0 {0 0 0};
    %vpi_call 2 45 "$display", "memoria [11] = %d", v000000000132b8b0_0 {0 0 0};
    %vpi_call 2 46 "$display", "memoria [12] = %d", v000000000132be50_0 {0 0 0};
    %vpi_call 2 47 "$display", "memoria [13] = %d", v000000000132c5d0_0 {0 0 0};
    %vpi_call 2 48 "$display", "memoria [14] = %d", v000000000132c210_0 {0 0 0};
    %vpi_call 2 49 "$display", "memoria [15] = %d", v000000000132ad70_0 {0 0 0};
    %vpi_call 2 50 "$display", "memoria [16] = %d", v000000000132b130_0 {0 0 0};
    %vpi_call 2 51 "$display", "memoria [17] = %d", v000000000132af50_0 {0 0 0};
    %vpi_call 2 52 "$display", "memoria [18] = %d", v000000000132b090_0 {0 0 0};
    %vpi_call 2 53 "$display", "memoria [19] = %d", v000000000132b1d0_0 {0 0 0};
    %vpi_call 2 54 "$display", "memoria [20] = %d", v000000000132b4f0_0 {0 0 0};
    %vpi_call 2 55 "$display", "memoria [21] = %d", v000000000132b590_0 {0 0 0};
    %vpi_call 2 56 "$display", "memoria [22] = %d", v000000000132b950_0 {0 0 0};
    %vpi_call 2 57 "$display", "memoria [23] = %d", v000000000132a910_0 {0 0 0};
    %vpi_call 2 58 "$display", "memoria [24] = %d", v000000000132b810_0 {0 0 0};
    %vpi_call 2 59 "$display", "memoria [25] = %d", v000000000132b9f0_0 {0 0 0};
    %vpi_call 2 60 "$display", "memoria [26] = %d", v000000000132c0d0_0 {0 0 0};
    %vpi_call 2 61 "$display", "memoria [27] = %d", v000000000132bb30_0 {0 0 0};
    %vpi_call 2 62 "$display", "memoria [28] = %d", v000000000132c350_0 {0 0 0};
    %vpi_call 2 63 "$display", "memoria [29] = %d", v000000000132c3f0_0 {0 0 0};
    %vpi_call 2 64 "$display", "memoria [30] = %d", v000000000132bf90_0 {0 0 0};
    %vpi_call 2 65 "$display", "memoria [31] = %d", v000000000132c490_0 {0 0 0};
    %vpi_call 2 66 "$display", "--------------Registradores--------------" {0 0 0};
    %vpi_call 2 67 "$display", "Registrador [0] =  %d", v000000000132e0e0_0 {0 0 0};
    %vpi_call 2 68 "$display", "Registrador [1] =  %d", v000000000132dd20_0 {0 0 0};
    %vpi_call 2 69 "$display", "Registrador [2] =  %d", v000000000132cf60_0 {0 0 0};
    %vpi_call 2 70 "$display", "Registrador [3] =  %d", v000000000132da00_0 {0 0 0};
    %vpi_call 2 71 "$display", "Registrador [4] =  %d", v000000000132df00_0 {0 0 0};
    %vpi_call 2 72 "$display", "Registrador [5] =  %d", v000000000132ca60_0 {0 0 0};
    %vpi_call 2 73 "$display", "Registrador [6] =  %d", v000000000132d1e0_0 {0 0 0};
    %vpi_call 2 74 "$display", "Registrador [7] =  %d", v000000000132e220_0 {0 0 0};
    %vpi_call 2 75 "$display", "Registrador [8] =  %d", v000000000132daa0_0 {0 0 0};
    %vpi_call 2 76 "$display", "Registrador [9] =  %d", v000000000132e2c0_0 {0 0 0};
    %vpi_call 2 77 "$display", "Registrador [10] = %d", v000000000132e720_0 {0 0 0};
    %vpi_call 2 78 "$display", "Registrador [11] = %d", v000000000132e680_0 {0 0 0};
    %vpi_call 2 79 "$display", "Registrador [12] = %d", v000000000132cd80_0 {0 0 0};
    %vpi_call 2 80 "$display", "Registrador [13] = %d", v000000000132d6e0_0 {0 0 0};
    %vpi_call 2 81 "$display", "Registrador [14] = %d", v000000000132d500_0 {0 0 0};
    %vpi_call 2 82 "$display", "Registrador [15] = %d", v000000000132ce20_0 {0 0 0};
    %vpi_call 2 83 "$display", "Registrador [16] = %d", v000000000132cec0_0 {0 0 0};
    %vpi_call 2 84 "$display", "Registrador [17] = %d", v000000000132d460_0 {0 0 0};
    %vpi_call 2 85 "$display", "Registrador [18] = %d", v000000000132cba0_0 {0 0 0};
    %vpi_call 2 86 "$display", "Registrador [19] = %d", v000000000132ddc0_0 {0 0 0};
    %vpi_call 2 87 "$display", "Registrador [20] = %d", v000000000132c9c0_0 {0 0 0};
    %vpi_call 2 88 "$display", "Registrador [21] = %d", v000000000132e4a0_0 {0 0 0};
    %vpi_call 2 89 "$display", "Registrador [22] = %d", v000000000132db40_0 {0 0 0};
    %vpi_call 2 90 "$display", "Registrador [23] = %d", v000000000132d000_0 {0 0 0};
    %vpi_call 2 91 "$display", "Registrador [24] = %d", v000000000132d0a0_0 {0 0 0};
    %vpi_call 2 92 "$display", "Registrador [25] = %d", v000000000132de60_0 {0 0 0};
    %vpi_call 2 93 "$display", "Registrador [26] = %d", v000000000132e5e0_0 {0 0 0};
    %vpi_call 2 94 "$display", "Registrador [27] = %d", v000000000132e180_0 {0 0 0};
    %vpi_call 2 95 "$display", "Registrador [28] = %d", v000000000132cc40_0 {0 0 0};
    %vpi_call 2 96 "$display", "Registrador [29] = %d", v000000000132e7c0_0 {0 0 0};
    %vpi_call 2 97 "$display", "Registrador [30] = %d", v000000000132d140_0 {0 0 0};
    %vpi_call 2 98 "$display", "Registrador [31] = %d", v000000000132d5a0_0 {0 0 0};
    %vpi_call 2 99 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000000011eee70;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000132b6d0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00000000011eee70;
T_10 ;
    %delay 1, 0;
    %load/vec4 v000000000132b6d0_0;
    %inv;
    %store/vec4 v000000000132b6d0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./main.v";
    "./modulos/alu.v";
    "./modulos/decodificacao.v";
    "./modulos/lerinstrucao.v";
    "./modulos/memoria.v";
    "./modulos/registradores.v";
    "./modulos/sinaisdecontrole.v";
    "./modulos/somapc.v";
