{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720705240919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720705240920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 10:40:40 2024 " "Processing started: Thu Jul 11 10:40:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720705240920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720705240920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map pacemaker -c pacemaker --generate_functional_sim_netlist " "Command: quartus_map pacemaker -c pacemaker --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720705240921 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720705241056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2-behav " "Found design unit 1: reg2-behav" {  } { { "reg2.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/reg2.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720705241405 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Found entity 1: reg2" {  } { { "reg2.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/reg2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720705241405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720705241405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_circ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comb_circ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circ_comb-behav " "Found design unit 1: circ_comb-behav" {  } { { "comb_circ.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/comb_circ.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720705241406 ""} { "Info" "ISGN_ENTITY_NAME" "1 circ_comb " "Found entity 1: circ_comb" {  } { { "comb_circ.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/comb_circ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720705241406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720705241406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacemaker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pacemaker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacemaker-behavior " "Found design unit 1: pacemaker-behavior" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/pacemaker.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720705241407 ""} { "Info" "ISGN_ENTITY_NAME" "1 pacemaker " "Found entity 1: pacemaker" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/pacemaker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720705241407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720705241407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavior " "Found design unit 1: counter-behavior" {  } { { "counter.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720705241408 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720705241408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720705241408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pacemaker " "Elaborating entity \"pacemaker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720705241458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2 reg2:u1 " "Elaborating entity \"reg2\" for hierarchy \"reg2:u1\"" {  } { { "pacemaker.vhd" "u1" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/pacemaker.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720705241468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circ_comb circ_comb:u2 " "Elaborating entity \"circ_comb\" for hierarchy \"circ_comb:u2\"" {  } { { "pacemaker.vhd" "u2" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/pacemaker.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720705241471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u3 " "Elaborating entity \"counter\" for hierarchy \"counter:u3\"" {  } { { "pacemaker.vhd" "u3" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/pacemaker.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720705241474 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_var counter.vhd(29) " "VHDL Process Statement warning at counter.vhd(29): signal \"q_var\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab-portas-logicas/counter.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1720705241474 "|pacemaker|counter:u3"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720705241574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 10:40:41 2024 " "Processing ended: Thu Jul 11 10:40:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720705241574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720705241574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720705241574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720705241574 ""}
