library IEEE;
use IEEE.std_logic_1164.all;

entity mult is
  port (op1 : in std_logic_vector(7 downto 0);
        op2 : in std_logic_vector(7 downto 0);
       rslt : out std_logic_vector(15 downto 0));
end mult;

architecture behaviour of mult is
  signal wire00 : std_logic;
  signal wire10, wire01 : std_logic;
  signal wire20, wire11, wire02 : std_logic;
  signal wire30, wire21, wire12, wire03 : std_logic;
  signal wire40, wire31, wire22, wire13, wire04 : std_logic;
  signal wire50, wire41, wire32, wire23, wire14, wire05 : std_logic;
  signal wire60, wire51, wire42, wire33, wire24, wire15, wire06 : std_logic;
  signal wire70, wire61, wire52, wire43, wire34, wire25, wire16, wire07 : std_logic;

  signal         wire71, wire62, wire53, wire44, wire35, wire26, wire17 : std_logic;
  signal                 wire72, wire63, wire54, wire45, wire36, wire27 : std_logic;
  signal                         wire73, wire64, wire55, wire46, wire37 : std_logic;
  signal                                 wire74, wire65, wire56, wire47 : std_logic;
  signal                                         wire75, wire66, wire57 : std_logic;
  signal                                                 wire76, wire67 : std_logic;
  signal                                                         wire77 : std_logic;

  signal sum00 : std_logic;
  signal sum10, sum01 : std_logic;
  signal sum20, sum11, sum02 : std_logic;
  signal sum30, sum21, sum12, sum03 : std_logic;
  signal sum40, sum31, sum22, sum13, sum04 : std_logic;
  signal sum50, sum41, sum32, sum23, sum14, sum05 : std_logic;
  signal sum60, sum51, sum42, sum33, sum24, sum15, sum06 : std_logic;

  signal sum70, sum61, sum52, sum43, sum34, sum25, sum16 : std_logic;
  signal        sum71, sum62, sum53, sum44, sum35, sum26 : std_logic;
  signal               sum72, sum63, sum54, sum45, sum36 : std_logic;
  signal                      sum73, sum64, sum55, sum46 : std_logic;
  signal                             sum74, sum65, sum56 : std_logic;
  signal                                    sum75, sum66 : std_logic;
  signal                                           sum76 : std_logic;

  signal carry00 : std_logic;
  signal carry10, carry01 : std_logic;
  signal carry20, carry11, carry02 : std_logic;
  signal carry30, carry21, carry12, carry03 : std_logic;
  signal carry40, carry31, carry22, carry13, carry04 : std_logic;
  signal carry50, carry41, carry32, carry23, carry14, carry05 : std_logic;
  signal carry60, carry51, carry42, carry33, carry24, carry15, carry06 : std_logic;

  signal carry70, carry61, carry52, carry43, carry34, carry25, carry16 : std_logic;
  signal          carry71, carry62, carry53, carry44, carry35, carry26 : std_logic;
  signal                   carry72, carry63, carry54, carry45, carry36 : std_logic;
  signal                            carry73, carry64, carry55, carry46 : std_logic;
  signal                                     carry74, carry65, carry56 : std_logic;
  signal                                              carry75, carry66 : std_logic;
  signal                                                       carry76 : std_logic;

begin
  wire00 <= op1(0) and op2(0);
  wire10 <= op1(1) and op2(0);
  wire01 <= op1(0) and op2(1);
  wire20 <= op1(2) and op2(0);
  wire11 <= op1(1) and op2(1);
  wire02 <= op1(0) and op2(2);
  wire30 <= op1(3) and op2(0);
  wire21 <= op1(2) and op2(1);
  wire12 <= op1(1) and op2(2);
  wire03 <= op1(0) and op2(3);
  wire40 <= op1(4) and op2(0);
  wire31 <= op1(3) and op2(1);
  wire22 <= op1(2) and op2(2);
  wire13 <= op1(1) and op2(3);
  wire04 <= op1(0) and op2(4);
  wire50 <= op1(5) and op2(0);
  wire41 <= op1(4) and op2(1);
  wire32 <= op1(3) and op2(2);
  wire23 <= op1(2) and op2(3);
  wire14 <= op1(1) and op2(4);
  wire05 <= op1(0) and op2(5);
  wire60 <= op1(6) and op2(0);
  wire51 <= op1(5) and op2(1);
  wire42 <= op1(4) and op2(2);
  wire33 <= op1(3) and op2(3);
  wire24 <= op1(2) and op2(4);
  wire15 <= op1(1) and op2(5);
  wire06 <= op1(0) and op2(6);
  wire70 <= op1(7) and op2(0);
  wire61 <= op1(6) and op2(1);
  wire52 <= op1(5) and op2(2);
  wire43 <= op1(4) and op2(3);
  wire34 <= op1(3) and op2(4);
  wire25 <= op1(2) and op2(5);
  wire16 <= op1(1) and op2(6);
  wire07 <= op1(0) and op2(7);
  
  wire71 <= op1(7) and op2(1);
  wire62 <= op1(6) and op2(2);
  wire53 <= op1(5) and op2(3);
  wire44 <= op1(4) and op2(4);
  wire35 <= op1(3) and op2(5);
  wire26 <= op1(2) and op2(6);
  wire17 <= op1(1) and op2(7);
  wire72 <= op1(7) and op2(2);
  wire63 <= op1(6) and op2(3);
  wire54 <= op1(5) and op2(4);
  wire45 <= op1(4) and op2(5);
  wire36 <= op1(3) and op2(6);
  wire27 <= op1(2) and op2(7);
  wire73 <= op1(7) and op2(3);
  wire64 <= op1(6) and op2(4);
  wire55 <= op1(5) and op2(5);
  wire46 <= op1(4) and op2(6);
  wire37 <= op1(3) and op2(7);
  wire74 <= op1(7) and op2(4);
  wire65 <= op1(6) and op2(5);
  wire56 <= op1(5) and op2(6);
  wire47 <= op1(4) and op2(7);
  wire75 <= op1(7) and op2(5);
  wire66 <= op1(6) and op2(6);
  wire57 <= op1(5) and op2(7);
  wire76 <= op1(7) and op2(6);
  wire67 <= op1(6) and op2(7);
  wire77 <= op1(7) and op2(7);
  
  sum00 <= wire10 xor wire01;
  carry00 <= wire10 and wire01;
  sum10 <= wire20 xor wire11 xor carry00;
  carry10 <= (wire20 and wire11) or (wire20 and carry00) or (wire11 and carry00);
  sum01 <= sum10 xor wire02;
  carry01 <= sum10 and wire02;
  sum20 <= wire30 xor wire21 xor carry10;
  carry20 <= (wire30 and wire21) or (wire30 and carry10) or (wire21 and carry10);
  sum11 <= sum20 xor wire12 xor carry01;
  carry11 <= (sum20 and wire12) or (sum20 and carry01) or (wire12 and carry01);
  sum02 <= sum11 xor wire03;
  carry02 <= sum11 and wire03;
  sum30 <= wire40 xor wire31 xor carry20;
  carry30 <= (wire40 and wire31) or (wire40 and carry20) or (wire31 and carry20);
  sum21 <= sum30 xor wire22 xor carry11;
  carry21 <= (sum30 and wire22) or (sum30 and carry11) or (wire22 and carry11);
  sum12 <= sum21 xor wire13 xor carry02;
  carry12 <= (sum21 and wire13) or (sum21 and carry02) or (wire13 and carry02);
  sum03 <= sum12 xor wire04;
  carry03 <= sum12 and wire04;
  sum40 <= wire50 xor wire41 xor carry30;
  carry40 <= (wire50 and wire41) or (wire50 and carry30) or (wire41 and carry30);
  sum31 <= sum40 xor wire32 xor carry21;
  carry31 <= (sum40 and wire32) or (sum40 and carry21) or (wire32 and carry21);
  sum22 <= sum31 xor wire23 xor carry12;
  carry22 <= (sum31 and wire23) or (sum31 and carry12) or (wire23 and carry12);
  sum13 <= sum22 xor wire14 xor carry03;
  carry13 <= (sum22 and wire14) or (sum22 and carry03) or (wire14 and carry03);
  sum04 <= sum13 xor wire05;
  carry04 <= sum13 and wire05;
  sum50 <= wire60 xor wire51 xor carry40;
  carry50 <= (wire60 and wire51) or (wire60 and carry40) or (wire51 and carry40);
  sum41 <= sum50 xor wire42 xor carry31;
  carry41 <= (sum50 and wire42) or (sum50 and carry31) or (wire42 and carry31);
  sum32 <= sum41 xor wire33 xor carry22;
  carry32 <= (sum41 and wire33) or (sum41 and carry22) or (wire33 and carry22);
  sum23 <= sum32 xor wire24 xor carry13;
  carry23 <= (sum32 and wire24) or (sum32 and carry13) or (wire24 and carry13);
  sum14 <= sum23 xor wire15 xor carry04;
  carry14 <= (sum23 and wire15) or (sum23 and carry04) or (wire15 and carry04);
  sum05 <= sum14 xor wire06;
  carry05 <= sum14 and wire06;
  sum60 <= wire70 xor wire61 xor carry50;
  carry60 <= (wire70 and wire61) or (wire70 and carry50) or (wire61 and carry50);
  sum51 <= sum60 xor wire52 xor carry41;
  carry51 <= (sum60 and wire52) or (sum60 and carry41) or (wire52 and carry41);
  sum42 <= sum51 xor wire43 xor carry32;
  carry42 <= (sum51 and wire43) or (sum51 and carry32) or (wire43 and carry32);
  sum33 <= sum42 xor wire34 xor carry23;
  carry33 <= (sum42 and wire34) or (sum42 and carry23) or (wire34 and carry23);
  sum24 <= sum33 xor wire25 xor carry14;
  carry24 <= (sum33 and wire25) or (sum33 and carry14) or (wire25 and carry14);
  sum15 <= sum24 xor wire16 xor carry05;
  carry15 <= (sum24 and wire16) or (sum24 and carry05) or (wire16 and carry05);
  sum06 <= sum15 xor wire07;
  carry06 <= sum15 and wire07;

  sum70 <= wire71 xor carry60;
  carry70 <= wire71 and carry60;
  sum61 <= sum70 xor wire62 xor carry51;
  carry61 <= (sum70 and wire62) or (sum70 and carry51) or (wire62 and carry51);
  sum52 <= sum61 xor wire53 xor carry42;
  carry52 <= (sum61 and wire53) or (sum61 and carry42) or (wire53 and carry42);
  sum43 <= sum52 xor wire44 xor carry33;
  carry43 <= (sum52 and wire44) or (sum52 and carry33) or (wire44 and carry33);
  sum34 <= sum43 xor wire35 xor carry24;
  carry34 <= (sum43 and wire35) or (sum43 and carry24) or (wire35 and carry24);
  sum25 <= sum34 xor wire26 xor carry15;
  carry25 <= (sum34 and wire26) or (sum34 and carry15) or (wire26 and carry15);
  sum16 <= sum25 xor wire17 xor carry06;
  carry16 <= (sum25 and wire17) or (sum25 and carry06) or (wire17 and carry06);
  sum71 <= wire72 xor carry61 xor carry70;
  carry71 <= (wire72 and carry61) or (wire72 and carry70) or (carry61 and carry70);
  sum62 <= sum71 xor wire63 xor carry52;
  carry62 <= (sum71 and wire63) or (sum71 and carry52) or (wire63 and carry52);
  sum53 <= sum62 xor wire54 xor carry43;
  carry53 <= (sum62 and wire54) or (sum62 and carry43) or (wire54 and carry43);
  sum44 <= sum53 xor wire45 xor carry34;
  carry44 <= (sum53 and wire45) or (sum53 and carry34) or (wire45 and carry34);
  sum35 <= sum44 xor wire36 xor carry25;
  carry35 <= (sum44 and wire36) or (sum44 and carry25) or (wire36 and carry25);
  sum26 <= sum35 xor wire27 xor carry16;
  carry26 <= (sum35 and wire27) or (sum35 and carry16) or (wire27 and carry16);
  sum72 <= wire73 xor carry62 xor carry71;
  carry72 <= (wire73 and carry62) or (wire73 and carry71) or (carry62 and carry71);
  sum63 <= sum72 xor wire64 xor carry53;
  carry63 <= (sum72 and wire64) or (sum72 and carry53) or (wire64 and carry53);
  sum54 <= sum63 xor wire55 xor carry44;
  carry54 <= (sum63 and wire55) or (sum63 and carry44) or (wire55 and carry44);
  sum45 <= sum54 xor wire46 xor carry35;
  carry45 <= (sum54 and wire46) or (sum54 and carry35) or (wire46 and carry35);
  sum36 <= sum45 xor wire37 xor carry26;
  carry36 <= (sum45 and wire37) or (sum45 and carry26) or (wire37 and carry26);
  sum73 <= wire74 xor carry63 xor carry72;
  carry73 <= (wire74 and carry63) or (wire74 and carry72) or (carry63 and carry72);
  sum64 <= sum73 xor wire65 xor carry54;
  carry64 <= (sum73 and wire65) or (sum73 and carry54) or (wire65 and carry54);
  sum55 <= sum64 xor wire56 xor carry45;
  carry55 <= (sum64 and wire56) or (sum64 and carry45) or (wire56 and carry45);
  sum46 <= sum55 xor wire47 xor carry36;
  carry46 <= (sum55 and wire47) or (sum55 and carry36) or (wire47 and carry36);
  sum74 <= wire75 xor carry64 xor carry73;
  carry74 <= (wire75 and carry64) or (wire75 and carry73) or (carry64 and carry73);
  sum65 <= sum74 xor wire66 xor carry55;
  carry65 <= (sum74 and wire66) or (sum74 and carry55) or (wire66 and carry55);
  sum56 <= sum65 xor wire57 xor carry46;
  carry56 <= (sum65 and wire57) or (sum65 and carry46) or (wire57 and carry46);
  sum75 <= wire76 xor carry65 xor carry74;
  carry75 <= (wire76 and carry65) or (wire76 and carry74) or (carry65 and carry74);
  sum66 <= sum75 xor wire67 xor carry56;
  carry66 <= (sum75 and wire67) or (sum75 and carry56) or (wire67 and carry56);
  sum76 <= wire77 xor carry66 xor carry75;
  carry76 <= (wire77 and carry66) or (wire77 and carry75) or (carry66 and carry75);

  rslt(0) <= wire00;
  rslt(1) <= sum00;
  rslt(2) <= sum01;
  rslt(3) <= sum02;
  rslt(4) <= sum03;
  rslt(5) <= sum04;
  rslt(6) <= sum05;
  rslt(7) <= sum06;
  rslt(8) <= sum16;
  rslt(9) <= sum26;
  rslt(10) <= sum36;
  rslt(11) <= sum46;
  rslt(12) <= sum56;
  rslt(13) <= sum66;
  rslt(14) <= sum76;
  rslt(15) <= carry76;
end behaviour;