/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_61c2134efa994354ad189ce9998f043e.v:1.2-3.12" *)
module top(LacI, AraC, TetR, YFP);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_61c2134efa994354ad189ce9998f043e.v:1.32-1.36" *)
  input AraC;
  wire AraC;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_61c2134efa994354ad189ce9998f043e.v:1.20-1.24" *)
  input LacI;
  wire LacI;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_61c2134efa994354ad189ce9998f043e.v:1.44-1.48" *)
  input TetR;
  wire TetR;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_61c2134efa994354ad189ce9998f043e.v:1.57-1.60" *)
  output YFP;
  wire YFP;
  \$_NOT_  _05_ (
    .A(LacI),
    .Y(_00_)
  );
  \$_NOT_  _06_ (
    .A(AraC),
    .Y(_01_)
  );
  \$_NOT_  _07_ (
    .A(TetR),
    .Y(_02_)
  );
  \$_NOR_  _08_ (
    .A(_00_),
    .B(_01_),
    .Y(_03_)
  );
  \$_NOT_  _09_ (
    .A(_03_),
    .Y(_04_)
  );
  \$_NOR_  _10_ (
    .A(_02_),
    .B(_04_),
    .Y(YFP)
  );
endmodule
