/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire [15:0] _02_;
  reg [10:0] _03_;
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [21:0] celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [31:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_17z = ~(celloutsig_0_1z | celloutsig_0_13z[1]);
  assign celloutsig_0_23z = ~(celloutsig_0_9z | celloutsig_0_12z);
  assign celloutsig_1_12z = _00_ | ~(celloutsig_1_11z);
  assign celloutsig_0_39z = celloutsig_0_23z ^ in_data[46];
  assign celloutsig_1_5z = celloutsig_1_2z ^ celloutsig_1_4z;
  reg [15:0] _10_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 16'h0000;
    else _10_ <= { celloutsig_1_1z[3:1], celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z[4:1], celloutsig_1_1z[1], celloutsig_1_1z[4:1], celloutsig_1_1z[1] };
  assign { _00_, _02_[14:0] } = _10_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 11'h000;
    else _03_ <= celloutsig_0_2z[11:1];
  reg [4:0] _12_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 5'h00;
    else _12_ <= { in_data[35:32], celloutsig_0_10z };
  assign _01_[4:0] = _12_;
  assign celloutsig_0_13z = { celloutsig_0_7z[3:1], celloutsig_0_8z } & { celloutsig_0_7z[15:13], celloutsig_0_5z };
  assign celloutsig_0_10z = { in_data[62:55], celloutsig_0_1z } == _03_[8:0];
  assign celloutsig_1_2z = { in_data[155:152], celloutsig_1_0z } === in_data[113:109];
  assign celloutsig_1_6z = ! { celloutsig_1_1z[4:2], celloutsig_1_0z, _00_, _02_[14:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_5z = ! in_data[10:1];
  assign celloutsig_1_17z = ! { celloutsig_1_13z[29:28], celloutsig_1_14z };
  assign celloutsig_0_9z = ! { celloutsig_0_7z[19:18], celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[190:189], celloutsig_1_1z[4:1], celloutsig_1_1z[1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z } || { _02_[7:2], celloutsig_1_1z[4:1], celloutsig_1_1z[1] };
  assign celloutsig_0_8z = _03_[7] & ~(celloutsig_0_3z);
  assign celloutsig_1_8z = { _02_[4:0], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z } | in_data[131:124];
  assign celloutsig_1_13z = { celloutsig_1_10z[16:3], celloutsig_1_7z, celloutsig_1_10z } | { in_data[138:136], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z[4:1], celloutsig_1_1z[1], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_1_11z = | { celloutsig_1_1z[3], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_12z = | { _03_[4:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_3z = in_data[57] & celloutsig_0_0z[7];
  assign celloutsig_1_14z = celloutsig_1_5z & celloutsig_1_12z;
  assign celloutsig_1_18z = in_data[158] & celloutsig_1_14z;
  assign celloutsig_1_0z = ~^ in_data[142:124];
  assign celloutsig_1_7z = ~^ _02_[13:3];
  assign celloutsig_0_4z = ~^ { in_data[25:23], celloutsig_0_3z };
  assign celloutsig_0_20z = ~^ { in_data[93:87], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[20:5] >>> in_data[82:67];
  assign celloutsig_1_19z = { _02_[10:6], celloutsig_1_2z } >>> { celloutsig_1_8z[4:0], celloutsig_1_17z };
  assign celloutsig_0_2z = in_data[21:0] >>> { in_data[5:2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_40z = { _01_[2:1], celloutsig_0_20z } ^ celloutsig_0_2z[5:3];
  assign celloutsig_1_10z = in_data[163:147] ^ { in_data[185:170], celloutsig_1_4z };
  assign celloutsig_0_7z = celloutsig_0_2z ^ { in_data[60:55], celloutsig_0_0z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z[11] & in_data[24]) | (celloutsig_0_0z[15] & celloutsig_0_0z[5]));
  assign { celloutsig_1_1z[1], celloutsig_1_1z[4:2] } = { celloutsig_1_0z, in_data[158:156] } | { celloutsig_1_0z, in_data[149:148], celloutsig_1_0z };
  assign _01_[5] = celloutsig_0_8z;
  assign _02_[15] = _00_;
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
