{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601111260281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601111260286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 17:07:40 2020 " "Processing started: Sat Sep 26 17:07:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601111260286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111260286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp5_4_1 -c exp5_4_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp5_4_1 -c exp5_4_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111260286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601111260884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601111260884 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_N.v(4) " "Verilog HDL information at div_N.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/div_N.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1601111269677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_n.v 1 1 " "Found 1 design units, including 1 entities, in source file div_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_N " "Found entity 1: div_N" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/div_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601111269678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp5_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file exp5_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp5_4_1 " "Found entity 1: exp5_4_1" {  } { { "exp5_4_1.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/exp5_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601111269682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(10) " "Verilog HDL information at counter.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1601111269685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601111269686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp5_4_1 " "Elaborating entity \"exp5_4_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601111269742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_N div_N:A " "Elaborating entity \"div_N\" for hierarchy \"div_N:A\"" {  } { { "exp5_4_1.v" "A" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/exp5_4_1.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601111269744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 div_N.v(9) " "Verilog HDL assignment warning at div_N.v(9): truncated value with size 32 to match size of target (1)" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/div_N.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601111269745 "|exp5_4_1|div_N:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:B " "Elaborating entity \"counter\" for hierarchy \"counter:B\"" {  } { { "exp5_4_1.v" "B" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/exp5_4_1.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601111269754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(27) " "Verilog HDL assignment warning at counter.v(27): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 counter.v(32) " "Verilog HDL Always Construct warning at counter.v(32): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 counter.v(32) " "Verilog HDL Always Construct warning at counter.v(32): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] counter.v(57) " "Inferred latch for \"HEX1\[0\]\" at counter.v(57)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] counter.v(57) " "Inferred latch for \"HEX1\[1\]\" at counter.v(57)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] counter.v(57) " "Inferred latch for \"HEX1\[2\]\" at counter.v(57)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] counter.v(57) " "Inferred latch for \"HEX1\[3\]\" at counter.v(57)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] counter.v(57) " "Inferred latch for \"HEX1\[4\]\" at counter.v(57)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] counter.v(57) " "Inferred latch for \"HEX1\[5\]\" at counter.v(57)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] counter.v(57) " "Inferred latch for \"HEX1\[6\]\" at counter.v(57)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] counter.v(36) " "Inferred latch for \"HEX0\[0\]\" at counter.v(36)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] counter.v(36) " "Inferred latch for \"HEX0\[1\]\" at counter.v(36)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] counter.v(36) " "Inferred latch for \"HEX0\[2\]\" at counter.v(36)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] counter.v(36) " "Inferred latch for \"HEX0\[3\]\" at counter.v(36)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269756 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] counter.v(36) " "Inferred latch for \"HEX0\[4\]\" at counter.v(36)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269757 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] counter.v(36) " "Inferred latch for \"HEX0\[5\]\" at counter.v(36)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269757 "|exp5_4_1|counter:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] counter.v(36) " "Inferred latch for \"HEX0\[6\]\" at counter.v(36)" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111269757 "|exp5_4_1|counter:B"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Mod0\"" {  } { { "counter.v" "Mod0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601111270058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter:B\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter:B\|Div0\"" {  } { { "counter.v" "Div0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601111270058 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1601111270058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:B\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"counter:B\|lpm_divide:Mod0\"" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601111270123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:B\|lpm_divide:Mod0 " "Instantiated megafunction \"counter:B\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601111270123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601111270123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601111270123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601111270123 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601111270123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601111270170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111270170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601111270189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111270189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601111270208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111270208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:B\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"counter:B\|lpm_divide:Div0\"" {  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601111270227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:B\|lpm_divide:Div0 " "Instantiated megafunction \"counter:B\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601111270227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601111270227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601111270227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601111270227 ""}  } { { "counter.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601111270227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601111270270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111270270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601111270831 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/output_files/exp5_4_1.map.smsg " "Generated suppressed messages file C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/output_files/exp5_4_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111271114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601111271230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601111271230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601111271304 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601111271304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601111271304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601111271304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601111271316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 17:07:51 2020 " "Processing ended: Sat Sep 26 17:07:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601111271316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601111271316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601111271316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601111271316 ""}
