<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 19.16-s053_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID mo.ece.pdx.edu)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sat Apr 15 02:21:31 2023</TD></TR>
<TR><TD>#  Design:          /TD><TD>ORCA_TOP</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>IO Connected to Non-IO Inst</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>IO Connected to Non-IO Inst</B></P></CAPTION>
    <TR>
    <TD>             IO Name<BR></TD>
    <TD>    Non-IO Inst Name<BR></TD>
    <TR>
    <TD>           DFT_sdo_4<BR></TD>
    <TD>I_PCI_TOP/I_PCI_CORE/pad_out_buf_reg_31_<BR></TD>
    <TR>
    <TD>           DFT_sdi_4<BR></TD>
    <TD>I_CLOCKING/pci_rst_n_buf_reg<BR></TD>
    <TR>
    <TD>           DFT_sdo_3<BR></TD>
    <TD>    ls_out_0_DFT_sdo<BR></TD>
    <TR>
    <TD>           DFT_sdi_3<BR></TD>
    <TD> I_BLENDER_0/R_58_IP<BR></TD>
    <TR>
    <TD>           DFT_sdo_2<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/this_addr_g_int_reg_5_<BR></TD>
    <TR>
    <TD>           DFT_sdi_2<BR></TD>
    <TD>I_CLOCKING/sdram_rst_ff_reg<BR></TD>
    <TR>
    <TD>           DFT_sdo_1<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_<BR></TD>
    <TR>
    <TD>           DFT_sdi_1<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_<BR></TD>
    <TR>
    <TD>         sd_DQ_en[0]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_<BR></TD>
    <TR>
    <TD>         sd_DQ_en[1]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_<BR></TD>
    <TR>
    <TD>         sd_DQ_en[2]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_<BR></TD>
    <TR>
    <TD>         sd_DQ_en[3]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_<BR></TD>
    <TR>
    <TD>         sd_DQ_en[4]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_<BR></TD>
    <TR>
    <TD>         sd_DQ_en[5]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_<BR></TD>
    <TR>
    <TD>         sd_DQ_en[6]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_<BR></TD>
    <TR>
    <TD>         sd_DQ_en[7]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_<BR></TD>
    <TR>
    <TD>         sd_DQ_en[8]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_<BR></TD>
    <TR>
    <TD>         sd_DQ_en[9]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[10]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[11]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[12]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[13]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[14]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[15]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[16]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[17]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[18]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[19]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[20]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[21]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[22]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[23]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[24]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[25]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[26]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[27]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[28]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[29]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[30]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_<BR></TD>
    <TR>
    <TD>        sd_DQ_en[31]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_<BR></TD>
    <TR>
    <TD>        sd_DQ_out[0]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183250<BR></TD>
    <TR>
    <TD>        sd_DQ_out[1]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183249<BR></TD>
    <TR>
    <TD>        sd_DQ_out[2]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183247<BR></TD>
    <TR>
    <TD>        sd_DQ_out[3]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183244<BR></TD>
    <TR>
    <TD>        sd_DQ_out[4]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183243<BR></TD>
    <TR>
    <TD>        sd_DQ_out[5]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183242<BR></TD>
    <TR>
    <TD>        sd_DQ_out[6]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183271<BR></TD>
    <TR>
    <TD>        sd_DQ_out[7]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183270<BR></TD>
    <TR>
    <TD>        sd_DQ_out[8]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183268<BR></TD>
    <TR>
    <TD>        sd_DQ_out[9]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183267<BR></TD>
    <TR>
    <TD>       sd_DQ_out[10]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183265<BR></TD>
    <TR>
    <TD>       sd_DQ_out[11]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183262<BR></TD>
    <TR>
    <TD>       sd_DQ_out[12]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183261<BR></TD>
    <TR>
    <TD>       sd_DQ_out[13]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183258<BR></TD>
    <TR>
    <TD>       sd_DQ_out[14]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183256<BR></TD>
    <TR>
    <TD>       sd_DQ_out[15]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183253<BR></TD>
    <TR>
    <TD>       sd_DQ_out[16]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183248<BR></TD>
    <TR>
    <TD>       sd_DQ_out[17]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183246<BR></TD>
    <TR>
    <TD>       sd_DQ_out[18]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183241<BR></TD>
    <TR>
    <TD>       sd_DQ_out[19]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183269<BR></TD>
    <TR>
    <TD>       sd_DQ_out[20]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183266<BR></TD>
    <TR>
    <TD>       sd_DQ_out[21]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183264<BR></TD>
    <TR>
    <TD>       sd_DQ_out[22]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183257<BR></TD>
    <TR>
    <TD>       sd_DQ_out[23]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183263<BR></TD>
    <TR>
    <TD>       sd_DQ_out[24]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183245<BR></TD>
    <TR>
    <TD>       sd_DQ_out[25]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183240<BR></TD>
    <TR>
    <TD>       sd_DQ_out[26]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183254<BR></TD>
    <TR>
    <TD>       sd_DQ_out[27]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183252<BR></TD>
    <TR>
    <TD>       sd_DQ_out[28]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183255<BR></TD>
    <TR>
    <TD>       sd_DQ_out[29]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183260<BR></TD>
    <TR>
    <TD>       sd_DQ_out[30]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183259<BR></TD>
    <TR>
    <TD>       sd_DQ_out[31]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g183251<BR></TD>
    <TR>
    <TD>         sd_DQ_in[0]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_<BR></TD>
    <TR>
    <TD>         sd_DQ_in[1]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_<BR></TD>
    <TR>
    <TD>         sd_DQ_in[2]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_<BR></TD>
    <TR>
    <TD>         sd_DQ_in[3]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_<BR></TD>
    <TR>
    <TD>         sd_DQ_in[4]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_<BR></TD>
    <TR>
    <TD>         sd_DQ_in[5]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_<BR></TD>
    <TR>
    <TD>         sd_DQ_in[6]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_<BR></TD>
    <TR>
    <TD>         sd_DQ_in[7]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_<BR></TD>
    <TR>
    <TD>         sd_DQ_in[8]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_<BR></TD>
    <TR>
    <TD>         sd_DQ_in[9]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[10]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[11]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[12]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[13]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[14]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[15]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[16]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[17]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[18]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[19]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[20]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[21]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[22]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[23]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[24]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[25]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[26]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[27]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[28]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[29]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[30]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_<BR></TD>
    <TR>
    <TD>        sd_DQ_in[31]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_<BR></TD>
    <TR>
    <TD>           sd_BWS[0]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g318747<BR></TD>
    <TR>
    <TD>           sd_BWS[1]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g318750<BR></TD>
    <TR>
    <TD>               sd_RW<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g318736<BR></TD>
    <TR>
    <TD>               sd_LD<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g318739<BR></TD>
    <TR>
    <TD>              sd_CKn<BR></TD>
    <TD>               g3062<BR></TD>
    <TR>
    <TD>               sd_CK<BR></TD>
    <TD>I_CLOCKING/sdram_rst_n_buf_reg<BR></TD>
    <TR>
    <TD>             sd_A[0]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_<BR></TD>
    <TR>
    <TD>             sd_A[1]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_<BR></TD>
    <TR>
    <TD>             sd_A[2]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_<BR></TD>
    <TR>
    <TD>             sd_A[3]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_<BR></TD>
    <TR>
    <TD>             sd_A[4]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_<BR></TD>
    <TR>
    <TD>             sd_A[5]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g318743<BR></TD>
    <TR>
    <TD>             sd_A[6]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g318744<BR></TD>
    <TR>
    <TD>             sd_A[7]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g318740<BR></TD>
    <TR>
    <TD>             sd_A[8]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g318748<BR></TD>
    <TR>
    <TD>             sd_A[9]<BR></TD>
    <TD>I_SDRAM_TOP/I_SDRAM_IF/g318745<BR></TD>
    <TR>
    <TD>              pack_n<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>              preq_n<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          pserr_n_en<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>         pserr_n_out<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          pperr_n_en<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>         pperr_n_out<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          pstop_n_en<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>         pstop_n_out<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>        pdevsel_n_en<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>       pdevsel_n_out<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          pirdy_n_en<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>         pirdy_n_out<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          ptrdy_n_en<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>         ptrdy_n_out<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>         pframe_n_en<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>        pframe_n_out<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>            pc_be_en<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>        pc_be_out[0]<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>        pc_be_out[1]<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>        pc_be_out[2]<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>        pc_be_out[3]<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>         pc_be_in[0]<BR></TD>
    <TD>   I_PCI_TOP/g121501<BR></TD>
    <TR>
    <TD>         pc_be_in[1]<BR></TD>
    <TD>   I_PCI_TOP/g121535<BR></TD>
    <TR>
    <TD>         pc_be_in[2]<BR></TD>
    <TD>   I_PCI_TOP/g121534<BR></TD>
    <TR>
    <TD>         pc_be_in[3]<BR></TD>
    <TD>   I_PCI_TOP/g121502<BR></TD>
    <TR>
    <TD>             ppar_en<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>            ppar_out<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>              pad_en<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          pad_out[0]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121964<BR></TD>
    <TR>
    <TD>          pad_out[1]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121920<BR></TD>
    <TR>
    <TD>          pad_out[2]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121956<BR></TD>
    <TR>
    <TD>          pad_out[3]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs122024<BR></TD>
    <TR>
    <TD>          pad_out[4]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs122012<BR></TD>
    <TR>
    <TD>          pad_out[5]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs122020<BR></TD>
    <TR>
    <TD>          pad_out[6]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121952<BR></TD>
    <TR>
    <TD>          pad_out[7]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121940<BR></TD>
    <TR>
    <TD>          pad_out[8]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121936<BR></TD>
    <TR>
    <TD>          pad_out[9]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121924<BR></TD>
    <TR>
    <TD>         pad_out[10]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121912<BR></TD>
    <TR>
    <TD>         pad_out[11]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121996<BR></TD>
    <TR>
    <TD>         pad_out[12]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs122016<BR></TD>
    <TR>
    <TD>         pad_out[13]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121980<BR></TD>
    <TR>
    <TD>         pad_out[14]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121968<BR></TD>
    <TR>
    <TD>         pad_out[15]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs122004<BR></TD>
    <TR>
    <TD>         pad_out[16]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121984<BR></TD>
    <TR>
    <TD>         pad_out[17]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121988<BR></TD>
    <TR>
    <TD>         pad_out[18]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121976<BR></TD>
    <TR>
    <TD>         pad_out[19]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121960<BR></TD>
    <TR>
    <TD>         pad_out[20]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs122008<BR></TD>
    <TR>
    <TD>         pad_out[21]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121948<BR></TD>
    <TR>
    <TD>         pad_out[22]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121932<BR></TD>
    <TR>
    <TD>         pad_out[23]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121908<BR></TD>
    <TR>
    <TD>         pad_out[24]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs122000<BR></TD>
    <TR>
    <TD>         pad_out[25]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121972<BR></TD>
    <TR>
    <TD>         pad_out[26]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121944<BR></TD>
    <TR>
    <TD>         pad_out[27]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121904<BR></TD>
    <TR>
    <TD>         pad_out[28]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121992<BR></TD>
    <TR>
    <TD>         pad_out[29]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121928<BR></TD>
    <TR>
    <TD>         pad_out[30]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121916<BR></TD>
    <TR>
    <TD>         pad_out[31]<BR></TD>
    <TD>I_PCI_TOP/drc_bufs121900<BR></TD>
    <TR>
    <TD>           pad_in[0]<BR></TD>
    <TD>   I_PCI_TOP/g121439<BR></TD>
    <TR>
    <TD>           pad_in[1]<BR></TD>
    <TD>   I_PCI_TOP/g121438<BR></TD>
    <TR>
    <TD>           pad_in[2]<BR></TD>
    <TD>   I_PCI_TOP/g121440<BR></TD>
    <TR>
    <TD>           pad_in[3]<BR></TD>
    <TD>   I_PCI_TOP/g121413<BR></TD>
    <TR>
    <TD>           pad_in[4]<BR></TD>
    <TD>   I_PCI_TOP/g121429<BR></TD>
    <TR>
    <TD>           pad_in[5]<BR></TD>
    <TD>   I_PCI_TOP/g121428<BR></TD>
    <TR>
    <TD>           pad_in[6]<BR></TD>
    <TD>   I_PCI_TOP/g121442<BR></TD>
    <TR>
    <TD>           pad_in[7]<BR></TD>
    <TD>   I_PCI_TOP/g121412<BR></TD>
    <TR>
    <TD>           pad_in[8]<BR></TD>
    <TD>   I_PCI_TOP/g121415<BR></TD>
    <TR>
    <TD>           pad_in[9]<BR></TD>
    <TD>   I_PCI_TOP/g121437<BR></TD>
    <TR>
    <TD>          pad_in[10]<BR></TD>
    <TD>   I_PCI_TOP/g121414<BR></TD>
    <TR>
    <TD>          pad_in[11]<BR></TD>
    <TD>   I_PCI_TOP/g121426<BR></TD>
    <TR>
    <TD>          pad_in[12]<BR></TD>
    <TD>   I_PCI_TOP/g121433<BR></TD>
    <TR>
    <TD>          pad_in[13]<BR></TD>
    <TD>   I_PCI_TOP/g121432<BR></TD>
    <TR>
    <TD>          pad_in[14]<BR></TD>
    <TD>   I_PCI_TOP/g121431<BR></TD>
    <TR>
    <TD>          pad_in[15]<BR></TD>
    <TD>   I_PCI_TOP/g121430<BR></TD>
    <TR>
    <TD>          pad_in[16]<BR></TD>
    <TD>   I_PCI_TOP/g121427<BR></TD>
    <TR>
    <TD>          pad_in[17]<BR></TD>
    <TD>   I_PCI_TOP/g121418<BR></TD>
    <TR>
    <TD>          pad_in[18]<BR></TD>
    <TD>   I_PCI_TOP/g121417<BR></TD>
    <TR>
    <TD>          pad_in[19]<BR></TD>
    <TD>   I_PCI_TOP/g121416<BR></TD>
    <TR>
    <TD>          pad_in[20]<BR></TD>
    <TD>   I_PCI_TOP/g121441<BR></TD>
    <TR>
    <TD>          pad_in[21]<BR></TD>
    <TD>   I_PCI_TOP/g121436<BR></TD>
    <TR>
    <TD>          pad_in[22]<BR></TD>
    <TD>   I_PCI_TOP/g121435<BR></TD>
    <TR>
    <TD>          pad_in[23]<BR></TD>
    <TD>   I_PCI_TOP/g121434<BR></TD>
    <TR>
    <TD>          pad_in[24]<BR></TD>
    <TD>   I_PCI_TOP/g121411<BR></TD>
    <TR>
    <TD>          pad_in[25]<BR></TD>
    <TD>   I_PCI_TOP/g121425<BR></TD>
    <TR>
    <TD>          pad_in[26]<BR></TD>
    <TD>   I_PCI_TOP/g121424<BR></TD>
    <TR>
    <TD>          pad_in[27]<BR></TD>
    <TD>   I_PCI_TOP/g121423<BR></TD>
    <TR>
    <TD>          pad_in[28]<BR></TD>
    <TD>   I_PCI_TOP/g121422<BR></TD>
    <TR>
    <TD>          pad_in[29]<BR></TD>
    <TD>   I_PCI_TOP/g121421<BR></TD>
    <TR>
    <TD>          pad_in[30]<BR></TD>
    <TD>   I_PCI_TOP/g121420<BR></TD>
    <TR>
    <TD>          pad_in[31]<BR></TD>
    <TD>   I_PCI_TOP/g121419<BR></TD>
    <TR>
    <TD>              prst_n<BR></TD>
    <TD>I_CLOCKING/sys_rst_n_buf_reg<BR></TD>
    <TR>
    <TD>                pclk<BR></TD>
    <TD>I_CLOCKING/pci_rst_n_buf_reg<BR></TD>
    <TR>
    <TD>         scan_enable<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          test_so[0]<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          test_so[1]<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          test_so[2]<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          test_so[3]<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          test_so[4]<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>          test_so[5]<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/latch<BR></TD>
    <TR>
    <TD>           test_mode<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/g31<BR></TD>
    <TR>
    <TD>          sys_2x_clk<BR></TD>
    <TD>I_BLENDER_0/clk_gate_rem_green_reg/g24<BR></TD>
    <TR>
    <TD>           sdram_clk<BR></TD>
    <TD>I_CLOCKING/sdram_rst_n_buf_reg<BR></TD>
</TABLE>

</BODY>
</HTML>
