ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.isr_SW2,"ax",%progbits
  21              		.align	2
  22              		.global	isr_SW2
  23              		.thumb
  24              		.thumb_func
  25              		.type	isr_SW2, %function
  26              	isr_SW2:
  27              	.LFB650:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** #include "project.h"
   2:main_cm4.c    **** #include "FreeRTOS.h"
   3:main_cm4.c    **** #include "task.h"
   4:main_cm4.c    **** #include "semphr.h"
   5:main_cm4.c    **** #include "queue.h"
   6:main_cm4.c    **** #include "GUI.h"
   7:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   8:main_cm4.c    **** #include "cy_eink_library.h"
   9:main_cm4.c    **** #include "LCDConf.h"
  10:main_cm4.c    **** #include <stdlib.h>
  11:main_cm4.c    **** #include "math.h"
  12:main_cm4.c    **** #include "TasksInterface.h"
  13:main_cm4.c    **** #include "traitementSignal.h"
  14:main_cm4.c    **** //Communication
  15:main_cm4.c    **** #include "Max30102_task.h"
  16:main_cm4.c    **** #include "motionTask.h"
  17:main_cm4.c    **** #include "bmi160.h"
  18:main_cm4.c    **** //weird shit
  19:main_cm4.c    **** #include "event_groups.h"
  20:main_cm4.c    **** EventGroupHandle_t systemInputMode;     //make a variable for the event group called systemInputMod
  21:main_cm4.c    **** //End
  22:main_cm4.c    **** 
  23:main_cm4.c    **** volatile int CompteurSW2=0;
  24:main_cm4.c    **** volatile bool AffichageGraph=false;
  25:main_cm4.c    **** void isr_SW2()
  26:main_cm4.c    **** {
  29              		.loc 1 26 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 2


  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
  35              	.LBB16:
  36              	.LBB17:
  37              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 3


  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 4


 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 5


 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 6


 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 7


 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 8


 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 9


 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 10


 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 11


 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 12


 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 13


 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 14


 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 15


 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 16


 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 17


 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 18


 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 19


 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 20


1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 21


1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 22


1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 23


1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 24


1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 25


1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 26


1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 27


1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 28


1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 29


1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 30


1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  38              		.loc 2 1603 0
  39 0000 0D4B     		ldr	r3, .L3
  40 0002 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
  41              		.loc 2 1605 0
  42 0004 1022     		movs	r2, #16
  43 0006 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  44              		.loc 2 1608 0
  45 0008 5B69     		ldr	r3, [r3, #20]
  46              	.LVL1:
  47              	.LBE17:
  48              	.LBE16:
  27:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(PinSW2_0_PORT,PinSW2_0_NUM);
  28:main_cm4.c    ****     NVIC_ClearPendingIRQ(SW2_cfg.intrSrc);
  49              		.loc 1 28 0
  50 000a 0C4B     		ldr	r3, .L3+4
  51 000c B3F90030 		ldrsh	r3, [r3]
  52              	.LVL2:
  53              	.LBB18:
  54              	.LBB19:
  55              		.file 3 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 31


  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 32


  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 33


 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 34


 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 35


 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 36


 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 37


 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 38


 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 39


 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 40


 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 41


 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 42


 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 43


 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 44


 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 45


 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 46


 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 47


 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 48


 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 49


1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 50


1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 51


1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 52


1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 53


1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 54


1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 55


1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 56


1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 57


1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 58


1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 59


1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 60


1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CMSIS\Core\Include/core_cm4.h ****   }
1708:.\CMSIS\Core\Include/core_cm4.h ****   else
1709:.\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CMSIS\Core\Include/core_cm4.h **** }
1713:.\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1724:.\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1726:.\CMSIS\Core\Include/core_cm4.h ****     __DSB();
1727:.\CMSIS\Core\Include/core_cm4.h ****     __ISB();
1728:.\CMSIS\Core\Include/core_cm4.h ****   }
1729:.\CMSIS\Core\Include/core_cm4.h **** }
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 61


1730:.\CMSIS\Core\Include/core_cm4.h **** 
1731:.\CMSIS\Core\Include/core_cm4.h **** 
1732:.\CMSIS\Core\Include/core_cm4.h **** /**
1733:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Pending Interrupt
1734:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1735:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1736:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1737:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1738:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1739:.\CMSIS\Core\Include/core_cm4.h ****  */
1740:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1741:.\CMSIS\Core\Include/core_cm4.h **** {
1742:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1743:.\CMSIS\Core\Include/core_cm4.h ****   {
1744:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1745:.\CMSIS\Core\Include/core_cm4.h ****   }
1746:.\CMSIS\Core\Include/core_cm4.h ****   else
1747:.\CMSIS\Core\Include/core_cm4.h ****   {
1748:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1749:.\CMSIS\Core\Include/core_cm4.h ****   }
1750:.\CMSIS\Core\Include/core_cm4.h **** }
1751:.\CMSIS\Core\Include/core_cm4.h **** 
1752:.\CMSIS\Core\Include/core_cm4.h **** 
1753:.\CMSIS\Core\Include/core_cm4.h **** /**
1754:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Pending Interrupt
1755:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1756:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:.\CMSIS\Core\Include/core_cm4.h ****  */
1759:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1760:.\CMSIS\Core\Include/core_cm4.h **** {
1761:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:.\CMSIS\Core\Include/core_cm4.h ****   {
1763:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1764:.\CMSIS\Core\Include/core_cm4.h ****   }
1765:.\CMSIS\Core\Include/core_cm4.h **** }
1766:.\CMSIS\Core\Include/core_cm4.h **** 
1767:.\CMSIS\Core\Include/core_cm4.h **** 
1768:.\CMSIS\Core\Include/core_cm4.h **** /**
1769:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1770:.\CMSIS\Core\Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1771:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1773:.\CMSIS\Core\Include/core_cm4.h ****  */
1774:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1775:.\CMSIS\Core\Include/core_cm4.h **** {
1776:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  56              		.loc 3 1776 0
  57 0010 002B     		cmp	r3, #0
  58 0012 09DB     		blt	.L2
1777:.\CMSIS\Core\Include/core_cm4.h ****   {
1778:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  59              		.loc 3 1778 0
  60 0014 5A09     		lsrs	r2, r3, #5
  61 0016 03F01F03 		and	r3, r3, #31
  62              	.LVL3:
  63 001a 0121     		movs	r1, #1
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 62


  64 001c 01FA03F3 		lsl	r3, r1, r3
  65 0020 6032     		adds	r2, r2, #96
  66 0022 0749     		ldr	r1, .L3+8
  67 0024 41F82230 		str	r3, [r1, r2, lsl #2]
  68              	.L2:
  69              	.LVL4:
  70              	.LBE19:
  71              	.LBE18:
  29:main_cm4.c    ****     CompteurSW2++; 
  72              		.loc 1 29 0
  73 0028 064B     		ldr	r3, .L3+12
  74 002a 1A68     		ldr	r2, [r3]
  75 002c 0132     		adds	r2, r2, #1
  76 002e 1A60     		str	r2, [r3]
  30:main_cm4.c    ****     AffichageGraph=true; 
  77              		.loc 1 30 0
  78 0030 0122     		movs	r2, #1
  79 0032 1A71     		strb	r2, [r3, #4]
  80 0034 7047     		bx	lr
  81              	.L4:
  82 0036 00BF     		.align	2
  83              	.L3:
  84 0038 00003240 		.word	1077018624
  85 003c 00000000 		.word	SW2_cfg
  86 0040 00E100E0 		.word	-536813312
  87 0044 00000000 		.word	.LANCHOR0
  88              		.cfi_endproc
  89              	.LFE650:
  90              		.size	isr_SW2, .-isr_SW2
  91              		.section	.text.main,"ax",%progbits
  92              		.align	2
  93              		.global	main
  94              		.thumb
  95              		.thumb_func
  96              		.type	main, %function
  97              	main:
  98              	.LFB651:
  31:main_cm4.c    **** }
  32:main_cm4.c    **** 
  33:main_cm4.c    **** int main(void)
  34:main_cm4.c    **** {   
  99              		.loc 1 34 0
 100              		.cfi_startproc
 101              		@ Volatile: function does not return.
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104 0000 00B5     		push	{lr}
 105              		.cfi_def_cfa_offset 4
 106              		.cfi_offset 14, -4
 107 0002 83B0     		sub	sp, sp, #12
 108              		.cfi_def_cfa_offset 16
 109              	.LBB20:
 110              	.LBB21:
 111              		.file 4 ".\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 63


   4:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:.\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  25:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  46:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 64


  61:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  86:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CMSIS\Core\Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 65


 118:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:.\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 112              		.loc 4 131 0
 113              		.syntax unified
 114              	@ 131 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 115 0004 62B6     		cpsie i
 116              	@ 0 "" 2
 117              		.thumb
 118              		.syntax unified
 119              	.LBE21:
 120              	.LBE20:
  35:main_cm4.c    ****     __enable_irq();
  36:main_cm4.c    ****     Cy_SysInt_Init(&SW2_cfg, isr_SW2);
 121              		.loc 1 36 0
 122 0006 314C     		ldr	r4, .L10
 123 0008 3149     		ldr	r1, .L10+4
 124 000a 2046     		mov	r0, r4
 125 000c FFF7FEFF 		bl	Cy_SysInt_Init
 126              	.LVL5:
  37:main_cm4.c    ****     NVIC_ClearPendingIRQ(SW2_cfg.intrSrc);
 127              		.loc 1 37 0
 128 0010 B4F90030 		ldrsh	r3, [r4]
 129              	.LVL6:
 130              	.LBB22:
 131              	.LBB23:
1776:.\CMSIS\Core\Include/core_cm4.h ****   {
 132              		.loc 3 1776 0
 133 0014 002B     		cmp	r3, #0
 134 0016 08DB     		blt	.L6
 135              		.loc 3 1778 0
 136 0018 5A09     		lsrs	r2, r3, #5
 137 001a 03F01F00 		and	r0, r3, #31
 138 001e 0121     		movs	r1, #1
 139 0020 8140     		lsls	r1, r1, r0
 140 0022 6032     		adds	r2, r2, #96
 141 0024 2B48     		ldr	r0, .L10+8
 142 0026 40F82210 		str	r1, [r0, r2, lsl #2]
 143              	.L6:
 144              	.LVL7:
 145              	.LBE23:
 146              	.LBE22:
 147              	.LBB24:
 148              	.LBB25:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 149              		.loc 3 1687 0
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 66


 150 002a 002B     		cmp	r3, #0
 151 002c 08DB     		blt	.L7
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 152              		.loc 3 1689 0
 153 002e 5909     		lsrs	r1, r3, #5
 154 0030 03F01F03 		and	r3, r3, #31
 155              	.LVL8:
 156 0034 0122     		movs	r2, #1
 157 0036 02FA03F3 		lsl	r3, r2, r3
 158 003a 264A     		ldr	r2, .L10+8
 159 003c 42F82130 		str	r3, [r2, r1, lsl #2]
 160              	.L7:
 161              	.LVL9:
 162              	.LBE25:
 163              	.LBE24:
  38:main_cm4.c    ****     NVIC_EnableIRQ(SW2_cfg.intrSrc);
  39:main_cm4.c    ****     CapSense_Start();
 164              		.loc 1 39 0
 165 0040 FFF7FEFF 		bl	CapSense_Start
 166              	.LVL10:
  40:main_cm4.c    ****     CapSense_ScanAllWidgets();
 167              		.loc 1 40 0
 168 0044 FFF7FEFF 		bl	CapSense_ScanAllWidgets
 169              	.LVL11:
  41:main_cm4.c    ****     GUI_Init(); Cy_EINK_Start(20); Cy_EINK_Power(1); GUI_SetColor(GUI_BLACK); GUI_SetBkColor(GUI_WH
 170              		.loc 1 41 0
 171 0048 FFF7FEFF 		bl	GUI_Init
 172              	.LVL12:
 173 004c 1420     		movs	r0, #20
 174 004e FFF7FEFF 		bl	Cy_EINK_Start
 175              	.LVL13:
 176 0052 0120     		movs	r0, #1
 177 0054 FFF7FEFF 		bl	Cy_EINK_Power
 178              	.LVL14:
 179 0058 0020     		movs	r0, #0
 180 005a FFF7FEFF 		bl	GUI_SetColor
 181              	.LVL15:
 182 005e 6FF07F40 		mvn	r0, #-16777216
 183 0062 FFF7FEFF 		bl	GUI_SetBkColor
 184              	.LVL16:
 185 0066 FFF7FEFF 		bl	GUI_Clear
 186              	.LVL17:
  42:main_cm4.c    ****     //weird shit communication
  43:main_cm4.c    ****     systemInputMode = xEventGroupCreate();          //initialize event group
 187              		.loc 1 43 0
 188 006a FFF7FEFF 		bl	xEventGroupCreate
 189              	.LVL18:
 190 006e 1A4B     		ldr	r3, .L10+12
 191 0070 1860     		str	r0, [r3]
 192              	.LVL19:
 193              	.LBB26:
 194              	.LBB27:
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 195              		.loc 2 817 0
 196 0072 0822     		movs	r2, #8
 197 0074 194B     		ldr	r3, .L10+16
 198 0076 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 67


 199              	.LVL20:
 200              	.LBE27:
 201              	.LBE26:
  44:main_cm4.c    ****     Cy_GPIO_Write(LED8_PORT,LED8_NUM,1);            //Turn off LED on startup
  45:main_cm4.c    ****     xEventGroupSetBits(systemInputMode,MODE_CAPSENSE);      //set the current mode to CapSense
 202              		.loc 1 45 0
 203 0078 0221     		movs	r1, #2
 204 007a FFF7FEFF 		bl	xEventGroupSetBits
 205              	.LVL21:
  46:main_cm4.c    ****     //end
  47:main_cm4.c    ****     xTaskCreate(CapSense_ChangeMenu,"CapSense_ChangeMenu",configMINIMAL_STACK_SIZE,NULL,1,NULL);
 206              		.loc 1 47 0
 207 007e 0024     		movs	r4, #0
 208 0080 0194     		str	r4, [sp, #4]
 209 0082 0125     		movs	r5, #1
 210 0084 0095     		str	r5, [sp]
 211 0086 2346     		mov	r3, r4
 212 0088 8022     		movs	r2, #128
 213 008a 1549     		ldr	r1, .L10+20
 214 008c 1548     		ldr	r0, .L10+24
 215 008e FFF7FEFF 		bl	xTaskCreate
 216              	.LVL22:
  48:main_cm4.c    ****     xTaskCreate(ChangeGraph,"ChangeGraph",configMINIMAL_STACK_SIZE,NULL,1,NULL);
 217              		.loc 1 48 0
 218 0092 0194     		str	r4, [sp, #4]
 219 0094 0095     		str	r5, [sp]
 220 0096 2346     		mov	r3, r4
 221 0098 8022     		movs	r2, #128
 222 009a 1349     		ldr	r1, .L10+28
 223 009c 1348     		ldr	r0, .L10+32
 224 009e FFF7FEFF 		bl	xTaskCreate
 225              	.LVL23:
  49:main_cm4.c    ****     xTaskCreate(HeartRateAlarm,"HeartRateAlarm",configMINIMAL_STACK_SIZE,NULL,1,NULL);
 226              		.loc 1 49 0
 227 00a2 0194     		str	r4, [sp, #4]
 228 00a4 0095     		str	r5, [sp]
 229 00a6 2346     		mov	r3, r4
 230 00a8 8022     		movs	r2, #128
 231 00aa 1149     		ldr	r1, .L10+36
 232 00ac 1148     		ldr	r0, .L10+40
 233 00ae FFF7FEFF 		bl	xTaskCreate
 234              	.LVL24:
  50:main_cm4.c    ****     xTaskCreate(motionTask,"motionTask",1024,0,1,0);        //Start motionTask
 235              		.loc 1 50 0
 236 00b2 0194     		str	r4, [sp, #4]
 237 00b4 0095     		str	r5, [sp]
 238 00b6 2346     		mov	r3, r4
 239 00b8 4FF48062 		mov	r2, #1024
 240 00bc 0E49     		ldr	r1, .L10+44
 241 00be 0F48     		ldr	r0, .L10+48
 242 00c0 FFF7FEFF 		bl	xTaskCreate
 243              	.LVL25:
  51:main_cm4.c    ****     //xTaskCreate(max30102_task,"max30102_task",1024,0,1,0);  //Start SpO2
  52:main_cm4.c    ****     
  53:main_cm4.c    ****     vTaskStartScheduler();
 244              		.loc 1 53 0
 245 00c4 FFF7FEFF 		bl	vTaskStartScheduler
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 68


 246              	.LVL26:
 247              	.L8:
 248 00c8 FEE7     		b	.L8
 249              	.L11:
 250 00ca 00BF     		.align	2
 251              	.L10:
 252 00cc 00000000 		.word	SW2_cfg
 253 00d0 00000000 		.word	isr_SW2
 254 00d4 00E100E0 		.word	-536813312
 255 00d8 00000000 		.word	systemInputMode
 256 00dc 00003240 		.word	1077018624
 257 00e0 00000000 		.word	.LC0
 258 00e4 00000000 		.word	CapSense_ChangeMenu
 259 00e8 14000000 		.word	.LC1
 260 00ec 00000000 		.word	ChangeGraph
 261 00f0 20000000 		.word	.LC2
 262 00f4 00000000 		.word	HeartRateAlarm
 263 00f8 30000000 		.word	.LC3
 264 00fc 00000000 		.word	motionTask
 265              		.cfi_endproc
 266              	.LFE651:
 267              		.size	main, .-main
 268              		.global	AffichageGraph
 269              		.global	CompteurSW2
 270              		.comm	systemInputMode,4,4
 271              		.section	.rodata.str1.4,"aMS",%progbits,1
 272              		.align	2
 273              	.LC0:
 274 0000 43617053 		.ascii	"CapSense_ChangeMenu\000"
 274      656E7365 
 274      5F436861 
 274      6E67654D 
 274      656E7500 
 275              	.LC1:
 276 0014 4368616E 		.ascii	"ChangeGraph\000"
 276      67654772 
 276      61706800 
 277              	.LC2:
 278 0020 48656172 		.ascii	"HeartRateAlarm\000"
 278      74526174 
 278      65416C61 
 278      726D00
 279 002f 00       		.space	1
 280              	.LC3:
 281 0030 6D6F7469 		.ascii	"motionTask\000"
 281      6F6E5461 
 281      736B00
 282              		.bss
 283              		.align	2
 284              		.set	.LANCHOR0,. + 0
 285              		.type	CompteurSW2, %object
 286              		.size	CompteurSW2, 4
 287              	CompteurSW2:
 288 0000 00000000 		.space	4
 289              		.type	AffichageGraph, %object
 290              		.size	AffichageGraph, 1
 291              	AffichageGraph:
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 69


 292 0004 00       		.space	1
 293              		.text
 294              	.Letext0:
 295              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 296              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 297              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 298              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 299              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 300              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 301              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 302              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 303              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 304              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 305              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 306              		.file 16 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/event_groups.h"
 307              		.file 17 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 308              		.file 18 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 309              		.file 19 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 310              		.file 20 "Generated_Source\\PSoC6/I2C_MAX.h"
 311              		.file 21 "Generated_Source\\PSoC6/I2C_1.h"
 312              		.file 22 "Generated_Source\\PSoC6/CapSense_Control.h"
 313              		.file 23 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 314              		.file 24 "Generated_Source\\PSoC6\\pdl\\middleware/emWin/code/include/GUI.h"
 315              		.file 25 ".\\eInk Library/cy_eink_library.h"
 316              		.file 26 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 317              		.section	.debug_info,"",%progbits
 318              	.Ldebug_info0:
 319 0000 9E130000 		.4byte	0x139e
 320 0004 0400     		.2byte	0x4
 321 0006 00000000 		.4byte	.Ldebug_abbrev0
 322 000a 04       		.byte	0x4
 323 000b 01       		.uleb128 0x1
 324 000c 0F050000 		.4byte	.LASF408
 325 0010 0C       		.byte	0xc
 326 0011 B1000000 		.4byte	.LASF409
 327 0015 F0050000 		.4byte	.LASF410
 328 0019 00000000 		.4byte	.Ldebug_ranges0+0
 329 001d 00000000 		.4byte	0
 330 0021 00000000 		.4byte	.Ldebug_line0
 331 0025 02       		.uleb128 0x2
 332 0026 02       		.byte	0x2
 333 0027 E6030000 		.4byte	0x3e6
 334 002b 05       		.byte	0x5
 335 002c 24       		.byte	0x24
 336 002d E6030000 		.4byte	0x3e6
 337 0031 03       		.uleb128 0x3
 338 0032 581A0000 		.4byte	.LASF0
 339 0036 71       		.sleb128 -15
 340 0037 03       		.uleb128 0x3
 341 0038 17150000 		.4byte	.LASF1
 342 003c 72       		.sleb128 -14
 343 003d 03       		.uleb128 0x3
 344 003e F41A0000 		.4byte	.LASF2
 345 0042 73       		.sleb128 -13
 346 0043 03       		.uleb128 0x3
 347 0044 90060000 		.4byte	.LASF3
 348 0048 74       		.sleb128 -12
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 70


 349 0049 03       		.uleb128 0x3
 350 004a 2F100000 		.4byte	.LASF4
 351 004e 75       		.sleb128 -11
 352 004f 03       		.uleb128 0x3
 353 0050 98180000 		.4byte	.LASF5
 354 0054 76       		.sleb128 -10
 355 0055 03       		.uleb128 0x3
 356 0056 04090000 		.4byte	.LASF6
 357 005a 7B       		.sleb128 -5
 358 005b 03       		.uleb128 0x3
 359 005c 6A180000 		.4byte	.LASF7
 360 0060 7C       		.sleb128 -4
 361 0061 03       		.uleb128 0x3
 362 0062 A0100000 		.4byte	.LASF8
 363 0066 7E       		.sleb128 -2
 364 0067 03       		.uleb128 0x3
 365 0068 6B170000 		.4byte	.LASF9
 366 006c 7F       		.sleb128 -1
 367 006d 04       		.uleb128 0x4
 368 006e 591C0000 		.4byte	.LASF10
 369 0072 00       		.byte	0
 370 0073 04       		.uleb128 0x4
 371 0074 3A190000 		.4byte	.LASF11
 372 0078 01       		.byte	0x1
 373 0079 04       		.uleb128 0x4
 374 007a 5C030000 		.4byte	.LASF12
 375 007e 02       		.byte	0x2
 376 007f 04       		.uleb128 0x4
 377 0080 92160000 		.4byte	.LASF13
 378 0084 03       		.byte	0x3
 379 0085 04       		.uleb128 0x4
 380 0086 500C0000 		.4byte	.LASF14
 381 008a 04       		.byte	0x4
 382 008b 04       		.uleb128 0x4
 383 008c F7150000 		.4byte	.LASF15
 384 0090 05       		.byte	0x5
 385 0091 04       		.uleb128 0x4
 386 0092 25080000 		.4byte	.LASF16
 387 0096 06       		.byte	0x6
 388 0097 04       		.uleb128 0x4
 389 0098 7C180000 		.4byte	.LASF17
 390 009c 07       		.byte	0x7
 391 009d 04       		.uleb128 0x4
 392 009e 30160000 		.4byte	.LASF18
 393 00a2 08       		.byte	0x8
 394 00a3 04       		.uleb128 0x4
 395 00a4 C30B0000 		.4byte	.LASF19
 396 00a8 09       		.byte	0x9
 397 00a9 04       		.uleb128 0x4
 398 00aa 6C0C0000 		.4byte	.LASF20
 399 00ae 0A       		.byte	0xa
 400 00af 04       		.uleb128 0x4
 401 00b0 A9090000 		.4byte	.LASF21
 402 00b4 0B       		.byte	0xb
 403 00b5 04       		.uleb128 0x4
 404 00b6 59140000 		.4byte	.LASF22
 405 00ba 0C       		.byte	0xc
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 71


 406 00bb 04       		.uleb128 0x4
 407 00bc 3C070000 		.4byte	.LASF23
 408 00c0 0D       		.byte	0xd
 409 00c1 04       		.uleb128 0x4
 410 00c2 B7150000 		.4byte	.LASF24
 411 00c6 0E       		.byte	0xe
 412 00c7 04       		.uleb128 0x4
 413 00c8 B5030000 		.4byte	.LASF25
 414 00cc 0F       		.byte	0xf
 415 00cd 04       		.uleb128 0x4
 416 00ce 231A0000 		.4byte	.LASF26
 417 00d2 10       		.byte	0x10
 418 00d3 04       		.uleb128 0x4
 419 00d4 04040000 		.4byte	.LASF27
 420 00d8 11       		.byte	0x11
 421 00d9 04       		.uleb128 0x4
 422 00da 7B060000 		.4byte	.LASF28
 423 00de 12       		.byte	0x12
 424 00df 04       		.uleb128 0x4
 425 00e0 B10E0000 		.4byte	.LASF29
 426 00e4 13       		.byte	0x13
 427 00e5 04       		.uleb128 0x4
 428 00e6 40030000 		.4byte	.LASF30
 429 00ea 14       		.byte	0x14
 430 00eb 04       		.uleb128 0x4
 431 00ec 1F1D0000 		.4byte	.LASF31
 432 00f0 15       		.byte	0x15
 433 00f1 04       		.uleb128 0x4
 434 00f2 A90C0000 		.4byte	.LASF32
 435 00f6 16       		.byte	0x16
 436 00f7 04       		.uleb128 0x4
 437 00f8 F1020000 		.4byte	.LASF33
 438 00fc 17       		.byte	0x17
 439 00fd 04       		.uleb128 0x4
 440 00fe 76140000 		.4byte	.LASF34
 441 0102 18       		.byte	0x18
 442 0103 04       		.uleb128 0x4
 443 0104 820F0000 		.4byte	.LASF35
 444 0108 19       		.byte	0x19
 445 0109 04       		.uleb128 0x4
 446 010a 23130000 		.4byte	.LASF36
 447 010e 1A       		.byte	0x1a
 448 010f 04       		.uleb128 0x4
 449 0110 7C0A0000 		.4byte	.LASF37
 450 0114 1B       		.byte	0x1b
 451 0115 04       		.uleb128 0x4
 452 0116 CA1D0000 		.4byte	.LASF38
 453 011a 1C       		.byte	0x1c
 454 011b 04       		.uleb128 0x4
 455 011c E9010000 		.4byte	.LASF39
 456 0120 1D       		.byte	0x1d
 457 0121 04       		.uleb128 0x4
 458 0122 F70E0000 		.4byte	.LASF40
 459 0126 1E       		.byte	0x1e
 460 0127 04       		.uleb128 0x4
 461 0128 190D0000 		.4byte	.LASF41
 462 012c 1F       		.byte	0x1f
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 72


 463 012d 04       		.uleb128 0x4
 464 012e 660F0000 		.4byte	.LASF42
 465 0132 20       		.byte	0x20
 466 0133 04       		.uleb128 0x4
 467 0134 E1090000 		.4byte	.LASF43
 468 0138 21       		.byte	0x21
 469 0139 04       		.uleb128 0x4
 470 013a C01B0000 		.4byte	.LASF44
 471 013e 22       		.byte	0x22
 472 013f 04       		.uleb128 0x4
 473 0140 B40D0000 		.4byte	.LASF45
 474 0144 23       		.byte	0x23
 475 0145 04       		.uleb128 0x4
 476 0146 30020000 		.4byte	.LASF46
 477 014a 24       		.byte	0x24
 478 014b 04       		.uleb128 0x4
 479 014c 9A150000 		.4byte	.LASF47
 480 0150 25       		.byte	0x25
 481 0151 04       		.uleb128 0x4
 482 0152 9F080000 		.4byte	.LASF48
 483 0156 26       		.byte	0x26
 484 0157 04       		.uleb128 0x4
 485 0158 3B1A0000 		.4byte	.LASF49
 486 015c 27       		.byte	0x27
 487 015d 04       		.uleb128 0x4
 488 015e E00F0000 		.4byte	.LASF50
 489 0162 28       		.byte	0x28
 490 0163 04       		.uleb128 0x4
 491 0164 22090000 		.4byte	.LASF51
 492 0168 29       		.byte	0x29
 493 0169 04       		.uleb128 0x4
 494 016a D0100000 		.4byte	.LASF52
 495 016e 2A       		.byte	0x2a
 496 016f 04       		.uleb128 0x4
 497 0170 73160000 		.4byte	.LASF53
 498 0174 2B       		.byte	0x2b
 499 0175 04       		.uleb128 0x4
 500 0176 49010000 		.4byte	.LASF54
 501 017a 2C       		.byte	0x2c
 502 017b 04       		.uleb128 0x4
 503 017c D4150000 		.4byte	.LASF55
 504 0180 2D       		.byte	0x2d
 505 0181 04       		.uleb128 0x4
 506 0182 C10F0000 		.4byte	.LASF56
 507 0186 2E       		.byte	0x2e
 508 0187 04       		.uleb128 0x4
 509 0188 59150000 		.4byte	.LASF57
 510 018c 2F       		.byte	0x2f
 511 018d 04       		.uleb128 0x4
 512 018e F61D0000 		.4byte	.LASF58
 513 0192 30       		.byte	0x30
 514 0193 04       		.uleb128 0x4
 515 0194 F61B0000 		.4byte	.LASF59
 516 0198 31       		.byte	0x31
 517 0199 04       		.uleb128 0x4
 518 019a 15170000 		.4byte	.LASF60
 519 019e 32       		.byte	0x32
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 73


 520 019f 04       		.uleb128 0x4
 521 01a0 540B0000 		.4byte	.LASF61
 522 01a4 33       		.byte	0x33
 523 01a5 04       		.uleb128 0x4
 524 01a6 16000000 		.4byte	.LASF62
 525 01aa 34       		.byte	0x34
 526 01ab 04       		.uleb128 0x4
 527 01ac 7C110000 		.4byte	.LASF63
 528 01b0 35       		.byte	0x35
 529 01b1 04       		.uleb128 0x4
 530 01b2 8C070000 		.4byte	.LASF64
 531 01b6 36       		.byte	0x36
 532 01b7 04       		.uleb128 0x4
 533 01b8 B8190000 		.4byte	.LASF65
 534 01bc 37       		.byte	0x37
 535 01bd 04       		.uleb128 0x4
 536 01be 340C0000 		.4byte	.LASF66
 537 01c2 38       		.byte	0x38
 538 01c3 04       		.uleb128 0x4
 539 01c4 0B010000 		.4byte	.LASF67
 540 01c8 39       		.byte	0x39
 541 01c9 04       		.uleb128 0x4
 542 01ca CA1A0000 		.4byte	.LASF68
 543 01ce 3A       		.byte	0x3a
 544 01cf 04       		.uleb128 0x4
 545 01d0 56190000 		.4byte	.LASF69
 546 01d4 3B       		.byte	0x3b
 547 01d5 04       		.uleb128 0x4
 548 01d6 8B0B0000 		.4byte	.LASF70
 549 01da 3C       		.byte	0x3c
 550 01db 04       		.uleb128 0x4
 551 01dc 7F1C0000 		.4byte	.LASF71
 552 01e0 3D       		.byte	0x3d
 553 01e1 04       		.uleb128 0x4
 554 01e2 B7110000 		.4byte	.LASF72
 555 01e6 3E       		.byte	0x3e
 556 01e7 04       		.uleb128 0x4
 557 01e8 7F030000 		.4byte	.LASF73
 558 01ec 3F       		.byte	0x3f
 559 01ed 04       		.uleb128 0x4
 560 01ee AE160000 		.4byte	.LASF74
 561 01f2 40       		.byte	0x40
 562 01f3 04       		.uleb128 0x4
 563 01f4 AD120000 		.4byte	.LASF75
 564 01f8 41       		.byte	0x41
 565 01f9 04       		.uleb128 0x4
 566 01fa CB020000 		.4byte	.LASF76
 567 01fe 42       		.byte	0x42
 568 01ff 04       		.uleb128 0x4
 569 0200 85170000 		.4byte	.LASF77
 570 0204 43       		.byte	0x43
 571 0205 04       		.uleb128 0x4
 572 0206 460D0000 		.4byte	.LASF78
 573 020a 44       		.byte	0x44
 574 020b 04       		.uleb128 0x4
 575 020c DD1C0000 		.4byte	.LASF79
 576 0210 45       		.byte	0x45
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 74


 577 0211 04       		.uleb128 0x4
 578 0212 D4110000 		.4byte	.LASF80
 579 0216 46       		.byte	0x46
 580 0217 04       		.uleb128 0x4
 581 0218 AE1A0000 		.4byte	.LASF81
 582 021c 47       		.byte	0x47
 583 021d 04       		.uleb128 0x4
 584 021e 901D0000 		.4byte	.LASF82
 585 0222 48       		.byte	0x48
 586 0223 04       		.uleb128 0x4
 587 0224 DB0C0000 		.4byte	.LASF83
 588 0228 49       		.byte	0x49
 589 0229 04       		.uleb128 0x4
 590 022a 5E010000 		.4byte	.LASF84
 591 022e 4A       		.byte	0x4a
 592 022f 04       		.uleb128 0x4
 593 0230 3F110000 		.4byte	.LASF85
 594 0234 4B       		.byte	0x4b
 595 0235 04       		.uleb128 0x4
 596 0236 F0110000 		.4byte	.LASF86
 597 023a 4C       		.byte	0x4c
 598 023b 04       		.uleb128 0x4
 599 023c F1070000 		.4byte	.LASF87
 600 0240 4D       		.byte	0x4d
 601 0241 04       		.uleb128 0x4
 602 0242 13160000 		.4byte	.LASF88
 603 0246 4E       		.byte	0x4e
 604 0247 04       		.uleb128 0x4
 605 0248 F70C0000 		.4byte	.LASF89
 606 024c 4F       		.byte	0x4f
 607 024d 04       		.uleb128 0x4
 608 024e 7A010000 		.4byte	.LASF90
 609 0252 50       		.byte	0x50
 610 0253 04       		.uleb128 0x4
 611 0254 C5140000 		.4byte	.LASF91
 612 0258 51       		.byte	0x51
 613 0259 04       		.uleb128 0x4
 614 025a 72190000 		.4byte	.LASF92
 615 025e 52       		.byte	0x52
 616 025f 04       		.uleb128 0x4
 617 0260 111C0000 		.4byte	.LASF93
 618 0264 53       		.byte	0x53
 619 0265 04       		.uleb128 0x4
 620 0266 3A1D0000 		.4byte	.LASF94
 621 026a 54       		.byte	0x54
 622 026b 04       		.uleb128 0x4
 623 026c D10D0000 		.4byte	.LASF95
 624 0270 55       		.byte	0x55
 625 0271 04       		.uleb128 0x4
 626 0272 1F110000 		.4byte	.LASF96
 627 0276 56       		.byte	0x56
 628 0277 04       		.uleb128 0x4
 629 0278 561D0000 		.4byte	.LASF97
 630 027c 57       		.byte	0x57
 631 027d 04       		.uleb128 0x4
 632 027e 1F1E0000 		.4byte	.LASF98
 633 0282 58       		.byte	0x58
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 75


 634 0283 04       		.uleb128 0x4
 635 0284 03130000 		.4byte	.LASF99
 636 0288 59       		.byte	0x59
 637 0289 04       		.uleb128 0x4
 638 028a 761D0000 		.4byte	.LASF100
 639 028e 5A       		.byte	0x5a
 640 028f 04       		.uleb128 0x4
 641 0290 A70F0000 		.4byte	.LASF101
 642 0294 5B       		.byte	0x5b
 643 0295 04       		.uleb128 0x4
 644 0296 C7040000 		.4byte	.LASF102
 645 029a 5C       		.byte	0x5c
 646 029b 04       		.uleb128 0x4
 647 029c B3170000 		.4byte	.LASF103
 648 02a0 5D       		.byte	0x5d
 649 02a1 04       		.uleb128 0x4
 650 02a2 980A0000 		.4byte	.LASF104
 651 02a6 5E       		.byte	0x5e
 652 02a7 04       		.uleb128 0x4
 653 02a8 051D0000 		.4byte	.LASF105
 654 02ac 5F       		.byte	0x5f
 655 02ad 04       		.uleb128 0x4
 656 02ae 0D120000 		.4byte	.LASF106
 657 02b2 60       		.byte	0x60
 658 02b3 04       		.uleb128 0x4
 659 02b4 27040000 		.4byte	.LASF107
 660 02b8 61       		.byte	0x61
 661 02b9 04       		.uleb128 0x4
 662 02ba A8180000 		.4byte	.LASF108
 663 02be 62       		.byte	0x62
 664 02bf 04       		.uleb128 0x4
 665 02c0 1C0B0000 		.4byte	.LASF109
 666 02c4 63       		.byte	0x63
 667 02c5 04       		.uleb128 0x4
 668 02c6 491E0000 		.4byte	.LASF110
 669 02ca 64       		.byte	0x64
 670 02cb 04       		.uleb128 0x4
 671 02cc 3F130000 		.4byte	.LASF111
 672 02d0 65       		.byte	0x65
 673 02d1 04       		.uleb128 0x4
 674 02d2 37090000 		.4byte	.LASF112
 675 02d6 66       		.byte	0x66
 676 02d7 04       		.uleb128 0x4
 677 02d8 FB170000 		.4byte	.LASF113
 678 02dc 67       		.byte	0x67
 679 02dd 04       		.uleb128 0x4
 680 02de F20D0000 		.4byte	.LASF114
 681 02e2 68       		.byte	0x68
 682 02e3 04       		.uleb128 0x4
 683 02e4 7A020000 		.4byte	.LASF115
 684 02e8 69       		.byte	0x69
 685 02e9 04       		.uleb128 0x4
 686 02ea 74120000 		.4byte	.LASF116
 687 02ee 6A       		.byte	0x6a
 688 02ef 04       		.uleb128 0x4
 689 02f0 D8080000 		.4byte	.LASF117
 690 02f4 6B       		.byte	0x6b
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 76


 691 02f5 04       		.uleb128 0x4
 692 02f6 951B0000 		.4byte	.LASF118
 693 02fa 6C       		.byte	0x6c
 694 02fb 04       		.uleb128 0x4
 695 02fc E5100000 		.4byte	.LASF119
 696 0300 6D       		.byte	0x6d
 697 0301 04       		.uleb128 0x4
 698 0302 C6090000 		.4byte	.LASF120
 699 0306 6E       		.byte	0x6e
 700 0307 04       		.uleb128 0x4
 701 0308 0F190000 		.4byte	.LASF121
 702 030c 6F       		.byte	0x6f
 703 030d 04       		.uleb128 0x4
 704 030e A80B0000 		.4byte	.LASF122
 705 0312 70       		.byte	0x70
 706 0313 04       		.uleb128 0x4
 707 0314 88000000 		.4byte	.LASF123
 708 0318 71       		.byte	0x71
 709 0319 04       		.uleb128 0x4
 710 031a B7130000 		.4byte	.LASF124
 711 031e 72       		.byte	0x72
 712 031f 04       		.uleb128 0x4
 713 0320 B4060000 		.4byte	.LASF125
 714 0324 73       		.byte	0x73
 715 0325 04       		.uleb128 0x4
 716 0326 4F180000 		.4byte	.LASF126
 717 032a 74       		.byte	0x74
 718 032b 04       		.uleb128 0x4
 719 032c 650E0000 		.4byte	.LASF127
 720 0330 75       		.byte	0x75
 721 0331 04       		.uleb128 0x4
 722 0332 8C1A0000 		.4byte	.LASF128
 723 0336 76       		.byte	0x76
 724 0337 04       		.uleb128 0x4
 725 0338 E9030000 		.4byte	.LASF129
 726 033c 77       		.byte	0x77
 727 033d 04       		.uleb128 0x4
 728 033e EE160000 		.4byte	.LASF130
 729 0342 78       		.byte	0x78
 730 0343 04       		.uleb128 0x4
 731 0344 110A0000 		.4byte	.LASF131
 732 0348 79       		.byte	0x79
 733 0349 04       		.uleb128 0x4
 734 034a E4190000 		.4byte	.LASF132
 735 034e 7A       		.byte	0x7a
 736 034f 04       		.uleb128 0x4
 737 0350 7A100000 		.4byte	.LASF133
 738 0354 7B       		.byte	0x7b
 739 0355 04       		.uleb128 0x4
 740 0356 CF060000 		.4byte	.LASF134
 741 035a 7C       		.byte	0x7c
 742 035b 04       		.uleb128 0x4
 743 035c C2180000 		.4byte	.LASF135
 744 0360 7D       		.byte	0x7d
 745 0361 04       		.uleb128 0x4
 746 0362 360B0000 		.4byte	.LASF136
 747 0366 7E       		.byte	0x7e
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 77


 748 0367 04       		.uleb128 0x4
 749 0368 00000000 		.4byte	.LASF137
 750 036c 7F       		.byte	0x7f
 751 036d 04       		.uleb128 0x4
 752 036e 59130000 		.4byte	.LASF138
 753 0372 80       		.byte	0x80
 754 0373 04       		.uleb128 0x4
 755 0374 5E060000 		.4byte	.LASF139
 756 0378 81       		.byte	0x81
 757 0379 04       		.uleb128 0x4
 758 037a AA020000 		.4byte	.LASF140
 759 037e 82       		.byte	0x82
 760 037f 04       		.uleb128 0x4
 761 0380 0C0E0000 		.4byte	.LASF141
 762 0384 83       		.byte	0x83
 763 0385 04       		.uleb128 0x4
 764 0386 C6000000 		.4byte	.LASF142
 765 038a 84       		.byte	0x84
 766 038b 04       		.uleb128 0x4
 767 038c 650A0000 		.4byte	.LASF143
 768 0390 85       		.byte	0x85
 769 0391 04       		.uleb128 0x4
 770 0392 54170000 		.4byte	.LASF144
 771 0396 86       		.byte	0x86
 772 0397 04       		.uleb128 0x4
 773 0398 330E0000 		.4byte	.LASF145
 774 039c 87       		.byte	0x87
 775 039d 04       		.uleb128 0x4
 776 039e C2050000 		.4byte	.LASF146
 777 03a2 88       		.byte	0x88
 778 03a3 04       		.uleb128 0x4
 779 03a4 D2130000 		.4byte	.LASF147
 780 03a8 89       		.byte	0x89
 781 03a9 04       		.uleb128 0x4
 782 03aa 161B0000 		.4byte	.LASF148
 783 03ae 8A       		.byte	0x8a
 784 03af 04       		.uleb128 0x4
 785 03b0 CE030000 		.4byte	.LASF149
 786 03b4 8B       		.byte	0x8b
 787 03b5 04       		.uleb128 0x4
 788 03b6 700B0000 		.4byte	.LASF150
 789 03ba 8C       		.byte	0x8c
 790 03bb 04       		.uleb128 0x4
 791 03bc 81090000 		.4byte	.LASF151
 792 03c0 8D       		.byte	0x8d
 793 03c1 04       		.uleb128 0x4
 794 03c2 7D150000 		.4byte	.LASF152
 795 03c6 8E       		.byte	0x8e
 796 03c7 04       		.uleb128 0x4
 797 03c8 AC100000 		.4byte	.LASF153
 798 03cc 8F       		.byte	0x8f
 799 03cd 04       		.uleb128 0x4
 800 03ce 0E080000 		.4byte	.LASF154
 801 03d2 90       		.byte	0x90
 802 03d3 04       		.uleb128 0x4
 803 03d4 8F0D0000 		.4byte	.LASF155
 804 03d8 91       		.byte	0x91
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 78


 805 03d9 04       		.uleb128 0x4
 806 03da 030B0000 		.4byte	.LASF156
 807 03de 92       		.byte	0x92
 808 03df 04       		.uleb128 0x4
 809 03e0 350D0000 		.4byte	.LASF157
 810 03e4 F0       		.byte	0xf0
 811 03e5 00       		.byte	0
 812 03e6 05       		.uleb128 0x5
 813 03e7 02       		.byte	0x2
 814 03e8 05       		.byte	0x5
 815 03e9 15110000 		.4byte	.LASF158
 816 03ed 06       		.uleb128 0x6
 817 03ee 400A0000 		.4byte	.LASF160
 818 03f2 05       		.byte	0x5
 819 03f3 F4       		.byte	0xf4
 820 03f4 25000000 		.4byte	0x25
 821 03f8 05       		.uleb128 0x5
 822 03f9 01       		.byte	0x1
 823 03fa 06       		.byte	0x6
 824 03fb 031B0000 		.4byte	.LASF159
 825 03ff 06       		.uleb128 0x6
 826 0400 69160000 		.4byte	.LASF161
 827 0404 06       		.byte	0x6
 828 0405 1D       		.byte	0x1d
 829 0406 0A040000 		.4byte	0x40a
 830 040a 05       		.uleb128 0x5
 831 040b 01       		.byte	0x1
 832 040c 08       		.byte	0x8
 833 040d D8180000 		.4byte	.LASF162
 834 0411 06       		.uleb128 0x6
 835 0412 FD0F0000 		.4byte	.LASF163
 836 0416 06       		.byte	0x6
 837 0417 29       		.byte	0x29
 838 0418 E6030000 		.4byte	0x3e6
 839 041c 06       		.uleb128 0x6
 840 041d 1F0C0000 		.4byte	.LASF164
 841 0421 06       		.byte	0x6
 842 0422 2B       		.byte	0x2b
 843 0423 27040000 		.4byte	0x427
 844 0427 05       		.uleb128 0x5
 845 0428 02       		.byte	0x2
 846 0429 07       		.byte	0x7
 847 042a 8E120000 		.4byte	.LASF165
 848 042e 06       		.uleb128 0x6
 849 042f E7020000 		.4byte	.LASF166
 850 0433 06       		.byte	0x6
 851 0434 3F       		.byte	0x3f
 852 0435 39040000 		.4byte	0x439
 853 0439 05       		.uleb128 0x5
 854 043a 04       		.byte	0x4
 855 043b 05       		.byte	0x5
 856 043c BC140000 		.4byte	.LASF167
 857 0440 06       		.uleb128 0x6
 858 0441 E6180000 		.4byte	.LASF168
 859 0445 06       		.byte	0x6
 860 0446 41       		.byte	0x41
 861 0447 4B040000 		.4byte	0x44b
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 79


 862 044b 05       		.uleb128 0x5
 863 044c 04       		.byte	0x4
 864 044d 07       		.byte	0x7
 865 044e A1170000 		.4byte	.LASF169
 866 0452 05       		.uleb128 0x5
 867 0453 08       		.byte	0x8
 868 0454 05       		.byte	0x5
 869 0455 360F0000 		.4byte	.LASF170
 870 0459 05       		.uleb128 0x5
 871 045a 08       		.byte	0x8
 872 045b 07       		.byte	0x7
 873 045c 51080000 		.4byte	.LASF171
 874 0460 07       		.uleb128 0x7
 875 0461 04       		.byte	0x4
 876 0462 05       		.byte	0x5
 877 0463 696E7400 		.ascii	"int\000"
 878 0467 05       		.uleb128 0x5
 879 0468 04       		.byte	0x4
 880 0469 07       		.byte	0x7
 881 046a 05020000 		.4byte	.LASF172
 882 046e 06       		.uleb128 0x6
 883 046f 4A0E0000 		.4byte	.LASF173
 884 0473 07       		.byte	0x7
 885 0474 18       		.byte	0x18
 886 0475 FF030000 		.4byte	0x3ff
 887 0479 06       		.uleb128 0x6
 888 047a D6070000 		.4byte	.LASF174
 889 047e 07       		.byte	0x7
 890 047f 20       		.byte	0x20
 891 0480 11040000 		.4byte	0x411
 892 0484 06       		.uleb128 0x6
 893 0485 CA120000 		.4byte	.LASF175
 894 0489 07       		.byte	0x7
 895 048a 24       		.byte	0x24
 896 048b 1C040000 		.4byte	0x41c
 897 048f 06       		.uleb128 0x6
 898 0490 DF170000 		.4byte	.LASF176
 899 0494 07       		.byte	0x7
 900 0495 2C       		.byte	0x2c
 901 0496 2E040000 		.4byte	0x42e
 902 049a 06       		.uleb128 0x6
 903 049b 4D020000 		.4byte	.LASF177
 904 049f 07       		.byte	0x7
 905 04a0 30       		.byte	0x30
 906 04a1 40040000 		.4byte	0x440
 907 04a5 08       		.uleb128 0x8
 908 04a6 040E     		.2byte	0xe04
 909 04a8 03       		.byte	0x3
 910 04a9 9601     		.2byte	0x196
 911 04ab 61050000 		.4byte	0x561
 912 04af 09       		.uleb128 0x9
 913 04b0 7A070000 		.4byte	.LASF178
 914 04b4 03       		.byte	0x3
 915 04b5 9801     		.2byte	0x198
 916 04b7 7D050000 		.4byte	0x57d
 917 04bb 00       		.byte	0
 918 04bc 09       		.uleb128 0x9
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 80


 919 04bd 15140000 		.4byte	.LASF179
 920 04c1 03       		.byte	0x3
 921 04c2 9901     		.2byte	0x199
 922 04c4 82050000 		.4byte	0x582
 923 04c8 20       		.byte	0x20
 924 04c9 09       		.uleb128 0x9
 925 04ca D9190000 		.4byte	.LASF180
 926 04ce 03       		.byte	0x3
 927 04cf 9A01     		.2byte	0x19a
 928 04d1 92050000 		.4byte	0x592
 929 04d5 80       		.byte	0x80
 930 04d6 09       		.uleb128 0x9
 931 04d7 B9070000 		.4byte	.LASF181
 932 04db 03       		.byte	0x3
 933 04dc 9B01     		.2byte	0x19b
 934 04de 82050000 		.4byte	0x582
 935 04e2 A0       		.byte	0xa0
 936 04e3 0A       		.uleb128 0xa
 937 04e4 F11B0000 		.4byte	.LASF182
 938 04e8 03       		.byte	0x3
 939 04e9 9C01     		.2byte	0x19c
 940 04eb 97050000 		.4byte	0x597
 941 04ef 0001     		.2byte	0x100
 942 04f1 0A       		.uleb128 0xa
 943 04f2 31140000 		.4byte	.LASF183
 944 04f6 03       		.byte	0x3
 945 04f7 9D01     		.2byte	0x19d
 946 04f9 82050000 		.4byte	0x582
 947 04fd 2001     		.2byte	0x120
 948 04ff 0A       		.uleb128 0xa
 949 0500 B2110000 		.4byte	.LASF184
 950 0504 03       		.byte	0x3
 951 0505 9E01     		.2byte	0x19e
 952 0507 9C050000 		.4byte	0x59c
 953 050b 8001     		.2byte	0x180
 954 050d 0A       		.uleb128 0xa
 955 050e 3B140000 		.4byte	.LASF185
 956 0512 03       		.byte	0x3
 957 0513 9F01     		.2byte	0x19f
 958 0515 82050000 		.4byte	0x582
 959 0519 A001     		.2byte	0x1a0
 960 051b 0A       		.uleb128 0xa
 961 051c 061A0000 		.4byte	.LASF186
 962 0520 03       		.byte	0x3
 963 0521 A001     		.2byte	0x1a0
 964 0523 A1050000 		.4byte	0x5a1
 965 0527 0002     		.2byte	0x200
 966 0529 0A       		.uleb128 0xa
 967 052a 45140000 		.4byte	.LASF187
 968 052e 03       		.byte	0x3
 969 052f A101     		.2byte	0x1a1
 970 0531 A6050000 		.4byte	0x5a6
 971 0535 2002     		.2byte	0x220
 972 0537 0B       		.uleb128 0xb
 973 0538 495000   		.ascii	"IP\000"
 974 053b 03       		.byte	0x3
 975 053c A201     		.2byte	0x1a2
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 81


 976 053e CB050000 		.4byte	0x5cb
 977 0542 0003     		.2byte	0x300
 978 0544 0A       		.uleb128 0xa
 979 0545 4F140000 		.4byte	.LASF188
 980 0549 03       		.byte	0x3
 981 054a A301     		.2byte	0x1a3
 982 054c D0050000 		.4byte	0x5d0
 983 0550 F003     		.2byte	0x3f0
 984 0552 0A       		.uleb128 0xa
 985 0553 6F130000 		.4byte	.LASF189
 986 0557 03       		.byte	0x3
 987 0558 A401     		.2byte	0x1a4
 988 055a 78050000 		.4byte	0x578
 989 055e 000E     		.2byte	0xe00
 990 0560 00       		.byte	0
 991 0561 0C       		.uleb128 0xc
 992 0562 78050000 		.4byte	0x578
 993 0566 71050000 		.4byte	0x571
 994 056a 0D       		.uleb128 0xd
 995 056b 71050000 		.4byte	0x571
 996 056f 07       		.byte	0x7
 997 0570 00       		.byte	0
 998 0571 05       		.uleb128 0x5
 999 0572 04       		.byte	0x4
 1000 0573 07       		.byte	0x7
 1001 0574 E9130000 		.4byte	.LASF190
 1002 0578 0E       		.uleb128 0xe
 1003 0579 9A040000 		.4byte	0x49a
 1004 057d 0E       		.uleb128 0xe
 1005 057e 61050000 		.4byte	0x561
 1006 0582 0C       		.uleb128 0xc
 1007 0583 9A040000 		.4byte	0x49a
 1008 0587 92050000 		.4byte	0x592
 1009 058b 0D       		.uleb128 0xd
 1010 058c 71050000 		.4byte	0x571
 1011 0590 17       		.byte	0x17
 1012 0591 00       		.byte	0
 1013 0592 0E       		.uleb128 0xe
 1014 0593 61050000 		.4byte	0x561
 1015 0597 0E       		.uleb128 0xe
 1016 0598 61050000 		.4byte	0x561
 1017 059c 0E       		.uleb128 0xe
 1018 059d 61050000 		.4byte	0x561
 1019 05a1 0E       		.uleb128 0xe
 1020 05a2 61050000 		.4byte	0x561
 1021 05a6 0C       		.uleb128 0xc
 1022 05a7 9A040000 		.4byte	0x49a
 1023 05ab B6050000 		.4byte	0x5b6
 1024 05af 0D       		.uleb128 0xd
 1025 05b0 71050000 		.4byte	0x571
 1026 05b4 37       		.byte	0x37
 1027 05b5 00       		.byte	0
 1028 05b6 0C       		.uleb128 0xc
 1029 05b7 C6050000 		.4byte	0x5c6
 1030 05bb C6050000 		.4byte	0x5c6
 1031 05bf 0D       		.uleb128 0xd
 1032 05c0 71050000 		.4byte	0x571
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 82


 1033 05c4 EF       		.byte	0xef
 1034 05c5 00       		.byte	0
 1035 05c6 0E       		.uleb128 0xe
 1036 05c7 6E040000 		.4byte	0x46e
 1037 05cb 0E       		.uleb128 0xe
 1038 05cc B6050000 		.4byte	0x5b6
 1039 05d0 0C       		.uleb128 0xc
 1040 05d1 9A040000 		.4byte	0x49a
 1041 05d5 E1050000 		.4byte	0x5e1
 1042 05d9 0F       		.uleb128 0xf
 1043 05da 71050000 		.4byte	0x571
 1044 05de 8302     		.2byte	0x283
 1045 05e0 00       		.byte	0
 1046 05e1 10       		.uleb128 0x10
 1047 05e2 88160000 		.4byte	.LASF191
 1048 05e6 03       		.byte	0x3
 1049 05e7 A501     		.2byte	0x1a5
 1050 05e9 A5040000 		.4byte	0x4a5
 1051 05ed 11       		.uleb128 0x11
 1052 05ee 78050000 		.4byte	0x578
 1053 05f2 0C       		.uleb128 0xc
 1054 05f3 ED050000 		.4byte	0x5ed
 1055 05f7 02060000 		.4byte	0x602
 1056 05fb 0D       		.uleb128 0xd
 1057 05fc 71050000 		.4byte	0x571
 1058 0600 0F       		.byte	0xf
 1059 0601 00       		.byte	0
 1060 0602 12       		.uleb128 0x12
 1061 0603 80       		.byte	0x80
 1062 0604 08       		.byte	0x8
 1063 0605 22       		.byte	0x22
 1064 0606 D6060000 		.4byte	0x6d6
 1065 060a 13       		.uleb128 0x13
 1066 060b 4F555400 		.ascii	"OUT\000"
 1067 060f 08       		.byte	0x8
 1068 0610 23       		.byte	0x23
 1069 0611 78050000 		.4byte	0x578
 1070 0615 00       		.byte	0
 1071 0616 14       		.uleb128 0x14
 1072 0617 C2070000 		.4byte	.LASF192
 1073 061b 08       		.byte	0x8
 1074 061c 24       		.byte	0x24
 1075 061d 78050000 		.4byte	0x578
 1076 0621 04       		.byte	0x4
 1077 0622 14       		.uleb128 0x14
 1078 0623 84070000 		.4byte	.LASF193
 1079 0627 08       		.byte	0x8
 1080 0628 25       		.byte	0x25
 1081 0629 78050000 		.4byte	0x578
 1082 062d 08       		.byte	0x8
 1083 062e 14       		.uleb128 0x14
 1084 062f 4C160000 		.4byte	.LASF194
 1085 0633 08       		.byte	0x8
 1086 0634 26       		.byte	0x26
 1087 0635 78050000 		.4byte	0x578
 1088 0639 0C       		.byte	0xc
 1089 063a 13       		.uleb128 0x13
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 83


 1090 063b 494E00   		.ascii	"IN\000"
 1091 063e 08       		.byte	0x8
 1092 063f 27       		.byte	0x27
 1093 0640 ED050000 		.4byte	0x5ed
 1094 0644 10       		.byte	0x10
 1095 0645 14       		.uleb128 0x14
 1096 0646 7F070000 		.4byte	.LASF195
 1097 064a 08       		.byte	0x8
 1098 064b 28       		.byte	0x28
 1099 064c 78050000 		.4byte	0x578
 1100 0650 14       		.byte	0x14
 1101 0651 14       		.uleb128 0x14
 1102 0652 2A0C0000 		.4byte	.LASF196
 1103 0656 08       		.byte	0x8
 1104 0657 29       		.byte	0x29
 1105 0658 78050000 		.4byte	0x578
 1106 065c 18       		.byte	0x18
 1107 065d 14       		.uleb128 0x14
 1108 065e 09170000 		.4byte	.LASF197
 1109 0662 08       		.byte	0x8
 1110 0663 2A       		.byte	0x2a
 1111 0664 ED050000 		.4byte	0x5ed
 1112 0668 1C       		.byte	0x1c
 1113 0669 14       		.uleb128 0x14
 1114 066a 67040000 		.4byte	.LASF198
 1115 066e 08       		.byte	0x8
 1116 066f 2B       		.byte	0x2b
 1117 0670 78050000 		.4byte	0x578
 1118 0674 20       		.byte	0x20
 1119 0675 14       		.uleb128 0x14
 1120 0676 91150000 		.4byte	.LASF199
 1121 067a 08       		.byte	0x8
 1122 067b 2C       		.byte	0x2c
 1123 067c 78050000 		.4byte	0x578
 1124 0680 24       		.byte	0x24
 1125 0681 13       		.uleb128 0x13
 1126 0682 43464700 		.ascii	"CFG\000"
 1127 0686 08       		.byte	0x8
 1128 0687 2D       		.byte	0x2d
 1129 0688 78050000 		.4byte	0x578
 1130 068c 28       		.byte	0x28
 1131 068d 14       		.uleb128 0x14
 1132 068e 74060000 		.4byte	.LASF200
 1133 0692 08       		.byte	0x8
 1134 0693 2E       		.byte	0x2e
 1135 0694 78050000 		.4byte	0x578
 1136 0698 2C       		.byte	0x2c
 1137 0699 14       		.uleb128 0x14
 1138 069a 030A0000 		.4byte	.LASF201
 1139 069e 08       		.byte	0x8
 1140 069f 2F       		.byte	0x2f
 1141 06a0 78050000 		.4byte	0x578
 1142 06a4 30       		.byte	0x30
 1143 06a5 14       		.uleb128 0x14
 1144 06a6 C11C0000 		.4byte	.LASF202
 1145 06aa 08       		.byte	0x8
 1146 06ab 30       		.byte	0x30
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 84


 1147 06ac 78050000 		.4byte	0x578
 1148 06b0 34       		.byte	0x34
 1149 06b1 14       		.uleb128 0x14
 1150 06b2 32000000 		.4byte	.LASF203
 1151 06b6 08       		.byte	0x8
 1152 06b7 31       		.byte	0x31
 1153 06b8 ED050000 		.4byte	0x5ed
 1154 06bc 38       		.byte	0x38
 1155 06bd 14       		.uleb128 0x14
 1156 06be E9150000 		.4byte	.LASF204
 1157 06c2 08       		.byte	0x8
 1158 06c3 32       		.byte	0x32
 1159 06c4 78050000 		.4byte	0x578
 1160 06c8 3C       		.byte	0x3c
 1161 06c9 14       		.uleb128 0x14
 1162 06ca 751C0000 		.4byte	.LASF205
 1163 06ce 08       		.byte	0x8
 1164 06cf 33       		.byte	0x33
 1165 06d0 DB060000 		.4byte	0x6db
 1166 06d4 40       		.byte	0x40
 1167 06d5 00       		.byte	0
 1168 06d6 0E       		.uleb128 0xe
 1169 06d7 F2050000 		.4byte	0x5f2
 1170 06db 11       		.uleb128 0x11
 1171 06dc D6060000 		.4byte	0x6d6
 1172 06e0 06       		.uleb128 0x6
 1173 06e1 980C0000 		.4byte	.LASF206
 1174 06e5 08       		.byte	0x8
 1175 06e6 34       		.byte	0x34
 1176 06e7 02060000 		.4byte	0x602
 1177 06eb 15       		.uleb128 0x15
 1178 06ec 2440     		.2byte	0x4024
 1179 06ee 08       		.byte	0x8
 1180 06ef 39       		.byte	0x39
 1181 06f0 76070000 		.4byte	0x776
 1182 06f4 13       		.uleb128 0x13
 1183 06f5 50525400 		.ascii	"PRT\000"
 1184 06f9 08       		.byte	0x8
 1185 06fa 3A       		.byte	0x3a
 1186 06fb 76070000 		.4byte	0x776
 1187 06ff 00       		.byte	0
 1188 0700 16       		.uleb128 0x16
 1189 0701 46000000 		.4byte	.LASF207
 1190 0705 08       		.byte	0x8
 1191 0706 3B       		.byte	0x3b
 1192 0707 ED050000 		.4byte	0x5ed
 1193 070b 0040     		.2byte	0x4000
 1194 070d 16       		.uleb128 0x16
 1195 070e 52000000 		.4byte	.LASF208
 1196 0712 08       		.byte	0x8
 1197 0713 3C       		.byte	0x3c
 1198 0714 ED050000 		.4byte	0x5ed
 1199 0718 0440     		.2byte	0x4004
 1200 071a 16       		.uleb128 0x16
 1201 071b 5E000000 		.4byte	.LASF209
 1202 071f 08       		.byte	0x8
 1203 0720 3D       		.byte	0x3d
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 85


 1204 0721 ED050000 		.4byte	0x5ed
 1205 0725 0840     		.2byte	0x4008
 1206 0727 16       		.uleb128 0x16
 1207 0728 A50E0000 		.4byte	.LASF210
 1208 072c 08       		.byte	0x8
 1209 072d 3E       		.byte	0x3e
 1210 072e ED050000 		.4byte	0x5ed
 1211 0732 0C40     		.2byte	0x400c
 1212 0734 16       		.uleb128 0x16
 1213 0735 3B000000 		.4byte	.LASF211
 1214 0739 08       		.byte	0x8
 1215 073a 3F       		.byte	0x3f
 1216 073b ED050000 		.4byte	0x5ed
 1217 073f 1040     		.2byte	0x4010
 1218 0741 16       		.uleb128 0x16
 1219 0742 F10A0000 		.4byte	.LASF212
 1220 0746 08       		.byte	0x8
 1221 0747 40       		.byte	0x40
 1222 0748 78050000 		.4byte	0x578
 1223 074c 1440     		.2byte	0x4014
 1224 074e 16       		.uleb128 0x16
 1225 074f E61A0000 		.4byte	.LASF213
 1226 0753 08       		.byte	0x8
 1227 0754 41       		.byte	0x41
 1228 0755 78050000 		.4byte	0x578
 1229 0759 1840     		.2byte	0x4018
 1230 075b 16       		.uleb128 0x16
 1231 075c 2D120000 		.4byte	.LASF214
 1232 0760 08       		.byte	0x8
 1233 0761 42       		.byte	0x42
 1234 0762 ED050000 		.4byte	0x5ed
 1235 0766 1C40     		.2byte	0x401c
 1236 0768 16       		.uleb128 0x16
 1237 0769 DC120000 		.4byte	.LASF215
 1238 076d 08       		.byte	0x8
 1239 076e 43       		.byte	0x43
 1240 076f 78050000 		.4byte	0x578
 1241 0773 2040     		.2byte	0x4020
 1242 0775 00       		.byte	0
 1243 0776 0C       		.uleb128 0xc
 1244 0777 E0060000 		.4byte	0x6e0
 1245 077b 86070000 		.4byte	0x786
 1246 077f 0D       		.uleb128 0xd
 1247 0780 71050000 		.4byte	0x571
 1248 0784 7F       		.byte	0x7f
 1249 0785 00       		.byte	0
 1250 0786 06       		.uleb128 0x6
 1251 0787 59070000 		.4byte	.LASF216
 1252 078b 08       		.byte	0x8
 1253 078c 44       		.byte	0x44
 1254 078d EB060000 		.4byte	0x6eb
 1255 0791 10       		.uleb128 0x10
 1256 0792 000C0000 		.4byte	.LASF217
 1257 0796 09       		.byte	0x9
 1258 0797 3106     		.2byte	0x631
 1259 0799 E0060000 		.4byte	0x6e0
 1260 079d 10       		.uleb128 0x10
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 86


 1261 079e F1180000 		.4byte	.LASF218
 1262 07a2 09       		.byte	0x9
 1263 07a3 3206     		.2byte	0x632
 1264 07a5 86070000 		.4byte	0x786
 1265 07a9 05       		.uleb128 0x5
 1266 07aa 08       		.byte	0x8
 1267 07ab 04       		.byte	0x4
 1268 07ac A1120000 		.4byte	.LASF219
 1269 07b0 12       		.uleb128 0x12
 1270 07b1 B8       		.byte	0xb8
 1271 07b2 0A       		.byte	0xa
 1272 07b3 34       		.byte	0x34
 1273 07b4 C10B0000 		.4byte	0xbc1
 1274 07b8 14       		.uleb128 0x14
 1275 07b9 19030000 		.4byte	.LASF220
 1276 07bd 0A       		.byte	0xa
 1277 07be 37       		.byte	0x37
 1278 07bf 9A040000 		.4byte	0x49a
 1279 07c3 00       		.byte	0
 1280 07c4 14       		.uleb128 0x14
 1281 07c5 B0010000 		.4byte	.LASF221
 1282 07c9 0A       		.byte	0xa
 1283 07ca 38       		.byte	0x38
 1284 07cb 9A040000 		.4byte	0x49a
 1285 07cf 04       		.byte	0x4
 1286 07d0 14       		.uleb128 0x14
 1287 07d1 97010000 		.4byte	.LASF222
 1288 07d5 0A       		.byte	0xa
 1289 07d6 39       		.byte	0x39
 1290 07d7 9A040000 		.4byte	0x49a
 1291 07db 08       		.byte	0x8
 1292 07dc 14       		.uleb128 0x14
 1293 07dd FC080000 		.4byte	.LASF223
 1294 07e1 0A       		.byte	0xa
 1295 07e2 3A       		.byte	0x3a
 1296 07e3 9A040000 		.4byte	0x49a
 1297 07e7 0C       		.byte	0xc
 1298 07e8 14       		.uleb128 0x14
 1299 07e9 D3120000 		.4byte	.LASF224
 1300 07ed 0A       		.byte	0xa
 1301 07ee 3B       		.byte	0x3b
 1302 07ef 9A040000 		.4byte	0x49a
 1303 07f3 10       		.byte	0x10
 1304 07f4 14       		.uleb128 0x14
 1305 07f5 19100000 		.4byte	.LASF225
 1306 07f9 0A       		.byte	0xa
 1307 07fa 3C       		.byte	0x3c
 1308 07fb 9A040000 		.4byte	0x49a
 1309 07ff 14       		.byte	0x14
 1310 0800 14       		.uleb128 0x14
 1311 0801 FA0A0000 		.4byte	.LASF226
 1312 0805 0A       		.byte	0xa
 1313 0806 3D       		.byte	0x3d
 1314 0807 9A040000 		.4byte	0x49a
 1315 080b 18       		.byte	0x18
 1316 080c 14       		.uleb128 0x14
 1317 080d 3C1C0000 		.4byte	.LASF227
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 87


 1318 0811 0A       		.byte	0xa
 1319 0812 3E       		.byte	0x3e
 1320 0813 9A040000 		.4byte	0x49a
 1321 0817 1C       		.byte	0x1c
 1322 0818 14       		.uleb128 0x14
 1323 0819 440F0000 		.4byte	.LASF228
 1324 081d 0A       		.byte	0xa
 1325 081e 3F       		.byte	0x3f
 1326 081f 9A040000 		.4byte	0x49a
 1327 0823 20       		.byte	0x20
 1328 0824 14       		.uleb128 0x14
 1329 0825 5B0F0000 		.4byte	.LASF229
 1330 0829 0A       		.byte	0xa
 1331 082a 40       		.byte	0x40
 1332 082b 9A040000 		.4byte	0x49a
 1333 082f 24       		.byte	0x24
 1334 0830 14       		.uleb128 0x14
 1335 0831 E2140000 		.4byte	.LASF230
 1336 0835 0A       		.byte	0xa
 1337 0836 43       		.byte	0x43
 1338 0837 6E040000 		.4byte	0x46e
 1339 083b 28       		.byte	0x28
 1340 083c 14       		.uleb128 0x14
 1341 083d AE140000 		.4byte	.LASF231
 1342 0841 0A       		.byte	0xa
 1343 0842 44       		.byte	0x44
 1344 0843 6E040000 		.4byte	0x46e
 1345 0847 29       		.byte	0x29
 1346 0848 14       		.uleb128 0x14
 1347 0849 AD130000 		.4byte	.LASF232
 1348 084d 0A       		.byte	0xa
 1349 084e 45       		.byte	0x45
 1350 084f 6E040000 		.4byte	0x46e
 1351 0853 2A       		.byte	0x2a
 1352 0854 14       		.uleb128 0x14
 1353 0855 39150000 		.4byte	.LASF233
 1354 0859 0A       		.byte	0xa
 1355 085a 46       		.byte	0x46
 1356 085b 6E040000 		.4byte	0x46e
 1357 085f 2B       		.byte	0x2b
 1358 0860 14       		.uleb128 0x14
 1359 0861 0B150000 		.4byte	.LASF234
 1360 0865 0A       		.byte	0xa
 1361 0866 47       		.byte	0x47
 1362 0867 6E040000 		.4byte	0x46e
 1363 086b 2C       		.byte	0x2c
 1364 086c 14       		.uleb128 0x14
 1365 086d 78170000 		.4byte	.LASF235
 1366 0871 0A       		.byte	0xa
 1367 0872 48       		.byte	0x48
 1368 0873 6E040000 		.4byte	0x46e
 1369 0877 2D       		.byte	0x2d
 1370 0878 14       		.uleb128 0x14
 1371 0879 BF1D0000 		.4byte	.LASF236
 1372 087d 0A       		.byte	0xa
 1373 087e 49       		.byte	0x49
 1374 087f 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 88


 1375 0883 2E       		.byte	0x2e
 1376 0884 14       		.uleb128 0x14
 1377 0885 590E0000 		.4byte	.LASF237
 1378 0889 0A       		.byte	0xa
 1379 088a 4A       		.byte	0x4a
 1380 088b 6E040000 		.4byte	0x46e
 1381 088f 2F       		.byte	0x2f
 1382 0890 14       		.uleb128 0x14
 1383 0891 CB160000 		.4byte	.LASF238
 1384 0895 0A       		.byte	0xa
 1385 0896 4B       		.byte	0x4b
 1386 0897 6E040000 		.4byte	0x46e
 1387 089b 30       		.byte	0x30
 1388 089c 14       		.uleb128 0x14
 1389 089d 0A110000 		.4byte	.LASF239
 1390 08a1 0A       		.byte	0xa
 1391 08a2 4E       		.byte	0x4e
 1392 08a3 6E040000 		.4byte	0x46e
 1393 08a7 31       		.byte	0x31
 1394 08a8 14       		.uleb128 0x14
 1395 08a9 391B0000 		.4byte	.LASF240
 1396 08ad 0A       		.byte	0xa
 1397 08ae 4F       		.byte	0x4f
 1398 08af 6E040000 		.4byte	0x46e
 1399 08b3 32       		.byte	0x32
 1400 08b4 14       		.uleb128 0x14
 1401 08b5 9C1C0000 		.4byte	.LASF241
 1402 08b9 0A       		.byte	0xa
 1403 08ba 50       		.byte	0x50
 1404 08bb 6E040000 		.4byte	0x46e
 1405 08bf 33       		.byte	0x33
 1406 08c0 14       		.uleb128 0x14
 1407 08c1 BD0C0000 		.4byte	.LASF242
 1408 08c5 0A       		.byte	0xa
 1409 08c6 51       		.byte	0x51
 1410 08c7 6E040000 		.4byte	0x46e
 1411 08cb 34       		.byte	0x34
 1412 08cc 14       		.uleb128 0x14
 1413 08cd BC080000 		.4byte	.LASF243
 1414 08d1 0A       		.byte	0xa
 1415 08d2 52       		.byte	0x52
 1416 08d3 79040000 		.4byte	0x479
 1417 08d7 36       		.byte	0x36
 1418 08d8 14       		.uleb128 0x14
 1419 08d9 BC040000 		.4byte	.LASF244
 1420 08dd 0A       		.byte	0xa
 1421 08de 53       		.byte	0x53
 1422 08df 79040000 		.4byte	0x479
 1423 08e3 38       		.byte	0x38
 1424 08e4 14       		.uleb128 0x14
 1425 08e5 4C100000 		.4byte	.LASF245
 1426 08e9 0A       		.byte	0xa
 1427 08ea 54       		.byte	0x54
 1428 08eb 79040000 		.4byte	0x479
 1429 08ef 3A       		.byte	0x3a
 1430 08f0 14       		.uleb128 0x14
 1431 08f1 0A030000 		.4byte	.LASF246
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 89


 1432 08f5 0A       		.byte	0xa
 1433 08f6 55       		.byte	0x55
 1434 08f7 6E040000 		.4byte	0x46e
 1435 08fb 3C       		.byte	0x3c
 1436 08fc 14       		.uleb128 0x14
 1437 08fd 4A0A0000 		.4byte	.LASF247
 1438 0901 0A       		.byte	0xa
 1439 0902 56       		.byte	0x56
 1440 0903 6E040000 		.4byte	0x46e
 1441 0907 3D       		.byte	0x3d
 1442 0908 14       		.uleb128 0x14
 1443 0909 81130000 		.4byte	.LASF248
 1444 090d 0A       		.byte	0xa
 1445 090e 57       		.byte	0x57
 1446 090f 6E040000 		.4byte	0x46e
 1447 0913 3E       		.byte	0x3e
 1448 0914 14       		.uleb128 0x14
 1449 0915 66090000 		.4byte	.LASF249
 1450 0919 0A       		.byte	0xa
 1451 091a 58       		.byte	0x58
 1452 091b 6E040000 		.4byte	0x46e
 1453 091f 3F       		.byte	0x3f
 1454 0920 14       		.uleb128 0x14
 1455 0921 56020000 		.4byte	.LASF250
 1456 0925 0A       		.byte	0xa
 1457 0926 59       		.byte	0x59
 1458 0927 6E040000 		.4byte	0x46e
 1459 092b 40       		.byte	0x40
 1460 092c 14       		.uleb128 0x14
 1461 092d 5B110000 		.4byte	.LASF251
 1462 0931 0A       		.byte	0xa
 1463 0932 5A       		.byte	0x5a
 1464 0933 6E040000 		.4byte	0x46e
 1465 0937 41       		.byte	0x41
 1466 0938 14       		.uleb128 0x14
 1467 0939 A8070000 		.4byte	.LASF252
 1468 093d 0A       		.byte	0xa
 1469 093e 5B       		.byte	0x5b
 1470 093f 6E040000 		.4byte	0x46e
 1471 0943 42       		.byte	0x42
 1472 0944 14       		.uleb128 0x14
 1473 0945 F50B0000 		.4byte	.LASF253
 1474 0949 0A       		.byte	0xa
 1475 094a 5C       		.byte	0x5c
 1476 094b 6E040000 		.4byte	0x46e
 1477 094f 43       		.byte	0x43
 1478 0950 14       		.uleb128 0x14
 1479 0951 620D0000 		.4byte	.LASF254
 1480 0955 0A       		.byte	0xa
 1481 0956 5D       		.byte	0x5d
 1482 0957 6E040000 		.4byte	0x46e
 1483 095b 44       		.byte	0x44
 1484 095c 14       		.uleb128 0x14
 1485 095d 47150000 		.4byte	.LASF255
 1486 0961 0A       		.byte	0xa
 1487 0962 5E       		.byte	0x5e
 1488 0963 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 90


 1489 0967 48       		.byte	0x48
 1490 0968 14       		.uleb128 0x14
 1491 0969 70040000 		.4byte	.LASF256
 1492 096d 0A       		.byte	0xa
 1493 096e 5F       		.byte	0x5f
 1494 096f 9A040000 		.4byte	0x49a
 1495 0973 4C       		.byte	0x4c
 1496 0974 14       		.uleb128 0x14
 1497 0975 6A1A0000 		.4byte	.LASF257
 1498 0979 0A       		.byte	0xa
 1499 097a 60       		.byte	0x60
 1500 097b 6E040000 		.4byte	0x46e
 1501 097f 50       		.byte	0x50
 1502 0980 14       		.uleb128 0x14
 1503 0981 B20A0000 		.4byte	.LASF258
 1504 0985 0A       		.byte	0xa
 1505 0986 61       		.byte	0x61
 1506 0987 6E040000 		.4byte	0x46e
 1507 098b 51       		.byte	0x51
 1508 098c 14       		.uleb128 0x14
 1509 098d 41080000 		.4byte	.LASF259
 1510 0991 0A       		.byte	0xa
 1511 0992 62       		.byte	0x62
 1512 0993 6E040000 		.4byte	0x46e
 1513 0997 52       		.byte	0x52
 1514 0998 14       		.uleb128 0x14
 1515 0999 3D120000 		.4byte	.LASF260
 1516 099d 0A       		.byte	0xa
 1517 099e 63       		.byte	0x63
 1518 099f 6E040000 		.4byte	0x46e
 1519 09a3 53       		.byte	0x53
 1520 09a4 14       		.uleb128 0x14
 1521 09a5 A8190000 		.4byte	.LASF261
 1522 09a9 0A       		.byte	0xa
 1523 09aa 64       		.byte	0x64
 1524 09ab 6E040000 		.4byte	0x46e
 1525 09af 54       		.byte	0x54
 1526 09b0 14       		.uleb128 0x14
 1527 09b1 D30A0000 		.4byte	.LASF262
 1528 09b5 0A       		.byte	0xa
 1529 09b6 65       		.byte	0x65
 1530 09b7 6E040000 		.4byte	0x46e
 1531 09bb 55       		.byte	0x55
 1532 09bc 14       		.uleb128 0x14
 1533 09bd E7170000 		.4byte	.LASF263
 1534 09c1 0A       		.byte	0xa
 1535 09c2 66       		.byte	0x66
 1536 09c3 6E040000 		.4byte	0x46e
 1537 09c7 56       		.byte	0x56
 1538 09c8 14       		.uleb128 0x14
 1539 09c9 451C0000 		.4byte	.LASF264
 1540 09cd 0A       		.byte	0xa
 1541 09ce 67       		.byte	0x67
 1542 09cf 6E040000 		.4byte	0x46e
 1543 09d3 57       		.byte	0x57
 1544 09d4 14       		.uleb128 0x14
 1545 09d5 2C0A0000 		.4byte	.LASF265
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 91


 1546 09d9 0A       		.byte	0xa
 1547 09da 68       		.byte	0x68
 1548 09db 6E040000 		.4byte	0x46e
 1549 09df 58       		.byte	0x58
 1550 09e0 14       		.uleb128 0x14
 1551 09e1 C91C0000 		.4byte	.LASF266
 1552 09e5 0A       		.byte	0xa
 1553 09e6 69       		.byte	0x69
 1554 09e7 6E040000 		.4byte	0x46e
 1555 09eb 59       		.byte	0x59
 1556 09ec 14       		.uleb128 0x14
 1557 09ed 2E1B0000 		.4byte	.LASF267
 1558 09f1 0A       		.byte	0xa
 1559 09f2 6E       		.byte	0x6e
 1560 09f3 84040000 		.4byte	0x484
 1561 09f7 5A       		.byte	0x5a
 1562 09f8 14       		.uleb128 0x14
 1563 09f9 D0010000 		.4byte	.LASF268
 1564 09fd 0A       		.byte	0xa
 1565 09fe 6F       		.byte	0x6f
 1566 09ff 84040000 		.4byte	0x484
 1567 0a03 5C       		.byte	0x5c
 1568 0a04 14       		.uleb128 0x14
 1569 0a05 4C0F0000 		.4byte	.LASF269
 1570 0a09 0A       		.byte	0xa
 1571 0a0a 70       		.byte	0x70
 1572 0a0b 6E040000 		.4byte	0x46e
 1573 0a0f 5E       		.byte	0x5e
 1574 0a10 14       		.uleb128 0x14
 1575 0a11 631B0000 		.4byte	.LASF270
 1576 0a15 0A       		.byte	0xa
 1577 0a16 71       		.byte	0x71
 1578 0a17 6E040000 		.4byte	0x46e
 1579 0a1b 5F       		.byte	0x5f
 1580 0a1c 14       		.uleb128 0x14
 1581 0a1d 0E0C0000 		.4byte	.LASF271
 1582 0a21 0A       		.byte	0xa
 1583 0a22 72       		.byte	0x72
 1584 0a23 6E040000 		.4byte	0x46e
 1585 0a27 60       		.byte	0x60
 1586 0a28 14       		.uleb128 0x14
 1587 0a29 220E0000 		.4byte	.LASF272
 1588 0a2d 0A       		.byte	0xa
 1589 0a2e 73       		.byte	0x73
 1590 0a2f 9A040000 		.4byte	0x49a
 1591 0a33 64       		.byte	0x64
 1592 0a34 14       		.uleb128 0x14
 1593 0a35 E61D0000 		.4byte	.LASF273
 1594 0a39 0A       		.byte	0xa
 1595 0a3a 76       		.byte	0x76
 1596 0a3b 84040000 		.4byte	0x484
 1597 0a3f 68       		.byte	0x68
 1598 0a40 14       		.uleb128 0x14
 1599 0a41 F1120000 		.4byte	.LASF274
 1600 0a45 0A       		.byte	0xa
 1601 0a46 77       		.byte	0x77
 1602 0a47 84040000 		.4byte	0x484
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 92


 1603 0a4b 6A       		.byte	0x6a
 1604 0a4c 14       		.uleb128 0x14
 1605 0a4d 3D100000 		.4byte	.LASF275
 1606 0a51 0A       		.byte	0xa
 1607 0a52 78       		.byte	0x78
 1608 0a53 84040000 		.4byte	0x484
 1609 0a57 6C       		.byte	0x6c
 1610 0a58 14       		.uleb128 0x14
 1611 0a59 1A040000 		.4byte	.LASF276
 1612 0a5d 0A       		.byte	0xa
 1613 0a5e 79       		.byte	0x79
 1614 0a5f 84040000 		.4byte	0x484
 1615 0a63 6E       		.byte	0x6e
 1616 0a64 14       		.uleb128 0x14
 1617 0a65 910E0000 		.4byte	.LASF277
 1618 0a69 0A       		.byte	0xa
 1619 0a6a 7B       		.byte	0x7b
 1620 0a6b 6E040000 		.4byte	0x46e
 1621 0a6f 70       		.byte	0x70
 1622 0a70 14       		.uleb128 0x14
 1623 0a71 33060000 		.4byte	.LASF278
 1624 0a75 0A       		.byte	0xa
 1625 0a76 7C       		.byte	0x7c
 1626 0a77 6E040000 		.4byte	0x46e
 1627 0a7b 71       		.byte	0x71
 1628 0a7c 14       		.uleb128 0x14
 1629 0a7d 51040000 		.4byte	.LASF279
 1630 0a81 0A       		.byte	0xa
 1631 0a82 7D       		.byte	0x7d
 1632 0a83 6E040000 		.4byte	0x46e
 1633 0a87 72       		.byte	0x72
 1634 0a88 14       		.uleb128 0x14
 1635 0a89 63020000 		.4byte	.LASF280
 1636 0a8d 0A       		.byte	0xa
 1637 0a8e 7E       		.byte	0x7e
 1638 0a8f 6E040000 		.4byte	0x46e
 1639 0a93 73       		.byte	0x73
 1640 0a94 14       		.uleb128 0x14
 1641 0a95 1F140000 		.4byte	.LASF281
 1642 0a99 0A       		.byte	0xa
 1643 0a9a 80       		.byte	0x80
 1644 0a9b 84040000 		.4byte	0x484
 1645 0a9f 74       		.byte	0x74
 1646 0aa0 14       		.uleb128 0x14
 1647 0aa1 4F120000 		.4byte	.LASF282
 1648 0aa5 0A       		.byte	0xa
 1649 0aa6 81       		.byte	0x81
 1650 0aa7 84040000 		.4byte	0x484
 1651 0aab 76       		.byte	0x76
 1652 0aac 14       		.uleb128 0x14
 1653 0aad E20E0000 		.4byte	.LASF283
 1654 0ab1 0A       		.byte	0xa
 1655 0ab2 82       		.byte	0x82
 1656 0ab3 84040000 		.4byte	0x484
 1657 0ab7 78       		.byte	0x78
 1658 0ab8 14       		.uleb128 0x14
 1659 0ab9 68080000 		.4byte	.LASF284
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 93


 1660 0abd 0A       		.byte	0xa
 1661 0abe 83       		.byte	0x83
 1662 0abf 84040000 		.4byte	0x484
 1663 0ac3 7A       		.byte	0x7a
 1664 0ac4 14       		.uleb128 0x14
 1665 0ac5 CD0E0000 		.4byte	.LASF285
 1666 0ac9 0A       		.byte	0xa
 1667 0aca 86       		.byte	0x86
 1668 0acb 6E040000 		.4byte	0x46e
 1669 0acf 7C       		.byte	0x7c
 1670 0ad0 14       		.uleb128 0x14
 1671 0ad1 7B1A0000 		.4byte	.LASF286
 1672 0ad5 0A       		.byte	0xa
 1673 0ad6 87       		.byte	0x87
 1674 0ad7 6E040000 		.4byte	0x46e
 1675 0adb 7D       		.byte	0x7d
 1676 0adc 14       		.uleb128 0x14
 1677 0add DE070000 		.4byte	.LASF287
 1678 0ae1 0A       		.byte	0xa
 1679 0ae2 88       		.byte	0x88
 1680 0ae3 6E040000 		.4byte	0x46e
 1681 0ae7 7E       		.byte	0x7e
 1682 0ae8 14       		.uleb128 0x14
 1683 0ae9 66070000 		.4byte	.LASF288
 1684 0aed 0A       		.byte	0xa
 1685 0aee 89       		.byte	0x89
 1686 0aef 6E040000 		.4byte	0x46e
 1687 0af3 7F       		.byte	0x7f
 1688 0af4 14       		.uleb128 0x14
 1689 0af5 7D080000 		.4byte	.LASF289
 1690 0af9 0A       		.byte	0xa
 1691 0afa 8A       		.byte	0x8a
 1692 0afb 6E040000 		.4byte	0x46e
 1693 0aff 80       		.byte	0x80
 1694 0b00 14       		.uleb128 0x14
 1695 0b01 F4000000 		.4byte	.LASF290
 1696 0b05 0A       		.byte	0xa
 1697 0b06 8D       		.byte	0x8d
 1698 0b07 9A040000 		.4byte	0x49a
 1699 0b0b 84       		.byte	0x84
 1700 0b0c 14       		.uleb128 0x14
 1701 0b0d D7160000 		.4byte	.LASF291
 1702 0b11 0A       		.byte	0xa
 1703 0b12 8E       		.byte	0x8e
 1704 0b13 9A040000 		.4byte	0x49a
 1705 0b17 88       		.byte	0x88
 1706 0b18 14       		.uleb128 0x14
 1707 0b19 51090000 		.4byte	.LASF292
 1708 0b1d 0A       		.byte	0xa
 1709 0b1e 8F       		.byte	0x8f
 1710 0b1f 9A040000 		.4byte	0x49a
 1711 0b23 8C       		.byte	0x8c
 1712 0b24 14       		.uleb128 0x14
 1713 0b25 29180000 		.4byte	.LASF293
 1714 0b29 0A       		.byte	0xa
 1715 0b2a 90       		.byte	0x90
 1716 0b2b 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 94


 1717 0b2f 90       		.byte	0x90
 1718 0b30 14       		.uleb128 0x14
 1719 0b31 54160000 		.4byte	.LASF294
 1720 0b35 0A       		.byte	0xa
 1721 0b36 91       		.byte	0x91
 1722 0b37 9A040000 		.4byte	0x49a
 1723 0b3b 94       		.byte	0x94
 1724 0b3c 14       		.uleb128 0x14
 1725 0b3d 48060000 		.4byte	.LASF295
 1726 0b41 0A       		.byte	0xa
 1727 0b42 92       		.byte	0x92
 1728 0b43 9A040000 		.4byte	0x49a
 1729 0b47 98       		.byte	0x98
 1730 0b48 14       		.uleb128 0x14
 1731 0b49 31170000 		.4byte	.LASF296
 1732 0b4d 0A       		.byte	0xa
 1733 0b4e 93       		.byte	0x93
 1734 0b4f 9A040000 		.4byte	0x49a
 1735 0b53 9C       		.byte	0x9c
 1736 0b54 14       		.uleb128 0x14
 1737 0b55 DF0B0000 		.4byte	.LASF297
 1738 0b59 0A       		.byte	0xa
 1739 0b5a 94       		.byte	0x94
 1740 0b5b 9A040000 		.4byte	0x49a
 1741 0b5f A0       		.byte	0xa0
 1742 0b60 14       		.uleb128 0x14
 1743 0b61 BB010000 		.4byte	.LASF298
 1744 0b65 0A       		.byte	0xa
 1745 0b66 95       		.byte	0x95
 1746 0b67 84040000 		.4byte	0x484
 1747 0b6b A4       		.byte	0xa4
 1748 0b6c 14       		.uleb128 0x14
 1749 0b6d 00140000 		.4byte	.LASF299
 1750 0b71 0A       		.byte	0xa
 1751 0b72 96       		.byte	0x96
 1752 0b73 84040000 		.4byte	0x484
 1753 0b77 A6       		.byte	0xa6
 1754 0b78 14       		.uleb128 0x14
 1755 0b79 CD170000 		.4byte	.LASF300
 1756 0b7d 0A       		.byte	0xa
 1757 0b7e 97       		.byte	0x97
 1758 0b7f 84040000 		.4byte	0x484
 1759 0b83 A8       		.byte	0xa8
 1760 0b84 14       		.uleb128 0x14
 1761 0b85 280F0000 		.4byte	.LASF301
 1762 0b89 0A       		.byte	0xa
 1763 0b8a 98       		.byte	0x98
 1764 0b8b 84040000 		.4byte	0x484
 1765 0b8f AA       		.byte	0xaa
 1766 0b90 14       		.uleb128 0x14
 1767 0b91 7E040000 		.4byte	.LASF302
 1768 0b95 0A       		.byte	0xa
 1769 0b96 99       		.byte	0x99
 1770 0b97 84040000 		.4byte	0x484
 1771 0b9b AC       		.byte	0xac
 1772 0b9c 14       		.uleb128 0x14
 1773 0b9d 98110000 		.4byte	.LASF303
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 95


 1774 0ba1 0A       		.byte	0xa
 1775 0ba2 9A       		.byte	0x9a
 1776 0ba3 84040000 		.4byte	0x484
 1777 0ba7 AE       		.byte	0xae
 1778 0ba8 14       		.uleb128 0x14
 1779 0ba9 9F040000 		.4byte	.LASF304
 1780 0bad 0A       		.byte	0xa
 1781 0bae 9D       		.byte	0x9d
 1782 0baf 84040000 		.4byte	0x484
 1783 0bb3 B0       		.byte	0xb0
 1784 0bb4 14       		.uleb128 0x14
 1785 0bb5 FB180000 		.4byte	.LASF305
 1786 0bb9 0A       		.byte	0xa
 1787 0bba 9E       		.byte	0x9e
 1788 0bbb 9A040000 		.4byte	0x49a
 1789 0bbf B4       		.byte	0xb4
 1790 0bc0 00       		.byte	0
 1791 0bc1 06       		.uleb128 0x6
 1792 0bc2 B01B0000 		.4byte	.LASF306
 1793 0bc6 0A       		.byte	0xa
 1794 0bc7 9F       		.byte	0x9f
 1795 0bc8 B0070000 		.4byte	0x7b0
 1796 0bcc 10       		.uleb128 0x10
 1797 0bcd 631A0000 		.4byte	.LASF307
 1798 0bd1 0B       		.byte	0xb
 1799 0bd2 F601     		.2byte	0x1f6
 1800 0bd4 D80B0000 		.4byte	0xbd8
 1801 0bd8 05       		.uleb128 0x5
 1802 0bd9 01       		.byte	0x1
 1803 0bda 08       		.byte	0x8
 1804 0bdb 140D0000 		.4byte	.LASF308
 1805 0bdf 05       		.uleb128 0x5
 1806 0be0 04       		.byte	0x4
 1807 0be1 04       		.byte	0x4
 1808 0be2 D9170000 		.4byte	.LASF309
 1809 0be6 05       		.uleb128 0x5
 1810 0be7 08       		.byte	0x8
 1811 0be8 04       		.byte	0x4
 1812 0be9 351C0000 		.4byte	.LASF310
 1813 0bed 10       		.uleb128 0x10
 1814 0bee 2F1C0000 		.4byte	.LASF311
 1815 0bf2 0B       		.byte	0xb
 1816 0bf3 EA03     		.2byte	0x3ea
 1817 0bf5 6E040000 		.4byte	0x46e
 1818 0bf9 17       		.uleb128 0x17
 1819 0bfa 08       		.byte	0x8
 1820 0bfb 0C       		.byte	0xc
 1821 0bfc 2D01     		.2byte	0x12d
 1822 0bfe 1D0C0000 		.4byte	0xc1d
 1823 0c02 09       		.uleb128 0x9
 1824 0c03 0B1E0000 		.4byte	.LASF312
 1825 0c07 0C       		.byte	0xc
 1826 0c08 2E01     		.2byte	0x12e
 1827 0c0a ED030000 		.4byte	0x3ed
 1828 0c0e 00       		.byte	0
 1829 0c0f 09       		.uleb128 0x9
 1830 0c10 47170000 		.4byte	.LASF313
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 96


 1831 0c14 0C       		.byte	0xc
 1832 0c15 3201     		.2byte	0x132
 1833 0c17 9A040000 		.4byte	0x49a
 1834 0c1b 04       		.byte	0x4
 1835 0c1c 00       		.byte	0
 1836 0c1d 10       		.uleb128 0x10
 1837 0c1e A0010000 		.4byte	.LASF314
 1838 0c22 0C       		.byte	0xc
 1839 0c23 3301     		.2byte	0x133
 1840 0c25 F90B0000 		.4byte	0xbf9
 1841 0c29 18       		.uleb128 0x18
 1842 0c2a 04       		.byte	0x4
 1843 0c2b 05       		.uleb128 0x5
 1844 0c2c 01       		.byte	0x1
 1845 0c2d 02       		.byte	0x2
 1846 0c2e CD0A0000 		.4byte	.LASF315
 1847 0c32 19       		.uleb128 0x19
 1848 0c33 01       		.byte	0x1
 1849 0c34 0A040000 		.4byte	0x40a
 1850 0c38 0D       		.byte	0xd
 1851 0c39 2402     		.2byte	0x224
 1852 0c3b 4C0C0000 		.4byte	0xc4c
 1853 0c3f 04       		.uleb128 0x4
 1854 0c40 9C030000 		.4byte	.LASF316
 1855 0c44 00       		.byte	0
 1856 0c45 04       		.uleb128 0x4
 1857 0c46 AD040000 		.4byte	.LASF317
 1858 0c4a 01       		.byte	0x1
 1859 0c4b 00       		.byte	0
 1860 0c4c 10       		.uleb128 0x10
 1861 0c4d 90190000 		.4byte	.LASF318
 1862 0c51 0D       		.byte	0xd
 1863 0c52 2702     		.2byte	0x227
 1864 0c54 320C0000 		.4byte	0xc32
 1865 0c58 10       		.uleb128 0x10
 1866 0c59 12020000 		.4byte	.LASF319
 1867 0c5d 0D       		.byte	0xd
 1868 0c5e 3902     		.2byte	0x239
 1869 0c60 640C0000 		.4byte	0xc64
 1870 0c64 1A       		.uleb128 0x1a
 1871 0c65 04       		.byte	0x4
 1872 0c66 6A0C0000 		.4byte	0xc6a
 1873 0c6a 1B       		.uleb128 0x1b
 1874 0c6b 750C0000 		.4byte	0xc75
 1875 0c6f 1C       		.uleb128 0x1c
 1876 0c70 9A040000 		.4byte	0x49a
 1877 0c74 00       		.byte	0
 1878 0c75 10       		.uleb128 0x10
 1879 0c76 E1040000 		.4byte	.LASF320
 1880 0c7a 0D       		.byte	0xd
 1881 0c7b 4402     		.2byte	0x244
 1882 0c7d 810C0000 		.4byte	0xc81
 1883 0c81 1A       		.uleb128 0x1a
 1884 0c82 04       		.byte	0x4
 1885 0c83 870C0000 		.4byte	0xc87
 1886 0c87 1D       		.uleb128 0x1d
 1887 0c88 4C0C0000 		.4byte	0xc4c
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 97


 1888 0c8c 960C0000 		.4byte	0xc96
 1889 0c90 1C       		.uleb128 0x1c
 1890 0c91 9A040000 		.4byte	0x49a
 1891 0c95 00       		.byte	0
 1892 0c96 1E       		.uleb128 0x1e
 1893 0c97 D9050000 		.4byte	.LASF344
 1894 0c9b 4C       		.byte	0x4c
 1895 0c9c 0D       		.byte	0xd
 1896 0c9d C302     		.2byte	0x2c3
 1897 0c9f B50D0000 		.4byte	0xdb5
 1898 0ca3 09       		.uleb128 0x9
 1899 0ca4 E70A0000 		.4byte	.LASF321
 1900 0ca8 0D       		.byte	0xd
 1901 0ca9 C602     		.2byte	0x2c6
 1902 0cab 2B0C0000 		.4byte	0xc2b
 1903 0caf 00       		.byte	0
 1904 0cb0 09       		.uleb128 0x9
 1905 0cb1 D60F0000 		.4byte	.LASF322
 1906 0cb5 0D       		.byte	0xd
 1907 0cb6 C702     		.2byte	0x2c7
 1908 0cb8 2B0C0000 		.4byte	0xc2b
 1909 0cbc 01       		.byte	0x1
 1910 0cbd 09       		.uleb128 0x9
 1911 0cbe DE190000 		.4byte	.LASF323
 1912 0cc2 0D       		.byte	0xd
 1913 0cc3 C902     		.2byte	0x2c9
 1914 0cc5 78050000 		.4byte	0x578
 1915 0cc9 04       		.byte	0x4
 1916 0cca 09       		.uleb128 0x9
 1917 0ccb 27010000 		.4byte	.LASF324
 1918 0ccf 0D       		.byte	0xd
 1919 0cd0 CB02     		.2byte	0x2cb
 1920 0cd2 78050000 		.4byte	0x578
 1921 0cd6 08       		.byte	0x8
 1922 0cd7 09       		.uleb128 0x9
 1923 0cd8 A6110000 		.4byte	.LASF325
 1924 0cdc 0D       		.byte	0xd
 1925 0cdd CC02     		.2byte	0x2cc
 1926 0cdf 2B0C0000 		.4byte	0xc2b
 1927 0ce3 0C       		.byte	0xc
 1928 0ce4 09       		.uleb128 0x9
 1929 0ce5 23100000 		.4byte	.LASF326
 1930 0ce9 0D       		.byte	0xd
 1931 0cea CD02     		.2byte	0x2cd
 1932 0cec 2B0C0000 		.4byte	0xc2b
 1933 0cf0 0D       		.byte	0xd
 1934 0cf1 09       		.uleb128 0x9
 1935 0cf2 94020000 		.4byte	.LASF327
 1936 0cf6 0D       		.byte	0xd
 1937 0cf7 CF02     		.2byte	0x2cf
 1938 0cf9 B50D0000 		.4byte	0xdb5
 1939 0cfd 10       		.byte	0x10
 1940 0cfe 09       		.uleb128 0x9
 1941 0cff 730D0000 		.4byte	.LASF328
 1942 0d03 0D       		.byte	0xd
 1943 0d04 D002     		.2byte	0x2d0
 1944 0d06 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 98


 1945 0d0a 14       		.byte	0x14
 1946 0d0b 09       		.uleb128 0x9
 1947 0d0c 550A0000 		.4byte	.LASF329
 1948 0d10 0D       		.byte	0xd
 1949 0d11 D102     		.2byte	0x2d1
 1950 0d13 78050000 		.4byte	0x578
 1951 0d17 18       		.byte	0x18
 1952 0d18 09       		.uleb128 0x9
 1953 0d19 890C0000 		.4byte	.LASF330
 1954 0d1d 0D       		.byte	0xd
 1955 0d1e D202     		.2byte	0x2d2
 1956 0d20 78050000 		.4byte	0x578
 1957 0d24 1C       		.byte	0x1c
 1958 0d25 09       		.uleb128 0x9
 1959 0d26 131E0000 		.4byte	.LASF331
 1960 0d2a 0D       		.byte	0xd
 1961 0d2b D402     		.2byte	0x2d4
 1962 0d2d 78050000 		.4byte	0x578
 1963 0d31 20       		.byte	0x20
 1964 0d32 09       		.uleb128 0x9
 1965 0d33 41040000 		.4byte	.LASF332
 1966 0d37 0D       		.byte	0xd
 1967 0d38 D502     		.2byte	0x2d5
 1968 0d3a BB0D0000 		.4byte	0xdbb
 1969 0d3e 24       		.byte	0x24
 1970 0d3f 09       		.uleb128 0x9
 1971 0d40 A6060000 		.4byte	.LASF333
 1972 0d44 0D       		.byte	0xd
 1973 0d45 D702     		.2byte	0x2d7
 1974 0d47 B50D0000 		.4byte	0xdb5
 1975 0d4b 28       		.byte	0x28
 1976 0d4c 09       		.uleb128 0x9
 1977 0d4d 10090000 		.4byte	.LASF334
 1978 0d51 0D       		.byte	0xd
 1979 0d52 D802     		.2byte	0x2d8
 1980 0d54 9A040000 		.4byte	0x49a
 1981 0d58 2C       		.byte	0x2c
 1982 0d59 09       		.uleb128 0x9
 1983 0d5a E5060000 		.4byte	.LASF335
 1984 0d5e 0D       		.byte	0xd
 1985 0d5f D902     		.2byte	0x2d9
 1986 0d61 78050000 		.4byte	0x578
 1987 0d65 30       		.byte	0x30
 1988 0d66 09       		.uleb128 0x9
 1989 0d67 800E0000 		.4byte	.LASF336
 1990 0d6b 0D       		.byte	0xd
 1991 0d6c DA02     		.2byte	0x2da
 1992 0d6e 78050000 		.4byte	0x578
 1993 0d72 34       		.byte	0x34
 1994 0d73 09       		.uleb128 0x9
 1995 0d74 23030000 		.4byte	.LASF337
 1996 0d78 0D       		.byte	0xd
 1997 0d79 DC02     		.2byte	0x2dc
 1998 0d7b B50D0000 		.4byte	0xdb5
 1999 0d7f 38       		.byte	0x38
 2000 0d80 09       		.uleb128 0x9
 2001 0d81 62120000 		.4byte	.LASF338
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 99


 2002 0d85 0D       		.byte	0xd
 2003 0d86 DD02     		.2byte	0x2dd
 2004 0d88 9A040000 		.4byte	0x49a
 2005 0d8c 3C       		.byte	0x3c
 2006 0d8d 09       		.uleb128 0x9
 2007 0d8e 6B110000 		.4byte	.LASF339
 2008 0d92 0D       		.byte	0xd
 2009 0d93 DE02     		.2byte	0x2de
 2010 0d95 78050000 		.4byte	0x578
 2011 0d99 40       		.byte	0x40
 2012 0d9a 09       		.uleb128 0x9
 2013 0d9b C40A0000 		.4byte	.LASF340
 2014 0d9f 0D       		.byte	0xd
 2015 0da0 E402     		.2byte	0x2e4
 2016 0da2 580C0000 		.4byte	0xc58
 2017 0da6 44       		.byte	0x44
 2018 0da7 09       		.uleb128 0x9
 2019 0da8 78030000 		.4byte	.LASF341
 2020 0dac 0D       		.byte	0xd
 2021 0dad EB02     		.2byte	0x2eb
 2022 0daf 750C0000 		.4byte	0xc75
 2023 0db3 48       		.byte	0x48
 2024 0db4 00       		.byte	0
 2025 0db5 1A       		.uleb128 0x1a
 2026 0db6 04       		.byte	0x4
 2027 0db7 6E040000 		.4byte	0x46e
 2028 0dbb 0E       		.uleb128 0xe
 2029 0dbc 2B0C0000 		.4byte	0xc2b
 2030 0dc0 10       		.uleb128 0x10
 2031 0dc1 A81C0000 		.4byte	.LASF342
 2032 0dc5 0D       		.byte	0xd
 2033 0dc6 EE02     		.2byte	0x2ee
 2034 0dc8 960C0000 		.4byte	0xc96
 2035 0dcc 10       		.uleb128 0x10
 2036 0dcd 6A000000 		.4byte	.LASF343
 2037 0dd1 0E       		.byte	0xe
 2038 0dd2 F201     		.2byte	0x1f2
 2039 0dd4 640C0000 		.4byte	0xc64
 2040 0dd8 1E       		.uleb128 0x1e
 2041 0dd9 DD000000 		.4byte	.LASF345
 2042 0ddd 24       		.byte	0x24
 2043 0dde 0E       		.byte	0xe
 2044 0ddf 7402     		.2byte	0x274
 2045 0de1 5B0E0000 		.4byte	0xe5b
 2046 0de5 09       		.uleb128 0x9
 2047 0de6 520E0000 		.4byte	.LASF346
 2048 0dea 0E       		.byte	0xe
 2049 0deb 7702     		.2byte	0x277
 2050 0ded 78050000 		.4byte	0x578
 2051 0df1 00       		.byte	0
 2052 0df2 09       		.uleb128 0x9
 2053 0df3 0B0A0000 		.4byte	.LASF347
 2054 0df7 0E       		.byte	0xe
 2055 0df8 7902     		.2byte	0x279
 2056 0dfa 290C0000 		.4byte	0xc29
 2057 0dfe 04       		.byte	0x4
 2058 0dff 09       		.uleb128 0x9
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 100


 2059 0e00 F2080000 		.4byte	.LASF348
 2060 0e04 0E       		.byte	0xe
 2061 0e05 7A02     		.2byte	0x27a
 2062 0e07 9A040000 		.4byte	0x49a
 2063 0e0b 08       		.byte	0x8
 2064 0e0c 09       		.uleb128 0x9
 2065 0e0d E90D0000 		.4byte	.LASF349
 2066 0e11 0E       		.byte	0xe
 2067 0e12 7B02     		.2byte	0x27b
 2068 0e14 78050000 		.4byte	0x578
 2069 0e18 0C       		.byte	0xc
 2070 0e19 09       		.uleb128 0x9
 2071 0e1a 27120000 		.4byte	.LASF350
 2072 0e1e 0E       		.byte	0xe
 2073 0e1f 7D02     		.2byte	0x27d
 2074 0e21 290C0000 		.4byte	0xc29
 2075 0e25 10       		.byte	0x10
 2076 0e26 09       		.uleb128 0x9
 2077 0e27 00110000 		.4byte	.LASF351
 2078 0e2b 0E       		.byte	0xe
 2079 0e2c 7E02     		.2byte	0x27e
 2080 0e2e 9A040000 		.4byte	0x49a
 2081 0e32 14       		.byte	0x14
 2082 0e33 09       		.uleb128 0x9
 2083 0e34 A1020000 		.4byte	.LASF352
 2084 0e38 0E       		.byte	0xe
 2085 0e39 7F02     		.2byte	0x27f
 2086 0e3b 78050000 		.4byte	0x578
 2087 0e3f 18       		.byte	0x18
 2088 0e40 09       		.uleb128 0x9
 2089 0e41 C40A0000 		.4byte	.LASF340
 2090 0e45 0E       		.byte	0xe
 2091 0e46 8502     		.2byte	0x285
 2092 0e48 CC0D0000 		.4byte	0xdcc
 2093 0e4c 1C       		.byte	0x1c
 2094 0e4d 09       		.uleb128 0x9
 2095 0e4e 091C0000 		.4byte	.LASF353
 2096 0e52 0E       		.byte	0xe
 2097 0e53 8802     		.2byte	0x288
 2098 0e55 9A040000 		.4byte	0x49a
 2099 0e59 20       		.byte	0x20
 2100 0e5a 00       		.byte	0
 2101 0e5b 10       		.uleb128 0x10
 2102 0e5c 61100000 		.4byte	.LASF354
 2103 0e60 0E       		.byte	0xe
 2104 0e61 8B02     		.2byte	0x28b
 2105 0e63 D80D0000 		.4byte	0xdd8
 2106 0e67 1F       		.uleb128 0x1f
 2107 0e68 471B0000 		.4byte	.LASF355
 2108 0e6c 4C       		.byte	0x4c
 2109 0e6d 0F       		.byte	0xf
 2110 0e6e 2F       		.byte	0x2f
 2111 0e6f 580F0000 		.4byte	0xf58
 2112 0e73 14       		.uleb128 0x14
 2113 0e74 0F1B0000 		.4byte	.LASF356
 2114 0e78 0F       		.byte	0xf
 2115 0e79 31       		.byte	0x31
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 101


 2116 0e7a 9A040000 		.4byte	0x49a
 2117 0e7e 00       		.byte	0
 2118 0e7f 14       		.uleb128 0x14
 2119 0e80 A50D0000 		.4byte	.LASF357
 2120 0e84 0F       		.byte	0xf
 2121 0e85 33       		.byte	0x33
 2122 0e86 9A040000 		.4byte	0x49a
 2123 0e8a 04       		.byte	0x4
 2124 0e8b 14       		.uleb128 0x14
 2125 0e8c E9120000 		.4byte	.LASF358
 2126 0e90 0F       		.byte	0xf
 2127 0e91 34       		.byte	0x34
 2128 0e92 9A040000 		.4byte	0x49a
 2129 0e96 08       		.byte	0x8
 2130 0e97 14       		.uleb128 0x14
 2131 0e98 6E150000 		.4byte	.LASF359
 2132 0e9c 0F       		.byte	0xf
 2133 0e9d 35       		.byte	0x35
 2134 0e9e 9A040000 		.4byte	0x49a
 2135 0ea2 0C       		.byte	0xc
 2136 0ea3 14       		.uleb128 0x14
 2137 0ea4 14070000 		.4byte	.LASF360
 2138 0ea8 0F       		.byte	0xf
 2139 0ea9 37       		.byte	0x37
 2140 0eaa 9A040000 		.4byte	0x49a
 2141 0eae 10       		.byte	0x10
 2142 0eaf 14       		.uleb128 0x14
 2143 0eb0 FD040000 		.4byte	.LASF361
 2144 0eb4 0F       		.byte	0xf
 2145 0eb5 38       		.byte	0x38
 2146 0eb6 9A040000 		.4byte	0x49a
 2147 0eba 14       		.byte	0x14
 2148 0ebb 14       		.uleb128 0x14
 2149 0ebc 06050000 		.4byte	.LASF362
 2150 0ec0 0F       		.byte	0xf
 2151 0ec1 39       		.byte	0x39
 2152 0ec2 9A040000 		.4byte	0x49a
 2153 0ec6 18       		.byte	0x18
 2154 0ec7 14       		.uleb128 0x14
 2155 0ec8 9C140000 		.4byte	.LASF363
 2156 0ecc 0F       		.byte	0xf
 2157 0ecd 3A       		.byte	0x3a
 2158 0ece 2B0C0000 		.4byte	0xc2b
 2159 0ed2 1C       		.byte	0x1c
 2160 0ed3 14       		.uleb128 0x14
 2161 0ed4 8B140000 		.4byte	.LASF364
 2162 0ed8 0F       		.byte	0xf
 2163 0ed9 3C       		.byte	0x3c
 2164 0eda 9A040000 		.4byte	0x49a
 2165 0ede 20       		.byte	0x20
 2166 0edf 14       		.uleb128 0x14
 2167 0ee0 98090000 		.4byte	.LASF365
 2168 0ee4 0F       		.byte	0xf
 2169 0ee5 3D       		.byte	0x3d
 2170 0ee6 9A040000 		.4byte	0x49a
 2171 0eea 24       		.byte	0x24
 2172 0eeb 14       		.uleb128 0x14
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 102


 2173 0eec CE0C0000 		.4byte	.LASF366
 2174 0ef0 0F       		.byte	0xf
 2175 0ef1 3F       		.byte	0x3f
 2176 0ef2 9A040000 		.4byte	0x49a
 2177 0ef6 28       		.byte	0x28
 2178 0ef7 14       		.uleb128 0x14
 2179 0ef8 90100000 		.4byte	.LASF367
 2180 0efc 0F       		.byte	0xf
 2181 0efd 40       		.byte	0x40
 2182 0efe 9A040000 		.4byte	0x49a
 2183 0f02 2C       		.byte	0x2c
 2184 0f03 14       		.uleb128 0x14
 2185 0f04 CA070000 		.4byte	.LASF368
 2186 0f08 0F       		.byte	0xf
 2187 0f09 42       		.byte	0x42
 2188 0f0a 9A040000 		.4byte	0x49a
 2189 0f0e 30       		.byte	0x30
 2190 0f0f 14       		.uleb128 0x14
 2191 0f10 72090000 		.4byte	.LASF369
 2192 0f14 0F       		.byte	0xf
 2193 0f15 43       		.byte	0x43
 2194 0f16 9A040000 		.4byte	0x49a
 2195 0f1a 34       		.byte	0x34
 2196 0f1b 14       		.uleb128 0x14
 2197 0f1c C0020000 		.4byte	.LASF370
 2198 0f20 0F       		.byte	0xf
 2199 0f21 45       		.byte	0x45
 2200 0f22 9A040000 		.4byte	0x49a
 2201 0f26 38       		.byte	0x38
 2202 0f27 14       		.uleb128 0x14
 2203 0f28 A3000000 		.4byte	.LASF371
 2204 0f2c 0F       		.byte	0xf
 2205 0f2d 46       		.byte	0x46
 2206 0f2e 9A040000 		.4byte	0x49a
 2207 0f32 3C       		.byte	0x3c
 2208 0f33 14       		.uleb128 0x14
 2209 0f34 AB030000 		.4byte	.LASF372
 2210 0f38 0F       		.byte	0xf
 2211 0f39 48       		.byte	0x48
 2212 0f3a 9A040000 		.4byte	0x49a
 2213 0f3e 40       		.byte	0x40
 2214 0f3f 14       		.uleb128 0x14
 2215 0f40 FC140000 		.4byte	.LASF373
 2216 0f44 0F       		.byte	0xf
 2217 0f45 49       		.byte	0x49
 2218 0f46 9A040000 		.4byte	0x49a
 2219 0f4a 44       		.byte	0x44
 2220 0f4b 14       		.uleb128 0x14
 2221 0f4c 840D0000 		.4byte	.LASF374
 2222 0f50 0F       		.byte	0xf
 2223 0f51 4B       		.byte	0x4b
 2224 0f52 9A040000 		.4byte	0x49a
 2225 0f56 48       		.byte	0x48
 2226 0f57 00       		.byte	0
 2227 0f58 06       		.uleb128 0x6
 2228 0f59 8F130000 		.4byte	.LASF375
 2229 0f5d 0F       		.byte	0xf
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 103


 2230 0f5e 4C       		.byte	0x4c
 2231 0f5f 670E0000 		.4byte	0xe67
 2232 0f63 1A       		.uleb128 0x1a
 2233 0f64 04       		.byte	0x4
 2234 0f65 91070000 		.4byte	0x791
 2235 0f69 06       		.uleb128 0x6
 2236 0f6a AC1D0000 		.4byte	.LASF376
 2237 0f6e 10       		.byte	0x10
 2238 0f6f 51       		.byte	0x51
 2239 0f70 290C0000 		.4byte	0xc29
 2240 0f74 20       		.uleb128 0x20
 2241 0f75 791B0000 		.4byte	.LASF377
 2242 0f79 03       		.byte	0x3
 2243 0f7a EE06     		.2byte	0x6ee
 2244 0f7c 03       		.byte	0x3
 2245 0f7d 8E0F0000 		.4byte	0xf8e
 2246 0f81 21       		.uleb128 0x21
 2247 0f82 D4190000 		.4byte	.LASF379
 2248 0f86 03       		.byte	0x3
 2249 0f87 EE06     		.2byte	0x6ee
 2250 0f89 ED030000 		.4byte	0x3ed
 2251 0f8d 00       		.byte	0
 2252 0f8e 20       		.uleb128 0x20
 2253 0f8f 25070000 		.4byte	.LASF378
 2254 0f93 02       		.byte	0x2
 2255 0f94 3E06     		.2byte	0x63e
 2256 0f96 03       		.byte	0x3
 2257 0f97 B40F0000 		.4byte	0xfb4
 2258 0f9b 21       		.uleb128 0x21
 2259 0f9c B4070000 		.4byte	.LASF380
 2260 0fa0 02       		.byte	0x2
 2261 0fa1 3E06     		.2byte	0x63e
 2262 0fa3 630F0000 		.4byte	0xf63
 2263 0fa7 21       		.uleb128 0x21
 2264 0fa8 A71A0000 		.4byte	.LASF381
 2265 0fac 02       		.byte	0x2
 2266 0fad 3E06     		.2byte	0x63e
 2267 0faf 9A040000 		.4byte	0x49a
 2268 0fb3 00       		.byte	0
 2269 0fb4 22       		.uleb128 0x22
 2270 0fb5 DC1B0000 		.4byte	.LASF411
 2271 0fb9 04       		.byte	0x4
 2272 0fba 81       		.byte	0x81
 2273 0fbb 03       		.byte	0x3
 2274 0fbc 20       		.uleb128 0x20
 2275 0fbd 91080000 		.4byte	.LASF382
 2276 0fc1 02       		.byte	0x2
 2277 0fc2 2503     		.2byte	0x325
 2278 0fc4 03       		.byte	0x3
 2279 0fc5 EE0F0000 		.4byte	0xfee
 2280 0fc9 21       		.uleb128 0x21
 2281 0fca B4070000 		.4byte	.LASF380
 2282 0fce 02       		.byte	0x2
 2283 0fcf 2503     		.2byte	0x325
 2284 0fd1 630F0000 		.4byte	0xf63
 2285 0fd5 21       		.uleb128 0x21
 2286 0fd6 A71A0000 		.4byte	.LASF381
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 104


 2287 0fda 02       		.byte	0x2
 2288 0fdb 2503     		.2byte	0x325
 2289 0fdd 9A040000 		.4byte	0x49a
 2290 0fe1 21       		.uleb128 0x21
 2291 0fe2 FD090000 		.4byte	.LASF383
 2292 0fe6 02       		.byte	0x2
 2293 0fe7 2503     		.2byte	0x325
 2294 0fe9 9A040000 		.4byte	0x49a
 2295 0fed 00       		.byte	0
 2296 0fee 20       		.uleb128 0x20
 2297 0fef 3E180000 		.4byte	.LASF384
 2298 0ff3 03       		.byte	0x3
 2299 0ff4 9506     		.2byte	0x695
 2300 0ff6 03       		.byte	0x3
 2301 0ff7 08100000 		.4byte	0x1008
 2302 0ffb 21       		.uleb128 0x21
 2303 0ffc D4190000 		.4byte	.LASF379
 2304 1000 03       		.byte	0x3
 2305 1001 9506     		.2byte	0x695
 2306 1003 ED030000 		.4byte	0x3ed
 2307 1007 00       		.byte	0
 2308 1008 23       		.uleb128 0x23
 2309 1009 4C0B0000 		.4byte	.LASF412
 2310 100d 01       		.byte	0x1
 2311 100e 19       		.byte	0x19
 2312 100f 00000000 		.4byte	.LFB650
 2313 1013 48000000 		.4byte	.LFE650-.LFB650
 2314 1017 01       		.uleb128 0x1
 2315 1018 9C       		.byte	0x9c
 2316 1019 5D100000 		.4byte	0x105d
 2317 101d 24       		.uleb128 0x24
 2318 101e 8E0F0000 		.4byte	0xf8e
 2319 1022 00000000 		.4byte	.LBB16
 2320 1026 0A000000 		.4byte	.LBE16-.LBB16
 2321 102a 01       		.byte	0x1
 2322 102b 1B       		.byte	0x1b
 2323 102c 43100000 		.4byte	0x1043
 2324 1030 25       		.uleb128 0x25
 2325 1031 A70F0000 		.4byte	0xfa7
 2326 1035 00000000 		.4byte	.LLST0
 2327 1039 25       		.uleb128 0x25
 2328 103a 9B0F0000 		.4byte	0xf9b
 2329 103e 14000000 		.4byte	.LLST1
 2330 1042 00       		.byte	0
 2331 1043 26       		.uleb128 0x26
 2332 1044 740F0000 		.4byte	0xf74
 2333 1048 10000000 		.4byte	.LBB18
 2334 104c 18000000 		.4byte	.LBE18-.LBB18
 2335 1050 01       		.byte	0x1
 2336 1051 1C       		.byte	0x1c
 2337 1052 25       		.uleb128 0x25
 2338 1053 810F0000 		.4byte	0xf81
 2339 1057 2C000000 		.4byte	.LLST2
 2340 105b 00       		.byte	0
 2341 105c 00       		.byte	0
 2342 105d 27       		.uleb128 0x27
 2343 105e 901B0000 		.4byte	.LASF413
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 105


 2344 1062 01       		.byte	0x1
 2345 1063 21       		.byte	0x21
 2346 1064 60040000 		.4byte	0x460
 2347 1068 00000000 		.4byte	.LFB651
 2348 106c 00010000 		.4byte	.LFE651-.LFB651
 2349 1070 01       		.uleb128 0x1
 2350 1071 9C       		.byte	0x9c
 2351 1072 6A120000 		.4byte	0x126a
 2352 1076 28       		.uleb128 0x28
 2353 1077 B40F0000 		.4byte	0xfb4
 2354 107b 04000000 		.4byte	.LBB20
 2355 107f 02000000 		.4byte	.LBE20-.LBB20
 2356 1083 01       		.byte	0x1
 2357 1084 23       		.byte	0x23
 2358 1085 24       		.uleb128 0x24
 2359 1086 740F0000 		.4byte	0xf74
 2360 108a 14000000 		.4byte	.LBB22
 2361 108e 16000000 		.4byte	.LBE22-.LBB22
 2362 1092 01       		.byte	0x1
 2363 1093 25       		.byte	0x25
 2364 1094 A2100000 		.4byte	0x10a2
 2365 1098 25       		.uleb128 0x25
 2366 1099 810F0000 		.4byte	0xf81
 2367 109d 3F000000 		.4byte	.LLST3
 2368 10a1 00       		.byte	0
 2369 10a2 24       		.uleb128 0x24
 2370 10a3 EE0F0000 		.4byte	0xfee
 2371 10a7 2A000000 		.4byte	.LBB24
 2372 10ab 16000000 		.4byte	.LBE24-.LBB24
 2373 10af 01       		.byte	0x1
 2374 10b0 26       		.byte	0x26
 2375 10b1 BF100000 		.4byte	0x10bf
 2376 10b5 25       		.uleb128 0x25
 2377 10b6 FB0F0000 		.4byte	0xffb
 2378 10ba 52000000 		.4byte	.LLST4
 2379 10be 00       		.byte	0
 2380 10bf 24       		.uleb128 0x24
 2381 10c0 BC0F0000 		.4byte	0xfbc
 2382 10c4 72000000 		.4byte	.LBB26
 2383 10c8 06000000 		.4byte	.LBE26-.LBB26
 2384 10cc 01       		.byte	0x1
 2385 10cd 2C       		.byte	0x2c
 2386 10ce EE100000 		.4byte	0x10ee
 2387 10d2 25       		.uleb128 0x25
 2388 10d3 E10F0000 		.4byte	0xfe1
 2389 10d7 71000000 		.4byte	.LLST5
 2390 10db 25       		.uleb128 0x25
 2391 10dc D50F0000 		.4byte	0xfd5
 2392 10e0 85000000 		.4byte	.LLST6
 2393 10e4 25       		.uleb128 0x25
 2394 10e5 C90F0000 		.4byte	0xfc9
 2395 10e9 99000000 		.4byte	.LLST7
 2396 10ed 00       		.byte	0
 2397 10ee 29       		.uleb128 0x29
 2398 10ef 10000000 		.4byte	.LVL5
 2399 10f3 0A130000 		.4byte	0x130a
 2400 10f7 0B110000 		.4byte	0x110b
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 106


 2401 10fb 2A       		.uleb128 0x2a
 2402 10fc 01       		.uleb128 0x1
 2403 10fd 50       		.byte	0x50
 2404 10fe 02       		.uleb128 0x2
 2405 10ff 74       		.byte	0x74
 2406 1100 00       		.sleb128 0
 2407 1101 2A       		.uleb128 0x2a
 2408 1102 01       		.uleb128 0x1
 2409 1103 51       		.byte	0x51
 2410 1104 05       		.uleb128 0x5
 2411 1105 03       		.byte	0x3
 2412 1106 00000000 		.4byte	isr_SW2
 2413 110a 00       		.byte	0
 2414 110b 2B       		.uleb128 0x2b
 2415 110c 44000000 		.4byte	.LVL10
 2416 1110 16130000 		.4byte	0x1316
 2417 1114 2B       		.uleb128 0x2b
 2418 1115 48000000 		.4byte	.LVL11
 2419 1119 21130000 		.4byte	0x1321
 2420 111d 2B       		.uleb128 0x2b
 2421 111e 4C000000 		.4byte	.LVL12
 2422 1122 2C130000 		.4byte	0x132c
 2423 1126 29       		.uleb128 0x29
 2424 1127 52000000 		.4byte	.LVL13
 2425 112b 38130000 		.4byte	0x1338
 2426 112f 39110000 		.4byte	0x1139
 2427 1133 2A       		.uleb128 0x2a
 2428 1134 01       		.uleb128 0x1
 2429 1135 50       		.byte	0x50
 2430 1136 01       		.uleb128 0x1
 2431 1137 44       		.byte	0x44
 2432 1138 00       		.byte	0
 2433 1139 29       		.uleb128 0x29
 2434 113a 58000000 		.4byte	.LVL14
 2435 113e 43130000 		.4byte	0x1343
 2436 1142 4C110000 		.4byte	0x114c
 2437 1146 2A       		.uleb128 0x2a
 2438 1147 01       		.uleb128 0x1
 2439 1148 50       		.byte	0x50
 2440 1149 01       		.uleb128 0x1
 2441 114a 31       		.byte	0x31
 2442 114b 00       		.byte	0
 2443 114c 29       		.uleb128 0x29
 2444 114d 5E000000 		.4byte	.LVL15
 2445 1151 4E130000 		.4byte	0x134e
 2446 1155 5F110000 		.4byte	0x115f
 2447 1159 2A       		.uleb128 0x2a
 2448 115a 01       		.uleb128 0x1
 2449 115b 50       		.byte	0x50
 2450 115c 01       		.uleb128 0x1
 2451 115d 30       		.byte	0x30
 2452 115e 00       		.byte	0
 2453 115f 29       		.uleb128 0x29
 2454 1160 66000000 		.4byte	.LVL16
 2455 1164 5A130000 		.4byte	0x135a
 2456 1168 76110000 		.4byte	0x1176
 2457 116c 2A       		.uleb128 0x2a
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 107


 2458 116d 01       		.uleb128 0x1
 2459 116e 50       		.byte	0x50
 2460 116f 05       		.uleb128 0x5
 2461 1170 0C       		.byte	0xc
 2462 1171 FFFFFF00 		.4byte	0xffffff
 2463 1175 00       		.byte	0
 2464 1176 2B       		.uleb128 0x2b
 2465 1177 6A000000 		.4byte	.LVL17
 2466 117b 66130000 		.4byte	0x1366
 2467 117f 2B       		.uleb128 0x2b
 2468 1180 6E000000 		.4byte	.LVL18
 2469 1184 72130000 		.4byte	0x1372
 2470 1188 29       		.uleb128 0x29
 2471 1189 7E000000 		.4byte	.LVL21
 2472 118d 7D130000 		.4byte	0x137d
 2473 1191 9B110000 		.4byte	0x119b
 2474 1195 2A       		.uleb128 0x2a
 2475 1196 01       		.uleb128 0x1
 2476 1197 51       		.byte	0x51
 2477 1198 01       		.uleb128 0x1
 2478 1199 32       		.byte	0x32
 2479 119a 00       		.byte	0
 2480 119b 29       		.uleb128 0x29
 2481 119c 92000000 		.4byte	.LVL22
 2482 11a0 89130000 		.4byte	0x1389
 2483 11a4 CC110000 		.4byte	0x11cc
 2484 11a8 2A       		.uleb128 0x2a
 2485 11a9 01       		.uleb128 0x1
 2486 11aa 51       		.byte	0x51
 2487 11ab 05       		.uleb128 0x5
 2488 11ac 03       		.byte	0x3
 2489 11ad 00000000 		.4byte	.LC0
 2490 11b1 2A       		.uleb128 0x2a
 2491 11b2 01       		.uleb128 0x1
 2492 11b3 52       		.byte	0x52
 2493 11b4 02       		.uleb128 0x2
 2494 11b5 08       		.byte	0x8
 2495 11b6 80       		.byte	0x80
 2496 11b7 2A       		.uleb128 0x2a
 2497 11b8 01       		.uleb128 0x1
 2498 11b9 53       		.byte	0x53
 2499 11ba 02       		.uleb128 0x2
 2500 11bb 74       		.byte	0x74
 2501 11bc 00       		.sleb128 0
 2502 11bd 2A       		.uleb128 0x2a
 2503 11be 02       		.uleb128 0x2
 2504 11bf 7D       		.byte	0x7d
 2505 11c0 00       		.sleb128 0
 2506 11c1 02       		.uleb128 0x2
 2507 11c2 75       		.byte	0x75
 2508 11c3 00       		.sleb128 0
 2509 11c4 2A       		.uleb128 0x2a
 2510 11c5 02       		.uleb128 0x2
 2511 11c6 7D       		.byte	0x7d
 2512 11c7 04       		.sleb128 4
 2513 11c8 02       		.uleb128 0x2
 2514 11c9 74       		.byte	0x74
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 108


 2515 11ca 00       		.sleb128 0
 2516 11cb 00       		.byte	0
 2517 11cc 29       		.uleb128 0x29
 2518 11cd A2000000 		.4byte	.LVL23
 2519 11d1 89130000 		.4byte	0x1389
 2520 11d5 FD110000 		.4byte	0x11fd
 2521 11d9 2A       		.uleb128 0x2a
 2522 11da 01       		.uleb128 0x1
 2523 11db 51       		.byte	0x51
 2524 11dc 05       		.uleb128 0x5
 2525 11dd 03       		.byte	0x3
 2526 11de 14000000 		.4byte	.LC1
 2527 11e2 2A       		.uleb128 0x2a
 2528 11e3 01       		.uleb128 0x1
 2529 11e4 52       		.byte	0x52
 2530 11e5 02       		.uleb128 0x2
 2531 11e6 08       		.byte	0x8
 2532 11e7 80       		.byte	0x80
 2533 11e8 2A       		.uleb128 0x2a
 2534 11e9 01       		.uleb128 0x1
 2535 11ea 53       		.byte	0x53
 2536 11eb 02       		.uleb128 0x2
 2537 11ec 74       		.byte	0x74
 2538 11ed 00       		.sleb128 0
 2539 11ee 2A       		.uleb128 0x2a
 2540 11ef 02       		.uleb128 0x2
 2541 11f0 7D       		.byte	0x7d
 2542 11f1 00       		.sleb128 0
 2543 11f2 02       		.uleb128 0x2
 2544 11f3 75       		.byte	0x75
 2545 11f4 00       		.sleb128 0
 2546 11f5 2A       		.uleb128 0x2a
 2547 11f6 02       		.uleb128 0x2
 2548 11f7 7D       		.byte	0x7d
 2549 11f8 04       		.sleb128 4
 2550 11f9 02       		.uleb128 0x2
 2551 11fa 74       		.byte	0x74
 2552 11fb 00       		.sleb128 0
 2553 11fc 00       		.byte	0
 2554 11fd 29       		.uleb128 0x29
 2555 11fe B2000000 		.4byte	.LVL24
 2556 1202 89130000 		.4byte	0x1389
 2557 1206 2E120000 		.4byte	0x122e
 2558 120a 2A       		.uleb128 0x2a
 2559 120b 01       		.uleb128 0x1
 2560 120c 51       		.byte	0x51
 2561 120d 05       		.uleb128 0x5
 2562 120e 03       		.byte	0x3
 2563 120f 20000000 		.4byte	.LC2
 2564 1213 2A       		.uleb128 0x2a
 2565 1214 01       		.uleb128 0x1
 2566 1215 52       		.byte	0x52
 2567 1216 02       		.uleb128 0x2
 2568 1217 08       		.byte	0x8
 2569 1218 80       		.byte	0x80
 2570 1219 2A       		.uleb128 0x2a
 2571 121a 01       		.uleb128 0x1
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 109


 2572 121b 53       		.byte	0x53
 2573 121c 02       		.uleb128 0x2
 2574 121d 74       		.byte	0x74
 2575 121e 00       		.sleb128 0
 2576 121f 2A       		.uleb128 0x2a
 2577 1220 02       		.uleb128 0x2
 2578 1221 7D       		.byte	0x7d
 2579 1222 00       		.sleb128 0
 2580 1223 02       		.uleb128 0x2
 2581 1224 75       		.byte	0x75
 2582 1225 00       		.sleb128 0
 2583 1226 2A       		.uleb128 0x2a
 2584 1227 02       		.uleb128 0x2
 2585 1228 7D       		.byte	0x7d
 2586 1229 04       		.sleb128 4
 2587 122a 02       		.uleb128 0x2
 2588 122b 74       		.byte	0x74
 2589 122c 00       		.sleb128 0
 2590 122d 00       		.byte	0
 2591 122e 29       		.uleb128 0x29
 2592 122f C4000000 		.4byte	.LVL25
 2593 1233 89130000 		.4byte	0x1389
 2594 1237 60120000 		.4byte	0x1260
 2595 123b 2A       		.uleb128 0x2a
 2596 123c 01       		.uleb128 0x1
 2597 123d 51       		.byte	0x51
 2598 123e 05       		.uleb128 0x5
 2599 123f 03       		.byte	0x3
 2600 1240 30000000 		.4byte	.LC3
 2601 1244 2A       		.uleb128 0x2a
 2602 1245 01       		.uleb128 0x1
 2603 1246 52       		.byte	0x52
 2604 1247 03       		.uleb128 0x3
 2605 1248 0A       		.byte	0xa
 2606 1249 0004     		.2byte	0x400
 2607 124b 2A       		.uleb128 0x2a
 2608 124c 01       		.uleb128 0x1
 2609 124d 53       		.byte	0x53
 2610 124e 02       		.uleb128 0x2
 2611 124f 74       		.byte	0x74
 2612 1250 00       		.sleb128 0
 2613 1251 2A       		.uleb128 0x2a
 2614 1252 02       		.uleb128 0x2
 2615 1253 7D       		.byte	0x7d
 2616 1254 00       		.sleb128 0
 2617 1255 02       		.uleb128 0x2
 2618 1256 75       		.byte	0x75
 2619 1257 00       		.sleb128 0
 2620 1258 2A       		.uleb128 0x2a
 2621 1259 02       		.uleb128 0x2
 2622 125a 7D       		.byte	0x7d
 2623 125b 04       		.sleb128 4
 2624 125c 02       		.uleb128 0x2
 2625 125d 74       		.byte	0x74
 2626 125e 00       		.sleb128 0
 2627 125f 00       		.byte	0
 2628 1260 2B       		.uleb128 0x2b
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 110


 2629 1261 C8000000 		.4byte	.LVL26
 2630 1265 95130000 		.4byte	0x1395
 2631 1269 00       		.byte	0
 2632 126a 2C       		.uleb128 0x2c
 2633 126b EF140000 		.4byte	.LASF385
 2634 126f 03       		.byte	0x3
 2635 1270 0108     		.2byte	0x801
 2636 1272 76120000 		.4byte	0x1276
 2637 1276 0E       		.uleb128 0xe
 2638 1277 8F040000 		.4byte	0x48f
 2639 127b 2D       		.uleb128 0x2d
 2640 127c BC000000 		.4byte	.LASF386
 2641 1280 0A       		.byte	0xa
 2642 1281 A7       		.byte	0xa7
 2643 1282 86120000 		.4byte	0x1286
 2644 1286 1A       		.uleb128 0x1a
 2645 1287 04       		.byte	0x4
 2646 1288 8C120000 		.4byte	0x128c
 2647 128c 11       		.uleb128 0x11
 2648 128d C10B0000 		.4byte	0xbc1
 2649 1291 2D       		.uleb128 0x2d
 2650 1292 E91B0000 		.4byte	.LASF387
 2651 1296 11       		.byte	0x11
 2652 1297 19       		.byte	0x19
 2653 1298 9C120000 		.4byte	0x129c
 2654 129c 11       		.uleb128 0x11
 2655 129d 1D0C0000 		.4byte	0xc1d
 2656 12a1 2D       		.uleb128 0x2d
 2657 12a2 34010000 		.4byte	.LASF388
 2658 12a6 12       		.byte	0x12
 2659 12a7 5E       		.byte	0x5e
 2660 12a8 5B0E0000 		.4byte	0xe5b
 2661 12ac 2D       		.uleb128 0x2d
 2662 12ad 130F0000 		.4byte	.LASF389
 2663 12b1 13       		.byte	0x13
 2664 12b2 1F       		.byte	0x1f
 2665 12b3 B7120000 		.4byte	0x12b7
 2666 12b7 11       		.uleb128 0x11
 2667 12b8 580F0000 		.4byte	0xf58
 2668 12bc 2D       		.uleb128 0x2d
 2669 12bd D9010000 		.4byte	.LASF390
 2670 12c1 14       		.byte	0x14
 2671 12c2 7F       		.byte	0x7f
 2672 12c3 C00D0000 		.4byte	0xdc0
 2673 12c7 2D       		.uleb128 0x2d
 2674 12c8 C2100000 		.4byte	.LASF391
 2675 12cc 15       		.byte	0x15
 2676 12cd 7F       		.byte	0x7f
 2677 12ce C00D0000 		.4byte	0xdc0
 2678 12d2 2E       		.uleb128 0x2e
 2679 12d3 2A190000 		.4byte	.LASF392
 2680 12d7 01       		.byte	0x1
 2681 12d8 14       		.byte	0x14
 2682 12d9 690F0000 		.4byte	0xf69
 2683 12dd 05       		.uleb128 0x5
 2684 12de 03       		.byte	0x3
 2685 12df 00000000 		.4byte	systemInputMode
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 111


 2686 12e3 2E       		.uleb128 0x2e
 2687 12e4 F91C0000 		.4byte	.LASF393
 2688 12e8 01       		.byte	0x1
 2689 12e9 17       		.byte	0x17
 2690 12ea F4120000 		.4byte	0x12f4
 2691 12ee 05       		.uleb128 0x5
 2692 12ef 03       		.byte	0x3
 2693 12f0 00000000 		.4byte	CompteurSW2
 2694 12f4 0E       		.uleb128 0xe
 2695 12f5 60040000 		.4byte	0x460
 2696 12f9 2E       		.uleb128 0x2e
 2697 12fa F6060000 		.4byte	.LASF394
 2698 12fe 01       		.byte	0x1
 2699 12ff 18       		.byte	0x18
 2700 1300 BB0D0000 		.4byte	0xdbb
 2701 1304 05       		.uleb128 0x5
 2702 1305 03       		.byte	0x3
 2703 1306 00000000 		.4byte	AffichageGraph
 2704 130a 2F       		.uleb128 0x2f
 2705 130b C9080000 		.4byte	.LASF395
 2706 130f C9080000 		.4byte	.LASF395
 2707 1313 0C       		.byte	0xc
 2708 1314 6601     		.2byte	0x166
 2709 1316 30       		.uleb128 0x30
 2710 1317 31030000 		.4byte	.LASF396
 2711 131b 31030000 		.4byte	.LASF396
 2712 131f 16       		.byte	0x16
 2713 1320 3A       		.byte	0x3a
 2714 1321 30       		.uleb128 0x30
 2715 1322 0B1A0000 		.4byte	.LASF397
 2716 1326 0B1A0000 		.4byte	.LASF397
 2717 132a 17       		.byte	0x17
 2718 132b 55       		.byte	0x55
 2719 132c 2F       		.uleb128 0x2f
 2720 132d 9E0F0000 		.4byte	.LASF398
 2721 1331 9E0F0000 		.4byte	.LASF398
 2722 1335 18       		.byte	0x18
 2723 1336 6D01     		.2byte	0x16d
 2724 1338 30       		.uleb128 0x30
 2725 1339 F2130000 		.4byte	.LASF399
 2726 133d F2130000 		.4byte	.LASF399
 2727 1341 19       		.byte	0x19
 2728 1342 79       		.byte	0x79
 2729 1343 30       		.uleb128 0x30
 2730 1344 2B150000 		.4byte	.LASF400
 2731 1348 2B150000 		.4byte	.LASF400
 2732 134c 19       		.byte	0x19
 2733 134d 7A       		.byte	0x7a
 2734 134e 2F       		.uleb128 0x2f
 2735 134f 74130000 		.4byte	.LASF401
 2736 1353 74130000 		.4byte	.LASF401
 2737 1357 18       		.byte	0x18
 2738 1358 C101     		.2byte	0x1c1
 2739 135a 2F       		.uleb128 0x2f
 2740 135b 05070000 		.4byte	.LASF402
 2741 135f 05070000 		.4byte	.LASF402
 2742 1363 18       		.byte	0x18
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 112


 2743 1364 C001     		.2byte	0x1c0
 2744 1366 2F       		.uleb128 0x2f
 2745 1367 3F1E0000 		.4byte	.LASF403
 2746 136b 3F1E0000 		.4byte	.LASF403
 2747 136f 18       		.byte	0x18
 2748 1370 F601     		.2byte	0x1f6
 2749 1372 30       		.uleb128 0x30
 2750 1373 07100000 		.4byte	.LASF404
 2751 1377 07100000 		.4byte	.LASF404
 2752 137b 10       		.byte	0x10
 2753 137c 92       		.byte	0x92
 2754 137d 2F       		.uleb128 0x2f
 2755 137e 8C040000 		.4byte	.LASF405
 2756 1382 8C040000 		.4byte	.LASF405
 2757 1386 10       		.byte	0x10
 2758 1387 E401     		.2byte	0x1e4
 2759 1389 2F       		.uleb128 0x2f
 2760 138a FA190000 		.4byte	.LASF406
 2761 138e FA190000 		.4byte	.LASF406
 2762 1392 1A       		.byte	0x1a
 2763 1393 4101     		.2byte	0x141
 2764 1395 2F       		.uleb128 0x2f
 2765 1396 15180000 		.4byte	.LASF407
 2766 139a 15180000 		.4byte	.LASF407
 2767 139e 1A       		.byte	0x1a
 2768 139f 8E04     		.2byte	0x48e
 2769 13a1 00       		.byte	0
 2770              		.section	.debug_abbrev,"",%progbits
 2771              	.Ldebug_abbrev0:
 2772 0000 01       		.uleb128 0x1
 2773 0001 11       		.uleb128 0x11
 2774 0002 01       		.byte	0x1
 2775 0003 25       		.uleb128 0x25
 2776 0004 0E       		.uleb128 0xe
 2777 0005 13       		.uleb128 0x13
 2778 0006 0B       		.uleb128 0xb
 2779 0007 03       		.uleb128 0x3
 2780 0008 0E       		.uleb128 0xe
 2781 0009 1B       		.uleb128 0x1b
 2782 000a 0E       		.uleb128 0xe
 2783 000b 55       		.uleb128 0x55
 2784 000c 17       		.uleb128 0x17
 2785 000d 11       		.uleb128 0x11
 2786 000e 01       		.uleb128 0x1
 2787 000f 10       		.uleb128 0x10
 2788 0010 17       		.uleb128 0x17
 2789 0011 00       		.byte	0
 2790 0012 00       		.byte	0
 2791 0013 02       		.uleb128 0x2
 2792 0014 04       		.uleb128 0x4
 2793 0015 01       		.byte	0x1
 2794 0016 0B       		.uleb128 0xb
 2795 0017 0B       		.uleb128 0xb
 2796 0018 49       		.uleb128 0x49
 2797 0019 13       		.uleb128 0x13
 2798 001a 3A       		.uleb128 0x3a
 2799 001b 0B       		.uleb128 0xb
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 113


 2800 001c 3B       		.uleb128 0x3b
 2801 001d 0B       		.uleb128 0xb
 2802 001e 01       		.uleb128 0x1
 2803 001f 13       		.uleb128 0x13
 2804 0020 00       		.byte	0
 2805 0021 00       		.byte	0
 2806 0022 03       		.uleb128 0x3
 2807 0023 28       		.uleb128 0x28
 2808 0024 00       		.byte	0
 2809 0025 03       		.uleb128 0x3
 2810 0026 0E       		.uleb128 0xe
 2811 0027 1C       		.uleb128 0x1c
 2812 0028 0D       		.uleb128 0xd
 2813 0029 00       		.byte	0
 2814 002a 00       		.byte	0
 2815 002b 04       		.uleb128 0x4
 2816 002c 28       		.uleb128 0x28
 2817 002d 00       		.byte	0
 2818 002e 03       		.uleb128 0x3
 2819 002f 0E       		.uleb128 0xe
 2820 0030 1C       		.uleb128 0x1c
 2821 0031 0B       		.uleb128 0xb
 2822 0032 00       		.byte	0
 2823 0033 00       		.byte	0
 2824 0034 05       		.uleb128 0x5
 2825 0035 24       		.uleb128 0x24
 2826 0036 00       		.byte	0
 2827 0037 0B       		.uleb128 0xb
 2828 0038 0B       		.uleb128 0xb
 2829 0039 3E       		.uleb128 0x3e
 2830 003a 0B       		.uleb128 0xb
 2831 003b 03       		.uleb128 0x3
 2832 003c 0E       		.uleb128 0xe
 2833 003d 00       		.byte	0
 2834 003e 00       		.byte	0
 2835 003f 06       		.uleb128 0x6
 2836 0040 16       		.uleb128 0x16
 2837 0041 00       		.byte	0
 2838 0042 03       		.uleb128 0x3
 2839 0043 0E       		.uleb128 0xe
 2840 0044 3A       		.uleb128 0x3a
 2841 0045 0B       		.uleb128 0xb
 2842 0046 3B       		.uleb128 0x3b
 2843 0047 0B       		.uleb128 0xb
 2844 0048 49       		.uleb128 0x49
 2845 0049 13       		.uleb128 0x13
 2846 004a 00       		.byte	0
 2847 004b 00       		.byte	0
 2848 004c 07       		.uleb128 0x7
 2849 004d 24       		.uleb128 0x24
 2850 004e 00       		.byte	0
 2851 004f 0B       		.uleb128 0xb
 2852 0050 0B       		.uleb128 0xb
 2853 0051 3E       		.uleb128 0x3e
 2854 0052 0B       		.uleb128 0xb
 2855 0053 03       		.uleb128 0x3
 2856 0054 08       		.uleb128 0x8
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 114


 2857 0055 00       		.byte	0
 2858 0056 00       		.byte	0
 2859 0057 08       		.uleb128 0x8
 2860 0058 13       		.uleb128 0x13
 2861 0059 01       		.byte	0x1
 2862 005a 0B       		.uleb128 0xb
 2863 005b 05       		.uleb128 0x5
 2864 005c 3A       		.uleb128 0x3a
 2865 005d 0B       		.uleb128 0xb
 2866 005e 3B       		.uleb128 0x3b
 2867 005f 05       		.uleb128 0x5
 2868 0060 01       		.uleb128 0x1
 2869 0061 13       		.uleb128 0x13
 2870 0062 00       		.byte	0
 2871 0063 00       		.byte	0
 2872 0064 09       		.uleb128 0x9
 2873 0065 0D       		.uleb128 0xd
 2874 0066 00       		.byte	0
 2875 0067 03       		.uleb128 0x3
 2876 0068 0E       		.uleb128 0xe
 2877 0069 3A       		.uleb128 0x3a
 2878 006a 0B       		.uleb128 0xb
 2879 006b 3B       		.uleb128 0x3b
 2880 006c 05       		.uleb128 0x5
 2881 006d 49       		.uleb128 0x49
 2882 006e 13       		.uleb128 0x13
 2883 006f 38       		.uleb128 0x38
 2884 0070 0B       		.uleb128 0xb
 2885 0071 00       		.byte	0
 2886 0072 00       		.byte	0
 2887 0073 0A       		.uleb128 0xa
 2888 0074 0D       		.uleb128 0xd
 2889 0075 00       		.byte	0
 2890 0076 03       		.uleb128 0x3
 2891 0077 0E       		.uleb128 0xe
 2892 0078 3A       		.uleb128 0x3a
 2893 0079 0B       		.uleb128 0xb
 2894 007a 3B       		.uleb128 0x3b
 2895 007b 05       		.uleb128 0x5
 2896 007c 49       		.uleb128 0x49
 2897 007d 13       		.uleb128 0x13
 2898 007e 38       		.uleb128 0x38
 2899 007f 05       		.uleb128 0x5
 2900 0080 00       		.byte	0
 2901 0081 00       		.byte	0
 2902 0082 0B       		.uleb128 0xb
 2903 0083 0D       		.uleb128 0xd
 2904 0084 00       		.byte	0
 2905 0085 03       		.uleb128 0x3
 2906 0086 08       		.uleb128 0x8
 2907 0087 3A       		.uleb128 0x3a
 2908 0088 0B       		.uleb128 0xb
 2909 0089 3B       		.uleb128 0x3b
 2910 008a 05       		.uleb128 0x5
 2911 008b 49       		.uleb128 0x49
 2912 008c 13       		.uleb128 0x13
 2913 008d 38       		.uleb128 0x38
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 115


 2914 008e 05       		.uleb128 0x5
 2915 008f 00       		.byte	0
 2916 0090 00       		.byte	0
 2917 0091 0C       		.uleb128 0xc
 2918 0092 01       		.uleb128 0x1
 2919 0093 01       		.byte	0x1
 2920 0094 49       		.uleb128 0x49
 2921 0095 13       		.uleb128 0x13
 2922 0096 01       		.uleb128 0x1
 2923 0097 13       		.uleb128 0x13
 2924 0098 00       		.byte	0
 2925 0099 00       		.byte	0
 2926 009a 0D       		.uleb128 0xd
 2927 009b 21       		.uleb128 0x21
 2928 009c 00       		.byte	0
 2929 009d 49       		.uleb128 0x49
 2930 009e 13       		.uleb128 0x13
 2931 009f 2F       		.uleb128 0x2f
 2932 00a0 0B       		.uleb128 0xb
 2933 00a1 00       		.byte	0
 2934 00a2 00       		.byte	0
 2935 00a3 0E       		.uleb128 0xe
 2936 00a4 35       		.uleb128 0x35
 2937 00a5 00       		.byte	0
 2938 00a6 49       		.uleb128 0x49
 2939 00a7 13       		.uleb128 0x13
 2940 00a8 00       		.byte	0
 2941 00a9 00       		.byte	0
 2942 00aa 0F       		.uleb128 0xf
 2943 00ab 21       		.uleb128 0x21
 2944 00ac 00       		.byte	0
 2945 00ad 49       		.uleb128 0x49
 2946 00ae 13       		.uleb128 0x13
 2947 00af 2F       		.uleb128 0x2f
 2948 00b0 05       		.uleb128 0x5
 2949 00b1 00       		.byte	0
 2950 00b2 00       		.byte	0
 2951 00b3 10       		.uleb128 0x10
 2952 00b4 16       		.uleb128 0x16
 2953 00b5 00       		.byte	0
 2954 00b6 03       		.uleb128 0x3
 2955 00b7 0E       		.uleb128 0xe
 2956 00b8 3A       		.uleb128 0x3a
 2957 00b9 0B       		.uleb128 0xb
 2958 00ba 3B       		.uleb128 0x3b
 2959 00bb 05       		.uleb128 0x5
 2960 00bc 49       		.uleb128 0x49
 2961 00bd 13       		.uleb128 0x13
 2962 00be 00       		.byte	0
 2963 00bf 00       		.byte	0
 2964 00c0 11       		.uleb128 0x11
 2965 00c1 26       		.uleb128 0x26
 2966 00c2 00       		.byte	0
 2967 00c3 49       		.uleb128 0x49
 2968 00c4 13       		.uleb128 0x13
 2969 00c5 00       		.byte	0
 2970 00c6 00       		.byte	0
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 116


 2971 00c7 12       		.uleb128 0x12
 2972 00c8 13       		.uleb128 0x13
 2973 00c9 01       		.byte	0x1
 2974 00ca 0B       		.uleb128 0xb
 2975 00cb 0B       		.uleb128 0xb
 2976 00cc 3A       		.uleb128 0x3a
 2977 00cd 0B       		.uleb128 0xb
 2978 00ce 3B       		.uleb128 0x3b
 2979 00cf 0B       		.uleb128 0xb
 2980 00d0 01       		.uleb128 0x1
 2981 00d1 13       		.uleb128 0x13
 2982 00d2 00       		.byte	0
 2983 00d3 00       		.byte	0
 2984 00d4 13       		.uleb128 0x13
 2985 00d5 0D       		.uleb128 0xd
 2986 00d6 00       		.byte	0
 2987 00d7 03       		.uleb128 0x3
 2988 00d8 08       		.uleb128 0x8
 2989 00d9 3A       		.uleb128 0x3a
 2990 00da 0B       		.uleb128 0xb
 2991 00db 3B       		.uleb128 0x3b
 2992 00dc 0B       		.uleb128 0xb
 2993 00dd 49       		.uleb128 0x49
 2994 00de 13       		.uleb128 0x13
 2995 00df 38       		.uleb128 0x38
 2996 00e0 0B       		.uleb128 0xb
 2997 00e1 00       		.byte	0
 2998 00e2 00       		.byte	0
 2999 00e3 14       		.uleb128 0x14
 3000 00e4 0D       		.uleb128 0xd
 3001 00e5 00       		.byte	0
 3002 00e6 03       		.uleb128 0x3
 3003 00e7 0E       		.uleb128 0xe
 3004 00e8 3A       		.uleb128 0x3a
 3005 00e9 0B       		.uleb128 0xb
 3006 00ea 3B       		.uleb128 0x3b
 3007 00eb 0B       		.uleb128 0xb
 3008 00ec 49       		.uleb128 0x49
 3009 00ed 13       		.uleb128 0x13
 3010 00ee 38       		.uleb128 0x38
 3011 00ef 0B       		.uleb128 0xb
 3012 00f0 00       		.byte	0
 3013 00f1 00       		.byte	0
 3014 00f2 15       		.uleb128 0x15
 3015 00f3 13       		.uleb128 0x13
 3016 00f4 01       		.byte	0x1
 3017 00f5 0B       		.uleb128 0xb
 3018 00f6 05       		.uleb128 0x5
 3019 00f7 3A       		.uleb128 0x3a
 3020 00f8 0B       		.uleb128 0xb
 3021 00f9 3B       		.uleb128 0x3b
 3022 00fa 0B       		.uleb128 0xb
 3023 00fb 01       		.uleb128 0x1
 3024 00fc 13       		.uleb128 0x13
 3025 00fd 00       		.byte	0
 3026 00fe 00       		.byte	0
 3027 00ff 16       		.uleb128 0x16
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 117


 3028 0100 0D       		.uleb128 0xd
 3029 0101 00       		.byte	0
 3030 0102 03       		.uleb128 0x3
 3031 0103 0E       		.uleb128 0xe
 3032 0104 3A       		.uleb128 0x3a
 3033 0105 0B       		.uleb128 0xb
 3034 0106 3B       		.uleb128 0x3b
 3035 0107 0B       		.uleb128 0xb
 3036 0108 49       		.uleb128 0x49
 3037 0109 13       		.uleb128 0x13
 3038 010a 38       		.uleb128 0x38
 3039 010b 05       		.uleb128 0x5
 3040 010c 00       		.byte	0
 3041 010d 00       		.byte	0
 3042 010e 17       		.uleb128 0x17
 3043 010f 13       		.uleb128 0x13
 3044 0110 01       		.byte	0x1
 3045 0111 0B       		.uleb128 0xb
 3046 0112 0B       		.uleb128 0xb
 3047 0113 3A       		.uleb128 0x3a
 3048 0114 0B       		.uleb128 0xb
 3049 0115 3B       		.uleb128 0x3b
 3050 0116 05       		.uleb128 0x5
 3051 0117 01       		.uleb128 0x1
 3052 0118 13       		.uleb128 0x13
 3053 0119 00       		.byte	0
 3054 011a 00       		.byte	0
 3055 011b 18       		.uleb128 0x18
 3056 011c 0F       		.uleb128 0xf
 3057 011d 00       		.byte	0
 3058 011e 0B       		.uleb128 0xb
 3059 011f 0B       		.uleb128 0xb
 3060 0120 00       		.byte	0
 3061 0121 00       		.byte	0
 3062 0122 19       		.uleb128 0x19
 3063 0123 04       		.uleb128 0x4
 3064 0124 01       		.byte	0x1
 3065 0125 0B       		.uleb128 0xb
 3066 0126 0B       		.uleb128 0xb
 3067 0127 49       		.uleb128 0x49
 3068 0128 13       		.uleb128 0x13
 3069 0129 3A       		.uleb128 0x3a
 3070 012a 0B       		.uleb128 0xb
 3071 012b 3B       		.uleb128 0x3b
 3072 012c 05       		.uleb128 0x5
 3073 012d 01       		.uleb128 0x1
 3074 012e 13       		.uleb128 0x13
 3075 012f 00       		.byte	0
 3076 0130 00       		.byte	0
 3077 0131 1A       		.uleb128 0x1a
 3078 0132 0F       		.uleb128 0xf
 3079 0133 00       		.byte	0
 3080 0134 0B       		.uleb128 0xb
 3081 0135 0B       		.uleb128 0xb
 3082 0136 49       		.uleb128 0x49
 3083 0137 13       		.uleb128 0x13
 3084 0138 00       		.byte	0
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 118


 3085 0139 00       		.byte	0
 3086 013a 1B       		.uleb128 0x1b
 3087 013b 15       		.uleb128 0x15
 3088 013c 01       		.byte	0x1
 3089 013d 27       		.uleb128 0x27
 3090 013e 19       		.uleb128 0x19
 3091 013f 01       		.uleb128 0x1
 3092 0140 13       		.uleb128 0x13
 3093 0141 00       		.byte	0
 3094 0142 00       		.byte	0
 3095 0143 1C       		.uleb128 0x1c
 3096 0144 05       		.uleb128 0x5
 3097 0145 00       		.byte	0
 3098 0146 49       		.uleb128 0x49
 3099 0147 13       		.uleb128 0x13
 3100 0148 00       		.byte	0
 3101 0149 00       		.byte	0
 3102 014a 1D       		.uleb128 0x1d
 3103 014b 15       		.uleb128 0x15
 3104 014c 01       		.byte	0x1
 3105 014d 27       		.uleb128 0x27
 3106 014e 19       		.uleb128 0x19
 3107 014f 49       		.uleb128 0x49
 3108 0150 13       		.uleb128 0x13
 3109 0151 01       		.uleb128 0x1
 3110 0152 13       		.uleb128 0x13
 3111 0153 00       		.byte	0
 3112 0154 00       		.byte	0
 3113 0155 1E       		.uleb128 0x1e
 3114 0156 13       		.uleb128 0x13
 3115 0157 01       		.byte	0x1
 3116 0158 03       		.uleb128 0x3
 3117 0159 0E       		.uleb128 0xe
 3118 015a 0B       		.uleb128 0xb
 3119 015b 0B       		.uleb128 0xb
 3120 015c 3A       		.uleb128 0x3a
 3121 015d 0B       		.uleb128 0xb
 3122 015e 3B       		.uleb128 0x3b
 3123 015f 05       		.uleb128 0x5
 3124 0160 01       		.uleb128 0x1
 3125 0161 13       		.uleb128 0x13
 3126 0162 00       		.byte	0
 3127 0163 00       		.byte	0
 3128 0164 1F       		.uleb128 0x1f
 3129 0165 13       		.uleb128 0x13
 3130 0166 01       		.byte	0x1
 3131 0167 03       		.uleb128 0x3
 3132 0168 0E       		.uleb128 0xe
 3133 0169 0B       		.uleb128 0xb
 3134 016a 0B       		.uleb128 0xb
 3135 016b 3A       		.uleb128 0x3a
 3136 016c 0B       		.uleb128 0xb
 3137 016d 3B       		.uleb128 0x3b
 3138 016e 0B       		.uleb128 0xb
 3139 016f 01       		.uleb128 0x1
 3140 0170 13       		.uleb128 0x13
 3141 0171 00       		.byte	0
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 119


 3142 0172 00       		.byte	0
 3143 0173 20       		.uleb128 0x20
 3144 0174 2E       		.uleb128 0x2e
 3145 0175 01       		.byte	0x1
 3146 0176 03       		.uleb128 0x3
 3147 0177 0E       		.uleb128 0xe
 3148 0178 3A       		.uleb128 0x3a
 3149 0179 0B       		.uleb128 0xb
 3150 017a 3B       		.uleb128 0x3b
 3151 017b 05       		.uleb128 0x5
 3152 017c 27       		.uleb128 0x27
 3153 017d 19       		.uleb128 0x19
 3154 017e 20       		.uleb128 0x20
 3155 017f 0B       		.uleb128 0xb
 3156 0180 01       		.uleb128 0x1
 3157 0181 13       		.uleb128 0x13
 3158 0182 00       		.byte	0
 3159 0183 00       		.byte	0
 3160 0184 21       		.uleb128 0x21
 3161 0185 05       		.uleb128 0x5
 3162 0186 00       		.byte	0
 3163 0187 03       		.uleb128 0x3
 3164 0188 0E       		.uleb128 0xe
 3165 0189 3A       		.uleb128 0x3a
 3166 018a 0B       		.uleb128 0xb
 3167 018b 3B       		.uleb128 0x3b
 3168 018c 05       		.uleb128 0x5
 3169 018d 49       		.uleb128 0x49
 3170 018e 13       		.uleb128 0x13
 3171 018f 00       		.byte	0
 3172 0190 00       		.byte	0
 3173 0191 22       		.uleb128 0x22
 3174 0192 2E       		.uleb128 0x2e
 3175 0193 00       		.byte	0
 3176 0194 03       		.uleb128 0x3
 3177 0195 0E       		.uleb128 0xe
 3178 0196 3A       		.uleb128 0x3a
 3179 0197 0B       		.uleb128 0xb
 3180 0198 3B       		.uleb128 0x3b
 3181 0199 0B       		.uleb128 0xb
 3182 019a 27       		.uleb128 0x27
 3183 019b 19       		.uleb128 0x19
 3184 019c 20       		.uleb128 0x20
 3185 019d 0B       		.uleb128 0xb
 3186 019e 00       		.byte	0
 3187 019f 00       		.byte	0
 3188 01a0 23       		.uleb128 0x23
 3189 01a1 2E       		.uleb128 0x2e
 3190 01a2 01       		.byte	0x1
 3191 01a3 3F       		.uleb128 0x3f
 3192 01a4 19       		.uleb128 0x19
 3193 01a5 03       		.uleb128 0x3
 3194 01a6 0E       		.uleb128 0xe
 3195 01a7 3A       		.uleb128 0x3a
 3196 01a8 0B       		.uleb128 0xb
 3197 01a9 3B       		.uleb128 0x3b
 3198 01aa 0B       		.uleb128 0xb
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 120


 3199 01ab 11       		.uleb128 0x11
 3200 01ac 01       		.uleb128 0x1
 3201 01ad 12       		.uleb128 0x12
 3202 01ae 06       		.uleb128 0x6
 3203 01af 40       		.uleb128 0x40
 3204 01b0 18       		.uleb128 0x18
 3205 01b1 9742     		.uleb128 0x2117
 3206 01b3 19       		.uleb128 0x19
 3207 01b4 01       		.uleb128 0x1
 3208 01b5 13       		.uleb128 0x13
 3209 01b6 00       		.byte	0
 3210 01b7 00       		.byte	0
 3211 01b8 24       		.uleb128 0x24
 3212 01b9 1D       		.uleb128 0x1d
 3213 01ba 01       		.byte	0x1
 3214 01bb 31       		.uleb128 0x31
 3215 01bc 13       		.uleb128 0x13
 3216 01bd 11       		.uleb128 0x11
 3217 01be 01       		.uleb128 0x1
 3218 01bf 12       		.uleb128 0x12
 3219 01c0 06       		.uleb128 0x6
 3220 01c1 58       		.uleb128 0x58
 3221 01c2 0B       		.uleb128 0xb
 3222 01c3 59       		.uleb128 0x59
 3223 01c4 0B       		.uleb128 0xb
 3224 01c5 01       		.uleb128 0x1
 3225 01c6 13       		.uleb128 0x13
 3226 01c7 00       		.byte	0
 3227 01c8 00       		.byte	0
 3228 01c9 25       		.uleb128 0x25
 3229 01ca 05       		.uleb128 0x5
 3230 01cb 00       		.byte	0
 3231 01cc 31       		.uleb128 0x31
 3232 01cd 13       		.uleb128 0x13
 3233 01ce 02       		.uleb128 0x2
 3234 01cf 17       		.uleb128 0x17
 3235 01d0 00       		.byte	0
 3236 01d1 00       		.byte	0
 3237 01d2 26       		.uleb128 0x26
 3238 01d3 1D       		.uleb128 0x1d
 3239 01d4 01       		.byte	0x1
 3240 01d5 31       		.uleb128 0x31
 3241 01d6 13       		.uleb128 0x13
 3242 01d7 11       		.uleb128 0x11
 3243 01d8 01       		.uleb128 0x1
 3244 01d9 12       		.uleb128 0x12
 3245 01da 06       		.uleb128 0x6
 3246 01db 58       		.uleb128 0x58
 3247 01dc 0B       		.uleb128 0xb
 3248 01dd 59       		.uleb128 0x59
 3249 01de 0B       		.uleb128 0xb
 3250 01df 00       		.byte	0
 3251 01e0 00       		.byte	0
 3252 01e1 27       		.uleb128 0x27
 3253 01e2 2E       		.uleb128 0x2e
 3254 01e3 01       		.byte	0x1
 3255 01e4 3F       		.uleb128 0x3f
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 121


 3256 01e5 19       		.uleb128 0x19
 3257 01e6 03       		.uleb128 0x3
 3258 01e7 0E       		.uleb128 0xe
 3259 01e8 3A       		.uleb128 0x3a
 3260 01e9 0B       		.uleb128 0xb
 3261 01ea 3B       		.uleb128 0x3b
 3262 01eb 0B       		.uleb128 0xb
 3263 01ec 27       		.uleb128 0x27
 3264 01ed 19       		.uleb128 0x19
 3265 01ee 49       		.uleb128 0x49
 3266 01ef 13       		.uleb128 0x13
 3267 01f0 8701     		.uleb128 0x87
 3268 01f2 19       		.uleb128 0x19
 3269 01f3 11       		.uleb128 0x11
 3270 01f4 01       		.uleb128 0x1
 3271 01f5 12       		.uleb128 0x12
 3272 01f6 06       		.uleb128 0x6
 3273 01f7 40       		.uleb128 0x40
 3274 01f8 18       		.uleb128 0x18
 3275 01f9 9742     		.uleb128 0x2117
 3276 01fb 19       		.uleb128 0x19
 3277 01fc 01       		.uleb128 0x1
 3278 01fd 13       		.uleb128 0x13
 3279 01fe 00       		.byte	0
 3280 01ff 00       		.byte	0
 3281 0200 28       		.uleb128 0x28
 3282 0201 1D       		.uleb128 0x1d
 3283 0202 00       		.byte	0
 3284 0203 31       		.uleb128 0x31
 3285 0204 13       		.uleb128 0x13
 3286 0205 11       		.uleb128 0x11
 3287 0206 01       		.uleb128 0x1
 3288 0207 12       		.uleb128 0x12
 3289 0208 06       		.uleb128 0x6
 3290 0209 58       		.uleb128 0x58
 3291 020a 0B       		.uleb128 0xb
 3292 020b 59       		.uleb128 0x59
 3293 020c 0B       		.uleb128 0xb
 3294 020d 00       		.byte	0
 3295 020e 00       		.byte	0
 3296 020f 29       		.uleb128 0x29
 3297 0210 898201   		.uleb128 0x4109
 3298 0213 01       		.byte	0x1
 3299 0214 11       		.uleb128 0x11
 3300 0215 01       		.uleb128 0x1
 3301 0216 31       		.uleb128 0x31
 3302 0217 13       		.uleb128 0x13
 3303 0218 01       		.uleb128 0x1
 3304 0219 13       		.uleb128 0x13
 3305 021a 00       		.byte	0
 3306 021b 00       		.byte	0
 3307 021c 2A       		.uleb128 0x2a
 3308 021d 8A8201   		.uleb128 0x410a
 3309 0220 00       		.byte	0
 3310 0221 02       		.uleb128 0x2
 3311 0222 18       		.uleb128 0x18
 3312 0223 9142     		.uleb128 0x2111
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 122


 3313 0225 18       		.uleb128 0x18
 3314 0226 00       		.byte	0
 3315 0227 00       		.byte	0
 3316 0228 2B       		.uleb128 0x2b
 3317 0229 898201   		.uleb128 0x4109
 3318 022c 00       		.byte	0
 3319 022d 11       		.uleb128 0x11
 3320 022e 01       		.uleb128 0x1
 3321 022f 31       		.uleb128 0x31
 3322 0230 13       		.uleb128 0x13
 3323 0231 00       		.byte	0
 3324 0232 00       		.byte	0
 3325 0233 2C       		.uleb128 0x2c
 3326 0234 34       		.uleb128 0x34
 3327 0235 00       		.byte	0
 3328 0236 03       		.uleb128 0x3
 3329 0237 0E       		.uleb128 0xe
 3330 0238 3A       		.uleb128 0x3a
 3331 0239 0B       		.uleb128 0xb
 3332 023a 3B       		.uleb128 0x3b
 3333 023b 05       		.uleb128 0x5
 3334 023c 49       		.uleb128 0x49
 3335 023d 13       		.uleb128 0x13
 3336 023e 3F       		.uleb128 0x3f
 3337 023f 19       		.uleb128 0x19
 3338 0240 3C       		.uleb128 0x3c
 3339 0241 19       		.uleb128 0x19
 3340 0242 00       		.byte	0
 3341 0243 00       		.byte	0
 3342 0244 2D       		.uleb128 0x2d
 3343 0245 34       		.uleb128 0x34
 3344 0246 00       		.byte	0
 3345 0247 03       		.uleb128 0x3
 3346 0248 0E       		.uleb128 0xe
 3347 0249 3A       		.uleb128 0x3a
 3348 024a 0B       		.uleb128 0xb
 3349 024b 3B       		.uleb128 0x3b
 3350 024c 0B       		.uleb128 0xb
 3351 024d 49       		.uleb128 0x49
 3352 024e 13       		.uleb128 0x13
 3353 024f 3F       		.uleb128 0x3f
 3354 0250 19       		.uleb128 0x19
 3355 0251 3C       		.uleb128 0x3c
 3356 0252 19       		.uleb128 0x19
 3357 0253 00       		.byte	0
 3358 0254 00       		.byte	0
 3359 0255 2E       		.uleb128 0x2e
 3360 0256 34       		.uleb128 0x34
 3361 0257 00       		.byte	0
 3362 0258 03       		.uleb128 0x3
 3363 0259 0E       		.uleb128 0xe
 3364 025a 3A       		.uleb128 0x3a
 3365 025b 0B       		.uleb128 0xb
 3366 025c 3B       		.uleb128 0x3b
 3367 025d 0B       		.uleb128 0xb
 3368 025e 49       		.uleb128 0x49
 3369 025f 13       		.uleb128 0x13
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 123


 3370 0260 3F       		.uleb128 0x3f
 3371 0261 19       		.uleb128 0x19
 3372 0262 02       		.uleb128 0x2
 3373 0263 18       		.uleb128 0x18
 3374 0264 00       		.byte	0
 3375 0265 00       		.byte	0
 3376 0266 2F       		.uleb128 0x2f
 3377 0267 2E       		.uleb128 0x2e
 3378 0268 00       		.byte	0
 3379 0269 3F       		.uleb128 0x3f
 3380 026a 19       		.uleb128 0x19
 3381 026b 3C       		.uleb128 0x3c
 3382 026c 19       		.uleb128 0x19
 3383 026d 6E       		.uleb128 0x6e
 3384 026e 0E       		.uleb128 0xe
 3385 026f 03       		.uleb128 0x3
 3386 0270 0E       		.uleb128 0xe
 3387 0271 3A       		.uleb128 0x3a
 3388 0272 0B       		.uleb128 0xb
 3389 0273 3B       		.uleb128 0x3b
 3390 0274 05       		.uleb128 0x5
 3391 0275 00       		.byte	0
 3392 0276 00       		.byte	0
 3393 0277 30       		.uleb128 0x30
 3394 0278 2E       		.uleb128 0x2e
 3395 0279 00       		.byte	0
 3396 027a 3F       		.uleb128 0x3f
 3397 027b 19       		.uleb128 0x19
 3398 027c 3C       		.uleb128 0x3c
 3399 027d 19       		.uleb128 0x19
 3400 027e 6E       		.uleb128 0x6e
 3401 027f 0E       		.uleb128 0xe
 3402 0280 03       		.uleb128 0x3
 3403 0281 0E       		.uleb128 0xe
 3404 0282 3A       		.uleb128 0x3a
 3405 0283 0B       		.uleb128 0xb
 3406 0284 3B       		.uleb128 0x3b
 3407 0285 0B       		.uleb128 0xb
 3408 0286 00       		.byte	0
 3409 0287 00       		.byte	0
 3410 0288 00       		.byte	0
 3411              		.section	.debug_loc,"",%progbits
 3412              	.Ldebug_loc0:
 3413              	.LLST0:
 3414 0000 00000000 		.4byte	.LVL0
 3415 0004 0A000000 		.4byte	.LVL1
 3416 0008 0200     		.2byte	0x2
 3417 000a 34       		.byte	0x34
 3418 000b 9F       		.byte	0x9f
 3419 000c 00000000 		.4byte	0
 3420 0010 00000000 		.4byte	0
 3421              	.LLST1:
 3422 0014 00000000 		.4byte	.LVL0
 3423 0018 0A000000 		.4byte	.LVL1
 3424 001c 0600     		.2byte	0x6
 3425 001e 0C       		.byte	0xc
 3426 001f 00003240 		.4byte	0x40320000
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 124


 3427 0023 9F       		.byte	0x9f
 3428 0024 00000000 		.4byte	0
 3429 0028 00000000 		.4byte	0
 3430              	.LLST2:
 3431 002c 10000000 		.4byte	.LVL2
 3432 0030 1A000000 		.4byte	.LVL3
 3433 0034 0100     		.2byte	0x1
 3434 0036 53       		.byte	0x53
 3435 0037 00000000 		.4byte	0
 3436 003b 00000000 		.4byte	0
 3437              	.LLST3:
 3438 003f 14000000 		.4byte	.LVL6
 3439 0043 2A000000 		.4byte	.LVL7
 3440 0047 0100     		.2byte	0x1
 3441 0049 53       		.byte	0x53
 3442 004a 00000000 		.4byte	0
 3443 004e 00000000 		.4byte	0
 3444              	.LLST4:
 3445 0052 2A000000 		.4byte	.LVL7
 3446 0056 34000000 		.4byte	.LVL8
 3447 005a 0100     		.2byte	0x1
 3448 005c 53       		.byte	0x53
 3449 005d 34000000 		.4byte	.LVL8
 3450 0061 40000000 		.4byte	.LVL9
 3451 0065 0200     		.2byte	0x2
 3452 0067 74       		.byte	0x74
 3453 0068 00       		.sleb128 0
 3454 0069 00000000 		.4byte	0
 3455 006d 00000000 		.4byte	0
 3456              	.LLST5:
 3457 0071 72000000 		.4byte	.LVL19
 3458 0075 78000000 		.4byte	.LVL20
 3459 0079 0200     		.2byte	0x2
 3460 007b 31       		.byte	0x31
 3461 007c 9F       		.byte	0x9f
 3462 007d 00000000 		.4byte	0
 3463 0081 00000000 		.4byte	0
 3464              	.LLST6:
 3465 0085 72000000 		.4byte	.LVL19
 3466 0089 78000000 		.4byte	.LVL20
 3467 008d 0200     		.2byte	0x2
 3468 008f 33       		.byte	0x33
 3469 0090 9F       		.byte	0x9f
 3470 0091 00000000 		.4byte	0
 3471 0095 00000000 		.4byte	0
 3472              	.LLST7:
 3473 0099 72000000 		.4byte	.LVL19
 3474 009d 78000000 		.4byte	.LVL20
 3475 00a1 0600     		.2byte	0x6
 3476 00a3 0C       		.byte	0xc
 3477 00a4 00003240 		.4byte	0x40320000
 3478 00a8 9F       		.byte	0x9f
 3479 00a9 00000000 		.4byte	0
 3480 00ad 00000000 		.4byte	0
 3481              		.section	.debug_aranges,"",%progbits
 3482 0000 24000000 		.4byte	0x24
 3483 0004 0200     		.2byte	0x2
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 125


 3484 0006 00000000 		.4byte	.Ldebug_info0
 3485 000a 04       		.byte	0x4
 3486 000b 00       		.byte	0
 3487 000c 0000     		.2byte	0
 3488 000e 0000     		.2byte	0
 3489 0010 00000000 		.4byte	.LFB650
 3490 0014 48000000 		.4byte	.LFE650-.LFB650
 3491 0018 00000000 		.4byte	.LFB651
 3492 001c 00010000 		.4byte	.LFE651-.LFB651
 3493 0020 00000000 		.4byte	0
 3494 0024 00000000 		.4byte	0
 3495              		.section	.debug_ranges,"",%progbits
 3496              	.Ldebug_ranges0:
 3497 0000 00000000 		.4byte	.LFB650
 3498 0004 48000000 		.4byte	.LFE650
 3499 0008 00000000 		.4byte	.LFB651
 3500 000c 00010000 		.4byte	.LFE651
 3501 0010 00000000 		.4byte	0
 3502 0014 00000000 		.4byte	0
 3503              		.section	.debug_line,"",%progbits
 3504              	.Ldebug_line0:
 3505 0000 66050000 		.section	.debug_str,"MS",%progbits,1
 3505      0200F204 
 3505      00000201 
 3505      FB0E0D00 
 3505      01010101 
 3506              	.LASF137:
 3507 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3507      696E7465 
 3507      72727570 
 3507      74735F35 
 3507      5F495251 
 3508              	.LASF62:
 3509 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3509      735F696E 
 3509      74657272 
 3509      75707473 
 3509      5F647730 
 3510              	.LASF203:
 3511 0032 52455345 		.ascii	"RESERVED\000"
 3511      52564544 
 3511      00
 3512              	.LASF211:
 3513 003b 5644445F 		.ascii	"VDD_ACTIVE\000"
 3513      41435449 
 3513      564500
 3514              	.LASF207:
 3515 0046 494E5452 		.ascii	"INTR_CAUSE0\000"
 3515      5F434155 
 3515      53453000 
 3516              	.LASF208:
 3517 0052 494E5452 		.ascii	"INTR_CAUSE1\000"
 3517      5F434155 
 3517      53453100 
 3518              	.LASF209:
 3519 005e 494E5452 		.ascii	"INTR_CAUSE2\000"
 3519      5F434155 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 126


 3519      53453200 
 3520              	.LASF343:
 3521 006a 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 3521      625F7363 
 3521      625F7370 
 3521      695F6861 
 3521      6E646C65 
 3522              	.LASF123:
 3523 0088 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3523      6D5F315F 
 3523      696E7465 
 3523      72727570 
 3523      74735F31 
 3524              	.LASF371:
 3525 00a3 73746F70 		.ascii	"stopInputMode\000"
 3525      496E7075 
 3525      744D6F64 
 3525      6500
 3526              	.LASF409:
 3527 00b1 6D61696E 		.ascii	"main_cm4.c\000"
 3527      5F636D34 
 3527      2E6300
 3528              	.LASF386:
 3529 00bc 63795F64 		.ascii	"cy_device\000"
 3529      65766963 
 3529      6500
 3530              	.LASF142:
 3531 00c6 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3531      696E7465 
 3531      72727570 
 3531      74735F31 
 3531      305F4952 
 3532              	.LASF345:
 3533 00dd 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 3533      74635F73 
 3533      63625F73 
 3533      70695F63 
 3533      6F6E7465 
 3534              	.LASF290:
 3535 00f4 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3535      73436D30 
 3535      436C6F63 
 3535      6B43746C 
 3535      4F666673 
 3536              	.LASF67:
 3537 010b 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3537      735F696E 
 3537      74657272 
 3537      75707473 
 3537      5F647730 
 3538              	.LASF324:
 3539 0127 6D617374 		.ascii	"masterStatus\000"
 3539      65725374 
 3539      61747573 
 3539      00
 3540              	.LASF388:
 3541 0134 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 127


 3541      494E4B5F 
 3541      5350494D 
 3541      5F636F6E 
 3541      74657874 
 3542              	.LASF54:
 3543 0149 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3543      335F696E 
 3543      74657272 
 3543      7570745F 
 3543      4952516E 
 3544              	.LASF84:
 3545 015e 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3545      735F696E 
 3545      74657272 
 3545      75707473 
 3545      5F647731 
 3546              	.LASF90:
 3547 017a 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3547      735F696E 
 3547      74657272 
 3547      75707473 
 3547      5F647731 
 3548              	.LASF222:
 3549 0197 70657269 		.ascii	"periBase\000"
 3549      42617365 
 3549      00
 3550              	.LASF314:
 3551 01a0 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3551      74635F73 
 3551      7973696E 
 3551      745F7400 
 3552              	.LASF221:
 3553 01b0 666C6173 		.ascii	"flashcBase\000"
 3553      68634261 
 3553      736500
 3554              	.LASF298:
 3555 01bb 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 3555      73436D30 
 3555      4E6D6943 
 3555      746C4F66 
 3555      66736574 
 3556              	.LASF268:
 3557 01d0 64774368 		.ascii	"dwChSize\000"
 3557      53697A65 
 3557      00
 3558              	.LASF390:
 3559 01d9 4932435F 		.ascii	"I2C_MAX_context\000"
 3559      4D41585F 
 3559      636F6E74 
 3559      65787400 
 3560              	.LASF39:
 3561 01e9 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3561      735F696E 
 3561      74657272 
 3561      75707473 
 3561      5F697063 
 3562              	.LASF172:
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 128


 3563 0205 756E7369 		.ascii	"unsigned int\000"
 3563      676E6564 
 3563      20696E74 
 3563      00
 3564              	.LASF319:
 3565 0212 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 3565      625F7363 
 3565      625F6932 
 3565      635F6861 
 3565      6E646C65 
 3566              	.LASF46:
 3567 0230 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3567      735F696E 
 3567      74657272 
 3567      75707473 
 3567      5F697063 
 3568              	.LASF177:
 3569 024d 75696E74 		.ascii	"uint32_t\000"
 3569      33325F74 
 3569      00
 3570              	.LASF250:
 3571 0256 736D6966 		.ascii	"smifDeviceNr\000"
 3571      44657669 
 3571      63654E72 
 3571      00
 3572              	.LASF280:
 3573 0263 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 3573      44697643 
 3573      6D645061 
 3573      54797065 
 3573      53656C50 
 3574              	.LASF115:
 3575 027a 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3575      6D5F315F 
 3575      696E7465 
 3575      72727570 
 3575      74735F37 
 3576              	.LASF327:
 3577 0294 6D617374 		.ascii	"masterBuffer\000"
 3577      65724275 
 3577      66666572 
 3577      00
 3578              	.LASF352:
 3579 02a1 74784275 		.ascii	"txBufIdx\000"
 3579      66496478 
 3579      00
 3580              	.LASF140:
 3581 02aa 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3581      696E7465 
 3581      72727570 
 3581      74735F38 
 3581      5F495251 
 3582              	.LASF370:
 3583 02c0 73746172 		.ascii	"startInput\000"
 3583      74496E70 
 3583      757400
 3584              	.LASF76:
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 129


 3585 02cb 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3585      735F696E 
 3585      74657272 
 3585      75707473 
 3585      5F647731 
 3586              	.LASF166:
 3587 02e7 5F5F696E 		.ascii	"__int32_t\000"
 3587      7433325F 
 3587      7400
 3588              	.LASF33:
 3589 02f1 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3589      5F696E74 
 3589      65727275 
 3589      70745F63 
 3589      7462735F 
 3590              	.LASF246:
 3591 030a 73727373 		.ascii	"srssNumClkpath\000"
 3591      4E756D43 
 3591      6C6B7061 
 3591      746800
 3592              	.LASF220:
 3593 0319 63707573 		.ascii	"cpussBase\000"
 3593      73426173 
 3593      6500
 3594              	.LASF337:
 3595 0323 736C6176 		.ascii	"slaveRxBuffer\000"
 3595      65527842 
 3595      75666665 
 3595      7200
 3596              	.LASF396:
 3597 0331 43617053 		.ascii	"CapSense_Start\000"
 3597      656E7365 
 3597      5F537461 
 3597      727400
 3598              	.LASF30:
 3599 0340 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3599      5F696E74 
 3599      65727275 
 3599      70745F6D 
 3599      63776474 
 3600              	.LASF12:
 3601 035c 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3601      5F696E74 
 3601      65727275 
 3601      7074735F 
 3601      6770696F 
 3602              	.LASF341:
 3603 0378 63624164 		.ascii	"cbAddr\000"
 3603      647200
 3604              	.LASF73:
 3605 037f 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3605      735F696E 
 3605      74657272 
 3605      75707473 
 3605      5F647730 
 3606              	.LASF316:
 3607 039c 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 130


 3607      43425F49 
 3607      32435F41 
 3607      434B00
 3608              	.LASF372:
 3609 03ab 73746F70 		.ascii	"stopInput\000"
 3609      496E7075 
 3609      7400
 3610              	.LASF25:
 3611 03b5 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3611      5F696E74 
 3611      65727275 
 3611      70745F67 
 3611      70696F5F 
 3612              	.LASF149:
 3613 03ce 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3613      6F73735F 
 3613      696E7465 
 3613      72727570 
 3613      745F6932 
 3614              	.LASF129:
 3615 03e9 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3615      6D5F315F 
 3615      696E7465 
 3615      72727570 
 3615      74735F32 
 3616              	.LASF27:
 3617 0404 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3617      6D705F69 
 3617      6E746572 
 3617      72757074 
 3617      5F495251 
 3618              	.LASF276:
 3619 041a 70657269 		.ascii	"periTrGrSize\000"
 3619      54724772 
 3619      53697A65 
 3619      00
 3620              	.LASF107:
 3621 0427 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3621      6D5F305F 
 3621      696E7465 
 3621      72727570 
 3621      74735F37 
 3622              	.LASF332:
 3623 0441 736C6176 		.ascii	"slaveRdBufEmpty\000"
 3623      65526442 
 3623      7566456D 
 3623      70747900 
 3624              	.LASF279:
 3625 0451 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3625      44697643 
 3625      6D645061 
 3625      44697653 
 3625      656C506F 
 3626              	.LASF198:
 3627 0467 494E5452 		.ascii	"INTR_SET\000"
 3627      5F534554 
 3627      00
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 131


 3628              	.LASF256:
 3629 0470 63727970 		.ascii	"cryptoMemSize\000"
 3629      746F4D65 
 3629      6D53697A 
 3629      6500
 3630              	.LASF302:
 3631 047e 63707573 		.ascii	"cpussRam1Ctl0\000"
 3631      7352616D 
 3631      3143746C 
 3631      3000
 3632              	.LASF405:
 3633 048c 78457665 		.ascii	"xEventGroupSetBits\000"
 3633      6E744772 
 3633      6F757053 
 3633      65744269 
 3633      747300
 3634              	.LASF304:
 3635 049f 69706353 		.ascii	"ipcStructSize\000"
 3635      74727563 
 3635      7453697A 
 3635      6500
 3636              	.LASF317:
 3637 04ad 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 3637      43425F49 
 3637      32435F4E 
 3637      414B00
 3638              	.LASF244:
 3639 04bc 63707573 		.ascii	"cpussFmIrq\000"
 3639      73466D49 
 3639      727100
 3640              	.LASF102:
 3641 04c7 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3641      6D5F305F 
 3641      696E7465 
 3641      72727570 
 3641      74735F32 
 3642              	.LASF320:
 3643 04e1 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 3643      625F7363 
 3643      625F6932 
 3643      635F6861 
 3643      6E646C65 
 3644              	.LASF361:
 3645 04fd 636F6D70 		.ascii	"compare0\000"
 3645      61726530 
 3645      00
 3646              	.LASF362:
 3647 0506 636F6D70 		.ascii	"compare1\000"
 3647      61726531 
 3647      00
 3648              	.LASF408:
 3649 050f 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3649      43313120 
 3649      352E342E 
 3649      31203230 
 3649      31363036 
 3650 0542 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 132


 3650      20726576 
 3650      6973696F 
 3650      6E203233 
 3650      37373135 
 3651 0575 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 3651      70202D6D 
 3651      6670753D 
 3651      66707634 
 3651      2D73702D 
 3652 05a8 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3652      6F6E7320 
 3652      2D666661 
 3652      742D6C74 
 3652      6F2D6F62 
 3653              	.LASF146:
 3654 05c2 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3654      696E7465 
 3654      72727570 
 3654      74735F31 
 3654      345F4952 
 3655              	.LASF344:
 3656 05d9 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 3656      74635F73 
 3656      63625F69 
 3656      32635F63 
 3656      6F6E7465 
 3657              	.LASF410:
 3658 05f0 433A5C32 		.ascii	"C:\\2 PROJET SESSION INSTRU\\GBM2100_ProjetInterfac"
 3658      2050524F 
 3658      4A455420 
 3658      53455353 
 3658      494F4E20 
 3659 0621 655C496E 		.ascii	"e\\Interface.cydsn\000"
 3659      74657266 
 3659      6163652E 
 3659      63796473 
 3659      6E00
 3660              	.LASF278:
 3661 0633 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 3661      44697643 
 3661      6D645479 
 3661      70655365 
 3661      6C506F73 
 3662              	.LASF295:
 3663 0648 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 3663      73547269 
 3663      6D52616D 
 3663      43746C4F 
 3663      66667365 
 3664              	.LASF139:
 3665 065e 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3665      696E7465 
 3665      72727570 
 3665      74735F37 
 3665      5F495251 
 3666              	.LASF200:
 3667 0674 4346475F 		.ascii	"CFG_IN\000"
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 133


 3667      494E00
 3668              	.LASF28:
 3669 067b 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3669      385F696E 
 3669      74657272 
 3669      7570745F 
 3669      4952516E 
 3670              	.LASF3:
 3671 0690 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3671      72794D61 
 3671      6E616765 
 3671      6D656E74 
 3671      5F495251 
 3672              	.LASF333:
 3673 06a6 736C6176 		.ascii	"slaveTxBuffer\000"
 3673      65547842 
 3673      75666665 
 3673      7200
 3674              	.LASF125:
 3675 06b4 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3675      6D5F315F 
 3675      696E7465 
 3675      72727570 
 3675      74735F31 
 3676              	.LASF134:
 3677 06cf 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3677      696E7465 
 3677      72727570 
 3677      74735F32 
 3677      5F495251 
 3678              	.LASF335:
 3679 06e5 736C6176 		.ascii	"slaveTxBufferIdx\000"
 3679      65547842 
 3679      75666665 
 3679      72496478 
 3679      00
 3680              	.LASF394:
 3681 06f6 41666669 		.ascii	"AffichageGraph\000"
 3681      63686167 
 3681      65477261 
 3681      706800
 3682              	.LASF402:
 3683 0705 4755495F 		.ascii	"GUI_SetBkColor\000"
 3683      53657442 
 3683      6B436F6C 
 3683      6F7200
 3684              	.LASF360:
 3685 0714 636F6D70 		.ascii	"compareOrCapture\000"
 3685      6172654F 
 3685      72436170 
 3685      74757265 
 3685      00
 3686              	.LASF378:
 3687 0725 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 3687      50494F5F 
 3687      436C6561 
 3687      72496E74 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 134


 3687      65727275 
 3688              	.LASF23:
 3689 073c 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 3689      5F696E74 
 3689      65727275 
 3689      7074735F 
 3689      6770696F 
 3690              	.LASF216:
 3691 0759 4750494F 		.ascii	"GPIO_V1_Type\000"
 3691      5F56315F 
 3691      54797065 
 3691      00
 3692              	.LASF288:
 3693 0766 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3693      50727443 
 3693      66674F75 
 3693      744F6666 
 3693      73657400 
 3694              	.LASF178:
 3695 077a 49534552 		.ascii	"ISER\000"
 3695      00
 3696              	.LASF195:
 3697 077f 494E5452 		.ascii	"INTR\000"
 3697      00
 3698              	.LASF193:
 3699 0784 4F55545F 		.ascii	"OUT_SET\000"
 3699      53455400 
 3700              	.LASF64:
 3701 078c 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3701      735F696E 
 3701      74657272 
 3701      75707473 
 3701      5F647730 
 3702              	.LASF252:
 3703 07a8 65704D6F 		.ascii	"epMonitorNr\000"
 3703      6E69746F 
 3703      724E7200 
 3704              	.LASF380:
 3705 07b4 62617365 		.ascii	"base\000"
 3705      00
 3706              	.LASF181:
 3707 07b9 52534552 		.ascii	"RSERVED1\000"
 3707      56454431 
 3707      00
 3708              	.LASF192:
 3709 07c2 4F55545F 		.ascii	"OUT_CLR\000"
 3709      434C5200 
 3710              	.LASF368:
 3711 07ca 72656C6F 		.ascii	"reloadInput\000"
 3711      6164496E 
 3711      70757400 
 3712              	.LASF174:
 3713 07d6 696E7431 		.ascii	"int16_t\000"
 3713      365F7400 
 3714              	.LASF287:
 3715 07de 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3715      50727443 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 135


 3715      6667496E 
 3715      4F666673 
 3715      657400
 3716              	.LASF87:
 3717 07f1 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3717      735F696E 
 3717      74657272 
 3717      75707473 
 3717      5F647731 
 3718              	.LASF154:
 3719 080e 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3719      696E7465 
 3719      72727570 
 3719      745F6D65 
 3719      645F4952 
 3720              	.LASF16:
 3721 0825 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3721      5F696E74 
 3721      65727275 
 3721      7074735F 
 3721      6770696F 
 3722              	.LASF259:
 3723 0841 666C6173 		.ascii	"flashWriteDelay\000"
 3723      68577269 
 3723      74654465 
 3723      6C617900 
 3724              	.LASF171:
 3725 0851 6C6F6E67 		.ascii	"long long unsigned int\000"
 3725      206C6F6E 
 3725      6720756E 
 3725      7369676E 
 3725      65642069 
 3726              	.LASF284:
 3727 0868 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3727      44697632 
 3727      345F3543 
 3727      746C4F66 
 3727      66736574 
 3728              	.LASF289:
 3729 087d 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3729      50727443 
 3729      66675369 
 3729      6F4F6666 
 3729      73657400 
 3730              	.LASF382:
 3731 0891 43795F47 		.ascii	"Cy_GPIO_Write\000"
 3731      50494F5F 
 3731      57726974 
 3731      6500
 3732              	.LASF48:
 3733 089f 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3733      735F696E 
 3733      74657272 
 3733      75707473 
 3733      5F697063 
 3734              	.LASF243:
 3735 08bc 63707573 		.ascii	"cpussIpc0Irq\000"
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 136


 3735      73497063 
 3735      30497271 
 3735      00
 3736              	.LASF395:
 3737 08c9 43795F53 		.ascii	"Cy_SysInt_Init\000"
 3737      7973496E 
 3737      745F496E 
 3737      697400
 3738              	.LASF117:
 3739 08d8 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3739      6D5F315F 
 3739      696E7465 
 3739      72727570 
 3739      74735F39 
 3740              	.LASF348:
 3741 08f2 72784275 		.ascii	"rxBufSize\000"
 3741      6653697A 
 3741      6500
 3742              	.LASF223:
 3743 08fc 75646242 		.ascii	"udbBase\000"
 3743      61736500 
 3744              	.LASF6:
 3745 0904 53564361 		.ascii	"SVCall_IRQn\000"
 3745      6C6C5F49 
 3745      52516E00 
 3746              	.LASF334:
 3747 0910 736C6176 		.ascii	"slaveTxBufferSize\000"
 3747      65547842 
 3747      75666665 
 3747      7253697A 
 3747      6500
 3748              	.LASF51:
 3749 0922 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3749      305F696E 
 3749      74657272 
 3749      7570745F 
 3749      4952516E 
 3750              	.LASF112:
 3751 0937 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3751      6D5F315F 
 3751      696E7465 
 3751      72727570 
 3751      74735F34 
 3752              	.LASF292:
 3753 0951 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3753      73436D34 
 3753      53746174 
 3753      75734F66 
 3753      66736574 
 3754              	.LASF249:
 3755 0966 70657269 		.ascii	"periClockNr\000"
 3755      436C6F63 
 3755      6B4E7200 
 3756              	.LASF369:
 3757 0972 73746172 		.ascii	"startInputMode\000"
 3757      74496E70 
 3757      75744D6F 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 137


 3757      646500
 3758              	.LASF151:
 3759 0981 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3759      696C655F 
 3759      696E7465 
 3759      72727570 
 3759      745F4952 
 3760              	.LASF365:
 3761 0998 63617074 		.ascii	"captureInputMode\000"
 3761      75726549 
 3761      6E707574 
 3761      4D6F6465 
 3761      00
 3762              	.LASF21:
 3763 09a9 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3763      5F696E74 
 3763      65727275 
 3763      7074735F 
 3763      6770696F 
 3764              	.LASF120:
 3765 09c6 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3765      6D5F315F 
 3765      696E7465 
 3765      72727570 
 3765      74735F31 
 3766              	.LASF43:
 3767 09e1 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 3767      735F696E 
 3767      74657272 
 3767      75707473 
 3767      5F697063 
 3768              	.LASF383:
 3769 09fd 76616C75 		.ascii	"value\000"
 3769      6500
 3770              	.LASF201:
 3771 0a03 4346475F 		.ascii	"CFG_OUT\000"
 3771      4F555400 
 3772              	.LASF347:
 3773 0a0b 72784275 		.ascii	"rxBuf\000"
 3773      6600
 3774              	.LASF131:
 3775 0a11 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3775      6D5F315F 
 3775      696E7465 
 3775      72727570 
 3775      74735F32 
 3776              	.LASF265:
 3777 0a2c 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3777      6843746C 
 3777      4D61696E 
 3777      57733346 
 3777      72657100 
 3778              	.LASF160:
 3779 0a40 4952516E 		.ascii	"IRQn_Type\000"
 3779      5F547970 
 3779      6500
 3780              	.LASF247:
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 138


 3781 0a4a 73727373 		.ascii	"srssNumPll\000"
 3781      4E756D50 
 3781      6C6C00
 3782              	.LASF329:
 3783 0a55 6D617374 		.ascii	"masterBufferIdx\000"
 3783      65724275 
 3783      66666572 
 3783      49647800 
 3784              	.LASF143:
 3785 0a65 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3785      696E7465 
 3785      72727570 
 3785      74735F31 
 3785      315F4952 
 3786              	.LASF37:
 3787 0a7c 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3787      735F696E 
 3787      74657272 
 3787      75707473 
 3787      5F697063 
 3788              	.LASF104:
 3789 0a98 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3789      6D5F305F 
 3789      696E7465 
 3789      72727570 
 3789      74735F34 
 3790              	.LASF258:
 3791 0ab2 666C6173 		.ascii	"flashPipeRequired\000"
 3791      68506970 
 3791      65526571 
 3791      75697265 
 3791      6400
 3792              	.LASF340:
 3793 0ac4 63624576 		.ascii	"cbEvents\000"
 3793      656E7473 
 3793      00
 3794              	.LASF315:
 3795 0acd 5F426F6F 		.ascii	"_Bool\000"
 3795      6C00
 3796              	.LASF262:
 3797 0ad3 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3797      6843746C 
 3797      4D61696E 
 3797      57733046 
 3797      72657100 
 3798              	.LASF321:
 3799 0ae7 75736552 		.ascii	"useRxFifo\000"
 3799      78466966 
 3799      6F00
 3800              	.LASF212:
 3801 0af1 5644445F 		.ascii	"VDD_INTR\000"
 3801      494E5452 
 3801      00
 3802              	.LASF226:
 3803 0afa 6770696F 		.ascii	"gpioBase\000"
 3803      42617365 
 3803      00
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 139


 3804              	.LASF156:
 3805 0b03 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3805      5F696E74 
 3805      65727275 
 3805      70745F64 
 3805      6163735F 
 3806              	.LASF109:
 3807 0b1c 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3807      6D5F315F 
 3807      696E7465 
 3807      72727570 
 3807      74735F31 
 3808              	.LASF136:
 3809 0b36 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3809      696E7465 
 3809      72727570 
 3809      74735F34 
 3809      5F495251 
 3810              	.LASF412:
 3811 0b4c 6973725F 		.ascii	"isr_SW2\000"
 3811      53573200 
 3812              	.LASF61:
 3813 0b54 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3813      735F696E 
 3813      74657272 
 3813      75707473 
 3813      5F647730 
 3814              	.LASF150:
 3815 0b70 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3815      6F73735F 
 3815      696E7465 
 3815      72727570 
 3815      745F7064 
 3816              	.LASF70:
 3817 0b8b 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3817      735F696E 
 3817      74657272 
 3817      75707473 
 3817      5F647730 
 3818              	.LASF122:
 3819 0ba8 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3819      6D5F315F 
 3819      696E7465 
 3819      72727570 
 3819      74735F31 
 3820              	.LASF19:
 3821 0bc3 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3821      5F696E74 
 3821      65727275 
 3821      7074735F 
 3821      6770696F 
 3822              	.LASF297:
 3823 0bdf 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3823      73537973 
 3823      5469636B 
 3823      43746C4F 
 3823      66667365 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 140


 3824              	.LASF253:
 3825 0bf5 75646250 		.ascii	"udbPresent\000"
 3825      72657365 
 3825      6E7400
 3826              	.LASF217:
 3827 0c00 4750494F 		.ascii	"GPIO_PRT_Type\000"
 3827      5F505254 
 3827      5F547970 
 3827      6500
 3828              	.LASF271:
 3829 0c0e 64775374 		.ascii	"dwStatusChIdxPos\000"
 3829      61747573 
 3829      43684964 
 3829      78506F73 
 3829      00
 3830              	.LASF164:
 3831 0c1f 5F5F7569 		.ascii	"__uint16_t\000"
 3831      6E743136 
 3831      5F7400
 3832              	.LASF196:
 3833 0c2a 494E5452 		.ascii	"INTR_MASK\000"
 3833      5F4D4153 
 3833      4B00
 3834              	.LASF66:
 3835 0c34 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3835      735F696E 
 3835      74657272 
 3835      75707473 
 3835      5F647730 
 3836              	.LASF14:
 3837 0c50 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3837      5F696E74 
 3837      65727275 
 3837      7074735F 
 3837      6770696F 
 3838              	.LASF20:
 3839 0c6c 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3839      5F696E74 
 3839      65727275 
 3839      7074735F 
 3839      6770696F 
 3840              	.LASF330:
 3841 0c89 6D617374 		.ascii	"masterNumBytes\000"
 3841      65724E75 
 3841      6D427974 
 3841      657300
 3842              	.LASF206:
 3843 0c98 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 3843      5F505254 
 3843      5F56315F 
 3843      54797065 
 3843      00
 3844              	.LASF32:
 3845 0ca9 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3845      5F696E74 
 3845      65727275 
 3845      70745F49 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 141


 3845      52516E00 
 3846              	.LASF242:
 3847 0cbd 63707573 		.ascii	"cpussFlashPaSize\000"
 3847      73466C61 
 3847      73685061 
 3847      53697A65 
 3847      00
 3848              	.LASF366:
 3849 0cce 63617074 		.ascii	"captureInput\000"
 3849      75726549 
 3849      6E707574 
 3849      00
 3850              	.LASF83:
 3851 0cdb 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3851      735F696E 
 3851      74657272 
 3851      75707473 
 3851      5F647731 
 3852              	.LASF89:
 3853 0cf7 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3853      735F696E 
 3853      74657272 
 3853      75707473 
 3853      5F647731 
 3854              	.LASF308:
 3855 0d14 63686172 		.ascii	"char\000"
 3855      00
 3856              	.LASF41:
 3857 0d19 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3857      735F696E 
 3857      74657272 
 3857      75707473 
 3857      5F697063 
 3858              	.LASF157:
 3859 0d35 756E636F 		.ascii	"unconnected_IRQn\000"
 3859      6E6E6563 
 3859      7465645F 
 3859      4952516E 
 3859      00
 3860              	.LASF78:
 3861 0d46 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3861      735F696E 
 3861      74657272 
 3861      75707473 
 3861      5F647731 
 3862              	.LASF254:
 3863 0d62 73797350 		.ascii	"sysPmSimoPresent\000"
 3863      6D53696D 
 3863      6F507265 
 3863      73656E74 
 3863      00
 3864              	.LASF328:
 3865 0d73 6D617374 		.ascii	"masterBufferSize\000"
 3865      65724275 
 3865      66666572 
 3865      53697A65 
 3865      00
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 142


 3866              	.LASF374:
 3867 0d84 636F756E 		.ascii	"countInput\000"
 3867      74496E70 
 3867      757400
 3868              	.LASF155:
 3869 0d8f 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3869      696E7465 
 3869      72727570 
 3869      745F6C6F 
 3869      5F495251 
 3870              	.LASF357:
 3871 0da5 636C6F63 		.ascii	"clockPrescaler\000"
 3871      6B507265 
 3871      7363616C 
 3871      657200
 3872              	.LASF45:
 3873 0db4 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3873      735F696E 
 3873      74657272 
 3873      75707473 
 3873      5F697063 
 3874              	.LASF95:
 3875 0dd1 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3875      735F696E 
 3875      74657272 
 3875      7570745F 
 3875      666D5F49 
 3876              	.LASF349:
 3877 0de9 72784275 		.ascii	"rxBufIdx\000"
 3877      66496478 
 3877      00
 3878              	.LASF114:
 3879 0df2 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3879      6D5F315F 
 3879      696E7465 
 3879      72727570 
 3879      74735F36 
 3880              	.LASF141:
 3881 0e0c 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3881      696E7465 
 3881      72727570 
 3881      74735F39 
 3881      5F495251 
 3882              	.LASF272:
 3883 0e22 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3883      61747573 
 3883      43684964 
 3883      784D736B 
 3883      00
 3884              	.LASF145:
 3885 0e33 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3885      696E7465 
 3885      72727570 
 3885      74735F31 
 3885      335F4952 
 3886              	.LASF173:
 3887 0e4a 75696E74 		.ascii	"uint8_t\000"
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 143


 3887      385F7400 
 3888              	.LASF346:
 3889 0e52 73746174 		.ascii	"status\000"
 3889      757300
 3890              	.LASF237:
 3891 0e59 70657269 		.ascii	"periVersion\000"
 3891      56657273 
 3891      696F6E00 
 3892              	.LASF127:
 3893 0e65 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3893      6D5F315F 
 3893      696E7465 
 3893      72727570 
 3893      74735F31 
 3894              	.LASF336:
 3895 0e80 736C6176 		.ascii	"slaveTxBufferCnt\000"
 3895      65547842 
 3895      75666665 
 3895      72436E74 
 3895      00
 3896              	.LASF277:
 3897 0e91 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3897      44697643 
 3897      6D644469 
 3897      7653656C 
 3897      4D736B00 
 3898              	.LASF210:
 3899 0ea5 494E5452 		.ascii	"INTR_CAUSE3\000"
 3899      5F434155 
 3899      53453300 
 3900              	.LASF29:
 3901 0eb1 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3901      5F696E74 
 3901      65727275 
 3901      70745F6D 
 3901      63776474 
 3902              	.LASF285:
 3903 0ecd 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3903      50727449 
 3903      6E747243 
 3903      66674F66 
 3903      66736574 
 3904              	.LASF283:
 3905 0ee2 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3905      44697631 
 3905      365F3543 
 3905      746C4F66 
 3905      66736574 
 3906              	.LASF40:
 3907 0ef7 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3907      735F696E 
 3907      74657272 
 3907      75707473 
 3907      5F697063 
 3908              	.LASF389:
 3909 0f13 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 3909      494E4B5F 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 144


 3909      54696D65 
 3909      725F636F 
 3909      6E666967 
 3910              	.LASF301:
 3911 0f28 63707573 		.ascii	"cpussRam0Ctl0\000"
 3911      7352616D 
 3911      3043746C 
 3911      3000
 3912              	.LASF170:
 3913 0f36 6C6F6E67 		.ascii	"long long int\000"
 3913      206C6F6E 
 3913      6720696E 
 3913      7400
 3914              	.LASF228:
 3915 0f44 69706342 		.ascii	"ipcBase\000"
 3915      61736500 
 3916              	.LASF269:
 3917 0f4c 64774368 		.ascii	"dwChCtlPrioPos\000"
 3917      43746C50 
 3917      72696F50 
 3917      6F7300
 3918              	.LASF229:
 3919 0f5b 63727970 		.ascii	"cryptoBase\000"
 3919      746F4261 
 3919      736500
 3920              	.LASF42:
 3921 0f66 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3921      735F696E 
 3921      74657272 
 3921      75707473 
 3921      5F697063 
 3922              	.LASF35:
 3923 0f82 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3923      735F696E 
 3923      74657272 
 3923      75707473 
 3923      5F697063 
 3924              	.LASF398:
 3925 0f9e 4755495F 		.ascii	"GUI_Init\000"
 3925      496E6974 
 3925      00
 3926              	.LASF101:
 3927 0fa7 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3927      6D5F305F 
 3927      696E7465 
 3927      72727570 
 3927      74735F31 
 3928              	.LASF56:
 3929 0fc1 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3929      355F696E 
 3929      74657272 
 3929      7570745F 
 3929      4952516E 
 3930              	.LASF322:
 3931 0fd6 75736554 		.ascii	"useTxFifo\000"
 3931      78466966 
 3931      6F00
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 145


 3932              	.LASF50:
 3933 0fe0 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3933      735F696E 
 3933      74657272 
 3933      75707473 
 3933      5F697063 
 3934              	.LASF163:
 3935 0ffd 5F5F696E 		.ascii	"__int16_t\000"
 3935      7431365F 
 3935      7400
 3936              	.LASF404:
 3937 1007 78457665 		.ascii	"xEventGroupCreate\000"
 3937      6E744772 
 3937      6F757043 
 3937      72656174 
 3937      6500
 3938              	.LASF225:
 3939 1019 6873696F 		.ascii	"hsiomBase\000"
 3939      6D426173 
 3939      6500
 3940              	.LASF326:
 3941 1023 6D617374 		.ascii	"masterRdDir\000"
 3941      65725264 
 3941      44697200 
 3942              	.LASF4:
 3943 102f 42757346 		.ascii	"BusFault_IRQn\000"
 3943      61756C74 
 3943      5F495251 
 3943      6E00
 3944              	.LASF275:
 3945 103d 70657269 		.ascii	"periTrGrOffset\000"
 3945      54724772 
 3945      4F666673 
 3945      657400
 3946              	.LASF245:
 3947 104c 63707573 		.ascii	"cpussNotConnectedIrq\000"
 3947      734E6F74 
 3947      436F6E6E 
 3947      65637465 
 3947      64497271 
 3948              	.LASF354:
 3949 1061 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 3949      74635F73 
 3949      63625F73 
 3949      70695F63 
 3949      6F6E7465 
 3950              	.LASF133:
 3951 107a 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3951      696E7465 
 3951      72727570 
 3951      74735F31 
 3951      5F495251 
 3952              	.LASF367:
 3953 1090 72656C6F 		.ascii	"reloadInputMode\000"
 3953      6164496E 
 3953      7075744D 
 3953      6F646500 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 146


 3954              	.LASF8:
 3955 10a0 50656E64 		.ascii	"PendSV_IRQn\000"
 3955      53565F49 
 3955      52516E00 
 3956              	.LASF153:
 3957 10ac 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3957      696E7465 
 3957      72727570 
 3957      745F6869 
 3957      5F495251 
 3958              	.LASF391:
 3959 10c2 4932435F 		.ascii	"I2C_1_context\000"
 3959      315F636F 
 3959      6E746578 
 3959      7400
 3960              	.LASF52:
 3961 10d0 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3961      315F696E 
 3961      74657272 
 3961      7570745F 
 3961      4952516E 
 3962              	.LASF119:
 3963 10e5 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3963      6D5F315F 
 3963      696E7465 
 3963      72727570 
 3963      74735F31 
 3964              	.LASF351:
 3965 1100 74784275 		.ascii	"txBufSize\000"
 3965      6653697A 
 3965      6500
 3966              	.LASF239:
 3967 110a 63707573 		.ascii	"cpussIpcNr\000"
 3967      73497063 
 3967      4E7200
 3968              	.LASF158:
 3969 1115 73686F72 		.ascii	"short int\000"
 3969      7420696E 
 3969      7400
 3970              	.LASF96:
 3971 111f 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3971      735F696E 
 3971      74657272 
 3971      75707473 
 3971      5F636D30 
 3972              	.LASF85:
 3973 113f 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3973      735F696E 
 3973      74657272 
 3973      75707473 
 3973      5F647731 
 3974              	.LASF251:
 3975 115b 70617373 		.ascii	"passSarChannels\000"
 3975      53617243 
 3975      68616E6E 
 3975      656C7300 
 3976              	.LASF339:
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 147


 3977 116b 736C6176 		.ascii	"slaveRxBufferIdx\000"
 3977      65527842 
 3977      75666665 
 3977      72496478 
 3977      00
 3978              	.LASF63:
 3979 117c 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3979      735F696E 
 3979      74657272 
 3979      75707473 
 3979      5F647730 
 3980              	.LASF303:
 3981 1198 63707573 		.ascii	"cpussRam2Ctl0\000"
 3981      7352616D 
 3981      3243746C 
 3981      3000
 3982              	.LASF325:
 3983 11a6 6D617374 		.ascii	"masterPause\000"
 3983      65725061 
 3983      75736500 
 3984              	.LASF184:
 3985 11b2 49435052 		.ascii	"ICPR\000"
 3985      00
 3986              	.LASF72:
 3987 11b7 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3987      735F696E 
 3987      74657272 
 3987      75707473 
 3987      5F647730 
 3988              	.LASF80:
 3989 11d4 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3989      735F696E 
 3989      74657272 
 3989      75707473 
 3989      5F647731 
 3990              	.LASF86:
 3991 11f0 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3991      735F696E 
 3991      74657272 
 3991      75707473 
 3991      5F647731 
 3992              	.LASF106:
 3993 120d 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3993      6D5F305F 
 3993      696E7465 
 3993      72727570 
 3993      74735F36 
 3994              	.LASF350:
 3995 1227 74784275 		.ascii	"txBuf\000"
 3995      6600
 3996              	.LASF214:
 3997 122d 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 3997      494E5452 
 3997      5F4D4153 
 3997      4B454400 
 3998              	.LASF260:
 3999 123d 666C6173 		.ascii	"flashProgramDelay\000"
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 148


 3999      6850726F 
 3999      6772616D 
 3999      44656C61 
 3999      7900
 4000              	.LASF282:
 4001 124f 70657269 		.ascii	"periDiv16CtlOffset\000"
 4001      44697631 
 4001      3643746C 
 4001      4F666673 
 4001      657400
 4002              	.LASF338:
 4003 1262 736C6176 		.ascii	"slaveRxBufferSize\000"
 4003      65527842 
 4003      75666665 
 4003      7253697A 
 4003      6500
 4004              	.LASF116:
 4005 1274 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4005      6D5F315F 
 4005      696E7465 
 4005      72727570 
 4005      74735F38 
 4006              	.LASF165:
 4007 128e 73686F72 		.ascii	"short unsigned int\000"
 4007      7420756E 
 4007      7369676E 
 4007      65642069 
 4007      6E7400
 4008              	.LASF219:
 4009 12a1 6C6F6E67 		.ascii	"long double\000"
 4009      20646F75 
 4009      626C6500 
 4010              	.LASF75:
 4011 12ad 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4011      735F696E 
 4011      74657272 
 4011      75707473 
 4011      5F647730 
 4012              	.LASF175:
 4013 12ca 75696E74 		.ascii	"uint16_t\000"
 4013      31365F74 
 4013      00
 4014              	.LASF224:
 4015 12d3 70726F74 		.ascii	"protBase\000"
 4015      42617365 
 4015      00
 4016              	.LASF215:
 4017 12dc 5644445F 		.ascii	"VDD_INTR_SET\000"
 4017      494E5452 
 4017      5F534554 
 4017      00
 4018              	.LASF358:
 4019 12e9 72756E4D 		.ascii	"runMode\000"
 4019      6F646500 
 4020              	.LASF274:
 4021 12f1 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4021      5472436D 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 149


 4021      64477253 
 4021      656C4D73 
 4021      6B00
 4022              	.LASF99:
 4023 1303 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4023      735F696E 
 4023      74657272 
 4023      75707473 
 4023      5F636D34 
 4024              	.LASF36:
 4025 1323 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4025      735F696E 
 4025      74657272 
 4025      75707473 
 4025      5F697063 
 4026              	.LASF111:
 4027 133f 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4027      6D5F315F 
 4027      696E7465 
 4027      72727570 
 4027      74735F33 
 4028              	.LASF138:
 4029 1359 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4029      696E7465 
 4029      72727570 
 4029      74735F36 
 4029      5F495251 
 4030              	.LASF189:
 4031 136f 53544952 		.ascii	"STIR\000"
 4031      00
 4032              	.LASF401:
 4033 1374 4755495F 		.ascii	"GUI_SetColor\000"
 4033      53657443 
 4033      6F6C6F72 
 4033      00
 4034              	.LASF248:
 4035 1381 73727373 		.ascii	"srssNumHfroot\000"
 4035      4E756D48 
 4035      66726F6F 
 4035      7400
 4036              	.LASF375:
 4037 138f 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 4037      74635F74 
 4037      6370776D 
 4037      5F636F75 
 4037      6E746572 
 4038              	.LASF232:
 4039 13ad 64775665 		.ascii	"dwVersion\000"
 4039      7273696F 
 4039      6E00
 4040              	.LASF124:
 4041 13b7 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4041      6D5F315F 
 4041      696E7465 
 4041      72727570 
 4041      74735F31 
 4042              	.LASF147:
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 150


 4043 13d2 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4043      696E7465 
 4043      72727570 
 4043      74735F31 
 4043      355F4952 
 4044              	.LASF190:
 4045 13e9 73697A65 		.ascii	"sizetype\000"
 4045      74797065 
 4045      00
 4046              	.LASF399:
 4047 13f2 43795F45 		.ascii	"Cy_EINK_Start\000"
 4047      494E4B5F 
 4047      53746172 
 4047      7400
 4048              	.LASF299:
 4049 1400 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4049      73436D34 
 4049      4E6D6943 
 4049      746C4F66 
 4049      66736574 
 4050              	.LASF179:
 4051 1415 52455345 		.ascii	"RESERVED0\000"
 4051      52564544 
 4051      3000
 4052              	.LASF281:
 4053 141f 70657269 		.ascii	"periDiv8CtlOffset\000"
 4053      44697638 
 4053      43746C4F 
 4053      66667365 
 4053      7400
 4054              	.LASF183:
 4055 1431 52455345 		.ascii	"RESERVED2\000"
 4055      52564544 
 4055      3200
 4056              	.LASF185:
 4057 143b 52455345 		.ascii	"RESERVED3\000"
 4057      52564544 
 4057      3300
 4058              	.LASF187:
 4059 1445 52455345 		.ascii	"RESERVED4\000"
 4059      52564544 
 4059      3400
 4060              	.LASF188:
 4061 144f 52455345 		.ascii	"RESERVED5\000"
 4061      52564544 
 4061      3500
 4062              	.LASF22:
 4063 1459 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4063      5F696E74 
 4063      65727275 
 4063      7074735F 
 4063      6770696F 
 4064              	.LASF34:
 4065 1476 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4065      735F696E 
 4065      74657272 
 4065      7570745F 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 151


 4065      4952516E 
 4066              	.LASF364:
 4067 148b 696E7465 		.ascii	"interruptSources\000"
 4067      72727570 
 4067      74536F75 
 4067      72636573 
 4067      00
 4068              	.LASF363:
 4069 149c 656E6162 		.ascii	"enableCompareSwap\000"
 4069      6C65436F 
 4069      6D706172 
 4069      65537761 
 4069      7000
 4070              	.LASF231:
 4071 14ae 63727970 		.ascii	"cryptoVersion\000"
 4071      746F5665 
 4071      7273696F 
 4071      6E00
 4072              	.LASF167:
 4073 14bc 6C6F6E67 		.ascii	"long int\000"
 4073      20696E74 
 4073      00
 4074              	.LASF91:
 4075 14c5 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 4075      735F696E 
 4075      74657272 
 4075      75707473 
 4075      5F647731 
 4076              	.LASF230:
 4077 14e2 63707573 		.ascii	"cpussVersion\000"
 4077      73566572 
 4077      73696F6E 
 4077      00
 4078              	.LASF385:
 4079 14ef 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4079      52784275 
 4079      66666572 
 4079      00
 4080              	.LASF373:
 4081 14fc 636F756E 		.ascii	"countInputMode\000"
 4081      74496E70 
 4081      75744D6F 
 4081      646500
 4082              	.LASF234:
 4083 150b 6770696F 		.ascii	"gpioVersion\000"
 4083      56657273 
 4083      696F6E00 
 4084              	.LASF1:
 4085 1517 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4085      61736B61 
 4085      626C6549 
 4085      6E745F49 
 4085      52516E00 
 4086              	.LASF400:
 4087 152b 43795F45 		.ascii	"Cy_EINK_Power\000"
 4087      494E4B5F 
 4087      506F7765 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 152


 4087      7200
 4088              	.LASF233:
 4089 1539 666C6173 		.ascii	"flashcVersion\000"
 4089      68635665 
 4089      7273696F 
 4089      6E00
 4090              	.LASF255:
 4091 1547 70726F74 		.ascii	"protBusMasterMask\000"
 4091      4275734D 
 4091      61737465 
 4091      724D6173 
 4091      6B00
 4092              	.LASF57:
 4093 1559 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 4093      365F696E 
 4093      74657272 
 4093      7570745F 
 4093      4952516E 
 4094              	.LASF359:
 4095 156e 636F756E 		.ascii	"countDirection\000"
 4095      74446972 
 4095      65637469 
 4095      6F6E00
 4096              	.LASF152:
 4097 157d 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4097      5F696E74 
 4097      65727275 
 4097      70745F49 
 4097      52516E00 
 4098              	.LASF199:
 4099 1591 494E5452 		.ascii	"INTR_CFG\000"
 4099      5F434647 
 4099      00
 4100              	.LASF47:
 4101 159a 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 4101      735F696E 
 4101      74657272 
 4101      75707473 
 4101      5F697063 
 4102              	.LASF24:
 4103 15b7 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 4103      5F696E74 
 4103      65727275 
 4103      7074735F 
 4103      6770696F 
 4104              	.LASF55:
 4105 15d4 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4105      345F696E 
 4105      74657272 
 4105      7570745F 
 4105      4952516E 
 4106              	.LASF204:
 4107 15e9 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 4107      494E5F47 
 4107      50494F35 
 4107      5600
 4108              	.LASF15:
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 153


 4109 15f7 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 4109      5F696E74 
 4109      65727275 
 4109      7074735F 
 4109      6770696F 
 4110              	.LASF88:
 4111 1613 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 4111      735F696E 
 4111      74657272 
 4111      75707473 
 4111      5F647731 
 4112              	.LASF18:
 4113 1630 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 4113      5F696E74 
 4113      65727275 
 4113      7074735F 
 4113      6770696F 
 4114              	.LASF194:
 4115 164c 4F55545F 		.ascii	"OUT_INV\000"
 4115      494E5600 
 4116              	.LASF294:
 4117 1654 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 4117      73436D34 
 4117      50777243 
 4117      746C4F66 
 4117      66736574 
 4118              	.LASF161:
 4119 1669 5F5F7569 		.ascii	"__uint8_t\000"
 4119      6E74385F 
 4119      7400
 4120              	.LASF53:
 4121 1673 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 4121      325F696E 
 4121      74657272 
 4121      7570745F 
 4121      4952516E 
 4122              	.LASF191:
 4123 1688 4E564943 		.ascii	"NVIC_Type\000"
 4123      5F547970 
 4123      6500
 4124              	.LASF13:
 4125 1692 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 4125      5F696E74 
 4125      65727275 
 4125      7074735F 
 4125      6770696F 
 4126              	.LASF74:
 4127 16ae 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 4127      735F696E 
 4127      74657272 
 4127      75707473 
 4127      5F647730 
 4128              	.LASF238:
 4129 16cb 70726F74 		.ascii	"protVersion\000"
 4129      56657273 
 4129      696F6E00 
 4130              	.LASF291:
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 154


 4131 16d7 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4131      73436D34 
 4131      436C6F63 
 4131      6B43746C 
 4131      4F666673 
 4132              	.LASF130:
 4133 16ee 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4133      6D5F315F 
 4133      696E7465 
 4133      72727570 
 4133      74735F32 
 4134              	.LASF197:
 4135 1709 494E5452 		.ascii	"INTR_MASKED\000"
 4135      5F4D4153 
 4135      4B454400 
 4136              	.LASF60:
 4137 1715 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 4137      735F696E 
 4137      74657272 
 4137      75707473 
 4137      5F647730 
 4138              	.LASF296:
 4139 1731 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4139      73547269 
 4139      6D526F6D 
 4139      43746C4F 
 4139      66667365 
 4140              	.LASF313:
 4141 1747 696E7472 		.ascii	"intrPriority\000"
 4141      5072696F 
 4141      72697479 
 4141      00
 4142              	.LASF144:
 4143 1754 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4143      696E7465 
 4143      72727570 
 4143      74735F31 
 4143      325F4952 
 4144              	.LASF9:
 4145 176b 53797354 		.ascii	"SysTick_IRQn\000"
 4145      69636B5F 
 4145      4952516E 
 4145      00
 4146              	.LASF235:
 4147 1778 6873696F 		.ascii	"hsiomVersion\000"
 4147      6D566572 
 4147      73696F6E 
 4147      00
 4148              	.LASF77:
 4149 1785 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4149      735F696E 
 4149      74657272 
 4149      75707473 
 4149      5F647731 
 4150              	.LASF169:
 4151 17a1 6C6F6E67 		.ascii	"long unsigned int\000"
 4151      20756E73 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 155


 4151      69676E65 
 4151      6420696E 
 4151      7400
 4152              	.LASF103:
 4153 17b3 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4153      6D5F305F 
 4153      696E7465 
 4153      72727570 
 4153      74735F33 
 4154              	.LASF300:
 4155 17cd 63707573 		.ascii	"cpussRomCtl\000"
 4155      73526F6D 
 4155      43746C00 
 4156              	.LASF309:
 4157 17d9 666C6F61 		.ascii	"float\000"
 4157      7400
 4158              	.LASF176:
 4159 17df 696E7433 		.ascii	"int32_t\000"
 4159      325F7400 
 4160              	.LASF263:
 4161 17e7 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4161      6843746C 
 4161      4D61696E 
 4161      57733146 
 4161      72657100 
 4162              	.LASF113:
 4163 17fb 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4163      6D5F315F 
 4163      696E7465 
 4163      72727570 
 4163      74735F35 
 4164              	.LASF407:
 4165 1815 76546173 		.ascii	"vTaskStartScheduler\000"
 4165      6B537461 
 4165      72745363 
 4165      68656475 
 4165      6C657200 
 4166              	.LASF293:
 4167 1829 63707573 		.ascii	"cpussCm0StatusOffset\000"
 4167      73436D30 
 4167      53746174 
 4167      75734F66 
 4167      66736574 
 4168              	.LASF384:
 4169 183e 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 4169      49435F45 
 4169      6E61626C 
 4169      65495251 
 4169      00
 4170              	.LASF126:
 4171 184f 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 4171      6D5F315F 
 4171      696E7465 
 4171      72727570 
 4171      74735F31 
 4172              	.LASF7:
 4173 186a 44656275 		.ascii	"DebugMonitor_IRQn\000"
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 156


 4173      674D6F6E 
 4173      69746F72 
 4173      5F495251 
 4173      6E00
 4174              	.LASF17:
 4175 187c 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4175      5F696E74 
 4175      65727275 
 4175      7074735F 
 4175      6770696F 
 4176              	.LASF5:
 4177 1898 55736167 		.ascii	"UsageFault_IRQn\000"
 4177      65466175 
 4177      6C745F49 
 4177      52516E00 
 4178              	.LASF108:
 4179 18a8 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 4179      6D5F315F 
 4179      696E7465 
 4179      72727570 
 4179      74735F30 
 4180              	.LASF135:
 4181 18c2 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4181      696E7465 
 4181      72727570 
 4181      74735F33 
 4181      5F495251 
 4182              	.LASF162:
 4183 18d8 756E7369 		.ascii	"unsigned char\000"
 4183      676E6564 
 4183      20636861 
 4183      7200
 4184              	.LASF168:
 4185 18e6 5F5F7569 		.ascii	"__uint32_t\000"
 4185      6E743332 
 4185      5F7400
 4186              	.LASF218:
 4187 18f1 4750494F 		.ascii	"GPIO_Type\000"
 4187      5F547970 
 4187      6500
 4188              	.LASF305:
 4189 18fb 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4189      6F636B53 
 4189      74617475 
 4189      734F6666 
 4189      73657400 
 4190              	.LASF121:
 4191 190f 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 4191      6D5F315F 
 4191      696E7465 
 4191      72727570 
 4191      74735F31 
 4192              	.LASF392:
 4193 192a 73797374 		.ascii	"systemInputMode\000"
 4193      656D496E 
 4193      7075744D 
 4193      6F646500 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 157


 4194              	.LASF11:
 4195 193a 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4195      5F696E74 
 4195      65727275 
 4195      7074735F 
 4195      6770696F 
 4196              	.LASF69:
 4197 1956 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4197      735F696E 
 4197      74657272 
 4197      75707473 
 4197      5F647730 
 4198              	.LASF92:
 4199 1972 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4199      735F696E 
 4199      74657272 
 4199      75707473 
 4199      5F666175 
 4200              	.LASF318:
 4201 1990 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 4201      6E5F7363 
 4201      625F6932 
 4201      635F636F 
 4201      6D6D616E 
 4202              	.LASF261:
 4203 19a8 666C6173 		.ascii	"flashEraseDelay\000"
 4203      68457261 
 4203      73654465 
 4203      6C617900 
 4204              	.LASF65:
 4205 19b8 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 4205      735F696E 
 4205      74657272 
 4205      75707473 
 4205      5F647730 
 4206              	.LASF379:
 4207 19d4 4952516E 		.ascii	"IRQn\000"
 4207      00
 4208              	.LASF180:
 4209 19d9 49434552 		.ascii	"ICER\000"
 4209      00
 4210              	.LASF323:
 4211 19de 73746174 		.ascii	"state\000"
 4211      6500
 4212              	.LASF132:
 4213 19e4 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 4213      696E7465 
 4213      72727570 
 4213      74735F30 
 4213      5F495251 
 4214              	.LASF406:
 4215 19fa 78546173 		.ascii	"xTaskCreate\000"
 4215      6B437265 
 4215      61746500 
 4216              	.LASF186:
 4217 1a06 49414252 		.ascii	"IABR\000"
 4217      00
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 158


 4218              	.LASF397:
 4219 1a0b 43617053 		.ascii	"CapSense_ScanAllWidgets\000"
 4219      656E7365 
 4219      5F536361 
 4219      6E416C6C 
 4219      57696467 
 4220              	.LASF26:
 4221 1a23 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 4221      5F696E74 
 4221      65727275 
 4221      70745F76 
 4221      64645F49 
 4222              	.LASF49:
 4223 1a3b 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 4223      735F696E 
 4223      74657272 
 4223      75707473 
 4223      5F697063 
 4224              	.LASF0:
 4225 1a58 52657365 		.ascii	"Reset_IRQn\000"
 4225      745F4952 
 4225      516E00
 4226              	.LASF307:
 4227 1a63 63686172 		.ascii	"char_t\000"
 4227      5F7400
 4228              	.LASF257:
 4229 1a6a 666C6173 		.ascii	"flashRwwRequired\000"
 4229      68527777 
 4229      52657175 
 4229      69726564 
 4229      00
 4230              	.LASF286:
 4231 1a7b 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4231      50727443 
 4231      66674F66 
 4231      66736574 
 4231      00
 4232              	.LASF128:
 4233 1a8c 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 4233      6D5F315F 
 4233      696E7465 
 4233      72727570 
 4233      74735F32 
 4234              	.LASF381:
 4235 1aa7 70696E4E 		.ascii	"pinNum\000"
 4235      756D00
 4236              	.LASF81:
 4237 1aae 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4237      735F696E 
 4237      74657272 
 4237      75707473 
 4237      5F647731 
 4238              	.LASF68:
 4239 1aca 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4239      735F696E 
 4239      74657272 
 4239      75707473 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 159


 4239      5F647730 
 4240              	.LASF213:
 4241 1ae6 5644445F 		.ascii	"VDD_INTR_MASK\000"
 4241      494E5452 
 4241      5F4D4153 
 4241      4B00
 4242              	.LASF2:
 4243 1af4 48617264 		.ascii	"HardFault_IRQn\000"
 4243      4661756C 
 4243      745F4952 
 4243      516E00
 4244              	.LASF159:
 4245 1b03 7369676E 		.ascii	"signed char\000"
 4245      65642063 
 4245      68617200 
 4246              	.LASF356:
 4247 1b0f 70657269 		.ascii	"period\000"
 4247      6F6400
 4248              	.LASF148:
 4249 1b16 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 4249      5F696E74 
 4249      65727275 
 4249      70745F73 
 4249      61725F49 
 4250              	.LASF267:
 4251 1b2e 64774368 		.ascii	"dwChOffset\000"
 4251      4F666673 
 4251      657400
 4252              	.LASF240:
 4253 1b39 63707573 		.ascii	"cpussIpcIrqNr\000"
 4253      73497063 
 4253      4972714E 
 4253      7200
 4254              	.LASF355:
 4255 1b47 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 4255      74635F74 
 4255      6370776D 
 4255      5F636F75 
 4255      6E746572 
 4256              	.LASF270:
 4257 1b63 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4257      43746C50 
 4257      7265656D 
 4257      70746162 
 4257      6C65506F 
 4258              	.LASF377:
 4259 1b79 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4259      49435F43 
 4259      6C656172 
 4259      50656E64 
 4259      696E6749 
 4260              	.LASF413:
 4261 1b90 6D61696E 		.ascii	"main\000"
 4261      00
 4262              	.LASF118:
 4263 1b95 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4263      6D5F315F 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 160


 4263      696E7465 
 4263      72727570 
 4263      74735F31 
 4264              	.LASF306:
 4265 1bb0 63795F73 		.ascii	"cy_stc_device_t\000"
 4265      74635F64 
 4265      65766963 
 4265      655F7400 
 4266              	.LASF44:
 4267 1bc0 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 4267      735F696E 
 4267      74657272 
 4267      75707473 
 4267      5F697063 
 4268              	.LASF411:
 4269 1bdc 5F5F656E 		.ascii	"__enable_irq\000"
 4269      61626C65 
 4269      5F697271 
 4269      00
 4270              	.LASF387:
 4271 1be9 5357325F 		.ascii	"SW2_cfg\000"
 4271      63666700 
 4272              	.LASF182:
 4273 1bf1 49535052 		.ascii	"ISPR\000"
 4273      00
 4274              	.LASF59:
 4275 1bf6 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4275      696E7465 
 4275      72727570 
 4275      745F4952 
 4275      516E00
 4276              	.LASF353:
 4277 1c09 696E6974 		.ascii	"initKey\000"
 4277      4B657900 
 4278              	.LASF93:
 4279 1c11 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 4279      735F696E 
 4279      74657272 
 4279      75707473 
 4279      5F666175 
 4280              	.LASF311:
 4281 1c2f 75696E74 		.ascii	"uint8\000"
 4281      3800
 4282              	.LASF310:
 4283 1c35 646F7562 		.ascii	"double\000"
 4283      6C6500
 4284              	.LASF227:
 4285 1c3c 70617373 		.ascii	"passBase\000"
 4285      42617365 
 4285      00
 4286              	.LASF264:
 4287 1c45 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 4287      6843746C 
 4287      4D61696E 
 4287      57733246 
 4287      72657100 
 4288              	.LASF10:
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 161


 4289 1c59 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 4289      5F696E74 
 4289      65727275 
 4289      7074735F 
 4289      6770696F 
 4290              	.LASF205:
 4291 1c75 52455345 		.ascii	"RESERVED1\000"
 4291      52564544 
 4291      3100
 4292              	.LASF71:
 4293 1c7f 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4293      735F696E 
 4293      74657272 
 4293      75707473 
 4293      5F647730 
 4294              	.LASF241:
 4295 1c9c 63707573 		.ascii	"cpussDwChNr\000"
 4295      73447743 
 4295      684E7200 
 4296              	.LASF342:
 4297 1ca8 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 4297      74635F73 
 4297      63625F69 
 4297      32635F63 
 4297      6F6E7465 
 4298              	.LASF202:
 4299 1cc1 4346475F 		.ascii	"CFG_SIO\000"
 4299      53494F00 
 4300              	.LASF266:
 4301 1cc9 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 4301      6843746C 
 4301      4D61696E 
 4301      57733446 
 4301      72657100 
 4302              	.LASF79:
 4303 1cdd 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4303      735F696E 
 4303      74657272 
 4303      75707473 
 4303      5F647731 
 4304              	.LASF393:
 4305 1cf9 436F6D70 		.ascii	"CompteurSW2\000"
 4305      74657572 
 4305      53573200 
 4306              	.LASF105:
 4307 1d05 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 4307      6D5F305F 
 4307      696E7465 
 4307      72727570 
 4307      74735F35 
 4308              	.LASF31:
 4309 1d1f 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4309      5F696E74 
 4309      65727275 
 4309      70745F62 
 4309      61636B75 
 4310              	.LASF94:
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 162


 4311 1d3a 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4311      735F696E 
 4311      74657272 
 4311      7570745F 
 4311      63727970 
 4312              	.LASF97:
 4313 1d56 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4313      735F696E 
 4313      74657272 
 4313      75707473 
 4313      5F636D30 
 4314              	.LASF100:
 4315 1d76 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4315      6D5F305F 
 4315      696E7465 
 4315      72727570 
 4315      74735F30 
 4316              	.LASF82:
 4317 1d90 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 4317      735F696E 
 4317      74657272 
 4317      75707473 
 4317      5F647731 
 4318              	.LASF376:
 4319 1dac 4576656E 		.ascii	"EventGroupHandle_t\000"
 4319      7447726F 
 4319      75704861 
 4319      6E646C65 
 4319      5F7400
 4320              	.LASF236:
 4321 1dbf 69706356 		.ascii	"ipcVersion\000"
 4321      65727369 
 4321      6F6E00
 4322              	.LASF38:
 4323 1dca 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 4323      735F696E 
 4323      74657272 
 4323      75707473 
 4323      5F697063 
 4324              	.LASF273:
 4325 1de6 70657269 		.ascii	"periTrCmdOffset\000"
 4325      5472436D 
 4325      644F6666 
 4325      73657400 
 4326              	.LASF58:
 4327 1df6 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 4327      375F696E 
 4327      74657272 
 4327      7570745F 
 4327      4952516E 
 4328              	.LASF312:
 4329 1e0b 696E7472 		.ascii	"intrSrc\000"
 4329      53726300 
 4330              	.LASF331:
 4331 1e13 736C6176 		.ascii	"slaveStatus\000"
 4331      65537461 
 4331      74757300 
ARM GAS  C:\Users\vicpa\AppData\Local\Temp\ccOruVUP.s 			page 163


 4332              	.LASF98:
 4333 1e1f 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 4333      735F696E 
 4333      74657272 
 4333      75707473 
 4333      5F636D34 
 4334              	.LASF403:
 4335 1e3f 4755495F 		.ascii	"GUI_Clear\000"
 4335      436C6561 
 4335      7200
 4336              	.LASF110:
 4337 1e49 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 4337      6D5F315F 
 4337      696E7465 
 4337      72727570 
 4337      74735F32 
 4338              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
