ISim log file
Running: Z:\shared_folder\cs141\pa2\lab2_start\test_alu_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb Z:/shared_folder/cs141/pa2/lab2_start/test_alu_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/ADD_op/, width 1 of formal port C0 is not equal to width 32 of actual constant.
WARNING:  For instance uut/SUB_op/, width 1 of formal port C0 is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
WARNING: ADD (overflow):  op_code = 0101, X = 8fffefff, Y = 8ff7fffe, Z = 1ff7effd, overflow = 1
Stopped at time : 360 ns : File "//vmware-host/Shared Folders/shared_folder/cs141/pa2/lab2_start/test_alu.v" Line 81
