# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do run_sim.do
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:08 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/fpuvhdl/common/fpnormalize_fpnormalize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FPnormalize
# -- Compiling architecture FPnormalize of FPnormalize
# End time: 19:03:08 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:08 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/fpuvhdl/common/packfp_packfp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity PackFP
# -- Compiling architecture PackFP of PackFP
# End time: 19:03:09 on Mar 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:09 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/fpuvhdl/common/fpround_fpround.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FPround
# -- Compiling architecture FPround of FPround
# End time: 19:03:09 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:10 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/fpuvhdl/common/unpackfp_unpackfp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity UnpackFP
# -- Compiling architecture UnpackFP of UnpackFP
# End time: 19:03:10 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:10 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/fpuvhdl/multiplier/fpmul_stage1_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FPmul_stage1
# -- Compiling architecture struct of FPmul_stage1
# -- Loading entity UnpackFP
# End time: 19:03:11 on Mar 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:11 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/fpuvhdl/multiplier/fpmul_stage2_struct_mbe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FPmul_stage2
# -- Compiling architecture struct of FPmul_stage2
# End time: 19:03:11 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:12 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/fpuvhdl/multiplier/fpmul_stage3_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FPmul_stage3
# -- Compiling architecture struct of FPmul_stage3
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity FPnormalize
# -- Loading entity FPround
# End time: 19:03:12 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:12 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/fpuvhdl/multiplier/fpmul_stage4_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FPmul_stage4
# -- Compiling architecture struct of FPmul_stage4
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity FPnormalize
# -- Loading entity PackFP
# End time: 19:03:13 on Mar 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:13 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/fpuvhdl/multiplier/fpmul_pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FPmul
# -- Compiling architecture pipeline of FPmul
# -- Loading entity FPmul_stage1
# -- Loading entity FPmul_stage2
# -- Loading entity FPmul_stage3
# -- Loading entity FPmul_stage4
# End time: 19:03:14 on Mar 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:14 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/HA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HA
# -- Compiling architecture struct of HA
# End time: 19:03:14 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:14 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/FA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture struct of FA
# End time: 19:03:15 on Mar 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:15 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/MBE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MBE_n
# -- Compiling architecture behavioural of MBE_n
# End time: 19:03:16 on Mar 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:16 on Mar 31,2021
# vcom -reportprogress 30 -work work ../src/MBE_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MBE_mult
# -- Compiling architecture behavioural of MBE_mult
# End time: 19:03:17 on Mar 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:03:17 on Mar 31,2021
# vlog -reportprogress 300 -sv ../tb/top.sv 
# ** Note: (vlog-2286) ../tb/top.sv(2): Using implicit +incdir+/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: ../tb/monitor.sv(49): (vlog-2240) Treating stand-alone use of function 'begin_tr' as an implicit VOID cast.
# ** Warning: ../tb/monitor_out.sv(48): (vlog-2240) Treating stand-alone use of function 'begin_tr' as an implicit VOID cast.
# ** Error: ../tb/refmod.sv(26): (vlog-13266) No actual value has been specified for a formal argument 'message' that does not have a default value.
# ** Error (suppressible): verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(119): (vlog-7070) Arg. 'message' of 'uvm_report_info':  Assigning a packed type 'uvm_pkg.uvm_verbosity' to a string requires a cast.
# ** Error (suppressible): verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(121): (vlog-7070) Arg. 'filename' of 'uvm_report_info':  Assigning a packed type 'bit signed[31:0]' to a string requires a cast.
# ** Error: ../tb/refmod.sv(26): Number of actuals and formals does not match in task call.
# -- Compiling interface dut_if
# ** Error: ../tb/refmod.sv(26): (vlog-13266) No actual value has been specified for a formal argument 'message' that does not have a default value.
# ** Error (suppressible): verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(119): (vlog-7070) Arg. 'message' of 'uvm_report_info':  Assigning a packed type 'uvm_pkg.uvm_verbosity' to a string requires a cast.
# ** Error (suppressible): verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(121): (vlog-7070) Arg. 'filename' of 'uvm_report_info':  Assigning a packed type 'bit signed[31:0]' to a string requires a cast.
# ** Error: ../tb/refmod.sv(26): Number of actuals and formals does not match in task call.
# -- Compiling module DUT
# ** Error: ../src/DUT.sv(23): (vlog-13266) No actual value has been specified for a formal argument 'message' that does not have a default value.
# ** Error (suppressible): verilog_src/uvm-1.1d/src/base/uvm_globals.svh(140): (vlog-7070) Arg. 'message' of 'uvm_report_info':  Assigning a packed type 'uvm_pkg.uvm_verbosity' to a string requires a cast.
# ** Error (suppressible): verilog_src/uvm-1.1d/src/base/uvm_globals.svh(142): (vlog-7070) Arg. 'filename' of 'uvm_report_info':  Assigning a packed type 'bit signed[31:0]' to a string requires a cast.
# ** Error: ../src/DUT.sv(23): Number of actuals and formals does not match in task call.
# ** Error: ../src/DUT.sv(33): (vlog-13266) No actual value has been specified for a formal argument 'message' that does not have a default value.
# ** Error (suppressible): verilog_src/uvm-1.1d/src/base/uvm_globals.svh(140): (vlog-7070) Arg. 'message' of 'uvm_report_info':  Assigning a packed type 'uvm_pkg.uvm_verbosity' to a string requires a cast.
# ** Error (suppressible): verilog_src/uvm-1.1d/src/base/uvm_globals.svh(142): (vlog-7070) Arg. 'filename' of 'uvm_report_info':  Assigning a packed type 'bit signed[31:0]' to a string requires a cast.
# ** Error: ../src/DUT.sv(33): Number of actuals and formals does not match in task call.
# -- Compiling module top
# End time: 19:03:25 on Mar 31,2021, Elapsed time: 0:00:08
# Errors: 16, Warnings: 2
# ** Error: /software/mentor/questa10.7c/questasim/linux_x86_64/vlog failed.
# Error in macro ./run_sim.do line 15
# /software/mentor/questa10.7c/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -sv ../tb/top.sv"
quit
