// Seed: 1275177552
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output uwire id_2,
    input wire id_3,
    output wire id_4,
    input tri id_5,
    input supply1 id_6,
    output wire id_7
);
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wor id_4
    , id_17,
    input wire id_5,
    output logic id_6,
    input tri0 id_7,
    output supply0 id_8
    , id_18,
    output tri id_9,
    input supply0 id_10,
    output tri id_11,
    input tri1 id_12,
    input supply0 id_13,
    input tri1 id_14,
    output supply1 id_15
);
  always @(*) begin : LABEL_0
    if (-1) id_0 = 1;
    else if (1) deassign id_18;
    else id_6 = id_12;
  end
  module_0 modCall_1 (
      id_4,
      id_2,
      id_8,
      id_4,
      id_2,
      id_13,
      id_4,
      id_1
  );
endmodule
