# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_6.srcs/sources_1/new/find_ndnddn.vhd"
vhdl xil_defaultlib  "../../../project_6.srcs/sim_1/new/find_ndnddn_tb.vhd"

# Do not sort compile order
nosort
