{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717751712149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717751712150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 13:15:11 2024 " "Processing started: Fri Jun 07 13:15:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717751712150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1717751712150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1717751712150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1717751712801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1717751712801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751723996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717751723996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_processor " "Found entity 1: mips_processor" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717751724005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717751724010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 3 3 " "Found 3 design units, including 3 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724018 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_Result " "Found entity 2: ALU_Result" {  } { { "ALU.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/ALU.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724018 ""} { "Info" "ISGN_ENTITY_NAME" "3 Compare_TwoC " "Found entity 3: Compare_TwoC" {  } { { "ALU.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/ALU.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717751724018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_porpuse_register.v 1 1 " "Found 1 design units, including 1 entities, in source file general_porpuse_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 general_porpuse_register " "Found entity 1: general_porpuse_register" {  } { { "general_porpuse_register.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/general_porpuse_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717751724025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717751724031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717751724039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtimm.v 1 1 " "Found 1 design units, including 1 entities, in source file xtimm.v" { { "Info" "ISGN_ENTITY_NAME" "1 xtimm " "Found entity 1: xtimm" {  } { { "xtimm.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/xtimm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717751724044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_eval.v 2 2 " "Found 2 design units, including 2 entities, in source file cond_eval.v" { { "Info" "ISGN_ENTITY_NAME" "1 cond_eval " "Found entity 1: cond_eval" {  } { { "cond_eval.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/cond_eval.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724049 ""} { "Info" "ISGN_ENTITY_NAME" "2 twos_complement " "Found entity 2: twos_complement" {  } { { "cond_eval.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/cond_eval.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717751724049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_proccesor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_proccesor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips_proccesor_tb " "Found entity 1: Mips_proccesor_tb" {  } { { "Mips_proccesor_tb.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/Mips_proccesor_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717751724055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717751724055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips_proccesor_tb " "Elaborating entity \"Mips_proccesor_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1717751724183 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk Mips_proccesor_tb.v(21) " "Verilog HDL warning at Mips_proccesor_tb.v(21): assignments to clk create a combinational loop" {  } { { "Mips_proccesor_tb.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/Mips_proccesor_tb.v" 21 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1717751724191 "|Mips_proccesor_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Mips_proccesor_tb.v(40) " "Verilog HDL warning at Mips_proccesor_tb.v(40): ignoring unsupported system task" {  } { { "Mips_proccesor_tb.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/Mips_proccesor_tb.v" 40 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1717751724191 "|Mips_proccesor_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_processor mips_processor:dut " "Elaborating entity \"mips_processor\" for hierarchy \"mips_processor:dut\"" {  } { { "Mips_proccesor_tb.v" "dut" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/Mips_proccesor_tb.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717751724196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_out1 MIPS_Processor.v(128) " "Verilog HDL or VHDL warning at MIPS_Processor.v(128): object \"pc_out1\" assigned a value but never read" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1717751724206 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[0\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[0\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724206 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[1\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[1\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724207 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[2\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[2\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724207 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[3\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[3\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724207 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[4\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[4\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724207 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[5\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[5\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724207 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[6\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[6\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724207 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[7\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[7\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724207 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[8\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[8\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724207 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[9\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[9\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724207 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[10\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[10\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724208 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[11\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[11\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724208 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[12\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[12\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724208 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[13\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[13\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724208 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[14\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[14\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724208 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[15\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[15\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724208 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[16\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[16\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724208 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[17\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[17\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724209 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[18\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[18\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724209 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[19\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[19\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724209 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[20\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[20\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724209 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[21\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[21\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724209 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[22\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[22\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724209 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[23\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[23\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724209 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[24\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[24\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724209 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[25\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[25\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724209 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[26\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[26\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724210 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[27\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[27\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724210 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[28\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[28\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724210 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[29\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[29\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724210 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[30\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[30\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724210 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "srcB\[31\] MIPS_Processor.v(99) " "Inferred latch for \"srcB\[31\]\" at MIPS_Processor.v(99)" {  } { { "MIPS_Processor.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1717751724210 "|Mips_proccesor_tb|mips_processor:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_porpuse_register mips_processor:dut\|general_porpuse_register:mem_inst " "Elaborating entity \"general_porpuse_register\" for hierarchy \"mips_processor:dut\|general_porpuse_register:mem_inst\"" {  } { { "MIPS_Processor.v" "mem_inst" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717751724212 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "37 0 255 general_porpuse_register.v(19) " "Verilog HDL warning at general_porpuse_register.v(19): number of words (37) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "general_porpuse_register.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/general_porpuse_register.v" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1717751724219 "|Mips_proccesor_tb|mips_processor:dut|general_porpuse_register:mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder mips_processor:dut\|instruction_decoder:id_inst " "Elaborating entity \"instruction_decoder\" for hierarchy \"mips_processor:dut\|instruction_decoder:id_inst\"" {  } { { "MIPS_Processor.v" "id_inst" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717751724223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs instruction_decoder.v(21) " "Verilog HDL or VHDL warning at instruction_decoder.v(21): object \"rs\" assigned a value but never read" {  } { { "instruction_decoder.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/instruction_decoder.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1717751724227 "|Mips_proccesor_tb|MIPS_Processor:uut|instruction_decoder:inst_decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sa instruction_decoder.v(24) " "Verilog HDL or VHDL warning at instruction_decoder.v(24): object \"sa\" assigned a value but never read" {  } { { "instruction_decoder.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/instruction_decoder.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1717751724227 "|Mips_proccesor_tb|MIPS_Processor:uut|instruction_decoder:inst_decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm instruction_decoder.v(26) " "Verilog HDL or VHDL warning at instruction_decoder.v(26): object \"imm\" assigned a value but never read" {  } { { "instruction_decoder.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/instruction_decoder.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1717751724227 "|Mips_proccesor_tb|MIPS_Processor:uut|instruction_decoder:inst_decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iindex instruction_decoder.v(27) " "Verilog HDL or VHDL warning at instruction_decoder.v(27): object \"iindex\" assigned a value but never read" {  } { { "instruction_decoder.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/instruction_decoder.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1717751724227 "|Mips_proccesor_tb|MIPS_Processor:uut|instruction_decoder:inst_decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jb instruction_decoder.v(49) " "Verilog HDL or VHDL warning at instruction_decoder.v(49): object \"jb\" assigned a value but never read" {  } { { "instruction_decoder.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/instruction_decoder.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1717751724227 "|Mips_proccesor_tb|MIPS_Processor:uut|instruction_decoder:inst_decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdes instruction_decoder.v(58) " "Verilog HDL or VHDL warning at instruction_decoder.v(58): object \"rdes\" assigned a value but never read" {  } { { "instruction_decoder.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/instruction_decoder.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1717751724228 "|Mips_proccesor_tb|MIPS_Processor:uut|instruction_decoder:inst_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU mips_processor:dut\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"mips_processor:dut\|ALU:alu_inst\"" {  } { { "MIPS_Processor.v" "alu_inst" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717751724229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Result mips_processor:dut\|ALU:alu_inst\|ALU_Result:alu_res_inst " "Elaborating entity \"ALU_Result\" for hierarchy \"mips_processor:dut\|ALU:alu_inst\|ALU_Result:alu_res_inst\"" {  } { { "ALU.v" "alu_res_inst" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717751724233 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op_result ALU.v(51) " "Verilog HDL Always Construct warning at ALU.v(51): inferring latch(es) for variable \"alu_op_result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/ALU.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1717751724240 "|Mips_proccesor_tb|MIPS_Processor:uut|ALU:alu|ALU_Result:alu_res_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare_TwoC mips_processor:dut\|ALU:alu_inst\|ALU_Result:alu_res_inst\|Compare_TwoC:compare_twoc_inst " "Elaborating entity \"Compare_TwoC\" for hierarchy \"mips_processor:dut\|ALU:alu_inst\|ALU_Result:alu_res_inst\|Compare_TwoC:compare_twoc_inst\"" {  } { { "ALU.v" "compare_twoc_inst" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/ALU.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717751724241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory mips_processor:dut\|memory:gpr_inst " "Elaborating entity \"memory\" for hierarchy \"mips_processor:dut\|memory:gpr_inst\"" {  } { { "MIPS_Processor.v" "gpr_inst" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717751724245 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "37 0 31 memory.v(20) " "Verilog HDL warning at memory.v(20): number of words (37) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "memory.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/memory.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1717751724249 "|Mips_proccesor_tb|mips_processor:dut|memory:gpr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter mips_processor:dut\|shifter:shifter_inst " "Elaborating entity \"shifter\" for hierarchy \"mips_processor:dut\|shifter:shifter_inst\"" {  } { { "MIPS_Processor.v" "shifter_inst" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717751724251 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "shifter.v(16) " "Verilog HDL error at shifter.v(16): constant value overflow" {  } { { "shifter.v" "" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/shifter.v" 16 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1717751724255 "|Mips_proccesor_tb|MIPS_Processor:uut|shifter:shifter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtimm mips_processor:dut\|xtimm:xtimm_inst " "Elaborating entity \"xtimm\" for hierarchy \"mips_processor:dut\|xtimm:xtimm_inst\"" {  } { { "MIPS_Processor.v" "xtimm_inst" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717751724256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_eval mips_processor:dut\|cond_eval:branch_cond " "Elaborating entity \"cond_eval\" for hierarchy \"mips_processor:dut\|cond_eval:branch_cond\"" {  } { { "MIPS_Processor.v" "branch_cond" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/MIPS_Processor.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717751724260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twos_complement mips_processor:dut\|cond_eval:branch_cond\|twos_complement:twos_comp_rs1 " "Elaborating entity \"twos_complement\" for hierarchy \"mips_processor:dut\|cond_eval:branch_cond\|twos_complement:twos_comp_rs1\"" {  } { { "cond_eval.v" "twos_comp_rs1" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/cond_eval.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717751724265 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "Mips_proccesor_tb.v" "clk" { Text "C:/Users/kiustudents/Desktop/Sophomore/Sophomore/2 term/CA LAB/HWs/HW15/finali/Mips_proccesor_tb.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717751724433 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717751724433 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1717751724539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717751724614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 13:15:24 2024 " "Processing ended: Fri Jun 07 13:15:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717751724614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717751724614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717751724614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1717751724614 ""}
