
*** Running vivado
    with args -log arm_tb_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arm_tb_bd_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source arm_tb_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1044.863 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1044.863 ; gain = 0.000
Command: synth_design -top arm_tb_bd_wrapper -part xczu2eg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Device 21-403] Loading part xczu2eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1526.477 ; gain = 75.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'arm_tb_bd_wrapper' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/hdl/arm_tb_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'arm_tb_bd' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'arm_tb_bd_axi_gpio_0_1' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.runs/synth_1/.Xil/Vivado-7708-MEN-1339-10/realtime/arm_tb_bd_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'arm_tb_bd_axi_gpio_0_1' (1#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.runs/synth_1/.Xil/Vivado-7708-MEN-1339-10/realtime/arm_tb_bd_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'arm_tb_bd_ps8_0_axi_periph_1' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:219]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_U7Z31F' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:519]
INFO: [Synth 8-6157] synthesizing module 'arm_tb_bd_auto_pc_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.runs/synth_1/.Xil/Vivado-7708-MEN-1339-10/realtime/arm_tb_bd_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'arm_tb_bd_auto_pc_0' (2#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.runs/synth_1/.Xil/Vivado-7708-MEN-1339-10/realtime/arm_tb_bd_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'arm_tb_bd_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:750]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'arm_tb_bd_auto_pc_0' is unconnected for instance 'auto_pc' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:750]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'arm_tb_bd_auto_pc_0' has 60 connections declared, but only 58 given [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:750]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_U7Z31F' (3#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:519]
INFO: [Synth 8-6155] done synthesizing module 'arm_tb_bd_ps8_0_axi_periph_1' (4#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:219]
INFO: [Synth 8-6157] synthesizing module 'arm_tb_bd_rst_ps8_0_99M_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.runs/synth_1/.Xil/Vivado-7708-MEN-1339-10/realtime/arm_tb_bd_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'arm_tb_bd_rst_ps8_0_99M_0' (5#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.runs/synth_1/.Xil/Vivado-7708-MEN-1339-10/realtime/arm_tb_bd_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'arm_tb_bd_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:169]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'arm_tb_bd_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:169]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'arm_tb_bd_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:169]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'arm_tb_bd_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:169]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'arm_tb_bd_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:169]
INFO: [Synth 8-6157] synthesizing module 'arm_tb_bd_zynq_ultra_ps_e_0_5' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.runs/synth_1/.Xil/Vivado-7708-MEN-1339-10/realtime/arm_tb_bd_zynq_ultra_ps_e_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'arm_tb_bd_zynq_ultra_ps_e_0_5' (6#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.runs/synth_1/.Xil/Vivado-7708-MEN-1339-10/realtime/arm_tb_bd_zynq_ultra_ps_e_0_5_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'arm_tb_bd_zynq_ultra_ps_e_0_5' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:176]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'arm_tb_bd_zynq_ultra_ps_e_0_5' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:176]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'arm_tb_bd_zynq_ultra_ps_e_0_5' has 42 connections declared, but only 40 given [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:176]
INFO: [Synth 8-6155] done synthesizing module 'arm_tb_bd' (7#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/synth/arm_tb_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (8#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6155] done synthesizing module 'arm_tb_bd_wrapper' (9#1) [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/hdl/arm_tb_bd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1578.754 ; gain = 127.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1596.633 ; gain = 145.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1596.633 ; gain = 145.813
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1608.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/ip/arm_tb_bd_axi_gpio_0_1/arm_tb_bd_axi_gpio_0_1/arm_tb_bd_axi_gpio_0_1_in_context.xdc] for cell 'arm_tb_bd_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/ip/arm_tb_bd_axi_gpio_0_1/arm_tb_bd_axi_gpio_0_1/arm_tb_bd_axi_gpio_0_1_in_context.xdc] for cell 'arm_tb_bd_i/axi_gpio_0'
Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/ip/arm_tb_bd_rst_ps8_0_99M_0/arm_tb_bd_rst_ps8_0_99M_0/arm_tb_bd_rst_ps8_0_99M_0_in_context.xdc] for cell 'arm_tb_bd_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/ip/arm_tb_bd_rst_ps8_0_99M_0/arm_tb_bd_rst_ps8_0_99M_0/arm_tb_bd_rst_ps8_0_99M_0_in_context.xdc] for cell 'arm_tb_bd_i/rst_ps8_0_99M'
Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/ip/arm_tb_bd_zynq_ultra_ps_e_0_5/arm_tb_bd_zynq_ultra_ps_e_0_5/arm_tb_bd_zynq_ultra_ps_e_0_5_in_context.xdc] for cell 'arm_tb_bd_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/ip/arm_tb_bd_zynq_ultra_ps_e_0_5/arm_tb_bd_zynq_ultra_ps_e_0_5/arm_tb_bd_zynq_ultra_ps_e_0_5_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/ip/arm_tb_bd_zynq_ultra_ps_e_0_5/arm_tb_bd_zynq_ultra_ps_e_0_5/arm_tb_bd_zynq_ultra_ps_e_0_5_in_context.xdc] for cell 'arm_tb_bd_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/ip/arm_tb_bd_auto_pc_0/arm_tb_bd_auto_pc_0/arm_tb_bd_auto_pc_0_in_context.xdc] for cell 'arm_tb_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/ip/arm_tb_bd_auto_pc_0/arm_tb_bd_auto_pc_0/arm_tb_bd_auto_pc_0_in_context.xdc] for cell 'arm_tb_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO3_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'GPIO3_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'GPIO3_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'GPIO0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'GPIO0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'GPIO0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'CC_SPYPAD_1_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'CC_SPYPAD_1_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'CC_SPYPAD_1_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'RESET_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'RESET_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'CLK_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'CLK_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'GPIO2_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'GPIO2_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'GPIO2_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'GPIO1_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'GPIO1_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'GPIO1_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LUT6_OUT_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LUT6_OUT_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LUT6_OUT_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'TEST_EN_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'TEST_EN_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'LUT4_OUT_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LUT4_OUT_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LUT4_OUT_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'SC_HEAD_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'SC_HEAD_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'CCFF_TAIL_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'CCFF_TAIL_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'CCFF_TAIL_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'GPIO23_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'GPIO23_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'GPIO23_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'GPIO11_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'GPIO11_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'GPIO11_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'GPIO22_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'GPIO22_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'GPIO22_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'GPIO20_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'GPIO20_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'GPIO20_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'GPIO10_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'GPIO10_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'GPIO10_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'GPIO8_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'GPIO8_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'GPIO8_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'GPIO9_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'GPIO9_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'GPIO9_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'GPIO18_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'GPIO18_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'GPIO18_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'GPIO19_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'GPIO19_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'GPIO19_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'GPIO6_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'GPIO6_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'GPIO6_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'GPIO7_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'GPIO7_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'GPIO7_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'CC_SPYPAD_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'CC_SPYPAD_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'CC_SPYPAD_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'CC_SPYPAD_2_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'CC_SPYPAD_2_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'CC_SPYPAD_2_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'SC_TAIL_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'SC_TAIL_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'SC_TAIL_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'COUT_SPYPAD_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'COUT_SPYPAD_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'COUT_SPYPAD_0_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'CCFF_HEAD_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'CCFF_HEAD_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'PRESET_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'PRESET_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'GPIO12_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'GPIO12_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'GPIO12_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'GPIO16_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'GPIO16_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'GPIO16_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'GPIO13_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'GPIO13_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'GPIO13_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'PROG_CLK_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'PROG_CLK_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'PROG_CLK_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'GPIO17_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'GPIO17_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'GPIO17_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:175]
WARNING: [Vivado 12-584] No ports matched 't3_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:180]
WARNING: [Vivado 12-584] No ports matched 't3_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:181]
WARNING: [Vivado 12-584] No ports matched 't2_pad'. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:183]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc:183]
Finished Parsing XDC File [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/lnis/Documents/GF12_Testbed/src/constr/TEBF0808_mappings.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/arm_tb_bd_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/lnis/Documents/GF12_Testbed/src/constr/arm_gpio_mappings.xdc]
Finished Parsing XDC File [C:/Users/lnis/Documents/GF12_Testbed/src/constr/arm_gpio_mappings.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/lnis/Documents/GF12_Testbed/src/constr/arm_gpio_mappings.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/arm_tb_bd_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lnis/Documents/GF12_Testbed/src/constr/arm_gpio_mappings.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/arm_tb_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/arm_tb_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1653.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.629 ; gain = 202.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.629 ; gain = 202.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for arm_tb_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for arm_tb_bd_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for arm_tb_bd_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for arm_tb_bd_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for arm_tb_bd_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for arm_tb_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.629 ; gain = 202.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.629 ; gain = 202.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1653.629 ; gain = 202.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2301.039 ; gain = 850.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2301.039 ; gain = 850.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2320.094 ; gain = 869.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2325.879 ; gain = 875.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2325.879 ; gain = 875.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2325.879 ; gain = 875.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2325.879 ; gain = 875.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2325.879 ; gain = 875.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2325.879 ; gain = 875.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |arm_tb_bd_auto_pc_0           |         1|
|2     |arm_tb_bd_axi_gpio_0_1        |         1|
|3     |arm_tb_bd_rst_ps8_0_99M_0     |         1|
|4     |arm_tb_bd_zynq_ultra_ps_e_0_5 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |arm_tb_bd_auto_pc           |     1|
|2     |arm_tb_bd_axi_gpio_0        |     1|
|3     |arm_tb_bd_rst_ps8_0_99M     |     1|
|4     |arm_tb_bd_zynq_ultra_ps_e_0 |     1|
|5     |IOBUF                       |     9|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2325.879 ; gain = 875.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2325.879 ; gain = 818.063
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2325.879 ; gain = 875.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2325.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:13 . Memory (MB): peak = 2358.063 ; gain = 1313.199
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.runs/synth_1/arm_tb_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arm_tb_bd_wrapper_utilization_synth.rpt -pb arm_tb_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 09:20:31 2021...
