[08/27 23:28:46      0s] 
[08/27 23:28:46      0s] Cadence Innovus(TM) Implementation System.
[08/27 23:28:46      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/27 23:28:46      0s] 
[08/27 23:28:46      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[08/27 23:28:46      0s] Options:	-log ./log/PD1_20250827_232846.log 
[08/27 23:28:46      0s] Date:		Wed Aug 27 23:28:46 2025
[08/27 23:28:46      0s] Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.32.1.el9_6.x86_64) (16cores*32cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[08/27 23:28:46      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[08/27 23:28:46      0s] 
[08/27 23:28:46      0s] License:
[08/27 23:28:47      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[08/27 23:28:47      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/27 23:29:00     20s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[08/27 23:29:02     22s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/27 23:29:02     22s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[08/27 23:29:02     22s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/27 23:29:02     22s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[08/27 23:29:02     22s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[08/27 23:29:02     22s] @(#)CDS: CPE v20.10-p006
[08/27 23:29:02     22s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/27 23:29:02     22s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[08/27 23:29:02     22s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[08/27 23:29:02     22s] @(#)CDS: RCDB 11.15.0
[08/27 23:29:02     22s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[08/27 23:29:02     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3440238_ictc-eda-be-9-ldap-1_vantruong_IAZjAY.

[08/27 23:29:02     22s] Change the soft stacksize limit to 0.2%RAM (321 mbytes). Set global soft_stack_size_limit to change the value.
[08/27 23:29:03     23s] 
[08/27 23:29:03     23s] **INFO:  MMMC transition support version v31-84 
[08/27 23:29:03     23s] 
[08/27 23:29:03     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/27 23:29:03     23s] <CMD> suppressMessage ENCEXT-2799
[08/27 23:29:03     23s] <CMD> win
[08/27 23:29:27     26s] <CMD> setMultiCpuUsage -localCpu 4
[08/27 23:29:27     26s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 23:29:27     26s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 23:29:27     26s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 23:29:27     26s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 23:29:27     26s] <CMD> setPreference SnapAllCorners 1
[08/27 23:29:27     26s] <CMD> set init_verilog /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v
[08/27 23:29:27     26s] <CMD> set init_design_uniquify 1
[08/27 23:29:27     26s] <CMD> set init_design_settop 1
[08/27 23:29:27     26s] <CMD> set init_top_cell croc_chip
[08/27 23:29:27     26s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[08/27 23:29:27     26s] <CMD> set init_mmmc_file /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 23:29:27     26s] <CMD> set init_pwr_net VDD
[08/27 23:29:27     26s] <CMD> set init_gnd_net VSS
[08/27 23:29:27     26s] <CMD> init_design
[08/27 23:29:27     26s] #% Begin Load MMMC data ... (date=08/27 23:29:27, mem=674.8M)
[08/27 23:29:27     26s] #% End Load MMMC data ... (date=08/27 23:29:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=675.1M, current mem=675.1M)
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/27 23:29:27     26s] Set DBUPerIGU to M1 pitch 480.
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-58' for more detail.
[08/27 23:29:27     26s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/27 23:29:27     26s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/27 23:29:27     26s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/27 23:29:27     26s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:29:27     26s] Type 'man IMPLF-61' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-200' for more detail.
[08/27 23:29:27     26s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/27 23:29:27     26s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:29:27     26s] Type 'man IMPLF-201' for more detail.
[08/27 23:29:27     26s] 
[08/27 23:29:27     26s] viaInitial starts at Wed Aug 27 23:29:27 2025
viaInitial ends at Wed Aug 27 23:29:27 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/27 23:29:27     26s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 23:29:27     26s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/27 23:29:28     27s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/27 23:29:28     27s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/27 23:29:28     27s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:29:28     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 23:29:28     27s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:29:28     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 23:29:28     27s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 23:29:28     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[08/27 23:29:28     27s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:29:28     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 23:29:28     27s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:29:28     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 23:29:28     27s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:29:28     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 23:29:28     27s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:29:28     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 23:29:28     27s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:29:28     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 23:29:28     27s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 23:29:28     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[08/27 23:29:28     27s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/27 23:29:28     27s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:29:28     27s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[08/27 23:29:28     27s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/27 23:29:28     27s] Library reading multithread flow ended.
[08/27 23:29:28     27s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/27 23:29:28     28s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/27 23:29:28     28s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/27 23:29:28     28s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:29:28     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 23:29:28     28s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:29:28     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[08/27 23:29:28     28s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:29:28     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 23:29:28     28s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:29:28     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 23:29:28     28s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:29:28     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 23:29:28     28s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:29:28     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 23:29:28     28s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:29:28     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 23:29:28     28s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:29:28     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[08/27 23:29:28     28s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:29:28     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 23:29:28     28s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:29:28     28s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:29:28     28s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[08/27 23:29:28     28s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:29:28     28s] Library reading multithread flow ended.
[08/27 23:29:28     28s] Ending "PreSetAnalysisView" (total cpu=0:00:02.1, real=0:00:01.0, peak res=842.9M, current mem=702.5M)
[08/27 23:29:28     28s] *** End library_loading (cpu=0.03min, real=0.02min, mem=127.0M, fe_cpu=0.48min, fe_real=0.70min, fe_mem=806.5M) ***
[08/27 23:29:28     28s] #% Begin Load netlist data ... (date=08/27 23:29:28, mem=702.5M)
[08/27 23:29:28     28s] *** Begin netlist parsing (mem=806.5M) ***
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 23:29:28     28s] Type 'man IMPVL-159' for more detail.
[08/27 23:29:28     28s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/27 23:29:28     28s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:29:28     28s] Created 102 new cells from 26 timing libraries.
[08/27 23:29:28     28s] Reading netlist ...
[08/27 23:29:28     28s] Backslashed names will retain backslash and a trailing blank character.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:29:28     28s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/27 23:29:28     28s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:29:28     28s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/27 23:29:28     29s] 
[08/27 23:29:28     29s] *** Memory Usage v#1 (Current mem = 813.453M, initial mem = 273.906M) ***
[08/27 23:29:28     29s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=813.5M) ***
[08/27 23:29:28     29s] #% End Load netlist data ... (date=08/27 23:29:28, total cpu=0:00:00.5, real=0:00:00.0, peak res=726.0M, current mem=726.0M)
[08/27 23:29:28     29s] Set top cell to croc_chip.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:29:29     29s] Type 'man IMPTS-282' for more detail.
[08/27 23:29:29     29s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/27 23:29:29     29s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:29:29     29s] Hooked 232 DB cells to tlib cells.
[08/27 23:29:29     29s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=732.3M, current mem=732.3M)
[08/27 23:29:29     29s] Starting recursive module instantiation check.
[08/27 23:29:29     29s] No recursion found.
[08/27 23:29:29     29s] Building hierarchical netlist for Cell croc_chip ...
[08/27 23:29:29     29s] *** Netlist is unique.
[08/27 23:29:29     29s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/27 23:29:29     29s] ** info: there are 329 modules.
[08/27 23:29:29     29s] ** info: there are 34132 stdCell insts.
[08/27 23:29:29     29s] ** info: there are 64 Pad insts.
[08/27 23:29:29     29s] ** info: there are 2 macros.
[08/27 23:29:29     29s] 
[08/27 23:29:29     29s] *** Memory Usage v#1 (Current mem = 847.367M, initial mem = 273.906M) ***
[08/27 23:29:29     29s] Initializing I/O assignment ...
[08/27 23:29:29     29s] Adjusting Core to Bottom to: 0.1800.
[08/27 23:29:29     29s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 23:29:29     29s] Type 'man IMPFP-3961' for more detail.
[08/27 23:29:29     29s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 23:29:29     29s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 23:29:29     29s] Set Default Net Delay as 1000 ps.
[08/27 23:29:29     29s] Set Default Net Load as 0.5 pF. 
[08/27 23:29:29     29s] Set Default Input Pin Transition as 0.1 ps.
[08/27 23:29:29     29s] Extraction setup Started 
[08/27 23:29:29     29s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/27 23:29:29     29s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/27 23:29:29     29s] Type 'man IMPEXT-2773' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:29:29     29s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:29:29     29s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:29:29     29s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:29:29     29s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:29:29     29s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:29:29     29s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:29:29     29s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:29:29     29s] Summary of Active RC-Corners : 
[08/27 23:29:29     29s]  
[08/27 23:29:29     29s]  Analysis View: func_view_wc
[08/27 23:29:29     29s]     RC-Corner Name        : default_rc_corner
[08/27 23:29:29     29s]     RC-Corner Index       : 0
[08/27 23:29:29     29s]     RC-Corner Temperature : 25 Celsius
[08/27 23:29:29     29s]     RC-Corner Cap Table   : ''
[08/27 23:29:29     29s]     RC-Corner PreRoute Res Factor         : 1
[08/27 23:29:29     29s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 23:29:29     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 23:29:29     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 23:29:29     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 23:29:29     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 23:29:29     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 23:29:29     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 23:29:29     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 23:29:29     29s]  
[08/27 23:29:29     29s]  Analysis View: func_view_bc
[08/27 23:29:29     29s]     RC-Corner Name        : default_rc_corner
[08/27 23:29:29     29s]     RC-Corner Index       : 0
[08/27 23:29:29     29s]     RC-Corner Temperature : 25 Celsius
[08/27 23:29:29     29s]     RC-Corner Cap Table   : ''
[08/27 23:29:29     29s]     RC-Corner PreRoute Res Factor         : 1
[08/27 23:29:29     29s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 23:29:29     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 23:29:29     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 23:29:29     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 23:29:29     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 23:29:29     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 23:29:29     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 23:29:29     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 23:29:29     29s] LayerId::1 widthSet size::1
[08/27 23:29:29     29s] LayerId::2 widthSet size::1
[08/27 23:29:29     29s] LayerId::3 widthSet size::1
[08/27 23:29:29     29s] LayerId::4 widthSet size::1
[08/27 23:29:29     29s] LayerId::5 widthSet size::1
[08/27 23:29:29     29s] LayerId::6 widthSet size::1
[08/27 23:29:29     29s] LayerId::7 widthSet size::1
[08/27 23:29:29     29s] Updating RC grid for preRoute extraction ...
[08/27 23:29:29     29s] Initializing multi-corner resistance tables ...
[08/27 23:29:29     29s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 23:29:29     29s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/27 23:29:29     29s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/27 23:29:29     29s] *Info: initialize multi-corner CTS.
[08/27 23:29:29     30s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=937.8M, current mem=770.1M)
[08/27 23:29:29     30s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 23:29:29     30s] Current (total cpu=0:00:30.2, real=0:00:43.0, peak res=950.4M, current mem=950.4M)
[08/27 23:29:30     30s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 23:29:30     30s] 
[08/27 23:29:30     30s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 23:29:30     30s] 
[08/27 23:29:30     30s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 23:29:30     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1002.4M, current mem=1002.4M)
[08/27 23:29:30     30s] Current (total cpu=0:00:30.4, real=0:00:44.0, peak res=1002.4M, current mem=1002.4M)
[08/27 23:29:30     30s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 23:29:30     30s] Current (total cpu=0:00:30.4, real=0:00:44.0, peak res=1002.4M, current mem=1002.4M)
[08/27 23:29:30     30s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 23:29:30     30s] 
[08/27 23:29:30     30s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 23:29:30     30s] 
[08/27 23:29:30     30s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 23:29:30     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1002.6M, current mem=1002.6M)
[08/27 23:29:30     30s] Current (total cpu=0:00:30.5, real=0:00:44.0, peak res=1002.6M, current mem=1002.6M)
[08/27 23:29:30     30s] Creating Cell Server ...(0, 1, 1, 1)
[08/27 23:29:30     30s] Summary for sequential cells identification: 
[08/27 23:29:30     30s]   Identified SBFF number: 3
[08/27 23:29:30     30s]   Identified MBFF number: 0
[08/27 23:29:30     30s]   Identified SB Latch number: 0
[08/27 23:29:30     30s]   Identified MB Latch number: 0
[08/27 23:29:30     30s]   Not identified SBFF number: 0
[08/27 23:29:30     30s]   Not identified MBFF number: 0
[08/27 23:29:30     30s]   Not identified SB Latch number: 0
[08/27 23:29:30     30s]   Not identified MB Latch number: 0
[08/27 23:29:30     30s]   Number of sequential cells which are not FFs: 7
[08/27 23:29:30     30s] Total number of combinational cells: 62
[08/27 23:29:30     30s] Total number of sequential cells: 10
[08/27 23:29:30     30s] Total number of tristate cells: 6
[08/27 23:29:30     30s] Total number of level shifter cells: 0
[08/27 23:29:30     30s] Total number of power gating cells: 0
[08/27 23:29:30     30s] Total number of isolation cells: 0
[08/27 23:29:30     30s] Total number of power switch cells: 0
[08/27 23:29:30     30s] Total number of pulse generator cells: 0
[08/27 23:29:30     30s] Total number of always on buffers: 0
[08/27 23:29:30     30s] Total number of retention cells: 0
[08/27 23:29:30     30s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/27 23:29:30     30s] Total number of usable buffers: 5
[08/27 23:29:30     30s] List of unusable buffers:
[08/27 23:29:30     30s] Total number of unusable buffers: 0
[08/27 23:29:30     30s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/27 23:29:30     30s] Total number of usable inverters: 5
[08/27 23:29:30     30s] List of unusable inverters:
[08/27 23:29:30     30s] Total number of unusable inverters: 0
[08/27 23:29:30     30s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/27 23:29:30     30s] Total number of identified usable delay cells: 3
[08/27 23:29:30     30s] List of identified unusable delay cells:
[08/27 23:29:30     30s] Total number of identified unusable delay cells: 0
[08/27 23:29:30     30s] Creating Cell Server, finished. 
[08/27 23:29:30     30s] 
[08/27 23:29:30     30s] Deleting Cell Server ...
[08/27 23:29:30     30s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1004.4M, current mem=1004.4M)
[08/27 23:29:30     30s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 23:29:30     30s] Summary for sequential cells identification: 
[08/27 23:29:30     30s]   Identified SBFF number: 3
[08/27 23:29:30     30s]   Identified MBFF number: 0
[08/27 23:29:30     30s]   Identified SB Latch number: 0
[08/27 23:29:30     30s]   Identified MB Latch number: 0
[08/27 23:29:30     30s]   Not identified SBFF number: 0
[08/27 23:29:30     30s]   Not identified MBFF number: 0
[08/27 23:29:30     30s]   Not identified SB Latch number: 0
[08/27 23:29:30     30s]   Not identified MB Latch number: 0
[08/27 23:29:30     30s]   Number of sequential cells which are not FFs: 7
[08/27 23:29:30     30s]  Visiting view : func_view_wc
[08/27 23:29:30     30s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 23:29:30     30s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 23:29:30     30s]  Visiting view : func_view_bc
[08/27 23:29:30     30s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 23:29:30     30s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 23:29:30     30s]  Setting StdDelay to 37.70
[08/27 23:29:30     30s] Creating Cell Server, finished. 
[08/27 23:29:30     30s] 
[08/27 23:29:30     30s] 
[08/27 23:29:30     30s] *** Summary of all messages that are not suppressed in this session:
[08/27 23:29:30     30s] Severity  ID               Count  Summary                                  
[08/27 23:29:30     30s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 23:29:30     30s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 23:29:30     30s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 23:29:30     30s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 23:29:30     30s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/27 23:29:30     30s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 23:29:30     30s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 23:29:30     30s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 23:29:30     30s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 23:29:30     30s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 23:29:30     30s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 23:29:30     30s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 23:29:30     30s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 23:29:30     30s] *** Message Summary: 497 warning(s), 0 error(s)
[08/27 23:29:30     30s] 
[08/27 23:29:30     30s] <CMD> floorPlan -site CoreSite -d 1840.32 1840.02 168 168 168 168
[08/27 23:29:30     30s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 23:29:30     30s] Type 'man IMPFP-3961' for more detail.
[08/27 23:29:30     30s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 23:29:30     30s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 23:29:30     30s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/27 23:29:30     30s] <CMD> saveDesign SAVED/00_init_design_init.invs
[08/27 23:29:30     30s] #% Begin save design ... (date=08/27 23:29:30, mem=1007.6M)
[08/27 23:29:30     30s] % Begin Save ccopt configuration ... (date=08/27 23:29:30, mem=1010.6M)
[08/27 23:29:30     30s] % End Save ccopt configuration ... (date=08/27 23:29:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1012.6M, current mem=1012.6M)
[08/27 23:29:30     30s] % Begin Save netlist data ... (date=08/27 23:29:30, mem=1012.6M)
[08/27 23:29:30     30s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 23:29:30     30s] % End Save netlist data ... (date=08/27 23:29:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=1031.9M, current mem=1014.5M)
[08/27 23:29:30     30s] Saving symbol-table file in separate thread ...
[08/27 23:29:30     30s] Saving congestion map file in separate thread ...
[08/27 23:29:30     30s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 23:29:30     31s] % Begin Save AAE data ... (date=08/27 23:29:30, mem=1016.0M)
[08/27 23:29:30     31s] Saving AAE Data ...
[08/27 23:29:30     31s] % End Save AAE data ... (date=08/27 23:29:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.0M, current mem=1016.0M)
[08/27 23:29:30     31s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/27 23:29:30     31s] Saving mode setting ...
[08/27 23:29:30     31s] Saving global file ...
[08/27 23:29:30     31s] Saving Drc markers ...
[08/27 23:29:30     31s] ... No Drc file written since there is no markers found.
[08/27 23:29:30     31s] % Begin Save routing data ... (date=08/27 23:29:30, mem=1018.6M)
[08/27 23:29:30     31s] Saving route file ...
[08/27 23:29:31     31s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1096.8M) ***
[08/27 23:29:31     31s] % End Save routing data ... (date=08/27 23:29:31, total cpu=0:00:00.1, real=0:00:01.0, peak res=1019.2M, current mem=1019.2M)
[08/27 23:29:31     31s] Saving special route data file in separate thread ...
[08/27 23:29:31     31s] Saving PG Conn data in separate thread ...
[08/27 23:29:31     31s] Saving placement file in separate thread ...
[08/27 23:29:31     31s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 23:29:31     31s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:31     31s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:31     31s] Save Adaptive View Pruning View Names to Binary file
[08/27 23:29:31     31s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1112.8M) ***
[08/27 23:29:31     31s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:31     31s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/27 23:29:31     31s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1112.8M) ***
[08/27 23:29:31     31s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:31     31s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:31     31s] % Begin Save power constraints data ... (date=08/27 23:29:31, mem=1021.5M)
[08/27 23:29:31     31s] % End Save power constraints data ... (date=08/27 23:29:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1022.0M, current mem=1022.0M)
[08/27 23:29:36     35s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/27 23:29:36     35s] #% End save design ... (date=08/27 23:29:36, total cpu=0:00:04.9, real=0:00:06.0, peak res=1048.9M, current mem=1025.7M)
[08/27 23:29:36     35s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 23:29:36     35s] 
[08/27 23:29:36     35s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[08/27 23:29:36     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1131.1M
[08/27 23:29:36     35s] # Building croc_chip llgBox search-tree.
[08/27 23:29:36     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1140.1M
[08/27 23:29:36     35s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1140.1M
[08/27 23:29:36     35s] Core basic site is CoreSite
[08/27 23:29:36     35s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:29:36     35s] Use non-trimmed site array because memory saving is not enough.
[08/27 23:29:36     35s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/27 23:29:36     35s] SiteArray: use 3,092,480 bytes
[08/27 23:29:36     35s] SiteArray: current memory after site array memory allocation 1143.0M
[08/27 23:29:36     35s] SiteArray: FP blocked sites are writable
[08/27 23:29:36     35s] Estimated cell power/ground rail width = 0.472 um
[08/27 23:29:36     35s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:29:36     35s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1143.0M
[08/27 23:29:36     35s] Process 0 wires and vias for routing blockage analysis
[08/27 23:29:36     35s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1143.0M
[08/27 23:29:36     35s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.032, REAL:0.025, MEM:1143.0M
[08/27 23:29:36     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.033, MEM:1143.0M
[08/27 23:29:36     35s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1143.0MB).
[08/27 23:29:36     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.104, REAL:0.096, MEM:1143.0M
[08/27 23:29:36     35s] *info: running library checker ... with 4 cpus
[08/27 23:29:36     35s] 
[08/27 23:29:36     35s] 
[08/27 23:29:36     35s] *info: total 81 cells checked.
[08/27 23:29:36     35s] [check_library] saving report file "check_library.rpt" ... 
[08/27 23:29:36     35s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/27 23:29:36     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1144.0M
[08/27 23:29:36     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1144.0M
[08/27 23:29:36     35s] All LLGs are deleted
[08/27 23:29:36     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1144.0M
[08/27 23:29:36     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1144.0M
[08/27 23:29:36     35s] [CPU] check_library (cpu=0:00:00.1, real=0:00:00.0, mem=1144.0MB) @(0:00:35.6 - 0:00:35.8).
[08/27 23:29:36     35s] <CMD> deleteRow -all
[08/27 23:29:36     35s] <CMD> initCoreRow
[08/27 23:29:36     35s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 23:29:36     35s] Type 'man IMPFP-3961' for more detail.
[08/27 23:29:36     35s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 23:29:36     35s] Type 'man IMPFP-3961' for more detail.
[08/27 23:29:36     35s] <CMD> cutRow
[08/27 23:29:36     35s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[08/27 23:29:36     35s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 23:29:36     35s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[08/27 23:29:36     35s] Checking routing tracks.....
[08/27 23:29:36     35s] Checking other grids.....
[08/27 23:29:36     35s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 23:29:36     35s] Checking core/die box is on Grid.....
[08/27 23:29:36     35s] **WARN: (IMPFP-7238):	CORE's corner: (348.0000000000 , 348.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 23:29:36     35s] **WARN: (IMPFP-7238):	CORE's corner: (1492.3200000000 , 1492.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 23:29:36     35s] Checking snap rule ......
[08/27 23:29:36     35s] Checking Row is on grid......
[08/27 23:29:36     35s] Checking AreaIO row.....
[08/27 23:29:36     35s] Checking row out of die ...
[08/27 23:29:36     35s] Checking routing blockage.....
[08/27 23:29:36     35s] Checking components.....
[08/27 23:29:36     35s] Checking IO Pads out of die...
[08/27 23:29:36     35s] Checking constraints (guide/region/fence).....
[08/27 23:29:36     35s] Checking groups.....
[08/27 23:29:36     35s] 
[08/27 23:29:36     35s] Checking Preroutes.....
[08/27 23:29:36     35s] No. of regular pre-routes not on tracks : 0 
[08/27 23:29:36     35s] 
[08/27 23:29:36     35s] Reporting Utilizations.....
[08/27 23:29:36     35s] 
[08/27 23:29:36     35s] Core utilization  = 58.094235
[08/27 23:29:36     35s] Effective Utilizations
[08/27 23:29:36     35s] Extracting standard cell pins and blockage ...... 
[08/27 23:29:36     35s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 23:29:36     35s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 23:29:36     35s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 23:29:36     35s] Type 'man IMPTR-2108' for more detail.
[08/27 23:29:36     35s]  As a result, your trialRoute congestion could be incorrect.
[08/27 23:29:36     35s] Pin and blockage extraction finished
[08/27 23:29:36     35s] Extracting macro/IO cell pins and blockage ...... 
[08/27 23:29:36     35s] Pin and blockage extraction finished
[08/27 23:29:36     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1144.0M
[08/27 23:29:36     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1144.0M
[08/27 23:29:36     35s] Core basic site is CoreSite
[08/27 23:29:36     35s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:29:36     35s] Fast DP-INIT is on for default
[08/27 23:29:36     35s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:29:36     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.026, REAL:0.018, MEM:1144.0M
[08/27 23:29:36     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.026, MEM:1144.0M
[08/27 23:29:36     35s] Average module density = 0.582.
[08/27 23:29:36     35s] Density for the design = 0.582.
[08/27 23:29:36     35s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 719968 sites (1306310 um^2).
[08/27 23:29:36     35s] Pin Density = 0.1813.
[08/27 23:29:36     35s]             = total # of pins 130541 / total area 719968.
[08/27 23:29:36     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1144.0M
[08/27 23:29:36     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1144.0M
[08/27 23:29:36     35s] 
[08/27 23:29:36     35s] *** Summary of all messages that are not suppressed in this session:
[08/27 23:29:36     35s] Severity  ID               Count  Summary                                  
[08/27 23:29:36     35s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 23:29:36     35s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 23:29:36     35s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 23:29:36     35s] *** Message Summary: 4 warning(s), 0 error(s)
[08/27 23:29:36     35s] 
[08/27 23:29:36     35s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {650.07 375.06}
[08/27 23:29:36     35s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {650.07 510.84}
[08/27 23:29:36     35s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[08/27 23:29:36     35s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/27 23:29:36     35s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/27 23:29:36     35s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/27 23:29:36     35s] OPERPROF: Starting checkPlace at level 1, MEM:1144.0M
[08/27 23:29:36     35s] All LLGs are deleted
[08/27 23:29:36     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1144.0M
[08/27 23:29:36     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1144.0M
[08/27 23:29:36     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1144.0M
[08/27 23:29:36     35s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1144.0M
[08/27 23:29:36     35s] Core basic site is CoreSite
[08/27 23:29:36     35s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:29:36     35s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/27 23:29:36     35s] SiteArray: use 3,092,480 bytes
[08/27 23:29:36     35s] SiteArray: current memory after site array memory allocation 1144.0M
[08/27 23:29:36     35s] SiteArray: FP blocked sites are writable
[08/27 23:29:36     36s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:29:36     36s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1144.0M
[08/27 23:29:36     36s] Process 0 wires and vias for routing blockage analysis
[08/27 23:29:36     36s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.002, MEM:1144.0M
[08/27 23:29:36     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.029, REAL:0.021, MEM:1144.0M
[08/27 23:29:36     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.026, MEM:1144.0M
[08/27 23:29:36     36s] Begin checking placement ... (start mem=1144.0M, init mem=1144.0M)
[08/27 23:29:36     36s] 
[08/27 23:29:36     36s] Running CheckPlace using 4 threads!...
[08/27 23:29:36     36s] 
[08/27 23:29:36     36s] ...checkPlace MT is done!
[08/27 23:29:36     36s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1144.0M
[08/27 23:29:36     36s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:1144.0M
[08/27 23:29:36     36s] *info: Recommended don't use cell = 0           
[08/27 23:29:36     36s] *info: Placed = 2              (Fixed = 2)
[08/27 23:29:36     36s] *info: Unplaced = 34132       
[08/27 23:29:36     36s] Placement Density:53.11%(574165/1081147)
[08/27 23:29:36     36s] Placement Density (including fixed std cells):53.11%(574165/1081147)
[08/27 23:29:36     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1144.0M
[08/27 23:29:36     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1144.0M
[08/27 23:29:36     36s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1144.0M)
[08/27 23:29:36     36s] OPERPROF: Finished checkPlace at level 1, CPU:0.091, REAL:0.085, MEM:1144.0M
[08/27 23:29:36     36s] ############################################################################
[08/27 23:29:36     36s] # Innovus Netlist Design Rule Check
[08/27 23:29:36     36s] # Wed Aug 27 23:29:36 2025

[08/27 23:29:36     36s] ############################################################################
[08/27 23:29:36     36s] Design: croc_chip
[08/27 23:29:36     36s] 
[08/27 23:29:36     36s] ------ Design Summary:
[08/27 23:29:36     36s] Total Standard Cell Number   (cells) : 34132
[08/27 23:29:36     36s] Total Block Cell Number      (cells) : 2
[08/27 23:29:36     36s] Total I/O Pad Cell Number    (cells) : 64
[08/27 23:29:36     36s] Total Standard Cell Area     ( um^2) : 574165.07
[08/27 23:29:36     36s] Total Block Cell Area        ( um^2) : 186361.07
[08/27 23:29:36     36s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/27 23:29:36     36s] 
[08/27 23:29:36     36s] ------ Design Statistics:
[08/27 23:29:36     36s] 
[08/27 23:29:36     36s] Number of Instances            : 34198
[08/27 23:29:36     36s] Number of Non-uniquified Insts : 34197
[08/27 23:29:36     36s] Number of Nets                 : 40173
[08/27 23:29:36     36s] Average number of Pins per Net : 3.25
[08/27 23:29:36     36s] Maximum number of Pins in Net  : 5002
[08/27 23:29:36     36s] 
[08/27 23:29:36     36s] ------ I/O Port summary
[08/27 23:29:36     36s] 
[08/27 23:29:36     36s] Number of Primary I/O Ports    : 48
[08/27 23:29:36     36s] Number of Input Ports          : 9
[08/27 23:29:36     36s] Number of Output Ports         : 7
[08/27 23:29:36     36s] Number of Bidirectional Ports  : 32
[08/27 23:29:36     36s] Number of Power/Ground Ports   : 0
[08/27 23:29:36     36s] Number of Floating Ports                     *: 0
[08/27 23:29:36     36s] Number of Ports Connected to Multiple Pads   *: 0
[08/27 23:29:36     36s] Number of Ports Connected to Core Instances   : 0
[08/27 23:29:36     36s] 
[08/27 23:29:36     36s] ------ Design Rule Checking:
[08/27 23:29:36     36s] 
[08/27 23:29:36     36s] Number of Output Pins connect to Power/Ground *: 0
[08/27 23:29:36     36s] Number of Insts with Input Pins tied together ?: 100
[08/27 23:29:36     36s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/27 23:29:36     36s] Number of Input/InOut Floating Pins            : 0
[08/27 23:29:36     36s] Number of Output Floating Pins                 : 0
[08/27 23:29:36     36s] Number of Output Term Marked TieHi/Lo         *: 0
[08/27 23:29:36     36s] 
[08/27 23:29:36     36s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/27 23:29:36     36s] Number of nets with tri-state drivers          : 32
[08/27 23:29:36     36s] Number of nets with parallel drivers           : 0
[08/27 23:29:36     36s] Number of nets with multiple drivers           : 0
[08/27 23:29:36     36s] Number of nets with no driver (No FanIn)       : 0
[08/27 23:29:36     36s] Number of Output Floating nets (No FanOut)     : 5291
[08/27 23:29:36     36s] Number of High Fanout nets (>50)               : 10
[08/27 23:29:36     36s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/27 23:29:36     36s] Checking for any assigns in the netlist...
[08/27 23:29:36     36s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/27 23:29:36     36s]   csr_pmp_cfg_o_0_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_1_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_2_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_3_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_4_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_5_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_6_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_7_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_8_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_9_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_10_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_11_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_12_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_13_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_14_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_15_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_16_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_17_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_18_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_19_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_20_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_21_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_22_ _3288_
[08/27 23:29:36     36s]   csr_pmp_cfg_o_23_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_0_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_1_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_2_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_3_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_4_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_5_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_6_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_7_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_8_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_9_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_10_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_11_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_12_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_13_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_14_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_15_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_16_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_17_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_18_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_19_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_20_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_21_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_22_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_23_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_24_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_25_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_26_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_27_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_28_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_29_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_30_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_31_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_32_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_33_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_34_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_35_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_36_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_37_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_38_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_39_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_40_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_41_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_42_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_43_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_44_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_45_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_46_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_47_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_48_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_49_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_50_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_51_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_52_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_53_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_54_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_55_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_56_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_57_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_58_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_59_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_60_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_61_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_62_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_63_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_64_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_65_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_66_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_67_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_68_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_69_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_70_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_71_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_72_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_73_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_74_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_75_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_76_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_77_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_78_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_79_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_80_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_81_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_82_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_83_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_84_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_85_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_86_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_87_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_88_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_89_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_90_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_91_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_92_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_93_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_94_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_95_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_96_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_97_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_98_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_99_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_100_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_101_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_102_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_103_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_104_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_105_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_106_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_107_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_108_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_109_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_110_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_111_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_112_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_113_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_114_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_115_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_116_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_117_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_118_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_119_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_120_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_121_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_122_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_123_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_124_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_125_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_126_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_127_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_128_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_129_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_130_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_131_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_132_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_133_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_134_ _3288_
[08/27 23:29:36     36s]   csr_pmp_addr_o_135_ _3288_
[08/27 23:29:36     36s]   csr_pmp_mseccfg_o_0_ _3288_
[08/27 23:29:36     36s]   csr_pmp_mseccfg_o_1_ _3288_
[08/27 23:29:36     36s]   csr_pmp_mseccfg_o_2_ _3288_
[08/27 23:29:36     36s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/27 23:29:36     36s]   data_addr_o_0_ _4950_
[08/27 23:29:36     36s]   data_addr_o_1_ _4950_
[08/27 23:29:36     36s]   instr_addr_o_0_ _4950_
[08/27 23:29:36     36s]   instr_addr_o_1_ _4950_
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 23:29:36     36s]   data_o_1_ async_data_i_1_
[08/27 23:29:36     36s]   data_o_0_ async_data_i_0_
[08/27 23:29:36     36s]   ack_dst_q async_ack_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 23:29:36     36s]   req_src_q async_req_o
[08/27 23:29:36     36s]   data_src_q_1_ async_data_o_1_
[08/27 23:29:36     36s]   data_src_q_0_ async_data_o_0_
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 23:29:36     36s]   ack_dst_q async_ack_o
[08/27 23:29:36     36s]   data_o_0_ async_data_i_0_
[08/27 23:29:36     36s]   data_o_1_ async_data_i_1_
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 23:29:36     36s]   req_src_q async_req_o
[08/27 23:29:36     36s]   data_src_q_1_ async_data_o_1_
[08/27 23:29:36     36s]   data_src_q_0_ async_data_o_0_
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/27 23:29:36     36s]   reg_q_2_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/27 23:29:36     36s]   data_dst_q_9_ data_o_9_
[08/27 23:29:36     36s]   data_dst_q_8_ data_o_8_
[08/27 23:29:36     36s]   data_dst_q_7_ data_o_7_
[08/27 23:29:36     36s]   data_dst_q_6_ data_o_6_
[08/27 23:29:36     36s]   data_dst_q_5_ data_o_5_
[08/27 23:29:36     36s]   data_dst_q_4_ data_o_4_
[08/27 23:29:36     36s]   data_dst_q_40_ data_o_40_
[08/27 23:29:36     36s]   data_dst_q_3_ data_o_3_
[08/27 23:29:36     36s]   data_dst_q_39_ data_o_39_
[08/27 23:29:36     36s]   data_dst_q_38_ data_o_38_
[08/27 23:29:36     36s]   data_dst_q_37_ data_o_37_
[08/27 23:29:36     36s]   data_dst_q_36_ data_o_36_
[08/27 23:29:36     36s]   data_dst_q_35_ data_o_35_
[08/27 23:29:36     36s]   data_dst_q_34_ data_o_34_
[08/27 23:29:36     36s]   data_dst_q_33_ data_o_33_
[08/27 23:29:36     36s]   data_dst_q_32_ data_o_32_
[08/27 23:29:36     36s]   data_dst_q_31_ data_o_31_
[08/27 23:29:36     36s]   data_dst_q_30_ data_o_30_
[08/27 23:29:36     36s]   data_dst_q_2_ data_o_2_
[08/27 23:29:36     36s]   data_dst_q_29_ data_o_29_
[08/27 23:29:36     36s]   data_dst_q_28_ data_o_28_
[08/27 23:29:36     36s]   data_dst_q_27_ data_o_27_
[08/27 23:29:36     36s]   data_dst_q_26_ data_o_26_
[08/27 23:29:36     36s]   data_dst_q_25_ data_o_25_
[08/27 23:29:36     36s]   data_dst_q_24_ data_o_24_
[08/27 23:29:36     36s]   data_dst_q_23_ data_o_23_
[08/27 23:29:36     36s]   data_dst_q_22_ data_o_22_
[08/27 23:29:36     36s]   data_dst_q_21_ data_o_21_
[08/27 23:29:36     36s]   data_dst_q_20_ data_o_20_
[08/27 23:29:36     36s]   data_dst_q_1_ data_o_1_
[08/27 23:29:36     36s]   data_dst_q_19_ data_o_19_
[08/27 23:29:36     36s]   data_dst_q_18_ data_o_18_
[08/27 23:29:36     36s]   data_dst_q_17_ data_o_17_
[08/27 23:29:36     36s]   data_dst_q_16_ data_o_16_
[08/27 23:29:36     36s]   data_dst_q_15_ data_o_15_
[08/27 23:29:36     36s]   data_dst_q_14_ data_o_14_
[08/27 23:29:36     36s]   data_dst_q_13_ data_o_13_
[08/27 23:29:36     36s]   data_dst_q_12_ data_o_12_
[08/27 23:29:36     36s]   data_dst_q_11_ data_o_11_
[08/27 23:29:36     36s]   data_dst_q_10_ data_o_10_
[08/27 23:29:36     36s]   data_dst_q_0_ data_o_0_
[08/27 23:29:36     36s]   ack_dst_q async_ack_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/27 23:29:36     36s]   reg_q_2_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/27 23:29:36     36s]   req_src_q async_req_o
[08/27 23:29:36     36s]   data_src_q_9_ async_data_o_9_
[08/27 23:29:36     36s]   data_src_q_8_ async_data_o_8_
[08/27 23:29:36     36s]   data_src_q_7_ async_data_o_7_
[08/27 23:29:36     36s]   data_src_q_6_ async_data_o_6_
[08/27 23:29:36     36s]   data_src_q_5_ async_data_o_5_
[08/27 23:29:36     36s]   data_src_q_4_ async_data_o_4_
[08/27 23:29:36     36s]   data_src_q_40_ async_data_o_40_
[08/27 23:29:36     36s]   data_src_q_3_ async_data_o_3_
[08/27 23:29:36     36s]   data_src_q_39_ async_data_o_39_
[08/27 23:29:36     36s]   data_src_q_38_ async_data_o_38_
[08/27 23:29:36     36s]   data_src_q_37_ async_data_o_37_
[08/27 23:29:36     36s]   data_src_q_36_ async_data_o_36_
[08/27 23:29:36     36s]   data_src_q_35_ async_data_o_35_
[08/27 23:29:36     36s]   data_src_q_34_ async_data_o_34_
[08/27 23:29:36     36s]   data_src_q_33_ async_data_o_33_
[08/27 23:29:36     36s]   data_src_q_32_ async_data_o_32_
[08/27 23:29:36     36s]   data_src_q_31_ async_data_o_31_
[08/27 23:29:36     36s]   data_src_q_30_ async_data_o_30_
[08/27 23:29:36     36s]   data_src_q_2_ async_data_o_2_
[08/27 23:29:36     36s]   data_src_q_29_ async_data_o_29_
[08/27 23:29:36     36s]   data_src_q_28_ async_data_o_28_
[08/27 23:29:36     36s]   data_src_q_27_ async_data_o_27_
[08/27 23:29:36     36s]   data_src_q_26_ async_data_o_26_
[08/27 23:29:36     36s]   data_src_q_25_ async_data_o_25_
[08/27 23:29:36     36s]   data_src_q_24_ async_data_o_24_
[08/27 23:29:36     36s]   data_src_q_23_ async_data_o_23_
[08/27 23:29:36     36s]   data_src_q_22_ async_data_o_22_
[08/27 23:29:36     36s]   data_src_q_21_ async_data_o_21_
[08/27 23:29:36     36s]   data_src_q_20_ async_data_o_20_
[08/27 23:29:36     36s]   data_src_q_1_ async_data_o_1_
[08/27 23:29:36     36s]   data_src_q_19_ async_data_o_19_
[08/27 23:29:36     36s]   data_src_q_18_ async_data_o_18_
[08/27 23:29:36     36s]   data_src_q_17_ async_data_o_17_
[08/27 23:29:36     36s]   data_src_q_16_ async_data_o_16_
[08/27 23:29:36     36s]   data_src_q_15_ async_data_o_15_
[08/27 23:29:36     36s]   data_src_q_14_ async_data_o_14_
[08/27 23:29:36     36s]   data_src_q_13_ async_data_o_13_
[08/27 23:29:36     36s]   data_src_q_12_ async_data_o_12_
[08/27 23:29:36     36s]   data_src_q_11_ async_data_o_11_
[08/27 23:29:36     36s]   data_src_q_10_ async_data_o_10_
[08/27 23:29:36     36s]   data_src_q_0_ async_data_o_0_
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 23:29:36     36s]   data_o_1_ async_data_i_1_
[08/27 23:29:36     36s]   data_o_0_ async_data_i_0_
[08/27 23:29:36     36s]   ack_dst_q async_ack_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 23:29:36     36s]   req_src_q async_req_o
[08/27 23:29:36     36s]   data_src_q_1_ async_data_o_1_
[08/27 23:29:36     36s]   data_src_q_0_ async_data_o_0_
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 23:29:36     36s]   data_o_1_ async_data_i_1_
[08/27 23:29:36     36s]   data_o_0_ async_data_i_0_
[08/27 23:29:36     36s]   ack_dst_q async_ack_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 23:29:36     36s]   req_src_q async_req_o
[08/27 23:29:36     36s]   data_src_q_1_ async_data_o_1_
[08/27 23:29:36     36s]   data_src_q_0_ async_data_o_0_
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/27 23:29:36     36s]   reg_q_2_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/27 23:29:36     36s]   data_dst_q_9_ data_o_9_
[08/27 23:29:36     36s]   data_dst_q_8_ data_o_8_
[08/27 23:29:36     36s]   data_dst_q_7_ data_o_7_
[08/27 23:29:36     36s]   data_dst_q_6_ data_o_6_
[08/27 23:29:36     36s]   data_dst_q_5_ data_o_5_
[08/27 23:29:36     36s]   data_dst_q_4_ data_o_4_
[08/27 23:29:36     36s]   data_dst_q_3_ data_o_3_
[08/27 23:29:36     36s]   data_dst_q_33_ data_o_33_
[08/27 23:29:36     36s]   data_dst_q_32_ data_o_32_
[08/27 23:29:36     36s]   data_dst_q_31_ data_o_31_
[08/27 23:29:36     36s]   data_dst_q_30_ data_o_30_
[08/27 23:29:36     36s]   data_dst_q_2_ data_o_2_
[08/27 23:29:36     36s]   data_dst_q_29_ data_o_29_
[08/27 23:29:36     36s]   data_dst_q_28_ data_o_28_
[08/27 23:29:36     36s]   data_dst_q_27_ data_o_27_
[08/27 23:29:36     36s]   data_dst_q_26_ data_o_26_
[08/27 23:29:36     36s]   data_dst_q_25_ data_o_25_
[08/27 23:29:36     36s]   data_dst_q_24_ data_o_24_
[08/27 23:29:36     36s]   data_dst_q_23_ data_o_23_
[08/27 23:29:36     36s]   data_dst_q_22_ data_o_22_
[08/27 23:29:36     36s]   data_dst_q_21_ data_o_21_
[08/27 23:29:36     36s]   data_dst_q_20_ data_o_20_
[08/27 23:29:36     36s]   data_dst_q_1_ data_o_1_
[08/27 23:29:36     36s]   data_dst_q_19_ data_o_19_
[08/27 23:29:36     36s]   data_dst_q_18_ data_o_18_
[08/27 23:29:36     36s]   data_dst_q_17_ data_o_17_
[08/27 23:29:36     36s]   data_dst_q_16_ data_o_16_
[08/27 23:29:36     36s]   data_dst_q_15_ data_o_15_
[08/27 23:29:36     36s]   data_dst_q_14_ data_o_14_
[08/27 23:29:36     36s]   data_dst_q_13_ data_o_13_
[08/27 23:29:36     36s]   data_dst_q_12_ data_o_12_
[08/27 23:29:36     36s]   data_dst_q_11_ data_o_11_
[08/27 23:29:36     36s]   data_dst_q_10_ data_o_10_
[08/27 23:29:36     36s]   data_dst_q_0_ data_o_0_
[08/27 23:29:36     36s]   ack_dst_q async_ack_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/27 23:29:36     36s]   reg_q_2_ serial_o
[08/27 23:29:36     36s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/27 23:29:36     36s]   req_src_q async_req_o
[08/27 23:29:36     36s]   data_src_q_9_ async_data_o_9_
[08/27 23:29:36     36s]   data_src_q_8_ async_data_o_8_
[08/27 23:29:36     36s]   data_src_q_7_ async_data_o_7_
[08/27 23:29:36     36s]   data_src_q_6_ async_data_o_6_
[08/27 23:29:36     36s]   data_src_q_5_ async_data_o_5_
[08/27 23:29:36     36s]   data_src_q_4_ async_data_o_4_
[08/27 23:29:36     36s]   data_src_q_3_ async_data_o_3_
[08/27 23:29:36     36s]   data_src_q_33_ async_data_o_33_
[08/27 23:29:36     36s]   data_src_q_32_ async_data_o_32_
[08/27 23:29:36     36s]   data_src_q_31_ async_data_o_31_
[08/27 23:29:36     36s]   data_src_q_30_ async_data_o_30_
[08/27 23:29:36     36s]   data_src_q_2_ async_data_o_2_
[08/27 23:29:36     36s]   data_src_q_29_ async_data_o_29_
[08/27 23:29:36     36s]   data_src_q_28_ async_data_o_28_
[08/27 23:29:36     36s]   data_src_q_27_ async_data_o_27_
[08/27 23:29:36     36s]   data_src_q_26_ async_data_o_26_
[08/27 23:29:36     36s]   data_src_q_25_ async_data_o_25_
[08/27 23:29:36     36s]   data_src_q_24_ async_data_o_24_
[08/27 23:29:36     36s]   data_src_q_23_ async_data_o_23_
[08/27 23:29:36     36s]   data_src_q_22_ async_data_o_22_
[08/27 23:29:36     36s]   data_src_q_21_ async_data_o_21_
[08/27 23:29:36     36s]   data_src_q_20_ async_data_o_20_
[08/27 23:29:36     36s]   data_src_q_1_ async_data_o_1_
[08/27 23:29:36     36s]   data_src_q_19_ async_data_o_19_
[08/27 23:29:36     36s]   data_src_q_18_ async_data_o_18_
[08/27 23:29:36     36s]   data_src_q_17_ async_data_o_17_
[08/27 23:29:36     36s]   data_src_q_16_ async_data_o_16_
[08/27 23:29:36     36s]   data_src_q_15_ async_data_o_15_
[08/27 23:29:36     36s]   data_src_q_14_ async_data_o_14_
[08/27 23:29:36     36s]   data_src_q_13_ async_data_o_13_
[08/27 23:29:36     36s]   data_src_q_12_ async_data_o_12_
[08/27 23:29:36     36s]   data_src_q_11_ async_data_o_11_
[08/27 23:29:36     36s]   data_src_q_10_ async_data_o_10_
[08/27 23:29:36     36s]   data_src_q_0_ async_data_o_0_
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/27 23:29:36     36s]   obi_rsp_o_6_ _0946_
[08/27 23:29:36     36s]   obi_rsp_o_5_ _0946_
[08/27 23:29:36     36s]   obi_rsp_o_2_ _0946_
[08/27 23:29:36     36s]   obi_rsp_o_1_ obi_req_i_0_
[08/27 23:29:36     36s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/27 23:29:36     36s]   reg_rsp_o_0_ _235_
[08/27 23:29:36     36s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/27 23:29:36     36s]   r_opc_o _1470_
[08/27 23:29:36     36s]   gnt_o _1469_
[08/27 23:29:36     36s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/27 23:29:36     36s]   reg_rsp_o_33_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_32_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_1_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_10_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_11_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_12_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_13_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_14_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_15_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_16_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_17_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_18_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_19_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_20_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_21_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_22_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_23_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_24_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_25_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_26_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_27_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_28_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_29_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_30_ _05969_
[08/27 23:29:36     36s]   reg_rsp_o_31_ _05969_
[08/27 23:29:36     36s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/27 23:29:36     36s]   user_sbr_obi_req_o_73_ _3688_
[08/27 23:29:36     36s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/27 23:29:36     36s]   reg_q_1_ serial_o
[08/27 23:29:36     36s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_38_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_34_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_33_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_37_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_36_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_32_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_35_ _40_
[08/27 23:29:36     36s]   interrupts_o_0_ _41_
[08/27 23:29:36     36s]   interrupts_o_1_ _41_
[08/27 23:29:36     36s]   interrupts_o_2_ _41_
[08/27 23:29:36     36s]   interrupts_o_3_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_0_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_1_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_2_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_3_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_4_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_5_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_6_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_7_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_8_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_9_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_10_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_11_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_12_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_13_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_14_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_15_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_16_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_17_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_18_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_19_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_20_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_21_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_22_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_23_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_24_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_25_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_26_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_27_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_28_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_29_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_30_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_31_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_32_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_33_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_34_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_35_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_36_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_37_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_38_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_39_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_40_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_41_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_42_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_43_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_44_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_45_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_46_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_47_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_48_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_49_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_50_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_51_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_52_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_53_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_54_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_55_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_56_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_57_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_58_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_59_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_60_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_61_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_62_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_63_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_64_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_65_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_66_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_67_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_68_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_69_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_70_ _41_
[08/27 23:29:36     36s]   user_mgr_obi_req_o_71_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_2_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_3_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_7_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_8_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_9_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_10_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_11_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_12_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_13_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_14_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_15_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_16_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_17_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_18_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_19_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_20_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_21_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_22_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_23_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_24_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_25_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_26_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_27_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_28_ _41_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_29_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_30_ _40_
[08/27 23:29:36     36s]   user_sbr_obi_rsp_o_31_ _41_
[08/27 23:29:36     36s] Checking routing tracks.....
[08/27 23:29:36     36s] Checking other grids.....
[08/27 23:29:36     36s] Checking routing blockage.....
[08/27 23:29:36     36s] Checking components.....
[08/27 23:29:36     36s] Checking constraints (guide/region/fence).....
[08/27 23:29:36     36s] Checking groups.....
[08/27 23:29:36     36s] Checking Ptn Core Box.....
[08/27 23:29:36     36s] 
[08/27 23:29:36     36s] Checking Preroutes.....
[08/27 23:29:36     36s] No. of regular pre-routes not on tracks : 0 
[08/27 23:29:36     36s]  Design check done.
[08/27 23:29:36     36s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/27 23:29:37     36s] 
[08/27 23:29:37     36s] *** Summary of all messages that are not suppressed in this session:
[08/27 23:29:37     36s] Severity  ID               Count  Summary                                  
[08/27 23:29:37     36s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 23:29:37     36s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 23:29:37     36s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 23:29:37     36s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 23:29:37     36s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 23:29:37     36s] *** Message Summary: 5 warning(s), 0 error(s)
[08/27 23:29:37     36s] 
[08/27 23:29:37     36s] <CMD> clearGlobalNets
[08/27 23:29:37     36s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[08/27 23:29:37     36s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[08/27 23:29:37     36s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge sky130_fd_sc_hd__endcap -rightEdge sky130_fd_sc_hd__endcap
[08/27 23:29:37     36s] <CMD> addEndCap
[08/27 23:29:37     36s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/27 23:29:37     36s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/27 23:29:37     36s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/27 23:29:37     36s] OPERPROF: Starting DPlace-Init at level 1, MEM:1144.0M
[08/27 23:29:37     36s] #spOpts: VtWidth 
[08/27 23:29:37     36s] All LLGs are deleted
[08/27 23:29:37     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1144.0M
[08/27 23:29:37     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1144.0M
[08/27 23:29:37     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1145.0M
[08/27 23:29:37     36s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1145.0M
[08/27 23:29:37     36s] Core basic site is CoreSite
[08/27 23:29:37     36s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:29:37     36s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/27 23:29:37     36s] SiteArray: use 3,092,480 bytes
[08/27 23:29:37     36s] SiteArray: current memory after site array memory allocation 1146.0M
[08/27 23:29:37     36s] SiteArray: FP blocked sites are writable
[08/27 23:29:37     36s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:29:37     36s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1146.0M
[08/27 23:29:37     36s] Process 0 wires and vias for routing blockage analysis
[08/27 23:29:37     36s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1146.0M
[08/27 23:29:37     36s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.029, REAL:0.021, MEM:1146.0M
[08/27 23:29:37     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1146.0M
[08/27 23:29:37     36s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1146.0MB).
[08/27 23:29:37     36s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.068, MEM:1146.0M
[08/27 23:29:37     36s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1146.0M
[08/27 23:29:37     36s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.007, REAL:0.007, MEM:1146.0M
[08/27 23:29:37     36s] Minimum row-size in sites for endcap insertion = 7.
[08/27 23:29:37     36s] Minimum number of sites for row blockage       = 1.
[08/27 23:29:37     36s] Inserted 376 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 23:29:37     36s] Inserted 376 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 23:29:37     36s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1146.0M
[08/27 23:29:37     36s] For 752 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/27 23:29:37     36s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.001, REAL:0.001, MEM:1146.0M
[08/27 23:29:37     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1146.0M
[08/27 23:29:37     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1146.0M
[08/27 23:29:37     36s] All LLGs are deleted
[08/27 23:29:37     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1146.0M
[08/27 23:29:37     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1146.0M
[08/27 23:29:37     36s] <CMD> verifyEndCap
[08/27 23:29:37     36s] 
[08/27 23:29:37     36s] ******Begin verifyEndCap******
[08/27 23:29:37     36s] End edge value: 1
[08/27 23:29:37     36s] Outter corner value: 0
[08/27 23:29:37     36s] Inner corner  value: 0
[08/27 23:29:37     36s] Found no problem.
[08/27 23:29:37     36s] ******End verifyEndCap******
[08/27 23:29:37     36s] ### Start verbose source output (echo mode) for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl' ...
[08/27 23:29:37     36s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[08/27 23:29:37     36s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[08/27 23:29:37     36s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[08/27 23:29:37     36s] # globalNetConnect VDD -type pgpin -pin VDD!      -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[08/27 23:29:37     36s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[08/27 23:29:37     36s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{640.07 365.06 1444.55 639.62}}
[08/27 23:29:37     36s] # set corebox [dbget top.fplan.coreBox]
# sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[08/27 23:29:37     36s] #% Begin sroute (date=08/27 23:29:37, mem=1047.7M)
[08/27 23:29:37     36s] *** Begin SPECIAL ROUTE on Wed Aug 27 23:29:37 2025 ***
[08/27 23:29:37     36s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/27 23:29:37     36s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/27 23:29:37     36s] 
[08/27 23:29:37     36s] Begin option processing ...
[08/27 23:29:37     36s] srouteConnectPowerBump set to false
[08/27 23:29:37     36s] routeSelectNet set to "VDD VSS"
[08/27 23:29:37     36s] routeSpecial set to true
[08/27 23:29:37     36s] srouteBlockPin set to "useLef"
[08/27 23:29:37     36s] srouteBottomLayerLimit set to 1
[08/27 23:29:37     36s] srouteBottomTargetLayerLimit set to 1
[08/27 23:29:37     36s] srouteConnectConverterPin set to false
[08/27 23:29:37     36s] srouteConnectPadPin set to false
[08/27 23:29:37     36s] srouteCrossoverViaBottomLayer set to 1
[08/27 23:29:37     36s] srouteCrossoverViaTopLayer set to 7
[08/27 23:29:37     36s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/27 23:29:37     36s] srouteFollowCorePinEnd set to 3
[08/27 23:29:37     36s] srouteFollowPadPin set to false
[08/27 23:29:37     36s] srouteJogControl set to "preferWithChanges differentLayer"
[08/27 23:29:37     36s] sroutePadPinAllPorts set to true
[08/27 23:29:37     36s] sroutePreserveExistingRoutes set to true
[08/27 23:29:37     36s] srouteRoutePowerBarPortOnBothDir set to true
[08/27 23:29:37     36s] srouteStopBlockPin set to "nearestTarget"
[08/27 23:29:37     36s] srouteTopLayerLimit set to 7
[08/27 23:29:37     36s] srouteTopTargetLayerLimit set to 7
[08/27 23:29:37     36s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2025.00 megs.
[08/27 23:29:37     36s] 
[08/27 23:29:37     36s] Reading DB technology information...
[08/27 23:29:37     36s] Finished reading DB technology information.
[08/27 23:29:37     36s] Reading floorplan and netlist information...
[08/27 23:29:37     36s] Finished reading floorplan and netlist information.
[08/27 23:29:37     36s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/27 23:29:37     36s] Read in 89 macros, 57 used
[08/27 23:29:37     36s] Read in 865 components
[08/27 23:29:37     36s]   799 core components: 47 unplaced, 0 placed, 752 fixed
[08/27 23:29:37     36s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/27 23:29:37     36s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/27 23:29:37     36s] Read in 48 logical pins
[08/27 23:29:37     36s] Read in 4 blockages
[08/27 23:29:37     36s] Read in 48 nets
[08/27 23:29:37     36s] Read in 2 special nets
[08/27 23:29:37     36s] Read in 1610 terminals
[08/27 23:29:37     36s] 2 nets selected.
[08/27 23:29:37     36s] 
[08/27 23:29:37     36s] Begin power routing ...
[08/27 23:29:37     36s] CPU time for FollowPin 0 seconds
[08/27 23:29:37     36s] CPU time for FollowPin 0 seconds
[08/27 23:29:37     36s]   Number of Block ports routed: 0  open: 400
[08/27 23:29:37     36s]   Number of Stripe ports routed: 0
[08/27 23:29:37     36s]   Number of Core ports routed: 0  open: 752
[08/27 23:29:37     36s]   Number of Power Bump ports routed: 0
[08/27 23:29:37     36s]   Number of Followpin connections: 376
[08/27 23:29:37     36s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2035.00 megs.
[08/27 23:29:37     36s] 
[08/27 23:29:37     36s] 
[08/27 23:29:37     36s] 
[08/27 23:29:37     36s]  Begin updating DB with routing results ...
[08/27 23:29:37     36s]  Updating DB with 0 via definition ...
[08/27 23:29:37     36s] sroute created 376 wires.
[08/27 23:29:37     36s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/27 23:29:37     36s] +--------+----------------+----------------+
[08/27 23:29:37     36s] |  Layer |     Created    |     Deleted    |
[08/27 23:29:37     36s] +--------+----------------+----------------+
[08/27 23:29:37     36s] | Metal1 |       376      |       NA       |
[08/27 23:29:37     36s] +--------+----------------+----------------+
[08/27 23:29:37     36s] #% End sroute (date=08/27 23:29:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1063.7M, current mem=1055.8M)
[08/27 23:29:37     36s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 23:29:37     36s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[08/27 23:29:37     36s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area $corebox
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5 -area {{348.0 348.0 1492.32 1492.02}}
[08/27 23:29:37     36s] 
[08/27 23:29:37     36s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1156.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_398' was increased to (1490.939941 816.719971) (1492.319946 820.739990) because cell geometry (1490.939941 820.260010) (1492.319946 820.739990) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_397' was increased to (348.000000 816.719971) (349.380005 820.739990) because cell geometry (348.000000 820.260010) (349.380005 820.739990) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_58' was increased to (638.460022 408.480011) (639.840027 412.500000) because cell geometry (638.460022 412.019989) (639.840027 412.500000) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_57' was increased to (348.000000 408.480011) (349.380005 412.500000) because cell geometry (348.000000 412.019989) (349.380005 412.500000) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_53' was increased to (348.000000 404.700012) (349.380005 408.720001) because cell geometry (348.000000 408.239990) (349.380005 408.720001) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_49' was increased to (348.000000 400.920013) (349.380005 404.940002) because cell geometry (348.000000 404.459991) (349.380005 404.940002) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_45' was increased to (348.000000 397.140015) (349.380005 401.160004) because cell geometry (348.000000 400.679993) (349.380005 401.160004) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_33' was increased to (348.000000 385.799988) (349.380005 389.820007) because cell geometry (348.000000 389.339996) (349.380005 389.820007) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_29' was increased to (348.000000 382.019989) (349.380005 386.040009) because cell geometry (348.000000 385.559998) (349.380005 386.040009) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_25' was increased to (348.000000 378.239990) (349.380005 382.260010) because cell geometry (348.000000 381.779999) (349.380005 382.260010) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_21' was increased to (348.000000 374.459991) (349.380005 378.480011) because cell geometry (348.000000 378.000000) (349.380005 378.480011) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (348.000000 370.679993) (349.380005 374.700012) because cell geometry (348.000000 374.220001) (349.380005 374.700012) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (348.000000 366.899994) (349.380005 370.920013) because cell geometry (348.000000 370.440002) (349.380005 370.920013) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_9' was increased to (348.000000 363.119995) (349.380005 367.140015) because cell geometry (348.000000 366.660004) (349.380005 367.140015) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_7' was increased to (348.000000 359.339996) (349.380005 363.359985) because cell geometry (348.000000 362.880005) (349.380005 363.359985) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_5' was increased to (348.000000 355.559998) (349.380005 359.579987) because cell geometry (348.000000 359.100006) (349.380005 359.579987) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_3' was increased to (348.000000 351.779999) (349.380005 355.799988) because cell geometry (348.000000 355.320007) (349.380005 355.799988) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_1' was increased to (348.000000 348.000000) (349.380005 352.019989) because cell geometry (348.000000 351.540009) (349.380005 352.019989) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_37' was increased to (348.000000 389.579987) (349.380005 393.600006) because cell geometry (348.000000 393.119995) (349.380005 393.600006) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_41' was increased to (348.000000 393.359985) (349.380005 397.380005) because cell geometry (348.000000 396.899994) (349.380005 397.380005) was outside the original block boundary.
[08/27 23:29:37     36s] Type 'man IMPPP-133' for more detail.
[08/27 23:29:37     36s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/27 23:29:37     36s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:29:37     36s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:37     36s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:37     36s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:37     36s] Starting stripe generation ...
[08/27 23:29:37     36s] Non-Default Mode Option Settings :
[08/27 23:29:37     36s]   -stapling_nets_style side_to_side
[08/27 23:29:37     36s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:37     36s] Stripe generation is complete.
[08/27 23:29:37     36s] vias are now being generated.
[08/27 23:29:37     36s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:37     36s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:38     37s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:38     37s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:38     37s] addStripe created 363 wires.
[08/27 23:29:38     37s] ViaGen created 38474 vias, deleted 0 via to avoid violation.
[08/27 23:29:38     37s] +--------+----------------+----------------+
[08/27 23:29:38     37s] |  Layer |     Created    |     Deleted    |
[08/27 23:29:38     37s] +--------+----------------+----------------+
[08/27 23:29:38     37s] |  Via1  |      19237     |        0       |
[08/27 23:29:38     37s] |  Via2  |      19237     |        0       |
[08/27 23:29:38     37s] | Metal3 |       363      |       NA       |
[08/27 23:29:38     37s] +--------+----------------+----------------+
[08/27 23:29:38     37s] # setAddStripeMode -reset
<CMD> setAddStripeMode -reset
[08/27 23:29:38     37s] -stacked_via_bottom_layer bottomLayer
[08/27 23:29:38     37s] -stacked_via_top_layer topLayer
[08/27 23:29:38     37s] -stapling_nets_style end_to_end
[08/27 23:29:38     37s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[08/27 23:29:38     37s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area $corebox
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 30 -spacing 2 -start 15 -area {{348.0 348.0 1492.32 1492.02}}
[08/27 23:29:38     37s] 
[08/27 23:29:38     37s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1156.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:38     37s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:38     37s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:38     37s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:38     37s] Starting stripe generation ...
[08/27 23:29:38     37s] Non-Default Mode Option Settings :
[08/27 23:29:38     37s]   -stapling_nets_style side_to_side
[08/27 23:29:38     37s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:38     37s] Stripe generation is complete.
[08/27 23:29:38     37s] vias are now being generated.
[08/27 23:29:38     37s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:38     37s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:39     37s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:39     37s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:39     37s] addStripe created 161 wires.
[08/27 23:29:39     37s] ViaGen created 5052 vias, deleted 0 via to avoid violation.
[08/27 23:29:39     37s] +--------+----------------+----------------+
[08/27 23:29:39     37s] |  Layer |     Created    |     Deleted    |
[08/27 23:29:39     37s] +--------+----------------+----------------+
[08/27 23:29:39     37s] |  Via3  |      5052      |        0       |
[08/27 23:29:39     37s] | Metal4 |       161      |       NA       |
[08/27 23:29:39     37s] +--------+----------------+----------------+
[08/27 23:29:39     37s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[08/27 23:29:39     37s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 3 -area $corebox
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 3 -area {{348.0 348.0 1492.32 1492.02}}
[08/27 23:29:39     37s] 
[08/27 23:29:39     37s] **ERROR: (IMPPP-305):	The absolute limits start 3.000000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1156.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:39     37s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:39     37s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:39     37s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:39     37s] Starting stripe generation ...
[08/27 23:29:39     37s] Non-Default Mode Option Settings :
[08/27 23:29:39     37s]   -stapling_nets_style side_to_side
[08/27 23:29:39     37s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:39     37s] Stripe generation is complete.
[08/27 23:29:39     37s] vias are now being generated.
[08/27 23:29:39     37s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:39     37s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:39     37s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:39     38s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:39     38s] addStripe created 261 wires.
[08/27 23:29:39     38s] ViaGen created 4966 vias, deleted 0 via to avoid violation.
[08/27 23:29:39     38s] +--------+----------------+----------------+
[08/27 23:29:39     38s] |  Layer |     Created    |     Deleted    |
[08/27 23:29:39     38s] +--------+----------------+----------------+
[08/27 23:29:39     38s] |  Via4  |      4966      |        0       |
[08/27 23:29:39     38s] | Metal5 |       261      |       NA       |
[08/27 23:29:39     38s] +--------+----------------+----------------+
[08/27 23:29:39     38s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[08/27 23:29:39     38s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area $corebox
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5 -area {{348.0 348.0 1492.32 1492.02}}
[08/27 23:29:39     38s] 
[08/27 23:29:39     38s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1156.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:39     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:39     38s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:39     38s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:39     38s] Starting stripe generation ...
[08/27 23:29:39     38s] Non-Default Mode Option Settings :
[08/27 23:29:39     38s]   -stapling_nets_style side_to_side
[08/27 23:29:39     38s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:39     38s] Stripe generation is complete.
[08/27 23:29:39     38s] vias are now being generated.
[08/27 23:29:39     38s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:40     38s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:40     38s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:40     38s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:40     38s] addStripe created 76 wires.
[08/27 23:29:40     38s] ViaGen created 4889 vias, deleted 0 via to avoid violation.
[08/27 23:29:40     38s] +--------+----------------+----------------+
[08/27 23:29:40     38s] |  Layer |     Created    |     Deleted    |
[08/27 23:29:40     38s] +--------+----------------+----------------+
[08/27 23:29:40     38s] | TopVia1|      4889      |        0       |
[08/27 23:29:40     38s] |TopMetal1|       76       |       NA       |
[08/27 23:29:40     38s] +--------+----------------+----------------+
[08/27 23:29:40     38s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[08/27 23:29:40     38s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area $corebox
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -area {{348.0 348.0 1492.32 1492.02}}
[08/27 23:29:40     38s] 
[08/27 23:29:40     38s] Initialize fgc environment(mem: 1156.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Starting stripe generation ...
[08/27 23:29:40     38s] Non-Default Mode Option Settings :
[08/27 23:29:40     38s]   -stapling_nets_style side_to_side
[08/27 23:29:40     38s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/27 23:29:40     38s] Type 'man IMPPP-4055' for more detail.
[08/27 23:29:40     38s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.3M)
[08/27 23:29:40     38s] Stripe generation is complete.
[08/27 23:29:40     38s] vias are now being generated.
[08/27 23:29:40     38s] addStripe created 77 wires.
[08/27 23:29:40     38s] ViaGen created 2926 vias, deleted 0 via to avoid violation.
[08/27 23:29:40     38s] +--------+----------------+----------------+
[08/27 23:29:40     38s] |  Layer |     Created    |     Deleted    |
[08/27 23:29:40     38s] +--------+----------------+----------------+
[08/27 23:29:40     38s] | TopVia2|      2926      |        0       |
[08/27 23:29:40     38s] |TopMetal2|       77       |       NA       |
[08/27 23:29:40     38s] +--------+----------------+----------------+
[08/27 23:29:40     38s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[08/27 23:29:40     38s] # set cmd "editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {640.07 365.06 1444.55 639.62} -uda -orthogonal_only
[08/27 23:29:40     38s] #% Begin editPowerVia (date=08/27 23:29:40, mem=1063.3M)
[08/27 23:29:40     38s] 
[08/27 23:29:40     38s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:40     39s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/27 23:29:40     39s] +--------+----------------+----------------+
[08/27 23:29:40     39s] |  Layer |     Created    |     Deleted    |
[08/27 23:29:40     39s] +--------+----------------+----------------+
[08/27 23:29:40     39s] |  Via3  |       70       |        0       |
[08/27 23:29:40     39s] |  Via4  |       614      |        0       |
[08/27 23:29:40     39s] | TopVia1|       614      |        0       |
[08/27 23:29:40     39s] +--------+----------------+----------------+
[08/27 23:29:40     39s] #% End editPowerVia (date=08/27 23:29:40, total cpu=0:00:00.2, real=0:00:00.0, peak res=1071.8M, current mem=1063.3M)
[08/27 23:29:40     39s] # set cmd "editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only"
# eval $cmd
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {640.07 365.06 1444.55 639.62} -uda -orthogonal_only
[08/27 23:29:41     39s] #% Begin editPowerVia (date=08/27 23:29:40, mem=1063.3M)
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:29:41     39s] ViaGen created 1442 vias, deleted 0 via to avoid violation.
[08/27 23:29:41     39s] +--------+----------------+----------------+
[08/27 23:29:41     39s] |  Layer |     Created    |     Deleted    |
[08/27 23:29:41     39s] +--------+----------------+----------------+
[08/27 23:29:41     39s] |  Via3  |       118      |        0       |
[08/27 23:29:41     39s] |  Via4  |       662      |        0       |
[08/27 23:29:41     39s] | TopVia1|       662      |        0       |
[08/27 23:29:41     39s] +--------+----------------+----------------+
[08/27 23:29:41     39s] #% End editPowerVia (date=08/27 23:29:41, total cpu=0:00:00.2, real=0:00:00.0, peak res=1063.3M, current mem=1063.3M)
[08/27 23:29:41     39s] ### End verbose source output for '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/PG/create_pg.tcl'.
[08/27 23:29:41     39s] <CMD> verifyPowerVia
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] ******** Start: VERIFY POWER VIA ********
[08/27 23:29:41     39s] Start Time: Wed Aug 27 23:29:41 2025
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] Check all 2 Power/Ground nets
[08/27 23:29:41     39s] *** Checking Net VDD
[08/27 23:29:41     39s] *** Checking Net VSS
[08/27 23:29:41     39s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] Begin Summary 
[08/27 23:29:41     39s]   Found no problems or warnings.
[08/27 23:29:41     39s] End Summary
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] End Time: Wed Aug 27 23:29:41 2025
[08/27 23:29:41     39s] ******** End: VERIFY POWER VIA ********
[08/27 23:29:41     39s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/27 23:29:41     39s]   (CPU Time: 0:00:00.3  MEM: 4.000M)
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] <CMD> verify_connectivity -net {VDD VSS}
[08/27 23:29:41     39s] VERIFY_CONNECTIVITY use new engine.
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] ******** Start: VERIFY CONNECTIVITY ********
[08/27 23:29:41     39s] Start Time: Wed Aug 27 23:29:41 2025
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] Design Name: croc_chip
[08/27 23:29:41     39s] Database Units: 1000
[08/27 23:29:41     39s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/27 23:29:41     39s] Error Limit = 1000; Warning Limit = 50
[08/27 23:29:41     39s] Check specified nets
[08/27 23:29:41     39s] Use 4 pthreads
[08/27 23:29:41     39s] Net VDD: dangling Wire.
[08/27 23:29:41     39s] Net VSS: dangling Wire.
[08/27 23:29:41     39s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/27 23:29:41     39s] Type 'man IMPVFC-3' for more detail.
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] Begin Summary 
[08/27 23:29:41     39s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/27 23:29:41     39s]     1000 total info(s) created.
[08/27 23:29:41     39s] End Summary
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] End Time: Wed Aug 27 23:29:41 2025
[08/27 23:29:41     39s] Time Elapsed: 0:00:00.0
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] ******** End: VERIFY CONNECTIVITY ********
[08/27 23:29:41     39s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/27 23:29:41     39s]   (CPU Time: 0:00:00.2  MEM: 26.000M)
[08/27 23:29:41     39s] 
[08/27 23:29:41     39s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[08/27 23:29:41     39s] #% Begin save design ... (date=08/27 23:29:41, mem=1066.4M)
[08/27 23:29:41     39s] % Begin Save ccopt configuration ... (date=08/27 23:29:41, mem=1066.4M)
[08/27 23:29:41     39s] % End Save ccopt configuration ... (date=08/27 23:29:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1066.4M, current mem=1066.4M)
[08/27 23:29:41     39s] % Begin Save netlist data ... (date=08/27 23:29:41, mem=1066.4M)
[08/27 23:29:41     39s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 23:29:41     40s] % End Save netlist data ... (date=08/27 23:29:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1066.7M, current mem=1066.7M)
[08/27 23:29:41     40s] Saving symbol-table file in separate thread ...
[08/27 23:29:41     40s] Saving congestion map file in separate thread ...
[08/27 23:29:41     40s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 23:29:41     40s] % Begin Save AAE data ... (date=08/27 23:29:41, mem=1066.9M)
[08/27 23:29:41     40s] Saving AAE Data ...
[08/27 23:29:41     40s] % End Save AAE data ... (date=08/27 23:29:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1066.9M, current mem=1066.9M)
[08/27 23:29:41     40s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/27 23:29:41     40s] Saving mode setting ...
[08/27 23:29:41     40s] Saving global file ...
[08/27 23:29:42     40s] Saving Drc markers ...
[08/27 23:29:42     40s] ... 1004 markers are saved ...
[08/27 23:29:42     40s] ... 0 geometry drc markers are saved ...
[08/27 23:29:42     40s] ... 0 antenna drc markers are saved ...
[08/27 23:29:42     40s] % Begin Save routing data ... (date=08/27 23:29:42, mem=1067.5M)
[08/27 23:29:42     40s] Saving route file ...
[08/27 23:29:42     40s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1173.9M) ***
[08/27 23:29:42     40s] % End Save routing data ... (date=08/27 23:29:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1067.7M, current mem=1067.7M)
[08/27 23:29:42     40s] Saving special route data file in separate thread ...
[08/27 23:29:42     40s] Saving PG file in separate thread ...
[08/27 23:29:42     40s] Saving placement file in separate thread ...
[08/27 23:29:42     40s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 23:29:42     40s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 23:29:42 2025)
[08/27 23:29:42     40s] Save Adaptive View Pruning View Names to Binary file
[08/27 23:29:42     40s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1227.9M) ***
[08/27 23:29:42     40s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:42     40s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1211.9M) ***
[08/27 23:29:42     40s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:42     40s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:42     40s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/27 23:29:42     40s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1195.9M) ***
[08/27 23:29:42     40s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:42     40s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:42     40s] % Begin Save power constraints data ... (date=08/27 23:29:42, mem=1068.2M)
[08/27 23:29:42     40s] % End Save power constraints data ... (date=08/27 23:29:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1068.2M, current mem=1068.2M)
[08/27 23:29:47     44s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/27 23:29:48     45s] #% End save design ... (date=08/27 23:29:48, total cpu=0:00:05.1, real=0:00:07.0, peak res=1097.4M, current mem=1068.4M)
[08/27 23:29:48     45s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 23:29:48     45s] 
[08/27 23:29:48     45s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[08/27 23:29:48     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:1170.9M
[08/27 23:29:48     45s] #spOpts: VtWidth mergeVia=F 
[08/27 23:29:48     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1170.9M
[08/27 23:29:48     45s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1170.9M
[08/27 23:29:48     45s] Core basic site is CoreSite
[08/27 23:29:48     45s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:29:48     45s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/27 23:29:48     45s] SiteArray: use 3,092,480 bytes
[08/27 23:29:48     45s] SiteArray: current memory after site array memory allocation 1170.9M
[08/27 23:29:48     45s] SiteArray: FP blocked sites are writable
[08/27 23:29:48     45s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:29:48     45s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1170.9M
[08/27 23:29:48     45s] Process 60361 wires and vias for routing blockage analysis
[08/27 23:29:48     45s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.128, REAL:0.034, MEM:1170.9M
[08/27 23:29:48     45s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.199, REAL:0.069, MEM:1170.9M
[08/27 23:29:48     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.213, REAL:0.084, MEM:1170.9M
[08/27 23:29:48     45s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1170.9MB).
[08/27 23:29:48     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.277, REAL:0.148, MEM:1170.9M
[08/27 23:29:48     45s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 23:29:48     45s] Type 'man IMPSP-5134' for more detail.
[08/27 23:29:48     45s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 23:29:48     45s] Type 'man IMPSP-5134' for more detail.
[08/27 23:29:48     45s] For 7352 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/27 23:29:48     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1171.9M
[08/27 23:29:48     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1171.9M
[08/27 23:29:48     45s] All LLGs are deleted
[08/27 23:29:48     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1171.9M
[08/27 23:29:48     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1171.9M
[08/27 23:29:48     45s] Inserted 7352 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/27 23:29:48     45s] <CMD> saveDesign SAVED/00_init_design.invs
[08/27 23:29:48     45s] #% Begin save design ... (date=08/27 23:29:48, mem=1069.4M)
[08/27 23:29:48     45s] % Begin Save ccopt configuration ... (date=08/27 23:29:48, mem=1069.4M)
[08/27 23:29:48     45s] % End Save ccopt configuration ... (date=08/27 23:29:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.7M, current mem=1069.7M)
[08/27 23:29:48     45s] % Begin Save netlist data ... (date=08/27 23:29:48, mem=1069.7M)
[08/27 23:29:48     45s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 23:29:48     45s] % End Save netlist data ... (date=08/27 23:29:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1069.9M, current mem=1069.9M)
[08/27 23:29:48     45s] Saving symbol-table file in separate thread ...
[08/27 23:29:48     45s] Saving congestion map file in separate thread ...
[08/27 23:29:48     45s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 23:29:48     45s] % Begin Save AAE data ... (date=08/27 23:29:48, mem=1069.9M)
[08/27 23:29:48     45s] Saving AAE Data ...
[08/27 23:29:48     45s] % End Save AAE data ... (date=08/27 23:29:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.9M, current mem=1069.9M)
[08/27 23:29:48     45s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/27 23:29:48     45s] Saving mode setting ...
[08/27 23:29:48     45s] Saving global file ...
[08/27 23:29:48     45s] Saving Drc markers ...
[08/27 23:29:48     45s] ... 1004 markers are saved ...
[08/27 23:29:48     45s] ... 0 geometry drc markers are saved ...
[08/27 23:29:48     45s] ... 0 antenna drc markers are saved ...
[08/27 23:29:48     45s] % Begin Save routing data ... (date=08/27 23:29:48, mem=1070.1M)
[08/27 23:29:48     45s] Saving route file ...
[08/27 23:29:49     46s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1170.4M) ***
[08/27 23:29:49     46s] % End Save routing data ... (date=08/27 23:29:49, total cpu=0:00:00.1, real=0:00:01.0, peak res=1070.2M, current mem=1070.2M)
[08/27 23:29:49     46s] Saving special route data file in separate thread ...
[08/27 23:29:49     46s] Saving PG file in separate thread ...
[08/27 23:29:49     46s] Saving placement file in separate thread ...
[08/27 23:29:49     46s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 23:29:49 2025)
[08/27 23:29:49     46s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 23:29:49     46s] Save Adaptive View Pruning View Names to Binary file
[08/27 23:29:49     46s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:49     46s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1210.4M) ***
[08/27 23:29:49     46s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1210.4M) ***
[08/27 23:29:49     46s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:49     46s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:49     46s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/27 23:29:49     46s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1194.4M) ***
[08/27 23:29:49     46s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:49     46s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:29:49     46s] % Begin Save power constraints data ... (date=08/27 23:29:49, mem=1071.7M)
[08/27 23:29:49     46s] % End Save power constraints data ... (date=08/27 23:29:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.7M, current mem=1071.7M)
[08/27 23:29:54     50s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/27 23:29:54     50s] #% End save design ... (date=08/27 23:29:54, total cpu=0:00:05.0, real=0:00:06.0, peak res=1100.6M, current mem=1071.4M)
[08/27 23:29:54     50s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 23:29:54     50s] 
[08/27 23:29:54     50s] <CMD> set_table_style -no_frame_fix_width
[08/27 23:29:54     50s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 23:29:54     50s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 23:29:54     50s] <CMD> timeDesign -prePlace -pathReports -slackReports -numPaths 1000 -prefix 00_init_design_prePlace -outDir ./rpt/00_init_design_prePlace
[08/27 23:29:54     50s] Setting timing_disable_library_data_to_data_checks to 'true'.
[08/27 23:29:54     50s] Setting timing_disable_user_data_to_data_checks to 'true'.
[08/27 23:29:55     50s] Multithreaded Timing Analysis is initialized with 4 threads
[08/27 23:29:55     50s] 
[08/27 23:29:55     50s] Set Using Default Delay Limit as 101.
[08/27 23:29:55     50s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/27 23:29:55     50s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/27 23:29:55     50s] Set Default Net Delay as 0 ps.
[08/27 23:29:55     50s] Set Default Net Load as 0 pF. 
[08/27 23:29:55     50s] Effort level <high> specified for reg2reg path_group
[08/27 23:29:55     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1330.5M
[08/27 23:29:55     52s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1330.5M
[08/27 23:29:55     52s] Fast DP-INIT is on for default
[08/27 23:29:55     52s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.073, REAL:0.032, MEM:1362.5M
[08/27 23:29:55     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.099, REAL:0.058, MEM:1362.5M
[08/27 23:29:55     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1362.5M
[08/27 23:29:55     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1362.5M
[08/27 23:29:55     52s] Starting delay calculation for Setup views
[08/27 23:29:56     53s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[08/27 23:29:56     53s] AAE DB initialization (MEM=1372.03 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 23:29:56     53s] #################################################################################
[08/27 23:29:56     53s] # Design Stage: PreRoute
[08/27 23:29:56     53s] # Design Name: croc_chip
[08/27 23:29:56     53s] # Design Mode: 90nm
[08/27 23:29:56     53s] # Analysis Mode: MMMC Non-OCV 
[08/27 23:29:56     53s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:29:56     53s] # Signoff Settings: SI Off 
[08/27 23:29:56     53s] #################################################################################
[08/27 23:29:56     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1396.1M, InitMEM = 1372.0M)
[08/27 23:29:56     53s] Calculate delays in BcWc mode...
[08/27 23:29:56     53s] Start delay calculation (fullDC) (4 T). (MEM=1396.05)
[08/27 23:29:56     53s] Start AAE Lib Loading. (MEM=1412.72)
[08/27 23:29:56     53s] End AAE Lib Loading. (MEM=1431.8 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 23:29:56     53s] End AAE Lib Interpolated Model. (MEM=1431.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 23:29:56     53s] First Iteration Infinite Tw... 
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:29:57     54s] Type 'man IMPESI-3194' for more detail.
[08/27 23:29:57     54s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:29:57     54s] Type 'man IMPESI-3199' for more detail.
[08/27 23:29:57     54s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[08/27 23:29:57     54s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:29:57     54s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[08/27 23:29:57     54s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:29:58     59s] Total number of fetched objects 39670
[08/27 23:29:58     59s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/27 23:29:58     59s] End delay calculation. (MEM=1698.89 CPU=0:00:04.7 REAL=0:00:01.0)
[08/27 23:29:58     59s] End delay calculation (fullDC). (MEM=1698.89 CPU=0:00:05.9 REAL=0:00:02.0)
[08/27 23:29:58     59s] *** CDM Built up (cpu=0:00:06.2  real=0:00:02.0  mem= 1698.9M) ***
[08/27 23:29:58     60s] *** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:03.0 totSessionCpu=0:01:00 mem=1666.9M)
[08/27 23:29:59     63s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 53.977%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/27 23:30:00     63s] Resetting back High Fanout Nets as non-ideal
[08/27 23:30:00     63s] Set Default Net Delay as 1000 ps.
[08/27 23:30:00     63s] Set Default Net Load as 0.5 pF. 
[08/27 23:30:00     63s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/27 23:30:00     63s] Total CPU time: 13.26 sec
[08/27 23:30:00     63s] Total Real time: 6.0 sec
[08/27 23:30:00     63s] Total Memory Usage: 1440.675781 Mbytes
[08/27 23:30:00     63s] 
[08/27 23:30:00     63s] =============================================================================================
[08/27 23:30:00     63s]  Final TAT Report for timeDesign
[08/27 23:30:00     63s] =============================================================================================
[08/27 23:30:00     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 23:30:00     63s] ---------------------------------------------------------------------------------------------
[08/27 23:30:00     63s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 23:30:00     63s] [ TimingUpdate           ]      1   0:00:00.3  (   5.1 % )     0:00:02.9 /  0:00:07.6    2.6
[08/27 23:30:00     63s] [ FullDelayCalc          ]      1   0:00:02.6  (  48.6 % )     0:00:02.6 /  0:00:06.6    2.5
[08/27 23:30:00     63s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:04.0 /  0:00:10.8    2.7
[08/27 23:30:00     63s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    2.1
[08/27 23:30:00     63s] [ GenerateReports        ]      1   0:00:00.9  (  16.9 % )     0:00:00.9 /  0:00:02.7    3.0
[08/27 23:30:00     63s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.3    2.1
[08/27 23:30:00     63s] [ MISC                   ]          0:00:01.3  (  24.3 % )     0:00:01.3 /  0:00:02.4    1.9
[08/27 23:30:00     63s] ---------------------------------------------------------------------------------------------
[08/27 23:30:00     63s]  timeDesign TOTAL                   0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:13.2    2.5
[08/27 23:30:00     63s] ---------------------------------------------------------------------------------------------
[08/27 23:30:00     63s] 
[08/27 23:30:03     64s] <CMD> win
[08/27 23:30:04     64s] <CMD> zoomBox 128.13100 34.90700 1678.66400 1568.30700
[08/27 23:30:04     64s] <CMD> zoomBox 472.09600 218.74300 1592.35700 1326.62500
[08/27 23:30:04     64s] <CMD> zoomBox 854.71900 442.59700 1439.50400 1020.92000
[08/27 23:30:05     64s] <CMD> zoomBox 970.67400 510.16200 1393.18200 928.00100
[08/27 23:30:05     64s] <CMD> zoomBox 1114.98000 593.84400 1335.53300 811.96000
[08/27 23:30:05     64s] <CMD> zoomBox 1158.43500 618.58800 1317.78600 776.17800
[08/27 23:30:05     64s] <CMD> zoomBox 1175.38200 628.22800 1310.83100 762.18000
[08/27 23:30:12     65s] <CMD> setMultiCpuUsage -localCpu 8
[08/27 23:30:12     65s] <CMD> setPreference ConstraintUserXGrid 0.1
[08/27 23:30:12     65s] <CMD> setPreference ConstraintUserXOffset 0.1
[08/27 23:30:12     65s] <CMD> setPreference ConstraintUserYGrid 0.1
[08/27 23:30:12     65s] <CMD> setPreference ConstraintUserYOffset 0.1
[08/27 23:30:12     65s] <CMD> setPreference SnapAllCorners 1
[08/27 23:30:12     65s] <CMD> setAnalysisMode -analysisType onchipvariation
[08/27 23:30:12     65s] <CMD> all_constraint_modes -active
[08/27 23:30:12     65s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[08/27 23:30:12     65s] <CMD> set_propagated_clock [all_clocks]
[08/27 23:30:12     65s] <CMD> current_design
[08/27 23:30:12     65s] <CMD> set_max_fanout 32 [current_design]
[08/27 23:30:12     65s] <CMD> current_design
[08/27 23:30:12     65s] <CMD> set_max_transition 0.5 [current_design] 
[08/27 23:30:12     65s] <CMD> setExtractRCMode -layerIndependent 1
[08/27 23:30:12     65s] <CMD> setExtractRCMode -defViaCap true
[08/27 23:30:12     65s] <CMD> setDesignMode -reset -congEffort
[08/27 23:30:12     65s] <CMD> setDesignMode -flowEffort standard -process 130
[08/27 23:30:12     65s] ##  Process: 130           (User Set)               
[08/27 23:30:12     65s] ##     Node: (not set)                           
[08/27 23:30:12     65s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/27 23:30:12     65s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[08/27 23:30:12     65s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/27 23:30:12     65s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[08/27 23:30:12     65s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/27 23:30:12     65s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/27 23:30:12     65s] <CMD> setDesignMode -topRoutingLayer Metal5
[08/27 23:30:12     65s] <CMD> setDesignMode -bottomRoutingLayer Metal2
[08/27 23:30:12     65s] <CMD> setDesignMode -congEffort high
[08/27 23:30:12     65s] <CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[08/27 23:30:12     65s] <CMD> set_table_style -no_frame_fix_width
[08/27 23:30:12     65s] <CMD> set_global timing_report_enable_auto_column_width true
[08/27 23:30:12     65s] <CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
[08/27 23:30:12     65s] <CMD> reset_path_group -all
[08/27 23:30:12     65s] <CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[08/27 23:30:12     65s] <CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[08/27 23:30:12     65s] <CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
[08/27 23:30:12     65s] <CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[08/27 23:30:12     65s] <CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
[08/27 23:30:12     65s] <CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
[08/27 23:30:12     65s] <CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
[08/27 23:30:12     65s] <CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
[08/27 23:30:12     65s] <CMD> setPathGroupOptions reg2reg -effortLevel high
[08/27 23:30:12     65s] Effort level <high> specified for reg2reg path_group
[08/27 23:30:12     65s] <CMD> setPathGroupOptions reg2icg -effortLevel high
[08/27 23:30:12     65s] **WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
[08/27 23:30:12     65s] Type 'man IMPOPT-3602' for more detail.
[08/27 23:30:12     65s] Effort level <high> specified for reg2icg path_group
[08/27 23:30:12     65s] <CMD> setPathGroupOptions reg2mem -effortLevel high
[08/27 23:30:12     65s] Effort level <high> specified for reg2mem path_group
[08/27 23:30:12     65s] <CMD> setPathGroupOptions mem2reg -effortLevel high
[08/27 23:30:12     65s] Effort level <high> specified for mem2reg path_group
[08/27 23:30:12     65s] <CMD> setPathGroupOptions reg2out -effortLevel low
[08/27 23:30:12     65s] Effort level <low> specified for reg2out path_group
[08/27 23:30:12     65s] <CMD> setPathGroupOptions in2reg -effortLevel low
[08/27 23:30:12     65s] Effort level <low> specified for in2reg path_group
[08/27 23:30:12     65s] <CMD> setPathGroupOptions in2icg -effortLevel low
[08/27 23:30:12     65s] **WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
[08/27 23:30:12     65s] Type 'man IMPOPT-3602' for more detail.
[08/27 23:30:12     65s] Effort level <low> specified for in2icg path_group
[08/27 23:30:12     65s] <CMD> setPathGroupOptions in2out -effortLevel low
[08/27 23:30:12     65s] Effort level <low> specified for in2out path_group
[08/27 23:30:12     65s] <CMD> reportPathGroupOptions
[08/27 23:30:12     65s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:30:12     65s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[08/27 23:30:12     65s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:30:12     65s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:30:12     65s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:30:12     65s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:30:12     65s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:30:12     65s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:30:12     65s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:30:12     65s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:30:12     65s] <CMD> setOptMode -addInstancePrefix ictc_preCTS_
[08/27 23:30:12     65s] Deleting Cell Server ...
[08/27 23:30:12     65s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:30:12     65s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:30:12     65s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:30:12     65s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[08/27 23:30:12     65s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 23:30:12     65s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 23:30:12     65s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 23:30:12     65s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 23:30:12     65s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 23:30:12     65s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 23:30:12     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1521.4M
[08/27 23:30:12     65s] #spOpts: N=130 mergeVia=F 
[08/27 23:30:12     65s] All LLGs are deleted
[08/27 23:30:12     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1521.4M
[08/27 23:30:12     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1521.4M
[08/27 23:30:12     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1521.4M
[08/27 23:30:12     65s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1521.4M
[08/27 23:30:12     65s] Core basic site is CoreSite
[08/27 23:30:12     65s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:30:12     66s] Fast DP-INIT is on for default
[08/27 23:30:12     66s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:30:12     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.115, REAL:0.038, MEM:1553.4M
[08/27 23:30:12     66s] OPERPROF:     Starting CMU at level 3, MEM:1553.4M
[08/27 23:30:12     66s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:1553.4M
[08/27 23:30:12     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.148, REAL:0.071, MEM:1553.4M
[08/27 23:30:12     66s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1553.4MB).
[08/27 23:30:12     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.209, REAL:0.133, MEM:1553.4M
[08/27 23:30:12     66s] #################################################################################
[08/27 23:30:12     66s] # Design Stage: PreRoute
[08/27 23:30:12     66s] # Design Name: croc_chip
[08/27 23:30:12     66s] # Design Mode: 130nm
[08/27 23:30:12     66s] # Analysis Mode: MMMC OCV 
[08/27 23:30:12     66s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:30:12     66s] # Signoff Settings: SI Off 
[08/27 23:30:12     66s] #################################################################################
[08/27 23:30:13     66s] AAE DB initialization (MEM=1551.45 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 23:30:13     66s] #################################################################################
[08/27 23:30:13     66s] # Design Stage: PreRoute
[08/27 23:30:13     66s] # Design Name: croc_chip
[08/27 23:30:13     66s] # Design Mode: 130nm
[08/27 23:30:13     66s] # Analysis Mode: MMMC OCV 
[08/27 23:30:13     66s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:30:13     66s] # Signoff Settings: SI Off 
[08/27 23:30:13     66s] #################################################################################
[08/27 23:30:14     67s] Topological Sorting (REAL = 0:00:01.0, MEM = 1557.7M, InitMEM = 1552.5M)
[08/27 23:30:14     67s] Calculate early delays in OCV mode...
[08/27 23:30:14     67s] Calculate late delays in OCV mode...
[08/27 23:30:14     67s] Start delay calculation (fullDC) (8 T). (MEM=1557.68)
[08/27 23:30:14     67s] Start AAE Lib Loading. (MEM=1582.56)
[08/27 23:30:14     68s] End AAE Lib Loading. (MEM=1592.1 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 23:30:14     68s] End AAE Lib Interpolated Model. (MEM=1592.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 23:30:14     68s] First Iteration Infinite Tw... 
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:30:14     68s] Type 'man IMPESI-3194' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:14     68s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio24_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:30:14     68s] Type 'man IMPESI-3199' for more detail.
[08/27 23:30:15     74s] Total number of fetched objects 39670
[08/27 23:30:15     74s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/27 23:30:15     74s] End delay calculation. (MEM=2062.9 CPU=0:00:06.1 REAL=0:00:01.0)
[08/27 23:30:16     75s] End delay calculation (fullDC). (MEM=2062.9 CPU=0:00:07.3 REAL=0:00:02.0)
[08/27 23:30:16     75s] *** CDM Built up (cpu=0:00:08.8  real=0:00:03.0  mem= 2062.9M) ***
[08/27 23:30:16     76s]    _____________________________________________________________
[08/27 23:30:16     76s]   /  Design State
[08/27 23:30:16     76s]  +--------------------------------------------------------------
[08/27 23:30:16     76s]  | unconnected nets:     5824
[08/27 23:30:16     76s]  | signal nets: 
[08/27 23:30:16     76s]  |    routed nets:        0 (0.0% routed)
[08/27 23:30:16     76s]  |     total nets:    34340
[08/27 23:30:16     76s]  | clock nets: 
[08/27 23:30:16     76s]  |    routed nets:        0 (0.0% routed)
[08/27 23:30:16     76s]  |     total nets:        7
[08/27 23:30:16     76s]  +--------------------------------------------------------------
[08/27 23:30:16     76s] **INFO: Less than half the nets are routed, this design is not in postRoute stage
[08/27 23:30:16     76s] **ERROR: (IMPOPT-7033):	When design is not placed, either all terms of the net being buffered must be placed or location of the new buffer must be given.
0
[08/27 23:36:46    116s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:36:46    116s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:36:46    116s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:36:46    116s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[08/27 23:36:46    116s] **ERROR: (IMPOPT-7033):	When design is not placed, either all terms of the net being buffered must be placed or location of the new buffer must be given.

[08/27 23:38:02    123s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:38:02    123s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:38:02    123s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:38:02    123s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[08/27 23:38:02    123s] **ERROR: (IMPOPT-7033):	When design is not placed, either all terms of the net being buffered must be placed or location of the new buffer must be given.

[08/27 23:38:12    124s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:38:12    124s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:38:12    124s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:38:12    124s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[08/27 23:38:12    124s] **ERROR: (IMPOPT-7033):	When design is not placed, either all terms of the net being buffered must be placed or location of the new buffer must be given.

[08/27 23:38:18    125s] -bottomRoutingLayer ""
[08/27 23:38:18    125s] -congEffort auto
[08/27 23:38:18    125s] -process 90
[08/27 23:38:18    125s] -topRoutingLayer ""
[08/27 23:38:19    126s] ##  Process: 90            (User Set)               
[08/27 23:38:19    126s] ##     Node: (not set)                           
[08/27 23:38:19    126s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/27 23:38:19    126s] Reset to color id 0 for i_croc_soc (croc_soc$croc_chip.i_croc_soc) and all their descendants.
[08/27 23:38:19    126s] OPERPROF: Starting spSiteCleanup(false) at level 1, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF: Finished spSiteCleanup(false) at level 1, CPU:0.003, REAL:0.003, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1618.0M
[08/27 23:38:19    126s] #spOpts: N=130 mergeVia=F 
[08/27 23:38:19    126s] All LLGs are deleted
[08/27 23:38:19    126s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1618.0M
[08/27 23:38:19    126s] Core basic site is CoreSite
[08/27 23:38:19    126s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:38:19    126s] Fast DP-INIT is on for default
[08/27 23:38:19    126s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:38:19    126s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.116, REAL:0.035, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF:       Starting CMU at level 4, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.152, REAL:0.072, MEM:1618.0M
[08/27 23:38:19    126s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1618.0MB).
[08/27 23:38:19    126s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.197, REAL:0.117, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.197, REAL:0.117, MEM:1618.0M
[08/27 23:38:19    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.1
[08/27 23:38:19    126s] OPERPROF: Starting RefinePlace at level 1, MEM:1618.0M
[08/27 23:38:19    126s] *** Starting refinePlace (0:02:06 mem=1618.0M) ***
[08/27 23:38:19    126s] Total net bbox length = 5.306e+05 (3.074e+05 2.232e+05) (ext = 1.817e+05)
[08/27 23:38:19    126s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[08/27 23:38:19    126s] Type 'man IMPSP-2022' for more detail.
[08/27 23:38:19    126s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 23:38:19    126s] Total net bbox length = 5.306e+05 (3.074e+05 2.232e+05) (ext = 1.817e+05)
[08/27 23:38:19    126s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1618.0MB
[08/27 23:38:19    126s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1618.0MB) @(0:02:06 - 0:02:06).
[08/27 23:38:19    126s] *** Finished refinePlace (0:02:06 mem=1618.0M) ***
[08/27 23:38:19    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.1
[08/27 23:38:19    126s] OPERPROF: Finished RefinePlace at level 1, CPU:0.076, REAL:0.077, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF: Starting spSiteCleanup(false) at level 1, MEM:1618.0M
[08/27 23:38:19    126s] OPERPROF: Finished spSiteCleanup(false) at level 1, CPU:0.002, REAL:0.002, MEM:1618.0M
[08/27 23:38:19    126s] -stacked_via_bottom_layer bottomLayer
[08/27 23:38:19    126s] -stacked_via_top_layer topLayer
[08/27 23:38:19    126s] -stapling_nets_style end_to_end
[08/27 23:38:19    126s] -leftEdge ""
[08/27 23:38:19    126s] -prefix ""
[08/27 23:38:19    126s] -rightEdge ""
[08/27 23:38:19    126s] Free PSO.
[08/27 23:38:19    126s] Cleaning up the current multi-corner RC extraction setup.
[08/27 23:38:19    126s] -defViaCap false
[08/27 23:38:19    126s] -enable_high_fanout false
[08/27 23:38:20    127s] Set DBUPerIGU to 1000.
[08/27 23:38:20    127s] Set net toggle Scale Factor to 1.00
[08/27 23:38:20    127s] Set Shrink Factor to 1.00000
[08/27 23:38:20    127s] Set net toggle Scale Factor to 1.00
[08/27 23:38:20    127s] Set Shrink Factor to 1.00000
[08/27 23:38:20    127s] Set net toggle Scale Factor to 1.00
[08/27 23:38:20    127s] Set Shrink Factor to 1.00000
[08/27 23:38:20    127s] 
[08/27 23:38:20    127s] *** Memory Usage v#1 (Current mem = 1224.602M, initial mem = 273.906M) ***
[08/27 23:38:20    127s] 
[08/27 23:38:20    127s] 
[08/27 23:38:20    127s] Info (SM2C): Status of key globals:
[08/27 23:38:20    127s] 	 MMMC-by-default flow     : 1
[08/27 23:38:20    127s] 	 Default MMMC objs envvar : 0
[08/27 23:38:20    127s] 	 Data portability         : 0
[08/27 23:38:20    127s] 	 MMMC PV Emulation        : 0
[08/27 23:38:20    127s] 	 MMMC debug               : 0
[08/27 23:38:20    127s] 	 Init_Design flow         : 1
[08/27 23:38:20    127s] 
[08/27 23:38:20    127s] 
[08/27 23:38:20    127s] 	 CTE SM2C global          : false
[08/27 23:38:20    127s] 	 Reporting view filter    : false
[08/27 23:38:29    128s] #% Begin Load MMMC data ... (date=08/27 23:38:29, mem=937.7M)
[08/27 23:38:30    128s] #% End Load MMMC data ... (date=08/27 23:38:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=937.7M, current mem=937.7M)
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[08/27 23:38:30    128s] Set DBUPerIGU to M1 pitch 480.
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-58' for more detail.
[08/27 23:38:30    128s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[08/27 23:38:30    128s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[08/27 23:38:30    128s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[08/27 23:38:30    128s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[08/27 23:38:30    128s] Type 'man IMPLF-61' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-200' for more detail.
[08/27 23:38:30    128s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[08/27 23:38:30    128s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/27 23:38:30    128s] Type 'man IMPLF-201' for more detail.
[08/27 23:38:30    128s] 
[08/27 23:38:30    128s] viaInitial starts at Wed Aug 27 23:38:30 2025
viaInitial ends at Wed Aug 27 23:38:30 2025

##  Check design process and node:  
##  Design tech node is not set.

[08/27 23:38:30    128s] Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/croc_mmmc.view
[08/27 23:38:30    128s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[08/27 23:38:30    129s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[08/27 23:38:30    129s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[08/27 23:38:30    129s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:38:30    129s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[08/27 23:38:30    129s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:38:30    129s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 23:38:30    129s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:38:30    129s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:38:30    129s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:38:30    129s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:38:30    129s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:38:30    129s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[08/27 23:38:30    129s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[08/27 23:38:30    129s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[08/27 23:38:30    129s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[08/27 23:38:30    129s] Library reading multithread flow ended.
[08/27 23:38:30    129s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[08/27 23:38:30    130s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[08/27 23:38:30    130s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[08/27 23:38:30    130s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:38:30    130s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:38:30    130s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:38:30    130s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:38:30    130s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:38:30    130s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:38:30    130s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:38:30    130s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:38:30    130s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:38:30    130s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:38:30    130s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[08/27 23:38:30    130s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[08/27 23:38:30    130s] Library reading multithread flow ended.
[08/27 23:38:30    130s] Ending "PreSetAnalysisView" (total cpu=0:00:01.8, real=0:00:00.0, peak res=937.7M, current mem=932.2M)
[08/27 23:38:30    130s] *** End library_loading (cpu=0.03min, real=0.00min, mem=72.0M, fe_cpu=2.17min, fe_real=9.73min, fe_mem=1291.7M) ***
[08/27 23:38:30    130s] #% Begin Load netlist data ... (date=08/27 23:38:30, mem=932.2M)
[08/27 23:38:30    130s] *** Begin netlist parsing (mem=1291.7M) ***
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[08/27 23:38:30    130s] Type 'man IMPVL-159' for more detail.
[08/27 23:38:30    130s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/27 23:38:30    130s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:38:30    130s] Created 102 new cells from 26 timing libraries.
[08/27 23:38:30    130s] Reading netlist ...
[08/27 23:38:30    130s] Backslashed names will retain backslash and a trailing blank character.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[08/27 23:38:30    130s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[08/27 23:38:30    130s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:38:30    130s] Reading verilog netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/input_data/netlist/croc_chip_yosys.v'
[08/27 23:38:31    130s] 
[08/27 23:38:31    130s] *** Memory Usage v#1 (Current mem = 1291.707M, initial mem = 273.906M) ***
[08/27 23:38:31    130s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1291.7M) ***
[08/27 23:38:31    130s] #% End Load netlist data ... (date=08/27 23:38:31, total cpu=0:00:00.4, real=0:00:01.0, peak res=942.3M, current mem=942.3M)
[08/27 23:38:31    130s] Set top cell to croc_chip.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[08/27 23:38:31    130s] Type 'man IMPTS-282' for more detail.
[08/27 23:38:31    130s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[08/27 23:38:31    130s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:38:31    130s] Hooked 232 DB cells to tlib cells.
[08/27 23:38:31    130s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=948.8M, current mem=948.8M)
[08/27 23:38:31    130s] Starting recursive module instantiation check.
[08/27 23:38:31    130s] No recursion found.
[08/27 23:38:31    130s] Building hierarchical netlist for Cell croc_chip ...
[08/27 23:38:31    131s] *** Netlist is unique.
[08/27 23:38:31    131s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[08/27 23:38:31    131s] ** info: there are 329 modules.
[08/27 23:38:31    131s] ** info: there are 34132 stdCell insts.
[08/27 23:38:31    131s] ** info: there are 64 Pad insts.
[08/27 23:38:31    131s] ** info: there are 2 macros.
[08/27 23:38:31    131s] 
[08/27 23:38:31    131s] *** Memory Usage v#1 (Current mem = 1300.707M, initial mem = 273.906M) ***
[08/27 23:38:31    131s] *info: set bottom ioPad orient R0
[08/27 23:38:31    131s] Initializing I/O assignment ...
[08/27 23:38:31    131s] Adjusting Core to Bottom to: 168.1800.
[08/27 23:38:31    131s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 23:38:31    131s] Type 'man IMPFP-3961' for more detail.
[08/27 23:38:31    131s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 23:38:31    131s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 23:38:31    131s] Set Default Net Delay as 1000 ps.
[08/27 23:38:31    131s] Set Default Net Load as 0.5 pF. 
[08/27 23:38:31    131s] Set Default Input Pin Transition as 0.1 ps.
[08/27 23:38:32    131s] Extraction setup Started 
[08/27 23:38:32    131s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/27 23:38:32    131s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/27 23:38:32    131s] Type 'man IMPEXT-2773' for more detail.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:38:32    131s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:38:32    131s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:38:32    131s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:38:32    131s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:38:32    131s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[08/27 23:38:32    131s] Type 'man IMPEXT-2776' for more detail.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:38:32    131s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/27 23:38:32    131s] Summary of Active RC-Corners : 
[08/27 23:38:32    131s]  
[08/27 23:38:32    131s]  Analysis View: func_view_wc
[08/27 23:38:32    131s]     RC-Corner Name        : default_rc_corner
[08/27 23:38:32    131s]     RC-Corner Index       : 0
[08/27 23:38:32    131s]     RC-Corner Temperature : 25 Celsius
[08/27 23:38:32    131s]     RC-Corner Cap Table   : ''
[08/27 23:38:32    131s]     RC-Corner PreRoute Res Factor         : 1
[08/27 23:38:32    131s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 23:38:32    131s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 23:38:32    131s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 23:38:32    131s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 23:38:32    131s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 23:38:32    131s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 23:38:32    131s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 23:38:32    131s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 23:38:32    131s]  
[08/27 23:38:32    131s]  Analysis View: func_view_bc
[08/27 23:38:32    131s]     RC-Corner Name        : default_rc_corner
[08/27 23:38:32    131s]     RC-Corner Index       : 0
[08/27 23:38:32    131s]     RC-Corner Temperature : 25 Celsius
[08/27 23:38:32    131s]     RC-Corner Cap Table   : ''
[08/27 23:38:32    131s]     RC-Corner PreRoute Res Factor         : 1
[08/27 23:38:32    131s]     RC-Corner PreRoute Cap Factor         : 1
[08/27 23:38:32    131s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/27 23:38:32    131s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/27 23:38:32    131s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/27 23:38:32    131s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[08/27 23:38:32    131s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/27 23:38:32    131s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/27 23:38:32    131s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/27 23:38:32    131s] LayerId::1 widthSet size::1
[08/27 23:38:32    131s] LayerId::2 widthSet size::1
[08/27 23:38:32    131s] LayerId::3 widthSet size::1
[08/27 23:38:32    131s] LayerId::4 widthSet size::1
[08/27 23:38:32    131s] LayerId::5 widthSet size::1
[08/27 23:38:32    131s] LayerId::6 widthSet size::1
[08/27 23:38:32    131s] LayerId::7 widthSet size::1
[08/27 23:38:32    131s] Updating RC grid for preRoute extraction ...
[08/27 23:38:32    131s] Initializing multi-corner resistance tables ...
[08/27 23:38:32    131s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 23:38:32    131s] {RT default_rc_corner 0 7 7 {6 0} 1}
[08/27 23:38:32    131s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[08/27 23:38:32    131s] *Info: initialize multi-corner CTS.
[08/27 23:38:32    131s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=978.5M, current mem=978.5M)
[08/27 23:38:32    132s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 23:38:32    132s] Current (total cpu=0:02:12, real=0:09:46, peak res=1522.2M, current mem=1205.8M)
[08/27 23:38:32    132s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 23:38:32    132s] 
[08/27 23:38:32    132s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 23:38:32    132s] 
[08/27 23:38:32    132s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 23:38:32    132s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1231.2M, current mem=1231.2M)
[08/27 23:38:32    132s] Current (total cpu=0:02:12, real=0:09:46, peak res=1522.2M, current mem=1231.2M)
[08/27 23:38:32    132s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[08/27 23:38:32    132s] Current (total cpu=0:02:12, real=0:09:46, peak res=1522.2M, current mem=1231.2M)
[08/27 23:38:32    132s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[08/27 23:38:32    132s] 
[08/27 23:38:32    132s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[08/27 23:38:32    132s] 
[08/27 23:38:32    132s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[08/27 23:38:32    132s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1231.5M, current mem=1231.5M)
[08/27 23:38:32    132s] Current (total cpu=0:02:13, real=0:09:46, peak res=1522.2M, current mem=1231.5M)
[08/27 23:38:32    132s] Creating Cell Server ...(0, 1, 1, 1)
[08/27 23:38:32    132s] Summary for sequential cells identification: 
[08/27 23:38:32    132s]   Identified SBFF number: 3
[08/27 23:38:32    132s]   Identified MBFF number: 0
[08/27 23:38:32    132s]   Identified SB Latch number: 0
[08/27 23:38:32    132s]   Identified MB Latch number: 0
[08/27 23:38:32    132s]   Not identified SBFF number: 0
[08/27 23:38:32    132s]   Not identified MBFF number: 0
[08/27 23:38:32    132s]   Not identified SB Latch number: 0
[08/27 23:38:32    132s]   Not identified MB Latch number: 0
[08/27 23:38:32    132s]   Number of sequential cells which are not FFs: 7
[08/27 23:38:32    132s] Total number of combinational cells: 62
[08/27 23:38:32    132s] Total number of sequential cells: 10
[08/27 23:38:32    132s] Total number of tristate cells: 6
[08/27 23:38:32    132s] Total number of level shifter cells: 0
[08/27 23:38:32    132s] Total number of power gating cells: 0
[08/27 23:38:32    132s] Total number of isolation cells: 0
[08/27 23:38:32    132s] Total number of power switch cells: 0
[08/27 23:38:32    132s] Total number of pulse generator cells: 0
[08/27 23:38:32    132s] Total number of always on buffers: 0
[08/27 23:38:32    132s] Total number of retention cells: 0
[08/27 23:38:32    132s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[08/27 23:38:32    132s] Total number of usable buffers: 5
[08/27 23:38:32    132s] List of unusable buffers:
[08/27 23:38:32    132s] Total number of unusable buffers: 0
[08/27 23:38:32    132s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[08/27 23:38:32    132s] Total number of usable inverters: 5
[08/27 23:38:32    132s] List of unusable inverters:
[08/27 23:38:32    132s] Total number of unusable inverters: 0
[08/27 23:38:32    132s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[08/27 23:38:32    132s] Total number of identified usable delay cells: 3
[08/27 23:38:32    132s] List of identified unusable delay cells:
[08/27 23:38:32    132s] Total number of identified unusable delay cells: 0
[08/27 23:38:32    132s] Creating Cell Server, finished. 
[08/27 23:38:32    132s] 
[08/27 23:38:32    132s] Deleting Cell Server ...
[08/27 23:38:32    132s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1231.7M, current mem=1231.7M)
[08/27 23:38:32    132s] Creating Cell Server ...(0, 0, 0, 0)
[08/27 23:38:32    132s] Summary for sequential cells identification: 
[08/27 23:38:32    132s]   Identified SBFF number: 3
[08/27 23:38:32    132s]   Identified MBFF number: 0
[08/27 23:38:32    132s]   Identified SB Latch number: 0
[08/27 23:38:32    132s]   Identified MB Latch number: 0
[08/27 23:38:32    132s]   Not identified SBFF number: 0
[08/27 23:38:32    132s]   Not identified MBFF number: 0
[08/27 23:38:32    132s]   Not identified SB Latch number: 0
[08/27 23:38:32    132s]   Not identified MB Latch number: 0
[08/27 23:38:32    132s]   Number of sequential cells which are not FFs: 7
[08/27 23:38:32    132s]  Visiting view : func_view_wc
[08/27 23:38:32    132s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/27 23:38:32    132s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/27 23:38:32    132s]  Visiting view : func_view_bc
[08/27 23:38:32    132s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/27 23:38:32    132s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/27 23:38:32    132s]  Setting StdDelay to 37.70
[08/27 23:38:32    132s] Creating Cell Server, finished. 
[08/27 23:38:32    132s] 
[08/27 23:38:32    132s] 
[08/27 23:38:32    132s] *** Summary of all messages that are not suppressed in this session:
[08/27 23:38:32    132s] Severity  ID               Count  Summary                                  
[08/27 23:38:32    132s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[08/27 23:38:32    132s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[08/27 23:38:32    132s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/27 23:38:32    132s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/27 23:38:33    132s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[08/27 23:38:33    132s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[08/27 23:38:33    132s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[08/27 23:38:33    132s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[08/27 23:38:33    132s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[08/27 23:38:33    132s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[08/27 23:38:33    132s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[08/27 23:38:33    132s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[08/27 23:38:33    132s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[08/27 23:38:33    132s] *** Message Summary: 497 warning(s), 0 error(s)
[08/27 23:38:33    132s] 
[08/27 23:38:33    132s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 23:38:33    132s] Type 'man IMPFP-3961' for more detail.
[08/27 23:38:33    132s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[08/27 23:38:33    132s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 23:38:33    132s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/27 23:38:33    132s] #% Begin save design ... (date=08/27 23:38:33, mem=1232.5M)
[08/27 23:38:33    132s] % Begin Save ccopt configuration ... (date=08/27 23:38:33, mem=1232.5M)
[08/27 23:38:33    132s] % End Save ccopt configuration ... (date=08/27 23:38:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1232.7M, current mem=1232.7M)
[08/27 23:38:33    132s] % Begin Save netlist data ... (date=08/27 23:38:33, mem=1232.7M)
[08/27 23:38:33    132s] Writing Binary DB to SAVED/00_init_design_init.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 23:38:33    132s] % End Save netlist data ... (date=08/27 23:38:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1234.1M, current mem=1234.1M)
[08/27 23:38:33    132s] Saving symbol-table file in separate thread ...
[08/27 23:38:33    132s] Saving congestion map file in separate thread ...
[08/27 23:38:33    132s] Saving congestion map file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 23:38:33    132s] % Begin Save AAE data ... (date=08/27 23:38:33, mem=1234.9M)
[08/27 23:38:33    132s] Saving AAE Data ...
[08/27 23:38:33    133s] AAE DB initialization (MEM=1531.28 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/27 23:38:33    133s] % End Save AAE data ... (date=08/27 23:38:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1241.2M, current mem=1241.2M)
[08/27 23:38:33    133s] Saving preference file SAVED/00_init_design_init.invs.dat.tmp/gui.pref.tcl ...
[08/27 23:38:33    133s] Saving mode setting ...
[08/27 23:38:33    133s] Saving global file ...
[08/27 23:38:33    133s] Saving Drc markers ...
[08/27 23:38:33    133s] ... No Drc file written since there is no markers found.
[08/27 23:38:33    133s] % Begin Save routing data ... (date=08/27 23:38:33, mem=1241.9M)
[08/27 23:38:33    133s] Saving route file ...
[08/27 23:38:33    133s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1531.8M) ***
[08/27 23:38:33    133s] % End Save routing data ... (date=08/27 23:38:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1242.2M, current mem=1242.2M)
[08/27 23:38:33    133s] Saving special route data file in separate thread ...
[08/27 23:38:33    133s] Saving PG Conn data in separate thread ...
[08/27 23:38:33    133s] Saving placement file in separate thread ...
[08/27 23:38:33    133s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 23:38:33    133s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:33    133s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:33    133s] Save Adaptive View Pruning View Names to Binary file
[08/27 23:38:33    133s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1545.8M) ***
[08/27 23:38:33    133s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:33    133s] Saving property file SAVED/00_init_design_init.invs.dat.tmp/croc_chip.prop
[08/27 23:38:33    133s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1545.8M) ***
[08/27 23:38:34    133s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:34    133s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:34    133s] % Begin Save power constraints data ... (date=08/27 23:38:34, mem=1243.0M)
[08/27 23:38:34    133s] % End Save power constraints data ... (date=08/27 23:38:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1243.0M, current mem=1243.0M)
[08/27 23:38:39    137s] Generated self-contained design 00_init_design_init.invs.dat.tmp
[08/27 23:38:39    137s] #% End save design ... (date=08/27 23:38:39, total cpu=0:00:04.9, real=0:00:06.0, peak res=1244.3M, current mem=1244.3M)
[08/27 23:38:39    137s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 23:38:39    137s] 
[08/27 23:38:39    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1531.9M
[08/27 23:38:39    137s] All LLGs are deleted
[08/27 23:38:39    137s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1532.9M
[08/27 23:38:39    137s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1532.9M
[08/27 23:38:39    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1533.9M
[08/27 23:38:39    137s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1533.9M
[08/27 23:38:39    137s] Core basic site is CoreSite
[08/27 23:38:39    137s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:38:39    137s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/27 23:38:39    137s] SiteArray: use 3,092,480 bytes
[08/27 23:38:39    137s] SiteArray: current memory after site array memory allocation 1534.9M
[08/27 23:38:39    137s] SiteArray: FP blocked sites are writable
[08/27 23:38:39    137s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:38:39    137s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1534.9M
[08/27 23:38:39    137s] Process 0 wires and vias for routing blockage analysis
[08/27 23:38:39    137s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1534.9M
[08/27 23:38:39    137s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.028, MEM:1534.9M
[08/27 23:38:39    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.043, MEM:1534.9M
[08/27 23:38:39    137s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1534.9MB).
[08/27 23:38:39    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.134, REAL:0.127, MEM:1534.9M
[08/27 23:38:39    137s] *info: running library checker ... with 4 cpus
[08/27 23:38:39    137s] 
[08/27 23:38:39    137s] 
[08/27 23:38:39    137s] *info: total 81 cells checked.
[08/27 23:38:39    137s] [check_library] saving report file "check_library.rpt" ... 
[08/27 23:38:39    137s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[08/27 23:38:39    137s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1534.9M
[08/27 23:38:39    137s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1534.9M
[08/27 23:38:39    137s] All LLGs are deleted
[08/27 23:38:39    137s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1534.9M
[08/27 23:38:39    137s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1534.9M
[08/27 23:38:39    137s] [CPU] check_library (cpu=0:00:00.2, real=0:00:00.0, mem=1534.9MB) @(0:02:18 - 0:02:18).
[08/27 23:38:39    137s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 23:38:39    137s] Type 'man IMPFP-3961' for more detail.
[08/27 23:38:39    137s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/27 23:38:39    137s] Type 'man IMPFP-3961' for more detail.
[08/27 23:38:39    137s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[08/27 23:38:39    137s] Checking routing tracks.....
[08/27 23:38:39    137s] Checking other grids.....
[08/27 23:38:39    137s] Checking FINFET Grid is on Manufacture Grid.....
[08/27 23:38:39    137s] Checking core/die box is on Grid.....
[08/27 23:38:39    137s] **WARN: (IMPFP-7238):	CORE's corner: (348.0000000000 , 348.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 23:38:39    137s] **WARN: (IMPFP-7238):	CORE's corner: (1492.3200000000 , 1492.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/27 23:38:39    137s] Checking snap rule ......
[08/27 23:38:39    137s] Checking Row is on grid......
[08/27 23:38:39    137s] Checking AreaIO row.....
[08/27 23:38:39    137s] Checking row out of die ...
[08/27 23:38:39    137s] Checking routing blockage.....
[08/27 23:38:39    137s] Checking components.....
[08/27 23:38:39    137s] Checking IO Pads out of die...
[08/27 23:38:39    137s] Checking constraints (guide/region/fence).....
[08/27 23:38:39    137s] Checking groups.....
[08/27 23:38:39    137s] 
[08/27 23:38:39    137s] Checking Preroutes.....
[08/27 23:38:39    137s] No. of regular pre-routes not on tracks : 0 
[08/27 23:38:39    137s] 
[08/27 23:38:39    137s] Reporting Utilizations.....
[08/27 23:38:39    137s] 
[08/27 23:38:39    137s] Core utilization  = 58.094235
[08/27 23:38:39    137s] Effective Utilizations
[08/27 23:38:39    137s] Extracting standard cell pins and blockage ...... 
[08/27 23:38:39    137s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 23:38:39    137s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 23:38:39    137s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 23:38:39    137s] Type 'man IMPTR-2108' for more detail.
[08/27 23:38:39    137s]  As a result, your trialRoute congestion could be incorrect.
[08/27 23:38:39    137s] Pin and blockage extraction finished
[08/27 23:38:39    137s] Extracting macro/IO cell pins and blockage ...... 
[08/27 23:38:39    137s] Pin and blockage extraction finished
[08/27 23:38:39    137s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1534.9M
[08/27 23:38:39    137s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1534.9M
[08/27 23:38:39    137s] Core basic site is CoreSite
[08/27 23:38:39    137s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:38:39    137s] Fast DP-INIT is on for default
[08/27 23:38:39    137s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:38:39    137s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.027, REAL:0.019, MEM:1534.9M
[08/27 23:38:39    137s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.026, MEM:1534.9M
[08/27 23:38:39    137s] Average module density = 0.582.
[08/27 23:38:39    137s] Density for the design = 0.582.
[08/27 23:38:39    137s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 719968 sites (1306310 um^2).
[08/27 23:38:39    137s] Pin Density = 0.1813.
[08/27 23:38:39    137s]             = total # of pins 130541 / total area 719968.
[08/27 23:38:39    137s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1534.9M
[08/27 23:38:39    137s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1534.9M
[08/27 23:38:39    137s] 
[08/27 23:38:39    137s] *** Summary of all messages that are not suppressed in this session:
[08/27 23:38:39    137s] Severity  ID               Count  Summary                                  
[08/27 23:38:39    137s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/27 23:38:39    137s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/27 23:38:39    137s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/27 23:38:39    137s] *** Message Summary: 4 warning(s), 0 error(s)
[08/27 23:38:39    137s] 
[08/27 23:38:39    138s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[08/27 23:38:39    138s] **WARN: (IMPREPO-207):	There are 2 Cells dimensions not multiple integer of site.
[08/27 23:38:39    138s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[08/27 23:38:39    138s] OPERPROF: Starting checkPlace at level 1, MEM:1534.9M
[08/27 23:38:39    138s] All LLGs are deleted
[08/27 23:38:39    138s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1534.9M
[08/27 23:38:39    138s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1534.9M
[08/27 23:38:39    138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1534.9M
[08/27 23:38:39    138s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1534.9M
[08/27 23:38:39    138s] Core basic site is CoreSite
[08/27 23:38:39    138s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:38:39    138s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/27 23:38:39    138s] SiteArray: use 3,092,480 bytes
[08/27 23:38:39    138s] SiteArray: current memory after site array memory allocation 1534.9M
[08/27 23:38:39    138s] SiteArray: FP blocked sites are writable
[08/27 23:38:39    138s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:38:39    138s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1534.9M
[08/27 23:38:39    138s] Process 0 wires and vias for routing blockage analysis
[08/27 23:38:39    138s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.002, REAL:0.002, MEM:1534.9M
[08/27 23:38:39    138s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.026, REAL:0.019, MEM:1534.9M
[08/27 23:38:39    138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.022, MEM:1534.9M
[08/27 23:38:39    138s] Begin checking placement ... (start mem=1534.9M, init mem=1534.9M)
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] Running CheckPlace using 4 threads!...
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] ...checkPlace MT is done!
[08/27 23:38:39    138s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1534.9M
[08/27 23:38:39    138s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.005, MEM:1534.9M
[08/27 23:38:39    138s] *info: Recommended don't use cell = 0           
[08/27 23:38:39    138s] *info: Placed = 2              (Fixed = 2)
[08/27 23:38:39    138s] *info: Unplaced = 34132       
[08/27 23:38:39    138s] Placement Density:53.11%(574165/1081147)
[08/27 23:38:39    138s] Placement Density (including fixed std cells):53.11%(574165/1081147)
[08/27 23:38:39    138s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1534.9M
[08/27 23:38:39    138s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1534.9M
[08/27 23:38:39    138s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1534.9M)
[08/27 23:38:39    138s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.094, MEM:1534.9M
[08/27 23:38:39    138s] ############################################################################
[08/27 23:38:39    138s] # Innovus Netlist Design Rule Check
[08/27 23:38:39    138s] # Wed Aug 27 23:38:39 2025

[08/27 23:38:39    138s] ############################################################################
[08/27 23:38:39    138s] Design: croc_chip
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] ------ Design Summary:
[08/27 23:38:39    138s] Total Standard Cell Number   (cells) : 34132
[08/27 23:38:39    138s] Total Block Cell Number      (cells) : 2
[08/27 23:38:39    138s] Total I/O Pad Cell Number    (cells) : 64
[08/27 23:38:39    138s] Total Standard Cell Area     ( um^2) : 574165.07
[08/27 23:38:39    138s] Total Block Cell Area        ( um^2) : 186361.07
[08/27 23:38:39    138s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] ------ Design Statistics:
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] Number of Instances            : 34198
[08/27 23:38:39    138s] Number of Non-uniquified Insts : 34197
[08/27 23:38:39    138s] Number of Nets                 : 40173
[08/27 23:38:39    138s] Average number of Pins per Net : 3.25
[08/27 23:38:39    138s] Maximum number of Pins in Net  : 5002
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] ------ I/O Port summary
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] Number of Primary I/O Ports    : 48
[08/27 23:38:39    138s] Number of Input Ports          : 9
[08/27 23:38:39    138s] Number of Output Ports         : 7
[08/27 23:38:39    138s] Number of Bidirectional Ports  : 32
[08/27 23:38:39    138s] Number of Power/Ground Ports   : 0
[08/27 23:38:39    138s] Number of Floating Ports                     *: 0
[08/27 23:38:39    138s] Number of Ports Connected to Multiple Pads   *: 0
[08/27 23:38:39    138s] Number of Ports Connected to Core Instances   : 0
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] ------ Design Rule Checking:
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] Number of Output Pins connect to Power/Ground *: 0
[08/27 23:38:39    138s] Number of Insts with Input Pins tied together ?: 100
[08/27 23:38:39    138s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[08/27 23:38:39    138s] Number of Input/InOut Floating Pins            : 0
[08/27 23:38:39    138s] Number of Output Floating Pins                 : 0
[08/27 23:38:39    138s] Number of Output Term Marked TieHi/Lo         *: 0
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[08/27 23:38:39    138s] Number of nets with tri-state drivers          : 32
[08/27 23:38:39    138s] Number of nets with parallel drivers           : 0
[08/27 23:38:39    138s] Number of nets with multiple drivers           : 0
[08/27 23:38:39    138s] Number of nets with no driver (No FanIn)       : 0
[08/27 23:38:39    138s] Number of Output Floating nets (No FanOut)     : 5291
[08/27 23:38:39    138s] Number of High Fanout nets (>50)               : 10
[08/27 23:38:39    138s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[08/27 23:38:39    138s] Checking for any assigns in the netlist...
[08/27 23:38:39    138s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[08/27 23:38:39    138s]   csr_pmp_cfg_o_0_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_1_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_2_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_3_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_4_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_5_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_6_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_7_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_8_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_9_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_10_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_11_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_12_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_13_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_14_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_15_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_16_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_17_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_18_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_19_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_20_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_21_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_22_ _3288_
[08/27 23:38:39    138s]   csr_pmp_cfg_o_23_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_0_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_1_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_2_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_3_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_4_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_5_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_6_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_7_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_8_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_9_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_10_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_11_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_12_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_13_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_14_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_15_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_16_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_17_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_18_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_19_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_20_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_21_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_22_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_23_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_24_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_25_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_26_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_27_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_28_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_29_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_30_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_31_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_32_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_33_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_34_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_35_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_36_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_37_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_38_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_39_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_40_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_41_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_42_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_43_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_44_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_45_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_46_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_47_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_48_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_49_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_50_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_51_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_52_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_53_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_54_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_55_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_56_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_57_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_58_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_59_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_60_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_61_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_62_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_63_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_64_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_65_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_66_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_67_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_68_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_69_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_70_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_71_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_72_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_73_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_74_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_75_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_76_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_77_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_78_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_79_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_80_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_81_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_82_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_83_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_84_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_85_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_86_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_87_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_88_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_89_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_90_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_91_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_92_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_93_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_94_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_95_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_96_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_97_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_98_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_99_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_100_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_101_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_102_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_103_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_104_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_105_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_106_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_107_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_108_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_109_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_110_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_111_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_112_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_113_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_114_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_115_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_116_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_117_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_118_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_119_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_120_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_121_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_122_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_123_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_124_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_125_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_126_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_127_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_128_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_129_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_130_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_131_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_132_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_133_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_134_ _3288_
[08/27 23:38:39    138s]   csr_pmp_addr_o_135_ _3288_
[08/27 23:38:39    138s]   csr_pmp_mseccfg_o_0_ _3288_
[08/27 23:38:39    138s]   csr_pmp_mseccfg_o_1_ _3288_
[08/27 23:38:39    138s]   csr_pmp_mseccfg_o_2_ _3288_
[08/27 23:38:39    138s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[08/27 23:38:39    138s]   data_addr_o_0_ _4950_
[08/27 23:38:39    138s]   data_addr_o_1_ _4950_
[08/27 23:38:39    138s]   instr_addr_o_0_ _4950_
[08/27 23:38:39    138s]   instr_addr_o_1_ _4950_
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 23:38:39    138s]   data_o_1_ async_data_i_1_
[08/27 23:38:39    138s]   data_o_0_ async_data_i_0_
[08/27 23:38:39    138s]   ack_dst_q async_ack_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 23:38:39    138s]   req_src_q async_req_o
[08/27 23:38:39    138s]   data_src_q_1_ async_data_o_1_
[08/27 23:38:39    138s]   data_src_q_0_ async_data_o_0_
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 23:38:39    138s]   ack_dst_q async_ack_o
[08/27 23:38:39    138s]   data_o_0_ async_data_i_0_
[08/27 23:38:39    138s]   data_o_1_ async_data_i_1_
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 23:38:39    138s]   req_src_q async_req_o
[08/27 23:38:39    138s]   data_src_q_1_ async_data_o_1_
[08/27 23:38:39    138s]   data_src_q_0_ async_data_o_0_
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[08/27 23:38:39    138s]   reg_q_2_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[08/27 23:38:39    138s]   data_dst_q_9_ data_o_9_
[08/27 23:38:39    138s]   data_dst_q_8_ data_o_8_
[08/27 23:38:39    138s]   data_dst_q_7_ data_o_7_
[08/27 23:38:39    138s]   data_dst_q_6_ data_o_6_
[08/27 23:38:39    138s]   data_dst_q_5_ data_o_5_
[08/27 23:38:39    138s]   data_dst_q_4_ data_o_4_
[08/27 23:38:39    138s]   data_dst_q_40_ data_o_40_
[08/27 23:38:39    138s]   data_dst_q_3_ data_o_3_
[08/27 23:38:39    138s]   data_dst_q_39_ data_o_39_
[08/27 23:38:39    138s]   data_dst_q_38_ data_o_38_
[08/27 23:38:39    138s]   data_dst_q_37_ data_o_37_
[08/27 23:38:39    138s]   data_dst_q_36_ data_o_36_
[08/27 23:38:39    138s]   data_dst_q_35_ data_o_35_
[08/27 23:38:39    138s]   data_dst_q_34_ data_o_34_
[08/27 23:38:39    138s]   data_dst_q_33_ data_o_33_
[08/27 23:38:39    138s]   data_dst_q_32_ data_o_32_
[08/27 23:38:39    138s]   data_dst_q_31_ data_o_31_
[08/27 23:38:39    138s]   data_dst_q_30_ data_o_30_
[08/27 23:38:39    138s]   data_dst_q_2_ data_o_2_
[08/27 23:38:39    138s]   data_dst_q_29_ data_o_29_
[08/27 23:38:39    138s]   data_dst_q_28_ data_o_28_
[08/27 23:38:39    138s]   data_dst_q_27_ data_o_27_
[08/27 23:38:39    138s]   data_dst_q_26_ data_o_26_
[08/27 23:38:39    138s]   data_dst_q_25_ data_o_25_
[08/27 23:38:39    138s]   data_dst_q_24_ data_o_24_
[08/27 23:38:39    138s]   data_dst_q_23_ data_o_23_
[08/27 23:38:39    138s]   data_dst_q_22_ data_o_22_
[08/27 23:38:39    138s]   data_dst_q_21_ data_o_21_
[08/27 23:38:39    138s]   data_dst_q_20_ data_o_20_
[08/27 23:38:39    138s]   data_dst_q_1_ data_o_1_
[08/27 23:38:39    138s]   data_dst_q_19_ data_o_19_
[08/27 23:38:39    138s]   data_dst_q_18_ data_o_18_
[08/27 23:38:39    138s]   data_dst_q_17_ data_o_17_
[08/27 23:38:39    138s]   data_dst_q_16_ data_o_16_
[08/27 23:38:39    138s]   data_dst_q_15_ data_o_15_
[08/27 23:38:39    138s]   data_dst_q_14_ data_o_14_
[08/27 23:38:39    138s]   data_dst_q_13_ data_o_13_
[08/27 23:38:39    138s]   data_dst_q_12_ data_o_12_
[08/27 23:38:39    138s]   data_dst_q_11_ data_o_11_
[08/27 23:38:39    138s]   data_dst_q_10_ data_o_10_
[08/27 23:38:39    138s]   data_dst_q_0_ data_o_0_
[08/27 23:38:39    138s]   ack_dst_q async_ack_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[08/27 23:38:39    138s]   reg_q_2_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[08/27 23:38:39    138s]   req_src_q async_req_o
[08/27 23:38:39    138s]   data_src_q_9_ async_data_o_9_
[08/27 23:38:39    138s]   data_src_q_8_ async_data_o_8_
[08/27 23:38:39    138s]   data_src_q_7_ async_data_o_7_
[08/27 23:38:39    138s]   data_src_q_6_ async_data_o_6_
[08/27 23:38:39    138s]   data_src_q_5_ async_data_o_5_
[08/27 23:38:39    138s]   data_src_q_4_ async_data_o_4_
[08/27 23:38:39    138s]   data_src_q_40_ async_data_o_40_
[08/27 23:38:39    138s]   data_src_q_3_ async_data_o_3_
[08/27 23:38:39    138s]   data_src_q_39_ async_data_o_39_
[08/27 23:38:39    138s]   data_src_q_38_ async_data_o_38_
[08/27 23:38:39    138s]   data_src_q_37_ async_data_o_37_
[08/27 23:38:39    138s]   data_src_q_36_ async_data_o_36_
[08/27 23:38:39    138s]   data_src_q_35_ async_data_o_35_
[08/27 23:38:39    138s]   data_src_q_34_ async_data_o_34_
[08/27 23:38:39    138s]   data_src_q_33_ async_data_o_33_
[08/27 23:38:39    138s]   data_src_q_32_ async_data_o_32_
[08/27 23:38:39    138s]   data_src_q_31_ async_data_o_31_
[08/27 23:38:39    138s]   data_src_q_30_ async_data_o_30_
[08/27 23:38:39    138s]   data_src_q_2_ async_data_o_2_
[08/27 23:38:39    138s]   data_src_q_29_ async_data_o_29_
[08/27 23:38:39    138s]   data_src_q_28_ async_data_o_28_
[08/27 23:38:39    138s]   data_src_q_27_ async_data_o_27_
[08/27 23:38:39    138s]   data_src_q_26_ async_data_o_26_
[08/27 23:38:39    138s]   data_src_q_25_ async_data_o_25_
[08/27 23:38:39    138s]   data_src_q_24_ async_data_o_24_
[08/27 23:38:39    138s]   data_src_q_23_ async_data_o_23_
[08/27 23:38:39    138s]   data_src_q_22_ async_data_o_22_
[08/27 23:38:39    138s]   data_src_q_21_ async_data_o_21_
[08/27 23:38:39    138s]   data_src_q_20_ async_data_o_20_
[08/27 23:38:39    138s]   data_src_q_1_ async_data_o_1_
[08/27 23:38:39    138s]   data_src_q_19_ async_data_o_19_
[08/27 23:38:39    138s]   data_src_q_18_ async_data_o_18_
[08/27 23:38:39    138s]   data_src_q_17_ async_data_o_17_
[08/27 23:38:39    138s]   data_src_q_16_ async_data_o_16_
[08/27 23:38:39    138s]   data_src_q_15_ async_data_o_15_
[08/27 23:38:39    138s]   data_src_q_14_ async_data_o_14_
[08/27 23:38:39    138s]   data_src_q_13_ async_data_o_13_
[08/27 23:38:39    138s]   data_src_q_12_ async_data_o_12_
[08/27 23:38:39    138s]   data_src_q_11_ async_data_o_11_
[08/27 23:38:39    138s]   data_src_q_10_ async_data_o_10_
[08/27 23:38:39    138s]   data_src_q_0_ async_data_o_0_
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[08/27 23:38:39    138s]   data_o_1_ async_data_i_1_
[08/27 23:38:39    138s]   data_o_0_ async_data_i_0_
[08/27 23:38:39    138s]   ack_dst_q async_ack_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[08/27 23:38:39    138s]   req_src_q async_req_o
[08/27 23:38:39    138s]   data_src_q_1_ async_data_o_1_
[08/27 23:38:39    138s]   data_src_q_0_ async_data_o_0_
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[08/27 23:38:39    138s]   data_o_1_ async_data_i_1_
[08/27 23:38:39    138s]   data_o_0_ async_data_i_0_
[08/27 23:38:39    138s]   ack_dst_q async_ack_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[08/27 23:38:39    138s]   req_src_q async_req_o
[08/27 23:38:39    138s]   data_src_q_1_ async_data_o_1_
[08/27 23:38:39    138s]   data_src_q_0_ async_data_o_0_
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[08/27 23:38:39    138s]   reg_q_2_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[08/27 23:38:39    138s]   data_dst_q_9_ data_o_9_
[08/27 23:38:39    138s]   data_dst_q_8_ data_o_8_
[08/27 23:38:39    138s]   data_dst_q_7_ data_o_7_
[08/27 23:38:39    138s]   data_dst_q_6_ data_o_6_
[08/27 23:38:39    138s]   data_dst_q_5_ data_o_5_
[08/27 23:38:39    138s]   data_dst_q_4_ data_o_4_
[08/27 23:38:39    138s]   data_dst_q_3_ data_o_3_
[08/27 23:38:39    138s]   data_dst_q_33_ data_o_33_
[08/27 23:38:39    138s]   data_dst_q_32_ data_o_32_
[08/27 23:38:39    138s]   data_dst_q_31_ data_o_31_
[08/27 23:38:39    138s]   data_dst_q_30_ data_o_30_
[08/27 23:38:39    138s]   data_dst_q_2_ data_o_2_
[08/27 23:38:39    138s]   data_dst_q_29_ data_o_29_
[08/27 23:38:39    138s]   data_dst_q_28_ data_o_28_
[08/27 23:38:39    138s]   data_dst_q_27_ data_o_27_
[08/27 23:38:39    138s]   data_dst_q_26_ data_o_26_
[08/27 23:38:39    138s]   data_dst_q_25_ data_o_25_
[08/27 23:38:39    138s]   data_dst_q_24_ data_o_24_
[08/27 23:38:39    138s]   data_dst_q_23_ data_o_23_
[08/27 23:38:39    138s]   data_dst_q_22_ data_o_22_
[08/27 23:38:39    138s]   data_dst_q_21_ data_o_21_
[08/27 23:38:39    138s]   data_dst_q_20_ data_o_20_
[08/27 23:38:39    138s]   data_dst_q_1_ data_o_1_
[08/27 23:38:39    138s]   data_dst_q_19_ data_o_19_
[08/27 23:38:39    138s]   data_dst_q_18_ data_o_18_
[08/27 23:38:39    138s]   data_dst_q_17_ data_o_17_
[08/27 23:38:39    138s]   data_dst_q_16_ data_o_16_
[08/27 23:38:39    138s]   data_dst_q_15_ data_o_15_
[08/27 23:38:39    138s]   data_dst_q_14_ data_o_14_
[08/27 23:38:39    138s]   data_dst_q_13_ data_o_13_
[08/27 23:38:39    138s]   data_dst_q_12_ data_o_12_
[08/27 23:38:39    138s]   data_dst_q_11_ data_o_11_
[08/27 23:38:39    138s]   data_dst_q_10_ data_o_10_
[08/27 23:38:39    138s]   data_dst_q_0_ data_o_0_
[08/27 23:38:39    138s]   ack_dst_q async_ack_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[08/27 23:38:39    138s]   reg_q_2_ serial_o
[08/27 23:38:39    138s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[08/27 23:38:39    138s]   req_src_q async_req_o
[08/27 23:38:39    138s]   data_src_q_9_ async_data_o_9_
[08/27 23:38:39    138s]   data_src_q_8_ async_data_o_8_
[08/27 23:38:39    138s]   data_src_q_7_ async_data_o_7_
[08/27 23:38:39    138s]   data_src_q_6_ async_data_o_6_
[08/27 23:38:39    138s]   data_src_q_5_ async_data_o_5_
[08/27 23:38:39    138s]   data_src_q_4_ async_data_o_4_
[08/27 23:38:39    138s]   data_src_q_3_ async_data_o_3_
[08/27 23:38:39    138s]   data_src_q_33_ async_data_o_33_
[08/27 23:38:39    138s]   data_src_q_32_ async_data_o_32_
[08/27 23:38:39    138s]   data_src_q_31_ async_data_o_31_
[08/27 23:38:39    138s]   data_src_q_30_ async_data_o_30_
[08/27 23:38:39    138s]   data_src_q_2_ async_data_o_2_
[08/27 23:38:39    138s]   data_src_q_29_ async_data_o_29_
[08/27 23:38:39    138s]   data_src_q_28_ async_data_o_28_
[08/27 23:38:39    138s]   data_src_q_27_ async_data_o_27_
[08/27 23:38:39    138s]   data_src_q_26_ async_data_o_26_
[08/27 23:38:39    138s]   data_src_q_25_ async_data_o_25_
[08/27 23:38:39    138s]   data_src_q_24_ async_data_o_24_
[08/27 23:38:39    138s]   data_src_q_23_ async_data_o_23_
[08/27 23:38:39    138s]   data_src_q_22_ async_data_o_22_
[08/27 23:38:39    138s]   data_src_q_21_ async_data_o_21_
[08/27 23:38:39    138s]   data_src_q_20_ async_data_o_20_
[08/27 23:38:39    138s]   data_src_q_1_ async_data_o_1_
[08/27 23:38:39    138s]   data_src_q_19_ async_data_o_19_
[08/27 23:38:39    138s]   data_src_q_18_ async_data_o_18_
[08/27 23:38:39    138s]   data_src_q_17_ async_data_o_17_
[08/27 23:38:39    138s]   data_src_q_16_ async_data_o_16_
[08/27 23:38:39    138s]   data_src_q_15_ async_data_o_15_
[08/27 23:38:39    138s]   data_src_q_14_ async_data_o_14_
[08/27 23:38:39    138s]   data_src_q_13_ async_data_o_13_
[08/27 23:38:39    138s]   data_src_q_12_ async_data_o_12_
[08/27 23:38:39    138s]   data_src_q_11_ async_data_o_11_
[08/27 23:38:39    138s]   data_src_q_10_ async_data_o_10_
[08/27 23:38:39    138s]   data_src_q_0_ async_data_o_0_
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[08/27 23:38:39    138s]   obi_rsp_o_6_ _0946_
[08/27 23:38:39    138s]   obi_rsp_o_5_ _0946_
[08/27 23:38:39    138s]   obi_rsp_o_2_ _0946_
[08/27 23:38:39    138s]   obi_rsp_o_1_ obi_req_i_0_
[08/27 23:38:39    138s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[08/27 23:38:39    138s]   reg_rsp_o_0_ _235_
[08/27 23:38:39    138s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[08/27 23:38:39    138s]   r_opc_o _1470_
[08/27 23:38:39    138s]   gnt_o _1469_
[08/27 23:38:39    138s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[08/27 23:38:39    138s]   reg_rsp_o_33_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_32_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_1_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_10_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_11_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_12_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_13_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_14_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_15_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_16_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_17_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_18_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_19_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_20_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_21_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_22_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_23_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_24_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_25_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_26_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_27_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_28_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_29_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_30_ _05969_
[08/27 23:38:39    138s]   reg_rsp_o_31_ _05969_
[08/27 23:38:39    138s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[08/27 23:38:39    138s]   user_sbr_obi_req_o_73_ _3688_
[08/27 23:38:39    138s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[08/27 23:38:39    138s]   reg_q_1_ serial_o
[08/27 23:38:39    138s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_38_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_34_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_33_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_37_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_36_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_32_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_35_ _40_
[08/27 23:38:39    138s]   interrupts_o_0_ _41_
[08/27 23:38:39    138s]   interrupts_o_1_ _41_
[08/27 23:38:39    138s]   interrupts_o_2_ _41_
[08/27 23:38:39    138s]   interrupts_o_3_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_0_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_1_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_2_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_3_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_4_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_5_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_6_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_7_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_8_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_9_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_10_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_11_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_12_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_13_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_14_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_15_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_16_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_17_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_18_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_19_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_20_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_21_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_22_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_23_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_24_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_25_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_26_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_27_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_28_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_29_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_30_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_31_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_32_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_33_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_34_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_35_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_36_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_37_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_38_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_39_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_40_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_41_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_42_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_43_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_44_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_45_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_46_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_47_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_48_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_49_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_50_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_51_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_52_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_53_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_54_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_55_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_56_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_57_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_58_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_59_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_60_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_61_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_62_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_63_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_64_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_65_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_66_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_67_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_68_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_69_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_70_ _41_
[08/27 23:38:39    138s]   user_mgr_obi_req_o_71_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_2_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_3_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_7_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_8_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_9_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_10_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_11_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_12_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_13_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_14_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_15_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_16_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_17_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_18_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_19_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_20_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_21_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_22_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_23_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_24_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_25_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_26_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_27_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_28_ _41_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_29_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_30_ _40_
[08/27 23:38:39    138s]   user_sbr_obi_rsp_o_31_ _41_
[08/27 23:38:39    138s] Checking routing tracks.....
[08/27 23:38:39    138s] Checking other grids.....
[08/27 23:38:39    138s] Checking routing blockage.....
[08/27 23:38:39    138s] Checking components.....
[08/27 23:38:39    138s] Checking constraints (guide/region/fence).....
[08/27 23:38:39    138s] Checking groups.....
[08/27 23:38:39    138s] Checking Ptn Core Box.....
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] Checking Preroutes.....
[08/27 23:38:39    138s] No. of regular pre-routes not on tracks : 0 
[08/27 23:38:39    138s]  Design check done.
[08/27 23:38:39    138s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] *** Summary of all messages that are not suppressed in this session:
[08/27 23:38:39    138s] Severity  ID               Count  Summary                                  
[08/27 23:38:39    138s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[08/27 23:38:39    138s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[08/27 23:38:39    138s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[08/27 23:38:39    138s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[08/27 23:38:39    138s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[08/27 23:38:39    138s] *** Message Summary: 5 warning(s), 0 error(s)
[08/27 23:38:39    138s] 
[08/27 23:38:39    138s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[08/27 23:38:39    138s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[08/27 23:38:39    138s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[08/27 23:38:39    138s] OPERPROF: Starting DPlace-Init at level 1, MEM:1534.9M
[08/27 23:38:39    138s] #spOpts: VtWidth 
[08/27 23:38:39    138s] All LLGs are deleted
[08/27 23:38:39    138s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1534.9M
[08/27 23:38:39    138s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1534.9M
[08/27 23:38:40    138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1535.9M
[08/27 23:38:40    138s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1535.9M
[08/27 23:38:40    138s] Core basic site is CoreSite
[08/27 23:38:40    138s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:38:40    138s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/27 23:38:40    138s] SiteArray: use 3,092,480 bytes
[08/27 23:38:40    138s] SiteArray: current memory after site array memory allocation 1535.9M
[08/27 23:38:40    138s] SiteArray: FP blocked sites are writable
[08/27 23:38:40    138s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:38:40    138s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1535.9M
[08/27 23:38:40    138s] Process 0 wires and vias for routing blockage analysis
[08/27 23:38:40    138s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.002, MEM:1535.9M
[08/27 23:38:40    138s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.032, REAL:0.024, MEM:1535.9M
[08/27 23:38:40    138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.036, MEM:1535.9M
[08/27 23:38:40    138s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1535.9MB).
[08/27 23:38:40    138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.086, MEM:1535.9M
[08/27 23:38:40    138s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1535.9M
[08/27 23:38:40    138s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.012, REAL:0.012, MEM:1535.9M
[08/27 23:38:40    138s] Minimum row-size in sites for endcap insertion = 7.
[08/27 23:38:40    138s] Minimum number of sites for row blockage       = 1.
[08/27 23:38:40    138s] Inserted 376 pre-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 23:38:40    138s] Inserted 376 post-endcap <sky130_fd_sc_hd__endcap> cells (prefix ENDCAP).
[08/27 23:38:40    138s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1535.9M
[08/27 23:38:40    138s] For 752 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[08/27 23:38:40    138s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.002, REAL:0.002, MEM:1535.9M
[08/27 23:38:40    138s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1535.9M
[08/27 23:38:40    138s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1535.9M
[08/27 23:38:40    138s] All LLGs are deleted
[08/27 23:38:40    138s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1535.9M
[08/27 23:38:40    138s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1535.9M
[08/27 23:38:40    138s] 
[08/27 23:38:40    138s] ******Begin verifyEndCap******
[08/27 23:38:40    138s] End edge value: 1
[08/27 23:38:40    138s] Outter corner value: 0
[08/27 23:38:40    138s] Inner corner  value: 0
[08/27 23:38:40    138s] Found no problem.
[08/27 23:38:40    138s] ******End verifyEndCap******
[08/27 23:38:40    138s] *** Begin SPECIAL ROUTE on Wed Aug 27 23:38:40 2025 ***
[08/27 23:38:40    138s] SPECIAL ROUTE ran on directory: /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd
[08/27 23:38:40    138s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap-1 (Linux 5.14.0-570.32.1.el9_6.x86_64 x86_64 2.60Ghz)
[08/27 23:38:40    138s] 
[08/27 23:38:40    138s] Begin option processing ...
[08/27 23:38:40    138s] srouteConnectPowerBump set to false
[08/27 23:38:40    138s] routeSelectNet set to "VDD VSS"
[08/27 23:38:40    138s] routeSpecial set to true
[08/27 23:38:40    138s] srouteBlockPin set to "useLef"
[08/27 23:38:40    138s] srouteBottomLayerLimit set to 1
[08/27 23:38:40    138s] srouteBottomTargetLayerLimit set to 1
[08/27 23:38:40    138s] srouteConnectConverterPin set to false
[08/27 23:38:40    138s] srouteConnectPadPin set to false
[08/27 23:38:40    138s] srouteCrossoverViaBottomLayer set to 1
[08/27 23:38:40    138s] srouteCrossoverViaTopLayer set to 7
[08/27 23:38:40    138s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/27 23:38:40    138s] srouteFollowCorePinEnd set to 3
[08/27 23:38:40    138s] srouteFollowPadPin set to false
[08/27 23:38:40    138s] srouteJogControl set to "preferWithChanges differentLayer"
[08/27 23:38:40    138s] sroutePadPinAllPorts set to true
[08/27 23:38:40    138s] sroutePreserveExistingRoutes set to true
[08/27 23:38:40    138s] srouteRoutePowerBarPortOnBothDir set to true
[08/27 23:38:40    138s] srouteStopBlockPin set to "nearestTarget"
[08/27 23:38:40    138s] srouteTopLayerLimit set to 7
[08/27 23:38:40    138s] srouteTopTargetLayerLimit set to 7
[08/27 23:38:40    138s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2415.00 megs.
[08/27 23:38:40    138s] 
[08/27 23:38:40    138s] Reading DB technology information...
[08/27 23:38:40    138s] Finished reading DB technology information.
[08/27 23:38:40    138s] Reading floorplan and netlist information...
[08/27 23:38:40    138s] Finished reading floorplan and netlist information.
[08/27 23:38:40    138s] Read in 15 layers, 7 routing layers, 1 overlap layer
[08/27 23:38:40    138s] Read in 89 macros, 57 used
[08/27 23:38:40    138s] Read in 865 components
[08/27 23:38:40    138s]   799 core components: 47 unplaced, 0 placed, 752 fixed
[08/27 23:38:40    138s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[08/27 23:38:40    138s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[08/27 23:38:40    138s] Read in 48 logical pins
[08/27 23:38:40    138s] Read in 4 blockages
[08/27 23:38:40    138s] Read in 48 nets
[08/27 23:38:40    138s] Read in 2 special nets
[08/27 23:38:40    138s] Read in 1610 terminals
[08/27 23:38:40    138s] 2 nets selected.
[08/27 23:38:40    138s] 
[08/27 23:38:40    138s] Begin power routing ...
[08/27 23:38:40    138s] CPU time for FollowPin 0 seconds
[08/27 23:38:40    138s] CPU time for FollowPin 0 seconds
[08/27 23:38:40    138s]   Number of Block ports routed: 0  open: 400
[08/27 23:38:40    138s]   Number of Stripe ports routed: 0
[08/27 23:38:40    138s]   Number of Core ports routed: 0  open: 752
[08/27 23:38:40    138s]   Number of Power Bump ports routed: 0
[08/27 23:38:40    138s]   Number of Followpin connections: 376
[08/27 23:38:40    138s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2425.00 megs.
[08/27 23:38:40    138s] 
[08/27 23:38:40    138s] 
[08/27 23:38:40    138s] 
[08/27 23:38:40    138s]  Begin updating DB with routing results ...
[08/27 23:38:40    138s]  Updating DB with 0 via definition ...
[08/27 23:38:40    138s] sroute created 376 wires.
[08/27 23:38:40    138s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/27 23:38:40    138s] +--------+----------------+----------------+
[08/27 23:38:40    138s] |  Layer |     Created    |     Deleted    |
[08/27 23:38:40    138s] +--------+----------------+----------------+
[08/27 23:38:40    138s] | Metal1 |       376      |       NA       |
[08/27 23:38:40    138s] +--------+----------------+----------------+
[08/27 23:38:40    138s] 
[08/27 23:38:40    138s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1546.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_426' was increased to (1490.939941 869.640015) (1492.319946 873.659973) because cell geometry (1490.939941 873.179993) (1492.319946 873.659973) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_425' was increased to (348.000000 869.640015) (349.380005 873.659973) because cell geometry (348.000000 873.179993) (349.380005 873.659973) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_424' was increased to (1490.939941 865.859985) (1492.319946 869.880005) because cell geometry (1490.939941 869.400024) (1492.319946 869.880005) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_423' was increased to (348.000000 865.859985) (349.380005 869.880005) because cell geometry (348.000000 869.400024) (349.380005 869.880005) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_82' was increased to (638.460022 431.160004) (639.840027 435.179993) because cell geometry (638.460022 434.700012) (639.840027 435.179993) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_81' was increased to (348.000000 431.160004) (349.380005 435.179993) because cell geometry (348.000000 434.700012) (349.380005 435.179993) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_77' was increased to (348.000000 427.380005) (349.380005 431.399994) because cell geometry (348.000000 430.920013) (349.380005 431.399994) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_73' was increased to (348.000000 423.600006) (349.380005 427.619995) because cell geometry (348.000000 427.140015) (349.380005 427.619995) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_69' was increased to (348.000000 419.820007) (349.380005 423.839996) because cell geometry (348.000000 423.359985) (349.380005 423.839996) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_65' was increased to (348.000000 416.040009) (349.380005 420.059998) because cell geometry (348.000000 419.579987) (349.380005 420.059998) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_61' was increased to (348.000000 412.260010) (349.380005 416.279999) because cell geometry (348.000000 415.799988) (349.380005 416.279999) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_57' was increased to (348.000000 408.480011) (349.380005 412.500000) because cell geometry (348.000000 412.019989) (349.380005 412.500000) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_53' was increased to (348.000000 404.700012) (349.380005 408.720001) because cell geometry (348.000000 408.239990) (349.380005 408.720001) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_49' was increased to (348.000000 400.920013) (349.380005 404.940002) because cell geometry (348.000000 404.459991) (349.380005 404.940002) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_45' was increased to (348.000000 397.140015) (349.380005 401.160004) because cell geometry (348.000000 400.679993) (349.380005 401.160004) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_29' was increased to (348.000000 382.019989) (349.380005 386.040009) because cell geometry (348.000000 385.559998) (349.380005 386.040009) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_25' was increased to (348.000000 378.239990) (349.380005 382.260010) because cell geometry (348.000000 381.779999) (349.380005 382.260010) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_21' was increased to (348.000000 374.459991) (349.380005 378.480011) because cell geometry (348.000000 378.000000) (349.380005 378.480011) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_17' was increased to (348.000000 370.679993) (349.380005 374.700012) because cell geometry (348.000000 374.220001) (349.380005 374.700012) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (IMPPP-133):	The block boundary of instance 'ENDCAP_13' was increased to (348.000000 366.899994) (349.380005 370.920013) because cell geometry (348.000000 370.440002) (349.380005 370.920013) was outside the original block boundary.
[08/27 23:38:40    138s] Type 'man IMPPP-133' for more detail.
[08/27 23:38:40    138s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[08/27 23:38:40    138s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:38:40    138s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:40    138s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:40    138s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:40    138s] Starting stripe generation ...
[08/27 23:38:40    138s] Non-Default Mode Option Settings :
[08/27 23:38:40    138s]   -stapling_nets_style side_to_side
[08/27 23:38:40    138s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:40    138s] Stripe generation is complete.
[08/27 23:38:40    138s] vias are now being generated.
[08/27 23:38:40    138s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:40    139s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:41    139s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:41    139s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:41    139s] addStripe created 363 wires.
[08/27 23:38:41    139s] ViaGen created 38474 vias, deleted 0 via to avoid violation.
[08/27 23:38:41    139s] +--------+----------------+----------------+
[08/27 23:38:41    139s] |  Layer |     Created    |     Deleted    |
[08/27 23:38:41    139s] +--------+----------------+----------------+
[08/27 23:38:41    139s] |  Via1  |      19237     |        0       |
[08/27 23:38:41    139s] |  Via2  |      19237     |        0       |
[08/27 23:38:41    139s] | Metal3 |       363      |       NA       |
[08/27 23:38:41    139s] +--------+----------------+----------------+
[08/27 23:38:41    139s] -stacked_via_bottom_layer bottomLayer
[08/27 23:38:41    139s] -stacked_via_top_layer topLayer
[08/27 23:38:41    139s] -stapling_nets_style end_to_end
[08/27 23:38:41    139s] 
[08/27 23:38:41    139s] **ERROR: (IMPPP-305):	The absolute limits start 15.000000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1546.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:41    139s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:41    139s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:41    139s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:41    139s] Starting stripe generation ...
[08/27 23:38:41    139s] Non-Default Mode Option Settings :
[08/27 23:38:41    139s]   -stapling_nets_style side_to_side
[08/27 23:38:41    139s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:41    139s] Stripe generation is complete.
[08/27 23:38:41    139s] vias are now being generated.
[08/27 23:38:41    139s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:41    139s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:41    139s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:42    139s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:42    139s] addStripe created 161 wires.
[08/27 23:38:42    139s] ViaGen created 5052 vias, deleted 0 via to avoid violation.
[08/27 23:38:42    139s] +--------+----------------+----------------+
[08/27 23:38:42    139s] |  Layer |     Created    |     Deleted    |
[08/27 23:38:42    139s] +--------+----------------+----------------+
[08/27 23:38:42    139s] |  Via3  |      5052      |        0       |
[08/27 23:38:42    139s] | Metal4 |       161      |       NA       |
[08/27 23:38:42    139s] +--------+----------------+----------------+
[08/27 23:38:42    139s] 
[08/27 23:38:42    139s] **ERROR: (IMPPP-305):	The absolute limits start 3.000000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1546.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:42    139s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:42    139s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:42    139s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:42    139s] Starting stripe generation ...
[08/27 23:38:42    139s] Non-Default Mode Option Settings :
[08/27 23:38:42    139s]   -stapling_nets_style side_to_side
[08/27 23:38:42    139s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:42    140s] Stripe generation is complete.
[08/27 23:38:42    140s] vias are now being generated.
[08/27 23:38:42    140s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:42    140s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:42    140s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:42    140s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:42    140s] addStripe created 261 wires.
[08/27 23:38:42    140s] ViaGen created 4966 vias, deleted 0 via to avoid violation.
[08/27 23:38:42    140s] +--------+----------------+----------------+
[08/27 23:38:42    140s] |  Layer |     Created    |     Deleted    |
[08/27 23:38:42    140s] +--------+----------------+----------------+
[08/27 23:38:42    140s] |  Via4  |      4966      |        0       |
[08/27 23:38:42    140s] | Metal5 |       261      |       NA       |
[08/27 23:38:42    140s] +--------+----------------+----------------+
[08/27 23:38:43    140s] 
[08/27 23:38:43    140s] **ERROR: (IMPPP-305):	The absolute limits start 0.500000 stop -99999.000000 must be with in the area {348.000000 348.000000 1492.320000 1492.020000}.
Initialize fgc environment(mem: 1546.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Starting stripe generation ...
[08/27 23:38:43    140s] Non-Default Mode Option Settings :
[08/27 23:38:43    140s]   -stapling_nets_style side_to_side
[08/27 23:38:43    140s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:43    140s] Stripe generation is complete.
[08/27 23:38:43    140s] vias are now being generated.
[08/27 23:38:43    140s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:43    140s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:43    140s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:43    140s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:43    140s] addStripe created 76 wires.
[08/27 23:38:43    140s] ViaGen created 4889 vias, deleted 0 via to avoid violation.
[08/27 23:38:43    140s] +--------+----------------+----------------+
[08/27 23:38:43    140s] |  Layer |     Created    |     Deleted    |
[08/27 23:38:43    140s] +--------+----------------+----------------+
[08/27 23:38:43    140s] | TopVia1|      4889      |        0       |
[08/27 23:38:43    140s] |TopMetal1|       76       |       NA       |
[08/27 23:38:43    140s] +--------+----------------+----------------+
[08/27 23:38:43    140s] 
[08/27 23:38:43    140s] Initialize fgc environment(mem: 1546.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Starting stripe generation ...
[08/27 23:38:43    140s] Non-Default Mode Option Settings :
[08/27 23:38:43    140s]   -stapling_nets_style side_to_side
[08/27 23:38:43    140s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[08/27 23:38:43    140s] Type 'man IMPPP-4055' for more detail.
[08/27 23:38:43    140s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1546.2M)
[08/27 23:38:43    140s] Stripe generation is complete.
[08/27 23:38:43    140s] vias are now being generated.
[08/27 23:38:43    141s] addStripe created 77 wires.
[08/27 23:38:43    141s] ViaGen created 2926 vias, deleted 0 via to avoid violation.
[08/27 23:38:43    141s] +--------+----------------+----------------+
[08/27 23:38:43    141s] |  Layer |     Created    |     Deleted    |
[08/27 23:38:43    141s] +--------+----------------+----------------+
[08/27 23:38:43    141s] | TopVia2|      2926      |        0       |
[08/27 23:38:43    141s] |TopMetal2|       77       |       NA       |
[08/27 23:38:43    141s] +--------+----------------+----------------+
[08/27 23:38:43    141s] 
[08/27 23:38:43    141s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:44    141s] ViaGen created 1298 vias, deleted 0 via to avoid violation.
[08/27 23:38:44    141s] +--------+----------------+----------------+
[08/27 23:38:44    141s] |  Layer |     Created    |     Deleted    |
[08/27 23:38:44    141s] +--------+----------------+----------------+
[08/27 23:38:44    141s] |  Via3  |       70       |        0       |
[08/27 23:38:44    141s] |  Via4  |       614      |        0       |
[08/27 23:38:44    141s] | TopVia1|       614      |        0       |
[08/27 23:38:44    141s] +--------+----------------+----------------+
[08/27 23:38:44    141s] 
[08/27 23:38:44    141s] Multi-CPU acceleration using 4 CPU(s).
[08/27 23:38:44    141s] ViaGen created 1442 vias, deleted 0 via to avoid violation.
[08/27 23:38:44    141s] +--------+----------------+----------------+
[08/27 23:38:44    141s] |  Layer |     Created    |     Deleted    |
[08/27 23:38:44    141s] +--------+----------------+----------------+
[08/27 23:38:44    141s] |  Via3  |       118      |        0       |
[08/27 23:38:44    141s] |  Via4  |       662      |        0       |
[08/27 23:38:44    141s] | TopVia1|       662      |        0       |
[08/27 23:38:44    141s] +--------+----------------+----------------+
[08/27 23:38:44    141s] 
[08/27 23:38:44    141s] ******** Start: VERIFY POWER VIA ********
[08/27 23:38:44    141s] Start Time: Wed Aug 27 23:38:44 2025
[08/27 23:38:44    141s] 
[08/27 23:38:44    141s] Check all 2 Power/Ground nets
[08/27 23:38:44    141s] *** Checking Net VDD
[08/27 23:38:44    141s] *** Checking Net VSS
[08/27 23:38:44    141s] Actually Checked 2 Power/Ground nets with physical connectivity
[08/27 23:38:44    141s] 
[08/27 23:38:44    141s] Begin Summary 
[08/27 23:38:44    141s]   Found no problems or warnings.
[08/27 23:38:44    141s] End Summary
[08/27 23:38:44    141s] 
[08/27 23:38:44    141s] End Time: Wed Aug 27 23:38:44 2025
[08/27 23:38:44    141s] ******** End: VERIFY POWER VIA ********
[08/27 23:38:44    141s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/27 23:38:44    141s]   (CPU Time: 0:00:00.4  MEM: 3.000M)
[08/27 23:38:44    141s] 
[08/27 23:38:44    141s] VERIFY_CONNECTIVITY use new engine.
[08/27 23:38:44    141s] 
[08/27 23:38:44    141s] ******** Start: VERIFY CONNECTIVITY ********
[08/27 23:38:44    141s] Start Time: Wed Aug 27 23:38:44 2025
[08/27 23:38:44    141s] 
[08/27 23:38:44    141s] Design Name: croc_chip
[08/27 23:38:44    141s] Database Units: 1000
[08/27 23:38:44    141s] Design Boundary: (0.0000, 0.0000) (1840.3200, 1840.0200)
[08/27 23:38:44    141s] Error Limit = 1000; Warning Limit = 50
[08/27 23:38:44    141s] Check specified nets
[08/27 23:38:44    141s] Use 4 pthreads
[08/27 23:38:44    142s] Net VDD: dangling Wire.
[08/27 23:38:44    142s] Net VSS: dangling Wire.
[08/27 23:38:44    142s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[08/27 23:38:44    142s] Type 'man IMPVFC-3' for more detail.
[08/27 23:38:44    142s] 
[08/27 23:38:44    142s] Begin Summary 
[08/27 23:38:44    142s]     1000 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[08/27 23:38:44    142s]     1000 total info(s) created.
[08/27 23:38:44    142s] End Summary
[08/27 23:38:44    142s] 
[08/27 23:38:44    142s] End Time: Wed Aug 27 23:38:44 2025
[08/27 23:38:44    142s] Time Elapsed: 0:00:00.0
[08/27 23:38:44    142s] 
[08/27 23:38:44    142s] ******** End: VERIFY CONNECTIVITY ********
[08/27 23:38:44    142s]   Verification Complete : 1000 Viols.  0 Wrngs.
[08/27 23:38:44    142s]   (CPU Time: 0:00:00.2  MEM: 28.000M)
[08/27 23:38:44    142s] 
[08/27 23:38:44    142s] #% Begin save design ... (date=08/27 23:38:44, mem=1264.5M)
[08/27 23:38:44    142s] % Begin Save ccopt configuration ... (date=08/27 23:38:44, mem=1264.5M)
[08/27 23:38:44    142s] % End Save ccopt configuration ... (date=08/27 23:38:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.5M, current mem=1264.5M)
[08/27 23:38:44    142s] % Begin Save netlist data ... (date=08/27 23:38:44, mem=1264.5M)
[08/27 23:38:44    142s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 23:38:44    142s] % End Save netlist data ... (date=08/27 23:38:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1265.2M, current mem=1265.2M)
[08/27 23:38:44    142s] Saving symbol-table file in separate thread ...
[08/27 23:38:44    142s] Saving congestion map file in separate thread ...
[08/27 23:38:44    142s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 23:38:44    142s] % Begin Save AAE data ... (date=08/27 23:38:44, mem=1265.2M)
[08/27 23:38:44    142s] Saving AAE Data ...
[08/27 23:38:44    142s] % End Save AAE data ... (date=08/27 23:38:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1265.2M, current mem=1265.2M)
[08/27 23:38:45    142s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[08/27 23:38:45    142s] Saving mode setting ...
[08/27 23:38:45    142s] Saving global file ...
[08/27 23:38:45    142s] Saving Drc markers ...
[08/27 23:38:45    142s] ... 1004 markers are saved ...
[08/27 23:38:45    142s] ... 0 geometry drc markers are saved ...
[08/27 23:38:45    142s] ... 0 antenna drc markers are saved ...
[08/27 23:38:45    142s] % Begin Save routing data ... (date=08/27 23:38:45, mem=1265.5M)
[08/27 23:38:45    142s] Saving route file ...
[08/27 23:38:45    142s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1566.8M) ***
[08/27 23:38:45    142s] % End Save routing data ... (date=08/27 23:38:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1265.5M, current mem=1264.7M)
[08/27 23:38:45    142s] Saving special route data file in separate thread ...
[08/27 23:38:45    142s] Saving PG file in separate thread ...
[08/27 23:38:45    142s] Saving placement file in separate thread ...
[08/27 23:38:45    142s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 23:38:45    142s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 23:38:45 2025)
[08/27 23:38:45    142s] Save Adaptive View Pruning View Names to Binary file
[08/27 23:38:45    142s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:45    142s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1604.8M) ***
[08/27 23:38:45    142s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1604.8M) ***
[08/27 23:38:45    142s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:45    142s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:45    142s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[08/27 23:38:45    142s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1588.8M) ***
[08/27 23:38:45    142s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[08/27 23:38:45    142s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:45    142s] % Begin Save power constraints data ... (date=08/27 23:38:45, mem=1265.6M)
[08/27 23:38:45    142s] % End Save power constraints data ... (date=08/27 23:38:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1265.6M, current mem=1265.6M)
[08/27 23:38:50    147s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[08/27 23:38:51    147s] #% End save design ... (date=08/27 23:38:51, total cpu=0:00:05.2, real=0:00:07.0, peak res=1265.9M, current mem=1263.2M)
[08/27 23:38:51    147s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 23:38:51    147s] 
[08/27 23:38:51    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:1564.8M
[08/27 23:38:51    147s] #spOpts: VtWidth mergeVia=F 
[08/27 23:38:51    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1564.8M
[08/27 23:38:51    147s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1564.8M
[08/27 23:38:51    147s] Core basic site is CoreSite
[08/27 23:38:51    147s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:38:51    147s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/27 23:38:51    147s] SiteArray: use 3,092,480 bytes
[08/27 23:38:51    147s] SiteArray: current memory after site array memory allocation 1564.8M
[08/27 23:38:51    147s] SiteArray: FP blocked sites are writable
[08/27 23:38:51    147s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:38:51    147s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1564.8M
[08/27 23:38:51    147s] Process 60361 wires and vias for routing blockage analysis
[08/27 23:38:51    147s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.120, REAL:0.032, MEM:1564.8M
[08/27 23:38:51    147s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.191, REAL:0.065, MEM:1564.8M
[08/27 23:38:51    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.203, REAL:0.077, MEM:1564.8M
[08/27 23:38:51    147s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1564.8MB).
[08/27 23:38:51    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.249, REAL:0.123, MEM:1564.8M
[08/27 23:38:51    147s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 23:38:51    147s] Type 'man IMPSP-5134' for more detail.
[08/27 23:38:51    147s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[08/27 23:38:51    147s] Type 'man IMPSP-5134' for more detail.
[08/27 23:38:51    147s] For 7352 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[08/27 23:38:51    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1565.8M
[08/27 23:38:51    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1565.8M
[08/27 23:38:51    147s] All LLGs are deleted
[08/27 23:38:51    147s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1565.8M
[08/27 23:38:51    147s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1565.8M
[08/27 23:38:51    147s] Inserted 7352 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[08/27 23:38:51    147s] #% Begin save design ... (date=08/27 23:38:51, mem=1264.9M)
[08/27 23:38:51    147s] % Begin Save ccopt configuration ... (date=08/27 23:38:51, mem=1264.9M)
[08/27 23:38:51    147s] % End Save ccopt configuration ... (date=08/27 23:38:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.9M, current mem=1264.9M)
[08/27 23:38:51    147s] % Begin Save netlist data ... (date=08/27 23:38:51, mem=1264.9M)
[08/27 23:38:51    147s] Writing Binary DB to SAVED/00_init_design.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/27 23:38:51    148s] % End Save netlist data ... (date=08/27 23:38:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=1265.9M, current mem=1265.9M)
[08/27 23:38:51    148s] Saving symbol-table file in separate thread ...
[08/27 23:38:51    148s] Saving congestion map file in separate thread ...
[08/27 23:38:51    148s] Saving congestion map file SAVED/00_init_design.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/27 23:38:51    148s] % Begin Save AAE data ... (date=08/27 23:38:51, mem=1265.9M)
[08/27 23:38:51    148s] Saving AAE Data ...
[08/27 23:38:51    148s] % End Save AAE data ... (date=08/27 23:38:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1265.9M, current mem=1265.9M)
[08/27 23:38:51    148s] Saving preference file SAVED/00_init_design.invs.dat.tmp/gui.pref.tcl ...
[08/27 23:38:51    148s] Saving mode setting ...
[08/27 23:38:51    148s] Saving global file ...
[08/27 23:38:51    148s] Saving Drc markers ...
[08/27 23:38:52    148s] ... 1004 markers are saved ...
[08/27 23:38:52    148s] ... 0 geometry drc markers are saved ...
[08/27 23:38:52    148s] ... 0 antenna drc markers are saved ...
[08/27 23:38:52    148s] % Begin Save routing data ... (date=08/27 23:38:52, mem=1266.1M)
[08/27 23:38:52    148s] Saving route file ...
[08/27 23:38:52    148s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1565.4M) ***
[08/27 23:38:52    148s] % End Save routing data ... (date=08/27 23:38:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1266.1M, current mem=1266.1M)
[08/27 23:38:52    148s] Saving special route data file in separate thread ...
[08/27 23:38:52    148s] Saving PG file in separate thread ...
[08/27 23:38:52    148s] Saving placement file in separate thread ...
[08/27 23:38:52    148s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/27 23:38:52    148s] Saving PG file SAVED/00_init_design.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Wed Aug 27 23:38:52 2025)
[08/27 23:38:52    148s] Save Adaptive View Pruning View Names to Binary file
[08/27 23:38:52    148s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1619.4M) ***
[08/27 23:38:52    148s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:52    148s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1603.4M) ***
[08/27 23:38:52    148s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:52    148s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:52    148s] Saving property file SAVED/00_init_design.invs.dat.tmp/croc_chip.prop
[08/27 23:38:52    148s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1587.4M) ***
[08/27 23:38:52    148s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:52    148s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/27 23:38:52    148s] % Begin Save power constraints data ... (date=08/27 23:38:52, mem=1268.8M)
[08/27 23:38:52    148s] % End Save power constraints data ... (date=08/27 23:38:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1268.8M, current mem=1268.8M)
[08/27 23:38:57    153s] Generated self-contained design 00_init_design.invs.dat.tmp
[08/27 23:38:58    153s] #% End save design ... (date=08/27 23:38:58, total cpu=0:00:05.5, real=0:00:07.0, peak res=1268.8M, current mem=1266.2M)
[08/27 23:38:58    153s] *** Message Summary: 0 warning(s), 0 error(s)
[08/27 23:38:58    153s] 
[08/27 23:38:58    153s] Set Using Default Delay Limit as 101.
[08/27 23:38:58    153s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/27 23:38:58    153s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[08/27 23:38:58    153s] Set Default Net Delay as 0 ps.
[08/27 23:38:58    153s] Set Default Net Load as 0 pF. 
[08/27 23:38:58    153s] Effort level <high> specified for reg2reg path_group
[08/27 23:38:58    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1639.0M
[08/27 23:38:58    155s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1639.0M
[08/27 23:38:58    155s] Fast DP-INIT is on for default
[08/27 23:38:58    155s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.077, REAL:0.035, MEM:1639.0M
[08/27 23:38:58    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.105, REAL:0.063, MEM:1639.0M
[08/27 23:38:59    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1639.0M
[08/27 23:38:59    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1639.0M
[08/27 23:38:59    155s] Starting delay calculation for Setup views
[08/27 23:38:59    155s] #################################################################################
[08/27 23:38:59    155s] # Design Stage: PreRoute
[08/27 23:38:59    155s] # Design Name: croc_chip
[08/27 23:38:59    155s] # Design Mode: 90nm
[08/27 23:38:59    155s] # Analysis Mode: MMMC OCV 
[08/27 23:38:59    155s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:38:59    155s] # Signoff Settings: SI Off 
[08/27 23:38:59    155s] #################################################################################
[08/27 23:38:59    155s] Topological Sorting (REAL = 0:00:00.0, MEM = 1639.0M, InitMEM = 1639.0M)
[08/27 23:38:59    155s] Calculate early delays in OCV mode...
[08/27 23:38:59    155s] Calculate late delays in OCV mode...
[08/27 23:38:59    155s] Start delay calculation (fullDC) (4 T). (MEM=1638.97)
[08/27 23:38:59    155s] Start AAE Lib Loading. (MEM=1663.85)
[08/27 23:38:59    155s] End AAE Lib Loading. (MEM=1673.39 CPU=0:00:00.1 Real=0:00:00.0)
[08/27 23:38:59    155s] End AAE Lib Interpolated Model. (MEM=1673.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 23:38:59    156s] First Iteration Infinite Tw... 
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/27 23:38:59    156s] Type 'man IMPESI-3194' for more detail.
[08/27 23:38:59    156s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/27 23:38:59    156s] Type 'man IMPESI-3199' for more detail.
[08/27 23:39:01    161s] Total number of fetched objects 39670
[08/27 23:39:01    161s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/27 23:39:01    161s] End delay calculation. (MEM=1911.87 CPU=0:00:04.8 REAL=0:00:02.0)
[08/27 23:39:01    161s] End delay calculation (fullDC). (MEM=1911.87 CPU=0:00:06.1 REAL=0:00:02.0)
[08/27 23:39:01    161s] *** CDM Built up (cpu=0:00:06.4  real=0:00:02.0  mem= 1911.9M) ***
[08/27 23:39:01    162s] *** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:02.0 totSessionCpu=0:02:43 mem=1879.9M)
[08/27 23:39:02    165s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -4.392  |
|           TNS (ns):| -7870.9 | -7853.2 | -17.669 |
|    Violating Paths:|  2698   |  2664   |   34    |
|          All Paths:|  10659  |  10369  |   299   |
+--------------------+---------+---------+---------+

Density: 53.977%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[08/27 23:39:03    165s] Resetting back High Fanout Nets as non-ideal
[08/27 23:39:03    165s] Set Default Net Delay as 1000 ps.
[08/27 23:39:03    165s] Set Default Net Load as 0.5 pF. 
[08/27 23:39:03    165s] Reported timing to dir ./rpt/00_init_design_prePlace
[08/27 23:39:03    165s] Total CPU time: 12.72 sec
[08/27 23:39:03    165s] Total Real time: 5.0 sec
[08/27 23:39:03    165s] Total Memory Usage: 1634.441406 Mbytes
[08/27 23:39:03    165s] 
[08/27 23:39:03    165s] =============================================================================================
[08/27 23:39:03    165s]  Final TAT Report for timeDesign
[08/27 23:39:03    165s] =============================================================================================
[08/27 23:39:03    165s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/27 23:39:03    165s] ---------------------------------------------------------------------------------------------
[08/27 23:39:03    165s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/27 23:39:03    165s] [ TimingUpdate           ]      1   0:00:00.3  (   5.4 % )     0:00:02.7 /  0:00:07.4    2.7
[08/27 23:39:03    165s] [ FullDelayCalc          ]      1   0:00:02.5  (  49.7 % )     0:00:02.5 /  0:00:06.5    2.6
[08/27 23:39:03    165s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.7 % )     0:00:04.0 /  0:00:10.7    2.7
[08/27 23:39:03    165s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.4    2.0
[08/27 23:39:03    165s] [ GenerateReports        ]      1   0:00:01.0  (  19.2 % )     0:00:01.0 /  0:00:02.7    2.9
[08/27 23:39:03    165s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.4    2.0
[08/27 23:39:03    165s] [ MISC                   ]          0:00:01.0  (  19.3 % )     0:00:01.0 /  0:00:02.0    2.1
[08/27 23:39:03    165s] ---------------------------------------------------------------------------------------------
[08/27 23:39:03    165s]  timeDesign TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:12.7    2.6
[08/27 23:39:03    165s] ---------------------------------------------------------------------------------------------
[08/27 23:39:03    165s] 
[08/27 23:39:39    169s] ##  Process: 130           (User Set)               
[08/27 23:39:39    169s] ##     Node: (not set)                           
[08/27 23:39:39    169s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/27 23:39:39    169s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[08/27 23:39:39    169s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/27 23:39:39    169s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[08/27 23:39:39    169s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/27 23:39:39    169s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/27 23:39:39    170s] Effort level <high> specified for reg2reg path_group
[08/27 23:39:39    170s] **WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
[08/27 23:39:39    170s] Type 'man IMPOPT-3602' for more detail.
[08/27 23:39:39    170s] Effort level <high> specified for reg2icg path_group
[08/27 23:39:39    170s] Effort level <high> specified for reg2mem path_group
[08/27 23:39:39    170s] Effort level <high> specified for mem2reg path_group
[08/27 23:39:39    170s] Effort level <low> specified for reg2out path_group
[08/27 23:39:39    170s] Effort level <low> specified for in2reg path_group
[08/27 23:39:39    170s] **WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
[08/27 23:39:39    170s] Type 'man IMPOPT-3602' for more detail.
[08/27 23:39:39    170s] Effort level <low> specified for in2icg path_group
[08/27 23:39:39    170s] Effort level <low> specified for in2out path_group
[08/27 23:39:39    170s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:39:39    170s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[08/27 23:39:39    170s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:39:39    170s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:39:39    170s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:39:39    170s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:39:39    170s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:39:39    170s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:39:39    170s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:39:39    170s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:39:39    170s] Deleting Cell Server ...
[08/27 23:39:39    170s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:39:39    170s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:39:39    170s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:39:39    170s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[08/27 23:39:39    170s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 23:39:39    170s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 23:39:39    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:1740.7M
[08/27 23:39:39    170s] #spOpts: N=130 mergeVia=F 
[08/27 23:39:39    170s] All LLGs are deleted
[08/27 23:39:39    170s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1740.7M
[08/27 23:39:39    170s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1740.7M
[08/27 23:39:39    170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1740.7M
[08/27 23:39:39    170s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1740.7M
[08/27 23:39:39    170s] Core basic site is CoreSite
[08/27 23:39:39    170s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:39:39    170s] Fast DP-INIT is on for default
[08/27 23:39:39    170s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:39:39    170s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.124, REAL:0.040, MEM:1772.7M
[08/27 23:39:39    170s] OPERPROF:     Starting CMU at level 3, MEM:1772.7M
[08/27 23:39:39    170s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1772.7M
[08/27 23:39:39    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.163, REAL:0.079, MEM:1772.7M
[08/27 23:39:39    170s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1772.7MB).
[08/27 23:39:39    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.232, REAL:0.148, MEM:1772.7M
[08/27 23:39:39    170s] #################################################################################
[08/27 23:39:39    170s] # Design Stage: PreRoute
[08/27 23:39:39    170s] # Design Name: croc_chip
[08/27 23:39:39    170s] # Design Mode: 130nm
[08/27 23:39:39    170s] # Analysis Mode: MMMC OCV 
[08/27 23:39:39    170s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:39:39    170s] # Signoff Settings: SI Off 
[08/27 23:39:39    170s] #################################################################################
[08/27 23:39:40    170s] #################################################################################
[08/27 23:39:40    170s] # Design Stage: PreRoute
[08/27 23:39:40    170s] # Design Name: croc_chip
[08/27 23:39:40    170s] # Design Mode: 130nm
[08/27 23:39:40    170s] # Analysis Mode: MMMC OCV 
[08/27 23:39:40    170s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:39:40    170s] # Signoff Settings: SI Off 
[08/27 23:39:40    170s] #################################################################################
[08/27 23:39:41    171s] Topological Sorting (REAL = 0:00:00.0, MEM = 1770.7M, InitMEM = 1770.7M)
[08/27 23:39:41    172s] Calculate early delays in OCV mode...
[08/27 23:39:41    172s] Calculate late delays in OCV mode...
[08/27 23:39:41    172s] Start delay calculation (fullDC) (8 T). (MEM=1770.72)
[08/27 23:39:41    172s] End AAE Lib Interpolated Model. (MEM=1795.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/27 23:39:42    177s] Total number of fetched objects 39670
[08/27 23:39:42    178s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/27 23:39:42    178s] End delay calculation. (MEM=2105.01 CPU=0:00:05.1 REAL=0:00:01.0)
[08/27 23:39:42    178s] End delay calculation (fullDC). (MEM=2105.01 CPU=0:00:06.1 REAL=0:00:01.0)
[08/27 23:39:42    178s] *** CDM Built up (cpu=0:00:07.7  real=0:00:02.0  mem= 2105.0M) ***
[08/27 23:39:43    179s]    _____________________________________________________________
[08/27 23:39:43    179s]   /  Design State
[08/27 23:39:43    179s]  +--------------------------------------------------------------
[08/27 23:39:43    179s]  | unconnected nets:     5824
[08/27 23:39:43    179s]  | signal nets: 
[08/27 23:39:43    179s]  |    routed nets:        0 (0.0% routed)
[08/27 23:39:43    179s]  |     total nets:    34340
[08/27 23:39:43    179s]  | clock nets: 
[08/27 23:39:43    179s]  |    routed nets:        0 (0.0% routed)
[08/27 23:39:43    179s]  |     total nets:        7
[08/27 23:39:43    179s]  +--------------------------------------------------------------
[08/27 23:39:43    179s] **INFO: Less than half the nets are routed, this design is not in postRoute stage
[08/27 23:39:43    179s] **ERROR: (IMPOPT-7033):	When design is not placed, either all terms of the net being buffered must be placed or location of the new buffer must be given.
0
[08/27 23:39:59    181s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:39:59    181s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:39:59    181s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:39:59    181s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[08/27 23:39:59    181s] **ERROR: (IMPOPT-7033):	When design is not placed, either all terms of the net being buffered must be placed or location of the new buffer must be given.

[08/27 23:48:53    236s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:48:53    236s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:48:53    236s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:48:53    236s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[08/27 23:48:53    236s] **WARN: (IMPOPT-6253):	Wires for the net 'i_croc_soc/i_croc/_1270_' have not been cut and moved to net 'i_croc_soc/i_croc/FE_RN_1', because some or all of the terms of this net are unplaced. You can place them and then run ecoRoute to get optimized routing for these nets after ECO.
[08/27 23:48:53    236s] Starting Steiner route of net i_croc_soc/i_croc/_1270_ ...
[08/27 23:48:53    236s] Skipping: The design is not routed.
[08/27 23:48:53    236s] Add inst i_croc_soc/i_croc/finaldestination_PL194XYD (sg13g2_buf_1) to drive load i_croc_soc/i_croc/_5212_/B 
[08/27 23:48:53    236s] **WARN: (IMPOPT-6253):	Wires for the net 'i_croc_soc/i_croc/FE_RN_1' have not been cut and moved to net 'i_croc_soc/i_croc/FE_RN_2', because some or all of the terms of this net are unplaced. You can place them and then run ecoRoute to get optimized routing for these nets after ECO.
[08/27 23:48:53    236s] Starting Steiner route of net i_croc_soc/i_croc/FE_RN_1 ...
[08/27 23:48:53    236s] Skipping: The design is not routed.
[08/27 23:48:53    236s] Add inst i_croc_soc/i_croc/storeload_PL841UXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/_5212_/B 
[08/27 23:48:53    236s] **WARN: (IMPOPT-6253):	Wires for the net 'i_croc_soc/i_croc/FE_RN_2' have not been cut and moved to net 'i_croc_soc/i_croc/FE_RN_3', because some or all of the terms of this net are unplaced. You can place them and then run ecoRoute to get optimized routing for these nets after ECO.
[08/27 23:48:53    236s] Starting Steiner route of net i_croc_soc/i_croc/FE_RN_2 ...
[08/27 23:48:53    236s] Skipping: The design is not routed.
[08/27 23:48:53    236s] Add inst i_croc_soc/i_croc/finaldestination_PL149XYD (sg13g2_buf_1) to drive load i_croc_soc/i_croc/_5212_/B 
[08/27 23:48:53    236s] **WARN: (IMPOPT-6253):	Wires for the net 'i_croc_soc/i_croc/FE_RN_3' have not been cut and moved to net 'i_croc_soc/i_croc/FE_RN_4', because some or all of the terms of this net are unplaced. You can place them and then run ecoRoute to get optimized routing for these nets after ECO.
[08/27 23:48:53    236s] Starting Steiner route of net i_croc_soc/i_croc/FE_RN_3 ...
[08/27 23:48:53    236s] Skipping: The design is not routed.
[08/27 23:48:53    236s] Add inst i_croc_soc/i_croc/storeload_PL823UXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/_5212_/B 
[08/27 23:48:53    236s] OPERPROF: Starting spSiteCleanup(false) at level 1, MEM:2169.0M
[08/27 23:48:53    236s] OPERPROF: Finished spSiteCleanup(false) at level 1, CPU:0.004, REAL:0.004, MEM:2169.0M
[08/27 23:48:53    236s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2169.0M
[08/27 23:48:53    236s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2169.0M
[08/27 23:48:53    236s] #spOpts: N=130 mergeVia=F 
[08/27 23:48:53    236s] All LLGs are deleted
[08/27 23:48:53    236s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2169.0M
[08/27 23:48:53    236s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2169.0M
[08/27 23:48:53    236s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2169.0M
[08/27 23:48:53    236s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2169.0M
[08/27 23:48:53    236s] Core basic site is CoreSite
[08/27 23:48:53    236s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:48:53    236s] Fast DP-INIT is on for default
[08/27 23:48:53    236s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:48:53    236s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.127, REAL:0.040, MEM:2169.0M
[08/27 23:48:53    236s] OPERPROF:       Starting CMU at level 4, MEM:2169.0M
[08/27 23:48:53    236s] OPERPROF:       Finished CMU at level 4, CPU:0.008, REAL:0.008, MEM:2169.0M
[08/27 23:48:53    236s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.174, REAL:0.086, MEM:2169.0M
[08/27 23:48:53    236s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2169.0MB).
[08/27 23:48:53    236s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.233, REAL:0.146, MEM:2169.0M
[08/27 23:48:53    236s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.233, REAL:0.147, MEM:2169.0M
[08/27 23:48:53    236s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.2
[08/27 23:48:53    236s] OPERPROF: Starting RefinePlace at level 1, MEM:2169.0M
[08/27 23:48:53    236s] *** Starting refinePlace (0:03:57 mem=2169.0M) ***
[08/27 23:48:53    236s] Total net bbox length = 5.351e+05 (3.093e+05 2.259e+05) (ext = 1.817e+05)
[08/27 23:48:54    236s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 23:48:54    236s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2169.0M
[08/27 23:48:54    236s] Starting refinePlace ...
[08/27 23:48:54    236s] ** Cut row section cpu time 0:00:00.0.
[08/27 23:48:54    236s]    Spread Effort: high, standalone mode, useDDP on.
[08/27 23:48:54    236s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2169.0MB) @(0:03:57 - 0:03:57).
[08/27 23:48:54    236s] Move report: preRPlace moves 4 insts, mean move: 2.02 um, max move: 3.78 um
[08/27 23:48:54    236s] 	Max move on inst (i_croc_soc/i_croc/finaldestination_PL194XYD): (944.64, 1323.24) --> (944.64, 1319.46)
[08/27 23:48:54    236s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/27 23:48:54    236s] wireLenOptFixPriorityInst 0 inst fixed
[08/27 23:48:54    236s] 
[08/27 23:48:54    236s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/27 23:48:54    236s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/27 23:48:54    236s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2169.0MB) @(0:03:57 - 0:03:57).
[08/27 23:48:54    236s] Move report: Detail placement moves 4 insts, mean move: 2.02 um, max move: 3.78 um
[08/27 23:48:54    236s] 	Max move on inst (i_croc_soc/i_croc/finaldestination_PL194XYD): (944.64, 1323.24) --> (944.64, 1319.46)
[08/27 23:48:54    236s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2169.0MB
[08/27 23:48:54    236s] Statistics of distance of Instance movement in refine placement:
[08/27 23:48:54    236s]   maximum (X+Y) =         3.78 um
[08/27 23:48:54    236s]   inst (i_croc_soc/i_croc/finaldestination_PL194XYD) with max move: (944.64, 1323.24) -> (944.64, 1319.46)
[08/27 23:48:54    236s]   mean    (X+Y) =         2.02 um
[08/27 23:48:54    236s] Summary Report:
[08/27 23:48:54    236s] Instances move: 4 (out of 4 movable)
[08/27 23:48:54    236s] Instances flipped: 0
[08/27 23:48:54    236s] Mean displacement: 2.02 um
[08/27 23:48:54    236s] Max displacement: 3.78 um (Instance: i_croc_soc/i_croc/finaldestination_PL194XYD) (944.64, 1323.24) -> (944.64, 1319.46)
[08/27 23:48:54    236s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/27 23:48:54    236s] Total instances moved : 4
[08/27 23:48:54    236s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.150, REAL:0.150, MEM:2169.0M
[08/27 23:48:54    236s] Total net bbox length = 5.351e+05 (3.093e+05 2.259e+05) (ext = 1.817e+05)
[08/27 23:48:54    236s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2169.0MB
[08/27 23:48:54    236s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2169.0MB) @(0:03:57 - 0:03:57).
[08/27 23:48:54    236s] *** Finished refinePlace (0:03:57 mem=2169.0M) ***
[08/27 23:48:54    236s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.2
[08/27 23:48:54    236s] OPERPROF: Finished RefinePlace at level 1, CPU:0.250, REAL:0.252, MEM:2169.0M
[08/27 23:48:54    237s] OPERPROF: Starting spSiteCleanup(false) at level 1, MEM:2169.0M
[08/27 23:48:54    237s] OPERPROF: Finished spSiteCleanup(false) at level 1, CPU:0.002, REAL:0.002, MEM:2169.0M
[08/27 23:48:54    237s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:48:54    237s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:48:54    237s] **ERROR: (IMPOPT-168):	Cannot find term '{i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut/A_CLK}'.

[08/27 23:49:29    240s] <CMD> selectWire 1128.0000 348.0000 1132.0000 1492.0200 7 VDD
[08/27 23:49:33    241s] <CMD> deselectAll
[08/27 23:49:33    241s] <CMD> selectInst {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut}
[08/27 23:52:17    258s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:52:17    258s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:52:17    258s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:52:17    258s] #################################################################################
[08/27 23:52:17    258s] # Design Stage: PreRoute
[08/27 23:52:17    258s] # Design Name: croc_chip
[08/27 23:52:17    258s] # Design Mode: 130nm
[08/27 23:52:17    258s] # Analysis Mode: MMMC OCV 
[08/27 23:52:17    258s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:52:17    258s] # Signoff Settings: SI Off 
[08/27 23:52:17    258s] #################################################################################
[08/27 23:52:17    258s] **ERROR: (IMPOPT-7033):	When design is not placed, either all terms of the net being buffered must be placed or location of the new buffer must be given.

[08/27 23:52:36    260s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:52:36    260s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:52:36    260s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:52:36    260s] **ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/finaldestination_PL194XYD' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/storeload_PL841UXY' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/finaldestination_PL149XYD' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/storeload_PL823UXY' already exists in the design. Provide a unique name for the new instance.
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:52:36    260s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:52:36    260s] **ERROR: (IMPOPT-168):	Cannot find term '{i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut/A_CLK}'.

[08/27 23:55:48    280s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:55:48    280s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:55:48    280s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:55:48    280s] #################################################################################
[08/27 23:55:48    280s] # Design Stage: PreRoute
[08/27 23:55:48    280s] # Design Name: croc_chip
[08/27 23:55:48    280s] # Design Mode: 130nm
[08/27 23:55:48    280s] # Analysis Mode: MMMC OCV 
[08/27 23:55:48    280s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:55:48    280s] # Signoff Settings: SI Off 
[08/27 23:55:48    280s] #################################################################################
[08/27 23:55:48    280s] **ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/finaldestination_PL194XYD' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/storeload_PL841UXY' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/finaldestination_PL149XYD' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/storeload_PL823UXY' already exists in the design. Provide a unique name for the new instance.
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:55:48    280s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:55:48    280s] **ERROR: (IMPOPT-168):	Cannot find term '{i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut/A_CLK}'.

[08/27 23:56:13    283s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:56:13    283s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:56:13    283s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:56:13    283s] #################################################################################
[08/27 23:56:13    283s] # Design Stage: PreRoute
[08/27 23:56:13    283s] # Design Name: croc_chip
[08/27 23:56:13    283s] # Design Mode: 130nm
[08/27 23:56:13    283s] # Analysis Mode: MMMC OCV 
[08/27 23:56:13    283s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:56:13    283s] # Signoff Settings: SI Off 
[08/27 23:56:13    283s] #################################################################################
[08/27 23:56:13    283s] **ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/finaldestination_PL194XYD' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/storeload_PL841UXY' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/finaldestination_PL149XYD' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/storeload_PL823UXY' already exists in the design. Provide a unique name for the new instance.
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:56:13    283s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:56:13    283s] **ERROR: (IMPOPT-168):	Cannot find term '{i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut/A_CLK}'.

[08/27 23:56:25    284s] -congEffort auto
[08/27 23:56:25    284s] ##  Process: 130           (User Set)               
[08/27 23:56:25    284s] ##     Node: (not set)                           
[08/27 23:56:25    284s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/27 23:56:25    284s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[08/27 23:56:25    284s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/27 23:56:25    284s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[08/27 23:56:25    284s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/27 23:56:25    284s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/27 23:56:26    284s] Effort level <high> specified for reg2reg path_group
[08/27 23:56:26    284s] Effort level <high> specified for reg2icg path_group
[08/27 23:56:26    284s] Effort level <high> specified for reg2mem path_group
[08/27 23:56:26    284s] Effort level <high> specified for mem2reg path_group
[08/27 23:56:26    284s] Effort level <low> specified for reg2out path_group
[08/27 23:56:26    284s] Effort level <low> specified for in2reg path_group
[08/27 23:56:26    284s] Effort level <low> specified for in2icg path_group
[08/27 23:56:26    284s] Effort level <low> specified for in2out path_group
[08/27 23:56:26    284s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:56:26    284s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[08/27 23:56:26    284s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:56:26    284s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:56:26    284s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:56:26    284s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:56:26    284s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:56:26    284s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:56:26    284s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:56:26    284s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:56:26    284s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
[08/27 23:56:26    284s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_'
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:56:26    284s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:56:26    284s] #################################################################################
[08/27 23:56:26    284s] # Design Stage: PreRoute
[08/27 23:56:26    284s] # Design Name: croc_chip
[08/27 23:56:26    284s] # Design Mode: 130nm
[08/27 23:56:26    284s] # Analysis Mode: MMMC OCV 
[08/27 23:56:26    284s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:56:26    284s] # Signoff Settings: SI Off 
[08/27 23:56:26    284s] #################################################################################
[08/27 23:56:26    284s] **ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/finaldestination_PL194XYD' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/storeload_PL841UXY' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/finaldestination_PL149XYD' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/storeload_PL823UXY' already exists in the design. Provide a unique name for the new instance.
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:56:26    284s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:56:26    284s] **ERROR: (IMPOPT-168):	Cannot find term '{i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut/A_CLK}'.

[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_100__reg  to i_ibex_crash_dump_o_100__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_101__reg  to i_ibex_crash_dump_o_101__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_102__reg  to i_ibex_crash_dump_o_102__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_103__reg  to i_ibex_crash_dump_o_103__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_104__reg  to i_ibex_crash_dump_o_104__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_105__reg  to i_ibex_crash_dump_o_105__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_106__reg  to i_ibex_crash_dump_o_106__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_107__reg  to i_ibex_crash_dump_o_107__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_108__reg  to i_ibex_crash_dump_o_108__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_109__reg  to i_ibex_crash_dump_o_109__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_110__reg  to i_ibex_crash_dump_o_110__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_111__reg  to i_ibex_crash_dump_o_111__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_112__reg  to i_ibex_crash_dump_o_112__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_113__reg  to i_ibex_crash_dump_o_113__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_114__reg  to i_ibex_crash_dump_o_114__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_115__reg  to i_ibex_crash_dump_o_115__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_116__reg  to i_ibex_crash_dump_o_116__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_117__reg  to i_ibex_crash_dump_o_117__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_118__reg  to i_ibex_crash_dump_o_118__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_119__reg  to i_ibex_crash_dump_o_119__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_120__reg  to i_ibex_crash_dump_o_120__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_121__reg  to i_ibex_crash_dump_o_121__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_122__reg  to i_ibex_crash_dump_o_122__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_123__reg  to i_ibex_crash_dump_o_123__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_124__reg  to i_ibex_crash_dump_o_124__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_125__reg  to i_ibex_crash_dump_o_125__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_126__reg  to i_ibex_crash_dump_o_126__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_127__reg  to i_ibex_crash_dump_o_127__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_32__reg  to i_ibex_crash_dump_o_32__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_33__reg  to i_ibex_crash_dump_o_33__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_34__reg  to i_ibex_crash_dump_o_34__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_35__reg  to i_ibex_crash_dump_o_35__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_36__reg  to i_ibex_crash_dump_o_36__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_37__reg  to i_ibex_crash_dump_o_37__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_38__reg  to i_ibex_crash_dump_o_38__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_39__reg  to i_ibex_crash_dump_o_39__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_40__reg  to i_ibex_crash_dump_o_40__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_41__reg  to i_ibex_crash_dump_o_41__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_42__reg  to i_ibex_crash_dump_o_42__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_43__reg  to i_ibex_crash_dump_o_43__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_44__reg  to i_ibex_crash_dump_o_44__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_45__reg  to i_ibex_crash_dump_o_45__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_46__reg  to i_ibex_crash_dump_o_46__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_47__reg  to i_ibex_crash_dump_o_47__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_48__reg  to i_ibex_crash_dump_o_48__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_49__reg  to i_ibex_crash_dump_o_49__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_50__reg  to i_ibex_crash_dump_o_50__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_51__reg  to i_ibex_crash_dump_o_51__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_52__reg  to i_ibex_crash_dump_o_52__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_53__reg  to i_ibex_crash_dump_o_53__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_54__reg  to i_ibex_crash_dump_o_54__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_55__reg  to i_ibex_crash_dump_o_55__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_56__reg  to i_ibex_crash_dump_o_56__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_57__reg  to i_ibex_crash_dump_o_57__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_58__reg  to i_ibex_crash_dump_o_58__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_59__reg  to i_ibex_crash_dump_o_59__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_60__reg  to i_ibex_crash_dump_o_60__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_61__reg  to i_ibex_crash_dump_o_61__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_62__reg  to i_ibex_crash_dump_o_62__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_63__reg  to i_ibex_crash_dump_o_63__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_65__reg  to i_ibex_crash_dump_o_65__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_66__reg  to i_ibex_crash_dump_o_66__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_67__reg  to i_ibex_crash_dump_o_67__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_68__reg  to i_ibex_crash_dump_o_68__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_69__reg  to i_ibex_crash_dump_o_69__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_70__reg  to i_ibex_crash_dump_o_70__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_71__reg  to i_ibex_crash_dump_o_71__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_72__reg  to i_ibex_crash_dump_o_72__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_73__reg  to i_ibex_crash_dump_o_73__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_74__reg  to i_ibex_crash_dump_o_74__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_75__reg  to i_ibex_crash_dump_o_75__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_76__reg  to i_ibex_crash_dump_o_76__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_77__reg  to i_ibex_crash_dump_o_77__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_78__reg  to i_ibex_crash_dump_o_78__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_79__reg  to i_ibex_crash_dump_o_79__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_80__reg  to i_ibex_crash_dump_o_80__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_81__reg  to i_ibex_crash_dump_o_81__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_82__reg  to i_ibex_crash_dump_o_82__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_83__reg  to i_ibex_crash_dump_o_83__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_84__reg  to i_ibex_crash_dump_o_84__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_85__reg  to i_ibex_crash_dump_o_85__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_86__reg  to i_ibex_crash_dump_o_86__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_87__reg  to i_ibex_crash_dump_o_87__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_88__reg  to i_ibex_crash_dump_o_88__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_89__reg  to i_ibex_crash_dump_o_89__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_90__reg  to i_ibex_crash_dump_o_90__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_91__reg  to i_ibex_crash_dump_o_91__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_92__reg  to i_ibex_crash_dump_o_92__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_93__reg  to i_ibex_crash_dump_o_93__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_94__reg  to i_ibex_crash_dump_o_94__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_95__reg  to i_ibex_crash_dump_o_95__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_96__reg  to i_ibex_crash_dump_o_96__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_97__reg  to i_ibex_crash_dump_o_97__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_98__reg  to i_ibex_crash_dump_o_98__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.crash_dump_o_99__reg  to i_ibex_crash_dump_o_99__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.cs_registers_i  to i_ibex_cs_registers_i 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.debug_mode_reg  to i_ibex_debug_mode_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.branch_jump_set_done_q_reg  to i_ibex_id_stage_i_branch_jump_set_done_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.branch_set_raw_reg  to i_ibex_id_stage_i_branch_set_raw_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.ctrl_fsm_cs_0__reg  to i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.ctrl_fsm_cs_1__reg  to i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.ctrl_fsm_cs_2__reg  to i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_2__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.ctrl_fsm_cs_3__reg  to i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_3__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.do_single_step_q_reg  to i_ibex_id_stage_i_controller_i_do_single_step_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.enter_debug_mode_prio_q_reg  to i_ibex_id_stage_i_controller_i_enter_debug_mode_prio_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.exc_req_q_reg  to i_ibex_id_stage_i_controller_i_exc_req_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.illegal_insn_q_reg  to i_ibex_id_stage_i_controller_i_illegal_insn_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_0__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_10__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_10__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_11__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_11__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_12__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_12__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_13__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_13__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_14__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_14__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_15__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_15__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_1__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_2__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_2__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_3__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_3__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_4__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_4__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_5__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_5__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_6__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_6__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_7__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_7__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_8__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_8__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_9__reg  to i_ibex_id_stage_i_controller_i_instr_compressed_i_9__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_fetch_err_i_reg  to i_ibex_id_stage_i_controller_i_instr_fetch_err_i_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_fetch_err_plus2_i_reg  to i_ibex_id_stage_i_controller_i_instr_fetch_err_plus2_i_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_0__reg  to i_ibex_id_stage_i_controller_i_instr_i_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_10__reg  to i_ibex_id_stage_i_controller_i_instr_i_10__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_11__reg  to i_ibex_id_stage_i_controller_i_instr_i_11__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_12__reg  to i_ibex_id_stage_i_controller_i_instr_i_12__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_13__reg  to i_ibex_id_stage_i_controller_i_instr_i_13__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_14__reg  to i_ibex_id_stage_i_controller_i_instr_i_14__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_15__reg  to i_ibex_id_stage_i_controller_i_instr_i_15__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_16__reg  to i_ibex_id_stage_i_controller_i_instr_i_16__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_17__reg  to i_ibex_id_stage_i_controller_i_instr_i_17__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_18__reg  to i_ibex_id_stage_i_controller_i_instr_i_18__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_19__reg  to i_ibex_id_stage_i_controller_i_instr_i_19__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_1__reg  to i_ibex_id_stage_i_controller_i_instr_i_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_20__reg  to i_ibex_id_stage_i_controller_i_instr_i_20__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_21__reg  to i_ibex_id_stage_i_controller_i_instr_i_21__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_22__reg  to i_ibex_id_stage_i_controller_i_instr_i_22__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_23__reg  to i_ibex_id_stage_i_controller_i_instr_i_23__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_24__reg  to i_ibex_id_stage_i_controller_i_instr_i_24__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_25__reg  to i_ibex_id_stage_i_controller_i_instr_i_25__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_26__reg  to i_ibex_id_stage_i_controller_i_instr_i_26__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_27__reg  to i_ibex_id_stage_i_controller_i_instr_i_27__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_28__reg  to i_ibex_id_stage_i_controller_i_instr_i_28__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_29__reg  to i_ibex_id_stage_i_controller_i_instr_i_29__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_2__reg  to i_ibex_id_stage_i_controller_i_instr_i_2__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_30__reg  to i_ibex_id_stage_i_controller_i_instr_i_30__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_31__reg  to i_ibex_id_stage_i_controller_i_instr_i_31__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_3__reg  to i_ibex_id_stage_i_controller_i_instr_i_3__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_4__reg  to i_ibex_id_stage_i_controller_i_instr_i_4__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_5__reg  to i_ibex_id_stage_i_controller_i_instr_i_5__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_6__reg  to i_ibex_id_stage_i_controller_i_instr_i_6__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_7__reg  to i_ibex_id_stage_i_controller_i_instr_i_7__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_8__reg  to i_ibex_id_stage_i_controller_i_instr_i_8__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_i_9__reg  to i_ibex_id_stage_i_controller_i_instr_i_9__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_is_compressed_i_reg  to i_ibex_id_stage_i_controller_i_instr_is_compressed_i_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.instr_valid_i_reg  to i_ibex_id_stage_i_controller_i_instr_valid_i_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.load_err_q_reg  to i_ibex_id_stage_i_controller_i_load_err_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.nmi_mode_o_reg  to i_ibex_id_stage_i_controller_i_nmi_mode_o_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.controller_i.store_err_q_reg  to i_ibex_id_stage_i_controller_i_store_err_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.decoder_i.illegal_c_insn_i_reg  to i_ibex_id_stage_i_decoder_i_illegal_c_insn_i_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.id_stage_i.id_fsm_q_reg  to i_ibex_id_stage_i_id_fsm_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.branch_discard_q_0__reg  to i_ibex_if_stage_i_prefetch_buffer_i_branch_discard_q_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.branch_discard_q_1__reg  to i_ibex_if_stage_i_prefetch_buffer_i_branch_discard_q_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.discard_req_q_reg  to i_ibex_if_stage_i_prefetch_buffer_i_discard_req_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_10__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_10__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_11__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_11__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_12__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_12__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_13__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_13__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_14__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_14__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_15__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_15__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_16__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_16__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_17__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_17__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_18__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_18__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_19__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_19__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_20__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_20__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_21__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_21__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_22__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_22__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_23__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_23__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_24__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_24__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_25__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_25__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_26__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_26__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_27__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_27__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_28__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_28__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_29__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_29__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_2__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_2__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_30__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_30__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_31__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_31__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_3__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_3__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_4__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_4__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_5__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_5__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_6__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_6__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_7__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_7__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_8__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_8__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_9__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_9__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_busy_0__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_busy_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_busy_1__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_busy_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.err_q_0__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_err_q_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.err_q_1__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_err_q_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.err_q_2__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_err_q_2__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_0__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_10__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_10__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_11__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_11__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_12__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_12__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_13__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_13__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_14__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_14__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_15__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_15__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_16__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_16__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_17__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_17__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_18__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_18__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_19__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_19__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_1__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_20__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_20__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_21__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_21__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_22__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_22__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_23__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_23__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_24__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_24__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_25__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_25__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_26__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_26__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_27__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_27__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_28__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_28__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_29__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_29__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_2__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_2__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_30__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_30__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_31__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_31__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_32__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_32__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_33__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_33__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_34__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_34__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_35__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_35__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_36__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_36__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_37__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_37__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_38__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_38__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_39__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_39__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_3__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_3__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_40__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_40__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_41__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_41__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_42__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_42__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_43__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_43__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_44__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_44__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_45__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_45__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_46__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_46__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_47__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_47__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_48__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_48__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_49__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_49__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_4__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_4__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_50__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_50__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_51__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_51__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_52__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_52__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_53__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_53__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_54__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_54__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_55__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_55__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_56__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_56__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_57__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_57__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_58__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_58__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_59__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_59__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_5__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_5__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_60__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_60__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_61__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_61__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_62__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_62__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_63__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_63__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_64__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_64__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_65__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_65__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_66__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_66__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_67__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_67__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_68__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_68__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_69__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_69__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_6__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_6__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_70__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_70__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_71__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_71__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_72__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_72__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_73__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_73__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_74__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_74__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_75__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_75__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_76__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_76__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_77__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_77__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_78__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_78__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_79__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_79__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_7__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_7__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_80__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_80__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_81__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_81__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_82__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_82__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_83__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_83__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_84__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_84__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_85__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_85__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_86__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_86__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_87__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_87__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_88__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_88__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_89__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_89__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_8__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_8__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_90__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_90__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_91__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_91__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_92__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_92__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_93__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_93__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_94__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_94__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_95__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_95__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_9__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_9__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.valid_q_0__reg  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_valid_q_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.rdata_outstanding_q_0__reg  to i_ibex_if_stage_i_prefetch_buffer_i_rdata_outstanding_q_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.rdata_outstanding_q_1__reg  to i_ibex_if_stage_i_prefetch_buffer_i_rdata_outstanding_q_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_10__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_10__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_11__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_11__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_12__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_12__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_13__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_13__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_14__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_14__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_15__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_15__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_16__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_16__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_17__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_17__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_18__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_18__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_19__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_19__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_20__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_20__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_21__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_21__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_22__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_22__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_23__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_23__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_24__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_24__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_25__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_25__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_26__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_26__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_27__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_27__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_28__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_28__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_29__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_29__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_2__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_2__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_30__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_30__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_31__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_31__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_3__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_3__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_4__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_4__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_5__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_5__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_6__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_6__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_7__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_7__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_8__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_8__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_9__reg  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_9__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.if_stage_i.prefetch_buffer_i.valid_req_q_reg  to i_ibex_if_stage_i_prefetch_buffer_i_valid_req_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.data_sign_ext_q_reg  to i_ibex_load_store_unit_i_data_sign_ext_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.data_type_q_0__reg  to i_ibex_load_store_unit_i_data_type_q_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.data_type_q_1__reg  to i_ibex_load_store_unit_i_data_type_q_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.data_we_q_reg  to i_ibex_load_store_unit_i_data_we_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.handle_misaligned_q_reg  to i_ibex_load_store_unit_i_handle_misaligned_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.ls_fsm_cs_0__reg  to i_ibex_load_store_unit_i_ls_fsm_cs_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.ls_fsm_cs_1__reg  to i_ibex_load_store_unit_i_ls_fsm_cs_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.ls_fsm_cs_2__reg  to i_ibex_load_store_unit_i_ls_fsm_cs_2__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.lsu_err_q_reg  to i_ibex_load_store_unit_i_lsu_err_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.pmp_err_q_reg  to i_ibex_load_store_unit_i_pmp_err_q_reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_offset_q_0__reg  to i_ibex_load_store_unit_i_rdata_offset_q_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_offset_q_1__reg  to i_ibex_load_store_unit_i_rdata_offset_q_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_0__reg  to i_ibex_load_store_unit_i_rdata_q_0__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_10__reg  to i_ibex_load_store_unit_i_rdata_q_10__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_11__reg  to i_ibex_load_store_unit_i_rdata_q_11__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_12__reg  to i_ibex_load_store_unit_i_rdata_q_12__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_13__reg  to i_ibex_load_store_unit_i_rdata_q_13__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_14__reg  to i_ibex_load_store_unit_i_rdata_q_14__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_15__reg  to i_ibex_load_store_unit_i_rdata_q_15__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_16__reg  to i_ibex_load_store_unit_i_rdata_q_16__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_17__reg  to i_ibex_load_store_unit_i_rdata_q_17__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_18__reg  to i_ibex_load_store_unit_i_rdata_q_18__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_19__reg  to i_ibex_load_store_unit_i_rdata_q_19__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_1__reg  to i_ibex_load_store_unit_i_rdata_q_1__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_20__reg  to i_ibex_load_store_unit_i_rdata_q_20__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_21__reg  to i_ibex_load_store_unit_i_rdata_q_21__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_22__reg  to i_ibex_load_store_unit_i_rdata_q_22__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_23__reg  to i_ibex_load_store_unit_i_rdata_q_23__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_2__reg  to i_ibex_load_store_unit_i_rdata_q_2__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_3__reg  to i_ibex_load_store_unit_i_rdata_q_3__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_4__reg  to i_ibex_load_store_unit_i_rdata_q_4__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_5__reg  to i_ibex_load_store_unit_i_rdata_q_5__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_6__reg  to i_ibex_load_store_unit_i_rdata_q_6__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_7__reg  to i_ibex_load_store_unit_i_rdata_q_7__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_8__reg  to i_ibex_load_store_unit_i_rdata_q_8__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.load_store_unit_i.rdata_q_9__reg  to i_ibex_load_store_unit_i_rdata_q_9__reg 
[08/27 23:57:21    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , inst name from \i_ibex.register_file_i  to i_ibex_register_file_i 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \gen_sram_bank[0].i_sram  to \gen_sram_bank[0]_i_sram  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \gen_sram_bank[0].i_sram_shim.rvalid_q_reg  to \gen_sram_bank[0]_i_sram_shim_rvalid_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \gen_sram_bank[1].i_sram  to \gen_sram_bank[1]_i_sram  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \gen_sram_bank[1].i_sram_shim.rvalid_q_reg  to \gen_sram_bank[1]_i_sram_shim_rvalid_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_dm_top.i_dm_top  to i_dm_top_i_dm_top 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_dm_top.slave_rvalid_o_reg  to i_dm_top_slave_rvalid_o_reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[0].i_demux.i_counter.overflow_o_reg  to \i_main_xbar_gen_demux[0]_i_demux_i_counter_overflow_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[0].i_demux.i_counter.q_o_reg  to \i_main_xbar_gen_demux[0]_i_demux_i_counter_q_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[0].i_demux.select_q_0__reg  to \i_main_xbar_gen_demux[0]_i_demux_select_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[0].i_demux.select_q_1__reg  to \i_main_xbar_gen_demux[0]_i_demux_select_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[0].i_demux.select_q_2__reg  to \i_main_xbar_gen_demux[0]_i_demux_select_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[1].i_demux.i_counter.overflow_o_reg  to \i_main_xbar_gen_demux[1]_i_demux_i_counter_overflow_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[1].i_demux.i_counter.q_o_reg  to \i_main_xbar_gen_demux[1]_i_demux_i_counter_q_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[1].i_demux.select_q_0__reg  to \i_main_xbar_gen_demux[1]_i_demux_select_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[1].i_demux.select_q_1__reg  to \i_main_xbar_gen_demux[1]_i_demux_select_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[1].i_demux.select_q_2__reg  to \i_main_xbar_gen_demux[1]_i_demux_select_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[2].i_demux.i_counter.overflow_o_reg  to \i_main_xbar_gen_demux[2]_i_demux_i_counter_overflow_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[2].i_demux.i_counter.q_o_reg  to \i_main_xbar_gen_demux[2]_i_demux_i_counter_q_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[2].i_demux.select_q_0__reg  to \i_main_xbar_gen_demux[2]_i_demux_select_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[2].i_demux.select_q_1__reg  to \i_main_xbar_gen_demux[2]_i_demux_select_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[2].i_demux.select_q_2__reg  to \i_main_xbar_gen_demux[2]_i_demux_select_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[3].i_demux.i_counter.overflow_o_reg  to \i_main_xbar_gen_demux[3]_i_demux_i_counter_overflow_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[3].i_demux.i_counter.q_o_reg  to \i_main_xbar_gen_demux[3]_i_demux_i_counter_q_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[3].i_demux.select_q_0__reg  to \i_main_xbar_gen_demux[3]_i_demux_select_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[3].i_demux.select_q_1__reg  to \i_main_xbar_gen_demux[3]_i_demux_select_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_demux[3].i_demux.select_q_2__reg  to \i_main_xbar_gen_demux[3]_i_demux_select_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.mem_q_0__reg  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.mem_q_1__reg  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.mem_q_2__reg  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.mem_q_3__reg  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.read_pointer_q_reg  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1__reg  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.usage_o_reg  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.write_pointer_q_reg  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q_reg  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0__reg  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1__reg  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2__reg  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3__reg  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.rr_q_0__reg  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.rr_q_1__reg  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.mem_q_0__reg  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.mem_q_1__reg  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.mem_q_2__reg  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.mem_q_3__reg  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.read_pointer_q_reg  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1__reg  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.usage_o_reg  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.write_pointer_q_reg  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q_reg  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0__reg  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1__reg  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2__reg  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3__reg  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.rr_q_0__reg  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.rr_q_1__reg  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.mem_q_0__reg  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.mem_q_1__reg  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.mem_q_2__reg  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.mem_q_3__reg  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.read_pointer_q_reg  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1__reg  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.usage_o_reg  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.write_pointer_q_reg  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q_reg  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0__reg  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1__reg  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2__reg  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3__reg  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.rr_q_0__reg  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.rr_q_1__reg  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.mem_q_0__reg  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.mem_q_1__reg  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.mem_q_2__reg  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.mem_q_3__reg  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.read_pointer_q_reg  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1__reg  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.usage_o_reg  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.write_pointer_q_reg  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q_reg  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0__reg  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1__reg  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2__reg  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3__reg  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.rr_q_0__reg  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.rr_q_1__reg  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.mem_q_0__reg  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.mem_q_1__reg  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.mem_q_2__reg  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.mem_q_3__reg  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.read_pointer_q_reg  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1__reg  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.usage_o_reg  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.write_pointer_q_reg  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q_reg  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0__reg  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1__reg  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2__reg  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3__reg  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.rr_q_0__reg  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.rr_q_1__reg  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_obi_demux.i_counter.overflow_o_reg  to i_obi_demux_i_counter_overflow_o_reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_obi_demux.i_counter.q_o_reg  to i_obi_demux_i_counter_q_o_reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_obi_demux.select_q_0__reg  to i_obi_demux_select_q_0__reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_obi_demux.select_q_1__reg  to i_obi_demux_select_q_1__reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_obi_demux.select_q_2__reg  to i_obi_demux_select_q_2__reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_periph_err.i_id_fifo.status_cnt_q_1__reg  to i_periph_err_i_id_fifo_status_cnt_q_1__reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_periph_err.i_id_fifo.usage_o_reg  to i_periph_err_i_id_fifo_usage_o_reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_soc_ctrl_translate.r_opc_o_reg  to i_soc_ctrl_translate_r_opc_o_reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_soc_ctrl_translate.r_valid_o_reg  to i_soc_ctrl_translate_r_valid_o_reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_uart_translate.r_opc_o_reg  to i_uart_translate_r_opc_o_reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_uart_translate.r_valid_o_reg  to i_uart_translate_r_valid_o_reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_xbar_err.i_id_fifo.status_cnt_q_1__reg  to i_xbar_err_i_id_fifo_status_cnt_q_1__reg 
[08/27 23:57:21    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , inst name from \i_xbar_err.i_id_fifo.usage_o_reg  to i_xbar_err_i_id_fifo_usage_o_reg 
[08/27 23:57:21    290s] update cell \croc_soc$croc_chip.i_croc_soc , inst name from \i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no  to i_rstgen_i_rstgen_bypass_i_tc_clk_mux2_init_no 
[08/27 23:57:21    290s] update cell \croc_soc$croc_chip.i_croc_soc , inst name from \i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n  to i_rstgen_i_rstgen_bypass_i_tc_clk_mux2_rst_n 
[08/27 23:57:21    290s] update cell \croc_soc$croc_chip.i_croc_soc , inst name from \i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no  to i_rstgen_i_rstgen_bypass_i_tc_clk_mux2_rst_no 
[08/27 23:57:21    290s] update cell \croc_soc$croc_chip.i_croc_soc , inst name from \i_rstgen.i_rstgen_bypass.synch_regs_q_0__reg  to i_rstgen_i_rstgen_bypass_synch_regs_q_0__reg 
[08/27 23:57:21    290s] update cell \croc_soc$croc_chip.i_croc_soc , inst name from \i_rstgen.i_rstgen_bypass.synch_regs_q_1__reg  to i_rstgen_i_rstgen_bypass_synch_regs_q_1__reg 
[08/27 23:57:21    290s] update cell \croc_soc$croc_chip.i_croc_soc , inst name from \i_rstgen.i_rstgen_bypass.synch_regs_q_2__reg  to i_rstgen_i_rstgen_bypass_synch_regs_q_2__reg 
[08/27 23:57:21    290s] update cell \croc_soc$croc_chip.i_croc_soc , inst name from \i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg  to i_rstgen_i_rstgen_bypass_synch_regs_q_3__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr.rd_data_o_reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_control_csr_rd_data_o_reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_0__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_0__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_10__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_10__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_11__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_11__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_12__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_12__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_13__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_13__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_14__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_14__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_15__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_15__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_16__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_16__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_17__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_17__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_18__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_18__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_19__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_19__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_1__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_1__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_20__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_20__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_21__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_21__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_22__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_22__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_23__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_23__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_24__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_24__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_25__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_25__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_26__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_26__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_27__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_27__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_28__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_28__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_29__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_29__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_2__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_2__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_30__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_30__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_31__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_31__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_3__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_3__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_4__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_4__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_5__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_5__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_6__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_6__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_7__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_7__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_8__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_8__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_9__reg  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_9__reg  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \gen_trigger_regs.tselect_q_reg  to gen_trigger_regs_tselect_q_reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_0__reg  to mcycle_counter_i_counter_val_o_0__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_10__reg  to mcycle_counter_i_counter_val_o_10__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_11__reg  to mcycle_counter_i_counter_val_o_11__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_12__reg  to mcycle_counter_i_counter_val_o_12__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_13__reg  to mcycle_counter_i_counter_val_o_13__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_14__reg  to mcycle_counter_i_counter_val_o_14__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_15__reg  to mcycle_counter_i_counter_val_o_15__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_16__reg  to mcycle_counter_i_counter_val_o_16__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_17__reg  to mcycle_counter_i_counter_val_o_17__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_18__reg  to mcycle_counter_i_counter_val_o_18__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_19__reg  to mcycle_counter_i_counter_val_o_19__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_1__reg  to mcycle_counter_i_counter_val_o_1__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_20__reg  to mcycle_counter_i_counter_val_o_20__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_21__reg  to mcycle_counter_i_counter_val_o_21__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_22__reg  to mcycle_counter_i_counter_val_o_22__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_23__reg  to mcycle_counter_i_counter_val_o_23__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_24__reg  to mcycle_counter_i_counter_val_o_24__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_25__reg  to mcycle_counter_i_counter_val_o_25__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_26__reg  to mcycle_counter_i_counter_val_o_26__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_27__reg  to mcycle_counter_i_counter_val_o_27__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_28__reg  to mcycle_counter_i_counter_val_o_28__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_29__reg  to mcycle_counter_i_counter_val_o_29__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_2__reg  to mcycle_counter_i_counter_val_o_2__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_30__reg  to mcycle_counter_i_counter_val_o_30__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_31__reg  to mcycle_counter_i_counter_val_o_31__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_32__reg  to mcycle_counter_i_counter_val_o_32__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_33__reg  to mcycle_counter_i_counter_val_o_33__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_34__reg  to mcycle_counter_i_counter_val_o_34__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_35__reg  to mcycle_counter_i_counter_val_o_35__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_36__reg  to mcycle_counter_i_counter_val_o_36__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_37__reg  to mcycle_counter_i_counter_val_o_37__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_38__reg  to mcycle_counter_i_counter_val_o_38__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_39__reg  to mcycle_counter_i_counter_val_o_39__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_3__reg  to mcycle_counter_i_counter_val_o_3__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_40__reg  to mcycle_counter_i_counter_val_o_40__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_41__reg  to mcycle_counter_i_counter_val_o_41__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_42__reg  to mcycle_counter_i_counter_val_o_42__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_43__reg  to mcycle_counter_i_counter_val_o_43__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_44__reg  to mcycle_counter_i_counter_val_o_44__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_45__reg  to mcycle_counter_i_counter_val_o_45__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_46__reg  to mcycle_counter_i_counter_val_o_46__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_47__reg  to mcycle_counter_i_counter_val_o_47__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_48__reg  to mcycle_counter_i_counter_val_o_48__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_49__reg  to mcycle_counter_i_counter_val_o_49__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_4__reg  to mcycle_counter_i_counter_val_o_4__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_50__reg  to mcycle_counter_i_counter_val_o_50__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_51__reg  to mcycle_counter_i_counter_val_o_51__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_52__reg  to mcycle_counter_i_counter_val_o_52__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_53__reg  to mcycle_counter_i_counter_val_o_53__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_54__reg  to mcycle_counter_i_counter_val_o_54__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_55__reg  to mcycle_counter_i_counter_val_o_55__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_56__reg  to mcycle_counter_i_counter_val_o_56__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_57__reg  to mcycle_counter_i_counter_val_o_57__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_58__reg  to mcycle_counter_i_counter_val_o_58__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_59__reg  to mcycle_counter_i_counter_val_o_59__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_5__reg  to mcycle_counter_i_counter_val_o_5__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_60__reg  to mcycle_counter_i_counter_val_o_60__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_61__reg  to mcycle_counter_i_counter_val_o_61__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_62__reg  to mcycle_counter_i_counter_val_o_62__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_63__reg  to mcycle_counter_i_counter_val_o_63__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_6__reg  to mcycle_counter_i_counter_val_o_6__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_7__reg  to mcycle_counter_i_counter_val_o_7__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_8__reg  to mcycle_counter_i_counter_val_o_8__reg 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , inst name from \mcycle_counter_i.counter_val_o_9__reg  to mcycle_counter_i_counter_val_o_9__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.abstractauto_q_0__reg  to i_dm_csrs_abstractauto_q_0__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.abstractauto_q_16__reg  to i_dm_csrs_abstractauto_q_16__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.abstractauto_q_17__reg  to i_dm_csrs_abstractauto_q_17__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.abstractauto_q_18__reg  to i_dm_csrs_abstractauto_q_18__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.abstractauto_q_19__reg  to i_dm_csrs_abstractauto_q_19__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.abstractauto_q_1__reg  to i_dm_csrs_abstractauto_q_1__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.abstractauto_q_20__reg  to i_dm_csrs_abstractauto_q_20__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.abstractauto_q_21__reg  to i_dm_csrs_abstractauto_q_21__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.abstractauto_q_22__reg  to i_dm_csrs_abstractauto_q_22__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.abstractauto_q_23__reg  to i_dm_csrs_abstractauto_q_23__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.cmderr_q_0__reg  to i_dm_csrs_cmderr_q_0__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.cmderr_q_1__reg  to i_dm_csrs_cmderr_q_1__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.cmderr_q_2__reg  to i_dm_csrs_cmderr_q_2__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.havereset_q_reg  to i_dm_csrs_havereset_q_reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_0__reg  to i_dm_csrs_i_fifo_mem_q_0__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_10__reg  to i_dm_csrs_i_fifo_mem_q_10__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_11__reg  to i_dm_csrs_i_fifo_mem_q_11__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_12__reg  to i_dm_csrs_i_fifo_mem_q_12__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_13__reg  to i_dm_csrs_i_fifo_mem_q_13__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_14__reg  to i_dm_csrs_i_fifo_mem_q_14__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_15__reg  to i_dm_csrs_i_fifo_mem_q_15__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_16__reg  to i_dm_csrs_i_fifo_mem_q_16__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_17__reg  to i_dm_csrs_i_fifo_mem_q_17__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_18__reg  to i_dm_csrs_i_fifo_mem_q_18__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_19__reg  to i_dm_csrs_i_fifo_mem_q_19__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_1__reg  to i_dm_csrs_i_fifo_mem_q_1__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_20__reg  to i_dm_csrs_i_fifo_mem_q_20__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_21__reg  to i_dm_csrs_i_fifo_mem_q_21__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_22__reg  to i_dm_csrs_i_fifo_mem_q_22__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_23__reg  to i_dm_csrs_i_fifo_mem_q_23__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_24__reg  to i_dm_csrs_i_fifo_mem_q_24__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_25__reg  to i_dm_csrs_i_fifo_mem_q_25__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_26__reg  to i_dm_csrs_i_fifo_mem_q_26__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_27__reg  to i_dm_csrs_i_fifo_mem_q_27__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_28__reg  to i_dm_csrs_i_fifo_mem_q_28__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_29__reg  to i_dm_csrs_i_fifo_mem_q_29__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_2__reg  to i_dm_csrs_i_fifo_mem_q_2__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_30__reg  to i_dm_csrs_i_fifo_mem_q_30__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_31__reg  to i_dm_csrs_i_fifo_mem_q_31__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_32__reg  to i_dm_csrs_i_fifo_mem_q_32__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_33__reg  to i_dm_csrs_i_fifo_mem_q_33__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_34__reg  to i_dm_csrs_i_fifo_mem_q_34__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_35__reg  to i_dm_csrs_i_fifo_mem_q_35__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_36__reg  to i_dm_csrs_i_fifo_mem_q_36__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_37__reg  to i_dm_csrs_i_fifo_mem_q_37__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_38__reg  to i_dm_csrs_i_fifo_mem_q_38__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_39__reg  to i_dm_csrs_i_fifo_mem_q_39__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_3__reg  to i_dm_csrs_i_fifo_mem_q_3__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_40__reg  to i_dm_csrs_i_fifo_mem_q_40__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_41__reg  to i_dm_csrs_i_fifo_mem_q_41__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_42__reg  to i_dm_csrs_i_fifo_mem_q_42__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_43__reg  to i_dm_csrs_i_fifo_mem_q_43__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_44__reg  to i_dm_csrs_i_fifo_mem_q_44__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_45__reg  to i_dm_csrs_i_fifo_mem_q_45__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_46__reg  to i_dm_csrs_i_fifo_mem_q_46__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_47__reg  to i_dm_csrs_i_fifo_mem_q_47__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_48__reg  to i_dm_csrs_i_fifo_mem_q_48__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_49__reg  to i_dm_csrs_i_fifo_mem_q_49__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_4__reg  to i_dm_csrs_i_fifo_mem_q_4__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_50__reg  to i_dm_csrs_i_fifo_mem_q_50__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_51__reg  to i_dm_csrs_i_fifo_mem_q_51__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_52__reg  to i_dm_csrs_i_fifo_mem_q_52__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_53__reg  to i_dm_csrs_i_fifo_mem_q_53__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_54__reg  to i_dm_csrs_i_fifo_mem_q_54__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_55__reg  to i_dm_csrs_i_fifo_mem_q_55__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_56__reg  to i_dm_csrs_i_fifo_mem_q_56__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_57__reg  to i_dm_csrs_i_fifo_mem_q_57__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_58__reg  to i_dm_csrs_i_fifo_mem_q_58__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_59__reg  to i_dm_csrs_i_fifo_mem_q_59__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_5__reg  to i_dm_csrs_i_fifo_mem_q_5__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_60__reg  to i_dm_csrs_i_fifo_mem_q_60__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_61__reg  to i_dm_csrs_i_fifo_mem_q_61__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_62__reg  to i_dm_csrs_i_fifo_mem_q_62__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_63__reg  to i_dm_csrs_i_fifo_mem_q_63__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_64__reg  to i_dm_csrs_i_fifo_mem_q_64__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_65__reg  to i_dm_csrs_i_fifo_mem_q_65__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_66__reg  to i_dm_csrs_i_fifo_mem_q_66__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_67__reg  to i_dm_csrs_i_fifo_mem_q_67__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_6__reg  to i_dm_csrs_i_fifo_mem_q_6__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_7__reg  to i_dm_csrs_i_fifo_mem_q_7__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_8__reg  to i_dm_csrs_i_fifo_mem_q_8__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.mem_q_9__reg  to i_dm_csrs_i_fifo_mem_q_9__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.read_pointer_q_reg  to i_dm_csrs_i_fifo_read_pointer_q_reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.status_cnt_q_1__reg  to i_dm_csrs_i_fifo_status_cnt_q_1__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.usage_o_reg  to i_dm_csrs_i_fifo_usage_o_reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.i_fifo.write_pointer_q_reg  to i_dm_csrs_i_fifo_write_pointer_q_reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_0__reg  to i_dm_csrs_progbuf_o_0__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_100__reg  to i_dm_csrs_progbuf_o_100__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_101__reg  to i_dm_csrs_progbuf_o_101__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_102__reg  to i_dm_csrs_progbuf_o_102__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_103__reg  to i_dm_csrs_progbuf_o_103__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_104__reg  to i_dm_csrs_progbuf_o_104__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_105__reg  to i_dm_csrs_progbuf_o_105__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_106__reg  to i_dm_csrs_progbuf_o_106__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_107__reg  to i_dm_csrs_progbuf_o_107__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_108__reg  to i_dm_csrs_progbuf_o_108__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_109__reg  to i_dm_csrs_progbuf_o_109__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_10__reg  to i_dm_csrs_progbuf_o_10__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_110__reg  to i_dm_csrs_progbuf_o_110__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_111__reg  to i_dm_csrs_progbuf_o_111__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_112__reg  to i_dm_csrs_progbuf_o_112__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_113__reg  to i_dm_csrs_progbuf_o_113__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_114__reg  to i_dm_csrs_progbuf_o_114__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_115__reg  to i_dm_csrs_progbuf_o_115__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_116__reg  to i_dm_csrs_progbuf_o_116__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_117__reg  to i_dm_csrs_progbuf_o_117__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_118__reg  to i_dm_csrs_progbuf_o_118__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_119__reg  to i_dm_csrs_progbuf_o_119__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_11__reg  to i_dm_csrs_progbuf_o_11__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_120__reg  to i_dm_csrs_progbuf_o_120__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_121__reg  to i_dm_csrs_progbuf_o_121__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_122__reg  to i_dm_csrs_progbuf_o_122__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_123__reg  to i_dm_csrs_progbuf_o_123__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_124__reg  to i_dm_csrs_progbuf_o_124__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_125__reg  to i_dm_csrs_progbuf_o_125__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_126__reg  to i_dm_csrs_progbuf_o_126__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_127__reg  to i_dm_csrs_progbuf_o_127__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_128__reg  to i_dm_csrs_progbuf_o_128__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_129__reg  to i_dm_csrs_progbuf_o_129__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_12__reg  to i_dm_csrs_progbuf_o_12__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_130__reg  to i_dm_csrs_progbuf_o_130__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_131__reg  to i_dm_csrs_progbuf_o_131__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_132__reg  to i_dm_csrs_progbuf_o_132__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_133__reg  to i_dm_csrs_progbuf_o_133__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_134__reg  to i_dm_csrs_progbuf_o_134__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_135__reg  to i_dm_csrs_progbuf_o_135__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_136__reg  to i_dm_csrs_progbuf_o_136__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_137__reg  to i_dm_csrs_progbuf_o_137__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_138__reg  to i_dm_csrs_progbuf_o_138__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_139__reg  to i_dm_csrs_progbuf_o_139__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_13__reg  to i_dm_csrs_progbuf_o_13__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_140__reg  to i_dm_csrs_progbuf_o_140__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_141__reg  to i_dm_csrs_progbuf_o_141__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_142__reg  to i_dm_csrs_progbuf_o_142__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_143__reg  to i_dm_csrs_progbuf_o_143__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_144__reg  to i_dm_csrs_progbuf_o_144__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_145__reg  to i_dm_csrs_progbuf_o_145__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_146__reg  to i_dm_csrs_progbuf_o_146__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_147__reg  to i_dm_csrs_progbuf_o_147__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_148__reg  to i_dm_csrs_progbuf_o_148__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_149__reg  to i_dm_csrs_progbuf_o_149__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_14__reg  to i_dm_csrs_progbuf_o_14__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_150__reg  to i_dm_csrs_progbuf_o_150__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_151__reg  to i_dm_csrs_progbuf_o_151__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_152__reg  to i_dm_csrs_progbuf_o_152__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_153__reg  to i_dm_csrs_progbuf_o_153__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_154__reg  to i_dm_csrs_progbuf_o_154__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_155__reg  to i_dm_csrs_progbuf_o_155__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_156__reg  to i_dm_csrs_progbuf_o_156__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_157__reg  to i_dm_csrs_progbuf_o_157__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_158__reg  to i_dm_csrs_progbuf_o_158__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_159__reg  to i_dm_csrs_progbuf_o_159__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_15__reg  to i_dm_csrs_progbuf_o_15__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_160__reg  to i_dm_csrs_progbuf_o_160__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_161__reg  to i_dm_csrs_progbuf_o_161__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_162__reg  to i_dm_csrs_progbuf_o_162__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_163__reg  to i_dm_csrs_progbuf_o_163__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_164__reg  to i_dm_csrs_progbuf_o_164__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_165__reg  to i_dm_csrs_progbuf_o_165__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_166__reg  to i_dm_csrs_progbuf_o_166__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_167__reg  to i_dm_csrs_progbuf_o_167__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_168__reg  to i_dm_csrs_progbuf_o_168__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_169__reg  to i_dm_csrs_progbuf_o_169__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_16__reg  to i_dm_csrs_progbuf_o_16__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_170__reg  to i_dm_csrs_progbuf_o_170__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_171__reg  to i_dm_csrs_progbuf_o_171__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_172__reg  to i_dm_csrs_progbuf_o_172__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_173__reg  to i_dm_csrs_progbuf_o_173__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_174__reg  to i_dm_csrs_progbuf_o_174__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_175__reg  to i_dm_csrs_progbuf_o_175__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_176__reg  to i_dm_csrs_progbuf_o_176__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_177__reg  to i_dm_csrs_progbuf_o_177__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_178__reg  to i_dm_csrs_progbuf_o_178__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_179__reg  to i_dm_csrs_progbuf_o_179__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_17__reg  to i_dm_csrs_progbuf_o_17__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_180__reg  to i_dm_csrs_progbuf_o_180__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_181__reg  to i_dm_csrs_progbuf_o_181__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_182__reg  to i_dm_csrs_progbuf_o_182__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_183__reg  to i_dm_csrs_progbuf_o_183__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_184__reg  to i_dm_csrs_progbuf_o_184__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_185__reg  to i_dm_csrs_progbuf_o_185__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_186__reg  to i_dm_csrs_progbuf_o_186__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_187__reg  to i_dm_csrs_progbuf_o_187__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_188__reg  to i_dm_csrs_progbuf_o_188__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_189__reg  to i_dm_csrs_progbuf_o_189__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_18__reg  to i_dm_csrs_progbuf_o_18__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_190__reg  to i_dm_csrs_progbuf_o_190__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_191__reg  to i_dm_csrs_progbuf_o_191__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_192__reg  to i_dm_csrs_progbuf_o_192__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_193__reg  to i_dm_csrs_progbuf_o_193__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_194__reg  to i_dm_csrs_progbuf_o_194__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_195__reg  to i_dm_csrs_progbuf_o_195__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_196__reg  to i_dm_csrs_progbuf_o_196__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_197__reg  to i_dm_csrs_progbuf_o_197__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_198__reg  to i_dm_csrs_progbuf_o_198__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_199__reg  to i_dm_csrs_progbuf_o_199__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_19__reg  to i_dm_csrs_progbuf_o_19__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_1__reg  to i_dm_csrs_progbuf_o_1__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_200__reg  to i_dm_csrs_progbuf_o_200__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_201__reg  to i_dm_csrs_progbuf_o_201__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_202__reg  to i_dm_csrs_progbuf_o_202__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_203__reg  to i_dm_csrs_progbuf_o_203__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_204__reg  to i_dm_csrs_progbuf_o_204__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_205__reg  to i_dm_csrs_progbuf_o_205__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_206__reg  to i_dm_csrs_progbuf_o_206__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_207__reg  to i_dm_csrs_progbuf_o_207__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_208__reg  to i_dm_csrs_progbuf_o_208__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_209__reg  to i_dm_csrs_progbuf_o_209__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_20__reg  to i_dm_csrs_progbuf_o_20__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_210__reg  to i_dm_csrs_progbuf_o_210__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_211__reg  to i_dm_csrs_progbuf_o_211__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_212__reg  to i_dm_csrs_progbuf_o_212__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_213__reg  to i_dm_csrs_progbuf_o_213__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_214__reg  to i_dm_csrs_progbuf_o_214__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_215__reg  to i_dm_csrs_progbuf_o_215__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_216__reg  to i_dm_csrs_progbuf_o_216__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_217__reg  to i_dm_csrs_progbuf_o_217__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_218__reg  to i_dm_csrs_progbuf_o_218__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_219__reg  to i_dm_csrs_progbuf_o_219__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_21__reg  to i_dm_csrs_progbuf_o_21__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_220__reg  to i_dm_csrs_progbuf_o_220__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_221__reg  to i_dm_csrs_progbuf_o_221__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_222__reg  to i_dm_csrs_progbuf_o_222__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_223__reg  to i_dm_csrs_progbuf_o_223__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_224__reg  to i_dm_csrs_progbuf_o_224__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_225__reg  to i_dm_csrs_progbuf_o_225__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_226__reg  to i_dm_csrs_progbuf_o_226__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_227__reg  to i_dm_csrs_progbuf_o_227__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_228__reg  to i_dm_csrs_progbuf_o_228__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_229__reg  to i_dm_csrs_progbuf_o_229__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_22__reg  to i_dm_csrs_progbuf_o_22__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_230__reg  to i_dm_csrs_progbuf_o_230__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_231__reg  to i_dm_csrs_progbuf_o_231__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_232__reg  to i_dm_csrs_progbuf_o_232__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_233__reg  to i_dm_csrs_progbuf_o_233__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_234__reg  to i_dm_csrs_progbuf_o_234__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_235__reg  to i_dm_csrs_progbuf_o_235__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_236__reg  to i_dm_csrs_progbuf_o_236__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_237__reg  to i_dm_csrs_progbuf_o_237__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_238__reg  to i_dm_csrs_progbuf_o_238__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_239__reg  to i_dm_csrs_progbuf_o_239__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_23__reg  to i_dm_csrs_progbuf_o_23__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_240__reg  to i_dm_csrs_progbuf_o_240__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_241__reg  to i_dm_csrs_progbuf_o_241__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_242__reg  to i_dm_csrs_progbuf_o_242__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_243__reg  to i_dm_csrs_progbuf_o_243__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_244__reg  to i_dm_csrs_progbuf_o_244__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_245__reg  to i_dm_csrs_progbuf_o_245__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_246__reg  to i_dm_csrs_progbuf_o_246__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_247__reg  to i_dm_csrs_progbuf_o_247__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_248__reg  to i_dm_csrs_progbuf_o_248__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_249__reg  to i_dm_csrs_progbuf_o_249__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_24__reg  to i_dm_csrs_progbuf_o_24__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_250__reg  to i_dm_csrs_progbuf_o_250__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_251__reg  to i_dm_csrs_progbuf_o_251__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_252__reg  to i_dm_csrs_progbuf_o_252__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_253__reg  to i_dm_csrs_progbuf_o_253__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_254__reg  to i_dm_csrs_progbuf_o_254__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_255__reg  to i_dm_csrs_progbuf_o_255__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_25__reg  to i_dm_csrs_progbuf_o_25__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_26__reg  to i_dm_csrs_progbuf_o_26__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_27__reg  to i_dm_csrs_progbuf_o_27__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_28__reg  to i_dm_csrs_progbuf_o_28__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_29__reg  to i_dm_csrs_progbuf_o_29__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_2__reg  to i_dm_csrs_progbuf_o_2__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_30__reg  to i_dm_csrs_progbuf_o_30__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_31__reg  to i_dm_csrs_progbuf_o_31__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_32__reg  to i_dm_csrs_progbuf_o_32__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_33__reg  to i_dm_csrs_progbuf_o_33__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_34__reg  to i_dm_csrs_progbuf_o_34__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_35__reg  to i_dm_csrs_progbuf_o_35__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_36__reg  to i_dm_csrs_progbuf_o_36__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_37__reg  to i_dm_csrs_progbuf_o_37__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_38__reg  to i_dm_csrs_progbuf_o_38__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_39__reg  to i_dm_csrs_progbuf_o_39__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_3__reg  to i_dm_csrs_progbuf_o_3__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_40__reg  to i_dm_csrs_progbuf_o_40__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_41__reg  to i_dm_csrs_progbuf_o_41__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_42__reg  to i_dm_csrs_progbuf_o_42__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_43__reg  to i_dm_csrs_progbuf_o_43__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_44__reg  to i_dm_csrs_progbuf_o_44__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_45__reg  to i_dm_csrs_progbuf_o_45__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_46__reg  to i_dm_csrs_progbuf_o_46__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_47__reg  to i_dm_csrs_progbuf_o_47__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_48__reg  to i_dm_csrs_progbuf_o_48__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_49__reg  to i_dm_csrs_progbuf_o_49__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_4__reg  to i_dm_csrs_progbuf_o_4__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_50__reg  to i_dm_csrs_progbuf_o_50__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_51__reg  to i_dm_csrs_progbuf_o_51__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_52__reg  to i_dm_csrs_progbuf_o_52__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_53__reg  to i_dm_csrs_progbuf_o_53__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_54__reg  to i_dm_csrs_progbuf_o_54__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_55__reg  to i_dm_csrs_progbuf_o_55__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_56__reg  to i_dm_csrs_progbuf_o_56__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_57__reg  to i_dm_csrs_progbuf_o_57__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_58__reg  to i_dm_csrs_progbuf_o_58__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_59__reg  to i_dm_csrs_progbuf_o_59__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_5__reg  to i_dm_csrs_progbuf_o_5__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_60__reg  to i_dm_csrs_progbuf_o_60__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_61__reg  to i_dm_csrs_progbuf_o_61__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_62__reg  to i_dm_csrs_progbuf_o_62__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_63__reg  to i_dm_csrs_progbuf_o_63__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_64__reg  to i_dm_csrs_progbuf_o_64__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_65__reg  to i_dm_csrs_progbuf_o_65__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_66__reg  to i_dm_csrs_progbuf_o_66__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_67__reg  to i_dm_csrs_progbuf_o_67__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_68__reg  to i_dm_csrs_progbuf_o_68__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_69__reg  to i_dm_csrs_progbuf_o_69__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_6__reg  to i_dm_csrs_progbuf_o_6__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_70__reg  to i_dm_csrs_progbuf_o_70__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_71__reg  to i_dm_csrs_progbuf_o_71__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_72__reg  to i_dm_csrs_progbuf_o_72__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_73__reg  to i_dm_csrs_progbuf_o_73__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_74__reg  to i_dm_csrs_progbuf_o_74__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_75__reg  to i_dm_csrs_progbuf_o_75__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_76__reg  to i_dm_csrs_progbuf_o_76__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_77__reg  to i_dm_csrs_progbuf_o_77__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_78__reg  to i_dm_csrs_progbuf_o_78__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_79__reg  to i_dm_csrs_progbuf_o_79__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_7__reg  to i_dm_csrs_progbuf_o_7__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_80__reg  to i_dm_csrs_progbuf_o_80__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_81__reg  to i_dm_csrs_progbuf_o_81__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_82__reg  to i_dm_csrs_progbuf_o_82__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_83__reg  to i_dm_csrs_progbuf_o_83__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_84__reg  to i_dm_csrs_progbuf_o_84__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_85__reg  to i_dm_csrs_progbuf_o_85__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_86__reg  to i_dm_csrs_progbuf_o_86__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_87__reg  to i_dm_csrs_progbuf_o_87__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_88__reg  to i_dm_csrs_progbuf_o_88__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_89__reg  to i_dm_csrs_progbuf_o_89__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_8__reg  to i_dm_csrs_progbuf_o_8__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_90__reg  to i_dm_csrs_progbuf_o_90__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_91__reg  to i_dm_csrs_progbuf_o_91__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_92__reg  to i_dm_csrs_progbuf_o_92__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_93__reg  to i_dm_csrs_progbuf_o_93__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_94__reg  to i_dm_csrs_progbuf_o_94__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_95__reg  to i_dm_csrs_progbuf_o_95__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_96__reg  to i_dm_csrs_progbuf_o_96__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_97__reg  to i_dm_csrs_progbuf_o_97__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_98__reg  to i_dm_csrs_progbuf_o_98__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_99__reg  to i_dm_csrs_progbuf_o_99__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.progbuf_o_9__reg  to i_dm_csrs_progbuf_o_9__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.resumeack_i_reg  to i_dm_csrs_resumeack_i_reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.resumereq_o_reg  to i_dm_csrs_resumereq_o_reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaccess_o_0__reg  to i_dm_csrs_sbaccess_o_0__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaccess_o_1__reg  to i_dm_csrs_sbaccess_o_1__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaccess_o_2__reg  to i_dm_csrs_sbaccess_o_2__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_32__reg  to i_dm_csrs_sbaddr_q_32__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_33__reg  to i_dm_csrs_sbaddr_q_33__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_34__reg  to i_dm_csrs_sbaddr_q_34__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_35__reg  to i_dm_csrs_sbaddr_q_35__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_36__reg  to i_dm_csrs_sbaddr_q_36__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_37__reg  to i_dm_csrs_sbaddr_q_37__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_38__reg  to i_dm_csrs_sbaddr_q_38__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_39__reg  to i_dm_csrs_sbaddr_q_39__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_40__reg  to i_dm_csrs_sbaddr_q_40__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_41__reg  to i_dm_csrs_sbaddr_q_41__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_42__reg  to i_dm_csrs_sbaddr_q_42__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_43__reg  to i_dm_csrs_sbaddr_q_43__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_44__reg  to i_dm_csrs_sbaddr_q_44__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_45__reg  to i_dm_csrs_sbaddr_q_45__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_46__reg  to i_dm_csrs_sbaddr_q_46__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_47__reg  to i_dm_csrs_sbaddr_q_47__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_48__reg  to i_dm_csrs_sbaddr_q_48__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_49__reg  to i_dm_csrs_sbaddr_q_49__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_50__reg  to i_dm_csrs_sbaddr_q_50__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_51__reg  to i_dm_csrs_sbaddr_q_51__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_52__reg  to i_dm_csrs_sbaddr_q_52__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_53__reg  to i_dm_csrs_sbaddr_q_53__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_54__reg  to i_dm_csrs_sbaddr_q_54__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_55__reg  to i_dm_csrs_sbaddr_q_55__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_56__reg  to i_dm_csrs_sbaddr_q_56__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_57__reg  to i_dm_csrs_sbaddr_q_57__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_58__reg  to i_dm_csrs_sbaddr_q_58__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_59__reg  to i_dm_csrs_sbaddr_q_59__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_60__reg  to i_dm_csrs_sbaddr_q_60__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_61__reg  to i_dm_csrs_sbaddr_q_61__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_62__reg  to i_dm_csrs_sbaddr_q_62__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbaddr_q_63__reg  to i_dm_csrs_sbaddr_q_63__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbautoincrement_o_reg  to i_dm_csrs_sbautoincrement_o_reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_12__reg  to i_dm_csrs_sbcs_q_12__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_13__reg  to i_dm_csrs_sbcs_q_13__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_14__reg  to i_dm_csrs_sbcs_q_14__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_21__reg  to i_dm_csrs_sbcs_q_21__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_22__reg  to i_dm_csrs_sbcs_q_22__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_23__reg  to i_dm_csrs_sbcs_q_23__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_24__reg  to i_dm_csrs_sbcs_q_24__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_25__reg  to i_dm_csrs_sbcs_q_25__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_26__reg  to i_dm_csrs_sbcs_q_26__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_27__reg  to i_dm_csrs_sbcs_q_27__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_28__reg  to i_dm_csrs_sbcs_q_28__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbcs_q_29__reg  to i_dm_csrs_sbcs_q_29__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_0__reg  to i_dm_csrs_sbdata_o_0__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_10__reg  to i_dm_csrs_sbdata_o_10__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_11__reg  to i_dm_csrs_sbdata_o_11__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_12__reg  to i_dm_csrs_sbdata_o_12__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_13__reg  to i_dm_csrs_sbdata_o_13__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_14__reg  to i_dm_csrs_sbdata_o_14__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_15__reg  to i_dm_csrs_sbdata_o_15__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_16__reg  to i_dm_csrs_sbdata_o_16__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_17__reg  to i_dm_csrs_sbdata_o_17__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_18__reg  to i_dm_csrs_sbdata_o_18__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_19__reg  to i_dm_csrs_sbdata_o_19__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_1__reg  to i_dm_csrs_sbdata_o_1__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_20__reg  to i_dm_csrs_sbdata_o_20__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_21__reg  to i_dm_csrs_sbdata_o_21__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_22__reg  to i_dm_csrs_sbdata_o_22__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_23__reg  to i_dm_csrs_sbdata_o_23__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_24__reg  to i_dm_csrs_sbdata_o_24__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_25__reg  to i_dm_csrs_sbdata_o_25__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_26__reg  to i_dm_csrs_sbdata_o_26__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_27__reg  to i_dm_csrs_sbdata_o_27__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_28__reg  to i_dm_csrs_sbdata_o_28__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_29__reg  to i_dm_csrs_sbdata_o_29__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_2__reg  to i_dm_csrs_sbdata_o_2__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_30__reg  to i_dm_csrs_sbdata_o_30__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_31__reg  to i_dm_csrs_sbdata_o_31__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_3__reg  to i_dm_csrs_sbdata_o_3__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_4__reg  to i_dm_csrs_sbdata_o_4__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_5__reg  to i_dm_csrs_sbdata_o_5__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_6__reg  to i_dm_csrs_sbdata_o_6__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_7__reg  to i_dm_csrs_sbdata_o_7__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_8__reg  to i_dm_csrs_sbdata_o_8__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_o_9__reg  to i_dm_csrs_sbdata_o_9__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_32__reg  to i_dm_csrs_sbdata_q_32__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_33__reg  to i_dm_csrs_sbdata_q_33__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_34__reg  to i_dm_csrs_sbdata_q_34__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_35__reg  to i_dm_csrs_sbdata_q_35__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_36__reg  to i_dm_csrs_sbdata_q_36__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_37__reg  to i_dm_csrs_sbdata_q_37__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_38__reg  to i_dm_csrs_sbdata_q_38__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_39__reg  to i_dm_csrs_sbdata_q_39__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_40__reg  to i_dm_csrs_sbdata_q_40__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_41__reg  to i_dm_csrs_sbdata_q_41__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_42__reg  to i_dm_csrs_sbdata_q_42__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_43__reg  to i_dm_csrs_sbdata_q_43__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_44__reg  to i_dm_csrs_sbdata_q_44__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_45__reg  to i_dm_csrs_sbdata_q_45__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_46__reg  to i_dm_csrs_sbdata_q_46__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_47__reg  to i_dm_csrs_sbdata_q_47__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_48__reg  to i_dm_csrs_sbdata_q_48__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_49__reg  to i_dm_csrs_sbdata_q_49__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_50__reg  to i_dm_csrs_sbdata_q_50__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_51__reg  to i_dm_csrs_sbdata_q_51__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_52__reg  to i_dm_csrs_sbdata_q_52__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_53__reg  to i_dm_csrs_sbdata_q_53__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_54__reg  to i_dm_csrs_sbdata_q_54__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_55__reg  to i_dm_csrs_sbdata_q_55__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_56__reg  to i_dm_csrs_sbdata_q_56__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_57__reg  to i_dm_csrs_sbdata_q_57__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_58__reg  to i_dm_csrs_sbdata_q_58__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_59__reg  to i_dm_csrs_sbdata_q_59__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_60__reg  to i_dm_csrs_sbdata_q_60__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_61__reg  to i_dm_csrs_sbdata_q_61__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_62__reg  to i_dm_csrs_sbdata_q_62__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbdata_q_63__reg  to i_dm_csrs_sbdata_q_63__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbreadonaddr_o_reg  to i_dm_csrs_sbreadonaddr_o_reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_csrs.sbreadondata_o_reg  to i_dm_csrs_sbreadondata_o_reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.fwd_rom_q_reg  to i_dm_mem_fwd_rom_q_reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.addr_q_0__reg  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_addr_q_0__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.addr_q_1__reg  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_addr_q_1__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.addr_q_2__reg  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_addr_q_2__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.addr_q_3__reg  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_addr_q_3__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.addr_q_4__reg  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_addr_q_4__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_0__reg  to i_dm_mem_rdata_q_0__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_10__reg  to i_dm_mem_rdata_q_10__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_11__reg  to i_dm_mem_rdata_q_11__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_12__reg  to i_dm_mem_rdata_q_12__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_13__reg  to i_dm_mem_rdata_q_13__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_14__reg  to i_dm_mem_rdata_q_14__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_15__reg  to i_dm_mem_rdata_q_15__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_16__reg  to i_dm_mem_rdata_q_16__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_17__reg  to i_dm_mem_rdata_q_17__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_18__reg  to i_dm_mem_rdata_q_18__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_19__reg  to i_dm_mem_rdata_q_19__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_1__reg  to i_dm_mem_rdata_q_1__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_20__reg  to i_dm_mem_rdata_q_20__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_21__reg  to i_dm_mem_rdata_q_21__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_22__reg  to i_dm_mem_rdata_q_22__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_23__reg  to i_dm_mem_rdata_q_23__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_24__reg  to i_dm_mem_rdata_q_24__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_25__reg  to i_dm_mem_rdata_q_25__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_26__reg  to i_dm_mem_rdata_q_26__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_27__reg  to i_dm_mem_rdata_q_27__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_28__reg  to i_dm_mem_rdata_q_28__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_29__reg  to i_dm_mem_rdata_q_29__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_2__reg  to i_dm_mem_rdata_q_2__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_30__reg  to i_dm_mem_rdata_q_30__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_31__reg  to i_dm_mem_rdata_q_31__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_32__reg  to i_dm_mem_rdata_q_32__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_33__reg  to i_dm_mem_rdata_q_33__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_34__reg  to i_dm_mem_rdata_q_34__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_35__reg  to i_dm_mem_rdata_q_35__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_36__reg  to i_dm_mem_rdata_q_36__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_37__reg  to i_dm_mem_rdata_q_37__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_38__reg  to i_dm_mem_rdata_q_38__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_39__reg  to i_dm_mem_rdata_q_39__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_3__reg  to i_dm_mem_rdata_q_3__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_40__reg  to i_dm_mem_rdata_q_40__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_41__reg  to i_dm_mem_rdata_q_41__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_42__reg  to i_dm_mem_rdata_q_42__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_43__reg  to i_dm_mem_rdata_q_43__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_44__reg  to i_dm_mem_rdata_q_44__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_45__reg  to i_dm_mem_rdata_q_45__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_46__reg  to i_dm_mem_rdata_q_46__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_47__reg  to i_dm_mem_rdata_q_47__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_48__reg  to i_dm_mem_rdata_q_48__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_49__reg  to i_dm_mem_rdata_q_49__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_4__reg  to i_dm_mem_rdata_q_4__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_50__reg  to i_dm_mem_rdata_q_50__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_51__reg  to i_dm_mem_rdata_q_51__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_52__reg  to i_dm_mem_rdata_q_52__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_53__reg  to i_dm_mem_rdata_q_53__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_54__reg  to i_dm_mem_rdata_q_54__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_55__reg  to i_dm_mem_rdata_q_55__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_56__reg  to i_dm_mem_rdata_q_56__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_57__reg  to i_dm_mem_rdata_q_57__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_58__reg  to i_dm_mem_rdata_q_58__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_59__reg  to i_dm_mem_rdata_q_59__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_5__reg  to i_dm_mem_rdata_q_5__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_60__reg  to i_dm_mem_rdata_q_60__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_61__reg  to i_dm_mem_rdata_q_61__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_62__reg  to i_dm_mem_rdata_q_62__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_63__reg  to i_dm_mem_rdata_q_63__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_6__reg  to i_dm_mem_rdata_q_6__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_7__reg  to i_dm_mem_rdata_q_7__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_8__reg  to i_dm_mem_rdata_q_8__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.rdata_q_9__reg  to i_dm_mem_rdata_q_9__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.state_q_0__reg  to i_dm_mem_state_q_0__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.state_q_1__reg  to i_dm_mem_state_q_1__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_mem.word_enable32_q_reg  to i_dm_mem_word_enable32_q_reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_sba.state_q_0__reg  to i_dm_sba_state_q_0__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_sba.state_q_1__reg  to i_dm_sba_state_q_1__reg 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , inst name from \i_dm_sba.state_q_2__reg  to i_dm_sba_state_q_2__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_cdc.core_clear_pending_q_reg  to i_dmi_cdc_core_clear_pending_q_reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_cdc.i_cdc_req  to i_dmi_cdc_i_cdc_req 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_cdc.i_cdc_resp  to i_dmi_cdc_i_cdc_resp 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.bypass_q_reg  to i_dmi_jtag_tap_bypass_q_reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.dmi_tdo_i_reg  to i_dmi_jtag_tap_dmi_tdo_i_reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.dtmcs_tdo_i_reg  to i_dmi_jtag_tap_dtmcs_tdo_i_reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.i_dft_tck_mux  to i_dmi_jtag_tap_i_dft_tck_mux 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.i_tck_inv  to i_dmi_jtag_tap_i_tck_inv 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_0__reg  to i_dmi_jtag_tap_idcode_q_0__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_10__reg  to i_dmi_jtag_tap_idcode_q_10__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_11__reg  to i_dmi_jtag_tap_idcode_q_11__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_12__reg  to i_dmi_jtag_tap_idcode_q_12__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_13__reg  to i_dmi_jtag_tap_idcode_q_13__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_14__reg  to i_dmi_jtag_tap_idcode_q_14__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_15__reg  to i_dmi_jtag_tap_idcode_q_15__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_16__reg  to i_dmi_jtag_tap_idcode_q_16__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_17__reg  to i_dmi_jtag_tap_idcode_q_17__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_18__reg  to i_dmi_jtag_tap_idcode_q_18__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_19__reg  to i_dmi_jtag_tap_idcode_q_19__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_1__reg  to i_dmi_jtag_tap_idcode_q_1__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_20__reg  to i_dmi_jtag_tap_idcode_q_20__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_21__reg  to i_dmi_jtag_tap_idcode_q_21__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_22__reg  to i_dmi_jtag_tap_idcode_q_22__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_23__reg  to i_dmi_jtag_tap_idcode_q_23__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_24__reg  to i_dmi_jtag_tap_idcode_q_24__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_25__reg  to i_dmi_jtag_tap_idcode_q_25__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_26__reg  to i_dmi_jtag_tap_idcode_q_26__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_27__reg  to i_dmi_jtag_tap_idcode_q_27__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_28__reg  to i_dmi_jtag_tap_idcode_q_28__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_29__reg  to i_dmi_jtag_tap_idcode_q_29__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_2__reg  to i_dmi_jtag_tap_idcode_q_2__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_30__reg  to i_dmi_jtag_tap_idcode_q_30__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_31__reg  to i_dmi_jtag_tap_idcode_q_31__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_3__reg  to i_dmi_jtag_tap_idcode_q_3__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_4__reg  to i_dmi_jtag_tap_idcode_q_4__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_5__reg  to i_dmi_jtag_tap_idcode_q_5__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_6__reg  to i_dmi_jtag_tap_idcode_q_6__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_7__reg  to i_dmi_jtag_tap_idcode_q_7__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_8__reg  to i_dmi_jtag_tap_idcode_q_8__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.idcode_q_9__reg  to i_dmi_jtag_tap_idcode_q_9__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.jtag_ir_q_0__reg  to i_dmi_jtag_tap_jtag_ir_q_0__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.jtag_ir_q_1__reg  to i_dmi_jtag_tap_jtag_ir_q_1__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.jtag_ir_q_2__reg  to i_dmi_jtag_tap_jtag_ir_q_2__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.jtag_ir_q_3__reg  to i_dmi_jtag_tap_jtag_ir_q_3__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.jtag_ir_q_4__reg  to i_dmi_jtag_tap_jtag_ir_q_4__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.jtag_ir_shift_q_0__reg  to i_dmi_jtag_tap_jtag_ir_shift_q_0__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.jtag_ir_shift_q_1__reg  to i_dmi_jtag_tap_jtag_ir_shift_q_1__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.jtag_ir_shift_q_2__reg  to i_dmi_jtag_tap_jtag_ir_shift_q_2__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.jtag_ir_shift_q_3__reg  to i_dmi_jtag_tap_jtag_ir_shift_q_3__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.jtag_ir_shift_q_4__reg  to i_dmi_jtag_tap_jtag_ir_shift_q_4__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.tap_state_q_0__reg  to i_dmi_jtag_tap_tap_state_q_0__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.tap_state_q_1__reg  to i_dmi_jtag_tap_tap_state_q_1__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.tap_state_q_2__reg  to i_dmi_jtag_tap_tap_state_q_2__reg 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , inst name from \i_dmi_jtag_tap.tap_state_q_3__reg  to i_dmi_jtag_tap_tap_state_q_3__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[0].i_sync  to \gen_gpios[0]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[0].serial_q_reg  to \gen_gpios[0]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[10].i_sync  to \gen_gpios[10]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[10].serial_q_reg  to \gen_gpios[10]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[11].i_sync  to \gen_gpios[11]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[11].serial_q_reg  to \gen_gpios[11]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[12].i_sync  to \gen_gpios[12]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[12].serial_q_reg  to \gen_gpios[12]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[13].i_sync  to \gen_gpios[13]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[13].serial_q_reg  to \gen_gpios[13]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[14].i_sync  to \gen_gpios[14]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[14].serial_q_reg  to \gen_gpios[14]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[15].i_sync  to \gen_gpios[15]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[15].serial_q_reg  to \gen_gpios[15]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[16].i_sync  to \gen_gpios[16]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[16].serial_q_reg  to \gen_gpios[16]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[17].i_sync  to \gen_gpios[17]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[17].serial_q_reg  to \gen_gpios[17]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[18].i_sync  to \gen_gpios[18]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[18].serial_q_reg  to \gen_gpios[18]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[19].i_sync  to \gen_gpios[19]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[19].serial_q_reg  to \gen_gpios[19]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[1].i_sync  to \gen_gpios[1]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[1].serial_q_reg  to \gen_gpios[1]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[20].i_sync  to \gen_gpios[20]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[20].serial_q_reg  to \gen_gpios[20]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[21].i_sync  to \gen_gpios[21]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[21].serial_q_reg  to \gen_gpios[21]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[22].i_sync  to \gen_gpios[22]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[22].serial_q_reg  to \gen_gpios[22]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[23].i_sync  to \gen_gpios[23]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[23].serial_q_reg  to \gen_gpios[23]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[24].i_sync  to \gen_gpios[24]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[24].serial_q_reg  to \gen_gpios[24]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[25].i_sync  to \gen_gpios[25]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[25].serial_q_reg  to \gen_gpios[25]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[26].i_sync  to \gen_gpios[26]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[26].serial_q_reg  to \gen_gpios[26]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[27].i_sync  to \gen_gpios[27]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[27].serial_q_reg  to \gen_gpios[27]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[28].i_sync  to \gen_gpios[28]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[28].serial_q_reg  to \gen_gpios[28]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[29].i_sync  to \gen_gpios[29]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[29].serial_q_reg  to \gen_gpios[29]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[2].i_sync  to \gen_gpios[2]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[2].serial_q_reg  to \gen_gpios[2]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[30].i_sync  to \gen_gpios[30]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[30].serial_q_reg  to \gen_gpios[30]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[31].i_sync  to \gen_gpios[31]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[31].serial_q_reg  to \gen_gpios[31]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[3].i_sync  to \gen_gpios[3]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[3].serial_q_reg  to \gen_gpios[3]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[4].i_sync  to \gen_gpios[4]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[4].serial_q_reg  to \gen_gpios[4]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[5].i_sync  to \gen_gpios[5]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[5].serial_q_reg  to \gen_gpios[5]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[6].i_sync  to \gen_gpios[6]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[6].serial_q_reg  to \gen_gpios[6]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[7].i_sync  to \gen_gpios[7]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[7].serial_q_reg  to \gen_gpios[7]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[8].i_sync  to \gen_gpios[8]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[8].serial_q_reg  to \gen_gpios[8]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[9].i_sync  to \gen_gpios[9]_i_sync  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \gen_gpios[9].serial_q_reg  to \gen_gpios[9]_serial_q_reg  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.id_q_reg  to i_reg_file_id_q_reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_0__reg  to i_reg_file_new_reg_0__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_10__reg  to i_reg_file_new_reg_10__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_11__reg  to i_reg_file_new_reg_11__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_12__reg  to i_reg_file_new_reg_12__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_13__reg  to i_reg_file_new_reg_13__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_14__reg  to i_reg_file_new_reg_14__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_15__reg  to i_reg_file_new_reg_15__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_16__reg  to i_reg_file_new_reg_16__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_17__reg  to i_reg_file_new_reg_17__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_18__reg  to i_reg_file_new_reg_18__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_192__reg  to i_reg_file_new_reg_192__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_193__reg  to i_reg_file_new_reg_193__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_194__reg  to i_reg_file_new_reg_194__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_195__reg  to i_reg_file_new_reg_195__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_196__reg  to i_reg_file_new_reg_196__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_197__reg  to i_reg_file_new_reg_197__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_198__reg  to i_reg_file_new_reg_198__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_199__reg  to i_reg_file_new_reg_199__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_19__reg  to i_reg_file_new_reg_19__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_1__reg  to i_reg_file_new_reg_1__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_200__reg  to i_reg_file_new_reg_200__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_201__reg  to i_reg_file_new_reg_201__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_202__reg  to i_reg_file_new_reg_202__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_203__reg  to i_reg_file_new_reg_203__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_204__reg  to i_reg_file_new_reg_204__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_205__reg  to i_reg_file_new_reg_205__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_206__reg  to i_reg_file_new_reg_206__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_207__reg  to i_reg_file_new_reg_207__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_208__reg  to i_reg_file_new_reg_208__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_209__reg  to i_reg_file_new_reg_209__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_20__reg  to i_reg_file_new_reg_20__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_210__reg  to i_reg_file_new_reg_210__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_211__reg  to i_reg_file_new_reg_211__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_212__reg  to i_reg_file_new_reg_212__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_213__reg  to i_reg_file_new_reg_213__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_214__reg  to i_reg_file_new_reg_214__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_215__reg  to i_reg_file_new_reg_215__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_216__reg  to i_reg_file_new_reg_216__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_217__reg  to i_reg_file_new_reg_217__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_218__reg  to i_reg_file_new_reg_218__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_219__reg  to i_reg_file_new_reg_219__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_21__reg  to i_reg_file_new_reg_21__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_220__reg  to i_reg_file_new_reg_220__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_221__reg  to i_reg_file_new_reg_221__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_222__reg  to i_reg_file_new_reg_222__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_223__reg  to i_reg_file_new_reg_223__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_224__reg  to i_reg_file_new_reg_224__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_225__reg  to i_reg_file_new_reg_225__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_226__reg  to i_reg_file_new_reg_226__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_227__reg  to i_reg_file_new_reg_227__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_228__reg  to i_reg_file_new_reg_228__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_229__reg  to i_reg_file_new_reg_229__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_22__reg  to i_reg_file_new_reg_22__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_230__reg  to i_reg_file_new_reg_230__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_231__reg  to i_reg_file_new_reg_231__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_232__reg  to i_reg_file_new_reg_232__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_233__reg  to i_reg_file_new_reg_233__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_234__reg  to i_reg_file_new_reg_234__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_235__reg  to i_reg_file_new_reg_235__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_236__reg  to i_reg_file_new_reg_236__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_237__reg  to i_reg_file_new_reg_237__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_238__reg  to i_reg_file_new_reg_238__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_239__reg  to i_reg_file_new_reg_239__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_23__reg  to i_reg_file_new_reg_23__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_240__reg  to i_reg_file_new_reg_240__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_241__reg  to i_reg_file_new_reg_241__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_242__reg  to i_reg_file_new_reg_242__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_243__reg  to i_reg_file_new_reg_243__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_244__reg  to i_reg_file_new_reg_244__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_245__reg  to i_reg_file_new_reg_245__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_246__reg  to i_reg_file_new_reg_246__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_247__reg  to i_reg_file_new_reg_247__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_248__reg  to i_reg_file_new_reg_248__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_249__reg  to i_reg_file_new_reg_249__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_24__reg  to i_reg_file_new_reg_24__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_250__reg  to i_reg_file_new_reg_250__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_251__reg  to i_reg_file_new_reg_251__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_252__reg  to i_reg_file_new_reg_252__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_253__reg  to i_reg_file_new_reg_253__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_254__reg  to i_reg_file_new_reg_254__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_255__reg  to i_reg_file_new_reg_255__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_25__reg  to i_reg_file_new_reg_25__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_26__reg  to i_reg_file_new_reg_26__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_27__reg  to i_reg_file_new_reg_27__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_28__reg  to i_reg_file_new_reg_28__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_29__reg  to i_reg_file_new_reg_29__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_2__reg  to i_reg_file_new_reg_2__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_30__reg  to i_reg_file_new_reg_30__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_31__reg  to i_reg_file_new_reg_31__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_3__reg  to i_reg_file_new_reg_3__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_4__reg  to i_reg_file_new_reg_4__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_5__reg  to i_reg_file_new_reg_5__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_64__reg  to i_reg_file_new_reg_64__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_65__reg  to i_reg_file_new_reg_65__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_66__reg  to i_reg_file_new_reg_66__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_67__reg  to i_reg_file_new_reg_67__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_68__reg  to i_reg_file_new_reg_68__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_69__reg  to i_reg_file_new_reg_69__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_6__reg  to i_reg_file_new_reg_6__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_70__reg  to i_reg_file_new_reg_70__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_71__reg  to i_reg_file_new_reg_71__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_72__reg  to i_reg_file_new_reg_72__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_73__reg  to i_reg_file_new_reg_73__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_74__reg  to i_reg_file_new_reg_74__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_75__reg  to i_reg_file_new_reg_75__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_76__reg  to i_reg_file_new_reg_76__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_77__reg  to i_reg_file_new_reg_77__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_78__reg  to i_reg_file_new_reg_78__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_79__reg  to i_reg_file_new_reg_79__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_7__reg  to i_reg_file_new_reg_7__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_80__reg  to i_reg_file_new_reg_80__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_81__reg  to i_reg_file_new_reg_81__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_82__reg  to i_reg_file_new_reg_82__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_83__reg  to i_reg_file_new_reg_83__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_84__reg  to i_reg_file_new_reg_84__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_85__reg  to i_reg_file_new_reg_85__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_86__reg  to i_reg_file_new_reg_86__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_87__reg  to i_reg_file_new_reg_87__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_88__reg  to i_reg_file_new_reg_88__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_89__reg  to i_reg_file_new_reg_89__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_8__reg  to i_reg_file_new_reg_8__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_90__reg  to i_reg_file_new_reg_90__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_91__reg  to i_reg_file_new_reg_91__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_92__reg  to i_reg_file_new_reg_92__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_93__reg  to i_reg_file_new_reg_93__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_94__reg  to i_reg_file_new_reg_94__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_95__reg  to i_reg_file_new_reg_95__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.new_reg_9__reg  to i_reg_file_new_reg_9__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.read_addr_q_0__reg  to i_reg_file_read_addr_q_0__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.read_addr_q_1__reg  to i_reg_file_read_addr_q_1__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.read_addr_q_2__reg  to i_reg_file_read_addr_q_2__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.read_addr_q_3__reg  to i_reg_file_read_addr_q_3__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.read_addr_q_4__reg  to i_reg_file_read_addr_q_4__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.read_addr_q_5__reg  to i_reg_file_read_addr_q_5__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.read_addr_q_6__reg  to i_reg_file_read_addr_q_6__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.read_addr_q_7__reg  to i_reg_file_read_addr_q_7__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.read_addr_q_8__reg  to i_reg_file_read_addr_q_8__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.read_addr_q_9__reg  to i_reg_file_read_addr_q_9__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_102__reg  to i_reg_file_reg2hw_102__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_106__reg  to i_reg_file_reg2hw_106__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_109__reg  to i_reg_file_reg2hw_109__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_113__reg  to i_reg_file_reg2hw_113__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_116__reg  to i_reg_file_reg2hw_116__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_11__reg  to i_reg_file_reg2hw_11__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_120__reg  to i_reg_file_reg2hw_120__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_123__reg  to i_reg_file_reg2hw_123__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_127__reg  to i_reg_file_reg2hw_127__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_130__reg  to i_reg_file_reg2hw_130__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_134__reg  to i_reg_file_reg2hw_134__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_137__reg  to i_reg_file_reg2hw_137__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_141__reg  to i_reg_file_reg2hw_141__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_144__reg  to i_reg_file_reg2hw_144__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_148__reg  to i_reg_file_reg2hw_148__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_151__reg  to i_reg_file_reg2hw_151__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_155__reg  to i_reg_file_reg2hw_155__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_158__reg  to i_reg_file_reg2hw_158__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_15__reg  to i_reg_file_reg2hw_15__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_162__reg  to i_reg_file_reg2hw_162__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_165__reg  to i_reg_file_reg2hw_165__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_169__reg  to i_reg_file_reg2hw_169__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_172__reg  to i_reg_file_reg2hw_172__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_176__reg  to i_reg_file_reg2hw_176__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_179__reg  to i_reg_file_reg2hw_179__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_183__reg  to i_reg_file_reg2hw_183__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_186__reg  to i_reg_file_reg2hw_186__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_18__reg  to i_reg_file_reg2hw_18__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_190__reg  to i_reg_file_reg2hw_190__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_193__reg  to i_reg_file_reg2hw_193__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_197__reg  to i_reg_file_reg2hw_197__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_1__reg  to i_reg_file_reg2hw_1__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_200__reg  to i_reg_file_reg2hw_200__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_204__reg  to i_reg_file_reg2hw_204__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_207__reg  to i_reg_file_reg2hw_207__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_211__reg  to i_reg_file_reg2hw_211__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_214__reg  to i_reg_file_reg2hw_214__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_218__reg  to i_reg_file_reg2hw_218__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_221__reg  to i_reg_file_reg2hw_221__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_22__reg  to i_reg_file_reg2hw_22__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_25__reg  to i_reg_file_reg2hw_25__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_29__reg  to i_reg_file_reg2hw_29__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_32__reg  to i_reg_file_reg2hw_32__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_36__reg  to i_reg_file_reg2hw_36__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_39__reg  to i_reg_file_reg2hw_39__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_43__reg  to i_reg_file_reg2hw_43__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_46__reg  to i_reg_file_reg2hw_46__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_4__reg  to i_reg_file_reg2hw_4__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_50__reg  to i_reg_file_reg2hw_50__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_53__reg  to i_reg_file_reg2hw_53__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_57__reg  to i_reg_file_reg2hw_57__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_60__reg  to i_reg_file_reg2hw_60__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_64__reg  to i_reg_file_reg2hw_64__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_67__reg  to i_reg_file_reg2hw_67__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_71__reg  to i_reg_file_reg2hw_71__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_74__reg  to i_reg_file_reg2hw_74__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_78__reg  to i_reg_file_reg2hw_78__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_81__reg  to i_reg_file_reg2hw_81__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_85__reg  to i_reg_file_reg2hw_85__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_88__reg  to i_reg_file_reg2hw_88__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_8__reg  to i_reg_file_reg2hw_8__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_92__reg  to i_reg_file_reg2hw_92__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_95__reg  to i_reg_file_reg2hw_95__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg2hw_99__reg  to i_reg_file_reg2hw_99__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_160__reg  to i_reg_file_reg_q_160__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_161__reg  to i_reg_file_reg_q_161__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_162__reg  to i_reg_file_reg_q_162__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_163__reg  to i_reg_file_reg_q_163__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_164__reg  to i_reg_file_reg_q_164__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_165__reg  to i_reg_file_reg_q_165__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_166__reg  to i_reg_file_reg_q_166__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_167__reg  to i_reg_file_reg_q_167__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_168__reg  to i_reg_file_reg_q_168__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_169__reg  to i_reg_file_reg_q_169__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_170__reg  to i_reg_file_reg_q_170__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_171__reg  to i_reg_file_reg_q_171__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_172__reg  to i_reg_file_reg_q_172__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_173__reg  to i_reg_file_reg_q_173__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_174__reg  to i_reg_file_reg_q_174__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_175__reg  to i_reg_file_reg_q_175__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_176__reg  to i_reg_file_reg_q_176__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_177__reg  to i_reg_file_reg_q_177__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_178__reg  to i_reg_file_reg_q_178__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_179__reg  to i_reg_file_reg_q_179__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_180__reg  to i_reg_file_reg_q_180__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_181__reg  to i_reg_file_reg_q_181__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_182__reg  to i_reg_file_reg_q_182__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_183__reg  to i_reg_file_reg_q_183__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_184__reg  to i_reg_file_reg_q_184__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_185__reg  to i_reg_file_reg_q_185__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_186__reg  to i_reg_file_reg_q_186__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_187__reg  to i_reg_file_reg_q_187__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_188__reg  to i_reg_file_reg_q_188__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_189__reg  to i_reg_file_reg_q_189__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_190__reg  to i_reg_file_reg_q_190__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.reg_q_191__reg  to i_reg_file_reg_q_191__reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.req_q_reg  to i_reg_file_req_q_reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.w_err_q_reg  to i_reg_file_w_err_q_reg 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , inst name from \i_reg_file.we_q_reg  to i_reg_file_we_q_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.PENABLE_reg  to i_apb_uart_PENABLE_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.BAUDTICK_reg  to i_apb_uart_UART_BG16_BAUDTICK_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_0__reg  to i_apb_uart_UART_BG16_DIVIDER_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_10__reg  to i_apb_uart_UART_BG16_DIVIDER_10__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_11__reg  to i_apb_uart_UART_BG16_DIVIDER_11__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_12__reg  to i_apb_uart_UART_BG16_DIVIDER_12__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_13__reg  to i_apb_uart_UART_BG16_DIVIDER_13__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_14__reg  to i_apb_uart_UART_BG16_DIVIDER_14__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_15__reg  to i_apb_uart_UART_BG16_DIVIDER_15__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_1__reg  to i_apb_uart_UART_BG16_DIVIDER_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_2__reg  to i_apb_uart_UART_BG16_DIVIDER_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_3__reg  to i_apb_uart_UART_BG16_DIVIDER_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_4__reg  to i_apb_uart_UART_BG16_DIVIDER_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_5__reg  to i_apb_uart_UART_BG16_DIVIDER_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_6__reg  to i_apb_uart_UART_BG16_DIVIDER_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_7__reg  to i_apb_uart_UART_BG16_DIVIDER_7__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_8__reg  to i_apb_uart_UART_BG16_DIVIDER_8__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.DIVIDER_9__reg  to i_apb_uart_UART_BG16_DIVIDER_9__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_0__reg  to i_apb_uart_UART_BG16_iCounter_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_10__reg  to i_apb_uart_UART_BG16_iCounter_10__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_11__reg  to i_apb_uart_UART_BG16_iCounter_11__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_12__reg  to i_apb_uart_UART_BG16_iCounter_12__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_13__reg  to i_apb_uart_UART_BG16_iCounter_13__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_14__reg  to i_apb_uart_UART_BG16_iCounter_14__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_15__reg  to i_apb_uart_UART_BG16_iCounter_15__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_1__reg  to i_apb_uart_UART_BG16_iCounter_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_2__reg  to i_apb_uart_UART_BG16_iCounter_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_3__reg  to i_apb_uart_UART_BG16_iCounter_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_4__reg  to i_apb_uart_UART_BG16_iCounter_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_5__reg  to i_apb_uart_UART_BG16_iCounter_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_6__reg  to i_apb_uart_UART_BG16_iCounter_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_7__reg  to i_apb_uart_UART_BG16_iCounter_7__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_8__reg  to i_apb_uart_UART_BG16_iCounter_8__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG16.iCounter_9__reg  to i_apb_uart_UART_BG16_iCounter_9__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG2.Q_reg  to i_apb_uart_UART_BG2_Q_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG2.iCounter_0__reg  to i_apb_uart_UART_BG2_iCounter_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG2.iCounter_1__reg  to i_apb_uart_UART_BG2_iCounter_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BG2.iCounter_2__reg  to i_apb_uart_UART_BG2_iCounter_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_BIDET.iDd_reg  to i_apb_uart_UART_BIDET_iDd_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_ED_CTS.iDd_reg  to i_apb_uart_UART_ED_CTS_iDd_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_ED_DCD.iDd_reg  to i_apb_uart_UART_ED_DCD_iDd_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_ED_DSR.iDd_reg  to i_apb_uart_UART_ED_DSR_iDd_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_ED_RI.iDd_reg  to i_apb_uart_UART_ED_RI_iDd_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_FEDET.iDd_reg  to i_apb_uart_UART_FEDET_iDd_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_CTS.D_reg  to i_apb_uart_UART_IF_CTS_D_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_CTS.Q_reg  to i_apb_uart_UART_IF_CTS_Q_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_CTS.iCount_0__reg  to i_apb_uart_UART_IF_CTS_iCount_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_CTS.iCount_1__reg  to i_apb_uart_UART_IF_CTS_iCount_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_DCD.D_reg  to i_apb_uart_UART_IF_DCD_D_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_DCD.Q_reg  to i_apb_uart_UART_IF_DCD_Q_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_DCD.iCount_0__reg  to i_apb_uart_UART_IF_DCD_iCount_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_DCD.iCount_1__reg  to i_apb_uart_UART_IF_DCD_iCount_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_DSR.D_reg  to i_apb_uart_UART_IF_DSR_D_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_DSR.Q_reg  to i_apb_uart_UART_IF_DSR_Q_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_DSR.iCount_0__reg  to i_apb_uart_UART_IF_DSR_iCount_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_DSR.iCount_1__reg  to i_apb_uart_UART_IF_DSR_iCount_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_RI.D_reg  to i_apb_uart_UART_IF_RI_D_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_RI.Q_reg  to i_apb_uart_UART_IF_RI_Q_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_RI.iCount_0__reg  to i_apb_uart_UART_IF_RI_iCount_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IF_RI.iCount_1__reg  to i_apb_uart_UART_IF_RI_iCount_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC.AFE_reg  to i_apb_uart_UART_IIC_AFE_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC.CTI_reg  to i_apb_uart_UART_IIC_CTI_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC.IER_0__reg  to i_apb_uart_UART_IIC_IER_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC.IER_1__reg  to i_apb_uart_UART_IIC_IER_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC.IER_2__reg  to i_apb_uart_UART_IIC_IER_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC.IER_3__reg  to i_apb_uart_UART_IIC_IER_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC.IIR_0__reg  to i_apb_uart_UART_IIC_IIR_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC.IIR_1__reg  to i_apb_uart_UART_IIC_IIR_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC.IIR_2__reg  to i_apb_uart_UART_IIC_IIR_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC.IIR_3__reg  to i_apb_uart_UART_IIC_IIR_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC.THI_reg  to i_apb_uart_UART_IIC_THI_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC_THRE_ED.D_reg  to i_apb_uart_UART_IIC_THRE_ED_D_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IIC_THRE_ED.iDd_reg  to i_apb_uart_UART_IIC_THRE_ED_iDd_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IS_CTS.iD_0__reg  to i_apb_uart_UART_IS_CTS_iD_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IS_DCD.iD_0__reg  to i_apb_uart_UART_IS_DCD_iD_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IS_DSR.iD_0__reg  to i_apb_uart_UART_IS_DSR_iD_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IS_RI.iD_0__reg  to i_apb_uart_UART_IS_RI_iD_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IS_SIN.Q_reg  to i_apb_uart_UART_IS_SIN_Q_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_IS_SIN.iD_0__reg  to i_apb_uart_UART_IS_SIN_iD_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_PEDET.iDd_reg  to i_apb_uart_UART_PEDET_iDd_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RCLK.D_reg  to i_apb_uart_UART_RCLK_D_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RCLK.iDd_reg  to i_apb_uart_UART_RCLK_iDd_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.CState_0__reg  to i_apb_uart_UART_RX_CState_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.CState_1__reg  to i_apb_uart_UART_RX_CState_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.CState_2__reg  to i_apb_uart_UART_RX_CState_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.DOUT_0__reg  to i_apb_uart_UART_RX_DOUT_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.DOUT_1__reg  to i_apb_uart_UART_RX_DOUT_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.DOUT_2__reg  to i_apb_uart_UART_RX_DOUT_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.DOUT_3__reg  to i_apb_uart_UART_RX_DOUT_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.DOUT_4__reg  to i_apb_uart_UART_RX_DOUT_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.DOUT_5__reg  to i_apb_uart_UART_RX_DOUT_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.DOUT_6__reg  to i_apb_uart_UART_RX_DOUT_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.DOUT_7__reg  to i_apb_uart_UART_RX_DOUT_7__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.EPS_reg  to i_apb_uart_UART_RX_EPS_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.PEN_reg  to i_apb_uart_UART_RX_PEN_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.PE_reg  to i_apb_uart_UART_RX_PE_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_BRC.OVERFLOW_reg  to i_apb_uart_UART_RX_RX_BRC_OVERFLOW_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_BRC.Q_0__reg  to i_apb_uart_UART_RX_RX_BRC_Q_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_BRC.Q_1__reg  to i_apb_uart_UART_RX_RX_BRC_Q_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_BRC.Q_2__reg  to i_apb_uart_UART_RX_RX_BRC_Q_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_BRC.Q_3__reg  to i_apb_uart_UART_RX_RX_BRC_Q_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_IFSB.Q_reg  to i_apb_uart_UART_RX_RX_IFSB_Q_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_IFSB.iCount_0__reg  to i_apb_uart_UART_RX_RX_IFSB_iCount_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_IFSB.iCount_1__reg  to i_apb_uart_UART_RX_RX_IFSB_iCount_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_IFSB.iCount_2__reg  to i_apb_uart_UART_RX_RX_IFSB_iCount_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_MVF.Q_reg  to i_apb_uart_UART_RX_RX_MVF_Q_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_MVF.iCounter_0__reg  to i_apb_uart_UART_RX_RX_MVF_iCounter_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_MVF.iCounter_1__reg  to i_apb_uart_UART_RX_RX_MVF_iCounter_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_MVF.iCounter_2__reg  to i_apb_uart_UART_RX_RX_MVF_iCounter_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_MVF.iCounter_3__reg  to i_apb_uart_UART_RX_RX_MVF_iCounter_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.RX_MVF.iCounter_4__reg  to i_apb_uart_UART_RX_RX_MVF_iCounter_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.SP_reg  to i_apb_uart_UART_RX_SP_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.STB_reg  to i_apb_uart_UART_RX_STB_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.WLS_0__reg  to i_apb_uart_UART_RX_WLS_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.WLS_1__reg  to i_apb_uart_UART_RX_WLS_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.iBaudStepD_reg  to i_apb_uart_UART_RX_iBaudStepD_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.iDataCount_0__reg  to i_apb_uart_UART_RX_iDataCount_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.iDataCount_1__reg  to i_apb_uart_UART_RX_iDataCount_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.iDataCount_2__reg  to i_apb_uart_UART_RX_iDataCount_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.iDataCount_3__reg  to i_apb_uart_UART_RX_iDataCount_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RX.iParityReceived_reg  to i_apb_uart_UART_RX_iParityReceived_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.CLEAR_reg  to i_apb_uart_UART_RXFF_CLEAR_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.D_0__reg  to i_apb_uart_UART_RXFF_D_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.D_10__reg  to i_apb_uart_UART_RXFF_D_10__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.D_1__reg  to i_apb_uart_UART_RXFF_D_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.D_2__reg  to i_apb_uart_UART_RXFF_D_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.D_3__reg  to i_apb_uart_UART_RXFF_D_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.D_4__reg  to i_apb_uart_UART_RXFF_D_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.D_5__reg  to i_apb_uart_UART_RXFF_D_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.D_6__reg  to i_apb_uart_UART_RXFF_D_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.D_7__reg  to i_apb_uart_UART_RXFF_D_7__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.D_8__reg  to i_apb_uart_UART_RXFF_D_8__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.D_9__reg  to i_apb_uart_UART_RXFF_D_9__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.EMPTY_reg  to i_apb_uart_UART_RXFF_EMPTY_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.Q_0__reg  to i_apb_uart_UART_RXFF_Q_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.Q_10__reg  to i_apb_uart_UART_RXFF_Q_10__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.Q_1__reg  to i_apb_uart_UART_RXFF_Q_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.Q_2__reg  to i_apb_uart_UART_RXFF_Q_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.Q_3__reg  to i_apb_uart_UART_RXFF_Q_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.Q_4__reg  to i_apb_uart_UART_RXFF_Q_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.Q_5__reg  to i_apb_uart_UART_RXFF_Q_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.Q_6__reg  to i_apb_uart_UART_RXFF_Q_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.Q_7__reg  to i_apb_uart_UART_RXFF_Q_7__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.Q_8__reg  to i_apb_uart_UART_RXFF_Q_8__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.Q_9__reg  to i_apb_uart_UART_RXFF_Q_9__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.USAGE_0__reg  to i_apb_uart_UART_RXFF_USAGE_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.USAGE_1__reg  to i_apb_uart_UART_RXFF_USAGE_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.USAGE_2__reg  to i_apb_uart_UART_RXFF_USAGE_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.USAGE_3__reg  to i_apb_uart_UART_RXFF_USAGE_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.USAGE_4__reg  to i_apb_uart_UART_RXFF_USAGE_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.USAGE_5__reg  to i_apb_uart_UART_RXFF_USAGE_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.WRITE_reg  to i_apb_uart_UART_RXFF_WRITE_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_0__reg  to i_apb_uart_UART_RXFF_iFIFOMem_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_100__reg  to i_apb_uart_UART_RXFF_iFIFOMem_100__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_101__reg  to i_apb_uart_UART_RXFF_iFIFOMem_101__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_102__reg  to i_apb_uart_UART_RXFF_iFIFOMem_102__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_103__reg  to i_apb_uart_UART_RXFF_iFIFOMem_103__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_104__reg  to i_apb_uart_UART_RXFF_iFIFOMem_104__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_105__reg  to i_apb_uart_UART_RXFF_iFIFOMem_105__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_106__reg  to i_apb_uart_UART_RXFF_iFIFOMem_106__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_107__reg  to i_apb_uart_UART_RXFF_iFIFOMem_107__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_108__reg  to i_apb_uart_UART_RXFF_iFIFOMem_108__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_109__reg  to i_apb_uart_UART_RXFF_iFIFOMem_109__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_10__reg  to i_apb_uart_UART_RXFF_iFIFOMem_10__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_110__reg  to i_apb_uart_UART_RXFF_iFIFOMem_110__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_111__reg  to i_apb_uart_UART_RXFF_iFIFOMem_111__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_112__reg  to i_apb_uart_UART_RXFF_iFIFOMem_112__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_113__reg  to i_apb_uart_UART_RXFF_iFIFOMem_113__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_114__reg  to i_apb_uart_UART_RXFF_iFIFOMem_114__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_115__reg  to i_apb_uart_UART_RXFF_iFIFOMem_115__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_116__reg  to i_apb_uart_UART_RXFF_iFIFOMem_116__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_117__reg  to i_apb_uart_UART_RXFF_iFIFOMem_117__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_118__reg  to i_apb_uart_UART_RXFF_iFIFOMem_118__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_119__reg  to i_apb_uart_UART_RXFF_iFIFOMem_119__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_11__reg  to i_apb_uart_UART_RXFF_iFIFOMem_11__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_120__reg  to i_apb_uart_UART_RXFF_iFIFOMem_120__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_121__reg  to i_apb_uart_UART_RXFF_iFIFOMem_121__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_122__reg  to i_apb_uart_UART_RXFF_iFIFOMem_122__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_123__reg  to i_apb_uart_UART_RXFF_iFIFOMem_123__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_124__reg  to i_apb_uart_UART_RXFF_iFIFOMem_124__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_125__reg  to i_apb_uart_UART_RXFF_iFIFOMem_125__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_126__reg  to i_apb_uart_UART_RXFF_iFIFOMem_126__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_127__reg  to i_apb_uart_UART_RXFF_iFIFOMem_127__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_128__reg  to i_apb_uart_UART_RXFF_iFIFOMem_128__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_129__reg  to i_apb_uart_UART_RXFF_iFIFOMem_129__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_12__reg  to i_apb_uart_UART_RXFF_iFIFOMem_12__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_130__reg  to i_apb_uart_UART_RXFF_iFIFOMem_130__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_131__reg  to i_apb_uart_UART_RXFF_iFIFOMem_131__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_132__reg  to i_apb_uart_UART_RXFF_iFIFOMem_132__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_133__reg  to i_apb_uart_UART_RXFF_iFIFOMem_133__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_134__reg  to i_apb_uart_UART_RXFF_iFIFOMem_134__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_135__reg  to i_apb_uart_UART_RXFF_iFIFOMem_135__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_136__reg  to i_apb_uart_UART_RXFF_iFIFOMem_136__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_137__reg  to i_apb_uart_UART_RXFF_iFIFOMem_137__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_138__reg  to i_apb_uart_UART_RXFF_iFIFOMem_138__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_139__reg  to i_apb_uart_UART_RXFF_iFIFOMem_139__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_13__reg  to i_apb_uart_UART_RXFF_iFIFOMem_13__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_140__reg  to i_apb_uart_UART_RXFF_iFIFOMem_140__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_141__reg  to i_apb_uart_UART_RXFF_iFIFOMem_141__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_142__reg  to i_apb_uart_UART_RXFF_iFIFOMem_142__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_143__reg  to i_apb_uart_UART_RXFF_iFIFOMem_143__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_144__reg  to i_apb_uart_UART_RXFF_iFIFOMem_144__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_145__reg  to i_apb_uart_UART_RXFF_iFIFOMem_145__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_146__reg  to i_apb_uart_UART_RXFF_iFIFOMem_146__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_147__reg  to i_apb_uart_UART_RXFF_iFIFOMem_147__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_148__reg  to i_apb_uart_UART_RXFF_iFIFOMem_148__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_149__reg  to i_apb_uart_UART_RXFF_iFIFOMem_149__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_14__reg  to i_apb_uart_UART_RXFF_iFIFOMem_14__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_150__reg  to i_apb_uart_UART_RXFF_iFIFOMem_150__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_151__reg  to i_apb_uart_UART_RXFF_iFIFOMem_151__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_152__reg  to i_apb_uart_UART_RXFF_iFIFOMem_152__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_153__reg  to i_apb_uart_UART_RXFF_iFIFOMem_153__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_154__reg  to i_apb_uart_UART_RXFF_iFIFOMem_154__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_155__reg  to i_apb_uart_UART_RXFF_iFIFOMem_155__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_156__reg  to i_apb_uart_UART_RXFF_iFIFOMem_156__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_157__reg  to i_apb_uart_UART_RXFF_iFIFOMem_157__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_158__reg  to i_apb_uart_UART_RXFF_iFIFOMem_158__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_159__reg  to i_apb_uart_UART_RXFF_iFIFOMem_159__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_15__reg  to i_apb_uart_UART_RXFF_iFIFOMem_15__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_160__reg  to i_apb_uart_UART_RXFF_iFIFOMem_160__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_161__reg  to i_apb_uart_UART_RXFF_iFIFOMem_161__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_162__reg  to i_apb_uart_UART_RXFF_iFIFOMem_162__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_163__reg  to i_apb_uart_UART_RXFF_iFIFOMem_163__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_164__reg  to i_apb_uart_UART_RXFF_iFIFOMem_164__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_165__reg  to i_apb_uart_UART_RXFF_iFIFOMem_165__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_166__reg  to i_apb_uart_UART_RXFF_iFIFOMem_166__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_167__reg  to i_apb_uart_UART_RXFF_iFIFOMem_167__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_168__reg  to i_apb_uart_UART_RXFF_iFIFOMem_168__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_169__reg  to i_apb_uart_UART_RXFF_iFIFOMem_169__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_16__reg  to i_apb_uart_UART_RXFF_iFIFOMem_16__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_170__reg  to i_apb_uart_UART_RXFF_iFIFOMem_170__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_171__reg  to i_apb_uart_UART_RXFF_iFIFOMem_171__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_172__reg  to i_apb_uart_UART_RXFF_iFIFOMem_172__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_173__reg  to i_apb_uart_UART_RXFF_iFIFOMem_173__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_174__reg  to i_apb_uart_UART_RXFF_iFIFOMem_174__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_175__reg  to i_apb_uart_UART_RXFF_iFIFOMem_175__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_176__reg  to i_apb_uart_UART_RXFF_iFIFOMem_176__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_177__reg  to i_apb_uart_UART_RXFF_iFIFOMem_177__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_178__reg  to i_apb_uart_UART_RXFF_iFIFOMem_178__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_179__reg  to i_apb_uart_UART_RXFF_iFIFOMem_179__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_17__reg  to i_apb_uart_UART_RXFF_iFIFOMem_17__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_180__reg  to i_apb_uart_UART_RXFF_iFIFOMem_180__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_181__reg  to i_apb_uart_UART_RXFF_iFIFOMem_181__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_182__reg  to i_apb_uart_UART_RXFF_iFIFOMem_182__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_183__reg  to i_apb_uart_UART_RXFF_iFIFOMem_183__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_184__reg  to i_apb_uart_UART_RXFF_iFIFOMem_184__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_185__reg  to i_apb_uart_UART_RXFF_iFIFOMem_185__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_186__reg  to i_apb_uart_UART_RXFF_iFIFOMem_186__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_187__reg  to i_apb_uart_UART_RXFF_iFIFOMem_187__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_188__reg  to i_apb_uart_UART_RXFF_iFIFOMem_188__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_189__reg  to i_apb_uart_UART_RXFF_iFIFOMem_189__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_18__reg  to i_apb_uart_UART_RXFF_iFIFOMem_18__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_190__reg  to i_apb_uart_UART_RXFF_iFIFOMem_190__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_191__reg  to i_apb_uart_UART_RXFF_iFIFOMem_191__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_192__reg  to i_apb_uart_UART_RXFF_iFIFOMem_192__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_193__reg  to i_apb_uart_UART_RXFF_iFIFOMem_193__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_194__reg  to i_apb_uart_UART_RXFF_iFIFOMem_194__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_195__reg  to i_apb_uart_UART_RXFF_iFIFOMem_195__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_196__reg  to i_apb_uart_UART_RXFF_iFIFOMem_196__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_197__reg  to i_apb_uart_UART_RXFF_iFIFOMem_197__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_198__reg  to i_apb_uart_UART_RXFF_iFIFOMem_198__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_199__reg  to i_apb_uart_UART_RXFF_iFIFOMem_199__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_19__reg  to i_apb_uart_UART_RXFF_iFIFOMem_19__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_1__reg  to i_apb_uart_UART_RXFF_iFIFOMem_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_200__reg  to i_apb_uart_UART_RXFF_iFIFOMem_200__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_201__reg  to i_apb_uart_UART_RXFF_iFIFOMem_201__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_202__reg  to i_apb_uart_UART_RXFF_iFIFOMem_202__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_203__reg  to i_apb_uart_UART_RXFF_iFIFOMem_203__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_204__reg  to i_apb_uart_UART_RXFF_iFIFOMem_204__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_205__reg  to i_apb_uart_UART_RXFF_iFIFOMem_205__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_206__reg  to i_apb_uart_UART_RXFF_iFIFOMem_206__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_207__reg  to i_apb_uart_UART_RXFF_iFIFOMem_207__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_208__reg  to i_apb_uart_UART_RXFF_iFIFOMem_208__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_209__reg  to i_apb_uart_UART_RXFF_iFIFOMem_209__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_20__reg  to i_apb_uart_UART_RXFF_iFIFOMem_20__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_210__reg  to i_apb_uart_UART_RXFF_iFIFOMem_210__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_211__reg  to i_apb_uart_UART_RXFF_iFIFOMem_211__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_212__reg  to i_apb_uart_UART_RXFF_iFIFOMem_212__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_213__reg  to i_apb_uart_UART_RXFF_iFIFOMem_213__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_214__reg  to i_apb_uart_UART_RXFF_iFIFOMem_214__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_215__reg  to i_apb_uart_UART_RXFF_iFIFOMem_215__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_216__reg  to i_apb_uart_UART_RXFF_iFIFOMem_216__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_217__reg  to i_apb_uart_UART_RXFF_iFIFOMem_217__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_218__reg  to i_apb_uart_UART_RXFF_iFIFOMem_218__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_219__reg  to i_apb_uart_UART_RXFF_iFIFOMem_219__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_21__reg  to i_apb_uart_UART_RXFF_iFIFOMem_21__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_220__reg  to i_apb_uart_UART_RXFF_iFIFOMem_220__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_221__reg  to i_apb_uart_UART_RXFF_iFIFOMem_221__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_222__reg  to i_apb_uart_UART_RXFF_iFIFOMem_222__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_223__reg  to i_apb_uart_UART_RXFF_iFIFOMem_223__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_224__reg  to i_apb_uart_UART_RXFF_iFIFOMem_224__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_225__reg  to i_apb_uart_UART_RXFF_iFIFOMem_225__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_226__reg  to i_apb_uart_UART_RXFF_iFIFOMem_226__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_227__reg  to i_apb_uart_UART_RXFF_iFIFOMem_227__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_228__reg  to i_apb_uart_UART_RXFF_iFIFOMem_228__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_229__reg  to i_apb_uart_UART_RXFF_iFIFOMem_229__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_22__reg  to i_apb_uart_UART_RXFF_iFIFOMem_22__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_230__reg  to i_apb_uart_UART_RXFF_iFIFOMem_230__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_231__reg  to i_apb_uart_UART_RXFF_iFIFOMem_231__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_232__reg  to i_apb_uart_UART_RXFF_iFIFOMem_232__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_233__reg  to i_apb_uart_UART_RXFF_iFIFOMem_233__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_234__reg  to i_apb_uart_UART_RXFF_iFIFOMem_234__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_235__reg  to i_apb_uart_UART_RXFF_iFIFOMem_235__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_236__reg  to i_apb_uart_UART_RXFF_iFIFOMem_236__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_237__reg  to i_apb_uart_UART_RXFF_iFIFOMem_237__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_238__reg  to i_apb_uart_UART_RXFF_iFIFOMem_238__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_239__reg  to i_apb_uart_UART_RXFF_iFIFOMem_239__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_23__reg  to i_apb_uart_UART_RXFF_iFIFOMem_23__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_240__reg  to i_apb_uart_UART_RXFF_iFIFOMem_240__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_241__reg  to i_apb_uart_UART_RXFF_iFIFOMem_241__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_242__reg  to i_apb_uart_UART_RXFF_iFIFOMem_242__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_243__reg  to i_apb_uart_UART_RXFF_iFIFOMem_243__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_244__reg  to i_apb_uart_UART_RXFF_iFIFOMem_244__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_245__reg  to i_apb_uart_UART_RXFF_iFIFOMem_245__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_246__reg  to i_apb_uart_UART_RXFF_iFIFOMem_246__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_247__reg  to i_apb_uart_UART_RXFF_iFIFOMem_247__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_248__reg  to i_apb_uart_UART_RXFF_iFIFOMem_248__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_249__reg  to i_apb_uart_UART_RXFF_iFIFOMem_249__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_24__reg  to i_apb_uart_UART_RXFF_iFIFOMem_24__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_250__reg  to i_apb_uart_UART_RXFF_iFIFOMem_250__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_251__reg  to i_apb_uart_UART_RXFF_iFIFOMem_251__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_252__reg  to i_apb_uart_UART_RXFF_iFIFOMem_252__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_253__reg  to i_apb_uart_UART_RXFF_iFIFOMem_253__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_254__reg  to i_apb_uart_UART_RXFF_iFIFOMem_254__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_255__reg  to i_apb_uart_UART_RXFF_iFIFOMem_255__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_256__reg  to i_apb_uart_UART_RXFF_iFIFOMem_256__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_257__reg  to i_apb_uart_UART_RXFF_iFIFOMem_257__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_258__reg  to i_apb_uart_UART_RXFF_iFIFOMem_258__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_259__reg  to i_apb_uart_UART_RXFF_iFIFOMem_259__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_25__reg  to i_apb_uart_UART_RXFF_iFIFOMem_25__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_260__reg  to i_apb_uart_UART_RXFF_iFIFOMem_260__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_261__reg  to i_apb_uart_UART_RXFF_iFIFOMem_261__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_262__reg  to i_apb_uart_UART_RXFF_iFIFOMem_262__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_263__reg  to i_apb_uart_UART_RXFF_iFIFOMem_263__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_264__reg  to i_apb_uart_UART_RXFF_iFIFOMem_264__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_265__reg  to i_apb_uart_UART_RXFF_iFIFOMem_265__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_266__reg  to i_apb_uart_UART_RXFF_iFIFOMem_266__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_267__reg  to i_apb_uart_UART_RXFF_iFIFOMem_267__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_268__reg  to i_apb_uart_UART_RXFF_iFIFOMem_268__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_269__reg  to i_apb_uart_UART_RXFF_iFIFOMem_269__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_26__reg  to i_apb_uart_UART_RXFF_iFIFOMem_26__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_270__reg  to i_apb_uart_UART_RXFF_iFIFOMem_270__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_271__reg  to i_apb_uart_UART_RXFF_iFIFOMem_271__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_272__reg  to i_apb_uart_UART_RXFF_iFIFOMem_272__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_273__reg  to i_apb_uart_UART_RXFF_iFIFOMem_273__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_274__reg  to i_apb_uart_UART_RXFF_iFIFOMem_274__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_275__reg  to i_apb_uart_UART_RXFF_iFIFOMem_275__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_276__reg  to i_apb_uart_UART_RXFF_iFIFOMem_276__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_277__reg  to i_apb_uart_UART_RXFF_iFIFOMem_277__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_278__reg  to i_apb_uart_UART_RXFF_iFIFOMem_278__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_279__reg  to i_apb_uart_UART_RXFF_iFIFOMem_279__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_27__reg  to i_apb_uart_UART_RXFF_iFIFOMem_27__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_280__reg  to i_apb_uart_UART_RXFF_iFIFOMem_280__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_281__reg  to i_apb_uart_UART_RXFF_iFIFOMem_281__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_282__reg  to i_apb_uart_UART_RXFF_iFIFOMem_282__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_283__reg  to i_apb_uart_UART_RXFF_iFIFOMem_283__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_284__reg  to i_apb_uart_UART_RXFF_iFIFOMem_284__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_285__reg  to i_apb_uart_UART_RXFF_iFIFOMem_285__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_286__reg  to i_apb_uart_UART_RXFF_iFIFOMem_286__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_287__reg  to i_apb_uart_UART_RXFF_iFIFOMem_287__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_288__reg  to i_apb_uart_UART_RXFF_iFIFOMem_288__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_289__reg  to i_apb_uart_UART_RXFF_iFIFOMem_289__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_28__reg  to i_apb_uart_UART_RXFF_iFIFOMem_28__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_290__reg  to i_apb_uart_UART_RXFF_iFIFOMem_290__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_291__reg  to i_apb_uart_UART_RXFF_iFIFOMem_291__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_292__reg  to i_apb_uart_UART_RXFF_iFIFOMem_292__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_293__reg  to i_apb_uart_UART_RXFF_iFIFOMem_293__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_294__reg  to i_apb_uart_UART_RXFF_iFIFOMem_294__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_295__reg  to i_apb_uart_UART_RXFF_iFIFOMem_295__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_296__reg  to i_apb_uart_UART_RXFF_iFIFOMem_296__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_297__reg  to i_apb_uart_UART_RXFF_iFIFOMem_297__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_298__reg  to i_apb_uart_UART_RXFF_iFIFOMem_298__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_299__reg  to i_apb_uart_UART_RXFF_iFIFOMem_299__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_29__reg  to i_apb_uart_UART_RXFF_iFIFOMem_29__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_2__reg  to i_apb_uart_UART_RXFF_iFIFOMem_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_300__reg  to i_apb_uart_UART_RXFF_iFIFOMem_300__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_301__reg  to i_apb_uart_UART_RXFF_iFIFOMem_301__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_302__reg  to i_apb_uart_UART_RXFF_iFIFOMem_302__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_303__reg  to i_apb_uart_UART_RXFF_iFIFOMem_303__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_304__reg  to i_apb_uart_UART_RXFF_iFIFOMem_304__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_305__reg  to i_apb_uart_UART_RXFF_iFIFOMem_305__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_306__reg  to i_apb_uart_UART_RXFF_iFIFOMem_306__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_307__reg  to i_apb_uart_UART_RXFF_iFIFOMem_307__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_308__reg  to i_apb_uart_UART_RXFF_iFIFOMem_308__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_309__reg  to i_apb_uart_UART_RXFF_iFIFOMem_309__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_30__reg  to i_apb_uart_UART_RXFF_iFIFOMem_30__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_310__reg  to i_apb_uart_UART_RXFF_iFIFOMem_310__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_311__reg  to i_apb_uart_UART_RXFF_iFIFOMem_311__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_312__reg  to i_apb_uart_UART_RXFF_iFIFOMem_312__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_313__reg  to i_apb_uart_UART_RXFF_iFIFOMem_313__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_314__reg  to i_apb_uart_UART_RXFF_iFIFOMem_314__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_315__reg  to i_apb_uart_UART_RXFF_iFIFOMem_315__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_316__reg  to i_apb_uart_UART_RXFF_iFIFOMem_316__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_317__reg  to i_apb_uart_UART_RXFF_iFIFOMem_317__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_318__reg  to i_apb_uart_UART_RXFF_iFIFOMem_318__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_319__reg  to i_apb_uart_UART_RXFF_iFIFOMem_319__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_31__reg  to i_apb_uart_UART_RXFF_iFIFOMem_31__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_320__reg  to i_apb_uart_UART_RXFF_iFIFOMem_320__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_321__reg  to i_apb_uart_UART_RXFF_iFIFOMem_321__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_322__reg  to i_apb_uart_UART_RXFF_iFIFOMem_322__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_323__reg  to i_apb_uart_UART_RXFF_iFIFOMem_323__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_324__reg  to i_apb_uart_UART_RXFF_iFIFOMem_324__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_325__reg  to i_apb_uart_UART_RXFF_iFIFOMem_325__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_326__reg  to i_apb_uart_UART_RXFF_iFIFOMem_326__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_327__reg  to i_apb_uart_UART_RXFF_iFIFOMem_327__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_328__reg  to i_apb_uart_UART_RXFF_iFIFOMem_328__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_329__reg  to i_apb_uart_UART_RXFF_iFIFOMem_329__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_32__reg  to i_apb_uart_UART_RXFF_iFIFOMem_32__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_330__reg  to i_apb_uart_UART_RXFF_iFIFOMem_330__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_331__reg  to i_apb_uart_UART_RXFF_iFIFOMem_331__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_332__reg  to i_apb_uart_UART_RXFF_iFIFOMem_332__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_333__reg  to i_apb_uart_UART_RXFF_iFIFOMem_333__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_334__reg  to i_apb_uart_UART_RXFF_iFIFOMem_334__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_335__reg  to i_apb_uart_UART_RXFF_iFIFOMem_335__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_336__reg  to i_apb_uart_UART_RXFF_iFIFOMem_336__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_337__reg  to i_apb_uart_UART_RXFF_iFIFOMem_337__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_338__reg  to i_apb_uart_UART_RXFF_iFIFOMem_338__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_339__reg  to i_apb_uart_UART_RXFF_iFIFOMem_339__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_33__reg  to i_apb_uart_UART_RXFF_iFIFOMem_33__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_340__reg  to i_apb_uart_UART_RXFF_iFIFOMem_340__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_341__reg  to i_apb_uart_UART_RXFF_iFIFOMem_341__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_342__reg  to i_apb_uart_UART_RXFF_iFIFOMem_342__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_343__reg  to i_apb_uart_UART_RXFF_iFIFOMem_343__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_344__reg  to i_apb_uart_UART_RXFF_iFIFOMem_344__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_345__reg  to i_apb_uart_UART_RXFF_iFIFOMem_345__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_346__reg  to i_apb_uart_UART_RXFF_iFIFOMem_346__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_347__reg  to i_apb_uart_UART_RXFF_iFIFOMem_347__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_348__reg  to i_apb_uart_UART_RXFF_iFIFOMem_348__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_349__reg  to i_apb_uart_UART_RXFF_iFIFOMem_349__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_34__reg  to i_apb_uart_UART_RXFF_iFIFOMem_34__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_350__reg  to i_apb_uart_UART_RXFF_iFIFOMem_350__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_351__reg  to i_apb_uart_UART_RXFF_iFIFOMem_351__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_352__reg  to i_apb_uart_UART_RXFF_iFIFOMem_352__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_353__reg  to i_apb_uart_UART_RXFF_iFIFOMem_353__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_354__reg  to i_apb_uart_UART_RXFF_iFIFOMem_354__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_355__reg  to i_apb_uart_UART_RXFF_iFIFOMem_355__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_356__reg  to i_apb_uart_UART_RXFF_iFIFOMem_356__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_357__reg  to i_apb_uart_UART_RXFF_iFIFOMem_357__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_358__reg  to i_apb_uart_UART_RXFF_iFIFOMem_358__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_359__reg  to i_apb_uart_UART_RXFF_iFIFOMem_359__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_35__reg  to i_apb_uart_UART_RXFF_iFIFOMem_35__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_360__reg  to i_apb_uart_UART_RXFF_iFIFOMem_360__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_361__reg  to i_apb_uart_UART_RXFF_iFIFOMem_361__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_362__reg  to i_apb_uart_UART_RXFF_iFIFOMem_362__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_363__reg  to i_apb_uart_UART_RXFF_iFIFOMem_363__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_364__reg  to i_apb_uart_UART_RXFF_iFIFOMem_364__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_365__reg  to i_apb_uart_UART_RXFF_iFIFOMem_365__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_366__reg  to i_apb_uart_UART_RXFF_iFIFOMem_366__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_367__reg  to i_apb_uart_UART_RXFF_iFIFOMem_367__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_368__reg  to i_apb_uart_UART_RXFF_iFIFOMem_368__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_369__reg  to i_apb_uart_UART_RXFF_iFIFOMem_369__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_36__reg  to i_apb_uart_UART_RXFF_iFIFOMem_36__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_370__reg  to i_apb_uart_UART_RXFF_iFIFOMem_370__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_371__reg  to i_apb_uart_UART_RXFF_iFIFOMem_371__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_372__reg  to i_apb_uart_UART_RXFF_iFIFOMem_372__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_373__reg  to i_apb_uart_UART_RXFF_iFIFOMem_373__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_374__reg  to i_apb_uart_UART_RXFF_iFIFOMem_374__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_375__reg  to i_apb_uart_UART_RXFF_iFIFOMem_375__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_376__reg  to i_apb_uart_UART_RXFF_iFIFOMem_376__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_377__reg  to i_apb_uart_UART_RXFF_iFIFOMem_377__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_378__reg  to i_apb_uart_UART_RXFF_iFIFOMem_378__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_379__reg  to i_apb_uart_UART_RXFF_iFIFOMem_379__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_37__reg  to i_apb_uart_UART_RXFF_iFIFOMem_37__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_380__reg  to i_apb_uart_UART_RXFF_iFIFOMem_380__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_381__reg  to i_apb_uart_UART_RXFF_iFIFOMem_381__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_382__reg  to i_apb_uart_UART_RXFF_iFIFOMem_382__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_383__reg  to i_apb_uart_UART_RXFF_iFIFOMem_383__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_384__reg  to i_apb_uart_UART_RXFF_iFIFOMem_384__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_385__reg  to i_apb_uart_UART_RXFF_iFIFOMem_385__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_386__reg  to i_apb_uart_UART_RXFF_iFIFOMem_386__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_387__reg  to i_apb_uart_UART_RXFF_iFIFOMem_387__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_388__reg  to i_apb_uart_UART_RXFF_iFIFOMem_388__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_389__reg  to i_apb_uart_UART_RXFF_iFIFOMem_389__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_38__reg  to i_apb_uart_UART_RXFF_iFIFOMem_38__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_390__reg  to i_apb_uart_UART_RXFF_iFIFOMem_390__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_391__reg  to i_apb_uart_UART_RXFF_iFIFOMem_391__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_392__reg  to i_apb_uart_UART_RXFF_iFIFOMem_392__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_393__reg  to i_apb_uart_UART_RXFF_iFIFOMem_393__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_394__reg  to i_apb_uart_UART_RXFF_iFIFOMem_394__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_395__reg  to i_apb_uart_UART_RXFF_iFIFOMem_395__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_396__reg  to i_apb_uart_UART_RXFF_iFIFOMem_396__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_397__reg  to i_apb_uart_UART_RXFF_iFIFOMem_397__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_398__reg  to i_apb_uart_UART_RXFF_iFIFOMem_398__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_399__reg  to i_apb_uart_UART_RXFF_iFIFOMem_399__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_39__reg  to i_apb_uart_UART_RXFF_iFIFOMem_39__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_3__reg  to i_apb_uart_UART_RXFF_iFIFOMem_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_400__reg  to i_apb_uart_UART_RXFF_iFIFOMem_400__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_401__reg  to i_apb_uart_UART_RXFF_iFIFOMem_401__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_402__reg  to i_apb_uart_UART_RXFF_iFIFOMem_402__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_403__reg  to i_apb_uart_UART_RXFF_iFIFOMem_403__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_404__reg  to i_apb_uart_UART_RXFF_iFIFOMem_404__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_405__reg  to i_apb_uart_UART_RXFF_iFIFOMem_405__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_406__reg  to i_apb_uart_UART_RXFF_iFIFOMem_406__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_407__reg  to i_apb_uart_UART_RXFF_iFIFOMem_407__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_408__reg  to i_apb_uart_UART_RXFF_iFIFOMem_408__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_409__reg  to i_apb_uart_UART_RXFF_iFIFOMem_409__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_40__reg  to i_apb_uart_UART_RXFF_iFIFOMem_40__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_410__reg  to i_apb_uart_UART_RXFF_iFIFOMem_410__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_411__reg  to i_apb_uart_UART_RXFF_iFIFOMem_411__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_412__reg  to i_apb_uart_UART_RXFF_iFIFOMem_412__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_413__reg  to i_apb_uart_UART_RXFF_iFIFOMem_413__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_414__reg  to i_apb_uart_UART_RXFF_iFIFOMem_414__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_415__reg  to i_apb_uart_UART_RXFF_iFIFOMem_415__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_416__reg  to i_apb_uart_UART_RXFF_iFIFOMem_416__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_417__reg  to i_apb_uart_UART_RXFF_iFIFOMem_417__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_418__reg  to i_apb_uart_UART_RXFF_iFIFOMem_418__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_419__reg  to i_apb_uart_UART_RXFF_iFIFOMem_419__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_41__reg  to i_apb_uart_UART_RXFF_iFIFOMem_41__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_420__reg  to i_apb_uart_UART_RXFF_iFIFOMem_420__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_421__reg  to i_apb_uart_UART_RXFF_iFIFOMem_421__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_422__reg  to i_apb_uart_UART_RXFF_iFIFOMem_422__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_423__reg  to i_apb_uart_UART_RXFF_iFIFOMem_423__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_424__reg  to i_apb_uart_UART_RXFF_iFIFOMem_424__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_425__reg  to i_apb_uart_UART_RXFF_iFIFOMem_425__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_426__reg  to i_apb_uart_UART_RXFF_iFIFOMem_426__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_427__reg  to i_apb_uart_UART_RXFF_iFIFOMem_427__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_428__reg  to i_apb_uart_UART_RXFF_iFIFOMem_428__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_429__reg  to i_apb_uart_UART_RXFF_iFIFOMem_429__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_42__reg  to i_apb_uart_UART_RXFF_iFIFOMem_42__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_430__reg  to i_apb_uart_UART_RXFF_iFIFOMem_430__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_431__reg  to i_apb_uart_UART_RXFF_iFIFOMem_431__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_432__reg  to i_apb_uart_UART_RXFF_iFIFOMem_432__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_433__reg  to i_apb_uart_UART_RXFF_iFIFOMem_433__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_434__reg  to i_apb_uart_UART_RXFF_iFIFOMem_434__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_435__reg  to i_apb_uart_UART_RXFF_iFIFOMem_435__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_436__reg  to i_apb_uart_UART_RXFF_iFIFOMem_436__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_437__reg  to i_apb_uart_UART_RXFF_iFIFOMem_437__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_438__reg  to i_apb_uart_UART_RXFF_iFIFOMem_438__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_439__reg  to i_apb_uart_UART_RXFF_iFIFOMem_439__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_43__reg  to i_apb_uart_UART_RXFF_iFIFOMem_43__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_440__reg  to i_apb_uart_UART_RXFF_iFIFOMem_440__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_441__reg  to i_apb_uart_UART_RXFF_iFIFOMem_441__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_442__reg  to i_apb_uart_UART_RXFF_iFIFOMem_442__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_443__reg  to i_apb_uart_UART_RXFF_iFIFOMem_443__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_444__reg  to i_apb_uart_UART_RXFF_iFIFOMem_444__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_445__reg  to i_apb_uart_UART_RXFF_iFIFOMem_445__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_446__reg  to i_apb_uart_UART_RXFF_iFIFOMem_446__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_447__reg  to i_apb_uart_UART_RXFF_iFIFOMem_447__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_448__reg  to i_apb_uart_UART_RXFF_iFIFOMem_448__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_449__reg  to i_apb_uart_UART_RXFF_iFIFOMem_449__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_44__reg  to i_apb_uart_UART_RXFF_iFIFOMem_44__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_450__reg  to i_apb_uart_UART_RXFF_iFIFOMem_450__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_451__reg  to i_apb_uart_UART_RXFF_iFIFOMem_451__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_452__reg  to i_apb_uart_UART_RXFF_iFIFOMem_452__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_453__reg  to i_apb_uart_UART_RXFF_iFIFOMem_453__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_454__reg  to i_apb_uart_UART_RXFF_iFIFOMem_454__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_455__reg  to i_apb_uart_UART_RXFF_iFIFOMem_455__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_456__reg  to i_apb_uart_UART_RXFF_iFIFOMem_456__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_457__reg  to i_apb_uart_UART_RXFF_iFIFOMem_457__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_458__reg  to i_apb_uart_UART_RXFF_iFIFOMem_458__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_459__reg  to i_apb_uart_UART_RXFF_iFIFOMem_459__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_45__reg  to i_apb_uart_UART_RXFF_iFIFOMem_45__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_460__reg  to i_apb_uart_UART_RXFF_iFIFOMem_460__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_461__reg  to i_apb_uart_UART_RXFF_iFIFOMem_461__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_462__reg  to i_apb_uart_UART_RXFF_iFIFOMem_462__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_463__reg  to i_apb_uart_UART_RXFF_iFIFOMem_463__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_464__reg  to i_apb_uart_UART_RXFF_iFIFOMem_464__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_465__reg  to i_apb_uart_UART_RXFF_iFIFOMem_465__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_466__reg  to i_apb_uart_UART_RXFF_iFIFOMem_466__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_467__reg  to i_apb_uart_UART_RXFF_iFIFOMem_467__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_468__reg  to i_apb_uart_UART_RXFF_iFIFOMem_468__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_469__reg  to i_apb_uart_UART_RXFF_iFIFOMem_469__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_46__reg  to i_apb_uart_UART_RXFF_iFIFOMem_46__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_470__reg  to i_apb_uart_UART_RXFF_iFIFOMem_470__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_471__reg  to i_apb_uart_UART_RXFF_iFIFOMem_471__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_472__reg  to i_apb_uart_UART_RXFF_iFIFOMem_472__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_473__reg  to i_apb_uart_UART_RXFF_iFIFOMem_473__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_474__reg  to i_apb_uart_UART_RXFF_iFIFOMem_474__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_475__reg  to i_apb_uart_UART_RXFF_iFIFOMem_475__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_476__reg  to i_apb_uart_UART_RXFF_iFIFOMem_476__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_477__reg  to i_apb_uart_UART_RXFF_iFIFOMem_477__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_478__reg  to i_apb_uart_UART_RXFF_iFIFOMem_478__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_479__reg  to i_apb_uart_UART_RXFF_iFIFOMem_479__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_47__reg  to i_apb_uart_UART_RXFF_iFIFOMem_47__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_480__reg  to i_apb_uart_UART_RXFF_iFIFOMem_480__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_481__reg  to i_apb_uart_UART_RXFF_iFIFOMem_481__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_482__reg  to i_apb_uart_UART_RXFF_iFIFOMem_482__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_483__reg  to i_apb_uart_UART_RXFF_iFIFOMem_483__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_484__reg  to i_apb_uart_UART_RXFF_iFIFOMem_484__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_485__reg  to i_apb_uart_UART_RXFF_iFIFOMem_485__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_486__reg  to i_apb_uart_UART_RXFF_iFIFOMem_486__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_487__reg  to i_apb_uart_UART_RXFF_iFIFOMem_487__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_488__reg  to i_apb_uart_UART_RXFF_iFIFOMem_488__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_489__reg  to i_apb_uart_UART_RXFF_iFIFOMem_489__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_48__reg  to i_apb_uart_UART_RXFF_iFIFOMem_48__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_490__reg  to i_apb_uart_UART_RXFF_iFIFOMem_490__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_491__reg  to i_apb_uart_UART_RXFF_iFIFOMem_491__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_492__reg  to i_apb_uart_UART_RXFF_iFIFOMem_492__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_493__reg  to i_apb_uart_UART_RXFF_iFIFOMem_493__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_494__reg  to i_apb_uart_UART_RXFF_iFIFOMem_494__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_495__reg  to i_apb_uart_UART_RXFF_iFIFOMem_495__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_496__reg  to i_apb_uart_UART_RXFF_iFIFOMem_496__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_497__reg  to i_apb_uart_UART_RXFF_iFIFOMem_497__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_498__reg  to i_apb_uart_UART_RXFF_iFIFOMem_498__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_499__reg  to i_apb_uart_UART_RXFF_iFIFOMem_499__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_49__reg  to i_apb_uart_UART_RXFF_iFIFOMem_49__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_4__reg  to i_apb_uart_UART_RXFF_iFIFOMem_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_500__reg  to i_apb_uart_UART_RXFF_iFIFOMem_500__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_501__reg  to i_apb_uart_UART_RXFF_iFIFOMem_501__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_502__reg  to i_apb_uart_UART_RXFF_iFIFOMem_502__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_503__reg  to i_apb_uart_UART_RXFF_iFIFOMem_503__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_504__reg  to i_apb_uart_UART_RXFF_iFIFOMem_504__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_505__reg  to i_apb_uart_UART_RXFF_iFIFOMem_505__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_506__reg  to i_apb_uart_UART_RXFF_iFIFOMem_506__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_507__reg  to i_apb_uart_UART_RXFF_iFIFOMem_507__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_508__reg  to i_apb_uart_UART_RXFF_iFIFOMem_508__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_509__reg  to i_apb_uart_UART_RXFF_iFIFOMem_509__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_50__reg  to i_apb_uart_UART_RXFF_iFIFOMem_50__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_510__reg  to i_apb_uart_UART_RXFF_iFIFOMem_510__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_511__reg  to i_apb_uart_UART_RXFF_iFIFOMem_511__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_512__reg  to i_apb_uart_UART_RXFF_iFIFOMem_512__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_513__reg  to i_apb_uart_UART_RXFF_iFIFOMem_513__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_514__reg  to i_apb_uart_UART_RXFF_iFIFOMem_514__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_515__reg  to i_apb_uart_UART_RXFF_iFIFOMem_515__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_516__reg  to i_apb_uart_UART_RXFF_iFIFOMem_516__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_517__reg  to i_apb_uart_UART_RXFF_iFIFOMem_517__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_518__reg  to i_apb_uart_UART_RXFF_iFIFOMem_518__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_519__reg  to i_apb_uart_UART_RXFF_iFIFOMem_519__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_51__reg  to i_apb_uart_UART_RXFF_iFIFOMem_51__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_520__reg  to i_apb_uart_UART_RXFF_iFIFOMem_520__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_521__reg  to i_apb_uart_UART_RXFF_iFIFOMem_521__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_522__reg  to i_apb_uart_UART_RXFF_iFIFOMem_522__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_523__reg  to i_apb_uart_UART_RXFF_iFIFOMem_523__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_524__reg  to i_apb_uart_UART_RXFF_iFIFOMem_524__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_525__reg  to i_apb_uart_UART_RXFF_iFIFOMem_525__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_526__reg  to i_apb_uart_UART_RXFF_iFIFOMem_526__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_527__reg  to i_apb_uart_UART_RXFF_iFIFOMem_527__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_528__reg  to i_apb_uart_UART_RXFF_iFIFOMem_528__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_529__reg  to i_apb_uart_UART_RXFF_iFIFOMem_529__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_52__reg  to i_apb_uart_UART_RXFF_iFIFOMem_52__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_530__reg  to i_apb_uart_UART_RXFF_iFIFOMem_530__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_531__reg  to i_apb_uart_UART_RXFF_iFIFOMem_531__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_532__reg  to i_apb_uart_UART_RXFF_iFIFOMem_532__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_533__reg  to i_apb_uart_UART_RXFF_iFIFOMem_533__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_534__reg  to i_apb_uart_UART_RXFF_iFIFOMem_534__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_535__reg  to i_apb_uart_UART_RXFF_iFIFOMem_535__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_536__reg  to i_apb_uart_UART_RXFF_iFIFOMem_536__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_537__reg  to i_apb_uart_UART_RXFF_iFIFOMem_537__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_538__reg  to i_apb_uart_UART_RXFF_iFIFOMem_538__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_539__reg  to i_apb_uart_UART_RXFF_iFIFOMem_539__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_53__reg  to i_apb_uart_UART_RXFF_iFIFOMem_53__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_540__reg  to i_apb_uart_UART_RXFF_iFIFOMem_540__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_541__reg  to i_apb_uart_UART_RXFF_iFIFOMem_541__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_542__reg  to i_apb_uart_UART_RXFF_iFIFOMem_542__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_543__reg  to i_apb_uart_UART_RXFF_iFIFOMem_543__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_544__reg  to i_apb_uart_UART_RXFF_iFIFOMem_544__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_545__reg  to i_apb_uart_UART_RXFF_iFIFOMem_545__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_546__reg  to i_apb_uart_UART_RXFF_iFIFOMem_546__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_547__reg  to i_apb_uart_UART_RXFF_iFIFOMem_547__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_548__reg  to i_apb_uart_UART_RXFF_iFIFOMem_548__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_549__reg  to i_apb_uart_UART_RXFF_iFIFOMem_549__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_54__reg  to i_apb_uart_UART_RXFF_iFIFOMem_54__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_550__reg  to i_apb_uart_UART_RXFF_iFIFOMem_550__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_551__reg  to i_apb_uart_UART_RXFF_iFIFOMem_551__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_552__reg  to i_apb_uart_UART_RXFF_iFIFOMem_552__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_553__reg  to i_apb_uart_UART_RXFF_iFIFOMem_553__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_554__reg  to i_apb_uart_UART_RXFF_iFIFOMem_554__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_555__reg  to i_apb_uart_UART_RXFF_iFIFOMem_555__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_556__reg  to i_apb_uart_UART_RXFF_iFIFOMem_556__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_557__reg  to i_apb_uart_UART_RXFF_iFIFOMem_557__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_558__reg  to i_apb_uart_UART_RXFF_iFIFOMem_558__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_559__reg  to i_apb_uart_UART_RXFF_iFIFOMem_559__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_55__reg  to i_apb_uart_UART_RXFF_iFIFOMem_55__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_560__reg  to i_apb_uart_UART_RXFF_iFIFOMem_560__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_561__reg  to i_apb_uart_UART_RXFF_iFIFOMem_561__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_562__reg  to i_apb_uart_UART_RXFF_iFIFOMem_562__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_563__reg  to i_apb_uart_UART_RXFF_iFIFOMem_563__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_564__reg  to i_apb_uart_UART_RXFF_iFIFOMem_564__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_565__reg  to i_apb_uart_UART_RXFF_iFIFOMem_565__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_566__reg  to i_apb_uart_UART_RXFF_iFIFOMem_566__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_567__reg  to i_apb_uart_UART_RXFF_iFIFOMem_567__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_568__reg  to i_apb_uart_UART_RXFF_iFIFOMem_568__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_569__reg  to i_apb_uart_UART_RXFF_iFIFOMem_569__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_56__reg  to i_apb_uart_UART_RXFF_iFIFOMem_56__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_570__reg  to i_apb_uart_UART_RXFF_iFIFOMem_570__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_571__reg  to i_apb_uart_UART_RXFF_iFIFOMem_571__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_572__reg  to i_apb_uart_UART_RXFF_iFIFOMem_572__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_573__reg  to i_apb_uart_UART_RXFF_iFIFOMem_573__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_574__reg  to i_apb_uart_UART_RXFF_iFIFOMem_574__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_575__reg  to i_apb_uart_UART_RXFF_iFIFOMem_575__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_576__reg  to i_apb_uart_UART_RXFF_iFIFOMem_576__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_577__reg  to i_apb_uart_UART_RXFF_iFIFOMem_577__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_578__reg  to i_apb_uart_UART_RXFF_iFIFOMem_578__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_579__reg  to i_apb_uart_UART_RXFF_iFIFOMem_579__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_57__reg  to i_apb_uart_UART_RXFF_iFIFOMem_57__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_580__reg  to i_apb_uart_UART_RXFF_iFIFOMem_580__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_581__reg  to i_apb_uart_UART_RXFF_iFIFOMem_581__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_582__reg  to i_apb_uart_UART_RXFF_iFIFOMem_582__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_583__reg  to i_apb_uart_UART_RXFF_iFIFOMem_583__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_584__reg  to i_apb_uart_UART_RXFF_iFIFOMem_584__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_585__reg  to i_apb_uart_UART_RXFF_iFIFOMem_585__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_586__reg  to i_apb_uart_UART_RXFF_iFIFOMem_586__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_587__reg  to i_apb_uart_UART_RXFF_iFIFOMem_587__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_588__reg  to i_apb_uart_UART_RXFF_iFIFOMem_588__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_589__reg  to i_apb_uart_UART_RXFF_iFIFOMem_589__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_58__reg  to i_apb_uart_UART_RXFF_iFIFOMem_58__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_590__reg  to i_apb_uart_UART_RXFF_iFIFOMem_590__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_591__reg  to i_apb_uart_UART_RXFF_iFIFOMem_591__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_592__reg  to i_apb_uart_UART_RXFF_iFIFOMem_592__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_593__reg  to i_apb_uart_UART_RXFF_iFIFOMem_593__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_594__reg  to i_apb_uart_UART_RXFF_iFIFOMem_594__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_595__reg  to i_apb_uart_UART_RXFF_iFIFOMem_595__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_596__reg  to i_apb_uart_UART_RXFF_iFIFOMem_596__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_597__reg  to i_apb_uart_UART_RXFF_iFIFOMem_597__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_598__reg  to i_apb_uart_UART_RXFF_iFIFOMem_598__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_599__reg  to i_apb_uart_UART_RXFF_iFIFOMem_599__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_59__reg  to i_apb_uart_UART_RXFF_iFIFOMem_59__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_5__reg  to i_apb_uart_UART_RXFF_iFIFOMem_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_600__reg  to i_apb_uart_UART_RXFF_iFIFOMem_600__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_601__reg  to i_apb_uart_UART_RXFF_iFIFOMem_601__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_602__reg  to i_apb_uart_UART_RXFF_iFIFOMem_602__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_603__reg  to i_apb_uart_UART_RXFF_iFIFOMem_603__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_604__reg  to i_apb_uart_UART_RXFF_iFIFOMem_604__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_605__reg  to i_apb_uart_UART_RXFF_iFIFOMem_605__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_606__reg  to i_apb_uart_UART_RXFF_iFIFOMem_606__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_607__reg  to i_apb_uart_UART_RXFF_iFIFOMem_607__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_608__reg  to i_apb_uart_UART_RXFF_iFIFOMem_608__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_609__reg  to i_apb_uart_UART_RXFF_iFIFOMem_609__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_60__reg  to i_apb_uart_UART_RXFF_iFIFOMem_60__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_610__reg  to i_apb_uart_UART_RXFF_iFIFOMem_610__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_611__reg  to i_apb_uart_UART_RXFF_iFIFOMem_611__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_612__reg  to i_apb_uart_UART_RXFF_iFIFOMem_612__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_613__reg  to i_apb_uart_UART_RXFF_iFIFOMem_613__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_614__reg  to i_apb_uart_UART_RXFF_iFIFOMem_614__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_615__reg  to i_apb_uart_UART_RXFF_iFIFOMem_615__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_616__reg  to i_apb_uart_UART_RXFF_iFIFOMem_616__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_617__reg  to i_apb_uart_UART_RXFF_iFIFOMem_617__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_618__reg  to i_apb_uart_UART_RXFF_iFIFOMem_618__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_619__reg  to i_apb_uart_UART_RXFF_iFIFOMem_619__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_61__reg  to i_apb_uart_UART_RXFF_iFIFOMem_61__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_620__reg  to i_apb_uart_UART_RXFF_iFIFOMem_620__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_621__reg  to i_apb_uart_UART_RXFF_iFIFOMem_621__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_622__reg  to i_apb_uart_UART_RXFF_iFIFOMem_622__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_623__reg  to i_apb_uart_UART_RXFF_iFIFOMem_623__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_624__reg  to i_apb_uart_UART_RXFF_iFIFOMem_624__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_625__reg  to i_apb_uart_UART_RXFF_iFIFOMem_625__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_626__reg  to i_apb_uart_UART_RXFF_iFIFOMem_626__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_627__reg  to i_apb_uart_UART_RXFF_iFIFOMem_627__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_628__reg  to i_apb_uart_UART_RXFF_iFIFOMem_628__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_629__reg  to i_apb_uart_UART_RXFF_iFIFOMem_629__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_62__reg  to i_apb_uart_UART_RXFF_iFIFOMem_62__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_630__reg  to i_apb_uart_UART_RXFF_iFIFOMem_630__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_631__reg  to i_apb_uart_UART_RXFF_iFIFOMem_631__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_632__reg  to i_apb_uart_UART_RXFF_iFIFOMem_632__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_633__reg  to i_apb_uart_UART_RXFF_iFIFOMem_633__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_634__reg  to i_apb_uart_UART_RXFF_iFIFOMem_634__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_635__reg  to i_apb_uart_UART_RXFF_iFIFOMem_635__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_636__reg  to i_apb_uart_UART_RXFF_iFIFOMem_636__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_637__reg  to i_apb_uart_UART_RXFF_iFIFOMem_637__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_638__reg  to i_apb_uart_UART_RXFF_iFIFOMem_638__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_639__reg  to i_apb_uart_UART_RXFF_iFIFOMem_639__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_63__reg  to i_apb_uart_UART_RXFF_iFIFOMem_63__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_640__reg  to i_apb_uart_UART_RXFF_iFIFOMem_640__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_641__reg  to i_apb_uart_UART_RXFF_iFIFOMem_641__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_642__reg  to i_apb_uart_UART_RXFF_iFIFOMem_642__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_643__reg  to i_apb_uart_UART_RXFF_iFIFOMem_643__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_644__reg  to i_apb_uart_UART_RXFF_iFIFOMem_644__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_645__reg  to i_apb_uart_UART_RXFF_iFIFOMem_645__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_646__reg  to i_apb_uart_UART_RXFF_iFIFOMem_646__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_647__reg  to i_apb_uart_UART_RXFF_iFIFOMem_647__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_648__reg  to i_apb_uart_UART_RXFF_iFIFOMem_648__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_649__reg  to i_apb_uart_UART_RXFF_iFIFOMem_649__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_64__reg  to i_apb_uart_UART_RXFF_iFIFOMem_64__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_650__reg  to i_apb_uart_UART_RXFF_iFIFOMem_650__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_651__reg  to i_apb_uart_UART_RXFF_iFIFOMem_651__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_652__reg  to i_apb_uart_UART_RXFF_iFIFOMem_652__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_653__reg  to i_apb_uart_UART_RXFF_iFIFOMem_653__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_654__reg  to i_apb_uart_UART_RXFF_iFIFOMem_654__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_655__reg  to i_apb_uart_UART_RXFF_iFIFOMem_655__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_656__reg  to i_apb_uart_UART_RXFF_iFIFOMem_656__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_657__reg  to i_apb_uart_UART_RXFF_iFIFOMem_657__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_658__reg  to i_apb_uart_UART_RXFF_iFIFOMem_658__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_659__reg  to i_apb_uart_UART_RXFF_iFIFOMem_659__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_65__reg  to i_apb_uart_UART_RXFF_iFIFOMem_65__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_660__reg  to i_apb_uart_UART_RXFF_iFIFOMem_660__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_661__reg  to i_apb_uart_UART_RXFF_iFIFOMem_661__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_662__reg  to i_apb_uart_UART_RXFF_iFIFOMem_662__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_663__reg  to i_apb_uart_UART_RXFF_iFIFOMem_663__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_664__reg  to i_apb_uart_UART_RXFF_iFIFOMem_664__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_665__reg  to i_apb_uart_UART_RXFF_iFIFOMem_665__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_666__reg  to i_apb_uart_UART_RXFF_iFIFOMem_666__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_667__reg  to i_apb_uart_UART_RXFF_iFIFOMem_667__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_668__reg  to i_apb_uart_UART_RXFF_iFIFOMem_668__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_669__reg  to i_apb_uart_UART_RXFF_iFIFOMem_669__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_66__reg  to i_apb_uart_UART_RXFF_iFIFOMem_66__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_670__reg  to i_apb_uart_UART_RXFF_iFIFOMem_670__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_671__reg  to i_apb_uart_UART_RXFF_iFIFOMem_671__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_672__reg  to i_apb_uart_UART_RXFF_iFIFOMem_672__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_673__reg  to i_apb_uart_UART_RXFF_iFIFOMem_673__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_674__reg  to i_apb_uart_UART_RXFF_iFIFOMem_674__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_675__reg  to i_apb_uart_UART_RXFF_iFIFOMem_675__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_676__reg  to i_apb_uart_UART_RXFF_iFIFOMem_676__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_677__reg  to i_apb_uart_UART_RXFF_iFIFOMem_677__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_678__reg  to i_apb_uart_UART_RXFF_iFIFOMem_678__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_679__reg  to i_apb_uart_UART_RXFF_iFIFOMem_679__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_67__reg  to i_apb_uart_UART_RXFF_iFIFOMem_67__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_680__reg  to i_apb_uart_UART_RXFF_iFIFOMem_680__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_681__reg  to i_apb_uart_UART_RXFF_iFIFOMem_681__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_682__reg  to i_apb_uart_UART_RXFF_iFIFOMem_682__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_683__reg  to i_apb_uart_UART_RXFF_iFIFOMem_683__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_684__reg  to i_apb_uart_UART_RXFF_iFIFOMem_684__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_685__reg  to i_apb_uart_UART_RXFF_iFIFOMem_685__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_686__reg  to i_apb_uart_UART_RXFF_iFIFOMem_686__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_687__reg  to i_apb_uart_UART_RXFF_iFIFOMem_687__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_688__reg  to i_apb_uart_UART_RXFF_iFIFOMem_688__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_689__reg  to i_apb_uart_UART_RXFF_iFIFOMem_689__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_68__reg  to i_apb_uart_UART_RXFF_iFIFOMem_68__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_690__reg  to i_apb_uart_UART_RXFF_iFIFOMem_690__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_691__reg  to i_apb_uart_UART_RXFF_iFIFOMem_691__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_692__reg  to i_apb_uart_UART_RXFF_iFIFOMem_692__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_693__reg  to i_apb_uart_UART_RXFF_iFIFOMem_693__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_694__reg  to i_apb_uart_UART_RXFF_iFIFOMem_694__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_695__reg  to i_apb_uart_UART_RXFF_iFIFOMem_695__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_696__reg  to i_apb_uart_UART_RXFF_iFIFOMem_696__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_697__reg  to i_apb_uart_UART_RXFF_iFIFOMem_697__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_698__reg  to i_apb_uart_UART_RXFF_iFIFOMem_698__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_699__reg  to i_apb_uart_UART_RXFF_iFIFOMem_699__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_69__reg  to i_apb_uart_UART_RXFF_iFIFOMem_69__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_6__reg  to i_apb_uart_UART_RXFF_iFIFOMem_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_700__reg  to i_apb_uart_UART_RXFF_iFIFOMem_700__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_701__reg  to i_apb_uart_UART_RXFF_iFIFOMem_701__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_702__reg  to i_apb_uart_UART_RXFF_iFIFOMem_702__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_703__reg  to i_apb_uart_UART_RXFF_iFIFOMem_703__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_70__reg  to i_apb_uart_UART_RXFF_iFIFOMem_70__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_71__reg  to i_apb_uart_UART_RXFF_iFIFOMem_71__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_72__reg  to i_apb_uart_UART_RXFF_iFIFOMem_72__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_73__reg  to i_apb_uart_UART_RXFF_iFIFOMem_73__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_74__reg  to i_apb_uart_UART_RXFF_iFIFOMem_74__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_75__reg  to i_apb_uart_UART_RXFF_iFIFOMem_75__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_76__reg  to i_apb_uart_UART_RXFF_iFIFOMem_76__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_77__reg  to i_apb_uart_UART_RXFF_iFIFOMem_77__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_78__reg  to i_apb_uart_UART_RXFF_iFIFOMem_78__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_79__reg  to i_apb_uart_UART_RXFF_iFIFOMem_79__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_7__reg  to i_apb_uart_UART_RXFF_iFIFOMem_7__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_80__reg  to i_apb_uart_UART_RXFF_iFIFOMem_80__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_81__reg  to i_apb_uart_UART_RXFF_iFIFOMem_81__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_82__reg  to i_apb_uart_UART_RXFF_iFIFOMem_82__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_83__reg  to i_apb_uart_UART_RXFF_iFIFOMem_83__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_84__reg  to i_apb_uart_UART_RXFF_iFIFOMem_84__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_85__reg  to i_apb_uart_UART_RXFF_iFIFOMem_85__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_86__reg  to i_apb_uart_UART_RXFF_iFIFOMem_86__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_87__reg  to i_apb_uart_UART_RXFF_iFIFOMem_87__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_88__reg  to i_apb_uart_UART_RXFF_iFIFOMem_88__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_89__reg  to i_apb_uart_UART_RXFF_iFIFOMem_89__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_8__reg  to i_apb_uart_UART_RXFF_iFIFOMem_8__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_90__reg  to i_apb_uart_UART_RXFF_iFIFOMem_90__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_91__reg  to i_apb_uart_UART_RXFF_iFIFOMem_91__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_92__reg  to i_apb_uart_UART_RXFF_iFIFOMem_92__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_93__reg  to i_apb_uart_UART_RXFF_iFIFOMem_93__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_94__reg  to i_apb_uart_UART_RXFF_iFIFOMem_94__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_95__reg  to i_apb_uart_UART_RXFF_iFIFOMem_95__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_96__reg  to i_apb_uart_UART_RXFF_iFIFOMem_96__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_97__reg  to i_apb_uart_UART_RXFF_iFIFOMem_97__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_98__reg  to i_apb_uart_UART_RXFF_iFIFOMem_98__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_99__reg  to i_apb_uart_UART_RXFF_iFIFOMem_99__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iFIFOMem_9__reg  to i_apb_uart_UART_RXFF_iFIFOMem_9__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iRDAddr_0__reg  to i_apb_uart_UART_RXFF_iRDAddr_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iRDAddr_1__reg  to i_apb_uart_UART_RXFF_iRDAddr_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iRDAddr_2__reg  to i_apb_uart_UART_RXFF_iRDAddr_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iRDAddr_3__reg  to i_apb_uart_UART_RXFF_iRDAddr_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iRDAddr_4__reg  to i_apb_uart_UART_RXFF_iRDAddr_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iRDAddr_5__reg  to i_apb_uart_UART_RXFF_iRDAddr_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iRDAddr_6__reg  to i_apb_uart_UART_RXFF_iRDAddr_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iWRAddr_0__reg  to i_apb_uart_UART_RXFF_iWRAddr_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iWRAddr_1__reg  to i_apb_uart_UART_RXFF_iWRAddr_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iWRAddr_2__reg  to i_apb_uart_UART_RXFF_iWRAddr_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iWRAddr_3__reg  to i_apb_uart_UART_RXFF_iWRAddr_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iWRAddr_4__reg  to i_apb_uart_UART_RXFF_iWRAddr_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iWRAddr_5__reg  to i_apb_uart_UART_RXFF_iWRAddr_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_RXFF.iWRAddr_6__reg  to i_apb_uart_UART_RXFF_iWRAddr_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.BC_reg  to i_apb_uart_UART_TX_BC_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.CState_0__reg  to i_apb_uart_UART_TX_CState_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.CState_1__reg  to i_apb_uart_UART_TX_CState_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.CState_2__reg  to i_apb_uart_UART_TX_CState_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.CState_3__reg  to i_apb_uart_UART_TX_CState_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.DIN_0__reg  to i_apb_uart_UART_TX_DIN_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.DIN_1__reg  to i_apb_uart_UART_TX_DIN_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.DIN_2__reg  to i_apb_uart_UART_TX_DIN_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.DIN_3__reg  to i_apb_uart_UART_TX_DIN_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.DIN_4__reg  to i_apb_uart_UART_TX_DIN_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.DIN_5__reg  to i_apb_uart_UART_TX_DIN_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.DIN_6__reg  to i_apb_uart_UART_TX_DIN_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.DIN_7__reg  to i_apb_uart_UART_TX_DIN_7__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.TXFINISHED_reg  to i_apb_uart_UART_TX_TXFINISHED_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.TXSTART_reg  to i_apb_uart_UART_TX_TXSTART_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.iLast_reg  to i_apb_uart_UART_TX_iLast_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TX.iTx2_reg  to i_apb_uart_UART_TX_iTx2_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.CLEAR_reg  to i_apb_uart_UART_TXFF_CLEAR_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.Q_0__reg  to i_apb_uart_UART_TXFF_Q_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.Q_1__reg  to i_apb_uart_UART_TXFF_Q_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.Q_2__reg  to i_apb_uart_UART_TXFF_Q_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.Q_3__reg  to i_apb_uart_UART_TXFF_Q_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.Q_4__reg  to i_apb_uart_UART_TXFF_Q_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.Q_5__reg  to i_apb_uart_UART_TXFF_Q_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.Q_6__reg  to i_apb_uart_UART_TXFF_Q_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.Q_7__reg  to i_apb_uart_UART_TXFF_Q_7__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.READ_reg  to i_apb_uart_UART_TXFF_READ_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.USAGE_0__reg  to i_apb_uart_UART_TXFF_USAGE_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.USAGE_1__reg  to i_apb_uart_UART_TXFF_USAGE_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.USAGE_2__reg  to i_apb_uart_UART_TXFF_USAGE_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.USAGE_3__reg  to i_apb_uart_UART_TXFF_USAGE_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.USAGE_4__reg  to i_apb_uart_UART_TXFF_USAGE_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_0__reg  to i_apb_uart_UART_TXFF_iFIFOMem_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_100__reg  to i_apb_uart_UART_TXFF_iFIFOMem_100__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_101__reg  to i_apb_uart_UART_TXFF_iFIFOMem_101__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_102__reg  to i_apb_uart_UART_TXFF_iFIFOMem_102__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_103__reg  to i_apb_uart_UART_TXFF_iFIFOMem_103__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_104__reg  to i_apb_uart_UART_TXFF_iFIFOMem_104__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_105__reg  to i_apb_uart_UART_TXFF_iFIFOMem_105__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_106__reg  to i_apb_uart_UART_TXFF_iFIFOMem_106__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_107__reg  to i_apb_uart_UART_TXFF_iFIFOMem_107__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_108__reg  to i_apb_uart_UART_TXFF_iFIFOMem_108__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_109__reg  to i_apb_uart_UART_TXFF_iFIFOMem_109__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_10__reg  to i_apb_uart_UART_TXFF_iFIFOMem_10__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_110__reg  to i_apb_uart_UART_TXFF_iFIFOMem_110__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_111__reg  to i_apb_uart_UART_TXFF_iFIFOMem_111__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_112__reg  to i_apb_uart_UART_TXFF_iFIFOMem_112__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_113__reg  to i_apb_uart_UART_TXFF_iFIFOMem_113__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_114__reg  to i_apb_uart_UART_TXFF_iFIFOMem_114__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_115__reg  to i_apb_uart_UART_TXFF_iFIFOMem_115__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_116__reg  to i_apb_uart_UART_TXFF_iFIFOMem_116__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_117__reg  to i_apb_uart_UART_TXFF_iFIFOMem_117__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_118__reg  to i_apb_uart_UART_TXFF_iFIFOMem_118__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_119__reg  to i_apb_uart_UART_TXFF_iFIFOMem_119__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_11__reg  to i_apb_uart_UART_TXFF_iFIFOMem_11__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_120__reg  to i_apb_uart_UART_TXFF_iFIFOMem_120__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_121__reg  to i_apb_uart_UART_TXFF_iFIFOMem_121__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_122__reg  to i_apb_uart_UART_TXFF_iFIFOMem_122__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_123__reg  to i_apb_uart_UART_TXFF_iFIFOMem_123__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_124__reg  to i_apb_uart_UART_TXFF_iFIFOMem_124__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_125__reg  to i_apb_uart_UART_TXFF_iFIFOMem_125__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_126__reg  to i_apb_uart_UART_TXFF_iFIFOMem_126__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_127__reg  to i_apb_uart_UART_TXFF_iFIFOMem_127__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_128__reg  to i_apb_uart_UART_TXFF_iFIFOMem_128__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_129__reg  to i_apb_uart_UART_TXFF_iFIFOMem_129__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_12__reg  to i_apb_uart_UART_TXFF_iFIFOMem_12__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_130__reg  to i_apb_uart_UART_TXFF_iFIFOMem_130__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_131__reg  to i_apb_uart_UART_TXFF_iFIFOMem_131__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_132__reg  to i_apb_uart_UART_TXFF_iFIFOMem_132__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_133__reg  to i_apb_uart_UART_TXFF_iFIFOMem_133__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_134__reg  to i_apb_uart_UART_TXFF_iFIFOMem_134__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_135__reg  to i_apb_uart_UART_TXFF_iFIFOMem_135__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_136__reg  to i_apb_uart_UART_TXFF_iFIFOMem_136__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_137__reg  to i_apb_uart_UART_TXFF_iFIFOMem_137__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_138__reg  to i_apb_uart_UART_TXFF_iFIFOMem_138__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_139__reg  to i_apb_uart_UART_TXFF_iFIFOMem_139__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_13__reg  to i_apb_uart_UART_TXFF_iFIFOMem_13__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_140__reg  to i_apb_uart_UART_TXFF_iFIFOMem_140__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_141__reg  to i_apb_uart_UART_TXFF_iFIFOMem_141__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_142__reg  to i_apb_uart_UART_TXFF_iFIFOMem_142__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_143__reg  to i_apb_uart_UART_TXFF_iFIFOMem_143__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_144__reg  to i_apb_uart_UART_TXFF_iFIFOMem_144__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_145__reg  to i_apb_uart_UART_TXFF_iFIFOMem_145__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_146__reg  to i_apb_uart_UART_TXFF_iFIFOMem_146__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_147__reg  to i_apb_uart_UART_TXFF_iFIFOMem_147__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_148__reg  to i_apb_uart_UART_TXFF_iFIFOMem_148__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_149__reg  to i_apb_uart_UART_TXFF_iFIFOMem_149__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_14__reg  to i_apb_uart_UART_TXFF_iFIFOMem_14__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_150__reg  to i_apb_uart_UART_TXFF_iFIFOMem_150__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_151__reg  to i_apb_uart_UART_TXFF_iFIFOMem_151__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_152__reg  to i_apb_uart_UART_TXFF_iFIFOMem_152__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_153__reg  to i_apb_uart_UART_TXFF_iFIFOMem_153__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_154__reg  to i_apb_uart_UART_TXFF_iFIFOMem_154__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_155__reg  to i_apb_uart_UART_TXFF_iFIFOMem_155__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_156__reg  to i_apb_uart_UART_TXFF_iFIFOMem_156__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_157__reg  to i_apb_uart_UART_TXFF_iFIFOMem_157__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_158__reg  to i_apb_uart_UART_TXFF_iFIFOMem_158__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_159__reg  to i_apb_uart_UART_TXFF_iFIFOMem_159__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_15__reg  to i_apb_uart_UART_TXFF_iFIFOMem_15__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_160__reg  to i_apb_uart_UART_TXFF_iFIFOMem_160__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_161__reg  to i_apb_uart_UART_TXFF_iFIFOMem_161__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_162__reg  to i_apb_uart_UART_TXFF_iFIFOMem_162__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_163__reg  to i_apb_uart_UART_TXFF_iFIFOMem_163__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_164__reg  to i_apb_uart_UART_TXFF_iFIFOMem_164__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_165__reg  to i_apb_uart_UART_TXFF_iFIFOMem_165__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_166__reg  to i_apb_uart_UART_TXFF_iFIFOMem_166__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_167__reg  to i_apb_uart_UART_TXFF_iFIFOMem_167__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_168__reg  to i_apb_uart_UART_TXFF_iFIFOMem_168__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_169__reg  to i_apb_uart_UART_TXFF_iFIFOMem_169__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_16__reg  to i_apb_uart_UART_TXFF_iFIFOMem_16__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_170__reg  to i_apb_uart_UART_TXFF_iFIFOMem_170__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_171__reg  to i_apb_uart_UART_TXFF_iFIFOMem_171__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_172__reg  to i_apb_uart_UART_TXFF_iFIFOMem_172__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_173__reg  to i_apb_uart_UART_TXFF_iFIFOMem_173__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_174__reg  to i_apb_uart_UART_TXFF_iFIFOMem_174__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_175__reg  to i_apb_uart_UART_TXFF_iFIFOMem_175__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_176__reg  to i_apb_uart_UART_TXFF_iFIFOMem_176__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_177__reg  to i_apb_uart_UART_TXFF_iFIFOMem_177__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_178__reg  to i_apb_uart_UART_TXFF_iFIFOMem_178__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_179__reg  to i_apb_uart_UART_TXFF_iFIFOMem_179__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_17__reg  to i_apb_uart_UART_TXFF_iFIFOMem_17__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_180__reg  to i_apb_uart_UART_TXFF_iFIFOMem_180__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_181__reg  to i_apb_uart_UART_TXFF_iFIFOMem_181__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_182__reg  to i_apb_uart_UART_TXFF_iFIFOMem_182__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_183__reg  to i_apb_uart_UART_TXFF_iFIFOMem_183__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_184__reg  to i_apb_uart_UART_TXFF_iFIFOMem_184__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_185__reg  to i_apb_uart_UART_TXFF_iFIFOMem_185__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_186__reg  to i_apb_uart_UART_TXFF_iFIFOMem_186__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_187__reg  to i_apb_uart_UART_TXFF_iFIFOMem_187__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_188__reg  to i_apb_uart_UART_TXFF_iFIFOMem_188__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_189__reg  to i_apb_uart_UART_TXFF_iFIFOMem_189__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_18__reg  to i_apb_uart_UART_TXFF_iFIFOMem_18__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_190__reg  to i_apb_uart_UART_TXFF_iFIFOMem_190__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_191__reg  to i_apb_uart_UART_TXFF_iFIFOMem_191__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_192__reg  to i_apb_uart_UART_TXFF_iFIFOMem_192__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_193__reg  to i_apb_uart_UART_TXFF_iFIFOMem_193__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_194__reg  to i_apb_uart_UART_TXFF_iFIFOMem_194__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_195__reg  to i_apb_uart_UART_TXFF_iFIFOMem_195__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_196__reg  to i_apb_uart_UART_TXFF_iFIFOMem_196__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_197__reg  to i_apb_uart_UART_TXFF_iFIFOMem_197__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_198__reg  to i_apb_uart_UART_TXFF_iFIFOMem_198__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_199__reg  to i_apb_uart_UART_TXFF_iFIFOMem_199__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_19__reg  to i_apb_uart_UART_TXFF_iFIFOMem_19__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_1__reg  to i_apb_uart_UART_TXFF_iFIFOMem_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_200__reg  to i_apb_uart_UART_TXFF_iFIFOMem_200__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_201__reg  to i_apb_uart_UART_TXFF_iFIFOMem_201__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_202__reg  to i_apb_uart_UART_TXFF_iFIFOMem_202__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_203__reg  to i_apb_uart_UART_TXFF_iFIFOMem_203__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_204__reg  to i_apb_uart_UART_TXFF_iFIFOMem_204__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_205__reg  to i_apb_uart_UART_TXFF_iFIFOMem_205__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_206__reg  to i_apb_uart_UART_TXFF_iFIFOMem_206__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_207__reg  to i_apb_uart_UART_TXFF_iFIFOMem_207__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_208__reg  to i_apb_uart_UART_TXFF_iFIFOMem_208__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_209__reg  to i_apb_uart_UART_TXFF_iFIFOMem_209__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_20__reg  to i_apb_uart_UART_TXFF_iFIFOMem_20__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_210__reg  to i_apb_uart_UART_TXFF_iFIFOMem_210__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_211__reg  to i_apb_uart_UART_TXFF_iFIFOMem_211__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_212__reg  to i_apb_uart_UART_TXFF_iFIFOMem_212__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_213__reg  to i_apb_uart_UART_TXFF_iFIFOMem_213__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_214__reg  to i_apb_uart_UART_TXFF_iFIFOMem_214__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_215__reg  to i_apb_uart_UART_TXFF_iFIFOMem_215__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_216__reg  to i_apb_uart_UART_TXFF_iFIFOMem_216__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_217__reg  to i_apb_uart_UART_TXFF_iFIFOMem_217__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_218__reg  to i_apb_uart_UART_TXFF_iFIFOMem_218__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_219__reg  to i_apb_uart_UART_TXFF_iFIFOMem_219__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_21__reg  to i_apb_uart_UART_TXFF_iFIFOMem_21__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_220__reg  to i_apb_uart_UART_TXFF_iFIFOMem_220__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_221__reg  to i_apb_uart_UART_TXFF_iFIFOMem_221__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_222__reg  to i_apb_uart_UART_TXFF_iFIFOMem_222__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_223__reg  to i_apb_uart_UART_TXFF_iFIFOMem_223__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_224__reg  to i_apb_uart_UART_TXFF_iFIFOMem_224__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_225__reg  to i_apb_uart_UART_TXFF_iFIFOMem_225__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_226__reg  to i_apb_uart_UART_TXFF_iFIFOMem_226__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_227__reg  to i_apb_uart_UART_TXFF_iFIFOMem_227__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_228__reg  to i_apb_uart_UART_TXFF_iFIFOMem_228__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_229__reg  to i_apb_uart_UART_TXFF_iFIFOMem_229__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_22__reg  to i_apb_uart_UART_TXFF_iFIFOMem_22__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_230__reg  to i_apb_uart_UART_TXFF_iFIFOMem_230__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_231__reg  to i_apb_uart_UART_TXFF_iFIFOMem_231__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_232__reg  to i_apb_uart_UART_TXFF_iFIFOMem_232__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_233__reg  to i_apb_uart_UART_TXFF_iFIFOMem_233__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_234__reg  to i_apb_uart_UART_TXFF_iFIFOMem_234__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_235__reg  to i_apb_uart_UART_TXFF_iFIFOMem_235__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_236__reg  to i_apb_uart_UART_TXFF_iFIFOMem_236__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_237__reg  to i_apb_uart_UART_TXFF_iFIFOMem_237__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_238__reg  to i_apb_uart_UART_TXFF_iFIFOMem_238__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_239__reg  to i_apb_uart_UART_TXFF_iFIFOMem_239__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_23__reg  to i_apb_uart_UART_TXFF_iFIFOMem_23__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_240__reg  to i_apb_uart_UART_TXFF_iFIFOMem_240__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_241__reg  to i_apb_uart_UART_TXFF_iFIFOMem_241__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_242__reg  to i_apb_uart_UART_TXFF_iFIFOMem_242__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_243__reg  to i_apb_uart_UART_TXFF_iFIFOMem_243__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_244__reg  to i_apb_uart_UART_TXFF_iFIFOMem_244__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_245__reg  to i_apb_uart_UART_TXFF_iFIFOMem_245__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_246__reg  to i_apb_uart_UART_TXFF_iFIFOMem_246__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_247__reg  to i_apb_uart_UART_TXFF_iFIFOMem_247__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_248__reg  to i_apb_uart_UART_TXFF_iFIFOMem_248__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_249__reg  to i_apb_uart_UART_TXFF_iFIFOMem_249__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_24__reg  to i_apb_uart_UART_TXFF_iFIFOMem_24__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_250__reg  to i_apb_uart_UART_TXFF_iFIFOMem_250__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_251__reg  to i_apb_uart_UART_TXFF_iFIFOMem_251__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_252__reg  to i_apb_uart_UART_TXFF_iFIFOMem_252__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_253__reg  to i_apb_uart_UART_TXFF_iFIFOMem_253__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_254__reg  to i_apb_uart_UART_TXFF_iFIFOMem_254__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_255__reg  to i_apb_uart_UART_TXFF_iFIFOMem_255__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_256__reg  to i_apb_uart_UART_TXFF_iFIFOMem_256__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_257__reg  to i_apb_uart_UART_TXFF_iFIFOMem_257__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_258__reg  to i_apb_uart_UART_TXFF_iFIFOMem_258__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_259__reg  to i_apb_uart_UART_TXFF_iFIFOMem_259__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_25__reg  to i_apb_uart_UART_TXFF_iFIFOMem_25__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_260__reg  to i_apb_uart_UART_TXFF_iFIFOMem_260__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_261__reg  to i_apb_uart_UART_TXFF_iFIFOMem_261__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_262__reg  to i_apb_uart_UART_TXFF_iFIFOMem_262__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_263__reg  to i_apb_uart_UART_TXFF_iFIFOMem_263__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_264__reg  to i_apb_uart_UART_TXFF_iFIFOMem_264__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_265__reg  to i_apb_uart_UART_TXFF_iFIFOMem_265__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_266__reg  to i_apb_uart_UART_TXFF_iFIFOMem_266__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_267__reg  to i_apb_uart_UART_TXFF_iFIFOMem_267__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_268__reg  to i_apb_uart_UART_TXFF_iFIFOMem_268__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_269__reg  to i_apb_uart_UART_TXFF_iFIFOMem_269__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_26__reg  to i_apb_uart_UART_TXFF_iFIFOMem_26__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_270__reg  to i_apb_uart_UART_TXFF_iFIFOMem_270__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_271__reg  to i_apb_uart_UART_TXFF_iFIFOMem_271__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_272__reg  to i_apb_uart_UART_TXFF_iFIFOMem_272__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_273__reg  to i_apb_uart_UART_TXFF_iFIFOMem_273__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_274__reg  to i_apb_uart_UART_TXFF_iFIFOMem_274__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_275__reg  to i_apb_uart_UART_TXFF_iFIFOMem_275__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_276__reg  to i_apb_uart_UART_TXFF_iFIFOMem_276__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_277__reg  to i_apb_uart_UART_TXFF_iFIFOMem_277__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_278__reg  to i_apb_uart_UART_TXFF_iFIFOMem_278__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_279__reg  to i_apb_uart_UART_TXFF_iFIFOMem_279__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_27__reg  to i_apb_uart_UART_TXFF_iFIFOMem_27__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_280__reg  to i_apb_uart_UART_TXFF_iFIFOMem_280__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_281__reg  to i_apb_uart_UART_TXFF_iFIFOMem_281__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_282__reg  to i_apb_uart_UART_TXFF_iFIFOMem_282__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_283__reg  to i_apb_uart_UART_TXFF_iFIFOMem_283__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_284__reg  to i_apb_uart_UART_TXFF_iFIFOMem_284__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_285__reg  to i_apb_uart_UART_TXFF_iFIFOMem_285__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_286__reg  to i_apb_uart_UART_TXFF_iFIFOMem_286__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_287__reg  to i_apb_uart_UART_TXFF_iFIFOMem_287__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_288__reg  to i_apb_uart_UART_TXFF_iFIFOMem_288__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_289__reg  to i_apb_uart_UART_TXFF_iFIFOMem_289__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_28__reg  to i_apb_uart_UART_TXFF_iFIFOMem_28__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_290__reg  to i_apb_uart_UART_TXFF_iFIFOMem_290__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_291__reg  to i_apb_uart_UART_TXFF_iFIFOMem_291__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_292__reg  to i_apb_uart_UART_TXFF_iFIFOMem_292__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_293__reg  to i_apb_uart_UART_TXFF_iFIFOMem_293__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_294__reg  to i_apb_uart_UART_TXFF_iFIFOMem_294__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_295__reg  to i_apb_uart_UART_TXFF_iFIFOMem_295__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_296__reg  to i_apb_uart_UART_TXFF_iFIFOMem_296__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_297__reg  to i_apb_uart_UART_TXFF_iFIFOMem_297__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_298__reg  to i_apb_uart_UART_TXFF_iFIFOMem_298__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_299__reg  to i_apb_uart_UART_TXFF_iFIFOMem_299__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_29__reg  to i_apb_uart_UART_TXFF_iFIFOMem_29__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_2__reg  to i_apb_uart_UART_TXFF_iFIFOMem_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_300__reg  to i_apb_uart_UART_TXFF_iFIFOMem_300__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_301__reg  to i_apb_uart_UART_TXFF_iFIFOMem_301__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_302__reg  to i_apb_uart_UART_TXFF_iFIFOMem_302__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_303__reg  to i_apb_uart_UART_TXFF_iFIFOMem_303__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_304__reg  to i_apb_uart_UART_TXFF_iFIFOMem_304__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_305__reg  to i_apb_uart_UART_TXFF_iFIFOMem_305__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_306__reg  to i_apb_uart_UART_TXFF_iFIFOMem_306__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_307__reg  to i_apb_uart_UART_TXFF_iFIFOMem_307__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_308__reg  to i_apb_uart_UART_TXFF_iFIFOMem_308__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_309__reg  to i_apb_uart_UART_TXFF_iFIFOMem_309__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_30__reg  to i_apb_uart_UART_TXFF_iFIFOMem_30__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_310__reg  to i_apb_uart_UART_TXFF_iFIFOMem_310__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_311__reg  to i_apb_uart_UART_TXFF_iFIFOMem_311__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_312__reg  to i_apb_uart_UART_TXFF_iFIFOMem_312__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_313__reg  to i_apb_uart_UART_TXFF_iFIFOMem_313__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_314__reg  to i_apb_uart_UART_TXFF_iFIFOMem_314__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_315__reg  to i_apb_uart_UART_TXFF_iFIFOMem_315__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_316__reg  to i_apb_uart_UART_TXFF_iFIFOMem_316__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_317__reg  to i_apb_uart_UART_TXFF_iFIFOMem_317__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_318__reg  to i_apb_uart_UART_TXFF_iFIFOMem_318__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_319__reg  to i_apb_uart_UART_TXFF_iFIFOMem_319__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_31__reg  to i_apb_uart_UART_TXFF_iFIFOMem_31__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_320__reg  to i_apb_uart_UART_TXFF_iFIFOMem_320__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_321__reg  to i_apb_uart_UART_TXFF_iFIFOMem_321__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_322__reg  to i_apb_uart_UART_TXFF_iFIFOMem_322__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_323__reg  to i_apb_uart_UART_TXFF_iFIFOMem_323__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_324__reg  to i_apb_uart_UART_TXFF_iFIFOMem_324__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_325__reg  to i_apb_uart_UART_TXFF_iFIFOMem_325__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_326__reg  to i_apb_uart_UART_TXFF_iFIFOMem_326__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_327__reg  to i_apb_uart_UART_TXFF_iFIFOMem_327__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_328__reg  to i_apb_uart_UART_TXFF_iFIFOMem_328__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_329__reg  to i_apb_uart_UART_TXFF_iFIFOMem_329__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_32__reg  to i_apb_uart_UART_TXFF_iFIFOMem_32__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_330__reg  to i_apb_uart_UART_TXFF_iFIFOMem_330__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_331__reg  to i_apb_uart_UART_TXFF_iFIFOMem_331__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_332__reg  to i_apb_uart_UART_TXFF_iFIFOMem_332__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_333__reg  to i_apb_uart_UART_TXFF_iFIFOMem_333__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_334__reg  to i_apb_uart_UART_TXFF_iFIFOMem_334__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_335__reg  to i_apb_uart_UART_TXFF_iFIFOMem_335__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_336__reg  to i_apb_uart_UART_TXFF_iFIFOMem_336__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_337__reg  to i_apb_uart_UART_TXFF_iFIFOMem_337__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_338__reg  to i_apb_uart_UART_TXFF_iFIFOMem_338__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_339__reg  to i_apb_uart_UART_TXFF_iFIFOMem_339__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_33__reg  to i_apb_uart_UART_TXFF_iFIFOMem_33__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_340__reg  to i_apb_uart_UART_TXFF_iFIFOMem_340__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_341__reg  to i_apb_uart_UART_TXFF_iFIFOMem_341__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_342__reg  to i_apb_uart_UART_TXFF_iFIFOMem_342__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_343__reg  to i_apb_uart_UART_TXFF_iFIFOMem_343__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_344__reg  to i_apb_uart_UART_TXFF_iFIFOMem_344__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_345__reg  to i_apb_uart_UART_TXFF_iFIFOMem_345__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_346__reg  to i_apb_uart_UART_TXFF_iFIFOMem_346__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_347__reg  to i_apb_uart_UART_TXFF_iFIFOMem_347__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_348__reg  to i_apb_uart_UART_TXFF_iFIFOMem_348__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_349__reg  to i_apb_uart_UART_TXFF_iFIFOMem_349__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_34__reg  to i_apb_uart_UART_TXFF_iFIFOMem_34__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_350__reg  to i_apb_uart_UART_TXFF_iFIFOMem_350__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_351__reg  to i_apb_uart_UART_TXFF_iFIFOMem_351__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_352__reg  to i_apb_uart_UART_TXFF_iFIFOMem_352__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_353__reg  to i_apb_uart_UART_TXFF_iFIFOMem_353__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_354__reg  to i_apb_uart_UART_TXFF_iFIFOMem_354__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_355__reg  to i_apb_uart_UART_TXFF_iFIFOMem_355__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_356__reg  to i_apb_uart_UART_TXFF_iFIFOMem_356__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_357__reg  to i_apb_uart_UART_TXFF_iFIFOMem_357__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_358__reg  to i_apb_uart_UART_TXFF_iFIFOMem_358__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_359__reg  to i_apb_uart_UART_TXFF_iFIFOMem_359__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_35__reg  to i_apb_uart_UART_TXFF_iFIFOMem_35__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_360__reg  to i_apb_uart_UART_TXFF_iFIFOMem_360__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_361__reg  to i_apb_uart_UART_TXFF_iFIFOMem_361__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_362__reg  to i_apb_uart_UART_TXFF_iFIFOMem_362__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_363__reg  to i_apb_uart_UART_TXFF_iFIFOMem_363__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_364__reg  to i_apb_uart_UART_TXFF_iFIFOMem_364__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_365__reg  to i_apb_uart_UART_TXFF_iFIFOMem_365__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_366__reg  to i_apb_uart_UART_TXFF_iFIFOMem_366__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_367__reg  to i_apb_uart_UART_TXFF_iFIFOMem_367__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_368__reg  to i_apb_uart_UART_TXFF_iFIFOMem_368__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_369__reg  to i_apb_uart_UART_TXFF_iFIFOMem_369__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_36__reg  to i_apb_uart_UART_TXFF_iFIFOMem_36__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_370__reg  to i_apb_uart_UART_TXFF_iFIFOMem_370__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_371__reg  to i_apb_uart_UART_TXFF_iFIFOMem_371__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_372__reg  to i_apb_uart_UART_TXFF_iFIFOMem_372__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_373__reg  to i_apb_uart_UART_TXFF_iFIFOMem_373__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_374__reg  to i_apb_uart_UART_TXFF_iFIFOMem_374__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_375__reg  to i_apb_uart_UART_TXFF_iFIFOMem_375__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_376__reg  to i_apb_uart_UART_TXFF_iFIFOMem_376__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_377__reg  to i_apb_uart_UART_TXFF_iFIFOMem_377__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_378__reg  to i_apb_uart_UART_TXFF_iFIFOMem_378__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_379__reg  to i_apb_uart_UART_TXFF_iFIFOMem_379__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_37__reg  to i_apb_uart_UART_TXFF_iFIFOMem_37__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_380__reg  to i_apb_uart_UART_TXFF_iFIFOMem_380__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_381__reg  to i_apb_uart_UART_TXFF_iFIFOMem_381__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_382__reg  to i_apb_uart_UART_TXFF_iFIFOMem_382__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_383__reg  to i_apb_uart_UART_TXFF_iFIFOMem_383__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_384__reg  to i_apb_uart_UART_TXFF_iFIFOMem_384__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_385__reg  to i_apb_uart_UART_TXFF_iFIFOMem_385__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_386__reg  to i_apb_uart_UART_TXFF_iFIFOMem_386__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_387__reg  to i_apb_uart_UART_TXFF_iFIFOMem_387__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_388__reg  to i_apb_uart_UART_TXFF_iFIFOMem_388__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_389__reg  to i_apb_uart_UART_TXFF_iFIFOMem_389__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_38__reg  to i_apb_uart_UART_TXFF_iFIFOMem_38__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_390__reg  to i_apb_uart_UART_TXFF_iFIFOMem_390__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_391__reg  to i_apb_uart_UART_TXFF_iFIFOMem_391__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_392__reg  to i_apb_uart_UART_TXFF_iFIFOMem_392__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_393__reg  to i_apb_uart_UART_TXFF_iFIFOMem_393__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_394__reg  to i_apb_uart_UART_TXFF_iFIFOMem_394__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_395__reg  to i_apb_uart_UART_TXFF_iFIFOMem_395__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_396__reg  to i_apb_uart_UART_TXFF_iFIFOMem_396__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_397__reg  to i_apb_uart_UART_TXFF_iFIFOMem_397__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_398__reg  to i_apb_uart_UART_TXFF_iFIFOMem_398__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_399__reg  to i_apb_uart_UART_TXFF_iFIFOMem_399__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_39__reg  to i_apb_uart_UART_TXFF_iFIFOMem_39__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_3__reg  to i_apb_uart_UART_TXFF_iFIFOMem_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_400__reg  to i_apb_uart_UART_TXFF_iFIFOMem_400__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_401__reg  to i_apb_uart_UART_TXFF_iFIFOMem_401__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_402__reg  to i_apb_uart_UART_TXFF_iFIFOMem_402__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_403__reg  to i_apb_uart_UART_TXFF_iFIFOMem_403__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_404__reg  to i_apb_uart_UART_TXFF_iFIFOMem_404__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_405__reg  to i_apb_uart_UART_TXFF_iFIFOMem_405__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_406__reg  to i_apb_uart_UART_TXFF_iFIFOMem_406__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_407__reg  to i_apb_uart_UART_TXFF_iFIFOMem_407__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_408__reg  to i_apb_uart_UART_TXFF_iFIFOMem_408__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_409__reg  to i_apb_uart_UART_TXFF_iFIFOMem_409__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_40__reg  to i_apb_uart_UART_TXFF_iFIFOMem_40__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_410__reg  to i_apb_uart_UART_TXFF_iFIFOMem_410__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_411__reg  to i_apb_uart_UART_TXFF_iFIFOMem_411__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_412__reg  to i_apb_uart_UART_TXFF_iFIFOMem_412__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_413__reg  to i_apb_uart_UART_TXFF_iFIFOMem_413__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_414__reg  to i_apb_uart_UART_TXFF_iFIFOMem_414__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_415__reg  to i_apb_uart_UART_TXFF_iFIFOMem_415__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_416__reg  to i_apb_uart_UART_TXFF_iFIFOMem_416__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_417__reg  to i_apb_uart_UART_TXFF_iFIFOMem_417__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_418__reg  to i_apb_uart_UART_TXFF_iFIFOMem_418__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_419__reg  to i_apb_uart_UART_TXFF_iFIFOMem_419__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_41__reg  to i_apb_uart_UART_TXFF_iFIFOMem_41__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_420__reg  to i_apb_uart_UART_TXFF_iFIFOMem_420__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_421__reg  to i_apb_uart_UART_TXFF_iFIFOMem_421__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_422__reg  to i_apb_uart_UART_TXFF_iFIFOMem_422__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_423__reg  to i_apb_uart_UART_TXFF_iFIFOMem_423__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_424__reg  to i_apb_uart_UART_TXFF_iFIFOMem_424__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_425__reg  to i_apb_uart_UART_TXFF_iFIFOMem_425__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_426__reg  to i_apb_uart_UART_TXFF_iFIFOMem_426__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_427__reg  to i_apb_uart_UART_TXFF_iFIFOMem_427__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_428__reg  to i_apb_uart_UART_TXFF_iFIFOMem_428__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_429__reg  to i_apb_uart_UART_TXFF_iFIFOMem_429__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_42__reg  to i_apb_uart_UART_TXFF_iFIFOMem_42__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_430__reg  to i_apb_uart_UART_TXFF_iFIFOMem_430__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_431__reg  to i_apb_uart_UART_TXFF_iFIFOMem_431__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_432__reg  to i_apb_uart_UART_TXFF_iFIFOMem_432__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_433__reg  to i_apb_uart_UART_TXFF_iFIFOMem_433__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_434__reg  to i_apb_uart_UART_TXFF_iFIFOMem_434__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_435__reg  to i_apb_uart_UART_TXFF_iFIFOMem_435__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_436__reg  to i_apb_uart_UART_TXFF_iFIFOMem_436__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_437__reg  to i_apb_uart_UART_TXFF_iFIFOMem_437__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_438__reg  to i_apb_uart_UART_TXFF_iFIFOMem_438__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_439__reg  to i_apb_uart_UART_TXFF_iFIFOMem_439__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_43__reg  to i_apb_uart_UART_TXFF_iFIFOMem_43__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_440__reg  to i_apb_uart_UART_TXFF_iFIFOMem_440__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_441__reg  to i_apb_uart_UART_TXFF_iFIFOMem_441__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_442__reg  to i_apb_uart_UART_TXFF_iFIFOMem_442__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_443__reg  to i_apb_uart_UART_TXFF_iFIFOMem_443__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_444__reg  to i_apb_uart_UART_TXFF_iFIFOMem_444__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_445__reg  to i_apb_uart_UART_TXFF_iFIFOMem_445__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_446__reg  to i_apb_uart_UART_TXFF_iFIFOMem_446__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_447__reg  to i_apb_uart_UART_TXFF_iFIFOMem_447__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_448__reg  to i_apb_uart_UART_TXFF_iFIFOMem_448__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_449__reg  to i_apb_uart_UART_TXFF_iFIFOMem_449__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_44__reg  to i_apb_uart_UART_TXFF_iFIFOMem_44__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_450__reg  to i_apb_uart_UART_TXFF_iFIFOMem_450__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_451__reg  to i_apb_uart_UART_TXFF_iFIFOMem_451__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_452__reg  to i_apb_uart_UART_TXFF_iFIFOMem_452__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_453__reg  to i_apb_uart_UART_TXFF_iFIFOMem_453__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_454__reg  to i_apb_uart_UART_TXFF_iFIFOMem_454__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_455__reg  to i_apb_uart_UART_TXFF_iFIFOMem_455__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_456__reg  to i_apb_uart_UART_TXFF_iFIFOMem_456__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_457__reg  to i_apb_uart_UART_TXFF_iFIFOMem_457__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_458__reg  to i_apb_uart_UART_TXFF_iFIFOMem_458__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_459__reg  to i_apb_uart_UART_TXFF_iFIFOMem_459__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_45__reg  to i_apb_uart_UART_TXFF_iFIFOMem_45__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_460__reg  to i_apb_uart_UART_TXFF_iFIFOMem_460__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_461__reg  to i_apb_uart_UART_TXFF_iFIFOMem_461__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_462__reg  to i_apb_uart_UART_TXFF_iFIFOMem_462__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_463__reg  to i_apb_uart_UART_TXFF_iFIFOMem_463__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_464__reg  to i_apb_uart_UART_TXFF_iFIFOMem_464__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_465__reg  to i_apb_uart_UART_TXFF_iFIFOMem_465__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_466__reg  to i_apb_uart_UART_TXFF_iFIFOMem_466__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_467__reg  to i_apb_uart_UART_TXFF_iFIFOMem_467__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_468__reg  to i_apb_uart_UART_TXFF_iFIFOMem_468__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_469__reg  to i_apb_uart_UART_TXFF_iFIFOMem_469__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_46__reg  to i_apb_uart_UART_TXFF_iFIFOMem_46__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_470__reg  to i_apb_uart_UART_TXFF_iFIFOMem_470__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_471__reg  to i_apb_uart_UART_TXFF_iFIFOMem_471__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_472__reg  to i_apb_uart_UART_TXFF_iFIFOMem_472__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_473__reg  to i_apb_uart_UART_TXFF_iFIFOMem_473__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_474__reg  to i_apb_uart_UART_TXFF_iFIFOMem_474__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_475__reg  to i_apb_uart_UART_TXFF_iFIFOMem_475__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_476__reg  to i_apb_uart_UART_TXFF_iFIFOMem_476__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_477__reg  to i_apb_uart_UART_TXFF_iFIFOMem_477__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_478__reg  to i_apb_uart_UART_TXFF_iFIFOMem_478__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_479__reg  to i_apb_uart_UART_TXFF_iFIFOMem_479__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_47__reg  to i_apb_uart_UART_TXFF_iFIFOMem_47__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_480__reg  to i_apb_uart_UART_TXFF_iFIFOMem_480__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_481__reg  to i_apb_uart_UART_TXFF_iFIFOMem_481__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_482__reg  to i_apb_uart_UART_TXFF_iFIFOMem_482__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_483__reg  to i_apb_uart_UART_TXFF_iFIFOMem_483__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_484__reg  to i_apb_uart_UART_TXFF_iFIFOMem_484__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_485__reg  to i_apb_uart_UART_TXFF_iFIFOMem_485__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_486__reg  to i_apb_uart_UART_TXFF_iFIFOMem_486__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_487__reg  to i_apb_uart_UART_TXFF_iFIFOMem_487__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_488__reg  to i_apb_uart_UART_TXFF_iFIFOMem_488__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_489__reg  to i_apb_uart_UART_TXFF_iFIFOMem_489__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_48__reg  to i_apb_uart_UART_TXFF_iFIFOMem_48__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_490__reg  to i_apb_uart_UART_TXFF_iFIFOMem_490__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_491__reg  to i_apb_uart_UART_TXFF_iFIFOMem_491__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_492__reg  to i_apb_uart_UART_TXFF_iFIFOMem_492__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_493__reg  to i_apb_uart_UART_TXFF_iFIFOMem_493__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_494__reg  to i_apb_uart_UART_TXFF_iFIFOMem_494__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_495__reg  to i_apb_uart_UART_TXFF_iFIFOMem_495__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_496__reg  to i_apb_uart_UART_TXFF_iFIFOMem_496__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_497__reg  to i_apb_uart_UART_TXFF_iFIFOMem_497__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_498__reg  to i_apb_uart_UART_TXFF_iFIFOMem_498__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_499__reg  to i_apb_uart_UART_TXFF_iFIFOMem_499__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_49__reg  to i_apb_uart_UART_TXFF_iFIFOMem_49__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_4__reg  to i_apb_uart_UART_TXFF_iFIFOMem_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_500__reg  to i_apb_uart_UART_TXFF_iFIFOMem_500__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_501__reg  to i_apb_uart_UART_TXFF_iFIFOMem_501__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_502__reg  to i_apb_uart_UART_TXFF_iFIFOMem_502__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_503__reg  to i_apb_uart_UART_TXFF_iFIFOMem_503__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_504__reg  to i_apb_uart_UART_TXFF_iFIFOMem_504__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_505__reg  to i_apb_uart_UART_TXFF_iFIFOMem_505__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_506__reg  to i_apb_uart_UART_TXFF_iFIFOMem_506__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_507__reg  to i_apb_uart_UART_TXFF_iFIFOMem_507__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_508__reg  to i_apb_uart_UART_TXFF_iFIFOMem_508__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_509__reg  to i_apb_uart_UART_TXFF_iFIFOMem_509__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_50__reg  to i_apb_uart_UART_TXFF_iFIFOMem_50__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_510__reg  to i_apb_uart_UART_TXFF_iFIFOMem_510__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_511__reg  to i_apb_uart_UART_TXFF_iFIFOMem_511__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_51__reg  to i_apb_uart_UART_TXFF_iFIFOMem_51__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_52__reg  to i_apb_uart_UART_TXFF_iFIFOMem_52__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_53__reg  to i_apb_uart_UART_TXFF_iFIFOMem_53__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_54__reg  to i_apb_uart_UART_TXFF_iFIFOMem_54__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_55__reg  to i_apb_uart_UART_TXFF_iFIFOMem_55__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_56__reg  to i_apb_uart_UART_TXFF_iFIFOMem_56__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_57__reg  to i_apb_uart_UART_TXFF_iFIFOMem_57__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_58__reg  to i_apb_uart_UART_TXFF_iFIFOMem_58__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_59__reg  to i_apb_uart_UART_TXFF_iFIFOMem_59__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_5__reg  to i_apb_uart_UART_TXFF_iFIFOMem_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_60__reg  to i_apb_uart_UART_TXFF_iFIFOMem_60__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_61__reg  to i_apb_uart_UART_TXFF_iFIFOMem_61__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_62__reg  to i_apb_uart_UART_TXFF_iFIFOMem_62__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_63__reg  to i_apb_uart_UART_TXFF_iFIFOMem_63__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_64__reg  to i_apb_uart_UART_TXFF_iFIFOMem_64__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_65__reg  to i_apb_uart_UART_TXFF_iFIFOMem_65__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_66__reg  to i_apb_uart_UART_TXFF_iFIFOMem_66__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_67__reg  to i_apb_uart_UART_TXFF_iFIFOMem_67__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_68__reg  to i_apb_uart_UART_TXFF_iFIFOMem_68__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_69__reg  to i_apb_uart_UART_TXFF_iFIFOMem_69__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_6__reg  to i_apb_uart_UART_TXFF_iFIFOMem_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_70__reg  to i_apb_uart_UART_TXFF_iFIFOMem_70__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_71__reg  to i_apb_uart_UART_TXFF_iFIFOMem_71__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_72__reg  to i_apb_uart_UART_TXFF_iFIFOMem_72__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_73__reg  to i_apb_uart_UART_TXFF_iFIFOMem_73__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_74__reg  to i_apb_uart_UART_TXFF_iFIFOMem_74__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_75__reg  to i_apb_uart_UART_TXFF_iFIFOMem_75__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_76__reg  to i_apb_uart_UART_TXFF_iFIFOMem_76__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_77__reg  to i_apb_uart_UART_TXFF_iFIFOMem_77__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_78__reg  to i_apb_uart_UART_TXFF_iFIFOMem_78__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_79__reg  to i_apb_uart_UART_TXFF_iFIFOMem_79__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_7__reg  to i_apb_uart_UART_TXFF_iFIFOMem_7__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_80__reg  to i_apb_uart_UART_TXFF_iFIFOMem_80__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_81__reg  to i_apb_uart_UART_TXFF_iFIFOMem_81__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_82__reg  to i_apb_uart_UART_TXFF_iFIFOMem_82__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_83__reg  to i_apb_uart_UART_TXFF_iFIFOMem_83__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_84__reg  to i_apb_uart_UART_TXFF_iFIFOMem_84__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_85__reg  to i_apb_uart_UART_TXFF_iFIFOMem_85__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_86__reg  to i_apb_uart_UART_TXFF_iFIFOMem_86__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_87__reg  to i_apb_uart_UART_TXFF_iFIFOMem_87__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_88__reg  to i_apb_uart_UART_TXFF_iFIFOMem_88__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_89__reg  to i_apb_uart_UART_TXFF_iFIFOMem_89__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_8__reg  to i_apb_uart_UART_TXFF_iFIFOMem_8__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_90__reg  to i_apb_uart_UART_TXFF_iFIFOMem_90__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_91__reg  to i_apb_uart_UART_TXFF_iFIFOMem_91__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_92__reg  to i_apb_uart_UART_TXFF_iFIFOMem_92__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_93__reg  to i_apb_uart_UART_TXFF_iFIFOMem_93__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_94__reg  to i_apb_uart_UART_TXFF_iFIFOMem_94__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_95__reg  to i_apb_uart_UART_TXFF_iFIFOMem_95__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_96__reg  to i_apb_uart_UART_TXFF_iFIFOMem_96__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_97__reg  to i_apb_uart_UART_TXFF_iFIFOMem_97__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_98__reg  to i_apb_uart_UART_TXFF_iFIFOMem_98__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_99__reg  to i_apb_uart_UART_TXFF_iFIFOMem_99__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iFIFOMem_9__reg  to i_apb_uart_UART_TXFF_iFIFOMem_9__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iRDAddr_0__reg  to i_apb_uart_UART_TXFF_iRDAddr_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iRDAddr_1__reg  to i_apb_uart_UART_TXFF_iRDAddr_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iRDAddr_2__reg  to i_apb_uart_UART_TXFF_iRDAddr_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iRDAddr_3__reg  to i_apb_uart_UART_TXFF_iRDAddr_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iRDAddr_4__reg  to i_apb_uart_UART_TXFF_iRDAddr_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iRDAddr_5__reg  to i_apb_uart_UART_TXFF_iRDAddr_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iRDAddr_6__reg  to i_apb_uart_UART_TXFF_iRDAddr_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iWRAddr_0__reg  to i_apb_uart_UART_TXFF_iWRAddr_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iWRAddr_1__reg  to i_apb_uart_UART_TXFF_iWRAddr_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iWRAddr_2__reg  to i_apb_uart_UART_TXFF_iWRAddr_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iWRAddr_3__reg  to i_apb_uart_UART_TXFF_iWRAddr_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iWRAddr_4__reg  to i_apb_uart_UART_TXFF_iWRAddr_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iWRAddr_5__reg  to i_apb_uart_UART_TXFF_iWRAddr_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.UART_TXFF.iWRAddr_6__reg  to i_apb_uart_UART_TXFF_iWRAddr_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFCR_FIFO64E_reg  to i_apb_uart_iFCR_FIFO64E_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFCR_FIFOEnable_reg  to i_apb_uart_iFCR_FIFOEnable_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFCR_RXFIFOReset_reg  to i_apb_uart_iFCR_RXFIFOReset_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFCR_RXTrigger_0__reg  to i_apb_uart_iFCR_RXTrigger_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFCR_RXTrigger_1__reg  to i_apb_uart_iFCR_RXTrigger_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFECounter_0__reg  to i_apb_uart_iFECounter_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFECounter_1__reg  to i_apb_uart_iFECounter_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFECounter_2__reg  to i_apb_uart_iFECounter_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFECounter_3__reg  to i_apb_uart_iFECounter_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFECounter_4__reg  to i_apb_uart_iFECounter_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFECounter_5__reg  to i_apb_uart_iFECounter_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iFECounter_6__reg  to i_apb_uart_iFECounter_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iLCR_7__reg  to i_apb_uart_iLCR_7__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iLSR_BI_reg  to i_apb_uart_iLSR_BI_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iLSR_FE_reg  to i_apb_uart_iLSR_FE_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iLSR_FIFOERR_reg  to i_apb_uart_iLSR_FIFOERR_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iLSR_OE_reg  to i_apb_uart_iLSR_OE_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iLSR_PE_reg  to i_apb_uart_iLSR_PE_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iMCR_0__reg  to i_apb_uart_iMCR_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iMCR_1__reg  to i_apb_uart_iMCR_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iMCR_2__reg  to i_apb_uart_iMCR_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iMCR_3__reg  to i_apb_uart_iMCR_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iMCR_4__reg  to i_apb_uart_iMCR_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iMSR_TERI_reg  to i_apb_uart_iMSR_TERI_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iMSR_dCTS_reg  to i_apb_uart_iMSR_dCTS_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iMSR_dDCD_reg  to i_apb_uart_iMSR_dDCD_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iMSR_dDSR_reg  to i_apb_uart_iMSR_dDSR_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iRTS_reg  to i_apb_uart_iRTS_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iSCR_0__reg  to i_apb_uart_iSCR_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iSCR_1__reg  to i_apb_uart_iSCR_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iSCR_2__reg  to i_apb_uart_iSCR_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iSCR_3__reg  to i_apb_uart_iSCR_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iSCR_4__reg  to i_apb_uart_iSCR_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iSCR_5__reg  to i_apb_uart_iSCR_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iSCR_6__reg  to i_apb_uart_iSCR_6__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iSCR_7__reg  to i_apb_uart_iSCR_7__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iTXRunning_reg  to i_apb_uart_iTXRunning_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iTimeoutCount_0__reg  to i_apb_uart_iTimeoutCount_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iTimeoutCount_1__reg  to i_apb_uart_iTimeoutCount_1__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iTimeoutCount_2__reg  to i_apb_uart_iTimeoutCount_2__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iTimeoutCount_3__reg  to i_apb_uart_iTimeoutCount_3__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iTimeoutCount_4__reg  to i_apb_uart_iTimeoutCount_4__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.iTimeoutCount_5__reg  to i_apb_uart_iTimeoutCount_5__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.rx_State_reg  to i_apb_uart_rx_State_reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.tx_State_0__reg  to i_apb_uart_tx_State_0__reg 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , inst name from \i_apb_uart.tx_State_1__reg  to i_apb_uart_tx_State_1__reg 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , inst name from \gen_512x32xBx1.i_cut  to gen_512x32xBx1_i_cut 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , inst name from \gen_512x32xBx1.sel_q_reg  to gen_512x32xBx1_sel_q_reg 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , inst name from \gen_512x32xBx1.i_cut  to gen_512x32xBx1_i_cut 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , inst name from \gen_512x32xBx1.sel_q_reg  to gen_512x32xBx1_sel_q_reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_0__reg  to counter_hi_i_compare_value_i_0__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_10__reg  to counter_hi_i_compare_value_i_10__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_11__reg  to counter_hi_i_compare_value_i_11__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_12__reg  to counter_hi_i_compare_value_i_12__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_13__reg  to counter_hi_i_compare_value_i_13__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_14__reg  to counter_hi_i_compare_value_i_14__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_15__reg  to counter_hi_i_compare_value_i_15__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_16__reg  to counter_hi_i_compare_value_i_16__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_17__reg  to counter_hi_i_compare_value_i_17__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_18__reg  to counter_hi_i_compare_value_i_18__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_19__reg  to counter_hi_i_compare_value_i_19__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_1__reg  to counter_hi_i_compare_value_i_1__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_20__reg  to counter_hi_i_compare_value_i_20__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_21__reg  to counter_hi_i_compare_value_i_21__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_22__reg  to counter_hi_i_compare_value_i_22__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_23__reg  to counter_hi_i_compare_value_i_23__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_24__reg  to counter_hi_i_compare_value_i_24__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_25__reg  to counter_hi_i_compare_value_i_25__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_26__reg  to counter_hi_i_compare_value_i_26__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_27__reg  to counter_hi_i_compare_value_i_27__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_28__reg  to counter_hi_i_compare_value_i_28__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_29__reg  to counter_hi_i_compare_value_i_29__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_2__reg  to counter_hi_i_compare_value_i_2__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_30__reg  to counter_hi_i_compare_value_i_30__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_31__reg  to counter_hi_i_compare_value_i_31__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_3__reg  to counter_hi_i_compare_value_i_3__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_4__reg  to counter_hi_i_compare_value_i_4__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_5__reg  to counter_hi_i_compare_value_i_5__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_6__reg  to counter_hi_i_compare_value_i_6__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_7__reg  to counter_hi_i_compare_value_i_7__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_8__reg  to counter_hi_i_compare_value_i_8__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.compare_value_i_9__reg  to counter_hi_i_compare_value_i_9__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_0__reg  to counter_hi_i_counter_value_o_0__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_10__reg  to counter_hi_i_counter_value_o_10__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_11__reg  to counter_hi_i_counter_value_o_11__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_12__reg  to counter_hi_i_counter_value_o_12__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_13__reg  to counter_hi_i_counter_value_o_13__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_14__reg  to counter_hi_i_counter_value_o_14__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_15__reg  to counter_hi_i_counter_value_o_15__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_16__reg  to counter_hi_i_counter_value_o_16__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_17__reg  to counter_hi_i_counter_value_o_17__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_18__reg  to counter_hi_i_counter_value_o_18__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_19__reg  to counter_hi_i_counter_value_o_19__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_1__reg  to counter_hi_i_counter_value_o_1__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_20__reg  to counter_hi_i_counter_value_o_20__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_21__reg  to counter_hi_i_counter_value_o_21__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_22__reg  to counter_hi_i_counter_value_o_22__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_23__reg  to counter_hi_i_counter_value_o_23__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_24__reg  to counter_hi_i_counter_value_o_24__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_25__reg  to counter_hi_i_counter_value_o_25__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_26__reg  to counter_hi_i_counter_value_o_26__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_27__reg  to counter_hi_i_counter_value_o_27__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_28__reg  to counter_hi_i_counter_value_o_28__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_29__reg  to counter_hi_i_counter_value_o_29__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_2__reg  to counter_hi_i_counter_value_o_2__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_30__reg  to counter_hi_i_counter_value_o_30__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_31__reg  to counter_hi_i_counter_value_o_31__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_3__reg  to counter_hi_i_counter_value_o_3__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_4__reg  to counter_hi_i_counter_value_o_4__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_5__reg  to counter_hi_i_counter_value_o_5__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_6__reg  to counter_hi_i_counter_value_o_6__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_7__reg  to counter_hi_i_counter_value_o_7__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_8__reg  to counter_hi_i_counter_value_o_8__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.counter_value_o_9__reg  to counter_hi_i_counter_value_o_9__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_hi_i.target_reached_o_reg  to counter_hi_i_target_reached_o_reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_0__reg  to counter_lo_i_compare_value_i_0__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_10__reg  to counter_lo_i_compare_value_i_10__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_11__reg  to counter_lo_i_compare_value_i_11__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_12__reg  to counter_lo_i_compare_value_i_12__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_13__reg  to counter_lo_i_compare_value_i_13__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_14__reg  to counter_lo_i_compare_value_i_14__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_15__reg  to counter_lo_i_compare_value_i_15__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_16__reg  to counter_lo_i_compare_value_i_16__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_17__reg  to counter_lo_i_compare_value_i_17__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_18__reg  to counter_lo_i_compare_value_i_18__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_19__reg  to counter_lo_i_compare_value_i_19__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_1__reg  to counter_lo_i_compare_value_i_1__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_20__reg  to counter_lo_i_compare_value_i_20__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_21__reg  to counter_lo_i_compare_value_i_21__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_22__reg  to counter_lo_i_compare_value_i_22__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_23__reg  to counter_lo_i_compare_value_i_23__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_24__reg  to counter_lo_i_compare_value_i_24__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_25__reg  to counter_lo_i_compare_value_i_25__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_26__reg  to counter_lo_i_compare_value_i_26__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_27__reg  to counter_lo_i_compare_value_i_27__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_28__reg  to counter_lo_i_compare_value_i_28__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_29__reg  to counter_lo_i_compare_value_i_29__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_2__reg  to counter_lo_i_compare_value_i_2__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_30__reg  to counter_lo_i_compare_value_i_30__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_31__reg  to counter_lo_i_compare_value_i_31__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_3__reg  to counter_lo_i_compare_value_i_3__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_4__reg  to counter_lo_i_compare_value_i_4__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_5__reg  to counter_lo_i_compare_value_i_5__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_6__reg  to counter_lo_i_compare_value_i_6__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_7__reg  to counter_lo_i_compare_value_i_7__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_8__reg  to counter_lo_i_compare_value_i_8__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.compare_value_i_9__reg  to counter_lo_i_compare_value_i_9__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_0__reg  to counter_lo_i_counter_value_o_0__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_10__reg  to counter_lo_i_counter_value_o_10__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_11__reg  to counter_lo_i_counter_value_o_11__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_12__reg  to counter_lo_i_counter_value_o_12__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_13__reg  to counter_lo_i_counter_value_o_13__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_14__reg  to counter_lo_i_counter_value_o_14__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_15__reg  to counter_lo_i_counter_value_o_15__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_16__reg  to counter_lo_i_counter_value_o_16__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_17__reg  to counter_lo_i_counter_value_o_17__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_18__reg  to counter_lo_i_counter_value_o_18__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_19__reg  to counter_lo_i_counter_value_o_19__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_1__reg  to counter_lo_i_counter_value_o_1__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_20__reg  to counter_lo_i_counter_value_o_20__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_21__reg  to counter_lo_i_counter_value_o_21__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_22__reg  to counter_lo_i_counter_value_o_22__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_23__reg  to counter_lo_i_counter_value_o_23__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_24__reg  to counter_lo_i_counter_value_o_24__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_25__reg  to counter_lo_i_counter_value_o_25__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_26__reg  to counter_lo_i_counter_value_o_26__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_27__reg  to counter_lo_i_counter_value_o_27__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_28__reg  to counter_lo_i_counter_value_o_28__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_29__reg  to counter_lo_i_counter_value_o_29__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_2__reg  to counter_lo_i_counter_value_o_2__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_30__reg  to counter_lo_i_counter_value_o_30__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_31__reg  to counter_lo_i_counter_value_o_31__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_3__reg  to counter_lo_i_counter_value_o_3__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_4__reg  to counter_lo_i_counter_value_o_4__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_5__reg  to counter_lo_i_counter_value_o_5__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_6__reg  to counter_lo_i_counter_value_o_6__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_7__reg  to counter_lo_i_counter_value_o_7__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_8__reg  to counter_lo_i_counter_value_o_8__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.counter_value_o_9__reg  to counter_lo_i_counter_value_o_9__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \counter_lo_i.target_reached_o_reg  to counter_lo_i_target_reached_o_reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.compare_value_i_0__reg  to prescaler_hi_i_compare_value_i_0__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.compare_value_i_1__reg  to prescaler_hi_i_compare_value_i_1__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.compare_value_i_2__reg  to prescaler_hi_i_compare_value_i_2__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.compare_value_i_3__reg  to prescaler_hi_i_compare_value_i_3__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.compare_value_i_4__reg  to prescaler_hi_i_compare_value_i_4__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.compare_value_i_5__reg  to prescaler_hi_i_compare_value_i_5__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.compare_value_i_6__reg  to prescaler_hi_i_compare_value_i_6__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.compare_value_i_7__reg  to prescaler_hi_i_compare_value_i_7__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_0__reg  to prescaler_hi_i_counter_value_o_0__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_10__reg  to prescaler_hi_i_counter_value_o_10__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_11__reg  to prescaler_hi_i_counter_value_o_11__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_12__reg  to prescaler_hi_i_counter_value_o_12__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_13__reg  to prescaler_hi_i_counter_value_o_13__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_14__reg  to prescaler_hi_i_counter_value_o_14__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_15__reg  to prescaler_hi_i_counter_value_o_15__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_16__reg  to prescaler_hi_i_counter_value_o_16__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_17__reg  to prescaler_hi_i_counter_value_o_17__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_18__reg  to prescaler_hi_i_counter_value_o_18__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_19__reg  to prescaler_hi_i_counter_value_o_19__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_1__reg  to prescaler_hi_i_counter_value_o_1__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_20__reg  to prescaler_hi_i_counter_value_o_20__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_21__reg  to prescaler_hi_i_counter_value_o_21__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_22__reg  to prescaler_hi_i_counter_value_o_22__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_23__reg  to prescaler_hi_i_counter_value_o_23__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_24__reg  to prescaler_hi_i_counter_value_o_24__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_25__reg  to prescaler_hi_i_counter_value_o_25__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_26__reg  to prescaler_hi_i_counter_value_o_26__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_27__reg  to prescaler_hi_i_counter_value_o_27__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_28__reg  to prescaler_hi_i_counter_value_o_28__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_29__reg  to prescaler_hi_i_counter_value_o_29__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_2__reg  to prescaler_hi_i_counter_value_o_2__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_30__reg  to prescaler_hi_i_counter_value_o_30__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_31__reg  to prescaler_hi_i_counter_value_o_31__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_3__reg  to prescaler_hi_i_counter_value_o_3__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_4__reg  to prescaler_hi_i_counter_value_o_4__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_5__reg  to prescaler_hi_i_counter_value_o_5__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_6__reg  to prescaler_hi_i_counter_value_o_6__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_7__reg  to prescaler_hi_i_counter_value_o_7__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_8__reg  to prescaler_hi_i_counter_value_o_8__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.counter_value_o_9__reg  to prescaler_hi_i_counter_value_o_9__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_hi_i.target_reached_o_reg  to prescaler_hi_i_target_reached_o_reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.compare_value_i_0__reg  to prescaler_lo_i_compare_value_i_0__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.compare_value_i_1__reg  to prescaler_lo_i_compare_value_i_1__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.compare_value_i_2__reg  to prescaler_lo_i_compare_value_i_2__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.compare_value_i_3__reg  to prescaler_lo_i_compare_value_i_3__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.compare_value_i_4__reg  to prescaler_lo_i_compare_value_i_4__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.compare_value_i_5__reg  to prescaler_lo_i_compare_value_i_5__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.compare_value_i_6__reg  to prescaler_lo_i_compare_value_i_6__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.compare_value_i_7__reg  to prescaler_lo_i_compare_value_i_7__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_0__reg  to prescaler_lo_i_counter_value_o_0__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_10__reg  to prescaler_lo_i_counter_value_o_10__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_11__reg  to prescaler_lo_i_counter_value_o_11__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_12__reg  to prescaler_lo_i_counter_value_o_12__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_13__reg  to prescaler_lo_i_counter_value_o_13__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_14__reg  to prescaler_lo_i_counter_value_o_14__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_15__reg  to prescaler_lo_i_counter_value_o_15__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_16__reg  to prescaler_lo_i_counter_value_o_16__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_17__reg  to prescaler_lo_i_counter_value_o_17__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_18__reg  to prescaler_lo_i_counter_value_o_18__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_19__reg  to prescaler_lo_i_counter_value_o_19__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_1__reg  to prescaler_lo_i_counter_value_o_1__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_20__reg  to prescaler_lo_i_counter_value_o_20__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_21__reg  to prescaler_lo_i_counter_value_o_21__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_22__reg  to prescaler_lo_i_counter_value_o_22__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_23__reg  to prescaler_lo_i_counter_value_o_23__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_24__reg  to prescaler_lo_i_counter_value_o_24__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_25__reg  to prescaler_lo_i_counter_value_o_25__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_26__reg  to prescaler_lo_i_counter_value_o_26__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_27__reg  to prescaler_lo_i_counter_value_o_27__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_28__reg  to prescaler_lo_i_counter_value_o_28__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_29__reg  to prescaler_lo_i_counter_value_o_29__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_2__reg  to prescaler_lo_i_counter_value_o_2__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_30__reg  to prescaler_lo_i_counter_value_o_30__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_31__reg  to prescaler_lo_i_counter_value_o_31__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_3__reg  to prescaler_lo_i_counter_value_o_3__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_4__reg  to prescaler_lo_i_counter_value_o_4__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_5__reg  to prescaler_lo_i_counter_value_o_5__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_6__reg  to prescaler_lo_i_counter_value_o_6__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_7__reg  to prescaler_lo_i_counter_value_o_7__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_8__reg  to prescaler_lo_i_counter_value_o_8__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.counter_value_o_9__reg  to prescaler_lo_i_counter_value_o_9__reg 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , inst name from \prescaler_lo_i.target_reached_o_reg  to prescaler_lo_i_target_reached_o_reg 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , inst name from \i_obi_demux.i_counter.overflow_o_reg  to i_obi_demux_i_counter_overflow_o_reg 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , inst name from \i_obi_demux.i_counter.q_o_reg  to i_obi_demux_i_counter_q_o_reg 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , inst name from \i_obi_demux.select_q_0__reg  to i_obi_demux_select_q_0__reg 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , inst name from \i_obi_demux.select_q_1__reg  to i_obi_demux_select_q_1__reg 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , inst name from \i_user_err.i_id_fifo.status_cnt_q_1__reg  to i_user_err_i_id_fifo_status_cnt_q_1__reg 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , inst name from \i_user_err.i_id_fifo.usage_o_reg  to i_user_err_i_id_fifo_usage_o_reg 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_0_  to i_ibex_alu_operand_a_ex_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_10_  to i_ibex_alu_operand_a_ex_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_11_  to i_ibex_alu_operand_a_ex_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_12_  to i_ibex_alu_operand_a_ex_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_13_  to i_ibex_alu_operand_a_ex_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_14_  to i_ibex_alu_operand_a_ex_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_15_  to i_ibex_alu_operand_a_ex_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_16_  to i_ibex_alu_operand_a_ex_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_17_  to i_ibex_alu_operand_a_ex_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_18_  to i_ibex_alu_operand_a_ex_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_19_  to i_ibex_alu_operand_a_ex_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_1_  to i_ibex_alu_operand_a_ex_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_20_  to i_ibex_alu_operand_a_ex_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_21_  to i_ibex_alu_operand_a_ex_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_22_  to i_ibex_alu_operand_a_ex_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_23_  to i_ibex_alu_operand_a_ex_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_24_  to i_ibex_alu_operand_a_ex_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_25_  to i_ibex_alu_operand_a_ex_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_26_  to i_ibex_alu_operand_a_ex_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_27_  to i_ibex_alu_operand_a_ex_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_28_  to i_ibex_alu_operand_a_ex_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_29_  to i_ibex_alu_operand_a_ex_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_2_  to i_ibex_alu_operand_a_ex_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_30_  to i_ibex_alu_operand_a_ex_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_31_  to i_ibex_alu_operand_a_ex_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_3_  to i_ibex_alu_operand_a_ex_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_4_  to i_ibex_alu_operand_a_ex_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_5_  to i_ibex_alu_operand_a_ex_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_6_  to i_ibex_alu_operand_a_ex_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_7_  to i_ibex_alu_operand_a_ex_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_8_  to i_ibex_alu_operand_a_ex_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operand_a_ex_9_  to i_ibex_alu_operand_a_ex_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A  to i_ibex_alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A  to i_ibex_alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B  to i_ibex_alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B  to i_ibex_alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_0_  to i_ibex_crash_dump_o_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_100_  to i_ibex_crash_dump_o_100_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_101_  to i_ibex_crash_dump_o_101_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_102_  to i_ibex_crash_dump_o_102_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_103_  to i_ibex_crash_dump_o_103_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_104_  to i_ibex_crash_dump_o_104_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_105_  to i_ibex_crash_dump_o_105_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_106_  to i_ibex_crash_dump_o_106_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_107_  to i_ibex_crash_dump_o_107_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_108_  to i_ibex_crash_dump_o_108_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_109_  to i_ibex_crash_dump_o_109_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_10_  to i_ibex_crash_dump_o_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_110_  to i_ibex_crash_dump_o_110_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_111_  to i_ibex_crash_dump_o_111_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_112_  to i_ibex_crash_dump_o_112_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_113_  to i_ibex_crash_dump_o_113_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_114_  to i_ibex_crash_dump_o_114_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_115_  to i_ibex_crash_dump_o_115_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_116_  to i_ibex_crash_dump_o_116_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_117_  to i_ibex_crash_dump_o_117_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_118_  to i_ibex_crash_dump_o_118_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_119_  to i_ibex_crash_dump_o_119_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_11_  to i_ibex_crash_dump_o_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_120_  to i_ibex_crash_dump_o_120_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_121_  to i_ibex_crash_dump_o_121_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_122_  to i_ibex_crash_dump_o_122_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_123_  to i_ibex_crash_dump_o_123_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_124_  to i_ibex_crash_dump_o_124_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_125_  to i_ibex_crash_dump_o_125_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_126_  to i_ibex_crash_dump_o_126_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_127_  to i_ibex_crash_dump_o_127_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_12_  to i_ibex_crash_dump_o_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_13_  to i_ibex_crash_dump_o_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_14_  to i_ibex_crash_dump_o_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_15_  to i_ibex_crash_dump_o_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_16_  to i_ibex_crash_dump_o_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_17_  to i_ibex_crash_dump_o_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_18_  to i_ibex_crash_dump_o_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_19_  to i_ibex_crash_dump_o_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_1_  to i_ibex_crash_dump_o_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_20_  to i_ibex_crash_dump_o_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_21_  to i_ibex_crash_dump_o_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_22_  to i_ibex_crash_dump_o_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_23_  to i_ibex_crash_dump_o_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_24_  to i_ibex_crash_dump_o_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_25_  to i_ibex_crash_dump_o_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_26_  to i_ibex_crash_dump_o_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_27_  to i_ibex_crash_dump_o_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_28_  to i_ibex_crash_dump_o_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_29_  to i_ibex_crash_dump_o_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_2_  to i_ibex_crash_dump_o_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_30_  to i_ibex_crash_dump_o_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_31_  to i_ibex_crash_dump_o_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_32_  to i_ibex_crash_dump_o_32_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_33_  to i_ibex_crash_dump_o_33_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_34_  to i_ibex_crash_dump_o_34_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_35_  to i_ibex_crash_dump_o_35_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_36_  to i_ibex_crash_dump_o_36_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_37_  to i_ibex_crash_dump_o_37_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_38_  to i_ibex_crash_dump_o_38_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_39_  to i_ibex_crash_dump_o_39_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_3_  to i_ibex_crash_dump_o_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_40_  to i_ibex_crash_dump_o_40_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_41_  to i_ibex_crash_dump_o_41_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_42_  to i_ibex_crash_dump_o_42_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_43_  to i_ibex_crash_dump_o_43_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_44_  to i_ibex_crash_dump_o_44_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_45_  to i_ibex_crash_dump_o_45_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_46_  to i_ibex_crash_dump_o_46_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_47_  to i_ibex_crash_dump_o_47_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_48_  to i_ibex_crash_dump_o_48_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_49_  to i_ibex_crash_dump_o_49_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_4_  to i_ibex_crash_dump_o_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_50_  to i_ibex_crash_dump_o_50_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_51_  to i_ibex_crash_dump_o_51_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_52_  to i_ibex_crash_dump_o_52_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_53_  to i_ibex_crash_dump_o_53_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_54_  to i_ibex_crash_dump_o_54_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_55_  to i_ibex_crash_dump_o_55_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_56_  to i_ibex_crash_dump_o_56_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_57_  to i_ibex_crash_dump_o_57_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_58_  to i_ibex_crash_dump_o_58_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_59_  to i_ibex_crash_dump_o_59_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_5_  to i_ibex_crash_dump_o_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_60_  to i_ibex_crash_dump_o_60_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_61_  to i_ibex_crash_dump_o_61_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_62_  to i_ibex_crash_dump_o_62_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_63_  to i_ibex_crash_dump_o_63_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_65_  to i_ibex_crash_dump_o_65_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_66_  to i_ibex_crash_dump_o_66_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_67_  to i_ibex_crash_dump_o_67_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_68_  to i_ibex_crash_dump_o_68_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_69_  to i_ibex_crash_dump_o_69_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_6_  to i_ibex_crash_dump_o_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_70_  to i_ibex_crash_dump_o_70_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_71_  to i_ibex_crash_dump_o_71_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_72_  to i_ibex_crash_dump_o_72_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_73_  to i_ibex_crash_dump_o_73_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_74_  to i_ibex_crash_dump_o_74_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_75_  to i_ibex_crash_dump_o_75_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_76_  to i_ibex_crash_dump_o_76_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_77_  to i_ibex_crash_dump_o_77_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_78_  to i_ibex_crash_dump_o_78_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_79_  to i_ibex_crash_dump_o_79_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_7_  to i_ibex_crash_dump_o_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_80_  to i_ibex_crash_dump_o_80_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_81_  to i_ibex_crash_dump_o_81_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_82_  to i_ibex_crash_dump_o_82_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_83_  to i_ibex_crash_dump_o_83_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_84_  to i_ibex_crash_dump_o_84_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_85_  to i_ibex_crash_dump_o_85_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_86_  to i_ibex_crash_dump_o_86_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_87_  to i_ibex_crash_dump_o_87_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_88_  to i_ibex_crash_dump_o_88_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_89_  to i_ibex_crash_dump_o_89_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_8_  to i_ibex_crash_dump_o_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_90_  to i_ibex_crash_dump_o_90_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_91_  to i_ibex_crash_dump_o_91_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_92_  to i_ibex_crash_dump_o_92_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_93_  to i_ibex_crash_dump_o_93_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_94_  to i_ibex_crash_dump_o_94_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_95_  to i_ibex_crash_dump_o_95_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_96_  to i_ibex_crash_dump_o_96_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_97_  to i_ibex_crash_dump_o_97_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_98_  to i_ibex_crash_dump_o_98_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_99_  to i_ibex_crash_dump_o_99_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.crash_dump_o_9_  to i_ibex_crash_dump_o_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_access  to i_ibex_csr_access 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_0_  to i_ibex_csr_addr_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_10_  to i_ibex_csr_addr_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_11_  to i_ibex_csr_addr_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_1_  to i_ibex_csr_addr_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_2_  to i_ibex_csr_addr_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_3_  to i_ibex_csr_addr_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_4_  to i_ibex_csr_addr_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_5_  to i_ibex_csr_addr_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_6_  to i_ibex_csr_addr_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_7_  to i_ibex_csr_addr_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_8_  to i_ibex_csr_addr_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_addr_9_  to i_ibex_csr_addr_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_0_  to i_ibex_csr_depc_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_10_  to i_ibex_csr_depc_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_11_  to i_ibex_csr_depc_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_12_  to i_ibex_csr_depc_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_13_  to i_ibex_csr_depc_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_14_  to i_ibex_csr_depc_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_15_  to i_ibex_csr_depc_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_16_  to i_ibex_csr_depc_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_17_  to i_ibex_csr_depc_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_18_  to i_ibex_csr_depc_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_19_  to i_ibex_csr_depc_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_1_  to i_ibex_csr_depc_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_20_  to i_ibex_csr_depc_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_21_  to i_ibex_csr_depc_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_22_  to i_ibex_csr_depc_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_23_  to i_ibex_csr_depc_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_24_  to i_ibex_csr_depc_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_25_  to i_ibex_csr_depc_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_26_  to i_ibex_csr_depc_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_27_  to i_ibex_csr_depc_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_28_  to i_ibex_csr_depc_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_29_  to i_ibex_csr_depc_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_2_  to i_ibex_csr_depc_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_30_  to i_ibex_csr_depc_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_31_  to i_ibex_csr_depc_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_3_  to i_ibex_csr_depc_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_4_  to i_ibex_csr_depc_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_5_  to i_ibex_csr_depc_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_6_  to i_ibex_csr_depc_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_7_  to i_ibex_csr_depc_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_8_  to i_ibex_csr_depc_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_depc_9_  to i_ibex_csr_depc_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mstatus_mie  to i_ibex_csr_mstatus_mie 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mstatus_tw  to i_ibex_csr_mstatus_tw 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_0_  to i_ibex_csr_mtval_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_10_  to i_ibex_csr_mtval_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_11_  to i_ibex_csr_mtval_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_12_  to i_ibex_csr_mtval_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_13_  to i_ibex_csr_mtval_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_14_  to i_ibex_csr_mtval_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_15_  to i_ibex_csr_mtval_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_16_  to i_ibex_csr_mtval_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_17_  to i_ibex_csr_mtval_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_18_  to i_ibex_csr_mtval_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_19_  to i_ibex_csr_mtval_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_1_  to i_ibex_csr_mtval_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_1__$_MUX__Y_A_$_MUX__Y_B_$_MUX__Y_B_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B  to i_ibex_csr_mtval_1__$_MUX__Y_A_$_MUX__Y_B_$_MUX__Y_B_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_20_  to i_ibex_csr_mtval_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_21_  to i_ibex_csr_mtval_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_22_  to i_ibex_csr_mtval_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_23_  to i_ibex_csr_mtval_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_24_  to i_ibex_csr_mtval_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_25_  to i_ibex_csr_mtval_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_26_  to i_ibex_csr_mtval_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_27_  to i_ibex_csr_mtval_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_28_  to i_ibex_csr_mtval_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_29_  to i_ibex_csr_mtval_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_2_  to i_ibex_csr_mtval_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_30_  to i_ibex_csr_mtval_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_31_  to i_ibex_csr_mtval_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_3_  to i_ibex_csr_mtval_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_4_  to i_ibex_csr_mtval_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_5_  to i_ibex_csr_mtval_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_6_  to i_ibex_csr_mtval_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_7_  to i_ibex_csr_mtval_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_8_  to i_ibex_csr_mtval_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtval_9_  to i_ibex_csr_mtval_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_0_  to i_ibex_csr_mtvec_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_10_  to i_ibex_csr_mtvec_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_11_  to i_ibex_csr_mtvec_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_12_  to i_ibex_csr_mtvec_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_13_  to i_ibex_csr_mtvec_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_14_  to i_ibex_csr_mtvec_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_15_  to i_ibex_csr_mtvec_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_16_  to i_ibex_csr_mtvec_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_17_  to i_ibex_csr_mtvec_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_18_  to i_ibex_csr_mtvec_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_19_  to i_ibex_csr_mtvec_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_1_  to i_ibex_csr_mtvec_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_20_  to i_ibex_csr_mtvec_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_21_  to i_ibex_csr_mtvec_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_22_  to i_ibex_csr_mtvec_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_23_  to i_ibex_csr_mtvec_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_24_  to i_ibex_csr_mtvec_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_25_  to i_ibex_csr_mtvec_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_26_  to i_ibex_csr_mtvec_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_27_  to i_ibex_csr_mtvec_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_28_  to i_ibex_csr_mtvec_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_29_  to i_ibex_csr_mtvec_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_2_  to i_ibex_csr_mtvec_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_30_  to i_ibex_csr_mtvec_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_31_  to i_ibex_csr_mtvec_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_3_  to i_ibex_csr_mtvec_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_4_  to i_ibex_csr_mtvec_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_5_  to i_ibex_csr_mtvec_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_6_  to i_ibex_csr_mtvec_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_7_  to i_ibex_csr_mtvec_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_8_  to i_ibex_csr_mtvec_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_9_  to i_ibex_csr_mtvec_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_mtvec_init  to i_ibex_csr_mtvec_init 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_op_0_  to i_ibex_csr_op_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_op_1_  to i_ibex_csr_op_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_op_en  to i_ibex_csr_op_en 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_0_  to i_ibex_csr_pmp_addr_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_100_  to i_ibex_csr_pmp_addr_100_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_101_  to i_ibex_csr_pmp_addr_101_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_102_  to i_ibex_csr_pmp_addr_102_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_103_  to i_ibex_csr_pmp_addr_103_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_104_  to i_ibex_csr_pmp_addr_104_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_105_  to i_ibex_csr_pmp_addr_105_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_106_  to i_ibex_csr_pmp_addr_106_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_107_  to i_ibex_csr_pmp_addr_107_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_108_  to i_ibex_csr_pmp_addr_108_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_109_  to i_ibex_csr_pmp_addr_109_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_10_  to i_ibex_csr_pmp_addr_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_110_  to i_ibex_csr_pmp_addr_110_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_111_  to i_ibex_csr_pmp_addr_111_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_112_  to i_ibex_csr_pmp_addr_112_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_113_  to i_ibex_csr_pmp_addr_113_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_114_  to i_ibex_csr_pmp_addr_114_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_115_  to i_ibex_csr_pmp_addr_115_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_116_  to i_ibex_csr_pmp_addr_116_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_117_  to i_ibex_csr_pmp_addr_117_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_118_  to i_ibex_csr_pmp_addr_118_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_119_  to i_ibex_csr_pmp_addr_119_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_11_  to i_ibex_csr_pmp_addr_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_120_  to i_ibex_csr_pmp_addr_120_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_121_  to i_ibex_csr_pmp_addr_121_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_122_  to i_ibex_csr_pmp_addr_122_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_123_  to i_ibex_csr_pmp_addr_123_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_124_  to i_ibex_csr_pmp_addr_124_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_125_  to i_ibex_csr_pmp_addr_125_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_126_  to i_ibex_csr_pmp_addr_126_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_127_  to i_ibex_csr_pmp_addr_127_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_128_  to i_ibex_csr_pmp_addr_128_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_129_  to i_ibex_csr_pmp_addr_129_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_12_  to i_ibex_csr_pmp_addr_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_130_  to i_ibex_csr_pmp_addr_130_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_131_  to i_ibex_csr_pmp_addr_131_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_132_  to i_ibex_csr_pmp_addr_132_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_133_  to i_ibex_csr_pmp_addr_133_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_134_  to i_ibex_csr_pmp_addr_134_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_135_  to i_ibex_csr_pmp_addr_135_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_13_  to i_ibex_csr_pmp_addr_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_14_  to i_ibex_csr_pmp_addr_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_15_  to i_ibex_csr_pmp_addr_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_16_  to i_ibex_csr_pmp_addr_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_17_  to i_ibex_csr_pmp_addr_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_18_  to i_ibex_csr_pmp_addr_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_19_  to i_ibex_csr_pmp_addr_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_1_  to i_ibex_csr_pmp_addr_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_20_  to i_ibex_csr_pmp_addr_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_21_  to i_ibex_csr_pmp_addr_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_22_  to i_ibex_csr_pmp_addr_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_23_  to i_ibex_csr_pmp_addr_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_24_  to i_ibex_csr_pmp_addr_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_25_  to i_ibex_csr_pmp_addr_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_26_  to i_ibex_csr_pmp_addr_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_27_  to i_ibex_csr_pmp_addr_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_28_  to i_ibex_csr_pmp_addr_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_29_  to i_ibex_csr_pmp_addr_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_2_  to i_ibex_csr_pmp_addr_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_30_  to i_ibex_csr_pmp_addr_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_31_  to i_ibex_csr_pmp_addr_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_32_  to i_ibex_csr_pmp_addr_32_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_33_  to i_ibex_csr_pmp_addr_33_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_34_  to i_ibex_csr_pmp_addr_34_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_35_  to i_ibex_csr_pmp_addr_35_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_36_  to i_ibex_csr_pmp_addr_36_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_37_  to i_ibex_csr_pmp_addr_37_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_38_  to i_ibex_csr_pmp_addr_38_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_39_  to i_ibex_csr_pmp_addr_39_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_3_  to i_ibex_csr_pmp_addr_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_40_  to i_ibex_csr_pmp_addr_40_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_41_  to i_ibex_csr_pmp_addr_41_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_42_  to i_ibex_csr_pmp_addr_42_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_43_  to i_ibex_csr_pmp_addr_43_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_44_  to i_ibex_csr_pmp_addr_44_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_45_  to i_ibex_csr_pmp_addr_45_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_46_  to i_ibex_csr_pmp_addr_46_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_47_  to i_ibex_csr_pmp_addr_47_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_48_  to i_ibex_csr_pmp_addr_48_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_49_  to i_ibex_csr_pmp_addr_49_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_4_  to i_ibex_csr_pmp_addr_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_50_  to i_ibex_csr_pmp_addr_50_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_51_  to i_ibex_csr_pmp_addr_51_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_52_  to i_ibex_csr_pmp_addr_52_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_53_  to i_ibex_csr_pmp_addr_53_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_54_  to i_ibex_csr_pmp_addr_54_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_55_  to i_ibex_csr_pmp_addr_55_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_56_  to i_ibex_csr_pmp_addr_56_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_57_  to i_ibex_csr_pmp_addr_57_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_58_  to i_ibex_csr_pmp_addr_58_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_59_  to i_ibex_csr_pmp_addr_59_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_5_  to i_ibex_csr_pmp_addr_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_60_  to i_ibex_csr_pmp_addr_60_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_61_  to i_ibex_csr_pmp_addr_61_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_62_  to i_ibex_csr_pmp_addr_62_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_63_  to i_ibex_csr_pmp_addr_63_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_64_  to i_ibex_csr_pmp_addr_64_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_65_  to i_ibex_csr_pmp_addr_65_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_66_  to i_ibex_csr_pmp_addr_66_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_67_  to i_ibex_csr_pmp_addr_67_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_68_  to i_ibex_csr_pmp_addr_68_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_69_  to i_ibex_csr_pmp_addr_69_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_6_  to i_ibex_csr_pmp_addr_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_70_  to i_ibex_csr_pmp_addr_70_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_71_  to i_ibex_csr_pmp_addr_71_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_72_  to i_ibex_csr_pmp_addr_72_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_73_  to i_ibex_csr_pmp_addr_73_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_74_  to i_ibex_csr_pmp_addr_74_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_75_  to i_ibex_csr_pmp_addr_75_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_76_  to i_ibex_csr_pmp_addr_76_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_77_  to i_ibex_csr_pmp_addr_77_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_78_  to i_ibex_csr_pmp_addr_78_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_79_  to i_ibex_csr_pmp_addr_79_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_7_  to i_ibex_csr_pmp_addr_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_80_  to i_ibex_csr_pmp_addr_80_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_81_  to i_ibex_csr_pmp_addr_81_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_82_  to i_ibex_csr_pmp_addr_82_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_83_  to i_ibex_csr_pmp_addr_83_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_84_  to i_ibex_csr_pmp_addr_84_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_85_  to i_ibex_csr_pmp_addr_85_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_86_  to i_ibex_csr_pmp_addr_86_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_87_  to i_ibex_csr_pmp_addr_87_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_88_  to i_ibex_csr_pmp_addr_88_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_89_  to i_ibex_csr_pmp_addr_89_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_8_  to i_ibex_csr_pmp_addr_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_90_  to i_ibex_csr_pmp_addr_90_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_91_  to i_ibex_csr_pmp_addr_91_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_92_  to i_ibex_csr_pmp_addr_92_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_93_  to i_ibex_csr_pmp_addr_93_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_94_  to i_ibex_csr_pmp_addr_94_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_95_  to i_ibex_csr_pmp_addr_95_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_96_  to i_ibex_csr_pmp_addr_96_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_97_  to i_ibex_csr_pmp_addr_97_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_98_  to i_ibex_csr_pmp_addr_98_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_99_  to i_ibex_csr_pmp_addr_99_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_addr_9_  to i_ibex_csr_pmp_addr_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_0_  to i_ibex_csr_pmp_cfg_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_10_  to i_ibex_csr_pmp_cfg_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_11_  to i_ibex_csr_pmp_cfg_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_12_  to i_ibex_csr_pmp_cfg_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_13_  to i_ibex_csr_pmp_cfg_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_14_  to i_ibex_csr_pmp_cfg_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_15_  to i_ibex_csr_pmp_cfg_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_16_  to i_ibex_csr_pmp_cfg_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_17_  to i_ibex_csr_pmp_cfg_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_18_  to i_ibex_csr_pmp_cfg_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_19_  to i_ibex_csr_pmp_cfg_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_1_  to i_ibex_csr_pmp_cfg_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_20_  to i_ibex_csr_pmp_cfg_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_21_  to i_ibex_csr_pmp_cfg_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_22_  to i_ibex_csr_pmp_cfg_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_23_  to i_ibex_csr_pmp_cfg_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_2_  to i_ibex_csr_pmp_cfg_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_3_  to i_ibex_csr_pmp_cfg_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_4_  to i_ibex_csr_pmp_cfg_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_5_  to i_ibex_csr_pmp_cfg_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_6_  to i_ibex_csr_pmp_cfg_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_7_  to i_ibex_csr_pmp_cfg_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_8_  to i_ibex_csr_pmp_cfg_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_cfg_9_  to i_ibex_csr_pmp_cfg_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_mseccfg_0_  to i_ibex_csr_pmp_mseccfg_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_mseccfg_1_  to i_ibex_csr_pmp_mseccfg_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_pmp_mseccfg_2_  to i_ibex_csr_pmp_mseccfg_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_0_  to i_ibex_csr_rdata_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_10_  to i_ibex_csr_rdata_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_11_  to i_ibex_csr_rdata_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_12_  to i_ibex_csr_rdata_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_13_  to i_ibex_csr_rdata_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_14_  to i_ibex_csr_rdata_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_15_  to i_ibex_csr_rdata_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_16_  to i_ibex_csr_rdata_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_17_  to i_ibex_csr_rdata_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_18_  to i_ibex_csr_rdata_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_19_  to i_ibex_csr_rdata_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_1_  to i_ibex_csr_rdata_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_20_  to i_ibex_csr_rdata_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_21_  to i_ibex_csr_rdata_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_22_  to i_ibex_csr_rdata_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_23_  to i_ibex_csr_rdata_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_24_  to i_ibex_csr_rdata_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_25_  to i_ibex_csr_rdata_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_26_  to i_ibex_csr_rdata_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_27_  to i_ibex_csr_rdata_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_28_  to i_ibex_csr_rdata_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_29_  to i_ibex_csr_rdata_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_2_  to i_ibex_csr_rdata_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_30_  to i_ibex_csr_rdata_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_31_  to i_ibex_csr_rdata_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_3_  to i_ibex_csr_rdata_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_4_  to i_ibex_csr_rdata_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_5_  to i_ibex_csr_rdata_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_6_  to i_ibex_csr_rdata_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_7_  to i_ibex_csr_rdata_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_8_  to i_ibex_csr_rdata_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_rdata_9_  to i_ibex_csr_rdata_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_restore_dret_id  to i_ibex_csr_restore_dret_id 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_restore_mret_id  to i_ibex_csr_restore_mret_id 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_save_cause  to i_ibex_csr_save_cause 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_save_id  to i_ibex_csr_save_id 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_save_id_$_AND__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A  to i_ibex_csr_save_id_$_AND__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_save_id_$_AND__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B  to i_ibex_csr_save_id_$_AND__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.csr_save_if  to i_ibex_csr_save_if 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.debug_cause_0_  to i_ibex_debug_cause_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.debug_cause_1_  to i_ibex_debug_cause_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.debug_cause_2_  to i_ibex_debug_cause_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.debug_csr_save  to i_ibex_debug_csr_save 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.debug_ebreakm  to i_ibex_debug_ebreakm 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.debug_ebreaku  to i_ibex_debug_ebreaku 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.debug_mode  to i_ibex_debug_mode 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.debug_single_step  to i_ibex_debug_single_step 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.debug_single_step_$_AND__B_A  to i_ibex_debug_single_step_$_AND__B_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.alu_i.instr_first_cycle_i_$_AND__Y_B  to i_ibex_ex_block_i_alu_i_instr_first_cycle_i_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_0_  to i_ibex_ex_block_i_multdiv_operand_a_i_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_10_  to i_ibex_ex_block_i_multdiv_operand_a_i_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_11_  to i_ibex_ex_block_i_multdiv_operand_a_i_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_12_  to i_ibex_ex_block_i_multdiv_operand_a_i_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_13_  to i_ibex_ex_block_i_multdiv_operand_a_i_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_14_  to i_ibex_ex_block_i_multdiv_operand_a_i_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_15_  to i_ibex_ex_block_i_multdiv_operand_a_i_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_16_  to i_ibex_ex_block_i_multdiv_operand_a_i_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_17_  to i_ibex_ex_block_i_multdiv_operand_a_i_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_18_  to i_ibex_ex_block_i_multdiv_operand_a_i_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_19_  to i_ibex_ex_block_i_multdiv_operand_a_i_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_1_  to i_ibex_ex_block_i_multdiv_operand_a_i_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_20_  to i_ibex_ex_block_i_multdiv_operand_a_i_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_21_  to i_ibex_ex_block_i_multdiv_operand_a_i_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_22_  to i_ibex_ex_block_i_multdiv_operand_a_i_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_23_  to i_ibex_ex_block_i_multdiv_operand_a_i_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_24_  to i_ibex_ex_block_i_multdiv_operand_a_i_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_25_  to i_ibex_ex_block_i_multdiv_operand_a_i_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_26_  to i_ibex_ex_block_i_multdiv_operand_a_i_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_27_  to i_ibex_ex_block_i_multdiv_operand_a_i_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_28_  to i_ibex_ex_block_i_multdiv_operand_a_i_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_29_  to i_ibex_ex_block_i_multdiv_operand_a_i_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_2_  to i_ibex_ex_block_i_multdiv_operand_a_i_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_30_  to i_ibex_ex_block_i_multdiv_operand_a_i_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_31_  to i_ibex_ex_block_i_multdiv_operand_a_i_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_3_  to i_ibex_ex_block_i_multdiv_operand_a_i_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_4_  to i_ibex_ex_block_i_multdiv_operand_a_i_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_5_  to i_ibex_ex_block_i_multdiv_operand_a_i_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_6_  to i_ibex_ex_block_i_multdiv_operand_a_i_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_7_  to i_ibex_ex_block_i_multdiv_operand_a_i_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_8_  to i_ibex_ex_block_i_multdiv_operand_a_i_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_a_i_9_  to i_ibex_ex_block_i_multdiv_operand_a_i_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_0_  to i_ibex_ex_block_i_multdiv_operand_b_i_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_10_  to i_ibex_ex_block_i_multdiv_operand_b_i_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_11_  to i_ibex_ex_block_i_multdiv_operand_b_i_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_12_  to i_ibex_ex_block_i_multdiv_operand_b_i_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_13_  to i_ibex_ex_block_i_multdiv_operand_b_i_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_14_  to i_ibex_ex_block_i_multdiv_operand_b_i_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_15_  to i_ibex_ex_block_i_multdiv_operand_b_i_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_16_  to i_ibex_ex_block_i_multdiv_operand_b_i_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_17_  to i_ibex_ex_block_i_multdiv_operand_b_i_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_18_  to i_ibex_ex_block_i_multdiv_operand_b_i_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_19_  to i_ibex_ex_block_i_multdiv_operand_b_i_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_1_  to i_ibex_ex_block_i_multdiv_operand_b_i_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_20_  to i_ibex_ex_block_i_multdiv_operand_b_i_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_21_  to i_ibex_ex_block_i_multdiv_operand_b_i_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_22_  to i_ibex_ex_block_i_multdiv_operand_b_i_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_23_  to i_ibex_ex_block_i_multdiv_operand_b_i_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_24_  to i_ibex_ex_block_i_multdiv_operand_b_i_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_25_  to i_ibex_ex_block_i_multdiv_operand_b_i_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_26_  to i_ibex_ex_block_i_multdiv_operand_b_i_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_27_  to i_ibex_ex_block_i_multdiv_operand_b_i_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_28_  to i_ibex_ex_block_i_multdiv_operand_b_i_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_29_  to i_ibex_ex_block_i_multdiv_operand_b_i_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_2_  to i_ibex_ex_block_i_multdiv_operand_b_i_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_30_  to i_ibex_ex_block_i_multdiv_operand_b_i_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_31_  to i_ibex_ex_block_i_multdiv_operand_b_i_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_3_  to i_ibex_ex_block_i_multdiv_operand_b_i_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_4_  to i_ibex_ex_block_i_multdiv_operand_b_i_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_5_  to i_ibex_ex_block_i_multdiv_operand_b_i_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_6_  to i_ibex_ex_block_i_multdiv_operand_b_i_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_7_  to i_ibex_ex_block_i_multdiv_operand_b_i_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_8_  to i_ibex_ex_block_i_multdiv_operand_b_i_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.ex_block_i.multdiv_operand_b_i_9_  to i_ibex_ex_block_i_multdiv_operand_b_i_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.exc_cause_0_  to i_ibex_exc_cause_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.exc_cause_1_  to i_ibex_exc_cause_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.exc_cause_2_  to i_ibex_exc_cause_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.exc_cause_3_  to i_ibex_exc_cause_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.exc_cause_4_  to i_ibex_exc_cause_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.exc_cause_6_  to i_ibex_exc_cause_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.g_no_pmp.unused_priv_lvl_ls_0_  to i_ibex_g_no_pmp_unused_priv_lvl_ls_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.g_no_pmp.unused_priv_lvl_ls_1_  to i_ibex_g_no_pmp_unused_priv_lvl_ls_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_in_ready_$_AND__Y_A_$_AND__Y_A_$_AND__A_Y_$_AND__A_B  to i_ibex_id_in_ready_$_AND__Y_A_$_AND__Y_A_$_AND__A_Y_$_AND__A_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.alu_op_b_mux_sel_dec_$_MUX__Y_B_$_OR__Y_A_$_AND__Y_A  to i_ibex_id_stage_i_alu_op_b_mux_sel_dec_$_MUX__Y_B_$_OR__Y_A_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.branch_jump_set_done_d  to i_ibex_id_stage_i_branch_jump_set_done_d 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.branch_jump_set_done_q  to i_ibex_id_stage_i_branch_jump_set_done_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.branch_set_$_AND__Y_B  to i_ibex_id_stage_i_branch_set_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.branch_set_raw  to i_ibex_id_stage_i_branch_set_raw 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.branch_set_raw_d  to i_ibex_id_stage_i_branch_set_raw_d 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A  to i_ibex_id_stage_i_controller_i_csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B  to i_ibex_id_stage_i_controller_i_csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A  to i_ibex_id_stage_i_controller_i_csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A  to i_ibex_id_stage_i_controller_i_csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__B_A  to i_ibex_id_stage_i_controller_i_csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__B_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A  to i_ibex_id_stage_i_controller_i_csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B  to i_ibex_id_stage_i_controller_i_csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A  to i_ibex_id_stage_i_controller_i_csr_pipe_flush_i_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.ctrl_fsm_cs_0_  to i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.ctrl_fsm_cs_1_  to i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.ctrl_fsm_cs_2_  to i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.ctrl_fsm_cs_2__$_NOT__A_Y  to i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_2__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.ctrl_fsm_cs_3_  to i_ibex_id_stage_i_controller_i_ctrl_fsm_cs_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.debug_mode_d_$_OR__Y_A_$_OR__Y_B  to i_ibex_id_stage_i_controller_i_debug_mode_d_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.do_single_step_d  to i_ibex_id_stage_i_controller_i_do_single_step_d 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.do_single_step_q  to i_ibex_id_stage_i_controller_i_do_single_step_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.enter_debug_mode_prio_d  to i_ibex_id_stage_i_controller_i_enter_debug_mode_prio_d 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.enter_debug_mode_prio_q  to i_ibex_id_stage_i_controller_i_enter_debug_mode_prio_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.exc_req_d  to i_ibex_id_stage_i_controller_i_exc_req_d 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.exc_req_q  to i_ibex_id_stage_i_controller_i_exc_req_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.illegal_insn_d  to i_ibex_id_stage_i_controller_i_illegal_insn_d 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.illegal_insn_q  to i_ibex_id_stage_i_controller_i_illegal_insn_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_0_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_10_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_11_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_12_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_13_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_14_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_15_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_1_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_2_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_3_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_4_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_5_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_6_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_7_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_8_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_compressed_i_9_  to i_ibex_id_stage_i_controller_i_instr_compressed_i_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_fetch_err_i  to i_ibex_id_stage_i_controller_i_instr_fetch_err_i 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_fetch_err_plus2_i  to i_ibex_id_stage_i_controller_i_instr_fetch_err_plus2_i 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_0_  to i_ibex_id_stage_i_controller_i_instr_i_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_0__$_NOT__A_1_Y  to i_ibex_id_stage_i_controller_i_instr_i_0__$_NOT__A_1_Y 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_0__$_NOT__A_1_Y_$_OR__A_Y_$_OR__A_2_B_$_OR__Y_B  to i_ibex_id_stage_i_controller_i_instr_i_0__$_NOT__A_1_Y_$_OR__A_Y_$_OR__A_2_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_0__$_NOT__A_1_Y_$_OR__A_Y_$_OR__A_B_$_OR__Y_A  to i_ibex_id_stage_i_controller_i_instr_i_0__$_NOT__A_1_Y_$_OR__A_Y_$_OR__A_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_10_  to i_ibex_id_stage_i_controller_i_instr_i_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_11_  to i_ibex_id_stage_i_controller_i_instr_i_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_12_  to i_ibex_id_stage_i_controller_i_instr_i_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_13_  to i_ibex_id_stage_i_controller_i_instr_i_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_14_  to i_ibex_id_stage_i_controller_i_instr_i_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_15_  to i_ibex_id_stage_i_controller_i_instr_i_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_16_  to i_ibex_id_stage_i_controller_i_instr_i_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_17_  to i_ibex_id_stage_i_controller_i_instr_i_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_18_  to i_ibex_id_stage_i_controller_i_instr_i_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_19_  to i_ibex_id_stage_i_controller_i_instr_i_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_1_  to i_ibex_id_stage_i_controller_i_instr_i_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_1__$_NOT__A_1_Y  to i_ibex_id_stage_i_controller_i_instr_i_1__$_NOT__A_1_Y 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_20_  to i_ibex_id_stage_i_controller_i_instr_i_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_21_  to i_ibex_id_stage_i_controller_i_instr_i_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_22_  to i_ibex_id_stage_i_controller_i_instr_i_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_23_  to i_ibex_id_stage_i_controller_i_instr_i_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_24_  to i_ibex_id_stage_i_controller_i_instr_i_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_25_  to i_ibex_id_stage_i_controller_i_instr_i_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_26_  to i_ibex_id_stage_i_controller_i_instr_i_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_27_  to i_ibex_id_stage_i_controller_i_instr_i_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_28_  to i_ibex_id_stage_i_controller_i_instr_i_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_29_  to i_ibex_id_stage_i_controller_i_instr_i_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_2_  to i_ibex_id_stage_i_controller_i_instr_i_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_30_  to i_ibex_id_stage_i_controller_i_instr_i_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_31_  to i_ibex_id_stage_i_controller_i_instr_i_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_3_  to i_ibex_id_stage_i_controller_i_instr_i_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_4_  to i_ibex_id_stage_i_controller_i_instr_i_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_5_  to i_ibex_id_stage_i_controller_i_instr_i_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_6_  to i_ibex_id_stage_i_controller_i_instr_i_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_7_  to i_ibex_id_stage_i_controller_i_instr_i_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_8_  to i_ibex_id_stage_i_controller_i_instr_i_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_i_9_  to i_ibex_id_stage_i_controller_i_instr_i_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_is_compressed_i  to i_ibex_id_stage_i_controller_i_instr_is_compressed_i 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.instr_valid_i  to i_ibex_id_stage_i_controller_i_instr_valid_i 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irq_pending_i  to i_ibex_id_stage_i_controller_i_irq_pending_i 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_0_  to i_ibex_id_stage_i_controller_i_irqs_i_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_10_  to i_ibex_id_stage_i_controller_i_irqs_i_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_11_  to i_ibex_id_stage_i_controller_i_irqs_i_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_12_  to i_ibex_id_stage_i_controller_i_irqs_i_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_13_  to i_ibex_id_stage_i_controller_i_irqs_i_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_14_  to i_ibex_id_stage_i_controller_i_irqs_i_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_15_  to i_ibex_id_stage_i_controller_i_irqs_i_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_16_  to i_ibex_id_stage_i_controller_i_irqs_i_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_17_  to i_ibex_id_stage_i_controller_i_irqs_i_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_18_  to i_ibex_id_stage_i_controller_i_irqs_i_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_1_  to i_ibex_id_stage_i_controller_i_irqs_i_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_2_  to i_ibex_id_stage_i_controller_i_irqs_i_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_3_  to i_ibex_id_stage_i_controller_i_irqs_i_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_4_  to i_ibex_id_stage_i_controller_i_irqs_i_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_5_  to i_ibex_id_stage_i_controller_i_irqs_i_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_6_  to i_ibex_id_stage_i_controller_i_irqs_i_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_7_  to i_ibex_id_stage_i_controller_i_irqs_i_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_8_  to i_ibex_id_stage_i_controller_i_irqs_i_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.irqs_i_9_  to i_ibex_id_stage_i_controller_i_irqs_i_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.load_err_i  to i_ibex_id_stage_i_controller_i_load_err_i 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.load_err_q  to i_ibex_id_stage_i_controller_i_load_err_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.nmi_mode_o  to i_ibex_id_stage_i_controller_i_nmi_mode_o 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.nmi_mode_o_$_NOT__A_Y  to i_ibex_id_stage_i_controller_i_nmi_mode_o_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.perf_jump_o  to i_ibex_id_stage_i_controller_i_perf_jump_o 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.perf_tbranch_o  to i_ibex_id_stage_i_controller_i_perf_tbranch_o 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.priv_mode_i_0_  to i_ibex_id_stage_i_controller_i_priv_mode_i_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.priv_mode_i_1_  to i_ibex_id_stage_i_controller_i_priv_mode_i_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.store_err_i  to i_ibex_id_stage_i_controller_i_store_err_i 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.store_err_q  to i_ibex_id_stage_i_controller_i_store_err_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.trigger_match_i  to i_ibex_id_stage_i_controller_i_trigger_match_i 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.controller_i.wfi_insn_i  to i_ibex_id_stage_i_controller_i_wfi_insn_i 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.decoder_i.csr_op_0__$_MUX__Y_S_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A  to i_ibex_id_stage_i_decoder_i_csr_op_0__$_MUX__Y_S_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.decoder_i.csr_op_0__$_MUX__Y_S_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B  to i_ibex_id_stage_i_decoder_i_csr_op_0__$_MUX__Y_S_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.decoder_i.csr_op_0__$_MUX__Y_S_$_OR__Y_B_$_OR__Y_B  to i_ibex_id_stage_i_decoder_i_csr_op_0__$_MUX__Y_S_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.decoder_i.illegal_c_insn_i  to i_ibex_id_stage_i_decoder_i_illegal_c_insn_i 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.id_fsm_q  to i_ibex_id_stage_i_id_fsm_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.illegal_csr_insn_i  to i_ibex_id_stage_i_illegal_csr_insn_i 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.imm_b_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A  to i_ibex_id_stage_i_imm_b_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.instr_perf_count_id_o_$_AND__Y_B  to i_ibex_id_stage_i_instr_perf_count_id_o_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.perf_branch_o  to i_ibex_id_stage_i_perf_branch_o 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.id_stage_i.perf_dside_wait_o  to i_ibex_id_stage_i_perf_dside_wait_o 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.instr_valid_id_d  to i_ibex_if_stage_i_instr_valid_id_d 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.branch_discard_q_0_  to i_ibex_if_stage_i_prefetch_buffer_i_branch_discard_q_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.branch_discard_q_1_  to i_ibex_if_stage_i_prefetch_buffer_i_branch_discard_q_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.branch_discard_s_0_  to i_ibex_if_stage_i_prefetch_buffer_i_branch_discard_s_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.branch_discard_s_1_  to i_ibex_if_stage_i_prefetch_buffer_i_branch_discard_s_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.discard_req_d  to i_ibex_if_stage_i_prefetch_buffer_i_discard_req_d 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.discard_req_q  to i_ibex_if_stage_i_prefetch_buffer_i_discard_req_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_10_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_11_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_12_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_13_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_14_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_15_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_16_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_17_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_18_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_19_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_20_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_21_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_22_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_23_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_24_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_25_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_26_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_27_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_28_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_29_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_2_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_30_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_31_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_3_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_4_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_5_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_6_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_7_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_8_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fetch_addr_q_9_  to i_ibex_if_stage_i_prefetch_buffer_i_fetch_addr_q_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_busy_0_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_busy_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_busy_1_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_busy_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.err_plus2_$_AND__Y_B  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_err_plus2_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.err_q_0_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_err_q_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.err_q_1_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_err_q_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.err_q_2_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_err_q_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.in_valid_i_$_AND__Y_B  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_in_valid_i_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.lowest_free_entry_0_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_lowest_free_entry_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.lowest_free_entry_1__$_AND__Y_A  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_lowest_free_entry_1__$_AND__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.lowest_free_entry_2__$_AND__Y_A  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_lowest_free_entry_2__$_AND__Y_A 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_0_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_10_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_11_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_12_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_13_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_14_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_15_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_16_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_17_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_18_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_19_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_1_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_20_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_21_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_22_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_23_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_24_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_25_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_26_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_27_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_28_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_29_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_2_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_30_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_31_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_32_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_32_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_33_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_33_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_34_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_34_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_35_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_35_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_36_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_36_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_37_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_37_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_38_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_38_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_39_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_39_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_3_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_40_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_40_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_41_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_41_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_42_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_42_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_43_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_43_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_44_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_44_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_45_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_45_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_46_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_46_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_47_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_47_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_48_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_48_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_49_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_49_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_4_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_50_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_50_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_51_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_51_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_52_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_52_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_53_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_53_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_54_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_54_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_55_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_55_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_56_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_56_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_57_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_57_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_58_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_58_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_59_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_59_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_5_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_60_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_60_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_61_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_61_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_62_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_62_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_63_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_63_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_64_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_64_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_65_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_65_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_66_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_66_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_67_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_67_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_68_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_68_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_69_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_69_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_6_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_70_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_70_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_71_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_71_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_72_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_72_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_73_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_73_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_74_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_74_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_75_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_75_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_76_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_76_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_77_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_77_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_78_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_78_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_79_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_79_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_7_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_80_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_80_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_81_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_81_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_82_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_82_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_83_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_83_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_84_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_84_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_85_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_85_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_86_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_86_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_87_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_87_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_88_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_88_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_89_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_89_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_8_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_90_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_90_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_91_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_91_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_92_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_92_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_93_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_93_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_94_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_94_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_95_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_95_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.rdata_q_9_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.valid_d_0_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_valid_d_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.valid_d_1_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_valid_d_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.valid_d_2_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_valid_d_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.fifo_i.valid_q_0_  to i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_valid_q_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.rdata_outstanding_q_0_  to i_ibex_if_stage_i_prefetch_buffer_i_rdata_outstanding_q_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.rdata_outstanding_q_1_  to i_ibex_if_stage_i_prefetch_buffer_i_rdata_outstanding_q_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.rdata_outstanding_s_0_  to i_ibex_if_stage_i_prefetch_buffer_i_rdata_outstanding_s_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.rdata_outstanding_s_1_  to i_ibex_if_stage_i_prefetch_buffer_i_rdata_outstanding_s_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_10_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_11_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_12_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_13_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_14_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_15_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_16_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_17_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_18_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_19_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_20_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_21_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_22_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_23_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_24_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_25_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_26_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_27_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_28_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_29_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_2_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_30_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_31_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_3_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_4_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_5_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_6_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_7_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_8_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.stored_addr_q_9_  to i_ibex_if_stage_i_prefetch_buffer_i_stored_addr_q_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.valid_new_req_$_AND__A_B  to i_ibex_if_stage_i_prefetch_buffer_i_valid_new_req_$_AND__A_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.valid_new_req_$_AND__Y_B  to i_ibex_if_stage_i_prefetch_buffer_i_valid_new_req_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.valid_req_d  to i_ibex_if_stage_i_prefetch_buffer_i_valid_req_d 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.if_stage_i.prefetch_buffer_i.valid_req_q  to i_ibex_if_stage_i_prefetch_buffer_i_valid_req_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.busy_o_$_OR__Y_A_$_OR__A_B  to i_ibex_load_store_unit_i_busy_o_$_OR__Y_A_$_OR__A_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.data_sign_ext_q  to i_ibex_load_store_unit_i_data_sign_ext_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.data_type_q_0_  to i_ibex_load_store_unit_i_data_type_q_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.data_type_q_0__$_NOT__A_Y  to i_ibex_load_store_unit_i_data_type_q_0__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.data_type_q_1_  to i_ibex_load_store_unit_i_data_type_q_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.data_type_q_1__$_NOT__A_Y  to i_ibex_load_store_unit_i_data_type_q_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.data_we_q  to i_ibex_load_store_unit_i_data_we_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.handle_misaligned_q  to i_ibex_load_store_unit_i_handle_misaligned_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.ls_fsm_cs_0_  to i_ibex_load_store_unit_i_ls_fsm_cs_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.ls_fsm_cs_0__$_NOT__A_Y  to i_ibex_load_store_unit_i_ls_fsm_cs_0__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.ls_fsm_cs_1_  to i_ibex_load_store_unit_i_ls_fsm_cs_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.ls_fsm_cs_1__$_NOT__A_Y  to i_ibex_load_store_unit_i_ls_fsm_cs_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.ls_fsm_cs_2_  to i_ibex_load_store_unit_i_ls_fsm_cs_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.lsu_err_q  to i_ibex_load_store_unit_i_lsu_err_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.lsu_err_q_$_NOT__A_Y  to i_ibex_load_store_unit_i_lsu_err_q_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.lsu_rdata_valid_o_$_AND__Y_B  to i_ibex_load_store_unit_i_lsu_rdata_valid_o_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.perf_load_o  to i_ibex_load_store_unit_i_perf_load_o 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.perf_store_o  to i_ibex_load_store_unit_i_perf_store_o 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.pmp_err_q  to i_ibex_load_store_unit_i_pmp_err_q 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_offset_q_0_  to i_ibex_load_store_unit_i_rdata_offset_q_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_offset_q_0__$_NOT__A_Y  to i_ibex_load_store_unit_i_rdata_offset_q_0__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_offset_q_1_  to i_ibex_load_store_unit_i_rdata_offset_q_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_offset_q_1__$_NOT__A_Y  to i_ibex_load_store_unit_i_rdata_offset_q_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_0_  to i_ibex_load_store_unit_i_rdata_q_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_10_  to i_ibex_load_store_unit_i_rdata_q_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_11_  to i_ibex_load_store_unit_i_rdata_q_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_12_  to i_ibex_load_store_unit_i_rdata_q_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_13_  to i_ibex_load_store_unit_i_rdata_q_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_14_  to i_ibex_load_store_unit_i_rdata_q_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_15_  to i_ibex_load_store_unit_i_rdata_q_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_16_  to i_ibex_load_store_unit_i_rdata_q_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_17_  to i_ibex_load_store_unit_i_rdata_q_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_18_  to i_ibex_load_store_unit_i_rdata_q_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_19_  to i_ibex_load_store_unit_i_rdata_q_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_1_  to i_ibex_load_store_unit_i_rdata_q_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_20_  to i_ibex_load_store_unit_i_rdata_q_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_21_  to i_ibex_load_store_unit_i_rdata_q_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_22_  to i_ibex_load_store_unit_i_rdata_q_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_23_  to i_ibex_load_store_unit_i_rdata_q_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_2_  to i_ibex_load_store_unit_i_rdata_q_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_3_  to i_ibex_load_store_unit_i_rdata_q_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_4_  to i_ibex_load_store_unit_i_rdata_q_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_5_  to i_ibex_load_store_unit_i_rdata_q_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_6_  to i_ibex_load_store_unit_i_rdata_q_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_7_  to i_ibex_load_store_unit_i_rdata_q_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_8_  to i_ibex_load_store_unit_i_rdata_q_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.load_store_unit_i.rdata_q_9_  to i_ibex_load_store_unit_i_rdata_q_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.perf_instr_ret_compressed_wb  to i_ibex_perf_instr_ret_compressed_wb 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.perf_instr_ret_wb  to i_ibex_perf_instr_ret_wb 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.perf_iside_wait  to i_ibex_perf_iside_wait 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_0_  to i_ibex_rf_wdata_wb_0_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_10_  to i_ibex_rf_wdata_wb_10_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_11_  to i_ibex_rf_wdata_wb_11_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_12_  to i_ibex_rf_wdata_wb_12_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_13_  to i_ibex_rf_wdata_wb_13_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_14_  to i_ibex_rf_wdata_wb_14_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_15_  to i_ibex_rf_wdata_wb_15_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_16_  to i_ibex_rf_wdata_wb_16_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_17_  to i_ibex_rf_wdata_wb_17_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_18_  to i_ibex_rf_wdata_wb_18_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_19_  to i_ibex_rf_wdata_wb_19_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_1_  to i_ibex_rf_wdata_wb_1_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_20_  to i_ibex_rf_wdata_wb_20_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_21_  to i_ibex_rf_wdata_wb_21_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_22_  to i_ibex_rf_wdata_wb_22_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_23_  to i_ibex_rf_wdata_wb_23_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_24_  to i_ibex_rf_wdata_wb_24_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_25_  to i_ibex_rf_wdata_wb_25_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_26_  to i_ibex_rf_wdata_wb_26_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_27_  to i_ibex_rf_wdata_wb_27_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_28_  to i_ibex_rf_wdata_wb_28_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_29_  to i_ibex_rf_wdata_wb_29_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_2_  to i_ibex_rf_wdata_wb_2_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_30_  to i_ibex_rf_wdata_wb_30_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_31_  to i_ibex_rf_wdata_wb_31_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_3_  to i_ibex_rf_wdata_wb_3_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_4_  to i_ibex_rf_wdata_wb_4_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_5_  to i_ibex_rf_wdata_wb_5_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_6_  to i_ibex_rf_wdata_wb_6_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_7_  to i_ibex_rf_wdata_wb_7_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_8_  to i_ibex_rf_wdata_wb_8_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_wdata_wb_9_  to i_ibex_rf_wdata_wb_9_ 
[08/27 23:57:22    290s] update cell \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap , net name from \i_ibex.rf_we_wb  to i_ibex_rf_we_wb 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \gen_sram_bank[0].i_sram_shim.rvalid_d  to \gen_sram_bank[0]_i_sram_shim_rvalid_d  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \gen_sram_bank[1].i_sram_shim.rvalid_d  to \gen_sram_bank[1]_i_sram_shim_rvalid_d  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.dmactive_o  to i_dm_top_dmactive_o 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_0_  to i_dm_top_master_addr_o_0_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_10_  to i_dm_top_master_addr_o_10_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_11_  to i_dm_top_master_addr_o_11_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_12_  to i_dm_top_master_addr_o_12_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_13_  to i_dm_top_master_addr_o_13_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_14_  to i_dm_top_master_addr_o_14_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_15_  to i_dm_top_master_addr_o_15_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_16_  to i_dm_top_master_addr_o_16_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_17_  to i_dm_top_master_addr_o_17_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_18_  to i_dm_top_master_addr_o_18_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_19_  to i_dm_top_master_addr_o_19_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_1_  to i_dm_top_master_addr_o_1_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_20_  to i_dm_top_master_addr_o_20_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_21_  to i_dm_top_master_addr_o_21_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_22_  to i_dm_top_master_addr_o_22_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_23_  to i_dm_top_master_addr_o_23_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_24_  to i_dm_top_master_addr_o_24_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_25_  to i_dm_top_master_addr_o_25_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_26_  to i_dm_top_master_addr_o_26_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_27_  to i_dm_top_master_addr_o_27_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_28_  to i_dm_top_master_addr_o_28_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_29_  to i_dm_top_master_addr_o_29_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_2_  to i_dm_top_master_addr_o_2_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_30_  to i_dm_top_master_addr_o_30_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_31_  to i_dm_top_master_addr_o_31_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_3_  to i_dm_top_master_addr_o_3_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_4_  to i_dm_top_master_addr_o_4_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_5_  to i_dm_top_master_addr_o_5_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_6_  to i_dm_top_master_addr_o_6_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_7_  to i_dm_top_master_addr_o_7_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_8_  to i_dm_top_master_addr_o_8_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_addr_o_9_  to i_dm_top_master_addr_o_9_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_be_o_0_  to i_dm_top_master_be_o_0_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_be_o_1_  to i_dm_top_master_be_o_1_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_be_o_2_  to i_dm_top_master_be_o_2_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_be_o_3_  to i_dm_top_master_be_o_3_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_req_o  to i_dm_top_master_req_o 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_0_  to i_dm_top_master_wdata_o_0_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_10_  to i_dm_top_master_wdata_o_10_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_11_  to i_dm_top_master_wdata_o_11_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_12_  to i_dm_top_master_wdata_o_12_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_13_  to i_dm_top_master_wdata_o_13_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_14_  to i_dm_top_master_wdata_o_14_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_15_  to i_dm_top_master_wdata_o_15_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_16_  to i_dm_top_master_wdata_o_16_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_17_  to i_dm_top_master_wdata_o_17_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_18_  to i_dm_top_master_wdata_o_18_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_19_  to i_dm_top_master_wdata_o_19_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_1_  to i_dm_top_master_wdata_o_1_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_20_  to i_dm_top_master_wdata_o_20_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_21_  to i_dm_top_master_wdata_o_21_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_22_  to i_dm_top_master_wdata_o_22_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_23_  to i_dm_top_master_wdata_o_23_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_24_  to i_dm_top_master_wdata_o_24_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_25_  to i_dm_top_master_wdata_o_25_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_26_  to i_dm_top_master_wdata_o_26_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_27_  to i_dm_top_master_wdata_o_27_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_28_  to i_dm_top_master_wdata_o_28_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_29_  to i_dm_top_master_wdata_o_29_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_2_  to i_dm_top_master_wdata_o_2_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_30_  to i_dm_top_master_wdata_o_30_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_31_  to i_dm_top_master_wdata_o_31_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_3_  to i_dm_top_master_wdata_o_3_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_4_  to i_dm_top_master_wdata_o_4_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_5_  to i_dm_top_master_wdata_o_5_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_6_  to i_dm_top_master_wdata_o_6_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_7_  to i_dm_top_master_wdata_o_7_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_8_  to i_dm_top_master_wdata_o_8_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_wdata_o_9_  to i_dm_top_master_wdata_o_9_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.master_we_o  to i_dm_top_master_we_o 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_dm_top.ndmreset_o  to i_dm_top_ndmreset_o 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[0].i_demux.i_counter.down_i_$_AND__B_Y_$_OR__B_A_$_OR__Y_B  to \i_main_xbar_gen_demux[0]_i_demux_i_counter_down_i_$_AND__B_Y_$_OR__B_A_$_OR__Y_B  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[0].i_demux.i_counter.overflow_o  to \i_main_xbar_gen_demux[0]_i_demux_i_counter_overflow_o  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[0].i_demux.i_counter.q_o  to \i_main_xbar_gen_demux[0]_i_demux_i_counter_q_o  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[0].i_demux.select_q_0_  to \i_main_xbar_gen_demux[0]_i_demux_select_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[0].i_demux.select_q_1_  to \i_main_xbar_gen_demux[0]_i_demux_select_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[0].i_demux.select_q_2_  to \i_main_xbar_gen_demux[0]_i_demux_select_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[1].i_demux.i_counter.overflow_o  to \i_main_xbar_gen_demux[1]_i_demux_i_counter_overflow_o  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[1].i_demux.i_counter.q_o  to \i_main_xbar_gen_demux[1]_i_demux_i_counter_q_o  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[1].i_demux.i_counter.q_o_$_NOT__A_Y  to \i_main_xbar_gen_demux[1]_i_demux_i_counter_q_o_$_NOT__A_Y  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[1].i_demux.select_q_0_  to \i_main_xbar_gen_demux[1]_i_demux_select_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[1].i_demux.select_q_1_  to \i_main_xbar_gen_demux[1]_i_demux_select_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[1].i_demux.select_q_2_  to \i_main_xbar_gen_demux[1]_i_demux_select_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[2].i_demux.i_counter.overflow_o  to \i_main_xbar_gen_demux[2]_i_demux_i_counter_overflow_o  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[2].i_demux.i_counter.q_o  to \i_main_xbar_gen_demux[2]_i_demux_i_counter_q_o  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[2].i_demux.i_counter.q_o_$_NOT__A_Y  to \i_main_xbar_gen_demux[2]_i_demux_i_counter_q_o_$_NOT__A_Y  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[2].i_demux.select_q_0_  to \i_main_xbar_gen_demux[2]_i_demux_select_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[2].i_demux.select_q_1_  to \i_main_xbar_gen_demux[2]_i_demux_select_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[2].i_demux.select_q_2_  to \i_main_xbar_gen_demux[2]_i_demux_select_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[3].i_demux.i_counter.overflow_o  to \i_main_xbar_gen_demux[3]_i_demux_i_counter_overflow_o  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[3].i_demux.i_counter.q_o  to \i_main_xbar_gen_demux[3]_i_demux_i_counter_q_o  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[3].i_demux.i_counter.q_o_$_NOT__A_Y  to \i_main_xbar_gen_demux[3]_i_demux_i_counter_q_o_$_NOT__A_Y  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[3].i_demux.select_q_0_  to \i_main_xbar_gen_demux[3]_i_demux_select_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[3].i_demux.select_q_1_  to \i_main_xbar_gen_demux[3]_i_demux_select_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_demux[3].i_demux.select_q_2_  to \i_main_xbar_gen_demux[3]_i_demux_select_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.mem_q_0_  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.mem_q_1_  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.mem_q_2_  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.mem_q_3_  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.read_pointer_n  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.read_pointer_q  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.status_cnt_n_0_  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_0_  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1_  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1__$_NOT__A_Y  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.write_pointer_n  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo.write_pointer_q  to \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_D  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0_  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0__reg_D  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1_  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1__reg_D  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2_  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2__reg_D  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3_  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3__reg_D  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.rr_q_0_  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.rr_q_1_  to \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.mem_q_0_  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.mem_q_1_  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.mem_q_2_  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.mem_q_3_  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.read_pointer_n  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.read_pointer_q  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.status_cnt_n_0_  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_0_  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1_  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1__$_NOT__A_Y  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.write_pointer_n  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo.write_pointer_q  to \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_D  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0_  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0__reg_D  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1_  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1__reg_D  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2_  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2__reg_D  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3_  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3__reg_D  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.rr_q_0_  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.rr_q_1_  to \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.mem_q_0_  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.mem_q_1_  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.mem_q_2_  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.mem_q_3_  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.read_pointer_n  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.read_pointer_q  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.status_cnt_n_0_  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_0_  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1_  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1__$_NOT__A_Y  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.write_pointer_n  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo.write_pointer_q  to \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_D  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0_  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0__reg_D  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1_  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1__reg_D  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2_  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2__reg_D  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3_  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3__reg_D  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.rr_q_0_  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.rr_q_1_  to \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.mem_q_0_  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.mem_q_1_  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.mem_q_2_  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.mem_q_3_  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.read_pointer_n  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.read_pointer_q  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.status_cnt_n_0_  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_0_  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1_  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1__$_NOT__A_Y  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.write_pointer_n  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo.write_pointer_q  to \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_D  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0_  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0__reg_D  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1_  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1__reg_D  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2_  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2__reg_D  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3_  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3__reg_D  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.rr_q_0_  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.rr_q_1_  to \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.mem_q_0_  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.mem_q_1_  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.mem_q_2_  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.mem_q_3_  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.read_pointer_n  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.read_pointer_q  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.status_cnt_n_0_  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_0_  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1_  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.status_cnt_q_1__$_NOT__A_Y  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.write_pointer_n  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo.write_pointer_q  to \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_D  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0_  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_0__reg_D  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1_  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_1__reg_D  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2_  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_2__reg_D  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3_  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_lock.req_q_3__reg_D  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.rr_q_0_  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.rr_q_1_  to \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_obi_demux.i_counter.overflow_o  to i_obi_demux_i_counter_overflow_o 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_obi_demux.i_counter.q_o  to i_obi_demux_i_counter_q_o 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_obi_demux.i_counter.q_o_$_NOT__A_Y  to i_obi_demux_i_counter_q_o_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_obi_demux.select_q_0_  to i_obi_demux_select_q_0_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_obi_demux.select_q_1_  to i_obi_demux_select_q_1_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_obi_demux.select_q_2_  to i_obi_demux_select_q_2_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_periph_err.i_id_fifo.status_cnt_n_0_  to i_periph_err_i_id_fifo_status_cnt_n_0_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_periph_err.i_id_fifo.status_cnt_q_0_  to i_periph_err_i_id_fifo_status_cnt_q_0_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_periph_err.i_id_fifo.status_cnt_q_1_  to i_periph_err_i_id_fifo_status_cnt_q_1_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_req_o_37_  to i_soc_ctrl_translate_reg_req_o_37_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_0_  to i_soc_ctrl_translate_reg_rsp_i_0_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_10_  to i_soc_ctrl_translate_reg_rsp_i_10_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_11_  to i_soc_ctrl_translate_reg_rsp_i_11_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_12_  to i_soc_ctrl_translate_reg_rsp_i_12_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_13_  to i_soc_ctrl_translate_reg_rsp_i_13_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_14_  to i_soc_ctrl_translate_reg_rsp_i_14_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_15_  to i_soc_ctrl_translate_reg_rsp_i_15_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_16_  to i_soc_ctrl_translate_reg_rsp_i_16_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_17_  to i_soc_ctrl_translate_reg_rsp_i_17_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_18_  to i_soc_ctrl_translate_reg_rsp_i_18_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_19_  to i_soc_ctrl_translate_reg_rsp_i_19_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_1_  to i_soc_ctrl_translate_reg_rsp_i_1_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_20_  to i_soc_ctrl_translate_reg_rsp_i_20_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_21_  to i_soc_ctrl_translate_reg_rsp_i_21_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_22_  to i_soc_ctrl_translate_reg_rsp_i_22_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_23_  to i_soc_ctrl_translate_reg_rsp_i_23_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_24_  to i_soc_ctrl_translate_reg_rsp_i_24_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_25_  to i_soc_ctrl_translate_reg_rsp_i_25_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_26_  to i_soc_ctrl_translate_reg_rsp_i_26_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_27_  to i_soc_ctrl_translate_reg_rsp_i_27_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_28_  to i_soc_ctrl_translate_reg_rsp_i_28_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_29_  to i_soc_ctrl_translate_reg_rsp_i_29_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_2_  to i_soc_ctrl_translate_reg_rsp_i_2_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_30_  to i_soc_ctrl_translate_reg_rsp_i_30_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_31_  to i_soc_ctrl_translate_reg_rsp_i_31_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_32_  to i_soc_ctrl_translate_reg_rsp_i_32_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_33_  to i_soc_ctrl_translate_reg_rsp_i_33_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_3_  to i_soc_ctrl_translate_reg_rsp_i_3_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_4_  to i_soc_ctrl_translate_reg_rsp_i_4_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_5_  to i_soc_ctrl_translate_reg_rsp_i_5_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_6_  to i_soc_ctrl_translate_reg_rsp_i_6_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_7_  to i_soc_ctrl_translate_reg_rsp_i_7_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_8_  to i_soc_ctrl_translate_reg_rsp_i_8_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_soc_ctrl_translate.reg_rsp_i_9_  to i_soc_ctrl_translate_reg_rsp_i_9_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_req_o_37_  to i_uart_translate_reg_req_o_37_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_0_  to i_uart_translate_reg_rsp_i_0_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_10_  to i_uart_translate_reg_rsp_i_10_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_11_  to i_uart_translate_reg_rsp_i_11_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_12_  to i_uart_translate_reg_rsp_i_12_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_13_  to i_uart_translate_reg_rsp_i_13_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_14_  to i_uart_translate_reg_rsp_i_14_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_15_  to i_uart_translate_reg_rsp_i_15_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_16_  to i_uart_translate_reg_rsp_i_16_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_17_  to i_uart_translate_reg_rsp_i_17_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_18_  to i_uart_translate_reg_rsp_i_18_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_19_  to i_uart_translate_reg_rsp_i_19_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_1_  to i_uart_translate_reg_rsp_i_1_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_20_  to i_uart_translate_reg_rsp_i_20_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_21_  to i_uart_translate_reg_rsp_i_21_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_22_  to i_uart_translate_reg_rsp_i_22_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_23_  to i_uart_translate_reg_rsp_i_23_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_24_  to i_uart_translate_reg_rsp_i_24_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_25_  to i_uart_translate_reg_rsp_i_25_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_26_  to i_uart_translate_reg_rsp_i_26_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_27_  to i_uart_translate_reg_rsp_i_27_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_28_  to i_uart_translate_reg_rsp_i_28_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_29_  to i_uart_translate_reg_rsp_i_29_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_2_  to i_uart_translate_reg_rsp_i_2_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_30_  to i_uart_translate_reg_rsp_i_30_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_31_  to i_uart_translate_reg_rsp_i_31_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_32_  to i_uart_translate_reg_rsp_i_32_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_33_  to i_uart_translate_reg_rsp_i_33_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_3_  to i_uart_translate_reg_rsp_i_3_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_4_  to i_uart_translate_reg_rsp_i_4_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_5_  to i_uart_translate_reg_rsp_i_5_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_6_  to i_uart_translate_reg_rsp_i_6_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_7_  to i_uart_translate_reg_rsp_i_7_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_8_  to i_uart_translate_reg_rsp_i_8_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_uart_translate.reg_rsp_i_9_  to i_uart_translate_reg_rsp_i_9_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_xbar_err.i_id_fifo.status_cnt_n_0_  to i_xbar_err_i_id_fifo_status_cnt_n_0_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_xbar_err.i_id_fifo.status_cnt_q_0_  to i_xbar_err_i_id_fifo_status_cnt_q_0_ 
[08/27 23:57:22    290s] update cell \croc_domain$croc_chip.i_croc_soc.i_croc , net name from \i_xbar_err.i_id_fifo.status_cnt_q_1_  to i_xbar_err_i_id_fifo_status_cnt_q_1_ 
[08/27 23:57:22    290s] update cell \croc_soc$croc_chip.i_croc_soc , net name from \i_rstgen.i_rstgen_bypass.init_no  to i_rstgen_i_rstgen_bypass_init_no 
[08/27 23:57:22    290s] update cell \croc_soc$croc_chip.i_croc_soc , net name from \i_rstgen.i_rstgen_bypass.rst_n  to i_rstgen_i_rstgen_bypass_rst_n 
[08/27 23:57:22    290s] update cell \croc_soc$croc_chip.i_croc_soc , net name from \i_rstgen.i_rstgen_bypass.rst_no  to i_rstgen_i_rstgen_bypass_rst_no 
[08/27 23:57:22    290s] update cell \croc_soc$croc_chip.i_croc_soc , net name from \i_rstgen.i_rstgen_bypass.synch_regs_q_0_  to i_rstgen_i_rstgen_bypass_synch_regs_q_0_ 
[08/27 23:57:22    290s] update cell \croc_soc$croc_chip.i_croc_soc , net name from \i_rstgen.i_rstgen_bypass.synch_regs_q_1_  to i_rstgen_i_rstgen_bypass_synch_regs_q_1_ 
[08/27 23:57:22    290s] update cell \croc_soc$croc_chip.i_croc_soc , net name from \i_rstgen.i_rstgen_bypass.synch_regs_q_2_  to i_rstgen_i_rstgen_bypass_synch_regs_q_2_ 
[08/27 23:57:22    290s] update cell \croc_soc$croc_chip.i_croc_soc , net name from \i_rstgen.i_rstgen_bypass.synch_regs_q_3_  to i_rstgen_i_rstgen_bypass_synch_regs_q_3_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr.rd_data_o  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_control_csr_rd_data_o  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_0_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_0_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_10_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_10_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_11_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_11_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_12_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_12_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_13_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_13_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_14_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_14_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_15_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_15_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_16_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_16_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_17_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_17_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_18_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_18_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_19_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_19_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_1_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_1_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_20_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_20_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_21_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_21_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_22_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_22_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_23_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_23_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_24_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_24_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_25_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_25_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_26_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_26_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_27_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_27_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_28_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_28_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_29_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_29_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_2_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_2_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_30_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_30_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_31_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_31_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_3_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_3_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_4_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_4_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_5_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_5_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_6_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_6_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_7_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_7_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_8_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_8_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr.rd_data_o_9_  to \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_9_  
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.tselect_q  to gen_trigger_regs_tselect_q 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \gen_trigger_regs.tselect_q_$_NOT__A_Y  to gen_trigger_regs_tselect_q_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_inc_i  to mcycle_counter_i_counter_inc_i 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_upd_0_  to mcycle_counter_i_counter_upd_0_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_0_  to mcycle_counter_i_counter_val_o_0_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_10_  to mcycle_counter_i_counter_val_o_10_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_11_  to mcycle_counter_i_counter_val_o_11_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_12_  to mcycle_counter_i_counter_val_o_12_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_13_  to mcycle_counter_i_counter_val_o_13_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_14_  to mcycle_counter_i_counter_val_o_14_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_15_  to mcycle_counter_i_counter_val_o_15_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_16_  to mcycle_counter_i_counter_val_o_16_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_17_  to mcycle_counter_i_counter_val_o_17_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_18_  to mcycle_counter_i_counter_val_o_18_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_19_  to mcycle_counter_i_counter_val_o_19_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_1_  to mcycle_counter_i_counter_val_o_1_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_20_  to mcycle_counter_i_counter_val_o_20_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_21_  to mcycle_counter_i_counter_val_o_21_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_22_  to mcycle_counter_i_counter_val_o_22_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_23_  to mcycle_counter_i_counter_val_o_23_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_24_  to mcycle_counter_i_counter_val_o_24_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_25_  to mcycle_counter_i_counter_val_o_25_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_26_  to mcycle_counter_i_counter_val_o_26_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_27_  to mcycle_counter_i_counter_val_o_27_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_28_  to mcycle_counter_i_counter_val_o_28_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_29_  to mcycle_counter_i_counter_val_o_29_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_2_  to mcycle_counter_i_counter_val_o_2_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_30_  to mcycle_counter_i_counter_val_o_30_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_31_  to mcycle_counter_i_counter_val_o_31_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_32_  to mcycle_counter_i_counter_val_o_32_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_33_  to mcycle_counter_i_counter_val_o_33_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_34_  to mcycle_counter_i_counter_val_o_34_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_35_  to mcycle_counter_i_counter_val_o_35_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_36_  to mcycle_counter_i_counter_val_o_36_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_37_  to mcycle_counter_i_counter_val_o_37_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_38_  to mcycle_counter_i_counter_val_o_38_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_39_  to mcycle_counter_i_counter_val_o_39_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_3_  to mcycle_counter_i_counter_val_o_3_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_40_  to mcycle_counter_i_counter_val_o_40_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_41_  to mcycle_counter_i_counter_val_o_41_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_42_  to mcycle_counter_i_counter_val_o_42_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_43_  to mcycle_counter_i_counter_val_o_43_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_44_  to mcycle_counter_i_counter_val_o_44_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_45_  to mcycle_counter_i_counter_val_o_45_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_46_  to mcycle_counter_i_counter_val_o_46_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_47_  to mcycle_counter_i_counter_val_o_47_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_48_  to mcycle_counter_i_counter_val_o_48_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_49_  to mcycle_counter_i_counter_val_o_49_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_4_  to mcycle_counter_i_counter_val_o_4_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_50_  to mcycle_counter_i_counter_val_o_50_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_51_  to mcycle_counter_i_counter_val_o_51_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_52_  to mcycle_counter_i_counter_val_o_52_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_53_  to mcycle_counter_i_counter_val_o_53_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_54_  to mcycle_counter_i_counter_val_o_54_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_55_  to mcycle_counter_i_counter_val_o_55_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_56_  to mcycle_counter_i_counter_val_o_56_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_57_  to mcycle_counter_i_counter_val_o_57_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_58_  to mcycle_counter_i_counter_val_o_58_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_59_  to mcycle_counter_i_counter_val_o_59_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_5_  to mcycle_counter_i_counter_val_o_5_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_60_  to mcycle_counter_i_counter_val_o_60_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_61_  to mcycle_counter_i_counter_val_o_61_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_62_  to mcycle_counter_i_counter_val_o_62_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_63_  to mcycle_counter_i_counter_val_o_63_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_6_  to mcycle_counter_i_counter_val_o_6_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_7_  to mcycle_counter_i_counter_val_o_7_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_8_  to mcycle_counter_i_counter_val_o_8_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \mcycle_counter_i.counter_val_o_9_  to mcycle_counter_i_counter_val_o_9_ 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \minstret_counter_i.counter_inc_i_$_AND__Y_B  to minstret_counter_i_counter_inc_i_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i , net name from \minstret_counter_i.counter_val_upd_o_0_  to minstret_counter_i_counter_val_upd_o_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.abstractauto_q_0_  to i_dm_csrs_abstractauto_q_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.abstractauto_q_16_  to i_dm_csrs_abstractauto_q_16_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.abstractauto_q_17_  to i_dm_csrs_abstractauto_q_17_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.abstractauto_q_18_  to i_dm_csrs_abstractauto_q_18_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.abstractauto_q_19_  to i_dm_csrs_abstractauto_q_19_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.abstractauto_q_1_  to i_dm_csrs_abstractauto_q_1_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.abstractauto_q_20_  to i_dm_csrs_abstractauto_q_20_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.abstractauto_q_21_  to i_dm_csrs_abstractauto_q_21_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.abstractauto_q_22_  to i_dm_csrs_abstractauto_q_22_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.abstractauto_q_23_  to i_dm_csrs_abstractauto_q_23_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.cmderr_q_0_  to i_dm_csrs_cmderr_q_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.cmderr_q_0__reg_D  to i_dm_csrs_cmderr_q_0__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.cmderr_q_1_  to i_dm_csrs_cmderr_q_1_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.cmderr_q_1__reg_D  to i_dm_csrs_cmderr_q_1__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.cmderr_q_2_  to i_dm_csrs_cmderr_q_2_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.cmderr_q_2__reg_D  to i_dm_csrs_cmderr_q_2__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.dmstatus_11__$_AND__Y_A  to i_dm_csrs_dmstatus_11__$_AND__Y_A 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.dmstatus_16_  to i_dm_csrs_dmstatus_16_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.dmstatus_18_  to i_dm_csrs_dmstatus_18_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_0_  to i_dm_csrs_i_fifo_mem_q_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_10_  to i_dm_csrs_i_fifo_mem_q_10_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_11_  to i_dm_csrs_i_fifo_mem_q_11_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_12_  to i_dm_csrs_i_fifo_mem_q_12_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_13_  to i_dm_csrs_i_fifo_mem_q_13_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_14_  to i_dm_csrs_i_fifo_mem_q_14_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_15_  to i_dm_csrs_i_fifo_mem_q_15_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_16_  to i_dm_csrs_i_fifo_mem_q_16_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_17_  to i_dm_csrs_i_fifo_mem_q_17_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_18_  to i_dm_csrs_i_fifo_mem_q_18_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_19_  to i_dm_csrs_i_fifo_mem_q_19_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_1_  to i_dm_csrs_i_fifo_mem_q_1_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_20_  to i_dm_csrs_i_fifo_mem_q_20_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_21_  to i_dm_csrs_i_fifo_mem_q_21_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_22_  to i_dm_csrs_i_fifo_mem_q_22_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_23_  to i_dm_csrs_i_fifo_mem_q_23_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_24_  to i_dm_csrs_i_fifo_mem_q_24_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_25_  to i_dm_csrs_i_fifo_mem_q_25_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_26_  to i_dm_csrs_i_fifo_mem_q_26_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_27_  to i_dm_csrs_i_fifo_mem_q_27_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_28_  to i_dm_csrs_i_fifo_mem_q_28_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_29_  to i_dm_csrs_i_fifo_mem_q_29_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_2_  to i_dm_csrs_i_fifo_mem_q_2_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_30_  to i_dm_csrs_i_fifo_mem_q_30_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_31_  to i_dm_csrs_i_fifo_mem_q_31_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_32_  to i_dm_csrs_i_fifo_mem_q_32_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_33_  to i_dm_csrs_i_fifo_mem_q_33_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_34_  to i_dm_csrs_i_fifo_mem_q_34_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_35_  to i_dm_csrs_i_fifo_mem_q_35_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_36_  to i_dm_csrs_i_fifo_mem_q_36_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_37_  to i_dm_csrs_i_fifo_mem_q_37_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_38_  to i_dm_csrs_i_fifo_mem_q_38_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_39_  to i_dm_csrs_i_fifo_mem_q_39_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_3_  to i_dm_csrs_i_fifo_mem_q_3_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_40_  to i_dm_csrs_i_fifo_mem_q_40_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_41_  to i_dm_csrs_i_fifo_mem_q_41_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_42_  to i_dm_csrs_i_fifo_mem_q_42_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_43_  to i_dm_csrs_i_fifo_mem_q_43_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_44_  to i_dm_csrs_i_fifo_mem_q_44_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_45_  to i_dm_csrs_i_fifo_mem_q_45_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_46_  to i_dm_csrs_i_fifo_mem_q_46_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_47_  to i_dm_csrs_i_fifo_mem_q_47_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_48_  to i_dm_csrs_i_fifo_mem_q_48_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_49_  to i_dm_csrs_i_fifo_mem_q_49_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_4_  to i_dm_csrs_i_fifo_mem_q_4_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_50_  to i_dm_csrs_i_fifo_mem_q_50_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_51_  to i_dm_csrs_i_fifo_mem_q_51_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_52_  to i_dm_csrs_i_fifo_mem_q_52_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_53_  to i_dm_csrs_i_fifo_mem_q_53_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_54_  to i_dm_csrs_i_fifo_mem_q_54_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_55_  to i_dm_csrs_i_fifo_mem_q_55_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_56_  to i_dm_csrs_i_fifo_mem_q_56_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_57_  to i_dm_csrs_i_fifo_mem_q_57_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_58_  to i_dm_csrs_i_fifo_mem_q_58_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_59_  to i_dm_csrs_i_fifo_mem_q_59_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_5_  to i_dm_csrs_i_fifo_mem_q_5_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_60_  to i_dm_csrs_i_fifo_mem_q_60_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_61_  to i_dm_csrs_i_fifo_mem_q_61_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_62_  to i_dm_csrs_i_fifo_mem_q_62_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_63_  to i_dm_csrs_i_fifo_mem_q_63_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_64_  to i_dm_csrs_i_fifo_mem_q_64_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_65_  to i_dm_csrs_i_fifo_mem_q_65_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_66_  to i_dm_csrs_i_fifo_mem_q_66_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_67_  to i_dm_csrs_i_fifo_mem_q_67_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_6_  to i_dm_csrs_i_fifo_mem_q_6_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_7_  to i_dm_csrs_i_fifo_mem_q_7_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_8_  to i_dm_csrs_i_fifo_mem_q_8_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.mem_q_9_  to i_dm_csrs_i_fifo_mem_q_9_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.read_pointer_n  to i_dm_csrs_i_fifo_read_pointer_n 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.read_pointer_q  to i_dm_csrs_i_fifo_read_pointer_q 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.status_cnt_n_0_  to i_dm_csrs_i_fifo_status_cnt_n_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.status_cnt_q_0_  to i_dm_csrs_i_fifo_status_cnt_q_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.status_cnt_q_1_  to i_dm_csrs_i_fifo_status_cnt_q_1_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.status_cnt_q_1__$_NOT__A_Y  to i_dm_csrs_i_fifo_status_cnt_q_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.write_pointer_n  to i_dm_csrs_i_fifo_write_pointer_n 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.i_fifo.write_pointer_q  to i_dm_csrs_i_fifo_write_pointer_q 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_0_  to i_dm_csrs_progbuf_o_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_100_  to i_dm_csrs_progbuf_o_100_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_101_  to i_dm_csrs_progbuf_o_101_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_102_  to i_dm_csrs_progbuf_o_102_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_103_  to i_dm_csrs_progbuf_o_103_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_104_  to i_dm_csrs_progbuf_o_104_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_105_  to i_dm_csrs_progbuf_o_105_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_106_  to i_dm_csrs_progbuf_o_106_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_107_  to i_dm_csrs_progbuf_o_107_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_108_  to i_dm_csrs_progbuf_o_108_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_109_  to i_dm_csrs_progbuf_o_109_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_10_  to i_dm_csrs_progbuf_o_10_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_110_  to i_dm_csrs_progbuf_o_110_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_111_  to i_dm_csrs_progbuf_o_111_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_112_  to i_dm_csrs_progbuf_o_112_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_113_  to i_dm_csrs_progbuf_o_113_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_114_  to i_dm_csrs_progbuf_o_114_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_115_  to i_dm_csrs_progbuf_o_115_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_116_  to i_dm_csrs_progbuf_o_116_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_117_  to i_dm_csrs_progbuf_o_117_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_118_  to i_dm_csrs_progbuf_o_118_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_119_  to i_dm_csrs_progbuf_o_119_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_11_  to i_dm_csrs_progbuf_o_11_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_120_  to i_dm_csrs_progbuf_o_120_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_121_  to i_dm_csrs_progbuf_o_121_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_122_  to i_dm_csrs_progbuf_o_122_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_123_  to i_dm_csrs_progbuf_o_123_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_124_  to i_dm_csrs_progbuf_o_124_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_125_  to i_dm_csrs_progbuf_o_125_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_126_  to i_dm_csrs_progbuf_o_126_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_127_  to i_dm_csrs_progbuf_o_127_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_128_  to i_dm_csrs_progbuf_o_128_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_129_  to i_dm_csrs_progbuf_o_129_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_12_  to i_dm_csrs_progbuf_o_12_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_130_  to i_dm_csrs_progbuf_o_130_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_131_  to i_dm_csrs_progbuf_o_131_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_132_  to i_dm_csrs_progbuf_o_132_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_133_  to i_dm_csrs_progbuf_o_133_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_134_  to i_dm_csrs_progbuf_o_134_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_135_  to i_dm_csrs_progbuf_o_135_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_136_  to i_dm_csrs_progbuf_o_136_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_137_  to i_dm_csrs_progbuf_o_137_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_138_  to i_dm_csrs_progbuf_o_138_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_139_  to i_dm_csrs_progbuf_o_139_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_13_  to i_dm_csrs_progbuf_o_13_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_140_  to i_dm_csrs_progbuf_o_140_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_141_  to i_dm_csrs_progbuf_o_141_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_142_  to i_dm_csrs_progbuf_o_142_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_143_  to i_dm_csrs_progbuf_o_143_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_144_  to i_dm_csrs_progbuf_o_144_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_145_  to i_dm_csrs_progbuf_o_145_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_146_  to i_dm_csrs_progbuf_o_146_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_147_  to i_dm_csrs_progbuf_o_147_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_148_  to i_dm_csrs_progbuf_o_148_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_149_  to i_dm_csrs_progbuf_o_149_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_14_  to i_dm_csrs_progbuf_o_14_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_150_  to i_dm_csrs_progbuf_o_150_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_151_  to i_dm_csrs_progbuf_o_151_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_152_  to i_dm_csrs_progbuf_o_152_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_153_  to i_dm_csrs_progbuf_o_153_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_154_  to i_dm_csrs_progbuf_o_154_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_155_  to i_dm_csrs_progbuf_o_155_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_156_  to i_dm_csrs_progbuf_o_156_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_157_  to i_dm_csrs_progbuf_o_157_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_158_  to i_dm_csrs_progbuf_o_158_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_159_  to i_dm_csrs_progbuf_o_159_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_15_  to i_dm_csrs_progbuf_o_15_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_160_  to i_dm_csrs_progbuf_o_160_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_161_  to i_dm_csrs_progbuf_o_161_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_162_  to i_dm_csrs_progbuf_o_162_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_163_  to i_dm_csrs_progbuf_o_163_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_164_  to i_dm_csrs_progbuf_o_164_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_165_  to i_dm_csrs_progbuf_o_165_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_166_  to i_dm_csrs_progbuf_o_166_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_167_  to i_dm_csrs_progbuf_o_167_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_168_  to i_dm_csrs_progbuf_o_168_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_169_  to i_dm_csrs_progbuf_o_169_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_16_  to i_dm_csrs_progbuf_o_16_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_170_  to i_dm_csrs_progbuf_o_170_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_171_  to i_dm_csrs_progbuf_o_171_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_172_  to i_dm_csrs_progbuf_o_172_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_173_  to i_dm_csrs_progbuf_o_173_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_174_  to i_dm_csrs_progbuf_o_174_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_175_  to i_dm_csrs_progbuf_o_175_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_176_  to i_dm_csrs_progbuf_o_176_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_177_  to i_dm_csrs_progbuf_o_177_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_178_  to i_dm_csrs_progbuf_o_178_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_179_  to i_dm_csrs_progbuf_o_179_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_17_  to i_dm_csrs_progbuf_o_17_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_180_  to i_dm_csrs_progbuf_o_180_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_181_  to i_dm_csrs_progbuf_o_181_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_182_  to i_dm_csrs_progbuf_o_182_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_183_  to i_dm_csrs_progbuf_o_183_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_184_  to i_dm_csrs_progbuf_o_184_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_185_  to i_dm_csrs_progbuf_o_185_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_186_  to i_dm_csrs_progbuf_o_186_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_187_  to i_dm_csrs_progbuf_o_187_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_188_  to i_dm_csrs_progbuf_o_188_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_189_  to i_dm_csrs_progbuf_o_189_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_18_  to i_dm_csrs_progbuf_o_18_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_190_  to i_dm_csrs_progbuf_o_190_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_191_  to i_dm_csrs_progbuf_o_191_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_192_  to i_dm_csrs_progbuf_o_192_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_193_  to i_dm_csrs_progbuf_o_193_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_194_  to i_dm_csrs_progbuf_o_194_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_195_  to i_dm_csrs_progbuf_o_195_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_196_  to i_dm_csrs_progbuf_o_196_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_197_  to i_dm_csrs_progbuf_o_197_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_198_  to i_dm_csrs_progbuf_o_198_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_199_  to i_dm_csrs_progbuf_o_199_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_19_  to i_dm_csrs_progbuf_o_19_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_1_  to i_dm_csrs_progbuf_o_1_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_200_  to i_dm_csrs_progbuf_o_200_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_201_  to i_dm_csrs_progbuf_o_201_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_202_  to i_dm_csrs_progbuf_o_202_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_203_  to i_dm_csrs_progbuf_o_203_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_204_  to i_dm_csrs_progbuf_o_204_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_205_  to i_dm_csrs_progbuf_o_205_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_206_  to i_dm_csrs_progbuf_o_206_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_207_  to i_dm_csrs_progbuf_o_207_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_208_  to i_dm_csrs_progbuf_o_208_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_209_  to i_dm_csrs_progbuf_o_209_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_20_  to i_dm_csrs_progbuf_o_20_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_210_  to i_dm_csrs_progbuf_o_210_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_211_  to i_dm_csrs_progbuf_o_211_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_212_  to i_dm_csrs_progbuf_o_212_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_213_  to i_dm_csrs_progbuf_o_213_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_214_  to i_dm_csrs_progbuf_o_214_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_215_  to i_dm_csrs_progbuf_o_215_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_216_  to i_dm_csrs_progbuf_o_216_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_217_  to i_dm_csrs_progbuf_o_217_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_218_  to i_dm_csrs_progbuf_o_218_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_219_  to i_dm_csrs_progbuf_o_219_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_21_  to i_dm_csrs_progbuf_o_21_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_220_  to i_dm_csrs_progbuf_o_220_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_221_  to i_dm_csrs_progbuf_o_221_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_222_  to i_dm_csrs_progbuf_o_222_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_223_  to i_dm_csrs_progbuf_o_223_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_224_  to i_dm_csrs_progbuf_o_224_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_225_  to i_dm_csrs_progbuf_o_225_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_226_  to i_dm_csrs_progbuf_o_226_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_227_  to i_dm_csrs_progbuf_o_227_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_228_  to i_dm_csrs_progbuf_o_228_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_229_  to i_dm_csrs_progbuf_o_229_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_22_  to i_dm_csrs_progbuf_o_22_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_230_  to i_dm_csrs_progbuf_o_230_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_231_  to i_dm_csrs_progbuf_o_231_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_232_  to i_dm_csrs_progbuf_o_232_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_233_  to i_dm_csrs_progbuf_o_233_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_234_  to i_dm_csrs_progbuf_o_234_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_235_  to i_dm_csrs_progbuf_o_235_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_236_  to i_dm_csrs_progbuf_o_236_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_237_  to i_dm_csrs_progbuf_o_237_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_238_  to i_dm_csrs_progbuf_o_238_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_239_  to i_dm_csrs_progbuf_o_239_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_23_  to i_dm_csrs_progbuf_o_23_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_240_  to i_dm_csrs_progbuf_o_240_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_241_  to i_dm_csrs_progbuf_o_241_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_242_  to i_dm_csrs_progbuf_o_242_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_243_  to i_dm_csrs_progbuf_o_243_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_244_  to i_dm_csrs_progbuf_o_244_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_245_  to i_dm_csrs_progbuf_o_245_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_246_  to i_dm_csrs_progbuf_o_246_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_247_  to i_dm_csrs_progbuf_o_247_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_248_  to i_dm_csrs_progbuf_o_248_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_249_  to i_dm_csrs_progbuf_o_249_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_24_  to i_dm_csrs_progbuf_o_24_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_250_  to i_dm_csrs_progbuf_o_250_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_251_  to i_dm_csrs_progbuf_o_251_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_252_  to i_dm_csrs_progbuf_o_252_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_253_  to i_dm_csrs_progbuf_o_253_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_254_  to i_dm_csrs_progbuf_o_254_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_255_  to i_dm_csrs_progbuf_o_255_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_25_  to i_dm_csrs_progbuf_o_25_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_26_  to i_dm_csrs_progbuf_o_26_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_27_  to i_dm_csrs_progbuf_o_27_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_28_  to i_dm_csrs_progbuf_o_28_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_29_  to i_dm_csrs_progbuf_o_29_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_2_  to i_dm_csrs_progbuf_o_2_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_30_  to i_dm_csrs_progbuf_o_30_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_31_  to i_dm_csrs_progbuf_o_31_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_32_  to i_dm_csrs_progbuf_o_32_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_33_  to i_dm_csrs_progbuf_o_33_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_34_  to i_dm_csrs_progbuf_o_34_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_35_  to i_dm_csrs_progbuf_o_35_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_36_  to i_dm_csrs_progbuf_o_36_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_37_  to i_dm_csrs_progbuf_o_37_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_38_  to i_dm_csrs_progbuf_o_38_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_39_  to i_dm_csrs_progbuf_o_39_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_3_  to i_dm_csrs_progbuf_o_3_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_40_  to i_dm_csrs_progbuf_o_40_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_41_  to i_dm_csrs_progbuf_o_41_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_42_  to i_dm_csrs_progbuf_o_42_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_43_  to i_dm_csrs_progbuf_o_43_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_44_  to i_dm_csrs_progbuf_o_44_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_45_  to i_dm_csrs_progbuf_o_45_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_46_  to i_dm_csrs_progbuf_o_46_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_47_  to i_dm_csrs_progbuf_o_47_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_48_  to i_dm_csrs_progbuf_o_48_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_49_  to i_dm_csrs_progbuf_o_49_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_4_  to i_dm_csrs_progbuf_o_4_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_50_  to i_dm_csrs_progbuf_o_50_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_51_  to i_dm_csrs_progbuf_o_51_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_52_  to i_dm_csrs_progbuf_o_52_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_53_  to i_dm_csrs_progbuf_o_53_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_54_  to i_dm_csrs_progbuf_o_54_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_55_  to i_dm_csrs_progbuf_o_55_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_56_  to i_dm_csrs_progbuf_o_56_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_57_  to i_dm_csrs_progbuf_o_57_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_58_  to i_dm_csrs_progbuf_o_58_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_59_  to i_dm_csrs_progbuf_o_59_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_5_  to i_dm_csrs_progbuf_o_5_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_60_  to i_dm_csrs_progbuf_o_60_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_61_  to i_dm_csrs_progbuf_o_61_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_62_  to i_dm_csrs_progbuf_o_62_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_63_  to i_dm_csrs_progbuf_o_63_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_64_  to i_dm_csrs_progbuf_o_64_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_65_  to i_dm_csrs_progbuf_o_65_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_66_  to i_dm_csrs_progbuf_o_66_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_67_  to i_dm_csrs_progbuf_o_67_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_68_  to i_dm_csrs_progbuf_o_68_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_69_  to i_dm_csrs_progbuf_o_69_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_6_  to i_dm_csrs_progbuf_o_6_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_70_  to i_dm_csrs_progbuf_o_70_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_71_  to i_dm_csrs_progbuf_o_71_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_72_  to i_dm_csrs_progbuf_o_72_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_73_  to i_dm_csrs_progbuf_o_73_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_74_  to i_dm_csrs_progbuf_o_74_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_75_  to i_dm_csrs_progbuf_o_75_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_76_  to i_dm_csrs_progbuf_o_76_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_77_  to i_dm_csrs_progbuf_o_77_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_78_  to i_dm_csrs_progbuf_o_78_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_79_  to i_dm_csrs_progbuf_o_79_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_7_  to i_dm_csrs_progbuf_o_7_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_80_  to i_dm_csrs_progbuf_o_80_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_81_  to i_dm_csrs_progbuf_o_81_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_82_  to i_dm_csrs_progbuf_o_82_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_83_  to i_dm_csrs_progbuf_o_83_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_84_  to i_dm_csrs_progbuf_o_84_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_85_  to i_dm_csrs_progbuf_o_85_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_86_  to i_dm_csrs_progbuf_o_86_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_87_  to i_dm_csrs_progbuf_o_87_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_88_  to i_dm_csrs_progbuf_o_88_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_89_  to i_dm_csrs_progbuf_o_89_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_8_  to i_dm_csrs_progbuf_o_8_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_90_  to i_dm_csrs_progbuf_o_90_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_91_  to i_dm_csrs_progbuf_o_91_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_92_  to i_dm_csrs_progbuf_o_92_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_93_  to i_dm_csrs_progbuf_o_93_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_94_  to i_dm_csrs_progbuf_o_94_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_95_  to i_dm_csrs_progbuf_o_95_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_96_  to i_dm_csrs_progbuf_o_96_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_97_  to i_dm_csrs_progbuf_o_97_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_98_  to i_dm_csrs_progbuf_o_98_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_99_  to i_dm_csrs_progbuf_o_99_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.progbuf_o_9_  to i_dm_csrs_progbuf_o_9_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.resumereq_o  to i_dm_csrs_resumereq_o 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.resumereq_o_reg_D  to i_dm_csrs_resumereq_o_reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaccess_o_0_  to i_dm_csrs_sbaccess_o_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaccess_o_1_  to i_dm_csrs_sbaccess_o_1_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaccess_o_2_  to i_dm_csrs_sbaccess_o_2_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_32_  to i_dm_csrs_sbaddr_q_32_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_32__reg_D  to i_dm_csrs_sbaddr_q_32__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_33_  to i_dm_csrs_sbaddr_q_33_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_33__reg_D  to i_dm_csrs_sbaddr_q_33__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_34_  to i_dm_csrs_sbaddr_q_34_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_34__reg_D  to i_dm_csrs_sbaddr_q_34__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_35_  to i_dm_csrs_sbaddr_q_35_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_35__reg_D  to i_dm_csrs_sbaddr_q_35__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_36_  to i_dm_csrs_sbaddr_q_36_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_36__reg_D  to i_dm_csrs_sbaddr_q_36__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_37_  to i_dm_csrs_sbaddr_q_37_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_37__reg_D  to i_dm_csrs_sbaddr_q_37__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_38_  to i_dm_csrs_sbaddr_q_38_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_38__reg_D  to i_dm_csrs_sbaddr_q_38__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_39_  to i_dm_csrs_sbaddr_q_39_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_39__reg_D  to i_dm_csrs_sbaddr_q_39__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_40_  to i_dm_csrs_sbaddr_q_40_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_40__reg_D  to i_dm_csrs_sbaddr_q_40__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_41_  to i_dm_csrs_sbaddr_q_41_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_41__reg_D  to i_dm_csrs_sbaddr_q_41__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_42_  to i_dm_csrs_sbaddr_q_42_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_42__reg_D  to i_dm_csrs_sbaddr_q_42__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_43_  to i_dm_csrs_sbaddr_q_43_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_43__reg_D  to i_dm_csrs_sbaddr_q_43__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_44_  to i_dm_csrs_sbaddr_q_44_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_44__reg_D  to i_dm_csrs_sbaddr_q_44__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_45_  to i_dm_csrs_sbaddr_q_45_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_45__reg_D  to i_dm_csrs_sbaddr_q_45__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_46_  to i_dm_csrs_sbaddr_q_46_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_46__reg_D  to i_dm_csrs_sbaddr_q_46__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_47_  to i_dm_csrs_sbaddr_q_47_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_47__reg_D  to i_dm_csrs_sbaddr_q_47__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_48_  to i_dm_csrs_sbaddr_q_48_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_48__reg_D  to i_dm_csrs_sbaddr_q_48__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_49_  to i_dm_csrs_sbaddr_q_49_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_49__reg_D  to i_dm_csrs_sbaddr_q_49__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_50_  to i_dm_csrs_sbaddr_q_50_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_50__reg_D  to i_dm_csrs_sbaddr_q_50__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_51_  to i_dm_csrs_sbaddr_q_51_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_51__reg_D  to i_dm_csrs_sbaddr_q_51__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_52_  to i_dm_csrs_sbaddr_q_52_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_52__reg_D  to i_dm_csrs_sbaddr_q_52__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_53_  to i_dm_csrs_sbaddr_q_53_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_53__reg_D  to i_dm_csrs_sbaddr_q_53__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_54_  to i_dm_csrs_sbaddr_q_54_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_54__reg_D  to i_dm_csrs_sbaddr_q_54__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_55_  to i_dm_csrs_sbaddr_q_55_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_55__reg_D  to i_dm_csrs_sbaddr_q_55__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_56_  to i_dm_csrs_sbaddr_q_56_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_56__reg_D  to i_dm_csrs_sbaddr_q_56__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_57_  to i_dm_csrs_sbaddr_q_57_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_57__reg_D  to i_dm_csrs_sbaddr_q_57__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_58_  to i_dm_csrs_sbaddr_q_58_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_58__reg_D  to i_dm_csrs_sbaddr_q_58__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_59_  to i_dm_csrs_sbaddr_q_59_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_59__reg_D  to i_dm_csrs_sbaddr_q_59__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_60_  to i_dm_csrs_sbaddr_q_60_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_60__reg_D  to i_dm_csrs_sbaddr_q_60__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_61_  to i_dm_csrs_sbaddr_q_61_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_61__reg_D  to i_dm_csrs_sbaddr_q_61__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_62_  to i_dm_csrs_sbaddr_q_62_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_62__reg_D  to i_dm_csrs_sbaddr_q_62__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_63_  to i_dm_csrs_sbaddr_q_63_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbaddr_q_63__reg_D  to i_dm_csrs_sbaddr_q_63__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbautoincrement_o  to i_dm_csrs_sbautoincrement_o 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbbusy_i_$_OR__Y_A_$_OR__A_B  to i_dm_csrs_sbbusy_i_$_OR__Y_A_$_OR__A_B 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_0_  to i_dm_csrs_sbcs_q_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_12_  to i_dm_csrs_sbcs_q_12_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_13_  to i_dm_csrs_sbcs_q_13_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_14_  to i_dm_csrs_sbcs_q_14_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_15_  to i_dm_csrs_sbcs_q_15_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_20_  to i_dm_csrs_sbcs_q_20_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_21_  to i_dm_csrs_sbcs_q_21_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_21__reg_D  to i_dm_csrs_sbcs_q_21__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_22_  to i_dm_csrs_sbcs_q_22_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_22__reg_D  to i_dm_csrs_sbcs_q_22__reg_D 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_23_  to i_dm_csrs_sbcs_q_23_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_24_  to i_dm_csrs_sbcs_q_24_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_25_  to i_dm_csrs_sbcs_q_25_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_26_  to i_dm_csrs_sbcs_q_26_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_27_  to i_dm_csrs_sbcs_q_27_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbcs_q_28_  to i_dm_csrs_sbcs_q_28_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_0_  to i_dm_csrs_sbdata_o_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_10_  to i_dm_csrs_sbdata_o_10_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_11_  to i_dm_csrs_sbdata_o_11_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_12_  to i_dm_csrs_sbdata_o_12_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_13_  to i_dm_csrs_sbdata_o_13_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_14_  to i_dm_csrs_sbdata_o_14_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_15_  to i_dm_csrs_sbdata_o_15_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_16_  to i_dm_csrs_sbdata_o_16_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_17_  to i_dm_csrs_sbdata_o_17_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_18_  to i_dm_csrs_sbdata_o_18_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_19_  to i_dm_csrs_sbdata_o_19_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_1_  to i_dm_csrs_sbdata_o_1_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_20_  to i_dm_csrs_sbdata_o_20_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_21_  to i_dm_csrs_sbdata_o_21_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_22_  to i_dm_csrs_sbdata_o_22_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_23_  to i_dm_csrs_sbdata_o_23_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_24_  to i_dm_csrs_sbdata_o_24_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_25_  to i_dm_csrs_sbdata_o_25_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_26_  to i_dm_csrs_sbdata_o_26_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_27_  to i_dm_csrs_sbdata_o_27_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_28_  to i_dm_csrs_sbdata_o_28_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_29_  to i_dm_csrs_sbdata_o_29_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_2_  to i_dm_csrs_sbdata_o_2_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_30_  to i_dm_csrs_sbdata_o_30_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_31_  to i_dm_csrs_sbdata_o_31_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_3_  to i_dm_csrs_sbdata_o_3_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_4_  to i_dm_csrs_sbdata_o_4_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_5_  to i_dm_csrs_sbdata_o_5_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_6_  to i_dm_csrs_sbdata_o_6_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_7_  to i_dm_csrs_sbdata_o_7_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_8_  to i_dm_csrs_sbdata_o_8_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_o_9_  to i_dm_csrs_sbdata_o_9_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_32_  to i_dm_csrs_sbdata_q_32_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_33_  to i_dm_csrs_sbdata_q_33_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_34_  to i_dm_csrs_sbdata_q_34_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_35_  to i_dm_csrs_sbdata_q_35_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_36_  to i_dm_csrs_sbdata_q_36_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_37_  to i_dm_csrs_sbdata_q_37_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_38_  to i_dm_csrs_sbdata_q_38_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_39_  to i_dm_csrs_sbdata_q_39_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_40_  to i_dm_csrs_sbdata_q_40_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_41_  to i_dm_csrs_sbdata_q_41_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_42_  to i_dm_csrs_sbdata_q_42_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_43_  to i_dm_csrs_sbdata_q_43_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_44_  to i_dm_csrs_sbdata_q_44_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_45_  to i_dm_csrs_sbdata_q_45_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_46_  to i_dm_csrs_sbdata_q_46_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_47_  to i_dm_csrs_sbdata_q_47_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_48_  to i_dm_csrs_sbdata_q_48_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_49_  to i_dm_csrs_sbdata_q_49_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_50_  to i_dm_csrs_sbdata_q_50_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_51_  to i_dm_csrs_sbdata_q_51_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_52_  to i_dm_csrs_sbdata_q_52_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_53_  to i_dm_csrs_sbdata_q_53_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_54_  to i_dm_csrs_sbdata_q_54_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_55_  to i_dm_csrs_sbdata_q_55_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_56_  to i_dm_csrs_sbdata_q_56_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_57_  to i_dm_csrs_sbdata_q_57_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_58_  to i_dm_csrs_sbdata_q_58_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_59_  to i_dm_csrs_sbdata_q_59_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_60_  to i_dm_csrs_sbdata_q_60_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_61_  to i_dm_csrs_sbdata_q_61_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_62_  to i_dm_csrs_sbdata_q_62_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_csrs.sbdata_q_63_  to i_dm_csrs_sbdata_q_63_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.abstract_cmd_132__$_MUX__Y_A_$_MUX__Y_B_$_MUX__Y_A_$_MUX__Y_A  to i_dm_mem_abstract_cmd_132__$_MUX__Y_A_$_MUX__Y_B_$_MUX__Y_A_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.fwd_rom_q  to i_dm_mem_fwd_rom_q 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.addr_q_0_  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_addr_q_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.addr_q_1_  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_addr_q_1_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.addr_q_2_  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_addr_q_2_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.addr_q_3_  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_addr_q_3_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.addr_q_4_  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_addr_q_4_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.rdata_o_20__$_MUX__Y_A_$_MUX__Y_B  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_rdata_o_20__$_MUX__Y_A_$_MUX__Y_B 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.rdata_o_2__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_A  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_rdata_o_2__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.rdata_o_2__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_A_$_AND__B_A  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_rdata_o_2__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_A_$_AND__B_A 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.rdata_o_2__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_A_$_AND__B_Y_$_OR__A_Y_$_AND__B_Y_$_OR__B_A  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_rdata_o_2__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_A_$_AND__B_Y_$_OR__A_Y_$_AND__B_Y_$_OR__B_A 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.gen_rom_snd_scratch.i_debug_rom.rdata_o_4__$_MUX__Y_A_$_MUX__Y_B_$_MUX__Y_A  to i_dm_mem_gen_rom_snd_scratch_i_debug_rom_rdata_o_4__$_MUX__Y_A_$_MUX__Y_B_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_0_  to i_dm_mem_rdata_q_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_10_  to i_dm_mem_rdata_q_10_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_11_  to i_dm_mem_rdata_q_11_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_12_  to i_dm_mem_rdata_q_12_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_13_  to i_dm_mem_rdata_q_13_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_14_  to i_dm_mem_rdata_q_14_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_15_  to i_dm_mem_rdata_q_15_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_16_  to i_dm_mem_rdata_q_16_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_17_  to i_dm_mem_rdata_q_17_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_18_  to i_dm_mem_rdata_q_18_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_19_  to i_dm_mem_rdata_q_19_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_1_  to i_dm_mem_rdata_q_1_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_20_  to i_dm_mem_rdata_q_20_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_21_  to i_dm_mem_rdata_q_21_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_22_  to i_dm_mem_rdata_q_22_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_23_  to i_dm_mem_rdata_q_23_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_24_  to i_dm_mem_rdata_q_24_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_25_  to i_dm_mem_rdata_q_25_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_26_  to i_dm_mem_rdata_q_26_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_27_  to i_dm_mem_rdata_q_27_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_28_  to i_dm_mem_rdata_q_28_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_29_  to i_dm_mem_rdata_q_29_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_2_  to i_dm_mem_rdata_q_2_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_30_  to i_dm_mem_rdata_q_30_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_31_  to i_dm_mem_rdata_q_31_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_32_  to i_dm_mem_rdata_q_32_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_33_  to i_dm_mem_rdata_q_33_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_34_  to i_dm_mem_rdata_q_34_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_35_  to i_dm_mem_rdata_q_35_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_36_  to i_dm_mem_rdata_q_36_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_37_  to i_dm_mem_rdata_q_37_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_38_  to i_dm_mem_rdata_q_38_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_39_  to i_dm_mem_rdata_q_39_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_3_  to i_dm_mem_rdata_q_3_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_40_  to i_dm_mem_rdata_q_40_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_41_  to i_dm_mem_rdata_q_41_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_42_  to i_dm_mem_rdata_q_42_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_43_  to i_dm_mem_rdata_q_43_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_44_  to i_dm_mem_rdata_q_44_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_45_  to i_dm_mem_rdata_q_45_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_46_  to i_dm_mem_rdata_q_46_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_47_  to i_dm_mem_rdata_q_47_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_48_  to i_dm_mem_rdata_q_48_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_49_  to i_dm_mem_rdata_q_49_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_4_  to i_dm_mem_rdata_q_4_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_50_  to i_dm_mem_rdata_q_50_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_51_  to i_dm_mem_rdata_q_51_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_52_  to i_dm_mem_rdata_q_52_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_53_  to i_dm_mem_rdata_q_53_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_54_  to i_dm_mem_rdata_q_54_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_55_  to i_dm_mem_rdata_q_55_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_56_  to i_dm_mem_rdata_q_56_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_57_  to i_dm_mem_rdata_q_57_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_58_  to i_dm_mem_rdata_q_58_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_59_  to i_dm_mem_rdata_q_59_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_5_  to i_dm_mem_rdata_q_5_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_60_  to i_dm_mem_rdata_q_60_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_61_  to i_dm_mem_rdata_q_61_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_62_  to i_dm_mem_rdata_q_62_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_63_  to i_dm_mem_rdata_q_63_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_6_  to i_dm_mem_rdata_q_6_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_7_  to i_dm_mem_rdata_q_7_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_8_  to i_dm_mem_rdata_q_8_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.rdata_q_9_  to i_dm_mem_rdata_q_9_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.resuming_d  to i_dm_mem_resuming_d 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.state_q_0_  to i_dm_mem_state_q_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.state_q_0__$_NOT__A_Y  to i_dm_mem_state_q_0__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.state_q_1_  to i_dm_mem_state_q_1_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.state_q_1__$_NOT__A_Y  to i_dm_mem_state_q_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_mem.word_enable32_q  to i_dm_mem_word_enable32_q 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_sba.be_mask_2__$_MUX__Y_B_$_OR__Y_B_$_AND__Y_A_$_NOT__Y_A_$_OR__Y_B  to i_dm_sba_be_mask_2__$_MUX__Y_B_$_OR__Y_B_$_AND__Y_A_$_NOT__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_sba.be_mask_3__$_MUX__Y_B_$_OR__Y_B_$_AND__Y_A_$_NOT__Y_A_$_OR__Y_A  to i_dm_sba_be_mask_3__$_MUX__Y_B_$_OR__Y_B_$_AND__Y_A_$_NOT__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_sba.sbaccess_mask_2__$_MUX__Y_A_$_MUX__Y_B  to i_dm_sba_sbaccess_mask_2__$_MUX__Y_A_$_MUX__Y_B 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_sba.sbaccess_mask_3_  to i_dm_sba_sbaccess_mask_3_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_sba.state_q_0_  to i_dm_sba_state_q_0_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_sba.state_q_0__$_NOT__A_Y  to i_dm_sba_state_q_0__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_sba.state_q_1_  to i_dm_sba_state_q_1_ 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_sba.state_q_1__$_NOT__A_Y  to i_dm_sba_state_q_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top , net name from \i_dm_sba.state_q_2_  to i_dm_sba_state_q_2_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_cdc.clear_pending_rise_edge_detect_$_AND__Y_A  to i_dmi_cdc_clear_pending_rise_edge_detect_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_cdc.core_clear_pending  to i_dmi_cdc_core_clear_pending 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_cdc.core_clear_pending_q  to i_dmi_cdc_core_clear_pending_q 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.bypass_d  to i_dmi_jtag_tap_bypass_d 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.bypass_q  to i_dmi_jtag_tap_bypass_q 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_13_  to i_dmi_jtag_tap_idcode_d_13_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_15_  to i_dmi_jtag_tap_idcode_d_15_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_16_  to i_dmi_jtag_tap_idcode_d_16_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_17_  to i_dmi_jtag_tap_idcode_d_17_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_20_  to i_dmi_jtag_tap_idcode_d_20_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_21_  to i_dmi_jtag_tap_idcode_d_21_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_22_  to i_dmi_jtag_tap_idcode_d_22_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_23_  to i_dmi_jtag_tap_idcode_d_23_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_24_  to i_dmi_jtag_tap_idcode_d_24_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_25_  to i_dmi_jtag_tap_idcode_d_25_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_28_  to i_dmi_jtag_tap_idcode_d_28_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_29_  to i_dmi_jtag_tap_idcode_d_29_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_2_  to i_dmi_jtag_tap_idcode_d_2_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_30_  to i_dmi_jtag_tap_idcode_d_30_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_31_  to i_dmi_jtag_tap_idcode_d_31_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_3_  to i_dmi_jtag_tap_idcode_d_3_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_6_  to i_dmi_jtag_tap_idcode_d_6_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_d_9_  to i_dmi_jtag_tap_idcode_d_9_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_0_  to i_dmi_jtag_tap_idcode_q_0_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_10_  to i_dmi_jtag_tap_idcode_q_10_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_11_  to i_dmi_jtag_tap_idcode_q_11_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_12_  to i_dmi_jtag_tap_idcode_q_12_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_13_  to i_dmi_jtag_tap_idcode_q_13_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_14_  to i_dmi_jtag_tap_idcode_q_14_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_15_  to i_dmi_jtag_tap_idcode_q_15_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_16_  to i_dmi_jtag_tap_idcode_q_16_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_17_  to i_dmi_jtag_tap_idcode_q_17_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_18_  to i_dmi_jtag_tap_idcode_q_18_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_19_  to i_dmi_jtag_tap_idcode_q_19_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_1_  to i_dmi_jtag_tap_idcode_q_1_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_20_  to i_dmi_jtag_tap_idcode_q_20_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_21_  to i_dmi_jtag_tap_idcode_q_21_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_22_  to i_dmi_jtag_tap_idcode_q_22_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_23_  to i_dmi_jtag_tap_idcode_q_23_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_24_  to i_dmi_jtag_tap_idcode_q_24_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_25_  to i_dmi_jtag_tap_idcode_q_25_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_26_  to i_dmi_jtag_tap_idcode_q_26_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_27_  to i_dmi_jtag_tap_idcode_q_27_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_28_  to i_dmi_jtag_tap_idcode_q_28_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_29_  to i_dmi_jtag_tap_idcode_q_29_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_2_  to i_dmi_jtag_tap_idcode_q_2_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_30_  to i_dmi_jtag_tap_idcode_q_30_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_31_  to i_dmi_jtag_tap_idcode_q_31_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_3_  to i_dmi_jtag_tap_idcode_q_3_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_4_  to i_dmi_jtag_tap_idcode_q_4_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_5_  to i_dmi_jtag_tap_idcode_q_5_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_6_  to i_dmi_jtag_tap_idcode_q_6_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_7_  to i_dmi_jtag_tap_idcode_q_7_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_8_  to i_dmi_jtag_tap_idcode_q_8_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.idcode_q_9_  to i_dmi_jtag_tap_idcode_q_9_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.jtag_ir_q_0_  to i_dmi_jtag_tap_jtag_ir_q_0_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.jtag_ir_q_1_  to i_dmi_jtag_tap_jtag_ir_q_1_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.jtag_ir_q_2_  to i_dmi_jtag_tap_jtag_ir_q_2_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.jtag_ir_q_3_  to i_dmi_jtag_tap_jtag_ir_q_3_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.jtag_ir_q_4_  to i_dmi_jtag_tap_jtag_ir_q_4_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.jtag_ir_q_4__$_NOT__A_Y  to i_dmi_jtag_tap_jtag_ir_q_4__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.jtag_ir_shift_q_0_  to i_dmi_jtag_tap_jtag_ir_shift_q_0_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.jtag_ir_shift_q_1_  to i_dmi_jtag_tap_jtag_ir_shift_q_1_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.jtag_ir_shift_q_2_  to i_dmi_jtag_tap_jtag_ir_shift_q_2_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.jtag_ir_shift_q_3_  to i_dmi_jtag_tap_jtag_ir_shift_q_3_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.jtag_ir_shift_q_4_  to i_dmi_jtag_tap_jtag_ir_shift_q_4_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tap_state_d_1_  to i_dmi_jtag_tap_tap_state_d_1_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tap_state_d_2_  to i_dmi_jtag_tap_tap_state_d_2_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tap_state_d_3_  to i_dmi_jtag_tap_tap_state_d_3_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tap_state_q_0_  to i_dmi_jtag_tap_tap_state_q_0_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tap_state_q_1_  to i_dmi_jtag_tap_tap_state_q_1_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tap_state_q_1__$_NOT__A_Y  to i_dmi_jtag_tap_tap_state_q_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tap_state_q_2_  to i_dmi_jtag_tap_tap_state_q_2_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tap_state_q_2__$_NOT__A_Y  to i_dmi_jtag_tap_tap_state_q_2__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tap_state_q_3_  to i_dmi_jtag_tap_tap_state_q_3_ 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tap_state_q_3__$_NOT__A_Y  to i_dmi_jtag_tap_tap_state_q_3__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tck_n  to i_dmi_jtag_tap_tck_n 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tck_ni  to i_dmi_jtag_tap_tck_ni 
[08/27 23:57:22    290s] update cell \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag , net name from \i_dmi_jtag_tap.tdo_mux  to i_dmi_jtag_tap_tdo_mux 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[0].is_input_$_AND__Y_B  to \gen_gpios[0]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[0].r_edge_$_AND__Y_B  to \gen_gpios[0]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[0].serial_d  to \gen_gpios[0]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[10].is_input_$_AND__Y_B  to \gen_gpios[10]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[10].r_edge_$_AND__Y_B  to \gen_gpios[10]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[10].serial_d  to \gen_gpios[10]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[11].is_input_$_AND__Y_B  to \gen_gpios[11]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[11].r_edge_$_AND__Y_B  to \gen_gpios[11]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[11].serial_d  to \gen_gpios[11]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[12].is_input_$_AND__Y_B  to \gen_gpios[12]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[12].r_edge_$_AND__Y_B  to \gen_gpios[12]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[12].serial_d  to \gen_gpios[12]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[13].is_input_$_AND__Y_B  to \gen_gpios[13]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[13].r_edge_$_AND__Y_B  to \gen_gpios[13]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[13].serial_d  to \gen_gpios[13]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[14].is_input_$_AND__Y_B  to \gen_gpios[14]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[14].r_edge_$_AND__Y_B  to \gen_gpios[14]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[14].serial_d  to \gen_gpios[14]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[15].is_input_$_AND__Y_B  to \gen_gpios[15]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[15].r_edge_$_AND__Y_B  to \gen_gpios[15]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[15].serial_d  to \gen_gpios[15]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[16].is_input_$_AND__Y_B  to \gen_gpios[16]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[16].r_edge_$_AND__Y_B  to \gen_gpios[16]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[16].serial_d  to \gen_gpios[16]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[17].is_input_$_AND__Y_B  to \gen_gpios[17]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[17].r_edge_$_AND__Y_B  to \gen_gpios[17]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[17].serial_d  to \gen_gpios[17]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[18].is_input_$_AND__Y_B  to \gen_gpios[18]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[18].r_edge_$_AND__Y_B  to \gen_gpios[18]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[18].serial_d  to \gen_gpios[18]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[19].is_input_$_AND__Y_B  to \gen_gpios[19]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[19].r_edge_$_AND__Y_B  to \gen_gpios[19]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[19].serial_d  to \gen_gpios[19]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[1].is_input_$_AND__Y_B  to \gen_gpios[1]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[1].r_edge_$_AND__Y_B  to \gen_gpios[1]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[1].serial_d  to \gen_gpios[1]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[20].is_input_$_AND__Y_B  to \gen_gpios[20]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[20].r_edge_$_AND__Y_B  to \gen_gpios[20]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[20].serial_d  to \gen_gpios[20]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[21].is_input_$_AND__Y_B  to \gen_gpios[21]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[21].r_edge_$_AND__Y_B  to \gen_gpios[21]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[21].serial_d  to \gen_gpios[21]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[22].is_input_$_AND__Y_B  to \gen_gpios[22]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[22].r_edge_$_AND__Y_B  to \gen_gpios[22]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[22].serial_d  to \gen_gpios[22]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[23].is_input_$_AND__Y_B  to \gen_gpios[23]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[23].r_edge_$_AND__Y_B  to \gen_gpios[23]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[23].serial_d  to \gen_gpios[23]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[24].is_input_$_AND__Y_B  to \gen_gpios[24]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[24].r_edge_$_AND__Y_B  to \gen_gpios[24]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[24].serial_d  to \gen_gpios[24]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[25].is_input_$_AND__Y_B  to \gen_gpios[25]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[25].r_edge_$_AND__Y_B  to \gen_gpios[25]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[25].serial_d  to \gen_gpios[25]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[26].is_input_$_AND__Y_B  to \gen_gpios[26]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[26].r_edge_$_AND__Y_B  to \gen_gpios[26]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[26].serial_d  to \gen_gpios[26]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[27].is_input_$_AND__Y_B  to \gen_gpios[27]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[27].r_edge_$_AND__Y_B  to \gen_gpios[27]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[27].serial_d  to \gen_gpios[27]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[28].is_input_$_AND__Y_B  to \gen_gpios[28]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[28].r_edge_$_AND__Y_B  to \gen_gpios[28]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[28].serial_d  to \gen_gpios[28]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[29].is_input_$_AND__Y_B  to \gen_gpios[29]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[29].r_edge_$_AND__Y_B  to \gen_gpios[29]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[29].serial_d  to \gen_gpios[29]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[2].is_input_$_AND__Y_B  to \gen_gpios[2]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[2].r_edge_$_AND__Y_B  to \gen_gpios[2]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[2].serial_d  to \gen_gpios[2]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[30].is_input_$_AND__Y_B  to \gen_gpios[30]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[30].r_edge_$_AND__Y_B  to \gen_gpios[30]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[30].serial_d  to \gen_gpios[30]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[31].is_input_$_AND__Y_B  to \gen_gpios[31]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[31].r_edge_$_AND__Y_B  to \gen_gpios[31]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[31].serial_d  to \gen_gpios[31]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[3].is_input_$_AND__Y_B  to \gen_gpios[3]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[3].r_edge_$_AND__Y_B  to \gen_gpios[3]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[3].serial_d  to \gen_gpios[3]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[4].is_input_$_AND__Y_B  to \gen_gpios[4]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[4].r_edge_$_AND__Y_B  to \gen_gpios[4]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[4].serial_d  to \gen_gpios[4]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[5].is_input_$_AND__Y_B  to \gen_gpios[5]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[5].r_edge_$_AND__Y_B  to \gen_gpios[5]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[5].serial_d  to \gen_gpios[5]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[6].is_input_$_AND__Y_B  to \gen_gpios[6]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[6].r_edge_$_AND__Y_B  to \gen_gpios[6]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[6].serial_d  to \gen_gpios[6]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[7].is_input_$_AND__Y_B  to \gen_gpios[7]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[7].r_edge_$_AND__Y_B  to \gen_gpios[7]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[7].serial_d  to \gen_gpios[7]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[8].is_input_$_AND__Y_B  to \gen_gpios[8]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[8].r_edge_$_AND__Y_B  to \gen_gpios[8]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[8].serial_d  to \gen_gpios[8]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[9].is_input_$_AND__Y_B  to \gen_gpios[9]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[9].r_edge_$_AND__Y_B  to \gen_gpios[9]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \gen_gpios[9].serial_d  to \gen_gpios[9]_serial_d  
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_0_  to i_reg_file_new_reg_0_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_10_  to i_reg_file_new_reg_10_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_11_  to i_reg_file_new_reg_11_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_12_  to i_reg_file_new_reg_12_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_13_  to i_reg_file_new_reg_13_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_14_  to i_reg_file_new_reg_14_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_15_  to i_reg_file_new_reg_15_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_16_  to i_reg_file_new_reg_16_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_17_  to i_reg_file_new_reg_17_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_18_  to i_reg_file_new_reg_18_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_192_  to i_reg_file_new_reg_192_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_193_  to i_reg_file_new_reg_193_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_194_  to i_reg_file_new_reg_194_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_195_  to i_reg_file_new_reg_195_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_196_  to i_reg_file_new_reg_196_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_197_  to i_reg_file_new_reg_197_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_198_  to i_reg_file_new_reg_198_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_199_  to i_reg_file_new_reg_199_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_19_  to i_reg_file_new_reg_19_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_1_  to i_reg_file_new_reg_1_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_200_  to i_reg_file_new_reg_200_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_201_  to i_reg_file_new_reg_201_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_202_  to i_reg_file_new_reg_202_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_203_  to i_reg_file_new_reg_203_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_204_  to i_reg_file_new_reg_204_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_205_  to i_reg_file_new_reg_205_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_206_  to i_reg_file_new_reg_206_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_207_  to i_reg_file_new_reg_207_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_208_  to i_reg_file_new_reg_208_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_209_  to i_reg_file_new_reg_209_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_20_  to i_reg_file_new_reg_20_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_210_  to i_reg_file_new_reg_210_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_211_  to i_reg_file_new_reg_211_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_212_  to i_reg_file_new_reg_212_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_213_  to i_reg_file_new_reg_213_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_214_  to i_reg_file_new_reg_214_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_215_  to i_reg_file_new_reg_215_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_216_  to i_reg_file_new_reg_216_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_217_  to i_reg_file_new_reg_217_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_218_  to i_reg_file_new_reg_218_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_219_  to i_reg_file_new_reg_219_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_21_  to i_reg_file_new_reg_21_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_220_  to i_reg_file_new_reg_220_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_221_  to i_reg_file_new_reg_221_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_222_  to i_reg_file_new_reg_222_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_223_  to i_reg_file_new_reg_223_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_224_  to i_reg_file_new_reg_224_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_225_  to i_reg_file_new_reg_225_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_226_  to i_reg_file_new_reg_226_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_227_  to i_reg_file_new_reg_227_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_228_  to i_reg_file_new_reg_228_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_229_  to i_reg_file_new_reg_229_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_22_  to i_reg_file_new_reg_22_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_230_  to i_reg_file_new_reg_230_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_231_  to i_reg_file_new_reg_231_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_232_  to i_reg_file_new_reg_232_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_233_  to i_reg_file_new_reg_233_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_234_  to i_reg_file_new_reg_234_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_235_  to i_reg_file_new_reg_235_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_236_  to i_reg_file_new_reg_236_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_237_  to i_reg_file_new_reg_237_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_238_  to i_reg_file_new_reg_238_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_239_  to i_reg_file_new_reg_239_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_23_  to i_reg_file_new_reg_23_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_240_  to i_reg_file_new_reg_240_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_241_  to i_reg_file_new_reg_241_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_242_  to i_reg_file_new_reg_242_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_243_  to i_reg_file_new_reg_243_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_244_  to i_reg_file_new_reg_244_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_245_  to i_reg_file_new_reg_245_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_246_  to i_reg_file_new_reg_246_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_247_  to i_reg_file_new_reg_247_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_248_  to i_reg_file_new_reg_248_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_249_  to i_reg_file_new_reg_249_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_24_  to i_reg_file_new_reg_24_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_250_  to i_reg_file_new_reg_250_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_251_  to i_reg_file_new_reg_251_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_252_  to i_reg_file_new_reg_252_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_253_  to i_reg_file_new_reg_253_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_254_  to i_reg_file_new_reg_254_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_255_  to i_reg_file_new_reg_255_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_25_  to i_reg_file_new_reg_25_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_26_  to i_reg_file_new_reg_26_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_27_  to i_reg_file_new_reg_27_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_28_  to i_reg_file_new_reg_28_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_29_  to i_reg_file_new_reg_29_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_2_  to i_reg_file_new_reg_2_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_30_  to i_reg_file_new_reg_30_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_31_  to i_reg_file_new_reg_31_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_3_  to i_reg_file_new_reg_3_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_4_  to i_reg_file_new_reg_4_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_5_  to i_reg_file_new_reg_5_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_64_  to i_reg_file_new_reg_64_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_65_  to i_reg_file_new_reg_65_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_66_  to i_reg_file_new_reg_66_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_67_  to i_reg_file_new_reg_67_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_68_  to i_reg_file_new_reg_68_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_69_  to i_reg_file_new_reg_69_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_6_  to i_reg_file_new_reg_6_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_70_  to i_reg_file_new_reg_70_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_71_  to i_reg_file_new_reg_71_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_72_  to i_reg_file_new_reg_72_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_73_  to i_reg_file_new_reg_73_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_74_  to i_reg_file_new_reg_74_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_75_  to i_reg_file_new_reg_75_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_76_  to i_reg_file_new_reg_76_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_77_  to i_reg_file_new_reg_77_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_78_  to i_reg_file_new_reg_78_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_79_  to i_reg_file_new_reg_79_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_7_  to i_reg_file_new_reg_7_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_80_  to i_reg_file_new_reg_80_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_81_  to i_reg_file_new_reg_81_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_82_  to i_reg_file_new_reg_82_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_83_  to i_reg_file_new_reg_83_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_84_  to i_reg_file_new_reg_84_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_85_  to i_reg_file_new_reg_85_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_86_  to i_reg_file_new_reg_86_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_87_  to i_reg_file_new_reg_87_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_88_  to i_reg_file_new_reg_88_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_89_  to i_reg_file_new_reg_89_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_8_  to i_reg_file_new_reg_8_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_90_  to i_reg_file_new_reg_90_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_91_  to i_reg_file_new_reg_91_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_92_  to i_reg_file_new_reg_92_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_93_  to i_reg_file_new_reg_93_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_94_  to i_reg_file_new_reg_94_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_95_  to i_reg_file_new_reg_95_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.new_reg_9_  to i_reg_file_new_reg_9_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.obi_read_request_$_AND__Y_B  to i_reg_file_obi_read_request_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_0_  to i_reg_file_read_addr_q_0_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_1_  to i_reg_file_read_addr_q_1_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_2_  to i_reg_file_read_addr_q_2_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_3_  to i_reg_file_read_addr_q_3_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_4_  to i_reg_file_read_addr_q_4_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_5_  to i_reg_file_read_addr_q_5_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_5__$_NOT__A_Y  to i_reg_file_read_addr_q_5__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_6_  to i_reg_file_read_addr_q_6_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_6__$_NOT__A_Y  to i_reg_file_read_addr_q_6__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_7_  to i_reg_file_read_addr_q_7_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_7__$_NOT__A_Y  to i_reg_file_read_addr_q_7__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_8_  to i_reg_file_read_addr_q_8_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.read_addr_q_9_  to i_reg_file_read_addr_q_9_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_102_  to i_reg_file_reg2hw_102_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_106_  to i_reg_file_reg2hw_106_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_109_  to i_reg_file_reg2hw_109_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_113_  to i_reg_file_reg2hw_113_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_116_  to i_reg_file_reg2hw_116_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_11_  to i_reg_file_reg2hw_11_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_120_  to i_reg_file_reg2hw_120_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_123_  to i_reg_file_reg2hw_123_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_127_  to i_reg_file_reg2hw_127_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_130_  to i_reg_file_reg2hw_130_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_134_  to i_reg_file_reg2hw_134_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_137_  to i_reg_file_reg2hw_137_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_141_  to i_reg_file_reg2hw_141_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_144_  to i_reg_file_reg2hw_144_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_148_  to i_reg_file_reg2hw_148_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_151_  to i_reg_file_reg2hw_151_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_155_  to i_reg_file_reg2hw_155_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_158_  to i_reg_file_reg2hw_158_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_15_  to i_reg_file_reg2hw_15_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_162_  to i_reg_file_reg2hw_162_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_165_  to i_reg_file_reg2hw_165_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_169_  to i_reg_file_reg2hw_169_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_172_  to i_reg_file_reg2hw_172_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_176_  to i_reg_file_reg2hw_176_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_179_  to i_reg_file_reg2hw_179_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_183_  to i_reg_file_reg2hw_183_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_186_  to i_reg_file_reg2hw_186_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_18_  to i_reg_file_reg2hw_18_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_190_  to i_reg_file_reg2hw_190_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_193_  to i_reg_file_reg2hw_193_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_197_  to i_reg_file_reg2hw_197_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_1_  to i_reg_file_reg2hw_1_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_200_  to i_reg_file_reg2hw_200_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_204_  to i_reg_file_reg2hw_204_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_207_  to i_reg_file_reg2hw_207_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_211_  to i_reg_file_reg2hw_211_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_214_  to i_reg_file_reg2hw_214_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_218_  to i_reg_file_reg2hw_218_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_221_  to i_reg_file_reg2hw_221_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_22_  to i_reg_file_reg2hw_22_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_25_  to i_reg_file_reg2hw_25_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_29_  to i_reg_file_reg2hw_29_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_32_  to i_reg_file_reg2hw_32_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_36_  to i_reg_file_reg2hw_36_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_39_  to i_reg_file_reg2hw_39_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_43_  to i_reg_file_reg2hw_43_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_46_  to i_reg_file_reg2hw_46_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_4_  to i_reg_file_reg2hw_4_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_50_  to i_reg_file_reg2hw_50_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_53_  to i_reg_file_reg2hw_53_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_57_  to i_reg_file_reg2hw_57_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_60_  to i_reg_file_reg2hw_60_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_64_  to i_reg_file_reg2hw_64_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_67_  to i_reg_file_reg2hw_67_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_71_  to i_reg_file_reg2hw_71_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_74_  to i_reg_file_reg2hw_74_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_78_  to i_reg_file_reg2hw_78_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_81_  to i_reg_file_reg2hw_81_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_85_  to i_reg_file_reg2hw_85_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_88_  to i_reg_file_reg2hw_88_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_8_  to i_reg_file_reg2hw_8_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_92_  to i_reg_file_reg2hw_92_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_95_  to i_reg_file_reg2hw_95_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg2hw_99_  to i_reg_file_reg2hw_99_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_128_  to i_reg_file_reg_d_128_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_129_  to i_reg_file_reg_d_129_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_130_  to i_reg_file_reg_d_130_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_131_  to i_reg_file_reg_d_131_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_132_  to i_reg_file_reg_d_132_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_133_  to i_reg_file_reg_d_133_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_134_  to i_reg_file_reg_d_134_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_135_  to i_reg_file_reg_d_135_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_136_  to i_reg_file_reg_d_136_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_137_  to i_reg_file_reg_d_137_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_138_  to i_reg_file_reg_d_138_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_139_  to i_reg_file_reg_d_139_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_140_  to i_reg_file_reg_d_140_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_141_  to i_reg_file_reg_d_141_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_142_  to i_reg_file_reg_d_142_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_143_  to i_reg_file_reg_d_143_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_144_  to i_reg_file_reg_d_144_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_145_  to i_reg_file_reg_d_145_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_146_  to i_reg_file_reg_d_146_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_147_  to i_reg_file_reg_d_147_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_148_  to i_reg_file_reg_d_148_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_149_  to i_reg_file_reg_d_149_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_150_  to i_reg_file_reg_d_150_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_151_  to i_reg_file_reg_d_151_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_152_  to i_reg_file_reg_d_152_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_153_  to i_reg_file_reg_d_153_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_154_  to i_reg_file_reg_d_154_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_155_  to i_reg_file_reg_d_155_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_156_  to i_reg_file_reg_d_156_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_157_  to i_reg_file_reg_d_157_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_158_  to i_reg_file_reg_d_158_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_159_  to i_reg_file_reg_d_159_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_32_  to i_reg_file_reg_d_32_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_33_  to i_reg_file_reg_d_33_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_34_  to i_reg_file_reg_d_34_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_35_  to i_reg_file_reg_d_35_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_36_  to i_reg_file_reg_d_36_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_37_  to i_reg_file_reg_d_37_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_38_  to i_reg_file_reg_d_38_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_39_  to i_reg_file_reg_d_39_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_40_  to i_reg_file_reg_d_40_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_41_  to i_reg_file_reg_d_41_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_42_  to i_reg_file_reg_d_42_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_43_  to i_reg_file_reg_d_43_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_44_  to i_reg_file_reg_d_44_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_45_  to i_reg_file_reg_d_45_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_46_  to i_reg_file_reg_d_46_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_47_  to i_reg_file_reg_d_47_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_48_  to i_reg_file_reg_d_48_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_49_  to i_reg_file_reg_d_49_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_50_  to i_reg_file_reg_d_50_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_51_  to i_reg_file_reg_d_51_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_52_  to i_reg_file_reg_d_52_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_53_  to i_reg_file_reg_d_53_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_54_  to i_reg_file_reg_d_54_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_55_  to i_reg_file_reg_d_55_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_56_  to i_reg_file_reg_d_56_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_57_  to i_reg_file_reg_d_57_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_58_  to i_reg_file_reg_d_58_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_59_  to i_reg_file_reg_d_59_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_60_  to i_reg_file_reg_d_60_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_61_  to i_reg_file_reg_d_61_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_62_  to i_reg_file_reg_d_62_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_d_63_  to i_reg_file_reg_d_63_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_160_  to i_reg_file_reg_q_160_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_161_  to i_reg_file_reg_q_161_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_162_  to i_reg_file_reg_q_162_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_163_  to i_reg_file_reg_q_163_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_164_  to i_reg_file_reg_q_164_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_165_  to i_reg_file_reg_q_165_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_166_  to i_reg_file_reg_q_166_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_167_  to i_reg_file_reg_q_167_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_168_  to i_reg_file_reg_q_168_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_169_  to i_reg_file_reg_q_169_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_170_  to i_reg_file_reg_q_170_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_171_  to i_reg_file_reg_q_171_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_172_  to i_reg_file_reg_q_172_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_173_  to i_reg_file_reg_q_173_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_174_  to i_reg_file_reg_q_174_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_175_  to i_reg_file_reg_q_175_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_176_  to i_reg_file_reg_q_176_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_177_  to i_reg_file_reg_q_177_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_178_  to i_reg_file_reg_q_178_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_179_  to i_reg_file_reg_q_179_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_180_  to i_reg_file_reg_q_180_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_181_  to i_reg_file_reg_q_181_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_182_  to i_reg_file_reg_q_182_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_183_  to i_reg_file_reg_q_183_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_184_  to i_reg_file_reg_q_184_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_185_  to i_reg_file_reg_q_185_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_186_  to i_reg_file_reg_q_186_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_187_  to i_reg_file_reg_q_187_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_188_  to i_reg_file_reg_q_188_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_189_  to i_reg_file_reg_q_189_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_190_  to i_reg_file_reg_q_190_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.reg_q_191_  to i_reg_file_reg_q_191_ 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.w_err_d  to i_reg_file_w_err_d 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.w_err_q  to i_reg_file_w_err_q 
[08/27 23:57:22    290s] update cell \gpio$croc_chip.i_croc_soc.i_croc.i_gpio , net name from \i_reg_file.we_q  to i_reg_file_we_q 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.PENABLE  to i_apb_uart_PENABLE 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.BAUDTICK  to i_apb_uart_UART_BG16_BAUDTICK 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.BAUDTICK_reg_D  to i_apb_uart_UART_BG16_BAUDTICK_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_0_  to i_apb_uart_UART_BG16_DIVIDER_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_10_  to i_apb_uart_UART_BG16_DIVIDER_10_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_11_  to i_apb_uart_UART_BG16_DIVIDER_11_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_11__$_NOT__A_Y  to i_apb_uart_UART_BG16_DIVIDER_11__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_12_  to i_apb_uart_UART_BG16_DIVIDER_12_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_13_  to i_apb_uart_UART_BG16_DIVIDER_13_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_13__$_NOT__A_Y  to i_apb_uart_UART_BG16_DIVIDER_13__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_14_  to i_apb_uart_UART_BG16_DIVIDER_14_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_14__$_NOT__A_Y  to i_apb_uart_UART_BG16_DIVIDER_14__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_15_  to i_apb_uart_UART_BG16_DIVIDER_15_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_15__$_NOT__A_Y  to i_apb_uart_UART_BG16_DIVIDER_15__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_1_  to i_apb_uart_UART_BG16_DIVIDER_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_1__$_NOT__A_Y  to i_apb_uart_UART_BG16_DIVIDER_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_2_  to i_apb_uart_UART_BG16_DIVIDER_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_3_  to i_apb_uart_UART_BG16_DIVIDER_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_3__$_NOT__A_Y  to i_apb_uart_UART_BG16_DIVIDER_3__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_4_  to i_apb_uart_UART_BG16_DIVIDER_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_5_  to i_apb_uart_UART_BG16_DIVIDER_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_5__$_NOT__A_Y  to i_apb_uart_UART_BG16_DIVIDER_5__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_6_  to i_apb_uart_UART_BG16_DIVIDER_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_7_  to i_apb_uart_UART_BG16_DIVIDER_7_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_7__$_NOT__A_Y  to i_apb_uart_UART_BG16_DIVIDER_7__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_8_  to i_apb_uart_UART_BG16_DIVIDER_8_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_9_  to i_apb_uart_UART_BG16_DIVIDER_9_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.DIVIDER_9__$_NOT__A_Y  to i_apb_uart_UART_BG16_DIVIDER_9__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_0_  to i_apb_uart_UART_BG16_iCounter_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_0__reg_D_$_MUX__Y_B_$_MUX__Y_A  to i_apb_uart_UART_BG16_iCounter_0__reg_D_$_MUX__Y_B_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_10_  to i_apb_uart_UART_BG16_iCounter_10_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_10__reg_D_$_MUX__Y_A_$_XOR__Y_A  to i_apb_uart_UART_BG16_iCounter_10__reg_D_$_MUX__Y_A_$_XOR__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_11_  to i_apb_uart_UART_BG16_iCounter_11_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_11__$_NOT__A_Y  to i_apb_uart_UART_BG16_iCounter_11__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_11__$_NOT__A_Y_$_AND__A_B  to i_apb_uart_UART_BG16_iCounter_11__$_NOT__A_Y_$_AND__A_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_12_  to i_apb_uart_UART_BG16_iCounter_12_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_12__reg_D_$_MUX__Y_A_$_XOR__Y_A  to i_apb_uart_UART_BG16_iCounter_12__reg_D_$_MUX__Y_A_$_XOR__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_13_  to i_apb_uart_UART_BG16_iCounter_13_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_13__$_NOT__A_Y  to i_apb_uart_UART_BG16_iCounter_13__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_13__$_NOT__A_Y_$_AND__A_B  to i_apb_uart_UART_BG16_iCounter_13__$_NOT__A_Y_$_AND__A_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_14_  to i_apb_uart_UART_BG16_iCounter_14_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_14__$_NOT__A_Y  to i_apb_uart_UART_BG16_iCounter_14__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_15_  to i_apb_uart_UART_BG16_iCounter_15_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_15__$_NOT__A_Y  to i_apb_uart_UART_BG16_iCounter_15__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_1_  to i_apb_uart_UART_BG16_iCounter_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_1__$_NOT__A_Y  to i_apb_uart_UART_BG16_iCounter_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_1__$_OR__A_Y_$_XOR__B_A  to i_apb_uart_UART_BG16_iCounter_1__$_OR__A_Y_$_XOR__B_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_2_  to i_apb_uart_UART_BG16_iCounter_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_2__reg_D_$_MUX__Y_A_$_XOR__Y_A  to i_apb_uart_UART_BG16_iCounter_2__reg_D_$_MUX__Y_A_$_XOR__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_3_  to i_apb_uart_UART_BG16_iCounter_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_3__$_NOT__A_Y  to i_apb_uart_UART_BG16_iCounter_3__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_4_  to i_apb_uart_UART_BG16_iCounter_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_4__reg_D_$_MUX__Y_A_$_XOR__Y_A  to i_apb_uart_UART_BG16_iCounter_4__reg_D_$_MUX__Y_A_$_XOR__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_5_  to i_apb_uart_UART_BG16_iCounter_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_5__$_NOT__A_Y  to i_apb_uart_UART_BG16_iCounter_5__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_5__$_NOT__A_Y_$_AND__A_B  to i_apb_uart_UART_BG16_iCounter_5__$_NOT__A_Y_$_AND__A_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_6_  to i_apb_uart_UART_BG16_iCounter_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_6__reg_D_$_MUX__Y_A_$_XOR__Y_A  to i_apb_uart_UART_BG16_iCounter_6__reg_D_$_MUX__Y_A_$_XOR__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_7_  to i_apb_uart_UART_BG16_iCounter_7_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_7__$_NOT__A_Y  to i_apb_uart_UART_BG16_iCounter_7__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_7__$_NOT__A_Y_$_AND__A_B  to i_apb_uart_UART_BG16_iCounter_7__$_NOT__A_Y_$_AND__A_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_8_  to i_apb_uart_UART_BG16_iCounter_8_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_8__reg_D_$_MUX__Y_A_$_XOR__Y_A  to i_apb_uart_UART_BG16_iCounter_8__reg_D_$_MUX__Y_A_$_XOR__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_9_  to i_apb_uart_UART_BG16_iCounter_9_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_9__$_NOT__A_Y  to i_apb_uart_UART_BG16_iCounter_9__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG16.iCounter_9__$_NOT__A_Y_$_AND__A_B  to i_apb_uart_UART_BG16_iCounter_9__$_NOT__A_Y_$_AND__A_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG2.Q  to i_apb_uart_UART_BG2_Q 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG2.Q_reg_D  to i_apb_uart_UART_BG2_Q_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG2.iCounter_0_  to i_apb_uart_UART_BG2_iCounter_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG2.iCounter_0__reg_D_$_MUX__Y_B  to i_apb_uart_UART_BG2_iCounter_0__reg_D_$_MUX__Y_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG2.iCounter_1_  to i_apb_uart_UART_BG2_iCounter_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG2.iCounter_1__$_NOT__A_Y  to i_apb_uart_UART_BG2_iCounter_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG2.iCounter_2_  to i_apb_uart_UART_BG2_iCounter_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BG2.iCounter_2__$_NOT__A_Y  to i_apb_uart_UART_BG2_iCounter_2__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BIDET.D  to i_apb_uart_UART_BIDET_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BIDET.RE_$_AND__Y_A  to i_apb_uart_UART_BIDET_RE_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_BIDET.iDd  to i_apb_uart_UART_BIDET_iDd 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_CTS.D  to i_apb_uart_UART_ED_CTS_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_CTS.RE_$_AND__Y_A  to i_apb_uart_UART_ED_CTS_RE_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_CTS.iDd  to i_apb_uart_UART_ED_CTS_iDd 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_DCD.D  to i_apb_uart_UART_ED_DCD_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_DCD.RE_$_AND__Y_A  to i_apb_uart_UART_ED_DCD_RE_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_DCD.iDd  to i_apb_uart_UART_ED_DCD_iDd 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_DSR.D  to i_apb_uart_UART_ED_DSR_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_DSR.RE_$_AND__Y_A  to i_apb_uart_UART_ED_DSR_RE_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_DSR.iDd  to i_apb_uart_UART_ED_DSR_iDd 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_RI.D  to i_apb_uart_UART_ED_RI_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_RI.D_$_OR__Y_B_$_AND__Y_A  to i_apb_uart_UART_ED_RI_D_$_OR__Y_B_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_ED_RI.iDd  to i_apb_uart_UART_ED_RI_iDd 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_FEDET.D  to i_apb_uart_UART_FEDET_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_FEDET.RE_$_AND__Y_A  to i_apb_uart_UART_FEDET_RE_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_FEDET.iDd  to i_apb_uart_UART_FEDET_iDd 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_CTS.D  to i_apb_uart_UART_IF_CTS_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_CTS.D_$_NOT__A_Y  to i_apb_uart_UART_IF_CTS_D_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_CTS.Q  to i_apb_uart_UART_IF_CTS_Q 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_CTS.Q_$_NOT__A_Y  to i_apb_uart_UART_IF_CTS_Q_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_CTS.Q_reg_D  to i_apb_uart_UART_IF_CTS_Q_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_CTS.iCount_0_  to i_apb_uart_UART_IF_CTS_iCount_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_CTS.iCount_0__reg_D  to i_apb_uart_UART_IF_CTS_iCount_0__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_CTS.iCount_1_  to i_apb_uart_UART_IF_CTS_iCount_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_CTS.iCount_1__$_NOT__A_Y  to i_apb_uart_UART_IF_CTS_iCount_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DCD.D  to i_apb_uart_UART_IF_DCD_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DCD.D_$_NOT__A_Y  to i_apb_uart_UART_IF_DCD_D_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DCD.Q  to i_apb_uart_UART_IF_DCD_Q 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DCD.Q_$_NOT__A_Y  to i_apb_uart_UART_IF_DCD_Q_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DCD.Q_reg_D  to i_apb_uart_UART_IF_DCD_Q_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DCD.iCount_0_  to i_apb_uart_UART_IF_DCD_iCount_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DCD.iCount_0__reg_D  to i_apb_uart_UART_IF_DCD_iCount_0__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DCD.iCount_1_  to i_apb_uart_UART_IF_DCD_iCount_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DCD.iCount_1__$_NOT__A_Y  to i_apb_uart_UART_IF_DCD_iCount_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DSR.D  to i_apb_uart_UART_IF_DSR_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DSR.D_$_NOT__A_Y  to i_apb_uart_UART_IF_DSR_D_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DSR.Q  to i_apb_uart_UART_IF_DSR_Q 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DSR.Q_$_NOT__A_Y  to i_apb_uart_UART_IF_DSR_Q_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DSR.Q_reg_D  to i_apb_uart_UART_IF_DSR_Q_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DSR.iCount_0_  to i_apb_uart_UART_IF_DSR_iCount_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DSR.iCount_0__reg_D  to i_apb_uart_UART_IF_DSR_iCount_0__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DSR.iCount_1_  to i_apb_uart_UART_IF_DSR_iCount_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_DSR.iCount_1__$_NOT__A_Y  to i_apb_uart_UART_IF_DSR_iCount_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_RI.D  to i_apb_uart_UART_IF_RI_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_RI.D_$_NOT__A_Y  to i_apb_uart_UART_IF_RI_D_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_RI.Q  to i_apb_uart_UART_IF_RI_Q 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_RI.Q_$_NOT__A_Y  to i_apb_uart_UART_IF_RI_Q_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_RI.Q_reg_D  to i_apb_uart_UART_IF_RI_Q_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_RI.iCount_0_  to i_apb_uart_UART_IF_RI_iCount_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_RI.iCount_0__reg_D  to i_apb_uart_UART_IF_RI_iCount_0__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_RI.iCount_1_  to i_apb_uart_UART_IF_RI_iCount_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IF_RI.iCount_1__$_NOT__A_Y  to i_apb_uart_UART_IF_RI_iCount_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.AFE  to i_apb_uart_UART_IIC_AFE 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.CTI  to i_apb_uart_UART_IIC_CTI 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.CTI_reg_D  to i_apb_uart_UART_IIC_CTI_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IER_0_  to i_apb_uart_UART_IIC_IER_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IER_1_  to i_apb_uart_UART_IIC_IER_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IER_2_  to i_apb_uart_UART_IIC_IER_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IER_3_  to i_apb_uart_UART_IIC_IER_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IIR_0_  to i_apb_uart_UART_IIC_IIR_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IIR_1_  to i_apb_uart_UART_IIC_IIR_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IIR_1__$_NOT__A_Y  to i_apb_uart_UART_IIC_IIR_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IIR_1__reg_D  to i_apb_uart_UART_IIC_IIR_1__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IIR_2_  to i_apb_uart_UART_IIC_IIR_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IIR_2__reg_D  to i_apb_uart_UART_IIC_IIR_2__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IIR_3_  to i_apb_uart_UART_IIC_IIR_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.IIR_3__reg_D  to i_apb_uart_UART_IIC_IIR_3__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.THI  to i_apb_uart_UART_IIC_THI 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC.THI_reg_D  to i_apb_uart_UART_IIC_THI_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC_THRE_ED.D  to i_apb_uart_UART_IIC_THRE_ED_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC_THRE_ED.RE_$_AND__Y_A  to i_apb_uart_UART_IIC_THRE_ED_RE_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IIC_THRE_ED.iDd  to i_apb_uart_UART_IIC_THRE_ED_iDd 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IS_CTS.iD_0_  to i_apb_uart_UART_IS_CTS_iD_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IS_DCD.iD_0_  to i_apb_uart_UART_IS_DCD_iD_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IS_DSR.iD_0_  to i_apb_uart_UART_IS_DSR_iD_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IS_RI.iD_0_  to i_apb_uart_UART_IS_RI_iD_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IS_SIN.Q  to i_apb_uart_UART_IS_SIN_Q 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_IS_SIN.iD_0_  to i_apb_uart_UART_IS_SIN_iD_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_PEDET.D  to i_apb_uart_UART_PEDET_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_PEDET.RE_$_AND__Y_A  to i_apb_uart_UART_PEDET_RE_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_PEDET.iDd  to i_apb_uart_UART_PEDET_iDd 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RCLK.D  to i_apb_uart_UART_RCLK_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RCLK.D_reg_D  to i_apb_uart_UART_RCLK_D_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RCLK.RE_$_AND__Y_A  to i_apb_uart_UART_RCLK_RE_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RCLK.iDd  to i_apb_uart_UART_RCLK_iDd 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.BI_$_AND__Y_A_$_AND__Y_B  to i_apb_uart_UART_RX_BI_$_AND__Y_A_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.CState_0_  to i_apb_uart_UART_RX_CState_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.CState_0__$_NOT__A_Y  to i_apb_uart_UART_RX_CState_0__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.CState_1_  to i_apb_uart_UART_RX_CState_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.CState_1__$_NOT__A_Y  to i_apb_uart_UART_RX_CState_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.CState_1__$_OR__B_Y_$_OR__A_1_B  to i_apb_uart_UART_RX_CState_1__$_OR__B_Y_$_OR__A_1_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.CState_2_  to i_apb_uart_UART_RX_CState_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.DOUT_0_  to i_apb_uart_UART_RX_DOUT_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.DOUT_1_  to i_apb_uart_UART_RX_DOUT_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.DOUT_2_  to i_apb_uart_UART_RX_DOUT_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.DOUT_3_  to i_apb_uart_UART_RX_DOUT_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.DOUT_4_  to i_apb_uart_UART_RX_DOUT_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.DOUT_5_  to i_apb_uart_UART_RX_DOUT_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.DOUT_6_  to i_apb_uart_UART_RX_DOUT_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.DOUT_7_  to i_apb_uart_UART_RX_DOUT_7_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.EPS  to i_apb_uart_UART_RX_EPS 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.NState_0_  to i_apb_uart_UART_RX_NState_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.NState_1_  to i_apb_uart_UART_RX_NState_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.NState_1__$_MUX__Y_B_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B  to i_apb_uart_UART_RX_NState_1__$_MUX__Y_B_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.NState_2_  to i_apb_uart_UART_RX_NState_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.NState_2__$_MUX__Y_B_$_OR__Y_B_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B  to i_apb_uart_UART_RX_NState_2__$_MUX__Y_B_$_OR__Y_B_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.PE  to i_apb_uart_UART_RX_PE 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.PEN  to i_apb_uart_UART_RX_PEN 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.PE_reg_D  to i_apb_uart_UART_RX_PE_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_BRC.OVERFLOW  to i_apb_uart_UART_RX_RX_BRC_OVERFLOW 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_BRC.Q_0_  to i_apb_uart_UART_RX_RX_BRC_Q_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_BRC.Q_0__$_NOT__A_Y  to i_apb_uart_UART_RX_RX_BRC_Q_0__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_BRC.Q_1_  to i_apb_uart_UART_RX_RX_BRC_Q_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_BRC.Q_2_  to i_apb_uart_UART_RX_RX_BRC_Q_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_BRC.Q_3_  to i_apb_uart_UART_RX_RX_BRC_Q_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_IFSB.Q  to i_apb_uart_UART_RX_RX_IFSB_Q 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_IFSB.Q_$_NOT__A_Y  to i_apb_uart_UART_RX_RX_IFSB_Q_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_IFSB.Q_reg_D  to i_apb_uart_UART_RX_RX_IFSB_Q_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_IFSB.iCount_0_  to i_apb_uart_UART_RX_RX_IFSB_iCount_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_IFSB.iCount_0__reg_D  to i_apb_uart_UART_RX_RX_IFSB_iCount_0__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_IFSB.iCount_1_  to i_apb_uart_UART_RX_RX_IFSB_iCount_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_IFSB.iCount_2_  to i_apb_uart_UART_RX_RX_IFSB_iCount_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_IFSB.iCount_2__$_NOT__A_Y  to i_apb_uart_UART_RX_RX_IFSB_iCount_2__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.Q  to i_apb_uart_UART_RX_RX_MVF_Q 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.Q_reg_D  to i_apb_uart_UART_RX_RX_MVF_Q_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.iCounter_0_  to i_apb_uart_UART_RX_RX_MVF_iCounter_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.iCounter_0__reg_D_$_MUX__Y_A  to i_apb_uart_UART_RX_RX_MVF_iCounter_0__reg_D_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.iCounter_0__reg_D_$_MUX__Y_A_$_AND__B_Y_$_OR__B_A  to i_apb_uart_UART_RX_RX_MVF_iCounter_0__reg_D_$_MUX__Y_A_$_AND__B_Y_$_OR__B_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.iCounter_1_  to i_apb_uart_UART_RX_RX_MVF_iCounter_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.iCounter_2_  to i_apb_uart_UART_RX_RX_MVF_iCounter_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.iCounter_3_  to i_apb_uart_UART_RX_RX_MVF_iCounter_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.iCounter_4_  to i_apb_uart_UART_RX_RX_MVF_iCounter_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.iCounter_4__$_NOT__A_Y  to i_apb_uart_UART_RX_RX_MVF_iCounter_4__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.iCounter_4__$_NOT__A_Y_$_AND__A_B_$_OR__Y_A  to i_apb_uart_UART_RX_RX_MVF_iCounter_4__$_NOT__A_Y_$_AND__A_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.RX_MVF.iCounter_4__$_NOT__A_Y_$_AND__B_A_$_AND__Y_B_$_AND__Y_B  to i_apb_uart_UART_RX_RX_MVF_iCounter_4__$_NOT__A_Y_$_AND__B_A_$_AND__Y_B_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.SP  to i_apb_uart_UART_RX_SP 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.STB  to i_apb_uart_UART_RX_STB 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.WLS_0_  to i_apb_uart_UART_RX_WLS_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.WLS_1_  to i_apb_uart_UART_RX_WLS_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iBaudStepD  to i_apb_uart_UART_RX_iBaudStepD 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iDataCountFinish_$_OR__Y_B_$_AND__Y_A_$_NOT__Y_A_$_OR__Y_A  to i_apb_uart_UART_RX_iDataCountFinish_$_OR__Y_B_$_AND__Y_A_$_NOT__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iDataCountFinish_$_OR__Y_B_$_AND__Y_A_$_NOT__Y_A_$_OR__Y_B  to i_apb_uart_UART_RX_iDataCountFinish_$_OR__Y_B_$_AND__Y_A_$_NOT__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iDataCountInit_$_OR__Y_A_$_AND__B_A  to i_apb_uart_UART_RX_iDataCountInit_$_OR__Y_A_$_AND__B_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iDataCount_0_  to i_apb_uart_UART_RX_iDataCount_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iDataCount_0__reg_D_$_MUX__Y_A  to i_apb_uart_UART_RX_iDataCount_0__reg_D_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iDataCount_0__reg_D_$_MUX__Y_A_$_OR__A_1_B  to i_apb_uart_UART_RX_iDataCount_0__reg_D_$_MUX__Y_A_$_OR__A_1_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iDataCount_1_  to i_apb_uart_UART_RX_iDataCount_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iDataCount_2_  to i_apb_uart_UART_RX_iDataCount_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iDataCount_3_  to i_apb_uart_UART_RX_iDataCount_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iDataCount_3__$_NOT__A_Y  to i_apb_uart_UART_RX_iDataCount_3__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iDataCount_3__$_OR__B_A  to i_apb_uart_UART_RX_iDataCount_3__$_OR__B_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iParityReceived  to i_apb_uart_UART_RX_iParityReceived 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iParityReceived_reg_D  to i_apb_uart_UART_RX_iParityReceived_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RX.iParity_$_XOR__Y_B  to i_apb_uart_UART_RX_iParity_$_XOR__Y_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.CLEAR  to i_apb_uart_UART_RXFF_CLEAR 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.CLEAR_reg_D  to i_apb_uart_UART_RXFF_CLEAR_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.D_0_  to i_apb_uart_UART_RXFF_D_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.D_10_  to i_apb_uart_UART_RXFF_D_10_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.D_1_  to i_apb_uart_UART_RXFF_D_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.D_2_  to i_apb_uart_UART_RXFF_D_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.D_3_  to i_apb_uart_UART_RXFF_D_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.D_4_  to i_apb_uart_UART_RXFF_D_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.D_5_  to i_apb_uart_UART_RXFF_D_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.D_6_  to i_apb_uart_UART_RXFF_D_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.D_7_  to i_apb_uart_UART_RXFF_D_7_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.D_8_  to i_apb_uart_UART_RXFF_D_8_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.D_9_  to i_apb_uart_UART_RXFF_D_9_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.EMPTY  to i_apb_uart_UART_RXFF_EMPTY 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_0_  to i_apb_uart_UART_RXFF_Q_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_0__reg_D  to i_apb_uart_UART_RXFF_Q_0__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_10_  to i_apb_uart_UART_RXFF_Q_10_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_10__reg_D  to i_apb_uart_UART_RXFF_Q_10__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_1_  to i_apb_uart_UART_RXFF_Q_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_1__reg_D  to i_apb_uart_UART_RXFF_Q_1__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_2_  to i_apb_uart_UART_RXFF_Q_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_2__reg_D  to i_apb_uart_UART_RXFF_Q_2__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_3_  to i_apb_uart_UART_RXFF_Q_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_3__reg_D  to i_apb_uart_UART_RXFF_Q_3__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_4_  to i_apb_uart_UART_RXFF_Q_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_4__reg_D  to i_apb_uart_UART_RXFF_Q_4__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_5_  to i_apb_uart_UART_RXFF_Q_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_5__reg_D  to i_apb_uart_UART_RXFF_Q_5__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_6_  to i_apb_uart_UART_RXFF_Q_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_6__reg_D  to i_apb_uart_UART_RXFF_Q_6__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_7_  to i_apb_uart_UART_RXFF_Q_7_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_7__reg_D  to i_apb_uart_UART_RXFF_Q_7__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_8_  to i_apb_uart_UART_RXFF_Q_8_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_8__reg_D  to i_apb_uart_UART_RXFF_Q_8__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_9_  to i_apb_uart_UART_RXFF_Q_9_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.Q_9__reg_D  to i_apb_uart_UART_RXFF_Q_9__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.USAGE_0_  to i_apb_uart_UART_RXFF_USAGE_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.USAGE_0__reg_D_$_MUX__Y_A  to i_apb_uart_UART_RXFF_USAGE_0__reg_D_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.USAGE_1_  to i_apb_uart_UART_RXFF_USAGE_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.USAGE_2_  to i_apb_uart_UART_RXFF_USAGE_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.USAGE_3_  to i_apb_uart_UART_RXFF_USAGE_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.USAGE_4_  to i_apb_uart_UART_RXFF_USAGE_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.USAGE_5_  to i_apb_uart_UART_RXFF_USAGE_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.WRITE  to i_apb_uart_UART_RXFF_WRITE 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.WRITE_$_NOT__A_Y  to i_apb_uart_UART_RXFF_WRITE_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.WRITE_reg_D  to i_apb_uart_UART_RXFF_WRITE_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_0_  to i_apb_uart_UART_RXFF_iFIFOMem_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_100_  to i_apb_uart_UART_RXFF_iFIFOMem_100_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_101_  to i_apb_uart_UART_RXFF_iFIFOMem_101_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_102_  to i_apb_uart_UART_RXFF_iFIFOMem_102_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_103_  to i_apb_uart_UART_RXFF_iFIFOMem_103_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_104_  to i_apb_uart_UART_RXFF_iFIFOMem_104_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_105_  to i_apb_uart_UART_RXFF_iFIFOMem_105_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_106_  to i_apb_uart_UART_RXFF_iFIFOMem_106_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_107_  to i_apb_uart_UART_RXFF_iFIFOMem_107_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_108_  to i_apb_uart_UART_RXFF_iFIFOMem_108_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_109_  to i_apb_uart_UART_RXFF_iFIFOMem_109_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_10_  to i_apb_uart_UART_RXFF_iFIFOMem_10_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_110_  to i_apb_uart_UART_RXFF_iFIFOMem_110_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_111_  to i_apb_uart_UART_RXFF_iFIFOMem_111_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_112_  to i_apb_uart_UART_RXFF_iFIFOMem_112_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_113_  to i_apb_uart_UART_RXFF_iFIFOMem_113_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_114_  to i_apb_uart_UART_RXFF_iFIFOMem_114_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_115_  to i_apb_uart_UART_RXFF_iFIFOMem_115_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_116_  to i_apb_uart_UART_RXFF_iFIFOMem_116_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_117_  to i_apb_uart_UART_RXFF_iFIFOMem_117_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_118_  to i_apb_uart_UART_RXFF_iFIFOMem_118_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_119_  to i_apb_uart_UART_RXFF_iFIFOMem_119_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_11_  to i_apb_uart_UART_RXFF_iFIFOMem_11_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_120_  to i_apb_uart_UART_RXFF_iFIFOMem_120_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_121_  to i_apb_uart_UART_RXFF_iFIFOMem_121_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_122_  to i_apb_uart_UART_RXFF_iFIFOMem_122_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_123_  to i_apb_uart_UART_RXFF_iFIFOMem_123_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_124_  to i_apb_uart_UART_RXFF_iFIFOMem_124_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_125_  to i_apb_uart_UART_RXFF_iFIFOMem_125_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_126_  to i_apb_uart_UART_RXFF_iFIFOMem_126_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_127_  to i_apb_uart_UART_RXFF_iFIFOMem_127_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_128_  to i_apb_uart_UART_RXFF_iFIFOMem_128_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_129_  to i_apb_uart_UART_RXFF_iFIFOMem_129_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_12_  to i_apb_uart_UART_RXFF_iFIFOMem_12_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_130_  to i_apb_uart_UART_RXFF_iFIFOMem_130_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_131_  to i_apb_uart_UART_RXFF_iFIFOMem_131_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_132_  to i_apb_uart_UART_RXFF_iFIFOMem_132_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_133_  to i_apb_uart_UART_RXFF_iFIFOMem_133_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_134_  to i_apb_uart_UART_RXFF_iFIFOMem_134_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_135_  to i_apb_uart_UART_RXFF_iFIFOMem_135_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_136_  to i_apb_uart_UART_RXFF_iFIFOMem_136_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_137_  to i_apb_uart_UART_RXFF_iFIFOMem_137_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_138_  to i_apb_uart_UART_RXFF_iFIFOMem_138_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_139_  to i_apb_uart_UART_RXFF_iFIFOMem_139_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_13_  to i_apb_uart_UART_RXFF_iFIFOMem_13_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_140_  to i_apb_uart_UART_RXFF_iFIFOMem_140_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_141_  to i_apb_uart_UART_RXFF_iFIFOMem_141_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_142_  to i_apb_uart_UART_RXFF_iFIFOMem_142_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_143_  to i_apb_uart_UART_RXFF_iFIFOMem_143_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_144_  to i_apb_uart_UART_RXFF_iFIFOMem_144_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_145_  to i_apb_uart_UART_RXFF_iFIFOMem_145_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_146_  to i_apb_uart_UART_RXFF_iFIFOMem_146_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_147_  to i_apb_uart_UART_RXFF_iFIFOMem_147_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_148_  to i_apb_uart_UART_RXFF_iFIFOMem_148_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_149_  to i_apb_uart_UART_RXFF_iFIFOMem_149_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_14_  to i_apb_uart_UART_RXFF_iFIFOMem_14_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_150_  to i_apb_uart_UART_RXFF_iFIFOMem_150_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_151_  to i_apb_uart_UART_RXFF_iFIFOMem_151_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_152_  to i_apb_uart_UART_RXFF_iFIFOMem_152_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_153_  to i_apb_uart_UART_RXFF_iFIFOMem_153_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_154_  to i_apb_uart_UART_RXFF_iFIFOMem_154_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_155_  to i_apb_uart_UART_RXFF_iFIFOMem_155_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_156_  to i_apb_uart_UART_RXFF_iFIFOMem_156_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_157_  to i_apb_uart_UART_RXFF_iFIFOMem_157_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_158_  to i_apb_uart_UART_RXFF_iFIFOMem_158_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_159_  to i_apb_uart_UART_RXFF_iFIFOMem_159_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_15_  to i_apb_uart_UART_RXFF_iFIFOMem_15_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_160_  to i_apb_uart_UART_RXFF_iFIFOMem_160_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_161_  to i_apb_uart_UART_RXFF_iFIFOMem_161_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_162_  to i_apb_uart_UART_RXFF_iFIFOMem_162_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_163_  to i_apb_uart_UART_RXFF_iFIFOMem_163_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_164_  to i_apb_uart_UART_RXFF_iFIFOMem_164_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_165_  to i_apb_uart_UART_RXFF_iFIFOMem_165_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_166_  to i_apb_uart_UART_RXFF_iFIFOMem_166_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_167_  to i_apb_uart_UART_RXFF_iFIFOMem_167_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_168_  to i_apb_uart_UART_RXFF_iFIFOMem_168_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_169_  to i_apb_uart_UART_RXFF_iFIFOMem_169_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_16_  to i_apb_uart_UART_RXFF_iFIFOMem_16_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_170_  to i_apb_uart_UART_RXFF_iFIFOMem_170_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_171_  to i_apb_uart_UART_RXFF_iFIFOMem_171_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_172_  to i_apb_uart_UART_RXFF_iFIFOMem_172_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_173_  to i_apb_uart_UART_RXFF_iFIFOMem_173_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_174_  to i_apb_uart_UART_RXFF_iFIFOMem_174_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_175_  to i_apb_uart_UART_RXFF_iFIFOMem_175_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_176_  to i_apb_uart_UART_RXFF_iFIFOMem_176_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_177_  to i_apb_uart_UART_RXFF_iFIFOMem_177_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_178_  to i_apb_uart_UART_RXFF_iFIFOMem_178_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_179_  to i_apb_uart_UART_RXFF_iFIFOMem_179_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_17_  to i_apb_uart_UART_RXFF_iFIFOMem_17_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_180_  to i_apb_uart_UART_RXFF_iFIFOMem_180_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_181_  to i_apb_uart_UART_RXFF_iFIFOMem_181_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_182_  to i_apb_uart_UART_RXFF_iFIFOMem_182_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_183_  to i_apb_uart_UART_RXFF_iFIFOMem_183_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_184_  to i_apb_uart_UART_RXFF_iFIFOMem_184_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_185_  to i_apb_uart_UART_RXFF_iFIFOMem_185_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_186_  to i_apb_uart_UART_RXFF_iFIFOMem_186_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_187_  to i_apb_uart_UART_RXFF_iFIFOMem_187_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_188_  to i_apb_uart_UART_RXFF_iFIFOMem_188_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_189_  to i_apb_uart_UART_RXFF_iFIFOMem_189_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_18_  to i_apb_uart_UART_RXFF_iFIFOMem_18_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_190_  to i_apb_uart_UART_RXFF_iFIFOMem_190_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_191_  to i_apb_uart_UART_RXFF_iFIFOMem_191_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_192_  to i_apb_uart_UART_RXFF_iFIFOMem_192_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_193_  to i_apb_uart_UART_RXFF_iFIFOMem_193_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_194_  to i_apb_uart_UART_RXFF_iFIFOMem_194_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_195_  to i_apb_uart_UART_RXFF_iFIFOMem_195_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_196_  to i_apb_uart_UART_RXFF_iFIFOMem_196_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_197_  to i_apb_uart_UART_RXFF_iFIFOMem_197_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_198_  to i_apb_uart_UART_RXFF_iFIFOMem_198_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_199_  to i_apb_uart_UART_RXFF_iFIFOMem_199_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_19_  to i_apb_uart_UART_RXFF_iFIFOMem_19_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_1_  to i_apb_uart_UART_RXFF_iFIFOMem_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_200_  to i_apb_uart_UART_RXFF_iFIFOMem_200_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_201_  to i_apb_uart_UART_RXFF_iFIFOMem_201_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_202_  to i_apb_uart_UART_RXFF_iFIFOMem_202_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_203_  to i_apb_uart_UART_RXFF_iFIFOMem_203_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_204_  to i_apb_uart_UART_RXFF_iFIFOMem_204_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_205_  to i_apb_uart_UART_RXFF_iFIFOMem_205_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_206_  to i_apb_uart_UART_RXFF_iFIFOMem_206_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_207_  to i_apb_uart_UART_RXFF_iFIFOMem_207_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_208_  to i_apb_uart_UART_RXFF_iFIFOMem_208_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_209_  to i_apb_uart_UART_RXFF_iFIFOMem_209_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_20_  to i_apb_uart_UART_RXFF_iFIFOMem_20_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_210_  to i_apb_uart_UART_RXFF_iFIFOMem_210_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_211_  to i_apb_uart_UART_RXFF_iFIFOMem_211_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_212_  to i_apb_uart_UART_RXFF_iFIFOMem_212_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_213_  to i_apb_uart_UART_RXFF_iFIFOMem_213_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_214_  to i_apb_uart_UART_RXFF_iFIFOMem_214_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_215_  to i_apb_uart_UART_RXFF_iFIFOMem_215_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_216_  to i_apb_uart_UART_RXFF_iFIFOMem_216_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_217_  to i_apb_uart_UART_RXFF_iFIFOMem_217_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_218_  to i_apb_uart_UART_RXFF_iFIFOMem_218_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_219_  to i_apb_uart_UART_RXFF_iFIFOMem_219_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_21_  to i_apb_uart_UART_RXFF_iFIFOMem_21_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_220_  to i_apb_uart_UART_RXFF_iFIFOMem_220_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_221_  to i_apb_uart_UART_RXFF_iFIFOMem_221_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_222_  to i_apb_uart_UART_RXFF_iFIFOMem_222_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_223_  to i_apb_uart_UART_RXFF_iFIFOMem_223_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_224_  to i_apb_uart_UART_RXFF_iFIFOMem_224_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_225_  to i_apb_uart_UART_RXFF_iFIFOMem_225_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_226_  to i_apb_uart_UART_RXFF_iFIFOMem_226_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_227_  to i_apb_uart_UART_RXFF_iFIFOMem_227_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_228_  to i_apb_uart_UART_RXFF_iFIFOMem_228_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_229_  to i_apb_uart_UART_RXFF_iFIFOMem_229_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_22_  to i_apb_uart_UART_RXFF_iFIFOMem_22_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_230_  to i_apb_uart_UART_RXFF_iFIFOMem_230_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_231_  to i_apb_uart_UART_RXFF_iFIFOMem_231_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_232_  to i_apb_uart_UART_RXFF_iFIFOMem_232_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_233_  to i_apb_uart_UART_RXFF_iFIFOMem_233_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_234_  to i_apb_uart_UART_RXFF_iFIFOMem_234_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_235_  to i_apb_uart_UART_RXFF_iFIFOMem_235_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_236_  to i_apb_uart_UART_RXFF_iFIFOMem_236_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_237_  to i_apb_uart_UART_RXFF_iFIFOMem_237_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_238_  to i_apb_uart_UART_RXFF_iFIFOMem_238_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_239_  to i_apb_uart_UART_RXFF_iFIFOMem_239_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_23_  to i_apb_uart_UART_RXFF_iFIFOMem_23_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_240_  to i_apb_uart_UART_RXFF_iFIFOMem_240_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_241_  to i_apb_uart_UART_RXFF_iFIFOMem_241_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_242_  to i_apb_uart_UART_RXFF_iFIFOMem_242_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_243_  to i_apb_uart_UART_RXFF_iFIFOMem_243_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_244_  to i_apb_uart_UART_RXFF_iFIFOMem_244_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_245_  to i_apb_uart_UART_RXFF_iFIFOMem_245_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_246_  to i_apb_uart_UART_RXFF_iFIFOMem_246_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_247_  to i_apb_uart_UART_RXFF_iFIFOMem_247_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_248_  to i_apb_uart_UART_RXFF_iFIFOMem_248_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_249_  to i_apb_uart_UART_RXFF_iFIFOMem_249_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_24_  to i_apb_uart_UART_RXFF_iFIFOMem_24_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_250_  to i_apb_uart_UART_RXFF_iFIFOMem_250_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_251_  to i_apb_uart_UART_RXFF_iFIFOMem_251_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_252_  to i_apb_uart_UART_RXFF_iFIFOMem_252_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_253_  to i_apb_uart_UART_RXFF_iFIFOMem_253_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_254_  to i_apb_uart_UART_RXFF_iFIFOMem_254_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_255_  to i_apb_uart_UART_RXFF_iFIFOMem_255_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_256_  to i_apb_uart_UART_RXFF_iFIFOMem_256_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_257_  to i_apb_uart_UART_RXFF_iFIFOMem_257_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_258_  to i_apb_uart_UART_RXFF_iFIFOMem_258_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_259_  to i_apb_uart_UART_RXFF_iFIFOMem_259_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_25_  to i_apb_uart_UART_RXFF_iFIFOMem_25_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_260_  to i_apb_uart_UART_RXFF_iFIFOMem_260_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_261_  to i_apb_uart_UART_RXFF_iFIFOMem_261_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_262_  to i_apb_uart_UART_RXFF_iFIFOMem_262_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_263_  to i_apb_uart_UART_RXFF_iFIFOMem_263_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_264_  to i_apb_uart_UART_RXFF_iFIFOMem_264_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_265_  to i_apb_uart_UART_RXFF_iFIFOMem_265_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_266_  to i_apb_uart_UART_RXFF_iFIFOMem_266_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_267_  to i_apb_uart_UART_RXFF_iFIFOMem_267_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_268_  to i_apb_uart_UART_RXFF_iFIFOMem_268_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_269_  to i_apb_uart_UART_RXFF_iFIFOMem_269_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_26_  to i_apb_uart_UART_RXFF_iFIFOMem_26_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_270_  to i_apb_uart_UART_RXFF_iFIFOMem_270_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_271_  to i_apb_uart_UART_RXFF_iFIFOMem_271_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_272_  to i_apb_uart_UART_RXFF_iFIFOMem_272_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_273_  to i_apb_uart_UART_RXFF_iFIFOMem_273_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_274_  to i_apb_uart_UART_RXFF_iFIFOMem_274_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_275_  to i_apb_uart_UART_RXFF_iFIFOMem_275_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_276_  to i_apb_uart_UART_RXFF_iFIFOMem_276_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_277_  to i_apb_uart_UART_RXFF_iFIFOMem_277_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_278_  to i_apb_uart_UART_RXFF_iFIFOMem_278_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_279_  to i_apb_uart_UART_RXFF_iFIFOMem_279_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_27_  to i_apb_uart_UART_RXFF_iFIFOMem_27_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_280_  to i_apb_uart_UART_RXFF_iFIFOMem_280_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_281_  to i_apb_uart_UART_RXFF_iFIFOMem_281_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_282_  to i_apb_uart_UART_RXFF_iFIFOMem_282_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_283_  to i_apb_uart_UART_RXFF_iFIFOMem_283_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_284_  to i_apb_uart_UART_RXFF_iFIFOMem_284_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_285_  to i_apb_uart_UART_RXFF_iFIFOMem_285_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_286_  to i_apb_uart_UART_RXFF_iFIFOMem_286_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_287_  to i_apb_uart_UART_RXFF_iFIFOMem_287_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_288_  to i_apb_uart_UART_RXFF_iFIFOMem_288_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_289_  to i_apb_uart_UART_RXFF_iFIFOMem_289_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_28_  to i_apb_uart_UART_RXFF_iFIFOMem_28_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_290_  to i_apb_uart_UART_RXFF_iFIFOMem_290_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_291_  to i_apb_uart_UART_RXFF_iFIFOMem_291_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_292_  to i_apb_uart_UART_RXFF_iFIFOMem_292_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_293_  to i_apb_uart_UART_RXFF_iFIFOMem_293_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_294_  to i_apb_uart_UART_RXFF_iFIFOMem_294_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_295_  to i_apb_uart_UART_RXFF_iFIFOMem_295_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_296_  to i_apb_uart_UART_RXFF_iFIFOMem_296_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_297_  to i_apb_uart_UART_RXFF_iFIFOMem_297_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_298_  to i_apb_uart_UART_RXFF_iFIFOMem_298_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_299_  to i_apb_uart_UART_RXFF_iFIFOMem_299_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_29_  to i_apb_uart_UART_RXFF_iFIFOMem_29_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_2_  to i_apb_uart_UART_RXFF_iFIFOMem_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_300_  to i_apb_uart_UART_RXFF_iFIFOMem_300_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_301_  to i_apb_uart_UART_RXFF_iFIFOMem_301_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_302_  to i_apb_uart_UART_RXFF_iFIFOMem_302_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_303_  to i_apb_uart_UART_RXFF_iFIFOMem_303_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_304_  to i_apb_uart_UART_RXFF_iFIFOMem_304_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_305_  to i_apb_uart_UART_RXFF_iFIFOMem_305_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_306_  to i_apb_uart_UART_RXFF_iFIFOMem_306_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_307_  to i_apb_uart_UART_RXFF_iFIFOMem_307_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_308_  to i_apb_uart_UART_RXFF_iFIFOMem_308_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_309_  to i_apb_uart_UART_RXFF_iFIFOMem_309_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_30_  to i_apb_uart_UART_RXFF_iFIFOMem_30_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_310_  to i_apb_uart_UART_RXFF_iFIFOMem_310_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_311_  to i_apb_uart_UART_RXFF_iFIFOMem_311_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_312_  to i_apb_uart_UART_RXFF_iFIFOMem_312_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_313_  to i_apb_uart_UART_RXFF_iFIFOMem_313_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_314_  to i_apb_uart_UART_RXFF_iFIFOMem_314_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_315_  to i_apb_uart_UART_RXFF_iFIFOMem_315_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_316_  to i_apb_uart_UART_RXFF_iFIFOMem_316_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_317_  to i_apb_uart_UART_RXFF_iFIFOMem_317_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_318_  to i_apb_uart_UART_RXFF_iFIFOMem_318_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_319_  to i_apb_uart_UART_RXFF_iFIFOMem_319_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_31_  to i_apb_uart_UART_RXFF_iFIFOMem_31_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_320_  to i_apb_uart_UART_RXFF_iFIFOMem_320_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_321_  to i_apb_uart_UART_RXFF_iFIFOMem_321_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_322_  to i_apb_uart_UART_RXFF_iFIFOMem_322_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_323_  to i_apb_uart_UART_RXFF_iFIFOMem_323_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_324_  to i_apb_uart_UART_RXFF_iFIFOMem_324_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_325_  to i_apb_uart_UART_RXFF_iFIFOMem_325_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_326_  to i_apb_uart_UART_RXFF_iFIFOMem_326_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_327_  to i_apb_uart_UART_RXFF_iFIFOMem_327_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_328_  to i_apb_uart_UART_RXFF_iFIFOMem_328_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_329_  to i_apb_uart_UART_RXFF_iFIFOMem_329_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_32_  to i_apb_uart_UART_RXFF_iFIFOMem_32_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_330_  to i_apb_uart_UART_RXFF_iFIFOMem_330_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_331_  to i_apb_uart_UART_RXFF_iFIFOMem_331_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_332_  to i_apb_uart_UART_RXFF_iFIFOMem_332_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_333_  to i_apb_uart_UART_RXFF_iFIFOMem_333_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_334_  to i_apb_uart_UART_RXFF_iFIFOMem_334_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_335_  to i_apb_uart_UART_RXFF_iFIFOMem_335_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_336_  to i_apb_uart_UART_RXFF_iFIFOMem_336_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_337_  to i_apb_uart_UART_RXFF_iFIFOMem_337_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_338_  to i_apb_uart_UART_RXFF_iFIFOMem_338_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_339_  to i_apb_uart_UART_RXFF_iFIFOMem_339_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_33_  to i_apb_uart_UART_RXFF_iFIFOMem_33_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_340_  to i_apb_uart_UART_RXFF_iFIFOMem_340_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_341_  to i_apb_uart_UART_RXFF_iFIFOMem_341_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_342_  to i_apb_uart_UART_RXFF_iFIFOMem_342_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_343_  to i_apb_uart_UART_RXFF_iFIFOMem_343_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_344_  to i_apb_uart_UART_RXFF_iFIFOMem_344_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_345_  to i_apb_uart_UART_RXFF_iFIFOMem_345_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_346_  to i_apb_uart_UART_RXFF_iFIFOMem_346_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_347_  to i_apb_uart_UART_RXFF_iFIFOMem_347_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_348_  to i_apb_uart_UART_RXFF_iFIFOMem_348_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_349_  to i_apb_uart_UART_RXFF_iFIFOMem_349_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_34_  to i_apb_uart_UART_RXFF_iFIFOMem_34_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_350_  to i_apb_uart_UART_RXFF_iFIFOMem_350_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_351_  to i_apb_uart_UART_RXFF_iFIFOMem_351_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_352_  to i_apb_uart_UART_RXFF_iFIFOMem_352_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_353_  to i_apb_uart_UART_RXFF_iFIFOMem_353_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_354_  to i_apb_uart_UART_RXFF_iFIFOMem_354_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_355_  to i_apb_uart_UART_RXFF_iFIFOMem_355_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_356_  to i_apb_uart_UART_RXFF_iFIFOMem_356_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_357_  to i_apb_uart_UART_RXFF_iFIFOMem_357_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_358_  to i_apb_uart_UART_RXFF_iFIFOMem_358_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_359_  to i_apb_uart_UART_RXFF_iFIFOMem_359_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_35_  to i_apb_uart_UART_RXFF_iFIFOMem_35_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_360_  to i_apb_uart_UART_RXFF_iFIFOMem_360_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_361_  to i_apb_uart_UART_RXFF_iFIFOMem_361_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_362_  to i_apb_uart_UART_RXFF_iFIFOMem_362_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_363_  to i_apb_uart_UART_RXFF_iFIFOMem_363_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_364_  to i_apb_uart_UART_RXFF_iFIFOMem_364_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_365_  to i_apb_uart_UART_RXFF_iFIFOMem_365_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_366_  to i_apb_uart_UART_RXFF_iFIFOMem_366_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_367_  to i_apb_uart_UART_RXFF_iFIFOMem_367_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_368_  to i_apb_uart_UART_RXFF_iFIFOMem_368_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_369_  to i_apb_uart_UART_RXFF_iFIFOMem_369_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_36_  to i_apb_uart_UART_RXFF_iFIFOMem_36_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_370_  to i_apb_uart_UART_RXFF_iFIFOMem_370_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_371_  to i_apb_uart_UART_RXFF_iFIFOMem_371_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_372_  to i_apb_uart_UART_RXFF_iFIFOMem_372_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_373_  to i_apb_uart_UART_RXFF_iFIFOMem_373_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_374_  to i_apb_uart_UART_RXFF_iFIFOMem_374_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_375_  to i_apb_uart_UART_RXFF_iFIFOMem_375_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_376_  to i_apb_uart_UART_RXFF_iFIFOMem_376_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_377_  to i_apb_uart_UART_RXFF_iFIFOMem_377_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_378_  to i_apb_uart_UART_RXFF_iFIFOMem_378_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_379_  to i_apb_uart_UART_RXFF_iFIFOMem_379_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_37_  to i_apb_uart_UART_RXFF_iFIFOMem_37_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_380_  to i_apb_uart_UART_RXFF_iFIFOMem_380_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_381_  to i_apb_uart_UART_RXFF_iFIFOMem_381_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_382_  to i_apb_uart_UART_RXFF_iFIFOMem_382_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_383_  to i_apb_uart_UART_RXFF_iFIFOMem_383_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_384_  to i_apb_uart_UART_RXFF_iFIFOMem_384_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_385_  to i_apb_uart_UART_RXFF_iFIFOMem_385_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_386_  to i_apb_uart_UART_RXFF_iFIFOMem_386_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_387_  to i_apb_uart_UART_RXFF_iFIFOMem_387_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_388_  to i_apb_uart_UART_RXFF_iFIFOMem_388_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_389_  to i_apb_uart_UART_RXFF_iFIFOMem_389_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_38_  to i_apb_uart_UART_RXFF_iFIFOMem_38_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_390_  to i_apb_uart_UART_RXFF_iFIFOMem_390_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_391_  to i_apb_uart_UART_RXFF_iFIFOMem_391_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_392_  to i_apb_uart_UART_RXFF_iFIFOMem_392_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_393_  to i_apb_uart_UART_RXFF_iFIFOMem_393_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_394_  to i_apb_uart_UART_RXFF_iFIFOMem_394_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_395_  to i_apb_uart_UART_RXFF_iFIFOMem_395_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_396_  to i_apb_uart_UART_RXFF_iFIFOMem_396_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_397_  to i_apb_uart_UART_RXFF_iFIFOMem_397_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_398_  to i_apb_uart_UART_RXFF_iFIFOMem_398_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_399_  to i_apb_uart_UART_RXFF_iFIFOMem_399_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_39_  to i_apb_uart_UART_RXFF_iFIFOMem_39_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_3_  to i_apb_uart_UART_RXFF_iFIFOMem_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_400_  to i_apb_uart_UART_RXFF_iFIFOMem_400_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_401_  to i_apb_uart_UART_RXFF_iFIFOMem_401_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_402_  to i_apb_uart_UART_RXFF_iFIFOMem_402_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_403_  to i_apb_uart_UART_RXFF_iFIFOMem_403_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_404_  to i_apb_uart_UART_RXFF_iFIFOMem_404_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_405_  to i_apb_uart_UART_RXFF_iFIFOMem_405_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_406_  to i_apb_uart_UART_RXFF_iFIFOMem_406_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_407_  to i_apb_uart_UART_RXFF_iFIFOMem_407_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_408_  to i_apb_uart_UART_RXFF_iFIFOMem_408_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_409_  to i_apb_uart_UART_RXFF_iFIFOMem_409_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_40_  to i_apb_uart_UART_RXFF_iFIFOMem_40_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_410_  to i_apb_uart_UART_RXFF_iFIFOMem_410_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_411_  to i_apb_uart_UART_RXFF_iFIFOMem_411_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_412_  to i_apb_uart_UART_RXFF_iFIFOMem_412_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_413_  to i_apb_uart_UART_RXFF_iFIFOMem_413_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_414_  to i_apb_uart_UART_RXFF_iFIFOMem_414_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_415_  to i_apb_uart_UART_RXFF_iFIFOMem_415_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_416_  to i_apb_uart_UART_RXFF_iFIFOMem_416_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_417_  to i_apb_uart_UART_RXFF_iFIFOMem_417_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_418_  to i_apb_uart_UART_RXFF_iFIFOMem_418_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_419_  to i_apb_uart_UART_RXFF_iFIFOMem_419_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_41_  to i_apb_uart_UART_RXFF_iFIFOMem_41_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_420_  to i_apb_uart_UART_RXFF_iFIFOMem_420_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_421_  to i_apb_uart_UART_RXFF_iFIFOMem_421_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_422_  to i_apb_uart_UART_RXFF_iFIFOMem_422_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_423_  to i_apb_uart_UART_RXFF_iFIFOMem_423_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_424_  to i_apb_uart_UART_RXFF_iFIFOMem_424_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_425_  to i_apb_uart_UART_RXFF_iFIFOMem_425_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_426_  to i_apb_uart_UART_RXFF_iFIFOMem_426_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_427_  to i_apb_uart_UART_RXFF_iFIFOMem_427_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_428_  to i_apb_uart_UART_RXFF_iFIFOMem_428_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_429_  to i_apb_uart_UART_RXFF_iFIFOMem_429_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_42_  to i_apb_uart_UART_RXFF_iFIFOMem_42_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_430_  to i_apb_uart_UART_RXFF_iFIFOMem_430_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_431_  to i_apb_uart_UART_RXFF_iFIFOMem_431_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_432_  to i_apb_uart_UART_RXFF_iFIFOMem_432_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_433_  to i_apb_uart_UART_RXFF_iFIFOMem_433_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_434_  to i_apb_uart_UART_RXFF_iFIFOMem_434_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_435_  to i_apb_uart_UART_RXFF_iFIFOMem_435_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_436_  to i_apb_uart_UART_RXFF_iFIFOMem_436_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_437_  to i_apb_uart_UART_RXFF_iFIFOMem_437_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_438_  to i_apb_uart_UART_RXFF_iFIFOMem_438_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_439_  to i_apb_uart_UART_RXFF_iFIFOMem_439_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_43_  to i_apb_uart_UART_RXFF_iFIFOMem_43_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_440_  to i_apb_uart_UART_RXFF_iFIFOMem_440_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_441_  to i_apb_uart_UART_RXFF_iFIFOMem_441_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_442_  to i_apb_uart_UART_RXFF_iFIFOMem_442_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_443_  to i_apb_uart_UART_RXFF_iFIFOMem_443_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_444_  to i_apb_uart_UART_RXFF_iFIFOMem_444_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_445_  to i_apb_uart_UART_RXFF_iFIFOMem_445_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_446_  to i_apb_uart_UART_RXFF_iFIFOMem_446_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_447_  to i_apb_uart_UART_RXFF_iFIFOMem_447_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_448_  to i_apb_uart_UART_RXFF_iFIFOMem_448_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_449_  to i_apb_uart_UART_RXFF_iFIFOMem_449_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_44_  to i_apb_uart_UART_RXFF_iFIFOMem_44_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_450_  to i_apb_uart_UART_RXFF_iFIFOMem_450_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_451_  to i_apb_uart_UART_RXFF_iFIFOMem_451_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_452_  to i_apb_uart_UART_RXFF_iFIFOMem_452_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_453_  to i_apb_uart_UART_RXFF_iFIFOMem_453_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_454_  to i_apb_uart_UART_RXFF_iFIFOMem_454_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_455_  to i_apb_uart_UART_RXFF_iFIFOMem_455_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_456_  to i_apb_uart_UART_RXFF_iFIFOMem_456_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_457_  to i_apb_uart_UART_RXFF_iFIFOMem_457_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_458_  to i_apb_uart_UART_RXFF_iFIFOMem_458_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_459_  to i_apb_uart_UART_RXFF_iFIFOMem_459_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_45_  to i_apb_uart_UART_RXFF_iFIFOMem_45_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_460_  to i_apb_uart_UART_RXFF_iFIFOMem_460_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_461_  to i_apb_uart_UART_RXFF_iFIFOMem_461_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_462_  to i_apb_uart_UART_RXFF_iFIFOMem_462_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_463_  to i_apb_uart_UART_RXFF_iFIFOMem_463_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_464_  to i_apb_uart_UART_RXFF_iFIFOMem_464_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_465_  to i_apb_uart_UART_RXFF_iFIFOMem_465_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_466_  to i_apb_uart_UART_RXFF_iFIFOMem_466_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_467_  to i_apb_uart_UART_RXFF_iFIFOMem_467_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_468_  to i_apb_uart_UART_RXFF_iFIFOMem_468_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_469_  to i_apb_uart_UART_RXFF_iFIFOMem_469_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_46_  to i_apb_uart_UART_RXFF_iFIFOMem_46_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_470_  to i_apb_uart_UART_RXFF_iFIFOMem_470_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_471_  to i_apb_uart_UART_RXFF_iFIFOMem_471_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_472_  to i_apb_uart_UART_RXFF_iFIFOMem_472_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_473_  to i_apb_uart_UART_RXFF_iFIFOMem_473_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_474_  to i_apb_uart_UART_RXFF_iFIFOMem_474_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_475_  to i_apb_uart_UART_RXFF_iFIFOMem_475_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_476_  to i_apb_uart_UART_RXFF_iFIFOMem_476_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_477_  to i_apb_uart_UART_RXFF_iFIFOMem_477_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_478_  to i_apb_uart_UART_RXFF_iFIFOMem_478_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_479_  to i_apb_uart_UART_RXFF_iFIFOMem_479_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_47_  to i_apb_uart_UART_RXFF_iFIFOMem_47_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_480_  to i_apb_uart_UART_RXFF_iFIFOMem_480_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_481_  to i_apb_uart_UART_RXFF_iFIFOMem_481_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_482_  to i_apb_uart_UART_RXFF_iFIFOMem_482_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_483_  to i_apb_uart_UART_RXFF_iFIFOMem_483_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_484_  to i_apb_uart_UART_RXFF_iFIFOMem_484_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_485_  to i_apb_uart_UART_RXFF_iFIFOMem_485_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_486_  to i_apb_uart_UART_RXFF_iFIFOMem_486_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_487_  to i_apb_uart_UART_RXFF_iFIFOMem_487_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_488_  to i_apb_uart_UART_RXFF_iFIFOMem_488_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_489_  to i_apb_uart_UART_RXFF_iFIFOMem_489_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_48_  to i_apb_uart_UART_RXFF_iFIFOMem_48_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_490_  to i_apb_uart_UART_RXFF_iFIFOMem_490_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_491_  to i_apb_uart_UART_RXFF_iFIFOMem_491_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_492_  to i_apb_uart_UART_RXFF_iFIFOMem_492_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_493_  to i_apb_uart_UART_RXFF_iFIFOMem_493_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_494_  to i_apb_uart_UART_RXFF_iFIFOMem_494_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_495_  to i_apb_uart_UART_RXFF_iFIFOMem_495_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_496_  to i_apb_uart_UART_RXFF_iFIFOMem_496_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_497_  to i_apb_uart_UART_RXFF_iFIFOMem_497_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_498_  to i_apb_uart_UART_RXFF_iFIFOMem_498_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_499_  to i_apb_uart_UART_RXFF_iFIFOMem_499_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_49_  to i_apb_uart_UART_RXFF_iFIFOMem_49_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_4_  to i_apb_uart_UART_RXFF_iFIFOMem_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_500_  to i_apb_uart_UART_RXFF_iFIFOMem_500_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_501_  to i_apb_uart_UART_RXFF_iFIFOMem_501_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_502_  to i_apb_uart_UART_RXFF_iFIFOMem_502_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_503_  to i_apb_uart_UART_RXFF_iFIFOMem_503_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_504_  to i_apb_uart_UART_RXFF_iFIFOMem_504_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_505_  to i_apb_uart_UART_RXFF_iFIFOMem_505_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_506_  to i_apb_uart_UART_RXFF_iFIFOMem_506_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_507_  to i_apb_uart_UART_RXFF_iFIFOMem_507_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_508_  to i_apb_uart_UART_RXFF_iFIFOMem_508_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_509_  to i_apb_uart_UART_RXFF_iFIFOMem_509_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_50_  to i_apb_uart_UART_RXFF_iFIFOMem_50_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_510_  to i_apb_uart_UART_RXFF_iFIFOMem_510_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_511_  to i_apb_uart_UART_RXFF_iFIFOMem_511_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_512_  to i_apb_uart_UART_RXFF_iFIFOMem_512_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_513_  to i_apb_uart_UART_RXFF_iFIFOMem_513_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_514_  to i_apb_uart_UART_RXFF_iFIFOMem_514_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_515_  to i_apb_uart_UART_RXFF_iFIFOMem_515_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_516_  to i_apb_uart_UART_RXFF_iFIFOMem_516_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_517_  to i_apb_uart_UART_RXFF_iFIFOMem_517_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_518_  to i_apb_uart_UART_RXFF_iFIFOMem_518_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_519_  to i_apb_uart_UART_RXFF_iFIFOMem_519_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_51_  to i_apb_uart_UART_RXFF_iFIFOMem_51_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_520_  to i_apb_uart_UART_RXFF_iFIFOMem_520_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_521_  to i_apb_uart_UART_RXFF_iFIFOMem_521_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_522_  to i_apb_uart_UART_RXFF_iFIFOMem_522_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_523_  to i_apb_uart_UART_RXFF_iFIFOMem_523_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_524_  to i_apb_uart_UART_RXFF_iFIFOMem_524_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_525_  to i_apb_uart_UART_RXFF_iFIFOMem_525_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_526_  to i_apb_uart_UART_RXFF_iFIFOMem_526_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_527_  to i_apb_uart_UART_RXFF_iFIFOMem_527_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_528_  to i_apb_uart_UART_RXFF_iFIFOMem_528_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_529_  to i_apb_uart_UART_RXFF_iFIFOMem_529_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_52_  to i_apb_uart_UART_RXFF_iFIFOMem_52_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_530_  to i_apb_uart_UART_RXFF_iFIFOMem_530_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_531_  to i_apb_uart_UART_RXFF_iFIFOMem_531_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_532_  to i_apb_uart_UART_RXFF_iFIFOMem_532_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_533_  to i_apb_uart_UART_RXFF_iFIFOMem_533_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_534_  to i_apb_uart_UART_RXFF_iFIFOMem_534_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_535_  to i_apb_uart_UART_RXFF_iFIFOMem_535_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_536_  to i_apb_uart_UART_RXFF_iFIFOMem_536_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_537_  to i_apb_uart_UART_RXFF_iFIFOMem_537_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_538_  to i_apb_uart_UART_RXFF_iFIFOMem_538_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_539_  to i_apb_uart_UART_RXFF_iFIFOMem_539_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_53_  to i_apb_uart_UART_RXFF_iFIFOMem_53_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_540_  to i_apb_uart_UART_RXFF_iFIFOMem_540_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_541_  to i_apb_uart_UART_RXFF_iFIFOMem_541_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_542_  to i_apb_uart_UART_RXFF_iFIFOMem_542_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_543_  to i_apb_uart_UART_RXFF_iFIFOMem_543_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_544_  to i_apb_uart_UART_RXFF_iFIFOMem_544_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_545_  to i_apb_uart_UART_RXFF_iFIFOMem_545_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_546_  to i_apb_uart_UART_RXFF_iFIFOMem_546_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_547_  to i_apb_uart_UART_RXFF_iFIFOMem_547_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_548_  to i_apb_uart_UART_RXFF_iFIFOMem_548_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_549_  to i_apb_uart_UART_RXFF_iFIFOMem_549_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_54_  to i_apb_uart_UART_RXFF_iFIFOMem_54_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_550_  to i_apb_uart_UART_RXFF_iFIFOMem_550_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_551_  to i_apb_uart_UART_RXFF_iFIFOMem_551_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_552_  to i_apb_uart_UART_RXFF_iFIFOMem_552_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_553_  to i_apb_uart_UART_RXFF_iFIFOMem_553_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_554_  to i_apb_uart_UART_RXFF_iFIFOMem_554_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_555_  to i_apb_uart_UART_RXFF_iFIFOMem_555_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_556_  to i_apb_uart_UART_RXFF_iFIFOMem_556_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_557_  to i_apb_uart_UART_RXFF_iFIFOMem_557_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_558_  to i_apb_uart_UART_RXFF_iFIFOMem_558_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_559_  to i_apb_uart_UART_RXFF_iFIFOMem_559_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_55_  to i_apb_uart_UART_RXFF_iFIFOMem_55_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_560_  to i_apb_uart_UART_RXFF_iFIFOMem_560_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_561_  to i_apb_uart_UART_RXFF_iFIFOMem_561_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_562_  to i_apb_uart_UART_RXFF_iFIFOMem_562_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_563_  to i_apb_uart_UART_RXFF_iFIFOMem_563_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_564_  to i_apb_uart_UART_RXFF_iFIFOMem_564_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_565_  to i_apb_uart_UART_RXFF_iFIFOMem_565_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_566_  to i_apb_uart_UART_RXFF_iFIFOMem_566_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_567_  to i_apb_uart_UART_RXFF_iFIFOMem_567_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_568_  to i_apb_uart_UART_RXFF_iFIFOMem_568_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_569_  to i_apb_uart_UART_RXFF_iFIFOMem_569_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_56_  to i_apb_uart_UART_RXFF_iFIFOMem_56_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_570_  to i_apb_uart_UART_RXFF_iFIFOMem_570_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_571_  to i_apb_uart_UART_RXFF_iFIFOMem_571_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_572_  to i_apb_uart_UART_RXFF_iFIFOMem_572_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_573_  to i_apb_uart_UART_RXFF_iFIFOMem_573_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_574_  to i_apb_uart_UART_RXFF_iFIFOMem_574_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_575_  to i_apb_uart_UART_RXFF_iFIFOMem_575_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_576_  to i_apb_uart_UART_RXFF_iFIFOMem_576_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_577_  to i_apb_uart_UART_RXFF_iFIFOMem_577_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_578_  to i_apb_uart_UART_RXFF_iFIFOMem_578_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_579_  to i_apb_uart_UART_RXFF_iFIFOMem_579_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_57_  to i_apb_uart_UART_RXFF_iFIFOMem_57_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_580_  to i_apb_uart_UART_RXFF_iFIFOMem_580_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_581_  to i_apb_uart_UART_RXFF_iFIFOMem_581_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_582_  to i_apb_uart_UART_RXFF_iFIFOMem_582_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_583_  to i_apb_uart_UART_RXFF_iFIFOMem_583_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_584_  to i_apb_uart_UART_RXFF_iFIFOMem_584_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_585_  to i_apb_uart_UART_RXFF_iFIFOMem_585_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_586_  to i_apb_uart_UART_RXFF_iFIFOMem_586_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_587_  to i_apb_uart_UART_RXFF_iFIFOMem_587_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_588_  to i_apb_uart_UART_RXFF_iFIFOMem_588_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_589_  to i_apb_uart_UART_RXFF_iFIFOMem_589_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_58_  to i_apb_uart_UART_RXFF_iFIFOMem_58_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_590_  to i_apb_uart_UART_RXFF_iFIFOMem_590_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_591_  to i_apb_uart_UART_RXFF_iFIFOMem_591_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_592_  to i_apb_uart_UART_RXFF_iFIFOMem_592_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_593_  to i_apb_uart_UART_RXFF_iFIFOMem_593_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_594_  to i_apb_uart_UART_RXFF_iFIFOMem_594_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_595_  to i_apb_uart_UART_RXFF_iFIFOMem_595_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_596_  to i_apb_uart_UART_RXFF_iFIFOMem_596_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_597_  to i_apb_uart_UART_RXFF_iFIFOMem_597_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_598_  to i_apb_uart_UART_RXFF_iFIFOMem_598_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_599_  to i_apb_uart_UART_RXFF_iFIFOMem_599_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_59_  to i_apb_uart_UART_RXFF_iFIFOMem_59_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_5_  to i_apb_uart_UART_RXFF_iFIFOMem_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_600_  to i_apb_uart_UART_RXFF_iFIFOMem_600_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_601_  to i_apb_uart_UART_RXFF_iFIFOMem_601_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_602_  to i_apb_uart_UART_RXFF_iFIFOMem_602_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_603_  to i_apb_uart_UART_RXFF_iFIFOMem_603_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_604_  to i_apb_uart_UART_RXFF_iFIFOMem_604_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_605_  to i_apb_uart_UART_RXFF_iFIFOMem_605_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_606_  to i_apb_uart_UART_RXFF_iFIFOMem_606_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_607_  to i_apb_uart_UART_RXFF_iFIFOMem_607_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_608_  to i_apb_uart_UART_RXFF_iFIFOMem_608_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_609_  to i_apb_uart_UART_RXFF_iFIFOMem_609_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_60_  to i_apb_uart_UART_RXFF_iFIFOMem_60_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_610_  to i_apb_uart_UART_RXFF_iFIFOMem_610_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_611_  to i_apb_uart_UART_RXFF_iFIFOMem_611_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_612_  to i_apb_uart_UART_RXFF_iFIFOMem_612_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_613_  to i_apb_uart_UART_RXFF_iFIFOMem_613_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_614_  to i_apb_uart_UART_RXFF_iFIFOMem_614_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_615_  to i_apb_uart_UART_RXFF_iFIFOMem_615_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_616_  to i_apb_uart_UART_RXFF_iFIFOMem_616_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_617_  to i_apb_uart_UART_RXFF_iFIFOMem_617_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_618_  to i_apb_uart_UART_RXFF_iFIFOMem_618_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_619_  to i_apb_uart_UART_RXFF_iFIFOMem_619_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_61_  to i_apb_uart_UART_RXFF_iFIFOMem_61_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_620_  to i_apb_uart_UART_RXFF_iFIFOMem_620_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_621_  to i_apb_uart_UART_RXFF_iFIFOMem_621_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_622_  to i_apb_uart_UART_RXFF_iFIFOMem_622_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_623_  to i_apb_uart_UART_RXFF_iFIFOMem_623_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_624_  to i_apb_uart_UART_RXFF_iFIFOMem_624_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_625_  to i_apb_uart_UART_RXFF_iFIFOMem_625_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_626_  to i_apb_uart_UART_RXFF_iFIFOMem_626_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_627_  to i_apb_uart_UART_RXFF_iFIFOMem_627_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_628_  to i_apb_uart_UART_RXFF_iFIFOMem_628_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_629_  to i_apb_uart_UART_RXFF_iFIFOMem_629_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_62_  to i_apb_uart_UART_RXFF_iFIFOMem_62_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_630_  to i_apb_uart_UART_RXFF_iFIFOMem_630_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_631_  to i_apb_uart_UART_RXFF_iFIFOMem_631_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_632_  to i_apb_uart_UART_RXFF_iFIFOMem_632_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_633_  to i_apb_uart_UART_RXFF_iFIFOMem_633_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_634_  to i_apb_uart_UART_RXFF_iFIFOMem_634_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_635_  to i_apb_uart_UART_RXFF_iFIFOMem_635_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_636_  to i_apb_uart_UART_RXFF_iFIFOMem_636_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_637_  to i_apb_uart_UART_RXFF_iFIFOMem_637_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_638_  to i_apb_uart_UART_RXFF_iFIFOMem_638_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_639_  to i_apb_uart_UART_RXFF_iFIFOMem_639_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_63_  to i_apb_uart_UART_RXFF_iFIFOMem_63_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_640_  to i_apb_uart_UART_RXFF_iFIFOMem_640_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_641_  to i_apb_uart_UART_RXFF_iFIFOMem_641_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_642_  to i_apb_uart_UART_RXFF_iFIFOMem_642_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_643_  to i_apb_uart_UART_RXFF_iFIFOMem_643_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_644_  to i_apb_uart_UART_RXFF_iFIFOMem_644_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_645_  to i_apb_uart_UART_RXFF_iFIFOMem_645_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_646_  to i_apb_uart_UART_RXFF_iFIFOMem_646_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_647_  to i_apb_uart_UART_RXFF_iFIFOMem_647_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_648_  to i_apb_uart_UART_RXFF_iFIFOMem_648_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_649_  to i_apb_uart_UART_RXFF_iFIFOMem_649_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_64_  to i_apb_uart_UART_RXFF_iFIFOMem_64_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_650_  to i_apb_uart_UART_RXFF_iFIFOMem_650_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_651_  to i_apb_uart_UART_RXFF_iFIFOMem_651_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_652_  to i_apb_uart_UART_RXFF_iFIFOMem_652_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_653_  to i_apb_uart_UART_RXFF_iFIFOMem_653_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_654_  to i_apb_uart_UART_RXFF_iFIFOMem_654_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_655_  to i_apb_uart_UART_RXFF_iFIFOMem_655_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_656_  to i_apb_uart_UART_RXFF_iFIFOMem_656_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_657_  to i_apb_uart_UART_RXFF_iFIFOMem_657_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_658_  to i_apb_uart_UART_RXFF_iFIFOMem_658_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_659_  to i_apb_uart_UART_RXFF_iFIFOMem_659_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_65_  to i_apb_uart_UART_RXFF_iFIFOMem_65_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_660_  to i_apb_uart_UART_RXFF_iFIFOMem_660_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_661_  to i_apb_uart_UART_RXFF_iFIFOMem_661_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_662_  to i_apb_uart_UART_RXFF_iFIFOMem_662_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_663_  to i_apb_uart_UART_RXFF_iFIFOMem_663_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_664_  to i_apb_uart_UART_RXFF_iFIFOMem_664_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_665_  to i_apb_uart_UART_RXFF_iFIFOMem_665_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_666_  to i_apb_uart_UART_RXFF_iFIFOMem_666_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_667_  to i_apb_uart_UART_RXFF_iFIFOMem_667_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_668_  to i_apb_uart_UART_RXFF_iFIFOMem_668_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_669_  to i_apb_uart_UART_RXFF_iFIFOMem_669_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_66_  to i_apb_uart_UART_RXFF_iFIFOMem_66_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_670_  to i_apb_uart_UART_RXFF_iFIFOMem_670_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_671_  to i_apb_uart_UART_RXFF_iFIFOMem_671_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_672_  to i_apb_uart_UART_RXFF_iFIFOMem_672_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_673_  to i_apb_uart_UART_RXFF_iFIFOMem_673_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_674_  to i_apb_uart_UART_RXFF_iFIFOMem_674_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_675_  to i_apb_uart_UART_RXFF_iFIFOMem_675_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_676_  to i_apb_uart_UART_RXFF_iFIFOMem_676_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_677_  to i_apb_uart_UART_RXFF_iFIFOMem_677_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_678_  to i_apb_uart_UART_RXFF_iFIFOMem_678_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_679_  to i_apb_uart_UART_RXFF_iFIFOMem_679_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_67_  to i_apb_uart_UART_RXFF_iFIFOMem_67_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_680_  to i_apb_uart_UART_RXFF_iFIFOMem_680_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_681_  to i_apb_uart_UART_RXFF_iFIFOMem_681_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_682_  to i_apb_uart_UART_RXFF_iFIFOMem_682_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_683_  to i_apb_uart_UART_RXFF_iFIFOMem_683_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_684_  to i_apb_uart_UART_RXFF_iFIFOMem_684_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_685_  to i_apb_uart_UART_RXFF_iFIFOMem_685_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_686_  to i_apb_uart_UART_RXFF_iFIFOMem_686_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_687_  to i_apb_uart_UART_RXFF_iFIFOMem_687_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_688_  to i_apb_uart_UART_RXFF_iFIFOMem_688_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_689_  to i_apb_uart_UART_RXFF_iFIFOMem_689_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_68_  to i_apb_uart_UART_RXFF_iFIFOMem_68_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_690_  to i_apb_uart_UART_RXFF_iFIFOMem_690_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_691_  to i_apb_uart_UART_RXFF_iFIFOMem_691_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_692_  to i_apb_uart_UART_RXFF_iFIFOMem_692_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_693_  to i_apb_uart_UART_RXFF_iFIFOMem_693_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_694_  to i_apb_uart_UART_RXFF_iFIFOMem_694_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_695_  to i_apb_uart_UART_RXFF_iFIFOMem_695_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_696_  to i_apb_uart_UART_RXFF_iFIFOMem_696_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_697_  to i_apb_uart_UART_RXFF_iFIFOMem_697_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_698_  to i_apb_uart_UART_RXFF_iFIFOMem_698_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_699_  to i_apb_uart_UART_RXFF_iFIFOMem_699_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_69_  to i_apb_uart_UART_RXFF_iFIFOMem_69_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_6_  to i_apb_uart_UART_RXFF_iFIFOMem_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_700_  to i_apb_uart_UART_RXFF_iFIFOMem_700_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_701_  to i_apb_uart_UART_RXFF_iFIFOMem_701_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_702_  to i_apb_uart_UART_RXFF_iFIFOMem_702_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_703_  to i_apb_uart_UART_RXFF_iFIFOMem_703_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_70_  to i_apb_uart_UART_RXFF_iFIFOMem_70_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_71_  to i_apb_uart_UART_RXFF_iFIFOMem_71_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_72_  to i_apb_uart_UART_RXFF_iFIFOMem_72_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_73_  to i_apb_uart_UART_RXFF_iFIFOMem_73_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_74_  to i_apb_uart_UART_RXFF_iFIFOMem_74_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_75_  to i_apb_uart_UART_RXFF_iFIFOMem_75_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_76_  to i_apb_uart_UART_RXFF_iFIFOMem_76_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_77_  to i_apb_uart_UART_RXFF_iFIFOMem_77_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_78_  to i_apb_uart_UART_RXFF_iFIFOMem_78_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_79_  to i_apb_uart_UART_RXFF_iFIFOMem_79_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_7_  to i_apb_uart_UART_RXFF_iFIFOMem_7_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_80_  to i_apb_uart_UART_RXFF_iFIFOMem_80_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_81_  to i_apb_uart_UART_RXFF_iFIFOMem_81_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_82_  to i_apb_uart_UART_RXFF_iFIFOMem_82_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_83_  to i_apb_uart_UART_RXFF_iFIFOMem_83_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_84_  to i_apb_uart_UART_RXFF_iFIFOMem_84_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_85_  to i_apb_uart_UART_RXFF_iFIFOMem_85_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_86_  to i_apb_uart_UART_RXFF_iFIFOMem_86_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_87_  to i_apb_uart_UART_RXFF_iFIFOMem_87_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_88_  to i_apb_uart_UART_RXFF_iFIFOMem_88_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_89_  to i_apb_uart_UART_RXFF_iFIFOMem_89_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_8_  to i_apb_uart_UART_RXFF_iFIFOMem_8_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_90_  to i_apb_uart_UART_RXFF_iFIFOMem_90_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_91_  to i_apb_uart_UART_RXFF_iFIFOMem_91_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_92_  to i_apb_uart_UART_RXFF_iFIFOMem_92_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_93_  to i_apb_uart_UART_RXFF_iFIFOMem_93_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_94_  to i_apb_uart_UART_RXFF_iFIFOMem_94_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_95_  to i_apb_uart_UART_RXFF_iFIFOMem_95_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_96_  to i_apb_uart_UART_RXFF_iFIFOMem_96_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_97_  to i_apb_uart_UART_RXFF_iFIFOMem_97_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_98_  to i_apb_uart_UART_RXFF_iFIFOMem_98_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_99_  to i_apb_uart_UART_RXFF_iFIFOMem_99_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iFIFOMem_9_  to i_apb_uart_UART_RXFF_iFIFOMem_9_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iRDAddr_0_  to i_apb_uart_UART_RXFF_iRDAddr_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iRDAddr_0__reg_D_$_MUX__Y_A  to i_apb_uart_UART_RXFF_iRDAddr_0__reg_D_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iRDAddr_1_  to i_apb_uart_UART_RXFF_iRDAddr_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iRDAddr_2_  to i_apb_uart_UART_RXFF_iRDAddr_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iRDAddr_3_  to i_apb_uart_UART_RXFF_iRDAddr_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iRDAddr_4_  to i_apb_uart_UART_RXFF_iRDAddr_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iRDAddr_5_  to i_apb_uart_UART_RXFF_iRDAddr_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iRDAddr_6_  to i_apb_uart_UART_RXFF_iRDAddr_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_0_  to i_apb_uart_UART_RXFF_iWRAddr_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_0__reg_D_$_MUX__Y_A  to i_apb_uart_UART_RXFF_iWRAddr_0__reg_D_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_0__reg_D_$_MUX__Y_A_$_OR__A_1_B  to i_apb_uart_UART_RXFF_iWRAddr_0__reg_D_$_MUX__Y_A_$_OR__A_1_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_1_  to i_apb_uart_UART_RXFF_iWRAddr_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_2_  to i_apb_uart_UART_RXFF_iWRAddr_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_2__$_NOT__A_Y  to i_apb_uart_UART_RXFF_iWRAddr_2__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_3_  to i_apb_uart_UART_RXFF_iWRAddr_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_3__$_NOT__A_Y  to i_apb_uart_UART_RXFF_iWRAddr_3__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_4_  to i_apb_uart_UART_RXFF_iWRAddr_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_4__$_NOT__A_Y  to i_apb_uart_UART_RXFF_iWRAddr_4__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_5_  to i_apb_uart_UART_RXFF_iWRAddr_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_5__$_NOT__A_Y  to i_apb_uart_UART_RXFF_iWRAddr_5__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_RXFF.iWRAddr_6_  to i_apb_uart_UART_RXFF_iWRAddr_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.BC  to i_apb_uart_UART_TX_BC 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.CState_0_  to i_apb_uart_UART_TX_CState_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.CState_0__$_NOT__A_Y  to i_apb_uart_UART_TX_CState_0__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.CState_0__$_NOT__A_Y_$_OR__A_Y_$_OR__A_1_Y_$_NOT__A_Y  to i_apb_uart_UART_TX_CState_0__$_NOT__A_Y_$_OR__A_Y_$_OR__A_1_Y_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.CState_1_  to i_apb_uart_UART_TX_CState_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.CState_1__$_NOT__A_Y  to i_apb_uart_UART_TX_CState_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.CState_2_  to i_apb_uart_UART_TX_CState_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.CState_2__$_NOT__A_Y  to i_apb_uart_UART_TX_CState_2__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.CState_3_  to i_apb_uart_UART_TX_CState_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.CState_3__$_NOT__A_Y  to i_apb_uart_UART_TX_CState_3__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.DIN_0_  to i_apb_uart_UART_TX_DIN_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.DIN_1_  to i_apb_uart_UART_TX_DIN_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.DIN_2_  to i_apb_uart_UART_TX_DIN_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.DIN_3_  to i_apb_uart_UART_TX_DIN_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.DIN_4_  to i_apb_uart_UART_TX_DIN_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.DIN_5_  to i_apb_uart_UART_TX_DIN_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.DIN_6_  to i_apb_uart_UART_TX_DIN_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.DIN_7_  to i_apb_uart_UART_TX_DIN_7_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.TXFINISHED  to i_apb_uart_UART_TX_TXFINISHED 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.TXFINISHED_reg_D  to i_apb_uart_UART_TX_TXFINISHED_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.TXSTART  to i_apb_uart_UART_TX_TXSTART 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.TXSTART_reg_D  to i_apb_uart_UART_TX_TXSTART_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.iLast  to i_apb_uart_UART_TX_iLast 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.iLast_$_NOT__A_Y  to i_apb_uart_UART_TX_iLast_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.iTx2  to i_apb_uart_UART_TX_iTx2 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TX.iTx2_$_NOT__A_Y  to i_apb_uart_UART_TX_iTx2_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.CLEAR  to i_apb_uart_UART_TXFF_CLEAR 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.CLEAR_reg_D  to i_apb_uart_UART_TXFF_CLEAR_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_0_  to i_apb_uart_UART_TXFF_Q_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_0__reg_D  to i_apb_uart_UART_TXFF_Q_0__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_1_  to i_apb_uart_UART_TXFF_Q_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_1__reg_D  to i_apb_uart_UART_TXFF_Q_1__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_2_  to i_apb_uart_UART_TXFF_Q_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_2__reg_D  to i_apb_uart_UART_TXFF_Q_2__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_3_  to i_apb_uart_UART_TXFF_Q_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_3__reg_D  to i_apb_uart_UART_TXFF_Q_3__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_4_  to i_apb_uart_UART_TXFF_Q_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_4__reg_D  to i_apb_uart_UART_TXFF_Q_4__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_5_  to i_apb_uart_UART_TXFF_Q_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_5__reg_D  to i_apb_uart_UART_TXFF_Q_5__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_6_  to i_apb_uart_UART_TXFF_Q_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_6__reg_D  to i_apb_uart_UART_TXFF_Q_6__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_7_  to i_apb_uart_UART_TXFF_Q_7_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.Q_7__reg_D  to i_apb_uart_UART_TXFF_Q_7__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.READ  to i_apb_uart_UART_TXFF_READ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.READ_$_NOT__A_Y  to i_apb_uart_UART_TXFF_READ_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.READ_reg_D  to i_apb_uart_UART_TXFF_READ_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.USAGE_0_  to i_apb_uart_UART_TXFF_USAGE_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.USAGE_0__reg_D_$_MUX__Y_A  to i_apb_uart_UART_TXFF_USAGE_0__reg_D_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.USAGE_1_  to i_apb_uart_UART_TXFF_USAGE_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.USAGE_2_  to i_apb_uart_UART_TXFF_USAGE_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.USAGE_3_  to i_apb_uart_UART_TXFF_USAGE_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.USAGE_4_  to i_apb_uart_UART_TXFF_USAGE_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_0_  to i_apb_uart_UART_TXFF_iFIFOMem_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_100_  to i_apb_uart_UART_TXFF_iFIFOMem_100_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_101_  to i_apb_uart_UART_TXFF_iFIFOMem_101_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_102_  to i_apb_uart_UART_TXFF_iFIFOMem_102_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_103_  to i_apb_uart_UART_TXFF_iFIFOMem_103_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_104_  to i_apb_uart_UART_TXFF_iFIFOMem_104_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_105_  to i_apb_uart_UART_TXFF_iFIFOMem_105_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_106_  to i_apb_uart_UART_TXFF_iFIFOMem_106_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_107_  to i_apb_uart_UART_TXFF_iFIFOMem_107_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_108_  to i_apb_uart_UART_TXFF_iFIFOMem_108_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_109_  to i_apb_uart_UART_TXFF_iFIFOMem_109_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_10_  to i_apb_uart_UART_TXFF_iFIFOMem_10_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_110_  to i_apb_uart_UART_TXFF_iFIFOMem_110_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_111_  to i_apb_uart_UART_TXFF_iFIFOMem_111_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_112_  to i_apb_uart_UART_TXFF_iFIFOMem_112_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_113_  to i_apb_uart_UART_TXFF_iFIFOMem_113_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_114_  to i_apb_uart_UART_TXFF_iFIFOMem_114_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_115_  to i_apb_uart_UART_TXFF_iFIFOMem_115_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_116_  to i_apb_uart_UART_TXFF_iFIFOMem_116_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_117_  to i_apb_uart_UART_TXFF_iFIFOMem_117_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_118_  to i_apb_uart_UART_TXFF_iFIFOMem_118_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_119_  to i_apb_uart_UART_TXFF_iFIFOMem_119_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_11_  to i_apb_uart_UART_TXFF_iFIFOMem_11_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_120_  to i_apb_uart_UART_TXFF_iFIFOMem_120_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_121_  to i_apb_uart_UART_TXFF_iFIFOMem_121_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_122_  to i_apb_uart_UART_TXFF_iFIFOMem_122_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_123_  to i_apb_uart_UART_TXFF_iFIFOMem_123_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_124_  to i_apb_uart_UART_TXFF_iFIFOMem_124_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_125_  to i_apb_uart_UART_TXFF_iFIFOMem_125_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_126_  to i_apb_uart_UART_TXFF_iFIFOMem_126_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_127_  to i_apb_uart_UART_TXFF_iFIFOMem_127_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_128_  to i_apb_uart_UART_TXFF_iFIFOMem_128_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_129_  to i_apb_uart_UART_TXFF_iFIFOMem_129_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_12_  to i_apb_uart_UART_TXFF_iFIFOMem_12_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_130_  to i_apb_uart_UART_TXFF_iFIFOMem_130_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_131_  to i_apb_uart_UART_TXFF_iFIFOMem_131_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_132_  to i_apb_uart_UART_TXFF_iFIFOMem_132_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_133_  to i_apb_uart_UART_TXFF_iFIFOMem_133_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_134_  to i_apb_uart_UART_TXFF_iFIFOMem_134_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_135_  to i_apb_uart_UART_TXFF_iFIFOMem_135_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_136_  to i_apb_uart_UART_TXFF_iFIFOMem_136_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_137_  to i_apb_uart_UART_TXFF_iFIFOMem_137_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_138_  to i_apb_uart_UART_TXFF_iFIFOMem_138_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_139_  to i_apb_uart_UART_TXFF_iFIFOMem_139_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_13_  to i_apb_uart_UART_TXFF_iFIFOMem_13_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_140_  to i_apb_uart_UART_TXFF_iFIFOMem_140_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_141_  to i_apb_uart_UART_TXFF_iFIFOMem_141_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_142_  to i_apb_uart_UART_TXFF_iFIFOMem_142_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_143_  to i_apb_uart_UART_TXFF_iFIFOMem_143_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_144_  to i_apb_uart_UART_TXFF_iFIFOMem_144_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_145_  to i_apb_uart_UART_TXFF_iFIFOMem_145_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_146_  to i_apb_uart_UART_TXFF_iFIFOMem_146_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_147_  to i_apb_uart_UART_TXFF_iFIFOMem_147_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_148_  to i_apb_uart_UART_TXFF_iFIFOMem_148_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_149_  to i_apb_uart_UART_TXFF_iFIFOMem_149_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_14_  to i_apb_uart_UART_TXFF_iFIFOMem_14_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_150_  to i_apb_uart_UART_TXFF_iFIFOMem_150_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_151_  to i_apb_uart_UART_TXFF_iFIFOMem_151_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_152_  to i_apb_uart_UART_TXFF_iFIFOMem_152_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_153_  to i_apb_uart_UART_TXFF_iFIFOMem_153_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_154_  to i_apb_uart_UART_TXFF_iFIFOMem_154_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_155_  to i_apb_uart_UART_TXFF_iFIFOMem_155_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_156_  to i_apb_uart_UART_TXFF_iFIFOMem_156_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_157_  to i_apb_uart_UART_TXFF_iFIFOMem_157_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_158_  to i_apb_uart_UART_TXFF_iFIFOMem_158_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_159_  to i_apb_uart_UART_TXFF_iFIFOMem_159_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_15_  to i_apb_uart_UART_TXFF_iFIFOMem_15_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_160_  to i_apb_uart_UART_TXFF_iFIFOMem_160_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_161_  to i_apb_uart_UART_TXFF_iFIFOMem_161_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_162_  to i_apb_uart_UART_TXFF_iFIFOMem_162_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_163_  to i_apb_uart_UART_TXFF_iFIFOMem_163_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_164_  to i_apb_uart_UART_TXFF_iFIFOMem_164_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_165_  to i_apb_uart_UART_TXFF_iFIFOMem_165_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_166_  to i_apb_uart_UART_TXFF_iFIFOMem_166_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_167_  to i_apb_uart_UART_TXFF_iFIFOMem_167_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_168_  to i_apb_uart_UART_TXFF_iFIFOMem_168_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_169_  to i_apb_uart_UART_TXFF_iFIFOMem_169_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_16_  to i_apb_uart_UART_TXFF_iFIFOMem_16_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_170_  to i_apb_uart_UART_TXFF_iFIFOMem_170_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_171_  to i_apb_uart_UART_TXFF_iFIFOMem_171_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_172_  to i_apb_uart_UART_TXFF_iFIFOMem_172_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_173_  to i_apb_uart_UART_TXFF_iFIFOMem_173_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_174_  to i_apb_uart_UART_TXFF_iFIFOMem_174_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_175_  to i_apb_uart_UART_TXFF_iFIFOMem_175_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_176_  to i_apb_uart_UART_TXFF_iFIFOMem_176_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_177_  to i_apb_uart_UART_TXFF_iFIFOMem_177_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_178_  to i_apb_uart_UART_TXFF_iFIFOMem_178_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_179_  to i_apb_uart_UART_TXFF_iFIFOMem_179_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_17_  to i_apb_uart_UART_TXFF_iFIFOMem_17_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_180_  to i_apb_uart_UART_TXFF_iFIFOMem_180_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_181_  to i_apb_uart_UART_TXFF_iFIFOMem_181_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_182_  to i_apb_uart_UART_TXFF_iFIFOMem_182_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_183_  to i_apb_uart_UART_TXFF_iFIFOMem_183_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_184_  to i_apb_uart_UART_TXFF_iFIFOMem_184_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_185_  to i_apb_uart_UART_TXFF_iFIFOMem_185_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_186_  to i_apb_uart_UART_TXFF_iFIFOMem_186_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_187_  to i_apb_uart_UART_TXFF_iFIFOMem_187_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_188_  to i_apb_uart_UART_TXFF_iFIFOMem_188_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_189_  to i_apb_uart_UART_TXFF_iFIFOMem_189_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_18_  to i_apb_uart_UART_TXFF_iFIFOMem_18_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_190_  to i_apb_uart_UART_TXFF_iFIFOMem_190_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_191_  to i_apb_uart_UART_TXFF_iFIFOMem_191_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_192_  to i_apb_uart_UART_TXFF_iFIFOMem_192_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_193_  to i_apb_uart_UART_TXFF_iFIFOMem_193_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_194_  to i_apb_uart_UART_TXFF_iFIFOMem_194_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_195_  to i_apb_uart_UART_TXFF_iFIFOMem_195_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_196_  to i_apb_uart_UART_TXFF_iFIFOMem_196_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_197_  to i_apb_uart_UART_TXFF_iFIFOMem_197_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_198_  to i_apb_uart_UART_TXFF_iFIFOMem_198_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_199_  to i_apb_uart_UART_TXFF_iFIFOMem_199_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_19_  to i_apb_uart_UART_TXFF_iFIFOMem_19_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_1_  to i_apb_uart_UART_TXFF_iFIFOMem_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_200_  to i_apb_uart_UART_TXFF_iFIFOMem_200_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_201_  to i_apb_uart_UART_TXFF_iFIFOMem_201_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_202_  to i_apb_uart_UART_TXFF_iFIFOMem_202_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_203_  to i_apb_uart_UART_TXFF_iFIFOMem_203_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_204_  to i_apb_uart_UART_TXFF_iFIFOMem_204_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_205_  to i_apb_uart_UART_TXFF_iFIFOMem_205_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_206_  to i_apb_uart_UART_TXFF_iFIFOMem_206_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_207_  to i_apb_uart_UART_TXFF_iFIFOMem_207_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_208_  to i_apb_uart_UART_TXFF_iFIFOMem_208_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_209_  to i_apb_uart_UART_TXFF_iFIFOMem_209_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_20_  to i_apb_uart_UART_TXFF_iFIFOMem_20_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_210_  to i_apb_uart_UART_TXFF_iFIFOMem_210_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_211_  to i_apb_uart_UART_TXFF_iFIFOMem_211_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_212_  to i_apb_uart_UART_TXFF_iFIFOMem_212_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_213_  to i_apb_uart_UART_TXFF_iFIFOMem_213_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_214_  to i_apb_uart_UART_TXFF_iFIFOMem_214_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_215_  to i_apb_uart_UART_TXFF_iFIFOMem_215_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_216_  to i_apb_uart_UART_TXFF_iFIFOMem_216_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_217_  to i_apb_uart_UART_TXFF_iFIFOMem_217_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_218_  to i_apb_uart_UART_TXFF_iFIFOMem_218_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_219_  to i_apb_uart_UART_TXFF_iFIFOMem_219_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_21_  to i_apb_uart_UART_TXFF_iFIFOMem_21_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_220_  to i_apb_uart_UART_TXFF_iFIFOMem_220_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_221_  to i_apb_uart_UART_TXFF_iFIFOMem_221_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_222_  to i_apb_uart_UART_TXFF_iFIFOMem_222_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_223_  to i_apb_uart_UART_TXFF_iFIFOMem_223_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_224_  to i_apb_uart_UART_TXFF_iFIFOMem_224_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_225_  to i_apb_uart_UART_TXFF_iFIFOMem_225_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_226_  to i_apb_uart_UART_TXFF_iFIFOMem_226_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_227_  to i_apb_uart_UART_TXFF_iFIFOMem_227_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_228_  to i_apb_uart_UART_TXFF_iFIFOMem_228_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_229_  to i_apb_uart_UART_TXFF_iFIFOMem_229_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_22_  to i_apb_uart_UART_TXFF_iFIFOMem_22_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_230_  to i_apb_uart_UART_TXFF_iFIFOMem_230_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_231_  to i_apb_uart_UART_TXFF_iFIFOMem_231_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_232_  to i_apb_uart_UART_TXFF_iFIFOMem_232_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_233_  to i_apb_uart_UART_TXFF_iFIFOMem_233_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_234_  to i_apb_uart_UART_TXFF_iFIFOMem_234_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_235_  to i_apb_uart_UART_TXFF_iFIFOMem_235_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_236_  to i_apb_uart_UART_TXFF_iFIFOMem_236_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_237_  to i_apb_uart_UART_TXFF_iFIFOMem_237_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_238_  to i_apb_uart_UART_TXFF_iFIFOMem_238_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_239_  to i_apb_uart_UART_TXFF_iFIFOMem_239_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_23_  to i_apb_uart_UART_TXFF_iFIFOMem_23_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_240_  to i_apb_uart_UART_TXFF_iFIFOMem_240_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_241_  to i_apb_uart_UART_TXFF_iFIFOMem_241_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_242_  to i_apb_uart_UART_TXFF_iFIFOMem_242_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_243_  to i_apb_uart_UART_TXFF_iFIFOMem_243_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_244_  to i_apb_uart_UART_TXFF_iFIFOMem_244_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_245_  to i_apb_uart_UART_TXFF_iFIFOMem_245_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_246_  to i_apb_uart_UART_TXFF_iFIFOMem_246_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_247_  to i_apb_uart_UART_TXFF_iFIFOMem_247_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_248_  to i_apb_uart_UART_TXFF_iFIFOMem_248_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_249_  to i_apb_uart_UART_TXFF_iFIFOMem_249_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_24_  to i_apb_uart_UART_TXFF_iFIFOMem_24_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_250_  to i_apb_uart_UART_TXFF_iFIFOMem_250_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_251_  to i_apb_uart_UART_TXFF_iFIFOMem_251_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_252_  to i_apb_uart_UART_TXFF_iFIFOMem_252_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_253_  to i_apb_uart_UART_TXFF_iFIFOMem_253_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_254_  to i_apb_uart_UART_TXFF_iFIFOMem_254_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_255_  to i_apb_uart_UART_TXFF_iFIFOMem_255_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_256_  to i_apb_uart_UART_TXFF_iFIFOMem_256_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_257_  to i_apb_uart_UART_TXFF_iFIFOMem_257_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_258_  to i_apb_uart_UART_TXFF_iFIFOMem_258_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_259_  to i_apb_uart_UART_TXFF_iFIFOMem_259_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_25_  to i_apb_uart_UART_TXFF_iFIFOMem_25_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_260_  to i_apb_uart_UART_TXFF_iFIFOMem_260_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_261_  to i_apb_uart_UART_TXFF_iFIFOMem_261_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_262_  to i_apb_uart_UART_TXFF_iFIFOMem_262_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_263_  to i_apb_uart_UART_TXFF_iFIFOMem_263_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_264_  to i_apb_uart_UART_TXFF_iFIFOMem_264_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_265_  to i_apb_uart_UART_TXFF_iFIFOMem_265_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_266_  to i_apb_uart_UART_TXFF_iFIFOMem_266_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_267_  to i_apb_uart_UART_TXFF_iFIFOMem_267_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_268_  to i_apb_uart_UART_TXFF_iFIFOMem_268_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_269_  to i_apb_uart_UART_TXFF_iFIFOMem_269_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_26_  to i_apb_uart_UART_TXFF_iFIFOMem_26_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_270_  to i_apb_uart_UART_TXFF_iFIFOMem_270_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_271_  to i_apb_uart_UART_TXFF_iFIFOMem_271_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_272_  to i_apb_uart_UART_TXFF_iFIFOMem_272_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_273_  to i_apb_uart_UART_TXFF_iFIFOMem_273_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_274_  to i_apb_uart_UART_TXFF_iFIFOMem_274_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_275_  to i_apb_uart_UART_TXFF_iFIFOMem_275_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_276_  to i_apb_uart_UART_TXFF_iFIFOMem_276_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_277_  to i_apb_uart_UART_TXFF_iFIFOMem_277_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_278_  to i_apb_uart_UART_TXFF_iFIFOMem_278_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_279_  to i_apb_uart_UART_TXFF_iFIFOMem_279_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_27_  to i_apb_uart_UART_TXFF_iFIFOMem_27_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_280_  to i_apb_uart_UART_TXFF_iFIFOMem_280_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_281_  to i_apb_uart_UART_TXFF_iFIFOMem_281_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_282_  to i_apb_uart_UART_TXFF_iFIFOMem_282_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_283_  to i_apb_uart_UART_TXFF_iFIFOMem_283_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_284_  to i_apb_uart_UART_TXFF_iFIFOMem_284_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_285_  to i_apb_uart_UART_TXFF_iFIFOMem_285_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_286_  to i_apb_uart_UART_TXFF_iFIFOMem_286_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_287_  to i_apb_uart_UART_TXFF_iFIFOMem_287_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_288_  to i_apb_uart_UART_TXFF_iFIFOMem_288_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_289_  to i_apb_uart_UART_TXFF_iFIFOMem_289_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_28_  to i_apb_uart_UART_TXFF_iFIFOMem_28_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_290_  to i_apb_uart_UART_TXFF_iFIFOMem_290_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_291_  to i_apb_uart_UART_TXFF_iFIFOMem_291_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_292_  to i_apb_uart_UART_TXFF_iFIFOMem_292_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_293_  to i_apb_uart_UART_TXFF_iFIFOMem_293_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_294_  to i_apb_uart_UART_TXFF_iFIFOMem_294_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_295_  to i_apb_uart_UART_TXFF_iFIFOMem_295_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_296_  to i_apb_uart_UART_TXFF_iFIFOMem_296_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_297_  to i_apb_uart_UART_TXFF_iFIFOMem_297_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_298_  to i_apb_uart_UART_TXFF_iFIFOMem_298_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_299_  to i_apb_uart_UART_TXFF_iFIFOMem_299_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_29_  to i_apb_uart_UART_TXFF_iFIFOMem_29_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_2_  to i_apb_uart_UART_TXFF_iFIFOMem_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_300_  to i_apb_uart_UART_TXFF_iFIFOMem_300_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_301_  to i_apb_uart_UART_TXFF_iFIFOMem_301_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_302_  to i_apb_uart_UART_TXFF_iFIFOMem_302_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_303_  to i_apb_uart_UART_TXFF_iFIFOMem_303_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_304_  to i_apb_uart_UART_TXFF_iFIFOMem_304_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_305_  to i_apb_uart_UART_TXFF_iFIFOMem_305_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_306_  to i_apb_uart_UART_TXFF_iFIFOMem_306_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_307_  to i_apb_uart_UART_TXFF_iFIFOMem_307_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_308_  to i_apb_uart_UART_TXFF_iFIFOMem_308_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_309_  to i_apb_uart_UART_TXFF_iFIFOMem_309_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_30_  to i_apb_uart_UART_TXFF_iFIFOMem_30_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_310_  to i_apb_uart_UART_TXFF_iFIFOMem_310_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_311_  to i_apb_uart_UART_TXFF_iFIFOMem_311_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_312_  to i_apb_uart_UART_TXFF_iFIFOMem_312_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_313_  to i_apb_uart_UART_TXFF_iFIFOMem_313_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_314_  to i_apb_uart_UART_TXFF_iFIFOMem_314_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_315_  to i_apb_uart_UART_TXFF_iFIFOMem_315_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_316_  to i_apb_uart_UART_TXFF_iFIFOMem_316_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_317_  to i_apb_uart_UART_TXFF_iFIFOMem_317_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_318_  to i_apb_uart_UART_TXFF_iFIFOMem_318_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_319_  to i_apb_uart_UART_TXFF_iFIFOMem_319_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_31_  to i_apb_uart_UART_TXFF_iFIFOMem_31_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_320_  to i_apb_uart_UART_TXFF_iFIFOMem_320_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_321_  to i_apb_uart_UART_TXFF_iFIFOMem_321_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_322_  to i_apb_uart_UART_TXFF_iFIFOMem_322_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_323_  to i_apb_uart_UART_TXFF_iFIFOMem_323_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_324_  to i_apb_uart_UART_TXFF_iFIFOMem_324_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_325_  to i_apb_uart_UART_TXFF_iFIFOMem_325_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_326_  to i_apb_uart_UART_TXFF_iFIFOMem_326_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_327_  to i_apb_uart_UART_TXFF_iFIFOMem_327_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_328_  to i_apb_uart_UART_TXFF_iFIFOMem_328_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_329_  to i_apb_uart_UART_TXFF_iFIFOMem_329_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_32_  to i_apb_uart_UART_TXFF_iFIFOMem_32_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_330_  to i_apb_uart_UART_TXFF_iFIFOMem_330_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_331_  to i_apb_uart_UART_TXFF_iFIFOMem_331_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_332_  to i_apb_uart_UART_TXFF_iFIFOMem_332_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_333_  to i_apb_uart_UART_TXFF_iFIFOMem_333_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_334_  to i_apb_uart_UART_TXFF_iFIFOMem_334_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_335_  to i_apb_uart_UART_TXFF_iFIFOMem_335_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_336_  to i_apb_uart_UART_TXFF_iFIFOMem_336_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_337_  to i_apb_uart_UART_TXFF_iFIFOMem_337_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_338_  to i_apb_uart_UART_TXFF_iFIFOMem_338_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_339_  to i_apb_uart_UART_TXFF_iFIFOMem_339_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_33_  to i_apb_uart_UART_TXFF_iFIFOMem_33_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_340_  to i_apb_uart_UART_TXFF_iFIFOMem_340_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_341_  to i_apb_uart_UART_TXFF_iFIFOMem_341_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_342_  to i_apb_uart_UART_TXFF_iFIFOMem_342_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_343_  to i_apb_uart_UART_TXFF_iFIFOMem_343_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_344_  to i_apb_uart_UART_TXFF_iFIFOMem_344_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_345_  to i_apb_uart_UART_TXFF_iFIFOMem_345_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_346_  to i_apb_uart_UART_TXFF_iFIFOMem_346_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_347_  to i_apb_uart_UART_TXFF_iFIFOMem_347_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_348_  to i_apb_uart_UART_TXFF_iFIFOMem_348_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_349_  to i_apb_uart_UART_TXFF_iFIFOMem_349_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_34_  to i_apb_uart_UART_TXFF_iFIFOMem_34_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_350_  to i_apb_uart_UART_TXFF_iFIFOMem_350_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_351_  to i_apb_uart_UART_TXFF_iFIFOMem_351_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_352_  to i_apb_uart_UART_TXFF_iFIFOMem_352_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_353_  to i_apb_uart_UART_TXFF_iFIFOMem_353_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_354_  to i_apb_uart_UART_TXFF_iFIFOMem_354_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_355_  to i_apb_uart_UART_TXFF_iFIFOMem_355_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_356_  to i_apb_uart_UART_TXFF_iFIFOMem_356_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_357_  to i_apb_uart_UART_TXFF_iFIFOMem_357_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_358_  to i_apb_uart_UART_TXFF_iFIFOMem_358_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_359_  to i_apb_uart_UART_TXFF_iFIFOMem_359_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_35_  to i_apb_uart_UART_TXFF_iFIFOMem_35_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_360_  to i_apb_uart_UART_TXFF_iFIFOMem_360_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_361_  to i_apb_uart_UART_TXFF_iFIFOMem_361_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_362_  to i_apb_uart_UART_TXFF_iFIFOMem_362_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_363_  to i_apb_uart_UART_TXFF_iFIFOMem_363_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_364_  to i_apb_uart_UART_TXFF_iFIFOMem_364_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_365_  to i_apb_uart_UART_TXFF_iFIFOMem_365_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_366_  to i_apb_uart_UART_TXFF_iFIFOMem_366_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_367_  to i_apb_uart_UART_TXFF_iFIFOMem_367_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_368_  to i_apb_uart_UART_TXFF_iFIFOMem_368_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_369_  to i_apb_uart_UART_TXFF_iFIFOMem_369_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_36_  to i_apb_uart_UART_TXFF_iFIFOMem_36_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_370_  to i_apb_uart_UART_TXFF_iFIFOMem_370_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_371_  to i_apb_uart_UART_TXFF_iFIFOMem_371_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_372_  to i_apb_uart_UART_TXFF_iFIFOMem_372_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_373_  to i_apb_uart_UART_TXFF_iFIFOMem_373_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_374_  to i_apb_uart_UART_TXFF_iFIFOMem_374_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_375_  to i_apb_uart_UART_TXFF_iFIFOMem_375_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_376_  to i_apb_uart_UART_TXFF_iFIFOMem_376_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_377_  to i_apb_uart_UART_TXFF_iFIFOMem_377_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_378_  to i_apb_uart_UART_TXFF_iFIFOMem_378_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_379_  to i_apb_uart_UART_TXFF_iFIFOMem_379_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_37_  to i_apb_uart_UART_TXFF_iFIFOMem_37_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_380_  to i_apb_uart_UART_TXFF_iFIFOMem_380_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_381_  to i_apb_uart_UART_TXFF_iFIFOMem_381_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_382_  to i_apb_uart_UART_TXFF_iFIFOMem_382_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_383_  to i_apb_uart_UART_TXFF_iFIFOMem_383_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_384_  to i_apb_uart_UART_TXFF_iFIFOMem_384_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_385_  to i_apb_uart_UART_TXFF_iFIFOMem_385_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_386_  to i_apb_uart_UART_TXFF_iFIFOMem_386_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_387_  to i_apb_uart_UART_TXFF_iFIFOMem_387_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_388_  to i_apb_uart_UART_TXFF_iFIFOMem_388_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_389_  to i_apb_uart_UART_TXFF_iFIFOMem_389_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_38_  to i_apb_uart_UART_TXFF_iFIFOMem_38_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_390_  to i_apb_uart_UART_TXFF_iFIFOMem_390_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_391_  to i_apb_uart_UART_TXFF_iFIFOMem_391_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_392_  to i_apb_uart_UART_TXFF_iFIFOMem_392_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_393_  to i_apb_uart_UART_TXFF_iFIFOMem_393_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_394_  to i_apb_uart_UART_TXFF_iFIFOMem_394_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_395_  to i_apb_uart_UART_TXFF_iFIFOMem_395_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_396_  to i_apb_uart_UART_TXFF_iFIFOMem_396_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_397_  to i_apb_uart_UART_TXFF_iFIFOMem_397_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_398_  to i_apb_uart_UART_TXFF_iFIFOMem_398_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_399_  to i_apb_uart_UART_TXFF_iFIFOMem_399_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_39_  to i_apb_uart_UART_TXFF_iFIFOMem_39_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_3_  to i_apb_uart_UART_TXFF_iFIFOMem_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_400_  to i_apb_uart_UART_TXFF_iFIFOMem_400_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_401_  to i_apb_uart_UART_TXFF_iFIFOMem_401_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_402_  to i_apb_uart_UART_TXFF_iFIFOMem_402_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_403_  to i_apb_uart_UART_TXFF_iFIFOMem_403_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_404_  to i_apb_uart_UART_TXFF_iFIFOMem_404_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_405_  to i_apb_uart_UART_TXFF_iFIFOMem_405_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_406_  to i_apb_uart_UART_TXFF_iFIFOMem_406_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_407_  to i_apb_uart_UART_TXFF_iFIFOMem_407_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_408_  to i_apb_uart_UART_TXFF_iFIFOMem_408_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_409_  to i_apb_uart_UART_TXFF_iFIFOMem_409_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_40_  to i_apb_uart_UART_TXFF_iFIFOMem_40_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_410_  to i_apb_uart_UART_TXFF_iFIFOMem_410_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_411_  to i_apb_uart_UART_TXFF_iFIFOMem_411_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_412_  to i_apb_uart_UART_TXFF_iFIFOMem_412_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_413_  to i_apb_uart_UART_TXFF_iFIFOMem_413_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_414_  to i_apb_uart_UART_TXFF_iFIFOMem_414_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_415_  to i_apb_uart_UART_TXFF_iFIFOMem_415_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_416_  to i_apb_uart_UART_TXFF_iFIFOMem_416_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_417_  to i_apb_uart_UART_TXFF_iFIFOMem_417_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_418_  to i_apb_uart_UART_TXFF_iFIFOMem_418_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_419_  to i_apb_uart_UART_TXFF_iFIFOMem_419_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_41_  to i_apb_uart_UART_TXFF_iFIFOMem_41_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_420_  to i_apb_uart_UART_TXFF_iFIFOMem_420_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_421_  to i_apb_uart_UART_TXFF_iFIFOMem_421_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_422_  to i_apb_uart_UART_TXFF_iFIFOMem_422_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_423_  to i_apb_uart_UART_TXFF_iFIFOMem_423_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_424_  to i_apb_uart_UART_TXFF_iFIFOMem_424_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_425_  to i_apb_uart_UART_TXFF_iFIFOMem_425_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_426_  to i_apb_uart_UART_TXFF_iFIFOMem_426_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_427_  to i_apb_uart_UART_TXFF_iFIFOMem_427_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_428_  to i_apb_uart_UART_TXFF_iFIFOMem_428_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_429_  to i_apb_uart_UART_TXFF_iFIFOMem_429_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_42_  to i_apb_uart_UART_TXFF_iFIFOMem_42_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_430_  to i_apb_uart_UART_TXFF_iFIFOMem_430_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_431_  to i_apb_uart_UART_TXFF_iFIFOMem_431_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_432_  to i_apb_uart_UART_TXFF_iFIFOMem_432_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_433_  to i_apb_uart_UART_TXFF_iFIFOMem_433_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_434_  to i_apb_uart_UART_TXFF_iFIFOMem_434_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_435_  to i_apb_uart_UART_TXFF_iFIFOMem_435_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_436_  to i_apb_uart_UART_TXFF_iFIFOMem_436_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_437_  to i_apb_uart_UART_TXFF_iFIFOMem_437_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_438_  to i_apb_uart_UART_TXFF_iFIFOMem_438_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_439_  to i_apb_uart_UART_TXFF_iFIFOMem_439_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_43_  to i_apb_uart_UART_TXFF_iFIFOMem_43_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_440_  to i_apb_uart_UART_TXFF_iFIFOMem_440_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_441_  to i_apb_uart_UART_TXFF_iFIFOMem_441_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_442_  to i_apb_uart_UART_TXFF_iFIFOMem_442_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_443_  to i_apb_uart_UART_TXFF_iFIFOMem_443_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_444_  to i_apb_uart_UART_TXFF_iFIFOMem_444_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_445_  to i_apb_uart_UART_TXFF_iFIFOMem_445_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_446_  to i_apb_uart_UART_TXFF_iFIFOMem_446_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_447_  to i_apb_uart_UART_TXFF_iFIFOMem_447_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_448_  to i_apb_uart_UART_TXFF_iFIFOMem_448_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_449_  to i_apb_uart_UART_TXFF_iFIFOMem_449_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_44_  to i_apb_uart_UART_TXFF_iFIFOMem_44_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_450_  to i_apb_uart_UART_TXFF_iFIFOMem_450_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_451_  to i_apb_uart_UART_TXFF_iFIFOMem_451_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_452_  to i_apb_uart_UART_TXFF_iFIFOMem_452_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_453_  to i_apb_uart_UART_TXFF_iFIFOMem_453_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_454_  to i_apb_uart_UART_TXFF_iFIFOMem_454_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_455_  to i_apb_uart_UART_TXFF_iFIFOMem_455_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_456_  to i_apb_uart_UART_TXFF_iFIFOMem_456_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_457_  to i_apb_uart_UART_TXFF_iFIFOMem_457_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_458_  to i_apb_uart_UART_TXFF_iFIFOMem_458_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_459_  to i_apb_uart_UART_TXFF_iFIFOMem_459_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_45_  to i_apb_uart_UART_TXFF_iFIFOMem_45_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_460_  to i_apb_uart_UART_TXFF_iFIFOMem_460_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_461_  to i_apb_uart_UART_TXFF_iFIFOMem_461_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_462_  to i_apb_uart_UART_TXFF_iFIFOMem_462_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_463_  to i_apb_uart_UART_TXFF_iFIFOMem_463_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_464_  to i_apb_uart_UART_TXFF_iFIFOMem_464_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_465_  to i_apb_uart_UART_TXFF_iFIFOMem_465_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_466_  to i_apb_uart_UART_TXFF_iFIFOMem_466_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_467_  to i_apb_uart_UART_TXFF_iFIFOMem_467_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_468_  to i_apb_uart_UART_TXFF_iFIFOMem_468_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_469_  to i_apb_uart_UART_TXFF_iFIFOMem_469_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_46_  to i_apb_uart_UART_TXFF_iFIFOMem_46_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_470_  to i_apb_uart_UART_TXFF_iFIFOMem_470_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_471_  to i_apb_uart_UART_TXFF_iFIFOMem_471_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_472_  to i_apb_uart_UART_TXFF_iFIFOMem_472_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_473_  to i_apb_uart_UART_TXFF_iFIFOMem_473_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_474_  to i_apb_uart_UART_TXFF_iFIFOMem_474_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_475_  to i_apb_uart_UART_TXFF_iFIFOMem_475_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_476_  to i_apb_uart_UART_TXFF_iFIFOMem_476_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_477_  to i_apb_uart_UART_TXFF_iFIFOMem_477_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_478_  to i_apb_uart_UART_TXFF_iFIFOMem_478_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_479_  to i_apb_uart_UART_TXFF_iFIFOMem_479_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_47_  to i_apb_uart_UART_TXFF_iFIFOMem_47_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_480_  to i_apb_uart_UART_TXFF_iFIFOMem_480_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_481_  to i_apb_uart_UART_TXFF_iFIFOMem_481_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_482_  to i_apb_uart_UART_TXFF_iFIFOMem_482_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_483_  to i_apb_uart_UART_TXFF_iFIFOMem_483_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_484_  to i_apb_uart_UART_TXFF_iFIFOMem_484_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_485_  to i_apb_uart_UART_TXFF_iFIFOMem_485_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_486_  to i_apb_uart_UART_TXFF_iFIFOMem_486_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_487_  to i_apb_uart_UART_TXFF_iFIFOMem_487_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_488_  to i_apb_uart_UART_TXFF_iFIFOMem_488_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_489_  to i_apb_uart_UART_TXFF_iFIFOMem_489_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_48_  to i_apb_uart_UART_TXFF_iFIFOMem_48_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_490_  to i_apb_uart_UART_TXFF_iFIFOMem_490_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_491_  to i_apb_uart_UART_TXFF_iFIFOMem_491_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_492_  to i_apb_uart_UART_TXFF_iFIFOMem_492_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_493_  to i_apb_uart_UART_TXFF_iFIFOMem_493_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_494_  to i_apb_uart_UART_TXFF_iFIFOMem_494_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_495_  to i_apb_uart_UART_TXFF_iFIFOMem_495_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_496_  to i_apb_uart_UART_TXFF_iFIFOMem_496_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_497_  to i_apb_uart_UART_TXFF_iFIFOMem_497_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_498_  to i_apb_uart_UART_TXFF_iFIFOMem_498_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_499_  to i_apb_uart_UART_TXFF_iFIFOMem_499_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_49_  to i_apb_uart_UART_TXFF_iFIFOMem_49_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_4_  to i_apb_uart_UART_TXFF_iFIFOMem_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_500_  to i_apb_uart_UART_TXFF_iFIFOMem_500_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_501_  to i_apb_uart_UART_TXFF_iFIFOMem_501_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_502_  to i_apb_uart_UART_TXFF_iFIFOMem_502_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_503_  to i_apb_uart_UART_TXFF_iFIFOMem_503_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_504_  to i_apb_uart_UART_TXFF_iFIFOMem_504_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_505_  to i_apb_uart_UART_TXFF_iFIFOMem_505_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_506_  to i_apb_uart_UART_TXFF_iFIFOMem_506_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_507_  to i_apb_uart_UART_TXFF_iFIFOMem_507_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_508_  to i_apb_uart_UART_TXFF_iFIFOMem_508_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_509_  to i_apb_uart_UART_TXFF_iFIFOMem_509_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_50_  to i_apb_uart_UART_TXFF_iFIFOMem_50_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_510_  to i_apb_uart_UART_TXFF_iFIFOMem_510_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_511_  to i_apb_uart_UART_TXFF_iFIFOMem_511_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_51_  to i_apb_uart_UART_TXFF_iFIFOMem_51_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_52_  to i_apb_uart_UART_TXFF_iFIFOMem_52_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_53_  to i_apb_uart_UART_TXFF_iFIFOMem_53_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_54_  to i_apb_uart_UART_TXFF_iFIFOMem_54_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_55_  to i_apb_uart_UART_TXFF_iFIFOMem_55_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_56_  to i_apb_uart_UART_TXFF_iFIFOMem_56_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_57_  to i_apb_uart_UART_TXFF_iFIFOMem_57_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_58_  to i_apb_uart_UART_TXFF_iFIFOMem_58_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_59_  to i_apb_uart_UART_TXFF_iFIFOMem_59_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_5_  to i_apb_uart_UART_TXFF_iFIFOMem_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_60_  to i_apb_uart_UART_TXFF_iFIFOMem_60_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_61_  to i_apb_uart_UART_TXFF_iFIFOMem_61_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_62_  to i_apb_uart_UART_TXFF_iFIFOMem_62_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_63_  to i_apb_uart_UART_TXFF_iFIFOMem_63_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_64_  to i_apb_uart_UART_TXFF_iFIFOMem_64_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_65_  to i_apb_uart_UART_TXFF_iFIFOMem_65_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_66_  to i_apb_uart_UART_TXFF_iFIFOMem_66_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_67_  to i_apb_uart_UART_TXFF_iFIFOMem_67_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_68_  to i_apb_uart_UART_TXFF_iFIFOMem_68_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_69_  to i_apb_uart_UART_TXFF_iFIFOMem_69_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_6_  to i_apb_uart_UART_TXFF_iFIFOMem_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_70_  to i_apb_uart_UART_TXFF_iFIFOMem_70_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_71_  to i_apb_uart_UART_TXFF_iFIFOMem_71_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_72_  to i_apb_uart_UART_TXFF_iFIFOMem_72_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_73_  to i_apb_uart_UART_TXFF_iFIFOMem_73_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_74_  to i_apb_uart_UART_TXFF_iFIFOMem_74_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_75_  to i_apb_uart_UART_TXFF_iFIFOMem_75_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_76_  to i_apb_uart_UART_TXFF_iFIFOMem_76_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_77_  to i_apb_uart_UART_TXFF_iFIFOMem_77_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_78_  to i_apb_uart_UART_TXFF_iFIFOMem_78_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_79_  to i_apb_uart_UART_TXFF_iFIFOMem_79_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_7_  to i_apb_uart_UART_TXFF_iFIFOMem_7_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_80_  to i_apb_uart_UART_TXFF_iFIFOMem_80_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_81_  to i_apb_uart_UART_TXFF_iFIFOMem_81_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_82_  to i_apb_uart_UART_TXFF_iFIFOMem_82_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_83_  to i_apb_uart_UART_TXFF_iFIFOMem_83_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_84_  to i_apb_uart_UART_TXFF_iFIFOMem_84_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_85_  to i_apb_uart_UART_TXFF_iFIFOMem_85_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_86_  to i_apb_uart_UART_TXFF_iFIFOMem_86_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_87_  to i_apb_uart_UART_TXFF_iFIFOMem_87_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_88_  to i_apb_uart_UART_TXFF_iFIFOMem_88_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_89_  to i_apb_uart_UART_TXFF_iFIFOMem_89_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_8_  to i_apb_uart_UART_TXFF_iFIFOMem_8_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_90_  to i_apb_uart_UART_TXFF_iFIFOMem_90_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_91_  to i_apb_uart_UART_TXFF_iFIFOMem_91_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_92_  to i_apb_uart_UART_TXFF_iFIFOMem_92_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_93_  to i_apb_uart_UART_TXFF_iFIFOMem_93_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_94_  to i_apb_uart_UART_TXFF_iFIFOMem_94_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_95_  to i_apb_uart_UART_TXFF_iFIFOMem_95_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_96_  to i_apb_uart_UART_TXFF_iFIFOMem_96_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_97_  to i_apb_uart_UART_TXFF_iFIFOMem_97_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_98_  to i_apb_uart_UART_TXFF_iFIFOMem_98_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_99_  to i_apb_uart_UART_TXFF_iFIFOMem_99_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iFIFOMem_9_  to i_apb_uart_UART_TXFF_iFIFOMem_9_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iRDAddr_0_  to i_apb_uart_UART_TXFF_iRDAddr_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iRDAddr_0__reg_D_$_MUX__Y_A  to i_apb_uart_UART_TXFF_iRDAddr_0__reg_D_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iRDAddr_1_  to i_apb_uart_UART_TXFF_iRDAddr_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iRDAddr_2_  to i_apb_uart_UART_TXFF_iRDAddr_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iRDAddr_3_  to i_apb_uart_UART_TXFF_iRDAddr_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iRDAddr_4_  to i_apb_uart_UART_TXFF_iRDAddr_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iRDAddr_5_  to i_apb_uart_UART_TXFF_iRDAddr_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iRDAddr_6_  to i_apb_uart_UART_TXFF_iRDAddr_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_0_  to i_apb_uart_UART_TXFF_iWRAddr_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_0__reg_D_$_MUX__Y_A  to i_apb_uart_UART_TXFF_iWRAddr_0__reg_D_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_0__reg_D_$_MUX__Y_A_$_OR__A_1_B  to i_apb_uart_UART_TXFF_iWRAddr_0__reg_D_$_MUX__Y_A_$_OR__A_1_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_1_  to i_apb_uart_UART_TXFF_iWRAddr_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_2_  to i_apb_uart_UART_TXFF_iWRAddr_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_2__$_NOT__A_Y  to i_apb_uart_UART_TXFF_iWRAddr_2__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_3_  to i_apb_uart_UART_TXFF_iWRAddr_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_3__$_NOT__A_Y  to i_apb_uart_UART_TXFF_iWRAddr_3__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_4_  to i_apb_uart_UART_TXFF_iWRAddr_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_4__$_NOT__A_Y  to i_apb_uart_UART_TXFF_iWRAddr_4__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_5_  to i_apb_uart_UART_TXFF_iWRAddr_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_5__$_NOT__A_Y  to i_apb_uart_UART_TXFF_iWRAddr_5__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.UART_TXFF.iWRAddr_6_  to i_apb_uart_UART_TXFF_iWRAddr_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFCR_FIFO64E  to i_apb_uart_iFCR_FIFO64E 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFCR_FIFOEnable  to i_apb_uart_iFCR_FIFOEnable 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFCR_RXFIFOReset  to i_apb_uart_iFCR_RXFIFOReset 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFCR_RXFIFOReset_reg_D  to i_apb_uart_iFCR_RXFIFOReset_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFCR_RXTrigger_0_  to i_apb_uart_iFCR_RXTrigger_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFCR_RXTrigger_0__$_NOT__A_Y  to i_apb_uart_iFCR_RXTrigger_0__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFCR_RXTrigger_1_  to i_apb_uart_iFCR_RXTrigger_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFCR_RXTrigger_1__$_NOT__A_Y  to i_apb_uart_iFCR_RXTrigger_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFECounter_0_  to i_apb_uart_iFECounter_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFECounter_0__reg_D_$_MUX__Y_A  to i_apb_uart_iFECounter_0__reg_D_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFECounter_1_  to i_apb_uart_iFECounter_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFECounter_2_  to i_apb_uart_iFECounter_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFECounter_3_  to i_apb_uart_iFECounter_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFECounter_4_  to i_apb_uart_iFECounter_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFECounter_5_  to i_apb_uart_iFECounter_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iFECounter_6_  to i_apb_uart_iFECounter_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLCR_7_  to i_apb_uart_iLCR_7_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_1_  to i_apb_uart_iLSR_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_2_  to i_apb_uart_iLSR_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_3_  to i_apb_uart_iLSR_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_4_  to i_apb_uart_iLSR_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_BI_reg_D  to i_apb_uart_iLSR_BI_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_DR_$_AND__B_A  to i_apb_uart_iLSR_DR_$_AND__B_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_FE_reg_D  to i_apb_uart_iLSR_FE_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_FIFOERR  to i_apb_uart_iLSR_FIFOERR 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_FIFOERR_reg_D  to i_apb_uart_iLSR_FIFOERR_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_OE_reg_D  to i_apb_uart_iLSR_OE_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_PE_reg_D  to i_apb_uart_iLSR_PE_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iLSR_TEMT_$_AND__Y_A  to i_apb_uart_iLSR_TEMT_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMCR_0_  to i_apb_uart_iMCR_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMCR_1_  to i_apb_uart_iMCR_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMCR_1__$_NOT__A_Y  to i_apb_uart_iMCR_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMCR_2_  to i_apb_uart_iMCR_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMCR_3_  to i_apb_uart_iMCR_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMCR_4_  to i_apb_uart_iMCR_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMSR_TERI  to i_apb_uart_iMSR_TERI 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMSR_TERI_reg_D  to i_apb_uart_iMSR_TERI_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMSR_dCTS  to i_apb_uart_iMSR_dCTS 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMSR_dCTS_$_AND__A_B  to i_apb_uart_iMSR_dCTS_$_AND__A_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMSR_dCTS_reg_D  to i_apb_uart_iMSR_dCTS_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMSR_dDCD  to i_apb_uart_iMSR_dDCD 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMSR_dDCD_reg_D  to i_apb_uart_iMSR_dDCD_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMSR_dDSR  to i_apb_uart_iMSR_dDSR 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iMSR_dDSR_reg_D  to i_apb_uart_iMSR_dDSR_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iRTS  to i_apb_uart_iRTS 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iRTS_$_NOT__A_Y  to i_apb_uart_iRTS_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iRTS_reg_D  to i_apb_uart_iRTS_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iSCR_0_  to i_apb_uart_iSCR_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iSCR_1_  to i_apb_uart_iSCR_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iSCR_2_  to i_apb_uart_iSCR_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iSCR_3_  to i_apb_uart_iSCR_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iSCR_4_  to i_apb_uart_iSCR_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iSCR_5_  to i_apb_uart_iSCR_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iSCR_6_  to i_apb_uart_iSCR_6_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iSCR_7_  to i_apb_uart_iSCR_7_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iTHRWrite_$_AND__Y_B  to i_apb_uart_iTHRWrite_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iTXRunning  to i_apb_uart_iTXRunning 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iTimeoutCount_0_  to i_apb_uart_iTimeoutCount_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iTimeoutCount_0__reg_D_$_MUX__Y_A  to i_apb_uart_iTimeoutCount_0__reg_D_$_MUX__Y_A 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iTimeoutCount_1_  to i_apb_uart_iTimeoutCount_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iTimeoutCount_2_  to i_apb_uart_iTimeoutCount_2_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iTimeoutCount_3_  to i_apb_uart_iTimeoutCount_3_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iTimeoutCount_4_  to i_apb_uart_iTimeoutCount_4_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iTimeoutCount_5_  to i_apb_uart_iTimeoutCount_5_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.iTimeoutCount_5__$_NOT__A_Y  to i_apb_uart_iTimeoutCount_5__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.rx_State  to i_apb_uart_rx_State 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.rx_State_$_NOT__A_Y  to i_apb_uart_rx_State_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.rx_State_reg_D  to i_apb_uart_rx_State_reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.tx_State_0_  to i_apb_uart_tx_State_0_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.tx_State_0__$_NOT__A_Y  to i_apb_uart_tx_State_0__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.tx_State_0__$_OR__A_Y_$_NOT__A_Y  to i_apb_uart_tx_State_0__$_OR__A_Y_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.tx_State_0__reg_D  to i_apb_uart_tx_State_0__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.tx_State_1_  to i_apb_uart_tx_State_1_ 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.tx_State_1__$_NOT__A_Y  to i_apb_uart_tx_State_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_apb_uart.tx_State_1__reg_D  to i_apb_uart_tx_State_1__reg_D 
[08/27 23:57:22    290s] update cell \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart , net name from \i_reg_uart_reg_to_apb.state_d  to i_reg_uart_reg_to_apb_state_d 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.bm64_0_  to gen_512x32xBx1_bm64_0_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.bm64_11_  to gen_512x32xBx1_bm64_11_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.bm64_16_  to gen_512x32xBx1_bm64_16_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.bm64_17_  to gen_512x32xBx1_bm64_17_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.bm64_32_  to gen_512x32xBx1_bm64_32_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.bm64_33_  to gen_512x32xBx1_bm64_33_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.bm64_48_  to gen_512x32xBx1_bm64_48_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.bm64_49_  to gen_512x32xBx1_bm64_49_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.i_cut_A_REN  to gen_512x32xBx1_i_cut_A_REN 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_0_  to gen_512x32xBx1_rdata64_0_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_10_  to gen_512x32xBx1_rdata64_10_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_11_  to gen_512x32xBx1_rdata64_11_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_12_  to gen_512x32xBx1_rdata64_12_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_13_  to gen_512x32xBx1_rdata64_13_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_14_  to gen_512x32xBx1_rdata64_14_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_15_  to gen_512x32xBx1_rdata64_15_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_16_  to gen_512x32xBx1_rdata64_16_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_17_  to gen_512x32xBx1_rdata64_17_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_18_  to gen_512x32xBx1_rdata64_18_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_19_  to gen_512x32xBx1_rdata64_19_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_1_  to gen_512x32xBx1_rdata64_1_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_20_  to gen_512x32xBx1_rdata64_20_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_21_  to gen_512x32xBx1_rdata64_21_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_22_  to gen_512x32xBx1_rdata64_22_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_23_  to gen_512x32xBx1_rdata64_23_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_24_  to gen_512x32xBx1_rdata64_24_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_25_  to gen_512x32xBx1_rdata64_25_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_26_  to gen_512x32xBx1_rdata64_26_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_27_  to gen_512x32xBx1_rdata64_27_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_28_  to gen_512x32xBx1_rdata64_28_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_29_  to gen_512x32xBx1_rdata64_29_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_2_  to gen_512x32xBx1_rdata64_2_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_30_  to gen_512x32xBx1_rdata64_30_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_31_  to gen_512x32xBx1_rdata64_31_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_32_  to gen_512x32xBx1_rdata64_32_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_33_  to gen_512x32xBx1_rdata64_33_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_34_  to gen_512x32xBx1_rdata64_34_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_35_  to gen_512x32xBx1_rdata64_35_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_36_  to gen_512x32xBx1_rdata64_36_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_37_  to gen_512x32xBx1_rdata64_37_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_38_  to gen_512x32xBx1_rdata64_38_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_39_  to gen_512x32xBx1_rdata64_39_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_3_  to gen_512x32xBx1_rdata64_3_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_40_  to gen_512x32xBx1_rdata64_40_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_41_  to gen_512x32xBx1_rdata64_41_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_42_  to gen_512x32xBx1_rdata64_42_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_43_  to gen_512x32xBx1_rdata64_43_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_44_  to gen_512x32xBx1_rdata64_44_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_45_  to gen_512x32xBx1_rdata64_45_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_46_  to gen_512x32xBx1_rdata64_46_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_47_  to gen_512x32xBx1_rdata64_47_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_48_  to gen_512x32xBx1_rdata64_48_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_49_  to gen_512x32xBx1_rdata64_49_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_4_  to gen_512x32xBx1_rdata64_4_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_50_  to gen_512x32xBx1_rdata64_50_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_51_  to gen_512x32xBx1_rdata64_51_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_52_  to gen_512x32xBx1_rdata64_52_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_53_  to gen_512x32xBx1_rdata64_53_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_54_  to gen_512x32xBx1_rdata64_54_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_55_  to gen_512x32xBx1_rdata64_55_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_56_  to gen_512x32xBx1_rdata64_56_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_57_  to gen_512x32xBx1_rdata64_57_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_58_  to gen_512x32xBx1_rdata64_58_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_59_  to gen_512x32xBx1_rdata64_59_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_5_  to gen_512x32xBx1_rdata64_5_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_60_  to gen_512x32xBx1_rdata64_60_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_61_  to gen_512x32xBx1_rdata64_61_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_62_  to gen_512x32xBx1_rdata64_62_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_63_  to gen_512x32xBx1_rdata64_63_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_6_  to gen_512x32xBx1_rdata64_6_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_7_  to gen_512x32xBx1_rdata64_7_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_8_  to gen_512x32xBx1_rdata64_8_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.rdata64_9_  to gen_512x32xBx1_rdata64_9_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram , net name from \gen_512x32xBx1.sel_q  to gen_512x32xBx1_sel_q 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.bm64_0_  to gen_512x32xBx1_bm64_0_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.bm64_11_  to gen_512x32xBx1_bm64_11_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.bm64_16_  to gen_512x32xBx1_bm64_16_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.bm64_17_  to gen_512x32xBx1_bm64_17_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.bm64_32_  to gen_512x32xBx1_bm64_32_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.bm64_33_  to gen_512x32xBx1_bm64_33_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.bm64_48_  to gen_512x32xBx1_bm64_48_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.bm64_49_  to gen_512x32xBx1_bm64_49_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.i_cut_A_REN  to gen_512x32xBx1_i_cut_A_REN 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_0_  to gen_512x32xBx1_rdata64_0_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_10_  to gen_512x32xBx1_rdata64_10_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_11_  to gen_512x32xBx1_rdata64_11_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_12_  to gen_512x32xBx1_rdata64_12_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_13_  to gen_512x32xBx1_rdata64_13_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_14_  to gen_512x32xBx1_rdata64_14_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_15_  to gen_512x32xBx1_rdata64_15_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_16_  to gen_512x32xBx1_rdata64_16_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_17_  to gen_512x32xBx1_rdata64_17_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_18_  to gen_512x32xBx1_rdata64_18_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_19_  to gen_512x32xBx1_rdata64_19_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_1_  to gen_512x32xBx1_rdata64_1_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_20_  to gen_512x32xBx1_rdata64_20_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_21_  to gen_512x32xBx1_rdata64_21_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_22_  to gen_512x32xBx1_rdata64_22_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_23_  to gen_512x32xBx1_rdata64_23_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_24_  to gen_512x32xBx1_rdata64_24_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_25_  to gen_512x32xBx1_rdata64_25_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_26_  to gen_512x32xBx1_rdata64_26_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_27_  to gen_512x32xBx1_rdata64_27_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_28_  to gen_512x32xBx1_rdata64_28_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_29_  to gen_512x32xBx1_rdata64_29_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_2_  to gen_512x32xBx1_rdata64_2_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_30_  to gen_512x32xBx1_rdata64_30_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_31_  to gen_512x32xBx1_rdata64_31_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_32_  to gen_512x32xBx1_rdata64_32_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_33_  to gen_512x32xBx1_rdata64_33_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_34_  to gen_512x32xBx1_rdata64_34_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_35_  to gen_512x32xBx1_rdata64_35_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_36_  to gen_512x32xBx1_rdata64_36_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_37_  to gen_512x32xBx1_rdata64_37_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_38_  to gen_512x32xBx1_rdata64_38_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_39_  to gen_512x32xBx1_rdata64_39_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_3_  to gen_512x32xBx1_rdata64_3_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_40_  to gen_512x32xBx1_rdata64_40_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_41_  to gen_512x32xBx1_rdata64_41_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_42_  to gen_512x32xBx1_rdata64_42_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_43_  to gen_512x32xBx1_rdata64_43_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_44_  to gen_512x32xBx1_rdata64_44_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_45_  to gen_512x32xBx1_rdata64_45_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_46_  to gen_512x32xBx1_rdata64_46_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_47_  to gen_512x32xBx1_rdata64_47_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_48_  to gen_512x32xBx1_rdata64_48_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_49_  to gen_512x32xBx1_rdata64_49_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_4_  to gen_512x32xBx1_rdata64_4_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_50_  to gen_512x32xBx1_rdata64_50_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_51_  to gen_512x32xBx1_rdata64_51_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_52_  to gen_512x32xBx1_rdata64_52_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_53_  to gen_512x32xBx1_rdata64_53_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_54_  to gen_512x32xBx1_rdata64_54_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_55_  to gen_512x32xBx1_rdata64_55_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_56_  to gen_512x32xBx1_rdata64_56_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_57_  to gen_512x32xBx1_rdata64_57_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_58_  to gen_512x32xBx1_rdata64_58_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_59_  to gen_512x32xBx1_rdata64_59_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_5_  to gen_512x32xBx1_rdata64_5_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_60_  to gen_512x32xBx1_rdata64_60_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_61_  to gen_512x32xBx1_rdata64_61_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_62_  to gen_512x32xBx1_rdata64_62_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_63_  to gen_512x32xBx1_rdata64_63_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_6_  to gen_512x32xBx1_rdata64_6_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_7_  to gen_512x32xBx1_rdata64_7_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_8_  to gen_512x32xBx1_rdata64_8_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.rdata64_9_  to gen_512x32xBx1_rdata64_9_ 
[08/27 23:57:22    290s] update cell \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram , net name from \gen_512x32xBx1.sel_q  to gen_512x32xBx1_sel_q 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_0_  to counter_hi_i_compare_value_i_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_10_  to counter_hi_i_compare_value_i_10_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_11_  to counter_hi_i_compare_value_i_11_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_12_  to counter_hi_i_compare_value_i_12_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_13_  to counter_hi_i_compare_value_i_13_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_14_  to counter_hi_i_compare_value_i_14_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_15_  to counter_hi_i_compare_value_i_15_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_16_  to counter_hi_i_compare_value_i_16_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_17_  to counter_hi_i_compare_value_i_17_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_18_  to counter_hi_i_compare_value_i_18_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_19_  to counter_hi_i_compare_value_i_19_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_1_  to counter_hi_i_compare_value_i_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_20_  to counter_hi_i_compare_value_i_20_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_21_  to counter_hi_i_compare_value_i_21_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_22_  to counter_hi_i_compare_value_i_22_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_23_  to counter_hi_i_compare_value_i_23_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_24_  to counter_hi_i_compare_value_i_24_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_25_  to counter_hi_i_compare_value_i_25_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_26_  to counter_hi_i_compare_value_i_26_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_27_  to counter_hi_i_compare_value_i_27_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_28_  to counter_hi_i_compare_value_i_28_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_29_  to counter_hi_i_compare_value_i_29_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_2_  to counter_hi_i_compare_value_i_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_30_  to counter_hi_i_compare_value_i_30_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_31_  to counter_hi_i_compare_value_i_31_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_3_  to counter_hi_i_compare_value_i_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_4_  to counter_hi_i_compare_value_i_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_5_  to counter_hi_i_compare_value_i_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_6_  to counter_hi_i_compare_value_i_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_7_  to counter_hi_i_compare_value_i_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_8_  to counter_hi_i_compare_value_i_8_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.compare_value_i_9_  to counter_hi_i_compare_value_i_9_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_0_  to counter_hi_i_counter_value_o_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_10_  to counter_hi_i_counter_value_o_10_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_11_  to counter_hi_i_counter_value_o_11_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_12_  to counter_hi_i_counter_value_o_12_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_13_  to counter_hi_i_counter_value_o_13_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_14_  to counter_hi_i_counter_value_o_14_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_15_  to counter_hi_i_counter_value_o_15_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_16_  to counter_hi_i_counter_value_o_16_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_17_  to counter_hi_i_counter_value_o_17_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_18_  to counter_hi_i_counter_value_o_18_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_19_  to counter_hi_i_counter_value_o_19_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_1_  to counter_hi_i_counter_value_o_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_20_  to counter_hi_i_counter_value_o_20_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_21_  to counter_hi_i_counter_value_o_21_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_22_  to counter_hi_i_counter_value_o_22_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_23_  to counter_hi_i_counter_value_o_23_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_24_  to counter_hi_i_counter_value_o_24_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_25_  to counter_hi_i_counter_value_o_25_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_26_  to counter_hi_i_counter_value_o_26_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_27_  to counter_hi_i_counter_value_o_27_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_28_  to counter_hi_i_counter_value_o_28_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_29_  to counter_hi_i_counter_value_o_29_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_2_  to counter_hi_i_counter_value_o_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_30_  to counter_hi_i_counter_value_o_30_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_31_  to counter_hi_i_counter_value_o_31_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_3_  to counter_hi_i_counter_value_o_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_4_  to counter_hi_i_counter_value_o_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_5_  to counter_hi_i_counter_value_o_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_6_  to counter_hi_i_counter_value_o_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_7_  to counter_hi_i_counter_value_o_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_8_  to counter_hi_i_counter_value_o_8_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.counter_value_o_9_  to counter_hi_i_counter_value_o_9_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B  to counter_hi_i_enable_count_i_$_MUX__Y_B_$_MUX__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B_$_OR__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_0_  to counter_hi_i_s_count_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_0__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_B  to counter_hi_i_s_count_0__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_10_  to counter_hi_i_s_count_10_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_11_  to counter_hi_i_s_count_11_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_12_  to counter_hi_i_s_count_12_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_13_  to counter_hi_i_s_count_13_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_14_  to counter_hi_i_s_count_14_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_15_  to counter_hi_i_s_count_15_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_16_  to counter_hi_i_s_count_16_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_17_  to counter_hi_i_s_count_17_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_18_  to counter_hi_i_s_count_18_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_19_  to counter_hi_i_s_count_19_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_1_  to counter_hi_i_s_count_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_20_  to counter_hi_i_s_count_20_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_21_  to counter_hi_i_s_count_21_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_22_  to counter_hi_i_s_count_22_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_23_  to counter_hi_i_s_count_23_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_24_  to counter_hi_i_s_count_24_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_25_  to counter_hi_i_s_count_25_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_26_  to counter_hi_i_s_count_26_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_27_  to counter_hi_i_s_count_27_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_28_  to counter_hi_i_s_count_28_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_29_  to counter_hi_i_s_count_29_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_2_  to counter_hi_i_s_count_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_30_  to counter_hi_i_s_count_30_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_31_  to counter_hi_i_s_count_31_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_3_  to counter_hi_i_s_count_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_4_  to counter_hi_i_s_count_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_5_  to counter_hi_i_s_count_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_6_  to counter_hi_i_s_count_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_7_  to counter_hi_i_s_count_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_8_  to counter_hi_i_s_count_8_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.s_count_9_  to counter_hi_i_s_count_9_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.target_reached_o  to counter_hi_i_target_reached_o 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_hi_i.target_reached_o_reg_D  to counter_hi_i_target_reached_o_reg_D 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_0_  to counter_lo_i_compare_value_i_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_10_  to counter_lo_i_compare_value_i_10_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_11_  to counter_lo_i_compare_value_i_11_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_12_  to counter_lo_i_compare_value_i_12_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_13_  to counter_lo_i_compare_value_i_13_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_14_  to counter_lo_i_compare_value_i_14_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_15_  to counter_lo_i_compare_value_i_15_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_16_  to counter_lo_i_compare_value_i_16_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_17_  to counter_lo_i_compare_value_i_17_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_18_  to counter_lo_i_compare_value_i_18_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_19_  to counter_lo_i_compare_value_i_19_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_1_  to counter_lo_i_compare_value_i_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_20_  to counter_lo_i_compare_value_i_20_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_21_  to counter_lo_i_compare_value_i_21_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_22_  to counter_lo_i_compare_value_i_22_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_23_  to counter_lo_i_compare_value_i_23_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_24_  to counter_lo_i_compare_value_i_24_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_25_  to counter_lo_i_compare_value_i_25_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_26_  to counter_lo_i_compare_value_i_26_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_27_  to counter_lo_i_compare_value_i_27_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_28_  to counter_lo_i_compare_value_i_28_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_29_  to counter_lo_i_compare_value_i_29_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_2_  to counter_lo_i_compare_value_i_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_30_  to counter_lo_i_compare_value_i_30_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_31_  to counter_lo_i_compare_value_i_31_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_3_  to counter_lo_i_compare_value_i_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_4_  to counter_lo_i_compare_value_i_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_5_  to counter_lo_i_compare_value_i_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_6_  to counter_lo_i_compare_value_i_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_7_  to counter_lo_i_compare_value_i_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_8_  to counter_lo_i_compare_value_i_8_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.compare_value_i_9_  to counter_lo_i_compare_value_i_9_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_0_  to counter_lo_i_counter_value_o_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_10_  to counter_lo_i_counter_value_o_10_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_11_  to counter_lo_i_counter_value_o_11_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_12_  to counter_lo_i_counter_value_o_12_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_13_  to counter_lo_i_counter_value_o_13_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_14_  to counter_lo_i_counter_value_o_14_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_15_  to counter_lo_i_counter_value_o_15_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_16_  to counter_lo_i_counter_value_o_16_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_17_  to counter_lo_i_counter_value_o_17_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_18_  to counter_lo_i_counter_value_o_18_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_19_  to counter_lo_i_counter_value_o_19_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_1_  to counter_lo_i_counter_value_o_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_20_  to counter_lo_i_counter_value_o_20_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_21_  to counter_lo_i_counter_value_o_21_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_22_  to counter_lo_i_counter_value_o_22_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_23_  to counter_lo_i_counter_value_o_23_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_24_  to counter_lo_i_counter_value_o_24_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_25_  to counter_lo_i_counter_value_o_25_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_26_  to counter_lo_i_counter_value_o_26_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_27_  to counter_lo_i_counter_value_o_27_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_28_  to counter_lo_i_counter_value_o_28_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_29_  to counter_lo_i_counter_value_o_29_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_2_  to counter_lo_i_counter_value_o_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_30_  to counter_lo_i_counter_value_o_30_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_31_  to counter_lo_i_counter_value_o_31_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_3_  to counter_lo_i_counter_value_o_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_4_  to counter_lo_i_counter_value_o_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_5_  to counter_lo_i_counter_value_o_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_6_  to counter_lo_i_counter_value_o_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_7_  to counter_lo_i_counter_value_o_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_8_  to counter_lo_i_counter_value_o_8_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.counter_value_o_9_  to counter_lo_i_counter_value_o_9_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_0_  to counter_lo_i_s_count_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_10_  to counter_lo_i_s_count_10_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_11_  to counter_lo_i_s_count_11_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_12_  to counter_lo_i_s_count_12_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_13_  to counter_lo_i_s_count_13_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_14_  to counter_lo_i_s_count_14_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_15_  to counter_lo_i_s_count_15_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_16_  to counter_lo_i_s_count_16_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_17_  to counter_lo_i_s_count_17_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_18_  to counter_lo_i_s_count_18_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_19_  to counter_lo_i_s_count_19_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_1_  to counter_lo_i_s_count_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_20_  to counter_lo_i_s_count_20_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_21_  to counter_lo_i_s_count_21_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_22_  to counter_lo_i_s_count_22_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_23_  to counter_lo_i_s_count_23_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_24_  to counter_lo_i_s_count_24_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_25_  to counter_lo_i_s_count_25_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_26_  to counter_lo_i_s_count_26_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_27_  to counter_lo_i_s_count_27_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_28_  to counter_lo_i_s_count_28_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_29_  to counter_lo_i_s_count_29_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_2_  to counter_lo_i_s_count_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_30_  to counter_lo_i_s_count_30_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_31_  to counter_lo_i_s_count_31_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_3_  to counter_lo_i_s_count_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_4_  to counter_lo_i_s_count_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_5_  to counter_lo_i_s_count_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_6_  to counter_lo_i_s_count_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_7_  to counter_lo_i_s_count_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_8_  to counter_lo_i_s_count_8_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.s_count_9_  to counter_lo_i_s_count_9_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.target_reached_o  to counter_lo_i_target_reached_o 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \counter_lo_i.target_reached_o_reg_D  to counter_lo_i_target_reached_o_reg_D 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.compare_value_i_0_  to prescaler_hi_i_compare_value_i_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.compare_value_i_1_  to prescaler_hi_i_compare_value_i_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.compare_value_i_2_  to prescaler_hi_i_compare_value_i_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.compare_value_i_3_  to prescaler_hi_i_compare_value_i_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.compare_value_i_4_  to prescaler_hi_i_compare_value_i_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.compare_value_i_5_  to prescaler_hi_i_compare_value_i_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.compare_value_i_6_  to prescaler_hi_i_compare_value_i_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.compare_value_i_7_  to prescaler_hi_i_compare_value_i_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_0_  to prescaler_hi_i_counter_value_o_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_10_  to prescaler_hi_i_counter_value_o_10_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_11_  to prescaler_hi_i_counter_value_o_11_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_12_  to prescaler_hi_i_counter_value_o_12_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_13_  to prescaler_hi_i_counter_value_o_13_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_14_  to prescaler_hi_i_counter_value_o_14_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_15_  to prescaler_hi_i_counter_value_o_15_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_16_  to prescaler_hi_i_counter_value_o_16_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_17_  to prescaler_hi_i_counter_value_o_17_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_18_  to prescaler_hi_i_counter_value_o_18_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_19_  to prescaler_hi_i_counter_value_o_19_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_1_  to prescaler_hi_i_counter_value_o_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_20_  to prescaler_hi_i_counter_value_o_20_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_21_  to prescaler_hi_i_counter_value_o_21_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_22_  to prescaler_hi_i_counter_value_o_22_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_23_  to prescaler_hi_i_counter_value_o_23_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_24_  to prescaler_hi_i_counter_value_o_24_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_25_  to prescaler_hi_i_counter_value_o_25_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_26_  to prescaler_hi_i_counter_value_o_26_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_27_  to prescaler_hi_i_counter_value_o_27_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_28_  to prescaler_hi_i_counter_value_o_28_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_29_  to prescaler_hi_i_counter_value_o_29_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_2_  to prescaler_hi_i_counter_value_o_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_30_  to prescaler_hi_i_counter_value_o_30_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_31_  to prescaler_hi_i_counter_value_o_31_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_3_  to prescaler_hi_i_counter_value_o_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_4_  to prescaler_hi_i_counter_value_o_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_5_  to prescaler_hi_i_counter_value_o_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_6_  to prescaler_hi_i_counter_value_o_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_7_  to prescaler_hi_i_counter_value_o_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_8_  to prescaler_hi_i_counter_value_o_8_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.counter_value_o_9_  to prescaler_hi_i_counter_value_o_9_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.enable_count_i_$_AND__Y_B_$_MUX__Y_S_$_AND__Y_B  to prescaler_hi_i_enable_count_i_$_AND__Y_B_$_MUX__Y_S_$_AND__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_0_  to prescaler_hi_i_s_count_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_0__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_B  to prescaler_hi_i_s_count_0__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_10_  to prescaler_hi_i_s_count_10_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_11_  to prescaler_hi_i_s_count_11_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_12_  to prescaler_hi_i_s_count_12_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_13_  to prescaler_hi_i_s_count_13_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_14_  to prescaler_hi_i_s_count_14_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_15_  to prescaler_hi_i_s_count_15_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_16_  to prescaler_hi_i_s_count_16_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_17_  to prescaler_hi_i_s_count_17_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_18_  to prescaler_hi_i_s_count_18_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_19_  to prescaler_hi_i_s_count_19_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_1_  to prescaler_hi_i_s_count_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_20_  to prescaler_hi_i_s_count_20_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_21_  to prescaler_hi_i_s_count_21_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_22_  to prescaler_hi_i_s_count_22_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_23_  to prescaler_hi_i_s_count_23_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_24_  to prescaler_hi_i_s_count_24_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_25_  to prescaler_hi_i_s_count_25_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_26_  to prescaler_hi_i_s_count_26_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_27_  to prescaler_hi_i_s_count_27_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_28_  to prescaler_hi_i_s_count_28_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_29_  to prescaler_hi_i_s_count_29_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_2_  to prescaler_hi_i_s_count_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_30_  to prescaler_hi_i_s_count_30_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_31_  to prescaler_hi_i_s_count_31_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_3_  to prescaler_hi_i_s_count_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_4_  to prescaler_hi_i_s_count_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_5_  to prescaler_hi_i_s_count_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_6_  to prescaler_hi_i_s_count_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_7_  to prescaler_hi_i_s_count_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_8_  to prescaler_hi_i_s_count_8_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.s_count_9_  to prescaler_hi_i_s_count_9_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.target_reached_o  to prescaler_hi_i_target_reached_o 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.target_reached_o_$_MUX__A_S_$_AND__Y_A  to prescaler_hi_i_target_reached_o_$_MUX__A_S_$_AND__Y_A 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_hi_i.target_reached_o_reg_D  to prescaler_hi_i_target_reached_o_reg_D 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.compare_value_i_0_  to prescaler_lo_i_compare_value_i_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.compare_value_i_1_  to prescaler_lo_i_compare_value_i_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.compare_value_i_2_  to prescaler_lo_i_compare_value_i_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.compare_value_i_3_  to prescaler_lo_i_compare_value_i_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.compare_value_i_4_  to prescaler_lo_i_compare_value_i_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.compare_value_i_5_  to prescaler_lo_i_compare_value_i_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.compare_value_i_6_  to prescaler_lo_i_compare_value_i_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.compare_value_i_7_  to prescaler_lo_i_compare_value_i_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_0_  to prescaler_lo_i_counter_value_o_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_10_  to prescaler_lo_i_counter_value_o_10_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_11_  to prescaler_lo_i_counter_value_o_11_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_12_  to prescaler_lo_i_counter_value_o_12_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_13_  to prescaler_lo_i_counter_value_o_13_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_14_  to prescaler_lo_i_counter_value_o_14_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_15_  to prescaler_lo_i_counter_value_o_15_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_16_  to prescaler_lo_i_counter_value_o_16_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_17_  to prescaler_lo_i_counter_value_o_17_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_18_  to prescaler_lo_i_counter_value_o_18_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_19_  to prescaler_lo_i_counter_value_o_19_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_1_  to prescaler_lo_i_counter_value_o_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_20_  to prescaler_lo_i_counter_value_o_20_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_21_  to prescaler_lo_i_counter_value_o_21_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_22_  to prescaler_lo_i_counter_value_o_22_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_23_  to prescaler_lo_i_counter_value_o_23_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_24_  to prescaler_lo_i_counter_value_o_24_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_25_  to prescaler_lo_i_counter_value_o_25_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_26_  to prescaler_lo_i_counter_value_o_26_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_27_  to prescaler_lo_i_counter_value_o_27_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_28_  to prescaler_lo_i_counter_value_o_28_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_29_  to prescaler_lo_i_counter_value_o_29_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_2_  to prescaler_lo_i_counter_value_o_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_30_  to prescaler_lo_i_counter_value_o_30_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_31_  to prescaler_lo_i_counter_value_o_31_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_3_  to prescaler_lo_i_counter_value_o_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_4_  to prescaler_lo_i_counter_value_o_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_5_  to prescaler_lo_i_counter_value_o_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_6_  to prescaler_lo_i_counter_value_o_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_7_  to prescaler_lo_i_counter_value_o_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_8_  to prescaler_lo_i_counter_value_o_8_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.counter_value_o_9_  to prescaler_lo_i_counter_value_o_9_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_0_  to prescaler_lo_i_s_count_0_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_0__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_B  to prescaler_lo_i_s_count_0__$_MUX__Y_A_$_MUX__Y_A_$_MUX__Y_B 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_10_  to prescaler_lo_i_s_count_10_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_11_  to prescaler_lo_i_s_count_11_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_12_  to prescaler_lo_i_s_count_12_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_13_  to prescaler_lo_i_s_count_13_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_14_  to prescaler_lo_i_s_count_14_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_15_  to prescaler_lo_i_s_count_15_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_16_  to prescaler_lo_i_s_count_16_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_17_  to prescaler_lo_i_s_count_17_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_18_  to prescaler_lo_i_s_count_18_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_19_  to prescaler_lo_i_s_count_19_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_1_  to prescaler_lo_i_s_count_1_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_20_  to prescaler_lo_i_s_count_20_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_21_  to prescaler_lo_i_s_count_21_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_22_  to prescaler_lo_i_s_count_22_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_23_  to prescaler_lo_i_s_count_23_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_24_  to prescaler_lo_i_s_count_24_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_25_  to prescaler_lo_i_s_count_25_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_26_  to prescaler_lo_i_s_count_26_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_27_  to prescaler_lo_i_s_count_27_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_28_  to prescaler_lo_i_s_count_28_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_29_  to prescaler_lo_i_s_count_29_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_2_  to prescaler_lo_i_s_count_2_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_30_  to prescaler_lo_i_s_count_30_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_31_  to prescaler_lo_i_s_count_31_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_3_  to prescaler_lo_i_s_count_3_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_4_  to prescaler_lo_i_s_count_4_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_5_  to prescaler_lo_i_s_count_5_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_6_  to prescaler_lo_i_s_count_6_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_7_  to prescaler_lo_i_s_count_7_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_8_  to prescaler_lo_i_s_count_8_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.s_count_9_  to prescaler_lo_i_s_count_9_ 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.target_reached_o  to prescaler_lo_i_target_reached_o 
[08/27 23:57:22    290s] update cell \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer , net name from \prescaler_lo_i.target_reached_o_reg_D  to prescaler_lo_i_target_reached_o_reg_D 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , net name from \i_obi_demux.i_counter.overflow_o  to i_obi_demux_i_counter_overflow_o 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , net name from \i_obi_demux.i_counter.q_o  to i_obi_demux_i_counter_q_o 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , net name from \i_obi_demux.select_q_0_  to i_obi_demux_select_q_0_ 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , net name from \i_obi_demux.select_q_0__$_XOR__B_Y_$_OR__A_Y_$_NOT__A_Y_$_OR__A_B  to i_obi_demux_select_q_0__$_XOR__B_Y_$_OR__A_Y_$_NOT__A_Y_$_OR__A_B 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , net name from \i_obi_demux.select_q_1_  to i_obi_demux_select_q_1_ 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , net name from \i_user_err.i_id_fifo.status_cnt_n_0_  to i_user_err_i_id_fifo_status_cnt_n_0_ 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , net name from \i_user_err.i_id_fifo.status_cnt_q_0_  to i_user_err_i_id_fifo_status_cnt_q_0_ 
[08/27 23:57:22    290s] update cell \user_domain$croc_chip.i_croc_soc.i_user , net name from \i_user_err.i_id_fifo.status_cnt_q_1_  to i_user_err_i_id_fifo_status_cnt_q_1_ 
[08/27 23:57:22    290s] update module name from \cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req  to cdc_2phase_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req
[08/27 23:57:22    290s] update module name from \cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp  to cdc_2phase_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp
[08/27 23:57:22    290s] update module name from \cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst  to cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst
[08/27 23:57:22    290s] update module name from \cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst  to cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst
[08/27 23:57:22    290s] update module name from \cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src  to cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src
[08/27 23:57:22    290s] update module name from \cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src  to cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src
[08/27 23:57:22    290s] update module name from \cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst  to cdc_4phase_dst$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_dst
[08/27 23:57:22    290s] update module name from \cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst  to cdc_4phase_dst$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_dst
[08/27 23:57:22    290s] update module name from \cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst  to cdc_4phase_dst$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_dst
[08/27 23:57:22    290s] update module name from \cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst  to cdc_4phase_dst$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_dst
[08/27 23:57:22    290s] update module name from \cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src  to cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src
[08/27 23:57:22    290s] update module name from \cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src  to cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src
[08/27 23:57:22    290s] update module name from \cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src  to cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src
[08/27 23:57:22    290s] update module name from \cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src  to cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src
[08/27 23:57:22    290s] update module name from \cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr  to cdc_reset_ctrlr$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr
[08/27 23:57:22    290s] update module name from \cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr  to cdc_reset_ctrlr$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr
[08/27 23:57:22    290s] update module name from \cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a  to cdc_reset_ctrlr_half$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a
[08/27 23:57:22    290s] update module name from \cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b  to cdc_reset_ctrlr_half$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b
[08/27 23:57:22    290s] update module name from \cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a  to cdc_reset_ctrlr_half$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a
[08/27 23:57:22    290s] update module name from \cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b  to cdc_reset_ctrlr_half$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b
[08/27 23:57:22    290s] update module name from \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap  to core_wrap$croc_chip_i_croc_soc_i_croc_i_core_wrap
[08/27 23:57:22    290s] update module name from \croc_domain$croc_chip.i_croc_soc.i_croc  to croc_domain$croc_chip_i_croc_soc_i_croc
[08/27 23:57:22    290s] update module name from \croc_soc$croc_chip.i_croc_soc  to croc_soc$croc_chip_i_croc_soc
[08/27 23:57:22    290s] update module name from \cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i  to cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i
[08/27 23:57:22    290s] update module name from \cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i  to cve2_register_file_ff$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_register_file_i
[08/27 23:57:22    290s] update module name from \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top  to dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top
[08/27 23:57:22    290s] update module name from \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag  to dmi_jtag$croc_chip_i_croc_soc_i_croc_i_dmi_jtag
[08/27 23:57:22    290s] update module name from \gpio$croc_chip.i_croc_soc.i_croc.i_gpio  to gpio$croc_chip_i_croc_soc_i_croc_i_gpio
[08/27 23:57:22    290s] update module name from \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart  to reg_uart_wrap$croc_chip_i_croc_soc_i_croc_i_uart
[08/27 23:57:22    290s] update module name from \soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl  to soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_dst_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_dst_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_dst_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_dst_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src_i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[0]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[10]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[11]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[12]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[13]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[14]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[15]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[16]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[17]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[18]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[19]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[1]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[20]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[21]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[22]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[23]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[24]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[25]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[26]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[27]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[28]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[29]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[2]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[30]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[31]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[3]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[4]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[5]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[6]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[7]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[8]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[9]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip.i_croc_soc.i_ext_intr_sync  to sync$croc_chip_i_croc_soc_i_ext_intr_sync
[08/27 23:57:22    290s] update module name from \tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv  to tc_clk_inverter$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_jtag_tap_i_tck_inv
[08/27 23:57:22    290s] update module name from \tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux  to tc_clk_mux2$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_jtag_tap_i_dft_tck_mux
[08/27 23:57:22    290s] update module name from \tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no  to tc_clk_mux2$croc_chip_i_croc_soc_i_rstgen_i_rstgen_bypass_i_tc_clk_mux2_init_no
[08/27 23:57:22    290s] update module name from \tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n  to tc_clk_mux2$croc_chip_i_croc_soc_i_rstgen_i_rstgen_bypass_i_tc_clk_mux2_rst_n
[08/27 23:57:22    290s] update module name from \tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no  to tc_clk_mux2$croc_chip_i_croc_soc_i_rstgen_i_rstgen_bypass_i_tc_clk_mux2_rst_no
[08/27 23:57:22    290s] update module name from \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram  to \tc_sram$croc_chip_i_croc_soc_i_croc_gen_sram_bank[0]_i_sram 
[08/27 23:57:22    290s] update module name from \tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram  to \tc_sram$croc_chip_i_croc_soc_i_croc_gen_sram_bank[1]_i_sram 
[08/27 23:57:22    290s] update module name from \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer  to timer_unit$croc_chip_i_croc_soc_i_croc_i_timer
[08/27 23:57:22    290s] update module name from \user_domain$croc_chip.i_croc_soc.i_user  to user_domain$croc_chip_i_croc_soc_i_user
[08/27 23:57:22    290s] update_names: updated 3174 instances.
[08/27 23:57:22    290s] update_names: updated 4641 nets.
[08/27 23:57:22    290s] update_names: updated 84 modules. 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[0]_reg  to \data_o_0]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[10]_reg  to \data_o_10]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[11]_reg  to \data_o_11]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[12]_reg  to \data_o_12]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[13]_reg  to \data_o_13]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[14]_reg  to \data_o_14]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[15]_reg  to \data_o_15]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[16]_reg  to \data_o_16]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[17]_reg  to \data_o_17]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[18]_reg  to \data_o_18]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[19]_reg  to \data_o_19]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[1]_reg  to \data_o_1]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[20]_reg  to \data_o_20]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[21]_reg  to \data_o_21]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[22]_reg  to \data_o_22]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[23]_reg  to \data_o_23]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[24]_reg  to \data_o_24]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[25]_reg  to \data_o_25]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[26]_reg  to \data_o_26]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[27]_reg  to \data_o_27]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[28]_reg  to \data_o_28]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[29]_reg  to \data_o_29]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[2]_reg  to \data_o_2]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[30]_reg  to \data_o_30]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[31]_reg  to \data_o_31]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[32]_reg  to \data_o_32]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[33]_reg  to \data_o_33]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[34]_reg  to \data_o_34]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[35]_reg  to \data_o_35]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[36]_reg  to \data_o_36]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[37]_reg  to \data_o_37]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[38]_reg  to \data_o_38]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[39]_reg  to \data_o_39]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[3]_reg  to \data_o_3]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[40]_reg  to \data_o_40]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[4]_reg  to \data_o_4]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[5]_reg  to \data_o_5]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[6]_reg  to \data_o_6]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[7]_reg  to \data_o_7]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[8]_reg  to \data_o_8]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o[9]_reg  to \data_o_9]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[0]_reg  to \data_o_0]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[10]_reg  to \data_o_10]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[11]_reg  to \data_o_11]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[12]_reg  to \data_o_12]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[13]_reg  to \data_o_13]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[14]_reg  to \data_o_14]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[15]_reg  to \data_o_15]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[16]_reg  to \data_o_16]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[17]_reg  to \data_o_17]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[18]_reg  to \data_o_18]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[19]_reg  to \data_o_19]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[1]_reg  to \data_o_1]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[20]_reg  to \data_o_20]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[21]_reg  to \data_o_21]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[22]_reg  to \data_o_22]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[23]_reg  to \data_o_23]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[24]_reg  to \data_o_24]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[25]_reg  to \data_o_25]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[26]_reg  to \data_o_26]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[27]_reg  to \data_o_27]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[28]_reg  to \data_o_28]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[29]_reg  to \data_o_29]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[2]_reg  to \data_o_2]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[30]_reg  to \data_o_30]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[31]_reg  to \data_o_31]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[32]_reg  to \data_o_32]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[33]_reg  to \data_o_33]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[3]_reg  to \data_o_3]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[4]_reg  to \data_o_4]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[5]_reg  to \data_o_5]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[6]_reg  to \data_o_6]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[7]_reg  to \data_o_7]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[8]_reg  to \data_o_8]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o[9]_reg  to \data_o_9]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[0]_reg  to \async_data_o_0]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[10]_reg  to \async_data_o_10]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[11]_reg  to \async_data_o_11]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[12]_reg  to \async_data_o_12]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[13]_reg  to \async_data_o_13]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[14]_reg  to \async_data_o_14]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[15]_reg  to \async_data_o_15]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[16]_reg  to \async_data_o_16]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[17]_reg  to \async_data_o_17]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[18]_reg  to \async_data_o_18]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[19]_reg  to \async_data_o_19]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[1]_reg  to \async_data_o_1]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[20]_reg  to \async_data_o_20]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[21]_reg  to \async_data_o_21]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[22]_reg  to \async_data_o_22]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[23]_reg  to \async_data_o_23]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[24]_reg  to \async_data_o_24]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[25]_reg  to \async_data_o_25]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[26]_reg  to \async_data_o_26]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[27]_reg  to \async_data_o_27]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[28]_reg  to \async_data_o_28]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[29]_reg  to \async_data_o_29]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[2]_reg  to \async_data_o_2]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[30]_reg  to \async_data_o_30]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[31]_reg  to \async_data_o_31]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[32]_reg  to \async_data_o_32]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[33]_reg  to \async_data_o_33]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[34]_reg  to \async_data_o_34]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[35]_reg  to \async_data_o_35]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[36]_reg  to \async_data_o_36]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[37]_reg  to \async_data_o_37]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[38]_reg  to \async_data_o_38]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[39]_reg  to \async_data_o_39]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[3]_reg  to \async_data_o_3]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[40]_reg  to \async_data_o_40]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[4]_reg  to \async_data_o_4]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[5]_reg  to \async_data_o_5]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[6]_reg  to \async_data_o_6]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[7]_reg  to \async_data_o_7]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[8]_reg  to \async_data_o_8]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o[9]_reg  to \async_data_o_9]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[0]_reg  to \async_data_o_0]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[10]_reg  to \async_data_o_10]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[11]_reg  to \async_data_o_11]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[12]_reg  to \async_data_o_12]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[13]_reg  to \async_data_o_13]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[14]_reg  to \async_data_o_14]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[15]_reg  to \async_data_o_15]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[16]_reg  to \async_data_o_16]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[17]_reg  to \async_data_o_17]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[18]_reg  to \async_data_o_18]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[19]_reg  to \async_data_o_19]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[1]_reg  to \async_data_o_1]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[20]_reg  to \async_data_o_20]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[21]_reg  to \async_data_o_21]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[22]_reg  to \async_data_o_22]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[23]_reg  to \async_data_o_23]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[24]_reg  to \async_data_o_24]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[25]_reg  to \async_data_o_25]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[26]_reg  to \async_data_o_26]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[27]_reg  to \async_data_o_27]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[28]_reg  to \async_data_o_28]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[29]_reg  to \async_data_o_29]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[2]_reg  to \async_data_o_2]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[30]_reg  to \async_data_o_30]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[31]_reg  to \async_data_o_31]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[32]_reg  to \async_data_o_32]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[33]_reg  to \async_data_o_33]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[3]_reg  to \async_data_o_3]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[4]_reg  to \async_data_o_4]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[5]_reg  to \async_data_o_5]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[6]_reg  to \async_data_o_6]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[7]_reg  to \async_data_o_7]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[8]_reg  to \async_data_o_8]_reg  
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o[9]_reg  to \async_data_o_9]_reg  
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src, inst name from \async_data_o[0]_reg  to \async_data_o_0]_reg  
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src, inst name from \async_data_o[1]_reg  to \async_data_o_1]_reg  
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src, inst name from \async_data_o[0]_reg  to \async_data_o_0]_reg  
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src, inst name from \async_data_o[1]_reg  to \async_data_o_1]_reg  
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src, inst name from \async_data_o[0]_reg  to \async_data_o_0]_reg  
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src, inst name from \async_data_o[1]_reg  to \async_data_o_1]_reg  
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src, inst name from \async_data_o[0]_reg  to \async_data_o_0]_reg  
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src, inst name from \async_data_o[1]_reg  to \async_data_o_1]_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \gen_sram_bank[0]_i_sram  to \gen_sram_bank_0]_i_sram  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \gen_sram_bank[0]_i_sram_shim_rvalid_q_reg  to \gen_sram_bank_0]_i_sram_shim_rvalid_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \gen_sram_bank[1]_i_sram  to \gen_sram_bank_1]_i_sram  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \gen_sram_bank[1]_i_sram_shim_rvalid_q_reg  to \gen_sram_bank_1]_i_sram_shim_rvalid_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[0]_i_demux_i_counter_overflow_o_reg  to \i_main_xbar_gen_demux_0]_i_demux_i_counter_overflow_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[0]_i_demux_i_counter_q_o_reg  to \i_main_xbar_gen_demux_0]_i_demux_i_counter_q_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[0]_i_demux_select_q_0__reg  to \i_main_xbar_gen_demux_0]_i_demux_select_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[0]_i_demux_select_q_1__reg  to \i_main_xbar_gen_demux_0]_i_demux_select_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[0]_i_demux_select_q_2__reg  to \i_main_xbar_gen_demux_0]_i_demux_select_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[1]_i_demux_i_counter_overflow_o_reg  to \i_main_xbar_gen_demux_1]_i_demux_i_counter_overflow_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[1]_i_demux_i_counter_q_o_reg  to \i_main_xbar_gen_demux_1]_i_demux_i_counter_q_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[1]_i_demux_select_q_0__reg  to \i_main_xbar_gen_demux_1]_i_demux_select_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[1]_i_demux_select_q_1__reg  to \i_main_xbar_gen_demux_1]_i_demux_select_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[1]_i_demux_select_q_2__reg  to \i_main_xbar_gen_demux_1]_i_demux_select_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[2]_i_demux_i_counter_overflow_o_reg  to \i_main_xbar_gen_demux_2]_i_demux_i_counter_overflow_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[2]_i_demux_i_counter_q_o_reg  to \i_main_xbar_gen_demux_2]_i_demux_i_counter_q_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[2]_i_demux_select_q_0__reg  to \i_main_xbar_gen_demux_2]_i_demux_select_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[2]_i_demux_select_q_1__reg  to \i_main_xbar_gen_demux_2]_i_demux_select_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[2]_i_demux_select_q_2__reg  to \i_main_xbar_gen_demux_2]_i_demux_select_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[3]_i_demux_i_counter_overflow_o_reg  to \i_main_xbar_gen_demux_3]_i_demux_i_counter_overflow_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[3]_i_demux_i_counter_q_o_reg  to \i_main_xbar_gen_demux_3]_i_demux_i_counter_q_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[3]_i_demux_select_q_0__reg  to \i_main_xbar_gen_demux_3]_i_demux_select_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[3]_i_demux_select_q_1__reg  to \i_main_xbar_gen_demux_3]_i_demux_select_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux[3]_i_demux_select_q_2__reg  to \i_main_xbar_gen_demux_3]_i_demux_select_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[0]_reg  to \csr_depc_o_0]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[10]_reg  to \csr_depc_o_10]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[11]_reg  to \csr_depc_o_11]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[12]_reg  to \csr_depc_o_12]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[13]_reg  to \csr_depc_o_13]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[14]_reg  to \csr_depc_o_14]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[15]_reg  to \csr_depc_o_15]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[16]_reg  to \csr_depc_o_16]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[17]_reg  to \csr_depc_o_17]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[18]_reg  to \csr_depc_o_18]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[19]_reg  to \csr_depc_o_19]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[1]_reg  to \csr_depc_o_1]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[20]_reg  to \csr_depc_o_20]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[21]_reg  to \csr_depc_o_21]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[22]_reg  to \csr_depc_o_22]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[23]_reg  to \csr_depc_o_23]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[24]_reg  to \csr_depc_o_24]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[25]_reg  to \csr_depc_o_25]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[26]_reg  to \csr_depc_o_26]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[27]_reg  to \csr_depc_o_27]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[28]_reg  to \csr_depc_o_28]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[29]_reg  to \csr_depc_o_29]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[2]_reg  to \csr_depc_o_2]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[30]_reg  to \csr_depc_o_30]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[31]_reg  to \csr_depc_o_31]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[3]_reg  to \csr_depc_o_3]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[4]_reg  to \csr_depc_o_4]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[5]_reg  to \csr_depc_o_5]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[6]_reg  to \csr_depc_o_6]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[7]_reg  to \csr_depc_o_7]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[8]_reg  to \csr_depc_o_8]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o[9]_reg  to \csr_depc_o_9]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[0]_reg  to \csr_mepc_o_0]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[10]_reg  to \csr_mepc_o_10]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[11]_reg  to \csr_mepc_o_11]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[12]_reg  to \csr_mepc_o_12]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[13]_reg  to \csr_mepc_o_13]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[14]_reg  to \csr_mepc_o_14]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[15]_reg  to \csr_mepc_o_15]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[16]_reg  to \csr_mepc_o_16]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[17]_reg  to \csr_mepc_o_17]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[18]_reg  to \csr_mepc_o_18]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[19]_reg  to \csr_mepc_o_19]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[1]_reg  to \csr_mepc_o_1]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[20]_reg  to \csr_mepc_o_20]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[21]_reg  to \csr_mepc_o_21]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[22]_reg  to \csr_mepc_o_22]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[23]_reg  to \csr_mepc_o_23]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[24]_reg  to \csr_mepc_o_24]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[25]_reg  to \csr_mepc_o_25]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[26]_reg  to \csr_mepc_o_26]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[27]_reg  to \csr_mepc_o_27]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[28]_reg  to \csr_mepc_o_28]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[29]_reg  to \csr_mepc_o_29]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[2]_reg  to \csr_mepc_o_2]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[30]_reg  to \csr_mepc_o_30]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[31]_reg  to \csr_mepc_o_31]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[3]_reg  to \csr_mepc_o_3]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[4]_reg  to \csr_mepc_o_4]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[5]_reg  to \csr_mepc_o_5]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[6]_reg  to \csr_mepc_o_6]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[7]_reg  to \csr_mepc_o_7]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[8]_reg  to \csr_mepc_o_8]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o[9]_reg  to \csr_mepc_o_9]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[0]_reg  to \csr_mtvec_o_0]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[10]_reg  to \csr_mtvec_o_10]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[11]_reg  to \csr_mtvec_o_11]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[12]_reg  to \csr_mtvec_o_12]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[13]_reg  to \csr_mtvec_o_13]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[14]_reg  to \csr_mtvec_o_14]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[15]_reg  to \csr_mtvec_o_15]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[16]_reg  to \csr_mtvec_o_16]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[17]_reg  to \csr_mtvec_o_17]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[18]_reg  to \csr_mtvec_o_18]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[19]_reg  to \csr_mtvec_o_19]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[1]_reg  to \csr_mtvec_o_1]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[20]_reg  to \csr_mtvec_o_20]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[21]_reg  to \csr_mtvec_o_21]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[22]_reg  to \csr_mtvec_o_22]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[23]_reg  to \csr_mtvec_o_23]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[24]_reg  to \csr_mtvec_o_24]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[25]_reg  to \csr_mtvec_o_25]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[26]_reg  to \csr_mtvec_o_26]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[27]_reg  to \csr_mtvec_o_27]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[28]_reg  to \csr_mtvec_o_28]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[29]_reg  to \csr_mtvec_o_29]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[2]_reg  to \csr_mtvec_o_2]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[30]_reg  to \csr_mtvec_o_30]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[31]_reg  to \csr_mtvec_o_31]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[3]_reg  to \csr_mtvec_o_3]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[4]_reg  to \csr_mtvec_o_4]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[5]_reg  to \csr_mtvec_o_5]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[6]_reg  to \csr_mtvec_o_6]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[7]_reg  to \csr_mtvec_o_7]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[8]_reg  to \csr_mtvec_o_8]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o[9]_reg  to \csr_mtvec_o_9]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_control_csr_rd_data_o_reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_control_csr_rd_data_o_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_0__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_0__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_10__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_10__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_11__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_11__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_12__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_12__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_13__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_13__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_14__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_14__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_15__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_15__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_16__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_16__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_17__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_17__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_18__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_18__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_19__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_19__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_1__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_1__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_20__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_20__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_21__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_21__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_22__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_22__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_23__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_23__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_24__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_24__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_25__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_25__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_26__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_26__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_27__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_27__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_28__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_28__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_29__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_29__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_2__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_2__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_30__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_30__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_31__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_31__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_3__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_3__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_4__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_4__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_5__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_5__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_6__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_6__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_7__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_7__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_8__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_8__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_9__reg  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_9__reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \priv_mode_id_o[0]_reg  to \priv_mode_id_o_0]_reg  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \priv_mode_id_o[1]_reg  to \priv_mode_id_o_1]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[0]_reg  to \master_add_o_0]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[10]_reg  to \master_add_o_10]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[11]_reg  to \master_add_o_11]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[12]_reg  to \master_add_o_12]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[13]_reg  to \master_add_o_13]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[14]_reg  to \master_add_o_14]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[15]_reg  to \master_add_o_15]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[16]_reg  to \master_add_o_16]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[17]_reg  to \master_add_o_17]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[18]_reg  to \master_add_o_18]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[19]_reg  to \master_add_o_19]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[1]_reg  to \master_add_o_1]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[20]_reg  to \master_add_o_20]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[21]_reg  to \master_add_o_21]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[22]_reg  to \master_add_o_22]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[23]_reg  to \master_add_o_23]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[24]_reg  to \master_add_o_24]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[25]_reg  to \master_add_o_25]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[26]_reg  to \master_add_o_26]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[27]_reg  to \master_add_o_27]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[28]_reg  to \master_add_o_28]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[29]_reg  to \master_add_o_29]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[2]_reg  to \master_add_o_2]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[30]_reg  to \master_add_o_30]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[31]_reg  to \master_add_o_31]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[3]_reg  to \master_add_o_3]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[4]_reg  to \master_add_o_4]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[5]_reg  to \master_add_o_5]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[6]_reg  to \master_add_o_6]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[7]_reg  to \master_add_o_7]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[8]_reg  to \master_add_o_8]_reg  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o[9]_reg  to \master_add_o_9]_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[0]_i_sync  to \gen_gpios_0]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[0]_serial_q_reg  to \gen_gpios_0]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[10]_i_sync  to \gen_gpios_10]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[10]_serial_q_reg  to \gen_gpios_10]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[11]_i_sync  to \gen_gpios_11]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[11]_serial_q_reg  to \gen_gpios_11]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[12]_i_sync  to \gen_gpios_12]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[12]_serial_q_reg  to \gen_gpios_12]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[13]_i_sync  to \gen_gpios_13]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[13]_serial_q_reg  to \gen_gpios_13]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[14]_i_sync  to \gen_gpios_14]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[14]_serial_q_reg  to \gen_gpios_14]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[15]_i_sync  to \gen_gpios_15]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[15]_serial_q_reg  to \gen_gpios_15]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[16]_i_sync  to \gen_gpios_16]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[16]_serial_q_reg  to \gen_gpios_16]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[17]_i_sync  to \gen_gpios_17]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[17]_serial_q_reg  to \gen_gpios_17]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[18]_i_sync  to \gen_gpios_18]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[18]_serial_q_reg  to \gen_gpios_18]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[19]_i_sync  to \gen_gpios_19]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[19]_serial_q_reg  to \gen_gpios_19]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[1]_i_sync  to \gen_gpios_1]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[1]_serial_q_reg  to \gen_gpios_1]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[20]_i_sync  to \gen_gpios_20]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[20]_serial_q_reg  to \gen_gpios_20]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[21]_i_sync  to \gen_gpios_21]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[21]_serial_q_reg  to \gen_gpios_21]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[22]_i_sync  to \gen_gpios_22]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[22]_serial_q_reg  to \gen_gpios_22]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[23]_i_sync  to \gen_gpios_23]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[23]_serial_q_reg  to \gen_gpios_23]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[24]_i_sync  to \gen_gpios_24]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[24]_serial_q_reg  to \gen_gpios_24]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[25]_i_sync  to \gen_gpios_25]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[25]_serial_q_reg  to \gen_gpios_25]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[26]_i_sync  to \gen_gpios_26]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[26]_serial_q_reg  to \gen_gpios_26]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[27]_i_sync  to \gen_gpios_27]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[27]_serial_q_reg  to \gen_gpios_27]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[28]_i_sync  to \gen_gpios_28]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[28]_serial_q_reg  to \gen_gpios_28]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[29]_i_sync  to \gen_gpios_29]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[29]_serial_q_reg  to \gen_gpios_29]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[2]_i_sync  to \gen_gpios_2]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[2]_serial_q_reg  to \gen_gpios_2]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[30]_i_sync  to \gen_gpios_30]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[30]_serial_q_reg  to \gen_gpios_30]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[31]_i_sync  to \gen_gpios_31]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[31]_serial_q_reg  to \gen_gpios_31]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[3]_i_sync  to \gen_gpios_3]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[3]_serial_q_reg  to \gen_gpios_3]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[4]_i_sync  to \gen_gpios_4]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[4]_serial_q_reg  to \gen_gpios_4]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[5]_i_sync  to \gen_gpios_5]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[5]_serial_q_reg  to \gen_gpios_5]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[6]_i_sync  to \gen_gpios_6]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[6]_serial_q_reg  to \gen_gpios_6]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[7]_i_sync  to \gen_gpios_7]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[7]_serial_q_reg  to \gen_gpios_7]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[8]_i_sync  to \gen_gpios_8]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[8]_serial_q_reg  to \gen_gpios_8]_serial_q_reg  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[9]_i_sync  to \gen_gpios_9]_i_sync  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios[9]_serial_q_reg  to \gen_gpios_9]_serial_q_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[10]_reg  to \reg2hw_10]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[11]_reg  to \reg2hw_11]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[12]_reg  to \reg2hw_12]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[13]_reg  to \reg2hw_13]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[14]_reg  to \reg2hw_14]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[15]_reg  to \reg2hw_15]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[16]_reg  to \reg2hw_16]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[17]_reg  to \reg2hw_17]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[18]_reg  to \reg2hw_18]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[19]_reg  to \reg2hw_19]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[1]_reg  to \reg2hw_1]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[20]_reg  to \reg2hw_20]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[21]_reg  to \reg2hw_21]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[22]_reg  to \reg2hw_22]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[23]_reg  to \reg2hw_23]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[24]_reg  to \reg2hw_24]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[25]_reg  to \reg2hw_25]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[26]_reg  to \reg2hw_26]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[27]_reg  to \reg2hw_27]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[28]_reg  to \reg2hw_28]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[29]_reg  to \reg2hw_29]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[2]_reg  to \reg2hw_2]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[30]_reg  to \reg2hw_30]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[31]_reg  to \reg2hw_31]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[32]_reg  to \reg2hw_32]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[34]_reg  to \reg2hw_34]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[35]_reg  to \reg2hw_35]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[36]_reg  to \reg2hw_36]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[37]_reg  to \reg2hw_37]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[38]_reg  to \reg2hw_38]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[39]_reg  to \reg2hw_39]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[3]_reg  to \reg2hw_3]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[40]_reg  to \reg2hw_40]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[41]_reg  to \reg2hw_41]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[42]_reg  to \reg2hw_42]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[43]_reg  to \reg2hw_43]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[44]_reg  to \reg2hw_44]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[45]_reg  to \reg2hw_45]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[46]_reg  to \reg2hw_46]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[47]_reg  to \reg2hw_47]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[48]_reg  to \reg2hw_48]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[49]_reg  to \reg2hw_49]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[4]_reg  to \reg2hw_4]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[50]_reg  to \reg2hw_50]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[51]_reg  to \reg2hw_51]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[52]_reg  to \reg2hw_52]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[53]_reg  to \reg2hw_53]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[54]_reg  to \reg2hw_54]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[55]_reg  to \reg2hw_55]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[56]_reg  to \reg2hw_56]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[57]_reg  to \reg2hw_57]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[58]_reg  to \reg2hw_58]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[59]_reg  to \reg2hw_59]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[5]_reg  to \reg2hw_5]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[60]_reg  to \reg2hw_60]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[61]_reg  to \reg2hw_61]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[62]_reg  to \reg2hw_62]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[63]_reg  to \reg2hw_63]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[64]_reg  to \reg2hw_64]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[65]_reg  to \reg2hw_65]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[6]_reg  to \reg2hw_6]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[7]_reg  to \reg2hw_7]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[8]_reg  to \reg2hw_8]_reg  
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw[9]_reg  to \reg2hw_9]_reg  
[08/27 23:57:22    290s] update cell timer_unit$croc_chip_i_croc_soc_i_croc_i_timer, inst name from \r_id_o[0]_reg  to \r_id_o_0]_reg  
[08/27 23:57:22    290s] update cell timer_unit$croc_chip_i_croc_soc_i_croc_i_timer, inst name from \r_id_o[1]_reg  to \r_id_o_1]_reg  
[08/27 23:57:22    290s] update cell timer_unit$croc_chip_i_croc_soc_i_croc_i_timer, inst name from \r_id_o[2]_reg  to \r_id_o_2]_reg  
[08/27 23:57:22    290s] update cell user_domain$croc_chip_i_croc_soc_i_user, inst name from \user_sbr_obi_rsp_o[4]_reg  to \user_sbr_obi_rsp_o_4]_reg  
[08/27 23:57:22    290s] update cell user_domain$croc_chip_i_croc_soc_i_user, inst name from \user_sbr_obi_rsp_o[5]_reg  to \user_sbr_obi_rsp_o_5]_reg  
[08/27 23:57:22    290s] update cell user_domain$croc_chip_i_croc_soc_i_user, inst name from \user_sbr_obi_rsp_o[6]_reg  to \user_sbr_obi_rsp_o_6]_reg  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \gen_sram_bank[0]_i_sram_shim_rvalid_d  to \gen_sram_bank_0]_i_sram_shim_rvalid_d  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \gen_sram_bank[1]_i_sram_shim_rvalid_d  to \gen_sram_bank_1]_i_sram_shim_rvalid_d  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[0]_i_demux_i_counter_down_i_$_AND__B_Y_$_OR__B_A_$_OR__Y_B  to \i_main_xbar_gen_demux_0]_i_demux_i_counter_down_i_$_AND__B_Y_$_OR__B_A_$_OR__Y_B  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[0]_i_demux_i_counter_overflow_o  to \i_main_xbar_gen_demux_0]_i_demux_i_counter_overflow_o  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[0]_i_demux_i_counter_q_o  to \i_main_xbar_gen_demux_0]_i_demux_i_counter_q_o  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[0]_i_demux_select_q_0_  to \i_main_xbar_gen_demux_0]_i_demux_select_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[0]_i_demux_select_q_1_  to \i_main_xbar_gen_demux_0]_i_demux_select_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[0]_i_demux_select_q_2_  to \i_main_xbar_gen_demux_0]_i_demux_select_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[1]_i_demux_i_counter_overflow_o  to \i_main_xbar_gen_demux_1]_i_demux_i_counter_overflow_o  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[1]_i_demux_i_counter_q_o  to \i_main_xbar_gen_demux_1]_i_demux_i_counter_q_o  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[1]_i_demux_i_counter_q_o_$_NOT__A_Y  to \i_main_xbar_gen_demux_1]_i_demux_i_counter_q_o_$_NOT__A_Y  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[1]_i_demux_select_q_0_  to \i_main_xbar_gen_demux_1]_i_demux_select_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[1]_i_demux_select_q_1_  to \i_main_xbar_gen_demux_1]_i_demux_select_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[1]_i_demux_select_q_2_  to \i_main_xbar_gen_demux_1]_i_demux_select_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[2]_i_demux_i_counter_overflow_o  to \i_main_xbar_gen_demux_2]_i_demux_i_counter_overflow_o  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[2]_i_demux_i_counter_q_o  to \i_main_xbar_gen_demux_2]_i_demux_i_counter_q_o  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[2]_i_demux_i_counter_q_o_$_NOT__A_Y  to \i_main_xbar_gen_demux_2]_i_demux_i_counter_q_o_$_NOT__A_Y  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[2]_i_demux_select_q_0_  to \i_main_xbar_gen_demux_2]_i_demux_select_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[2]_i_demux_select_q_1_  to \i_main_xbar_gen_demux_2]_i_demux_select_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[2]_i_demux_select_q_2_  to \i_main_xbar_gen_demux_2]_i_demux_select_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[3]_i_demux_i_counter_overflow_o  to \i_main_xbar_gen_demux_3]_i_demux_i_counter_overflow_o  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[3]_i_demux_i_counter_q_o  to \i_main_xbar_gen_demux_3]_i_demux_i_counter_q_o  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[3]_i_demux_i_counter_q_o_$_NOT__A_Y  to \i_main_xbar_gen_demux_3]_i_demux_i_counter_q_o_$_NOT__A_Y  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[3]_i_demux_select_q_0_  to \i_main_xbar_gen_demux_3]_i_demux_select_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[3]_i_demux_select_q_1_  to \i_main_xbar_gen_demux_3]_i_demux_select_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux[3]_i_demux_select_q_2_  to \i_main_xbar_gen_demux_3]_i_demux_select_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  to \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[0]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  to \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  to \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[1]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  to \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  to \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[2]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  to \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  to \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[3]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  to \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  to \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux[4]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  to \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_control_csr_rd_data_o  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_control_csr_rd_data_o  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_0_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_0_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_10_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_10_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_11_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_11_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_12_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_12_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_13_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_13_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_14_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_14_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_15_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_15_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_16_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_16_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_17_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_17_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_18_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_18_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_19_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_19_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_1_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_1_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_20_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_20_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_21_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_21_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_22_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_22_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_23_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_23_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_24_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_24_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_25_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_25_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_26_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_26_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_27_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_27_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_28_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_28_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_29_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_29_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_2_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_2_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_30_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_30_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_31_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_31_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_3_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_3_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_4_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_4_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_5_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_5_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_6_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_6_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_7_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_7_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_8_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_8_  
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg[0]_u_tmatch_value_csr_rd_data_o_9_  to \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_9_  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[0]_reg_D  to \master_add_o_0]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[10]_reg_D  to \master_add_o_10]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[11]_reg_D  to \master_add_o_11]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[12]_reg_D  to \master_add_o_12]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[13]_reg_D  to \master_add_o_13]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[14]_reg_D  to \master_add_o_14]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[15]_reg_D  to \master_add_o_15]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[16]_reg_D  to \master_add_o_16]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[17]_reg_D  to \master_add_o_17]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[18]_reg_D  to \master_add_o_18]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[19]_reg_D  to \master_add_o_19]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[1]_reg_D  to \master_add_o_1]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[20]_reg_D  to \master_add_o_20]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[21]_reg_D  to \master_add_o_21]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[22]_reg_D  to \master_add_o_22]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[23]_reg_D  to \master_add_o_23]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[24]_reg_D  to \master_add_o_24]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[25]_reg_D  to \master_add_o_25]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[26]_reg_D  to \master_add_o_26]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[27]_reg_D  to \master_add_o_27]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[28]_reg_D  to \master_add_o_28]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[29]_reg_D  to \master_add_o_29]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[2]_reg_D  to \master_add_o_2]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[30]_reg_D  to \master_add_o_30]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[31]_reg_D  to \master_add_o_31]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[3]_reg_D  to \master_add_o_3]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[4]_reg_D  to \master_add_o_4]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[5]_reg_D  to \master_add_o_5]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[6]_reg_D  to \master_add_o_6]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[7]_reg_D  to \master_add_o_7]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[8]_reg_D  to \master_add_o_8]_reg_D  
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o[9]_reg_D  to \master_add_o_9]_reg_D  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[0]_is_input_$_AND__Y_B  to \gen_gpios_0]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[0]_r_edge_$_AND__Y_B  to \gen_gpios_0]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[0]_serial_d  to \gen_gpios_0]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[10]_is_input_$_AND__Y_B  to \gen_gpios_10]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[10]_r_edge_$_AND__Y_B  to \gen_gpios_10]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[10]_serial_d  to \gen_gpios_10]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[11]_is_input_$_AND__Y_B  to \gen_gpios_11]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[11]_r_edge_$_AND__Y_B  to \gen_gpios_11]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[11]_serial_d  to \gen_gpios_11]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[12]_is_input_$_AND__Y_B  to \gen_gpios_12]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[12]_r_edge_$_AND__Y_B  to \gen_gpios_12]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[12]_serial_d  to \gen_gpios_12]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[13]_is_input_$_AND__Y_B  to \gen_gpios_13]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[13]_r_edge_$_AND__Y_B  to \gen_gpios_13]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[13]_serial_d  to \gen_gpios_13]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[14]_is_input_$_AND__Y_B  to \gen_gpios_14]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[14]_r_edge_$_AND__Y_B  to \gen_gpios_14]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[14]_serial_d  to \gen_gpios_14]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[15]_is_input_$_AND__Y_B  to \gen_gpios_15]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[15]_r_edge_$_AND__Y_B  to \gen_gpios_15]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[15]_serial_d  to \gen_gpios_15]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[16]_is_input_$_AND__Y_B  to \gen_gpios_16]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[16]_r_edge_$_AND__Y_B  to \gen_gpios_16]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[16]_serial_d  to \gen_gpios_16]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[17]_is_input_$_AND__Y_B  to \gen_gpios_17]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[17]_r_edge_$_AND__Y_B  to \gen_gpios_17]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[17]_serial_d  to \gen_gpios_17]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[18]_is_input_$_AND__Y_B  to \gen_gpios_18]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[18]_r_edge_$_AND__Y_B  to \gen_gpios_18]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[18]_serial_d  to \gen_gpios_18]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[19]_is_input_$_AND__Y_B  to \gen_gpios_19]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[19]_r_edge_$_AND__Y_B  to \gen_gpios_19]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[19]_serial_d  to \gen_gpios_19]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[1]_is_input_$_AND__Y_B  to \gen_gpios_1]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[1]_r_edge_$_AND__Y_B  to \gen_gpios_1]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[1]_serial_d  to \gen_gpios_1]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[20]_is_input_$_AND__Y_B  to \gen_gpios_20]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[20]_r_edge_$_AND__Y_B  to \gen_gpios_20]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[20]_serial_d  to \gen_gpios_20]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[21]_is_input_$_AND__Y_B  to \gen_gpios_21]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[21]_r_edge_$_AND__Y_B  to \gen_gpios_21]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[21]_serial_d  to \gen_gpios_21]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[22]_is_input_$_AND__Y_B  to \gen_gpios_22]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[22]_r_edge_$_AND__Y_B  to \gen_gpios_22]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[22]_serial_d  to \gen_gpios_22]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[23]_is_input_$_AND__Y_B  to \gen_gpios_23]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[23]_r_edge_$_AND__Y_B  to \gen_gpios_23]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[23]_serial_d  to \gen_gpios_23]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[24]_is_input_$_AND__Y_B  to \gen_gpios_24]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[24]_r_edge_$_AND__Y_B  to \gen_gpios_24]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[24]_serial_d  to \gen_gpios_24]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[25]_is_input_$_AND__Y_B  to \gen_gpios_25]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[25]_r_edge_$_AND__Y_B  to \gen_gpios_25]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[25]_serial_d  to \gen_gpios_25]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[26]_is_input_$_AND__Y_B  to \gen_gpios_26]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[26]_r_edge_$_AND__Y_B  to \gen_gpios_26]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[26]_serial_d  to \gen_gpios_26]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[27]_is_input_$_AND__Y_B  to \gen_gpios_27]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[27]_r_edge_$_AND__Y_B  to \gen_gpios_27]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[27]_serial_d  to \gen_gpios_27]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[28]_is_input_$_AND__Y_B  to \gen_gpios_28]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[28]_r_edge_$_AND__Y_B  to \gen_gpios_28]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[28]_serial_d  to \gen_gpios_28]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[29]_is_input_$_AND__Y_B  to \gen_gpios_29]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[29]_r_edge_$_AND__Y_B  to \gen_gpios_29]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[29]_serial_d  to \gen_gpios_29]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[2]_is_input_$_AND__Y_B  to \gen_gpios_2]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[2]_r_edge_$_AND__Y_B  to \gen_gpios_2]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[2]_serial_d  to \gen_gpios_2]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[30]_is_input_$_AND__Y_B  to \gen_gpios_30]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[30]_r_edge_$_AND__Y_B  to \gen_gpios_30]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[30]_serial_d  to \gen_gpios_30]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[31]_is_input_$_AND__Y_B  to \gen_gpios_31]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[31]_r_edge_$_AND__Y_B  to \gen_gpios_31]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[31]_serial_d  to \gen_gpios_31]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[3]_is_input_$_AND__Y_B  to \gen_gpios_3]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[3]_r_edge_$_AND__Y_B  to \gen_gpios_3]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[3]_serial_d  to \gen_gpios_3]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[4]_is_input_$_AND__Y_B  to \gen_gpios_4]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[4]_r_edge_$_AND__Y_B  to \gen_gpios_4]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[4]_serial_d  to \gen_gpios_4]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[5]_is_input_$_AND__Y_B  to \gen_gpios_5]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[5]_r_edge_$_AND__Y_B  to \gen_gpios_5]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[5]_serial_d  to \gen_gpios_5]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[6]_is_input_$_AND__Y_B  to \gen_gpios_6]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[6]_r_edge_$_AND__Y_B  to \gen_gpios_6]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[6]_serial_d  to \gen_gpios_6]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[7]_is_input_$_AND__Y_B  to \gen_gpios_7]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[7]_r_edge_$_AND__Y_B  to \gen_gpios_7]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[7]_serial_d  to \gen_gpios_7]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[8]_is_input_$_AND__Y_B  to \gen_gpios_8]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[8]_r_edge_$_AND__Y_B  to \gen_gpios_8]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[8]_serial_d  to \gen_gpios_8]_serial_d  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[9]_is_input_$_AND__Y_B  to \gen_gpios_9]_is_input_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[9]_r_edge_$_AND__Y_B  to \gen_gpios_9]_r_edge_$_AND__Y_B  
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios[9]_serial_d  to \gen_gpios_9]_serial_d  
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[0]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_0]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[10]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_10]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[11]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_11]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[12]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_12]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[13]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_13]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[14]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_14]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[15]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_15]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[16]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_16]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[17]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_17]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[18]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_18]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[19]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_19]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[1]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_1]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[20]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_20]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[21]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_21]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[22]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_22]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[23]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_23]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[24]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_24]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[25]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_25]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[26]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_26]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[27]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_27]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[28]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_28]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[29]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_29]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[2]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_2]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[30]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_30]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[31]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_31]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[3]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_3]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[4]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_4]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[5]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_5]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[6]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_6]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[7]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_7]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[8]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_8]_i_sync 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios[9]_i_sync  to \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_9]_i_sync 
[08/27 23:57:22    290s] update module name from \tc_sram$croc_chip_i_croc_soc_i_croc_gen_sram_bank[0]_i_sram  to \tc_sram$croc_chip_i_croc_soc_i_croc_gen_sram_bank_0]_i_sram 
[08/27 23:57:22    290s] update module name from \tc_sram$croc_chip_i_croc_soc_i_croc_gen_sram_bank[1]_i_sram  to \tc_sram$croc_chip_i_croc_soc_i_croc_gen_sram_bank_1]_i_sram 
[08/27 23:57:22    290s] update_names: updated 554 instances.
[08/27 23:57:22    290s] update_names: updated 307 nets.
[08/27 23:57:22    290s] update_names: updated 34 modules. 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_0]_reg  to data_o_0__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_10]_reg  to data_o_10__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_11]_reg  to data_o_11__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_12]_reg  to data_o_12__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_13]_reg  to data_o_13__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_14]_reg  to data_o_14__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_15]_reg  to data_o_15__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_16]_reg  to data_o_16__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_17]_reg  to data_o_17__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_18]_reg  to data_o_18__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_19]_reg  to data_o_19__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_1]_reg  to data_o_1__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_20]_reg  to data_o_20__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_21]_reg  to data_o_21__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_22]_reg  to data_o_22__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_23]_reg  to data_o_23__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_24]_reg  to data_o_24__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_25]_reg  to data_o_25__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_26]_reg  to data_o_26__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_27]_reg  to data_o_27__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_28]_reg  to data_o_28__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_29]_reg  to data_o_29__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_2]_reg  to data_o_2__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_30]_reg  to data_o_30__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_31]_reg  to data_o_31__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_32]_reg  to data_o_32__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_33]_reg  to data_o_33__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_34]_reg  to data_o_34__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_35]_reg  to data_o_35__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_36]_reg  to data_o_36__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_37]_reg  to data_o_37__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_38]_reg  to data_o_38__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_39]_reg  to data_o_39__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_3]_reg  to data_o_3__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_40]_reg  to data_o_40__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_4]_reg  to data_o_4__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_5]_reg  to data_o_5__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_6]_reg  to data_o_6__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_7]_reg  to data_o_7__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_8]_reg  to data_o_8__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_dst, inst name from \data_o_9]_reg  to data_o_9__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_0]_reg  to data_o_0__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_10]_reg  to data_o_10__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_11]_reg  to data_o_11__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_12]_reg  to data_o_12__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_13]_reg  to data_o_13__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_14]_reg  to data_o_14__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_15]_reg  to data_o_15__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_16]_reg  to data_o_16__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_17]_reg  to data_o_17__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_18]_reg  to data_o_18__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_19]_reg  to data_o_19__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_1]_reg  to data_o_1__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_20]_reg  to data_o_20__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_21]_reg  to data_o_21__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_22]_reg  to data_o_22__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_23]_reg  to data_o_23__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_24]_reg  to data_o_24__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_25]_reg  to data_o_25__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_26]_reg  to data_o_26__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_27]_reg  to data_o_27__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_28]_reg  to data_o_28__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_29]_reg  to data_o_29__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_2]_reg  to data_o_2__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_30]_reg  to data_o_30__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_31]_reg  to data_o_31__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_32]_reg  to data_o_32__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_33]_reg  to data_o_33__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_3]_reg  to data_o_3__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_4]_reg  to data_o_4__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_5]_reg  to data_o_5__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_6]_reg  to data_o_6__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_7]_reg  to data_o_7__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_8]_reg  to data_o_8__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_dst_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_dst, inst name from \data_o_9]_reg  to data_o_9__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_0]_reg  to async_data_o_0__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_10]_reg  to async_data_o_10__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_11]_reg  to async_data_o_11__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_12]_reg  to async_data_o_12__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_13]_reg  to async_data_o_13__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_14]_reg  to async_data_o_14__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_15]_reg  to async_data_o_15__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_16]_reg  to async_data_o_16__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_17]_reg  to async_data_o_17__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_18]_reg  to async_data_o_18__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_19]_reg  to async_data_o_19__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_1]_reg  to async_data_o_1__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_20]_reg  to async_data_o_20__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_21]_reg  to async_data_o_21__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_22]_reg  to async_data_o_22__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_23]_reg  to async_data_o_23__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_24]_reg  to async_data_o_24__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_25]_reg  to async_data_o_25__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_26]_reg  to async_data_o_26__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_27]_reg  to async_data_o_27__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_28]_reg  to async_data_o_28__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_29]_reg  to async_data_o_29__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_2]_reg  to async_data_o_2__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_30]_reg  to async_data_o_30__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_31]_reg  to async_data_o_31__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_32]_reg  to async_data_o_32__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_33]_reg  to async_data_o_33__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_34]_reg  to async_data_o_34__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_35]_reg  to async_data_o_35__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_36]_reg  to async_data_o_36__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_37]_reg  to async_data_o_37__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_38]_reg  to async_data_o_38__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_39]_reg  to async_data_o_39__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_3]_reg  to async_data_o_3__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_40]_reg  to async_data_o_40__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_4]_reg  to async_data_o_4__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_5]_reg  to async_data_o_5__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_6]_reg  to async_data_o_6__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_7]_reg  to async_data_o_7__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_8]_reg  to async_data_o_8__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_src, inst name from \async_data_o_9]_reg  to async_data_o_9__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_0]_reg  to async_data_o_0__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_10]_reg  to async_data_o_10__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_11]_reg  to async_data_o_11__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_12]_reg  to async_data_o_12__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_13]_reg  to async_data_o_13__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_14]_reg  to async_data_o_14__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_15]_reg  to async_data_o_15__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_16]_reg  to async_data_o_16__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_17]_reg  to async_data_o_17__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_18]_reg  to async_data_o_18__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_19]_reg  to async_data_o_19__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_1]_reg  to async_data_o_1__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_20]_reg  to async_data_o_20__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_21]_reg  to async_data_o_21__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_22]_reg  to async_data_o_22__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_23]_reg  to async_data_o_23__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_24]_reg  to async_data_o_24__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_25]_reg  to async_data_o_25__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_26]_reg  to async_data_o_26__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_27]_reg  to async_data_o_27__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_28]_reg  to async_data_o_28__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_29]_reg  to async_data_o_29__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_2]_reg  to async_data_o_2__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_30]_reg  to async_data_o_30__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_31]_reg  to async_data_o_31__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_32]_reg  to async_data_o_32__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_33]_reg  to async_data_o_33__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_3]_reg  to async_data_o_3__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_4]_reg  to async_data_o_4__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_5]_reg  to async_data_o_5__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_6]_reg  to async_data_o_6__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_7]_reg  to async_data_o_7__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_8]_reg  to async_data_o_8__reg 
[08/27 23:57:22    290s] update cell cdc_2phase_src_clearable$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_src, inst name from \async_data_o_9]_reg  to async_data_o_9__reg 
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src, inst name from \async_data_o_0]_reg  to async_data_o_0__reg 
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src, inst name from \async_data_o_1]_reg  to async_data_o_1__reg 
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src, inst name from \async_data_o_0]_reg  to async_data_o_0__reg 
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_req_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src, inst name from \async_data_o_1]_reg  to async_data_o_1__reg 
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src, inst name from \async_data_o_0]_reg  to async_data_o_0__reg 
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_a_i_state_transition_cdc_src, inst name from \async_data_o_1]_reg  to async_data_o_1__reg 
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src, inst name from \async_data_o_0]_reg  to async_data_o_0__reg 
[08/27 23:57:22    290s] update cell cdc_4phase_src$croc_chip_i_croc_soc_i_croc_i_dmi_jtag_i_dmi_cdc_i_cdc_resp_i_cdc_reset_ctrlr_i_cdc_reset_ctrlr_half_b_i_state_transition_cdc_src, inst name from \async_data_o_1]_reg  to async_data_o_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \gen_sram_bank_0]_i_sram  to gen_sram_bank_0__i_sram 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \gen_sram_bank_0]_i_sram_shim_rvalid_q_reg  to gen_sram_bank_0__i_sram_shim_rvalid_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \gen_sram_bank_1]_i_sram  to gen_sram_bank_1__i_sram 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \gen_sram_bank_1]_i_sram_shim_rvalid_q_reg  to gen_sram_bank_1__i_sram_shim_rvalid_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_0]_i_demux_i_counter_overflow_o_reg  to i_main_xbar_gen_demux_0__i_demux_i_counter_overflow_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_0]_i_demux_i_counter_q_o_reg  to i_main_xbar_gen_demux_0__i_demux_i_counter_q_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_0]_i_demux_select_q_0__reg  to i_main_xbar_gen_demux_0__i_demux_select_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_0]_i_demux_select_q_1__reg  to i_main_xbar_gen_demux_0__i_demux_select_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_0]_i_demux_select_q_2__reg  to i_main_xbar_gen_demux_0__i_demux_select_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_1]_i_demux_i_counter_overflow_o_reg  to i_main_xbar_gen_demux_1__i_demux_i_counter_overflow_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_1]_i_demux_i_counter_q_o_reg  to i_main_xbar_gen_demux_1__i_demux_i_counter_q_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_1]_i_demux_select_q_0__reg  to i_main_xbar_gen_demux_1__i_demux_select_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_1]_i_demux_select_q_1__reg  to i_main_xbar_gen_demux_1__i_demux_select_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_1]_i_demux_select_q_2__reg  to i_main_xbar_gen_demux_1__i_demux_select_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_2]_i_demux_i_counter_overflow_o_reg  to i_main_xbar_gen_demux_2__i_demux_i_counter_overflow_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_2]_i_demux_i_counter_q_o_reg  to i_main_xbar_gen_demux_2__i_demux_i_counter_q_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_2]_i_demux_select_q_0__reg  to i_main_xbar_gen_demux_2__i_demux_select_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_2]_i_demux_select_q_1__reg  to i_main_xbar_gen_demux_2__i_demux_select_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_2]_i_demux_select_q_2__reg  to i_main_xbar_gen_demux_2__i_demux_select_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_3]_i_demux_i_counter_overflow_o_reg  to i_main_xbar_gen_demux_3__i_demux_i_counter_overflow_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_3]_i_demux_i_counter_q_o_reg  to i_main_xbar_gen_demux_3__i_demux_i_counter_q_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_3]_i_demux_select_q_0__reg  to i_main_xbar_gen_demux_3__i_demux_select_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_3]_i_demux_select_q_1__reg  to i_main_xbar_gen_demux_3__i_demux_select_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_demux_3]_i_demux_select_q_2__reg  to i_main_xbar_gen_demux_3__i_demux_select_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_usage_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_usage_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_usage_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_usage_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_mem_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_mem_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_mem_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_mem_q_3__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_read_pointer_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_usage_o_reg  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_usage_o_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_write_pointer_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_rr_q_0__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, inst name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_rr_q_1__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_0]_reg  to csr_depc_o_0__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_10]_reg  to csr_depc_o_10__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_11]_reg  to csr_depc_o_11__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_12]_reg  to csr_depc_o_12__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_13]_reg  to csr_depc_o_13__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_14]_reg  to csr_depc_o_14__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_15]_reg  to csr_depc_o_15__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_16]_reg  to csr_depc_o_16__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_17]_reg  to csr_depc_o_17__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_18]_reg  to csr_depc_o_18__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_19]_reg  to csr_depc_o_19__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_1]_reg  to csr_depc_o_1__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_20]_reg  to csr_depc_o_20__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_21]_reg  to csr_depc_o_21__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_22]_reg  to csr_depc_o_22__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_23]_reg  to csr_depc_o_23__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_24]_reg  to csr_depc_o_24__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_25]_reg  to csr_depc_o_25__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_26]_reg  to csr_depc_o_26__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_27]_reg  to csr_depc_o_27__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_28]_reg  to csr_depc_o_28__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_29]_reg  to csr_depc_o_29__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_2]_reg  to csr_depc_o_2__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_30]_reg  to csr_depc_o_30__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_31]_reg  to csr_depc_o_31__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_3]_reg  to csr_depc_o_3__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_4]_reg  to csr_depc_o_4__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_5]_reg  to csr_depc_o_5__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_6]_reg  to csr_depc_o_6__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_7]_reg  to csr_depc_o_7__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_8]_reg  to csr_depc_o_8__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_depc_o_9]_reg  to csr_depc_o_9__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_0]_reg  to csr_mepc_o_0__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_10]_reg  to csr_mepc_o_10__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_11]_reg  to csr_mepc_o_11__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_12]_reg  to csr_mepc_o_12__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_13]_reg  to csr_mepc_o_13__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_14]_reg  to csr_mepc_o_14__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_15]_reg  to csr_mepc_o_15__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_16]_reg  to csr_mepc_o_16__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_17]_reg  to csr_mepc_o_17__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_18]_reg  to csr_mepc_o_18__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_19]_reg  to csr_mepc_o_19__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_1]_reg  to csr_mepc_o_1__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_20]_reg  to csr_mepc_o_20__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_21]_reg  to csr_mepc_o_21__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_22]_reg  to csr_mepc_o_22__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_23]_reg  to csr_mepc_o_23__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_24]_reg  to csr_mepc_o_24__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_25]_reg  to csr_mepc_o_25__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_26]_reg  to csr_mepc_o_26__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_27]_reg  to csr_mepc_o_27__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_28]_reg  to csr_mepc_o_28__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_29]_reg  to csr_mepc_o_29__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_2]_reg  to csr_mepc_o_2__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_30]_reg  to csr_mepc_o_30__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_31]_reg  to csr_mepc_o_31__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_3]_reg  to csr_mepc_o_3__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_4]_reg  to csr_mepc_o_4__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_5]_reg  to csr_mepc_o_5__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_6]_reg  to csr_mepc_o_6__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_7]_reg  to csr_mepc_o_7__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_8]_reg  to csr_mepc_o_8__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mepc_o_9]_reg  to csr_mepc_o_9__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_0]_reg  to csr_mtvec_o_0__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_10]_reg  to csr_mtvec_o_10__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_11]_reg  to csr_mtvec_o_11__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_12]_reg  to csr_mtvec_o_12__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_13]_reg  to csr_mtvec_o_13__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_14]_reg  to csr_mtvec_o_14__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_15]_reg  to csr_mtvec_o_15__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_16]_reg  to csr_mtvec_o_16__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_17]_reg  to csr_mtvec_o_17__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_18]_reg  to csr_mtvec_o_18__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_19]_reg  to csr_mtvec_o_19__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_1]_reg  to csr_mtvec_o_1__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_20]_reg  to csr_mtvec_o_20__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_21]_reg  to csr_mtvec_o_21__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_22]_reg  to csr_mtvec_o_22__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_23]_reg  to csr_mtvec_o_23__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_24]_reg  to csr_mtvec_o_24__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_25]_reg  to csr_mtvec_o_25__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_26]_reg  to csr_mtvec_o_26__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_27]_reg  to csr_mtvec_o_27__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_28]_reg  to csr_mtvec_o_28__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_29]_reg  to csr_mtvec_o_29__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_2]_reg  to csr_mtvec_o_2__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_30]_reg  to csr_mtvec_o_30__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_31]_reg  to csr_mtvec_o_31__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_3]_reg  to csr_mtvec_o_3__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_4]_reg  to csr_mtvec_o_4__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_5]_reg  to csr_mtvec_o_5__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_6]_reg  to csr_mtvec_o_6__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_7]_reg  to csr_mtvec_o_7__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_8]_reg  to csr_mtvec_o_8__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \csr_mtvec_o_9]_reg  to csr_mtvec_o_9__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_control_csr_rd_data_o_reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_control_csr_rd_data_o_reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_0__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_0__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_10__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_10__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_11__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_11__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_12__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_12__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_13__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_13__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_14__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_14__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_15__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_15__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_16__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_16__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_17__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_17__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_18__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_18__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_19__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_19__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_1__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_1__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_20__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_20__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_21__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_21__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_22__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_22__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_23__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_23__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_24__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_24__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_25__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_25__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_26__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_26__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_27__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_27__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_28__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_28__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_29__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_29__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_2__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_2__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_30__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_30__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_31__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_31__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_3__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_3__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_4__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_4__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_5__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_5__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_6__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_6__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_7__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_7__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_8__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_8__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_9__reg  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_9__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \priv_mode_id_o_0]_reg  to priv_mode_id_o_0__reg 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, inst name from \priv_mode_id_o_1]_reg  to priv_mode_id_o_1__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_0]_reg  to master_add_o_0__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_10]_reg  to master_add_o_10__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_11]_reg  to master_add_o_11__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_12]_reg  to master_add_o_12__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_13]_reg  to master_add_o_13__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_14]_reg  to master_add_o_14__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_15]_reg  to master_add_o_15__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_16]_reg  to master_add_o_16__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_17]_reg  to master_add_o_17__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_18]_reg  to master_add_o_18__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_19]_reg  to master_add_o_19__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_1]_reg  to master_add_o_1__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_20]_reg  to master_add_o_20__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_21]_reg  to master_add_o_21__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_22]_reg  to master_add_o_22__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_23]_reg  to master_add_o_23__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_24]_reg  to master_add_o_24__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_25]_reg  to master_add_o_25__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_26]_reg  to master_add_o_26__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_27]_reg  to master_add_o_27__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_28]_reg  to master_add_o_28__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_29]_reg  to master_add_o_29__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_2]_reg  to master_add_o_2__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_30]_reg  to master_add_o_30__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_31]_reg  to master_add_o_31__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_3]_reg  to master_add_o_3__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_4]_reg  to master_add_o_4__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_5]_reg  to master_add_o_5__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_6]_reg  to master_add_o_6__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_7]_reg  to master_add_o_7__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_8]_reg  to master_add_o_8__reg 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, inst name from \master_add_o_9]_reg  to master_add_o_9__reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_0]_i_sync  to gen_gpios_0__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_0]_serial_q_reg  to gen_gpios_0__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_10]_i_sync  to gen_gpios_10__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_10]_serial_q_reg  to gen_gpios_10__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_11]_i_sync  to gen_gpios_11__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_11]_serial_q_reg  to gen_gpios_11__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_12]_i_sync  to gen_gpios_12__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_12]_serial_q_reg  to gen_gpios_12__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_13]_i_sync  to gen_gpios_13__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_13]_serial_q_reg  to gen_gpios_13__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_14]_i_sync  to gen_gpios_14__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_14]_serial_q_reg  to gen_gpios_14__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_15]_i_sync  to gen_gpios_15__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_15]_serial_q_reg  to gen_gpios_15__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_16]_i_sync  to gen_gpios_16__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_16]_serial_q_reg  to gen_gpios_16__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_17]_i_sync  to gen_gpios_17__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_17]_serial_q_reg  to gen_gpios_17__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_18]_i_sync  to gen_gpios_18__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_18]_serial_q_reg  to gen_gpios_18__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_19]_i_sync  to gen_gpios_19__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_19]_serial_q_reg  to gen_gpios_19__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_1]_i_sync  to gen_gpios_1__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_1]_serial_q_reg  to gen_gpios_1__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_20]_i_sync  to gen_gpios_20__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_20]_serial_q_reg  to gen_gpios_20__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_21]_i_sync  to gen_gpios_21__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_21]_serial_q_reg  to gen_gpios_21__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_22]_i_sync  to gen_gpios_22__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_22]_serial_q_reg  to gen_gpios_22__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_23]_i_sync  to gen_gpios_23__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_23]_serial_q_reg  to gen_gpios_23__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_24]_i_sync  to gen_gpios_24__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_24]_serial_q_reg  to gen_gpios_24__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_25]_i_sync  to gen_gpios_25__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_25]_serial_q_reg  to gen_gpios_25__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_26]_i_sync  to gen_gpios_26__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_26]_serial_q_reg  to gen_gpios_26__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_27]_i_sync  to gen_gpios_27__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_27]_serial_q_reg  to gen_gpios_27__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_28]_i_sync  to gen_gpios_28__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_28]_serial_q_reg  to gen_gpios_28__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_29]_i_sync  to gen_gpios_29__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_29]_serial_q_reg  to gen_gpios_29__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_2]_i_sync  to gen_gpios_2__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_2]_serial_q_reg  to gen_gpios_2__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_30]_i_sync  to gen_gpios_30__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_30]_serial_q_reg  to gen_gpios_30__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_31]_i_sync  to gen_gpios_31__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_31]_serial_q_reg  to gen_gpios_31__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_3]_i_sync  to gen_gpios_3__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_3]_serial_q_reg  to gen_gpios_3__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_4]_i_sync  to gen_gpios_4__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_4]_serial_q_reg  to gen_gpios_4__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_5]_i_sync  to gen_gpios_5__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_5]_serial_q_reg  to gen_gpios_5__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_6]_i_sync  to gen_gpios_6__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_6]_serial_q_reg  to gen_gpios_6__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_7]_i_sync  to gen_gpios_7__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_7]_serial_q_reg  to gen_gpios_7__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_8]_i_sync  to gen_gpios_8__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_8]_serial_q_reg  to gen_gpios_8__serial_q_reg 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_9]_i_sync  to gen_gpios_9__i_sync 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, inst name from \gen_gpios_9]_serial_q_reg  to gen_gpios_9__serial_q_reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_10]_reg  to reg2hw_10__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_11]_reg  to reg2hw_11__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_12]_reg  to reg2hw_12__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_13]_reg  to reg2hw_13__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_14]_reg  to reg2hw_14__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_15]_reg  to reg2hw_15__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_16]_reg  to reg2hw_16__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_17]_reg  to reg2hw_17__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_18]_reg  to reg2hw_18__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_19]_reg  to reg2hw_19__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_1]_reg  to reg2hw_1__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_20]_reg  to reg2hw_20__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_21]_reg  to reg2hw_21__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_22]_reg  to reg2hw_22__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_23]_reg  to reg2hw_23__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_24]_reg  to reg2hw_24__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_25]_reg  to reg2hw_25__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_26]_reg  to reg2hw_26__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_27]_reg  to reg2hw_27__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_28]_reg  to reg2hw_28__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_29]_reg  to reg2hw_29__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_2]_reg  to reg2hw_2__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_30]_reg  to reg2hw_30__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_31]_reg  to reg2hw_31__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_32]_reg  to reg2hw_32__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_34]_reg  to reg2hw_34__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_35]_reg  to reg2hw_35__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_36]_reg  to reg2hw_36__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_37]_reg  to reg2hw_37__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_38]_reg  to reg2hw_38__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_39]_reg  to reg2hw_39__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_3]_reg  to reg2hw_3__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_40]_reg  to reg2hw_40__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_41]_reg  to reg2hw_41__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_42]_reg  to reg2hw_42__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_43]_reg  to reg2hw_43__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_44]_reg  to reg2hw_44__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_45]_reg  to reg2hw_45__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_46]_reg  to reg2hw_46__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_47]_reg  to reg2hw_47__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_48]_reg  to reg2hw_48__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_49]_reg  to reg2hw_49__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_4]_reg  to reg2hw_4__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_50]_reg  to reg2hw_50__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_51]_reg  to reg2hw_51__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_52]_reg  to reg2hw_52__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_53]_reg  to reg2hw_53__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_54]_reg  to reg2hw_54__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_55]_reg  to reg2hw_55__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_56]_reg  to reg2hw_56__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_57]_reg  to reg2hw_57__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_58]_reg  to reg2hw_58__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_59]_reg  to reg2hw_59__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_5]_reg  to reg2hw_5__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_60]_reg  to reg2hw_60__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_61]_reg  to reg2hw_61__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_62]_reg  to reg2hw_62__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_63]_reg  to reg2hw_63__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_64]_reg  to reg2hw_64__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_65]_reg  to reg2hw_65__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_6]_reg  to reg2hw_6__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_7]_reg  to reg2hw_7__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_8]_reg  to reg2hw_8__reg 
[08/27 23:57:22    290s] update cell soc_ctrl_reg_top$croc_chip_i_croc_soc_i_croc_i_soc_ctrl, inst name from \reg2hw_9]_reg  to reg2hw_9__reg 
[08/27 23:57:22    290s] update cell timer_unit$croc_chip_i_croc_soc_i_croc_i_timer, inst name from \r_id_o_0]_reg  to r_id_o_0__reg 
[08/27 23:57:22    290s] update cell timer_unit$croc_chip_i_croc_soc_i_croc_i_timer, inst name from \r_id_o_1]_reg  to r_id_o_1__reg 
[08/27 23:57:22    290s] update cell timer_unit$croc_chip_i_croc_soc_i_croc_i_timer, inst name from \r_id_o_2]_reg  to r_id_o_2__reg 
[08/27 23:57:22    290s] update cell user_domain$croc_chip_i_croc_soc_i_user, inst name from \user_sbr_obi_rsp_o_4]_reg  to user_sbr_obi_rsp_o_4__reg 
[08/27 23:57:22    290s] update cell user_domain$croc_chip_i_croc_soc_i_user, inst name from \user_sbr_obi_rsp_o_5]_reg  to user_sbr_obi_rsp_o_5__reg 
[08/27 23:57:22    290s] update cell user_domain$croc_chip_i_croc_soc_i_user, inst name from \user_sbr_obi_rsp_o_6]_reg  to user_sbr_obi_rsp_o_6__reg 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \gen_sram_bank_0]_i_sram_shim_rvalid_d  to gen_sram_bank_0__i_sram_shim_rvalid_d 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \gen_sram_bank_1]_i_sram_shim_rvalid_d  to gen_sram_bank_1__i_sram_shim_rvalid_d 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_0]_i_demux_i_counter_down_i_$_AND__B_Y_$_OR__B_A_$_OR__Y_B  to i_main_xbar_gen_demux_0__i_demux_i_counter_down_i_$_AND__B_Y_$_OR__B_A_$_OR__Y_B 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_0]_i_demux_i_counter_overflow_o  to i_main_xbar_gen_demux_0__i_demux_i_counter_overflow_o 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_0]_i_demux_i_counter_q_o  to i_main_xbar_gen_demux_0__i_demux_i_counter_q_o 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_0]_i_demux_select_q_0_  to i_main_xbar_gen_demux_0__i_demux_select_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_0]_i_demux_select_q_1_  to i_main_xbar_gen_demux_0__i_demux_select_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_0]_i_demux_select_q_2_  to i_main_xbar_gen_demux_0__i_demux_select_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_1]_i_demux_i_counter_overflow_o  to i_main_xbar_gen_demux_1__i_demux_i_counter_overflow_o 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_1]_i_demux_i_counter_q_o  to i_main_xbar_gen_demux_1__i_demux_i_counter_q_o 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_1]_i_demux_i_counter_q_o_$_NOT__A_Y  to i_main_xbar_gen_demux_1__i_demux_i_counter_q_o_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_1]_i_demux_select_q_0_  to i_main_xbar_gen_demux_1__i_demux_select_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_1]_i_demux_select_q_1_  to i_main_xbar_gen_demux_1__i_demux_select_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_1]_i_demux_select_q_2_  to i_main_xbar_gen_demux_1__i_demux_select_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_2]_i_demux_i_counter_overflow_o  to i_main_xbar_gen_demux_2__i_demux_i_counter_overflow_o 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_2]_i_demux_i_counter_q_o  to i_main_xbar_gen_demux_2__i_demux_i_counter_q_o 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_2]_i_demux_i_counter_q_o_$_NOT__A_Y  to i_main_xbar_gen_demux_2__i_demux_i_counter_q_o_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_2]_i_demux_select_q_0_  to i_main_xbar_gen_demux_2__i_demux_select_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_2]_i_demux_select_q_1_  to i_main_xbar_gen_demux_2__i_demux_select_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_2]_i_demux_select_q_2_  to i_main_xbar_gen_demux_2__i_demux_select_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_3]_i_demux_i_counter_overflow_o  to i_main_xbar_gen_demux_3__i_demux_i_counter_overflow_o 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_3]_i_demux_i_counter_q_o  to i_main_xbar_gen_demux_3__i_demux_i_counter_q_o 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_3]_i_demux_i_counter_q_o_$_NOT__A_Y  to i_main_xbar_gen_demux_3__i_demux_i_counter_q_o_$_NOT__A_Y 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_3]_i_demux_select_q_0_  to i_main_xbar_gen_demux_3__i_demux_select_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_3]_i_demux_select_q_1_  to i_main_xbar_gen_demux_3__i_demux_select_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_demux_3]_i_demux_select_q_2_  to i_main_xbar_gen_demux_3__i_demux_select_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_mem_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_mem_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_mem_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_mem_q_3_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_read_pointer_n 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_read_pointer_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_write_pointer_n 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  to i_main_xbar_gen_mux_0__i_mux_gen_no_id_assign_i_fifo_write_pointer_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_rr_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_0]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  to i_main_xbar_gen_mux_0__i_mux_i_rr_arb_gen_arbiter_rr_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_mem_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_mem_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_mem_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_mem_q_3_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_read_pointer_n 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_read_pointer_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_write_pointer_n 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  to i_main_xbar_gen_mux_1__i_mux_gen_no_id_assign_i_fifo_write_pointer_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_rr_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_1]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  to i_main_xbar_gen_mux_1__i_mux_i_rr_arb_gen_arbiter_rr_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_mem_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_mem_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_mem_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_mem_q_3_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_read_pointer_n 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_read_pointer_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_write_pointer_n 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  to i_main_xbar_gen_mux_2__i_mux_gen_no_id_assign_i_fifo_write_pointer_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_rr_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_2]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  to i_main_xbar_gen_mux_2__i_mux_i_rr_arb_gen_arbiter_rr_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_mem_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_mem_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_mem_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_mem_q_3_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_read_pointer_n 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_read_pointer_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_write_pointer_n 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  to i_main_xbar_gen_mux_3__i_mux_gen_no_id_assign_i_fifo_write_pointer_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_rr_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_3]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  to i_main_xbar_gen_mux_3__i_mux_i_rr_arb_gen_arbiter_rr_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_0_  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_mem_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_1_  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_mem_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_2_  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_mem_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_mem_q_3_  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_mem_q_3_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_n  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_read_pointer_n 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_read_pointer_q  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_read_pointer_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_status_cnt_n_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_status_cnt_q_1__$_NOT__A_Y 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_n  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_write_pointer_n 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_gen_no_id_assign_i_fifo_write_pointer_q  to i_main_xbar_gen_mux_4__i_mux_gen_no_id_assign_i_fifo_write_pointer_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_lock_q_reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_0__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_1__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_2__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_gen_int_rr_gen_lock_req_q_3__reg_D 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_rr_q_0_  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_rr_q_0_ 
[08/27 23:57:22    290s] update cell croc_domain$croc_chip_i_croc_soc_i_croc, net name from \i_main_xbar_gen_mux_4]_i_mux_i_rr_arb_gen_arbiter_rr_q_1_  to i_main_xbar_gen_mux_4__i_mux_i_rr_arb_gen_arbiter_rr_q_1_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_control_csr_rd_data_o  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_control_csr_rd_data_o 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_0_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_0_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_10_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_10_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_11_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_11_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_12_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_12_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_13_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_13_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_14_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_14_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_15_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_15_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_16_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_16_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_17_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_17_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_18_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_18_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_19_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_19_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_1_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_1_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_20_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_20_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_21_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_21_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_22_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_22_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_23_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_23_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_24_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_24_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_25_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_25_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_26_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_26_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_27_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_27_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_28_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_28_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_29_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_29_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_2_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_2_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_30_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_30_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_31_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_31_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_3_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_3_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_4_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_4_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_5_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_5_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_6_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_6_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_7_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_7_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_8_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_8_ 
[08/27 23:57:22    290s] update cell cve2_cs_registers$croc_chip_i_croc_soc_i_croc_i_core_wrap_i_ibex_cs_registers_i, net name from \gen_trigger_regs_g_dbg_tmatch_reg_0]_u_tmatch_value_csr_rd_data_o_9_  to gen_trigger_regs_g_dbg_tmatch_reg_0__u_tmatch_value_csr_rd_data_o_9_ 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_0]_reg_D  to master_add_o_0__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_10]_reg_D  to master_add_o_10__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_11]_reg_D  to master_add_o_11__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_12]_reg_D  to master_add_o_12__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_13]_reg_D  to master_add_o_13__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_14]_reg_D  to master_add_o_14__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_15]_reg_D  to master_add_o_15__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_16]_reg_D  to master_add_o_16__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_17]_reg_D  to master_add_o_17__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_18]_reg_D  to master_add_o_18__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_19]_reg_D  to master_add_o_19__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_1]_reg_D  to master_add_o_1__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_20]_reg_D  to master_add_o_20__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_21]_reg_D  to master_add_o_21__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_22]_reg_D  to master_add_o_22__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_23]_reg_D  to master_add_o_23__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_24]_reg_D  to master_add_o_24__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_25]_reg_D  to master_add_o_25__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_26]_reg_D  to master_add_o_26__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_27]_reg_D  to master_add_o_27__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_28]_reg_D  to master_add_o_28__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_29]_reg_D  to master_add_o_29__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_2]_reg_D  to master_add_o_2__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_30]_reg_D  to master_add_o_30__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_31]_reg_D  to master_add_o_31__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_3]_reg_D  to master_add_o_3__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_4]_reg_D  to master_add_o_4__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_5]_reg_D  to master_add_o_5__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_6]_reg_D  to master_add_o_6__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_7]_reg_D  to master_add_o_7__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_8]_reg_D  to master_add_o_8__reg_D 
[08/27 23:57:22    290s] update cell dm_top$croc_chip_i_croc_soc_i_croc_i_dm_top_i_dm_top, net name from \master_add_o_9]_reg_D  to master_add_o_9__reg_D 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_0]_is_input_$_AND__Y_B  to gen_gpios_0__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_0]_r_edge_$_AND__Y_B  to gen_gpios_0__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_0]_serial_d  to gen_gpios_0__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_10]_is_input_$_AND__Y_B  to gen_gpios_10__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_10]_r_edge_$_AND__Y_B  to gen_gpios_10__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_10]_serial_d  to gen_gpios_10__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_11]_is_input_$_AND__Y_B  to gen_gpios_11__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_11]_r_edge_$_AND__Y_B  to gen_gpios_11__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_11]_serial_d  to gen_gpios_11__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_12]_is_input_$_AND__Y_B  to gen_gpios_12__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_12]_r_edge_$_AND__Y_B  to gen_gpios_12__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_12]_serial_d  to gen_gpios_12__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_13]_is_input_$_AND__Y_B  to gen_gpios_13__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_13]_r_edge_$_AND__Y_B  to gen_gpios_13__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_13]_serial_d  to gen_gpios_13__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_14]_is_input_$_AND__Y_B  to gen_gpios_14__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_14]_r_edge_$_AND__Y_B  to gen_gpios_14__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_14]_serial_d  to gen_gpios_14__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_15]_is_input_$_AND__Y_B  to gen_gpios_15__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_15]_r_edge_$_AND__Y_B  to gen_gpios_15__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_15]_serial_d  to gen_gpios_15__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_16]_is_input_$_AND__Y_B  to gen_gpios_16__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_16]_r_edge_$_AND__Y_B  to gen_gpios_16__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_16]_serial_d  to gen_gpios_16__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_17]_is_input_$_AND__Y_B  to gen_gpios_17__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_17]_r_edge_$_AND__Y_B  to gen_gpios_17__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_17]_serial_d  to gen_gpios_17__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_18]_is_input_$_AND__Y_B  to gen_gpios_18__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_18]_r_edge_$_AND__Y_B  to gen_gpios_18__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_18]_serial_d  to gen_gpios_18__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_19]_is_input_$_AND__Y_B  to gen_gpios_19__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_19]_r_edge_$_AND__Y_B  to gen_gpios_19__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_19]_serial_d  to gen_gpios_19__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_1]_is_input_$_AND__Y_B  to gen_gpios_1__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_1]_r_edge_$_AND__Y_B  to gen_gpios_1__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_1]_serial_d  to gen_gpios_1__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_20]_is_input_$_AND__Y_B  to gen_gpios_20__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_20]_r_edge_$_AND__Y_B  to gen_gpios_20__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_20]_serial_d  to gen_gpios_20__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_21]_is_input_$_AND__Y_B  to gen_gpios_21__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_21]_r_edge_$_AND__Y_B  to gen_gpios_21__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_21]_serial_d  to gen_gpios_21__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_22]_is_input_$_AND__Y_B  to gen_gpios_22__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_22]_r_edge_$_AND__Y_B  to gen_gpios_22__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_22]_serial_d  to gen_gpios_22__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_23]_is_input_$_AND__Y_B  to gen_gpios_23__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_23]_r_edge_$_AND__Y_B  to gen_gpios_23__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_23]_serial_d  to gen_gpios_23__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_24]_is_input_$_AND__Y_B  to gen_gpios_24__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_24]_r_edge_$_AND__Y_B  to gen_gpios_24__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_24]_serial_d  to gen_gpios_24__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_25]_is_input_$_AND__Y_B  to gen_gpios_25__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_25]_r_edge_$_AND__Y_B  to gen_gpios_25__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_25]_serial_d  to gen_gpios_25__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_26]_is_input_$_AND__Y_B  to gen_gpios_26__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_26]_r_edge_$_AND__Y_B  to gen_gpios_26__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_26]_serial_d  to gen_gpios_26__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_27]_is_input_$_AND__Y_B  to gen_gpios_27__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_27]_r_edge_$_AND__Y_B  to gen_gpios_27__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_27]_serial_d  to gen_gpios_27__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_28]_is_input_$_AND__Y_B  to gen_gpios_28__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_28]_r_edge_$_AND__Y_B  to gen_gpios_28__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_28]_serial_d  to gen_gpios_28__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_29]_is_input_$_AND__Y_B  to gen_gpios_29__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_29]_r_edge_$_AND__Y_B  to gen_gpios_29__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_29]_serial_d  to gen_gpios_29__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_2]_is_input_$_AND__Y_B  to gen_gpios_2__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_2]_r_edge_$_AND__Y_B  to gen_gpios_2__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_2]_serial_d  to gen_gpios_2__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_30]_is_input_$_AND__Y_B  to gen_gpios_30__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_30]_r_edge_$_AND__Y_B  to gen_gpios_30__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_30]_serial_d  to gen_gpios_30__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_31]_is_input_$_AND__Y_B  to gen_gpios_31__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_31]_r_edge_$_AND__Y_B  to gen_gpios_31__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_31]_serial_d  to gen_gpios_31__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_3]_is_input_$_AND__Y_B  to gen_gpios_3__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_3]_r_edge_$_AND__Y_B  to gen_gpios_3__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_3]_serial_d  to gen_gpios_3__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_4]_is_input_$_AND__Y_B  to gen_gpios_4__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_4]_r_edge_$_AND__Y_B  to gen_gpios_4__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_4]_serial_d  to gen_gpios_4__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_5]_is_input_$_AND__Y_B  to gen_gpios_5__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_5]_r_edge_$_AND__Y_B  to gen_gpios_5__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_5]_serial_d  to gen_gpios_5__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_6]_is_input_$_AND__Y_B  to gen_gpios_6__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_6]_r_edge_$_AND__Y_B  to gen_gpios_6__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_6]_serial_d  to gen_gpios_6__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_7]_is_input_$_AND__Y_B  to gen_gpios_7__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_7]_r_edge_$_AND__Y_B  to gen_gpios_7__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_7]_serial_d  to gen_gpios_7__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_8]_is_input_$_AND__Y_B  to gen_gpios_8__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_8]_r_edge_$_AND__Y_B  to gen_gpios_8__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_8]_serial_d  to gen_gpios_8__serial_d 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_9]_is_input_$_AND__Y_B  to gen_gpios_9__is_input_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_9]_r_edge_$_AND__Y_B  to gen_gpios_9__r_edge_$_AND__Y_B 
[08/27 23:57:22    290s] update cell gpio$croc_chip_i_croc_soc_i_croc_i_gpio, net name from \gen_gpios_9]_serial_d  to gen_gpios_9__serial_d 
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_0]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_0__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_10]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_10__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_11]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_11__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_12]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_12__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_13]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_13__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_14]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_14__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_15]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_15__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_16]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_16__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_17]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_17__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_18]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_18__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_19]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_19__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_1]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_1__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_20]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_20__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_21]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_21__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_22]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_22__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_23]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_23__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_24]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_24__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_25]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_25__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_26]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_26__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_27]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_27__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_28]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_28__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_29]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_29__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_2]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_2__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_30]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_30__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_31]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_31__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_3]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_3__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_4]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_4__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_5]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_5__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_6]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_6__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_7]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_7__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_8]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_8__i_sync
[08/27 23:57:22    290s] update module name from \sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_9]_i_sync  to sync$croc_chip_i_croc_soc_i_croc_i_gpio_gen_gpios_9__i_sync
[08/27 23:57:22    290s] update module name from \tc_sram$croc_chip_i_croc_soc_i_croc_gen_sram_bank_0]_i_sram  to tc_sram$croc_chip_i_croc_soc_i_croc_gen_sram_bank_0__i_sram
[08/27 23:57:22    290s] update module name from \tc_sram$croc_chip_i_croc_soc_i_croc_gen_sram_bank_1]_i_sram  to tc_sram$croc_chip_i_croc_soc_i_croc_gen_sram_bank_1__i_sram
[08/27 23:57:22    290s] update_names: updated 554 instances.
[08/27 23:57:22    290s] update_names: updated 307 nets.
[08/27 23:57:22    290s] update_names: updated 34 modules. 
[08/27 23:57:29    291s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:57:29    291s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:57:29    291s] #################################################################################
[08/27 23:57:29    291s] # Design Stage: PreRoute
[08/27 23:57:29    291s] # Design Name: croc_chip
[08/27 23:57:29    291s] # Design Mode: 130nm
[08/27 23:57:29    291s] # Analysis Mode: MMMC OCV 
[08/27 23:57:29    291s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:57:29    291s] # Signoff Settings: SI Off 
[08/27 23:57:29    291s] #################################################################################
[08/27 23:57:29    291s] **ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/finaldestination_PL194XYD' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/storeload_PL841UXY' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/finaldestination_PL149XYD' already exists in the design. Provide a unique name for the new instance.
**ERROR: (IMPOPT-6218):	Instance 'i_croc_soc/i_croc/storeload_PL823UXY' already exists in the design. Provide a unique name for the new instance.
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:57:29    291s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:57:29    291s] #################################################################################
[08/27 23:57:29    291s] # Design Stage: PreRoute
[08/27 23:57:29    291s] # Design Name: croc_chip
[08/27 23:57:29    291s] # Design Mode: 130nm
[08/27 23:57:29    291s] # Analysis Mode: MMMC OCV 
[08/27 23:57:29    291s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:57:29    291s] # Signoff Settings: SI Off 
[08/27 23:57:29    291s] #################################################################################
[08/27 23:57:29    291s] **WARN: (IMPOPT-6253):	Wires for the net 'soc_clk_i' have not been cut and retained as-is, because some or all of the terms of this net are unplaced. You can place them and then run ecoRoute to get optimized routing for these nets after ECO.
[08/27 23:57:29    291s] Starting Steiner route of net i_croc_soc/i_croc/FE_RN_5 ...
[08/27 23:57:29    291s] Skipping: The design is not routed.
[08/27 23:57:29    291s] Add inst i_croc_soc/i_croc/manual_cts (sg13g2_buf_1) to drive load i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut/A_CLK i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut/A_CLK 
[08/27 23:58:01    295s] invalid command name "soure"
[08/27 23:58:06    296s] -congEffort auto
[08/27 23:58:06    296s] ##  Process: 130           (User Set)               
[08/27 23:58:06    296s] ##     Node: (not set)                           
[08/27 23:58:06    296s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/27 23:58:06    296s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[08/27 23:58:06    296s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/27 23:58:06    296s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[08/27 23:58:06    296s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/27 23:58:06    296s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/27 23:58:06    296s] Effort level <high> specified for reg2reg path_group
[08/27 23:58:06    296s] Effort level <high> specified for reg2icg path_group
[08/27 23:58:06    296s] Effort level <high> specified for reg2mem path_group
[08/27 23:58:06    296s] Effort level <high> specified for mem2reg path_group
[08/27 23:58:06    296s] Effort level <low> specified for reg2out path_group
[08/27 23:58:06    296s] Effort level <low> specified for in2reg path_group
[08/27 23:58:06    296s] Effort level <low> specified for in2icg path_group
[08/27 23:58:06    296s] Effort level <low> specified for in2out path_group
[08/27 23:58:06    296s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:58:06    296s] | Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
[08/27 23:58:06    296s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:58:06    296s] | reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:58:06    296s] | in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:58:06    296s] | reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:58:06    296s] | in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:58:06    296s] | mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:58:06    296s] | reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
[08/27 23:58:06    296s]  ------------------------------------------------------------------------------------------------------------------------
[08/27 23:58:06    296s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:58:06    296s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:58:06    296s] #################################################################################
[08/27 23:58:06    296s] # Design Stage: PreRoute
[08/27 23:58:06    296s] # Design Name: croc_chip
[08/27 23:58:06    296s] # Design Mode: 130nm
[08/27 23:58:06    296s] # Analysis Mode: MMMC OCV 
[08/27 23:58:06    296s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:58:06    296s] # Signoff Settings: SI Off 
[08/27 23:58:06    296s] #################################################################################
[08/27 23:58:06    296s] **WARN: (EMS-27):	Message (IMPOPT-6218) has exceeded the current message display limit of 20.
[08/27 23:58:06    296s] To increase the message display limit, refer to the product command reference manual.
[08/27 23:58:06    296s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[08/27 23:58:06    296s] Type 'man IMPOPT-6115' for more detail.
[08/27 23:58:06    296s] #################################################################################
[08/27 23:58:06    296s] # Design Stage: PreRoute
[08/27 23:58:06    296s] # Design Name: croc_chip
[08/27 23:58:06    296s] # Design Mode: 130nm
[08/27 23:58:06    296s] # Analysis Mode: MMMC OCV 
[08/27 23:58:06    296s] # Parasitics Mode: No SPEF/RCDB
[08/27 23:58:06    296s] # Signoff Settings: SI Off 
[08/27 23:58:06    296s] #################################################################################
[08/27 23:58:06    296s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[08/27 23:58:06    296s] *** Starting GigaPlace ***
[08/27 23:58:06    296s] **INFO: User settings:
[08/27 23:58:06    296s] setDesignMode -bottomRoutingLayer               Metal2
[08/27 23:58:06    296s] setDesignMode -congEffort                       high
[08/27 23:58:06    296s] setDesignMode -flowEffort                       standard
[08/27 23:58:06    296s] setDesignMode -process                          130
[08/27 23:58:06    296s] setDesignMode -topRoutingLayer                  Metal4
[08/27 23:58:06    296s] setExtractRCMode -coupling_c_th                 0.4
[08/27 23:58:06    296s] setExtractRCMode -defViaCap                     true
[08/27 23:58:06    296s] setExtractRCMode -layerIndependent              1
[08/27 23:58:06    296s] setExtractRCMode -relative_c_th                 1
[08/27 23:58:06    296s] setExtractRCMode -total_c_th                    0
[08/27 23:58:06    296s] setDelayCalMode -enable_high_fanout             true
[08/27 23:58:06    296s] setDelayCalMode -eng_copyNetPropToNewNet        true
[08/27 23:58:06    296s] setDelayCalMode -ignoreNetLoad                  false
[08/27 23:58:06    296s] setOptMode -addInstancePrefix                   ictc_preCTS_
[08/27 23:58:06    296s] setOptMode -expExtremeCongestionAwareBuffering  true
[08/27 23:58:06    296s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[08/27 23:58:06    296s] setAnalysisMode -analysisType                   onChipVariation
[08/27 23:58:06    296s] setAnalysisMode -checkType                      setup
[08/27 23:58:06    296s] setAnalysisMode -clkSrcPath                     false
[08/27 23:58:06    296s] setAnalysisMode -clockPropagation               forcedIdeal
[08/27 23:58:06    296s] 
[08/27 23:58:06    296s] #optDebug: fT-E <X 2 3 1 0>
[08/27 23:58:06    296s] OPERPROF: Starting DPlace-Init at level 1, MEM:2144.7M
[08/27 23:58:06    296s] #spOpts: N=130 mergeVia=F 
[08/27 23:58:06    296s] All LLGs are deleted
[08/27 23:58:06    296s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2144.7M
[08/27 23:58:06    296s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2141.7M
[08/27 23:58:06    296s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2141.7M
[08/27 23:58:06    296s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2141.7M
[08/27 23:58:06    296s] Core basic site is CoreSite
[08/27 23:58:06    296s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:58:06    296s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/27 23:58:06    296s] SiteArray: use 3,092,480 bytes
[08/27 23:58:06    296s] SiteArray: current memory after site array memory allocation 2146.1M
[08/27 23:58:06    296s] SiteArray: FP blocked sites are writable
[08/27 23:58:06    296s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:58:06    296s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2146.1M
[08/27 23:58:06    296s] Process 60361 wires and vias for routing blockage analysis
[08/27 23:58:06    296s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.207, REAL:0.029, MEM:2146.1M
[08/27 23:58:06    296s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.349, REAL:0.068, MEM:2146.1M
[08/27 23:58:06    296s] OPERPROF:     Starting CMU at level 3, MEM:2146.1M
[08/27 23:58:06    296s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2146.1M
[08/27 23:58:06    296s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.387, REAL:0.106, MEM:2146.1M
[08/27 23:58:06    296s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2146.1MB).
[08/27 23:58:06    296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.456, REAL:0.175, MEM:2146.1M
[08/27 23:58:06    297s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2146.1M
[08/27 23:58:06    297s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2146.1M
[08/27 23:58:06    297s] All LLGs are deleted
[08/27 23:58:06    297s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2146.1M
[08/27 23:58:06    297s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2146.1M
[08/27 23:58:06    297s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/27 23:58:06    297s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 5289, percentage of missing scan cell = 0.00% (0 / 5289)
[08/27 23:58:06    297s] no activity file in design. spp won't run.
[08/27 23:58:07    297s] 
[08/27 23:58:07    297s] pdi colorize_geometry "" ""
[08/27 23:58:07    297s] 
[08/27 23:58:07    297s] ### Time Record (colorize_geometry) is installed.
[08/27 23:58:07    297s] #Start colorize_geometry on Wed Aug 27 23:58:07 2025
[08/27 23:58:07    297s] #
[08/27 23:58:07    297s] ### Time Record (Pre Callback) is installed.
[08/27 23:58:07    297s] ### Time Record (Pre Callback) is uninstalled.
[08/27 23:58:07    297s] ### Time Record (DB Import) is installed.
[08/27 23:58:07    297s] #create default rule from bind_ndr_rule rule=0x7fa33f980d70 0x7fa2e8556a98
[08/27 23:58:07    297s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 23:58:07    297s] #WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
[08/27 23:58:07    297s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[08/27 23:58:07    297s] #To increase the message display limit, refer to the product command reference manual.
[08/27 23:58:07    297s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[08/27 23:58:07    297s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=1366812885 placement=2015320250 pin_access=1
[08/27 23:58:07    297s] ### Time Record (DB Import) is uninstalled.
[08/27 23:58:07    297s] ### Time Record (DB Export) is installed.
[08/27 23:58:07    297s] Extracting standard cell pins and blockage ...... 
[08/27 23:58:07    297s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[08/27 23:58:07    297s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[08/27 23:58:07    297s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[08/27 23:58:07    297s] Type 'man IMPTR-2108' for more detail.
[08/27 23:58:07    297s]  As a result, your trialRoute congestion could be incorrect.
[08/27 23:58:07    297s] Pin and blockage extraction finished
[08/27 23:58:07    297s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=1366812885 placement=2015320250 pin_access=1
[08/27 23:58:07    297s] ### Time Record (DB Export) is uninstalled.
[08/27 23:58:07    297s] ### Time Record (Post Callback) is installed.
[08/27 23:58:07    297s] ### Time Record (Post Callback) is uninstalled.
[08/27 23:58:07    297s] #
[08/27 23:58:07    297s] #colorize_geometry statistics:
[08/27 23:58:07    297s] #Cpu time = 00:00:00
[08/27 23:58:07    297s] #Elapsed time = 00:00:00
[08/27 23:58:07    297s] #Increased memory = -93.17 (MB)
[08/27 23:58:07    297s] #Total memory = 1478.17 (MB)
[08/27 23:58:07    297s] #Peak memory = 1594.86 (MB)
[08/27 23:58:07    297s] #Number of warnings = 23
[08/27 23:58:07    297s] #Total number of warnings = 23
[08/27 23:58:07    297s] #Number of fails = 0
[08/27 23:58:07    297s] #Total number of fails = 0
[08/27 23:58:07    297s] #Complete colorize_geometry on Wed Aug 27 23:58:07 2025
[08/27 23:58:07    297s] #
[08/27 23:58:07    297s] ### Time Record (colorize_geometry) is uninstalled.
[08/27 23:58:07    297s] ### 
[08/27 23:58:07    297s] ###   Scalability Statistics
[08/27 23:58:07    297s] ### 
[08/27 23:58:07    297s] ### ------------------------+----------------+----------------+----------------+
[08/27 23:58:07    297s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/27 23:58:07    297s] ### ------------------------+----------------+----------------+----------------+
[08/27 23:58:07    297s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/27 23:58:07    297s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/27 23:58:07    297s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/27 23:58:07    297s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[08/27 23:58:07    297s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[08/27 23:58:07    297s] ### ------------------------+----------------+----------------+----------------+
[08/27 23:58:07    297s] ### 
[08/27 23:58:07    297s] **Info: Trial Route has Max Route Layer 15/7.
[08/27 23:58:07    297s] ### Creating LA Mngr. totSessionCpu=0:04:58 mem=1844.1M
[08/27 23:58:07    297s] ### Creating LA Mngr, finished. totSessionCpu=0:04:58 mem=1844.1M
[08/27 23:58:07    297s] *** Start deleteBufferTree ***
[08/27 23:58:08    299s] Info: Detect buffers to remove automatically.
[08/27 23:58:08    299s] Analyzing netlist ...
[08/27 23:58:08    300s] Updating netlist
[08/27 23:58:09    301s] 
[08/27 23:58:09    301s] *summary: 4148 instances (buffers/inverters) removed
[08/27 23:58:09    301s] *** Finish deleteBufferTree (0:00:03.5) ***
[08/27 23:58:09    301s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2003.4M
[08/27 23:58:09    301s] Deleted 0 physical inst  (cell - / prefix -).
[08/27 23:58:09    301s] Did not delete 8104 physical insts as they were marked preplaced.
[08/27 23:58:09    301s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.002, REAL:0.002, MEM:2003.4M
[08/27 23:58:09    301s] INFO: #ExclusiveGroups=0
[08/27 23:58:09    301s] INFO: There are no Exclusive Groups.
[08/27 23:58:09    301s] No user-set net weight.
[08/27 23:58:09    301s] Net fanout histogram:
[08/27 23:58:09    301s] 2		: 19753 (65.4%) nets
[08/27 23:58:09    301s] 3		: 4421 (14.6%) nets
[08/27 23:58:09    301s] 4     -	14	: 5425 (18.0%) nets
[08/27 23:58:09    301s] 15    -	39	: 440 (1.5%) nets
[08/27 23:58:09    301s] 40    -	79	: 130 (0.4%) nets
[08/27 23:58:09    301s] 80    -	159	: 30 (0.1%) nets
[08/27 23:58:09    301s] 160   -	319	: 6 (0.0%) nets
[08/27 23:58:09    301s] 320   -	639	: 3 (0.0%) nets
[08/27 23:58:09    301s] 640   -	1279	: 0 (0.0%) nets
[08/27 23:58:09    301s] 1280  -	2559	: 0 (0.0%) nets
[08/27 23:58:09    301s] 2560  -	5119	: 2 (0.0%) nets
[08/27 23:58:09    301s] 5120+		: 0 (0.0%) nets
[08/27 23:58:09    301s] no activity file in design. spp won't run.
[08/27 23:58:09    301s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[08/27 23:58:09    301s] Scan chains were not defined.
[08/27 23:58:09    301s] #spOpts: N=130 minPadR=1.1 
[08/27 23:58:09    301s] #std cell=38099 (8105 fixed + 29994 movable) #buf cell=8 #inv cell=1115 #block=2 (0 floating + 2 preplaced)
[08/27 23:58:09    301s] #ioInst=64 #net=30210 #term=116976 #term/net=3.87, #fixedIo=64, #floatIo=0, #fixedPin=48, #floatPin=0
[08/27 23:58:09    301s] stdCell: 38099 single + 0 double + 0 multi
[08/27 23:58:09    301s] Total standard cell length = 148.0690 (mm), area = 0.5597 (mm^2)
[08/27 23:58:09    301s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2003.4M
[08/27 23:58:09    301s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2003.4M
[08/27 23:58:09    301s] Core basic site is CoreSite
[08/27 23:58:09    301s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/27 23:58:09    301s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/27 23:58:09    301s] SiteArray: use 3,092,480 bytes
[08/27 23:58:09    301s] SiteArray: current memory after site array memory allocation 2003.4M
[08/27 23:58:09    301s] SiteArray: FP blocked sites are writable
[08/27 23:58:09    301s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/27 23:58:09    301s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2003.4M
[08/27 23:58:09    301s] Process 60361 wires and vias for routing blockage analysis
[08/27 23:58:09    301s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.165, REAL:0.024, MEM:2003.4M
[08/27 23:58:09    301s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.294, REAL:0.065, MEM:2003.4M
[08/27 23:58:09    302s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.454, REAL:0.225, MEM:2003.4M
[08/27 23:58:09    302s] OPERPROF: Starting pre-place ADS at level 1, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.033, REAL:0.033, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.012, REAL:0.013, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.046, REAL:0.046, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.046, REAL:0.047, MEM:2003.4M
[08/27 23:58:10    302s] ADSU 0.517 -> 0.518. GS 30.240
[08/27 23:58:10    302s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.132, REAL:0.133, MEM:2003.4M
[08/27 23:58:10    302s] Average module density = 0.518.
[08/27 23:58:10    302s] Density for the design = 0.518.
[08/27 23:58:10    302s]        = stdcell_area 298959 sites (542431 um^2) / alloc_area 577200 sites (1047273 um^2).
[08/27 23:58:10    302s] Pin Density = 0.1625.
[08/27 23:58:10    302s]             = total # of pins 116976 / total area 719968.
[08/27 23:58:10    302s] OPERPROF: Starting spMPad at level 1, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:   Starting spContextMPad at level 2, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF: Finished spMPad at level 1, CPU:0.004, REAL:0.004, MEM:2003.4M
[08/27 23:58:10    302s] Initial padding reaches pin density 0.469 for top
[08/27 23:58:10    302s] InitPadU 0.518 -> 0.639 for top
[08/27 23:58:10    302s] Identified 2 spare or floating instances, with no clusters.
[08/27 23:58:10    302s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[08/27 23:58:10    302s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2003.4M
[08/27 23:58:10    302s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.010, MEM:2003.4M
[08/27 23:58:10    302s] === lastAutoLevel = 9 
[08/27 23:58:10    302s] OPERPROF: Starting spInitNetWt at level 1, MEM:2003.4M
[08/27 23:58:10    302s] 0 delay mode for cte enabled initNetWt.
[08/27 23:58:10    302s] no activity file in design. spp won't run.
[08/27 23:58:10    302s] [spp] 0
[08/27 23:58:10    302s] [adp] 0:1:1:3
[08/27 23:58:11    305s] 0 delay mode for cte disabled initNetWt.
[08/27 23:58:11    305s] OPERPROF: Finished spInitNetWt at level 1, CPU:3.259, REAL:1.068, MEM:2029.0M
[08/27 23:58:11    305s] Clock gating cells determined by native netlist tracing.
[08/27 23:58:11    305s] no activity file in design. spp won't run.
[08/27 23:58:11    305s] no activity file in design. spp won't run.
[08/27 23:58:11    305s] Init WL Bound For Global Placement... 
[08/27 23:58:11    305s] OPERPROF: Starting npMain at level 1, MEM:2029.0M
[08/27 23:58:12    305s] OPERPROF:   Starting npPlace at level 2, MEM:2221.0M
[08/27 23:58:12    306s] Iteration  1: Total net bbox = 5.113e+05 (1.82e+05 3.29e+05)
[08/27 23:58:12    306s]               Est.  stn bbox = 5.591e+05 (2.01e+05 3.58e+05)
[08/27 23:58:12    306s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 2055.0M
[08/27 23:58:12    306s] Iteration  2: Total net bbox = 5.113e+05 (1.82e+05 3.29e+05)
[08/27 23:58:12    306s]               Est.  stn bbox = 5.591e+05 (2.01e+05 3.58e+05)
[08/27 23:58:12    306s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2055.0M
[08/27 23:58:12    306s] OPERPROF:     Starting InitSKP at level 3, MEM:2082.1M
[08/27 23:58:15    314s] *** Finished SKP initialization (cpu=0:00:08.4, real=0:00:03.0)***
[08/27 23:58:15    314s] OPERPROF:     Finished InitSKP at level 3, CPU:8.372, REAL:3.185, MEM:2570.4M
[08/27 23:58:16    316s] exp_mt_sequential is set from setPlaceMode option to 1
[08/27 23:58:16    316s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[08/27 23:58:16    316s] place_exp_mt_interval set to default 32
[08/27 23:58:16    316s] place_exp_mt_interval_bias (first half) set to default 0.750000
[08/27 23:58:23    339s] Iteration  3: Total net bbox = 4.023e+05 (1.56e+05 2.46e+05)
[08/27 23:58:23    339s]               Est.  stn bbox = 4.765e+05 (1.87e+05 2.89e+05)
[08/27 23:58:23    339s]               cpu = 0:00:33.2 real = 0:00:11.0 mem = 2783.0M
[08/27 23:58:39    403s] Iteration  4: Total net bbox = 8.058e+05 (3.83e+05 4.23e+05)
[08/27 23:58:39    403s]               Est.  stn bbox = 9.721e+05 (4.70e+05 5.02e+05)
[08/27 23:58:39    403s]               cpu = 0:01:04 real = 0:00:16.0 mem = 2857.5M
[08/27 23:58:39    403s] Iteration  5: Total net bbox = 8.058e+05 (3.83e+05 4.23e+05)
[08/27 23:58:39    403s]               Est.  stn bbox = 9.721e+05 (4.70e+05 5.02e+05)
[08/27 23:58:39    403s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2857.5M
[08/27 23:58:39    403s] OPERPROF:   Finished npPlace at level 2, CPU:97.593, REAL:27.204, MEM:2761.5M
[08/27 23:58:39    403s] OPERPROF: Finished npMain at level 1, CPU:97.854, REAL:28.358, MEM:2761.5M
[08/27 23:58:39    403s] OPERPROF: Starting npMain at level 1, MEM:2761.5M
[08/27 23:58:39    403s] OPERPROF:   Starting npPlace at level 2, MEM:2857.5M
[08/27 23:58:50    444s] Iteration  6: Total net bbox = 9.686e+05 (4.91e+05 4.77e+05)
[08/27 23:58:50    444s]               Est.  stn bbox = 1.238e+06 (6.32e+05 6.06e+05)
[08/27 23:58:50    444s]               cpu = 0:00:40.6 real = 0:00:11.0 mem = 2905.9M
[08/27 23:58:50    444s] OPERPROF:   Finished npPlace at level 2, CPU:40.688, REAL:10.184, MEM:2809.9M
[08/27 23:58:50    444s] OPERPROF: Finished npMain at level 1, CPU:41.093, REAL:10.391, MEM:2681.9M
[08/27 23:58:50    444s] Iteration  7: Total net bbox = 1.023e+06 (5.41e+05 4.82e+05)
[08/27 23:58:50    444s]               Est.  stn bbox = 1.293e+06 (6.83e+05 6.10e+05)
[08/27 23:58:50    444s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2681.9M
[08/27 23:58:50    444s] Iteration  8: Total net bbox = 1.023e+06 (5.41e+05 4.82e+05)
[08/27 23:58:50    444s]               Est.  stn bbox = 1.293e+06 (6.83e+05 6.10e+05)
[08/27 23:58:50    444s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2681.9M
[08/27 23:58:50    444s] OPERPROF: Starting npMain at level 1, MEM:2681.9M
[08/27 23:58:50    445s] OPERPROF:   Starting npPlace at level 2, MEM:2777.9M
[08/27 23:59:00    483s] OPERPROF:   Finished npPlace at level 2, CPU:38.574, REAL:9.824, MEM:2798.2M
[08/27 23:59:00    483s] OPERPROF: Finished npMain at level 1, CPU:38.987, REAL:10.019, MEM:2670.2M
[08/27 23:59:00    483s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2670.2M
[08/27 23:59:00    483s] Starting Early Global Route rough congestion estimation: mem = 2670.2M
[08/27 23:59:00    483s] (I)       Started Loading and Dumping File ( Curr Mem: 2670.25 MB )
[08/27 23:59:00    483s] (I)       Reading DB...
[08/27 23:59:00    483s] (I)       Read data from FE... (mem=2670.2M)
[08/27 23:59:00    483s] (I)       Read nodes and places... (mem=2670.2M)
[08/27 23:59:00    483s] (I)       Done Read nodes and places (cpu=0.063s, mem=2670.2M)
[08/27 23:59:00    483s] (I)       Read nets... (mem=2670.2M)
[08/27 23:59:00    483s] (I)       Done Read nets (cpu=0.127s, mem=2670.2M)
[08/27 23:59:00    483s] (I)       Done Read data from FE (cpu=0.189s, mem=2670.2M)
[08/27 23:59:00    483s] (I)       before initializing RouteDB syMemory usage = 2670.2 MB
[08/27 23:59:00    483s] (I)       == Non-default Options ==
[08/27 23:59:00    483s] (I)       Print mode                                         : 2
[08/27 23:59:00    483s] (I)       Stop if highly congested                           : false
[08/27 23:59:00    483s] (I)       Maximum routing layer                              : 4
[08/27 23:59:00    483s] (I)       Assign partition pins                              : false
[08/27 23:59:00    483s] (I)       Support large GCell                                : true
[08/27 23:59:00    483s] (I)       Number threads                                     : 8
[08/27 23:59:00    483s] (I)       Number of rows per GCell                           : 10
[08/27 23:59:00    483s] (I)       Max num rows per GCell                             : 32
[08/27 23:59:00    483s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/27 23:59:00    483s] (I)       Use row-based GCell size
[08/27 23:59:00    483s] (I)       GCell unit size  : 3780
[08/27 23:59:00    483s] (I)       GCell multiplier : 10
[08/27 23:59:00    483s] (I)       build grid graph
[08/27 23:59:00    483s] (I)       build grid graph start
[08/27 23:59:00    483s] [NR-eGR] Track table information for default rule: 
[08/27 23:59:00    483s] [NR-eGR] Metal1 has no routable track
[08/27 23:59:00    483s] [NR-eGR] Metal2 has single uniform track structure
[08/27 23:59:00    483s] [NR-eGR] Metal3 has single uniform track structure
[08/27 23:59:00    483s] [NR-eGR] Metal4 has single uniform track structure
[08/27 23:59:00    483s] (I)       build grid graph end
[08/27 23:59:00    483s] (I)       ===========================================================================
[08/27 23:59:00    483s] (I)       == Report All Rule Vias ==
[08/27 23:59:00    483s] (I)       ===========================================================================
[08/27 23:59:00    483s] (I)        Via Rule : (Default)
[08/27 23:59:00    483s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 23:59:00    483s] (I)       ---------------------------------------------------------------------------
[08/27 23:59:00    483s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 23:59:00    483s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 23:59:00    483s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 23:59:00    483s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 23:59:00    483s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 23:59:00    483s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 23:59:00    483s] (I)       ===========================================================================
[08/27 23:59:00    483s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2670.25 MB )
[08/27 23:59:00    483s] (I)       Num PG vias on layer 2 : 0
[08/27 23:59:00    483s] (I)       Num PG vias on layer 3 : 0
[08/27 23:59:00    483s] (I)       Num PG vias on layer 4 : 0
[08/27 23:59:00    483s] [NR-eGR] Read 74957 PG shapes
[08/27 23:59:00    483s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2670.25 MB )
[08/27 23:59:00    483s] [NR-eGR] #Routing Blockages  : 0
[08/27 23:59:00    483s] [NR-eGR] #Instance Blockages : 6997
[08/27 23:59:00    483s] [NR-eGR] #PG Blockages       : 74957
[08/27 23:59:00    483s] [NR-eGR] #Halo Blockages     : 0
[08/27 23:59:00    483s] [NR-eGR] #Boundary Blockages : 0
[08/27 23:59:00    483s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 23:59:00    483s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 23:59:00    483s] (I)       readDataFromPlaceDB
[08/27 23:59:00    483s] (I)       Read net information..
[08/27 23:59:00    483s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/27 23:59:00    483s] (I)       Read testcase time = 0.016 seconds
[08/27 23:59:00    483s] 
[08/27 23:59:00    483s] (I)       early_global_route_priority property id does not exist.
[08/27 23:59:00    483s] (I)       Start initializing grid graph
[08/27 23:59:00    483s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 23:59:00    483s] (I)       End initializing grid graph
[08/27 23:59:00    483s] (I)       Model blockages into capacity
[08/27 23:59:00    483s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/27 23:59:00    483s] (I)       Started Modeling ( Curr Mem: 2670.25 MB )
[08/27 23:59:00    484s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/27 23:59:00    484s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/27 23:59:00    484s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/27 23:59:00    484s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2670.25 MB )
[08/27 23:59:00    484s] (I)       -- layer congestion ratio --
[08/27 23:59:00    484s] (I)       Layer 1 : 0.100000
[08/27 23:59:00    484s] (I)       Layer 2 : 0.700000
[08/27 23:59:00    484s] (I)       Layer 3 : 0.700000
[08/27 23:59:00    484s] (I)       Layer 4 : 0.700000
[08/27 23:59:00    484s] (I)       ----------------------------
[08/27 23:59:00    484s] (I)       Number of ignored nets = 48
[08/27 23:59:00    484s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 23:59:00    484s] (I)       Number of clock nets = 8.  Ignored: No
[08/27 23:59:00    484s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 23:59:00    484s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 23:59:00    484s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 23:59:00    484s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 23:59:00    484s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 23:59:00    484s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 23:59:00    484s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 23:59:00    484s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/27 23:59:00    484s] (I)       Before initializing Early Global Route syMemory usage = 2670.2 MB
[08/27 23:59:00    484s] (I)       Ndr track 0 does not exist
[08/27 23:59:00    484s] (I)       ---------------------Grid Graph Info--------------------
[08/27 23:59:00    484s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 23:59:00    484s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/27 23:59:00    484s] (I)       Site width          :   480  (dbu)
[08/27 23:59:00    484s] (I)       Row height          :  3780  (dbu)
[08/27 23:59:00    484s] (I)       GCell width         : 37800  (dbu)
[08/27 23:59:00    484s] (I)       GCell height        : 37800  (dbu)
[08/27 23:59:00    484s] (I)       Grid                :    49    49     4
[08/27 23:59:00    484s] (I)       Layer numbers       :     1     2     3     4
[08/27 23:59:00    484s] (I)       Vertical capacity   :     0     0 37800     0
[08/27 23:59:00    484s] (I)       Horizontal capacity :     0 37800     0 37800
[08/27 23:59:00    484s] (I)       Default wire width  :   160   200   200   200
[08/27 23:59:00    484s] (I)       Default wire space  :   180   210   210   210
[08/27 23:59:00    484s] (I)       Default wire pitch  :   340   410   410   410
[08/27 23:59:00    484s] (I)       Default pitch size  :   340   420   480   420
[08/27 23:59:00    484s] (I)       First track coord   :     0   240   480   240
[08/27 23:59:00    484s] (I)       Num tracks per GCell: 111.18 90.00 78.75 90.00
[08/27 23:59:00    484s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 23:59:00    484s] (I)       Num of masks        :     1     1     1     1
[08/27 23:59:00    484s] (I)       Num of trim masks   :     0     0     0     0
[08/27 23:59:00    484s] (I)       --------------------------------------------------------
[08/27 23:59:00    484s] 
[08/27 23:59:00    484s] [NR-eGR] ============ Routing rule table ============
[08/27 23:59:00    484s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/27 23:59:00    484s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 23:59:00    484s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 23:59:00    484s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:00    484s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:00    484s] [NR-eGR] ========================================
[08/27 23:59:00    484s] [NR-eGR] 
[08/27 23:59:00    484s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 23:59:00    484s] (I)       blocked tracks on layer2 : = 110455 / 214669 (51.45%)
[08/27 23:59:00    484s] (I)       blocked tracks on layer3 : = 86050 / 187817 (45.82%)
[08/27 23:59:00    484s] (I)       blocked tracks on layer4 : = 89334 / 214669 (41.61%)
[08/27 23:59:00    484s] (I)       After initializing Early Global Route syMemory usage = 2670.2 MB
[08/27 23:59:00    484s] (I)       Finished Loading and Dumping File ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2670.25 MB )
[08/27 23:59:00    484s] (I)       Reset routing kernel
[08/27 23:59:00    484s] (I)       ============= Initialization =============
[08/27 23:59:00    484s] (I)       numLocalWires=129604  numGlobalNetBranches=38187  numLocalNetBranches=26841
[08/27 23:59:00    484s] (I)       totalPins=116880  totalGlobalPin=32913 (28.16%)
[08/27 23:59:00    484s] (I)       Started Build MST ( Curr Mem: 2670.25 MB )
[08/27 23:59:00    484s] (I)       Generate topology with 8 threads
[08/27 23:59:00    484s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2690.25 MB )
[08/27 23:59:00    484s] (I)       total 2D Cap : 375963 = (265472 H, 110491 V)
[08/27 23:59:00    484s] (I)       
[08/27 23:59:00    484s] (I)       ============  Phase 1a Route ============
[08/27 23:59:00    484s] (I)       Started Phase 1a ( Curr Mem: 2674.25 MB )
[08/27 23:59:00    484s] (I)       Started Pattern routing ( Curr Mem: 2674.25 MB )
[08/27 23:59:00    484s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.25 MB )
[08/27 23:59:00    484s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2674.25 MB )
[08/27 23:59:00    484s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 174
[08/27 23:59:00    484s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.25 MB )
[08/27 23:59:00    484s] (I)       Usage: 34522 = (18546 H, 15976 V) = (6.99% H, 14.46% V) = (7.010e+05um H, 6.039e+05um V)
[08/27 23:59:00    484s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.25 MB )
[08/27 23:59:00    484s] (I)       
[08/27 23:59:00    484s] (I)       ============  Phase 1b Route ============
[08/27 23:59:00    484s] (I)       Started Phase 1b ( Curr Mem: 2674.25 MB )
[08/27 23:59:00    484s] (I)       Started Monotonic routing ( Curr Mem: 2674.25 MB )
[08/27 23:59:00    484s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.25 MB )
[08/27 23:59:00    484s] (I)       Usage: 34522 = (18546 H, 15976 V) = (6.99% H, 14.46% V) = (7.010e+05um H, 6.039e+05um V)
[08/27 23:59:00    484s] (I)       eGR overflow: 0.00% H + 3.09% V
[08/27 23:59:00    484s] 
[08/27 23:59:00    484s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.25 MB )
[08/27 23:59:00    484s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.65% V
[08/27 23:59:00    484s] Finished Early Global Route rough congestion estimation: mem = 2674.2M
[08/27 23:59:00    484s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.337, REAL:0.326, MEM:2674.2M
[08/27 23:59:00    484s] earlyGlobalRoute rough estimation gcell size 10 row height
[08/27 23:59:00    484s] OPERPROF: Starting CDPad at level 1, MEM:2674.2M
[08/27 23:59:00    484s] CDPadU 0.649 -> 0.655. R=0.527, N=29994, GS=37.800
[08/27 23:59:00    484s] OPERPROF: Finished CDPad at level 1, CPU:0.265, REAL:0.095, MEM:2670.2M
[08/27 23:59:00    484s] OPERPROF: Starting npMain at level 1, MEM:2670.2M
[08/27 23:59:00    484s] OPERPROF:   Starting npPlace at level 2, MEM:2766.2M
[08/27 23:59:01    485s] AB param 32.6% (9775/29992).
[08/27 23:59:01    485s] OPERPROF:   Finished npPlace at level 2, CPU:0.320, REAL:0.142, MEM:2767.2M
[08/27 23:59:01    485s] OPERPROF: Finished npMain at level 1, CPU:0.725, REAL:0.323, MEM:2671.2M
[08/27 23:59:01    485s] Global placement CDP is working on the full area.
[08/27 23:59:01    485s] OPERPROF: Starting npMain at level 1, MEM:2671.2M
[08/27 23:59:01    485s] OPERPROF:   Starting npPlace at level 2, MEM:2767.2M
[08/27 23:59:08    515s] OPERPROF:   Finished npPlace at level 2, CPU:29.658, REAL:7.408, MEM:2799.2M
[08/27 23:59:08    515s] OPERPROF: Finished npMain at level 1, CPU:30.042, REAL:7.600, MEM:2671.2M
[08/27 23:59:08    515s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2671.2M
[08/27 23:59:08    515s] Starting Early Global Route rough congestion estimation: mem = 2671.2M
[08/27 23:59:08    515s] (I)       Started Loading and Dumping File ( Curr Mem: 2671.21 MB )
[08/27 23:59:08    515s] (I)       Reading DB...
[08/27 23:59:08    515s] (I)       Read data from FE... (mem=2671.2M)
[08/27 23:59:08    515s] (I)       Read nodes and places... (mem=2671.2M)
[08/27 23:59:08    515s] (I)       Done Read nodes and places (cpu=0.056s, mem=2671.2M)
[08/27 23:59:08    515s] (I)       Read nets... (mem=2671.2M)
[08/27 23:59:08    515s] (I)       Done Read nets (cpu=0.118s, mem=2671.2M)
[08/27 23:59:08    515s] (I)       Done Read data from FE (cpu=0.174s, mem=2671.2M)
[08/27 23:59:08    515s] (I)       before initializing RouteDB syMemory usage = 2671.2 MB
[08/27 23:59:08    515s] (I)       == Non-default Options ==
[08/27 23:59:08    515s] (I)       Print mode                                         : 2
[08/27 23:59:08    515s] (I)       Stop if highly congested                           : false
[08/27 23:59:08    515s] (I)       Maximum routing layer                              : 4
[08/27 23:59:08    515s] (I)       Assign partition pins                              : false
[08/27 23:59:08    515s] (I)       Support large GCell                                : true
[08/27 23:59:08    515s] (I)       Number threads                                     : 8
[08/27 23:59:08    515s] (I)       Number of rows per GCell                           : 10
[08/27 23:59:08    515s] (I)       Max num rows per GCell                             : 32
[08/27 23:59:08    515s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/27 23:59:08    515s] (I)       Use row-based GCell size
[08/27 23:59:08    515s] (I)       GCell unit size  : 3780
[08/27 23:59:08    515s] (I)       GCell multiplier : 10
[08/27 23:59:08    515s] (I)       build grid graph
[08/27 23:59:08    515s] (I)       build grid graph start
[08/27 23:59:08    515s] [NR-eGR] Track table information for default rule: 
[08/27 23:59:08    515s] [NR-eGR] Metal1 has no routable track
[08/27 23:59:08    515s] [NR-eGR] Metal2 has single uniform track structure
[08/27 23:59:08    515s] [NR-eGR] Metal3 has single uniform track structure
[08/27 23:59:08    515s] [NR-eGR] Metal4 has single uniform track structure
[08/27 23:59:08    515s] (I)       build grid graph end
[08/27 23:59:08    515s] (I)       ===========================================================================
[08/27 23:59:08    515s] (I)       == Report All Rule Vias ==
[08/27 23:59:08    515s] (I)       ===========================================================================
[08/27 23:59:08    515s] (I)        Via Rule : (Default)
[08/27 23:59:08    515s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 23:59:08    515s] (I)       ---------------------------------------------------------------------------
[08/27 23:59:08    515s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 23:59:08    515s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 23:59:08    515s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 23:59:08    515s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 23:59:08    515s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 23:59:08    515s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 23:59:08    515s] (I)       ===========================================================================
[08/27 23:59:08    515s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2671.21 MB )
[08/27 23:59:08    515s] (I)       Num PG vias on layer 2 : 0
[08/27 23:59:08    515s] (I)       Num PG vias on layer 3 : 0
[08/27 23:59:08    515s] (I)       Num PG vias on layer 4 : 0
[08/27 23:59:08    515s] [NR-eGR] Read 74957 PG shapes
[08/27 23:59:08    515s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2671.21 MB )
[08/27 23:59:08    515s] [NR-eGR] #Routing Blockages  : 0
[08/27 23:59:08    515s] [NR-eGR] #Instance Blockages : 6997
[08/27 23:59:08    515s] [NR-eGR] #PG Blockages       : 74957
[08/27 23:59:08    515s] [NR-eGR] #Halo Blockages     : 0
[08/27 23:59:08    515s] [NR-eGR] #Boundary Blockages : 0
[08/27 23:59:08    515s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 23:59:08    515s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 23:59:08    515s] (I)       readDataFromPlaceDB
[08/27 23:59:08    515s] (I)       Read net information..
[08/27 23:59:08    515s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/27 23:59:08    515s] (I)       Read testcase time = 0.016 seconds
[08/27 23:59:08    515s] 
[08/27 23:59:08    515s] (I)       early_global_route_priority property id does not exist.
[08/27 23:59:08    515s] (I)       Start initializing grid graph
[08/27 23:59:08    515s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 23:59:08    515s] (I)       End initializing grid graph
[08/27 23:59:08    515s] (I)       Model blockages into capacity
[08/27 23:59:08    515s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/27 23:59:08    515s] (I)       Started Modeling ( Curr Mem: 2671.21 MB )
[08/27 23:59:08    515s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/27 23:59:08    515s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/27 23:59:08    515s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/27 23:59:08    515s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2671.21 MB )
[08/27 23:59:08    515s] (I)       -- layer congestion ratio --
[08/27 23:59:08    515s] (I)       Layer 1 : 0.100000
[08/27 23:59:08    515s] (I)       Layer 2 : 0.700000
[08/27 23:59:08    515s] (I)       Layer 3 : 0.700000
[08/27 23:59:08    515s] (I)       Layer 4 : 0.700000
[08/27 23:59:08    515s] (I)       ----------------------------
[08/27 23:59:08    515s] (I)       Number of ignored nets = 48
[08/27 23:59:08    515s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 23:59:08    515s] (I)       Number of clock nets = 8.  Ignored: No
[08/27 23:59:08    515s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 23:59:08    515s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 23:59:08    515s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 23:59:08    515s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 23:59:08    515s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 23:59:08    515s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 23:59:08    515s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 23:59:08    515s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/27 23:59:08    515s] (I)       Before initializing Early Global Route syMemory usage = 2671.2 MB
[08/27 23:59:08    515s] (I)       Ndr track 0 does not exist
[08/27 23:59:08    515s] (I)       ---------------------Grid Graph Info--------------------
[08/27 23:59:08    515s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 23:59:08    515s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/27 23:59:08    515s] (I)       Site width          :   480  (dbu)
[08/27 23:59:08    515s] (I)       Row height          :  3780  (dbu)
[08/27 23:59:08    515s] (I)       GCell width         : 37800  (dbu)
[08/27 23:59:08    515s] (I)       GCell height        : 37800  (dbu)
[08/27 23:59:08    515s] (I)       Grid                :    49    49     4
[08/27 23:59:08    515s] (I)       Layer numbers       :     1     2     3     4
[08/27 23:59:08    515s] (I)       Vertical capacity   :     0     0 37800     0
[08/27 23:59:08    515s] (I)       Horizontal capacity :     0 37800     0 37800
[08/27 23:59:08    515s] (I)       Default wire width  :   160   200   200   200
[08/27 23:59:08    515s] (I)       Default wire space  :   180   210   210   210
[08/27 23:59:08    515s] (I)       Default wire pitch  :   340   410   410   410
[08/27 23:59:08    515s] (I)       Default pitch size  :   340   420   480   420
[08/27 23:59:08    515s] (I)       First track coord   :     0   240   480   240
[08/27 23:59:08    515s] (I)       Num tracks per GCell: 111.18 90.00 78.75 90.00
[08/27 23:59:08    515s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 23:59:08    515s] (I)       Num of masks        :     1     1     1     1
[08/27 23:59:08    515s] (I)       Num of trim masks   :     0     0     0     0
[08/27 23:59:08    515s] (I)       --------------------------------------------------------
[08/27 23:59:08    515s] 
[08/27 23:59:08    515s] [NR-eGR] ============ Routing rule table ============
[08/27 23:59:08    515s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/27 23:59:08    515s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 23:59:08    515s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 23:59:08    515s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:08    515s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:08    515s] [NR-eGR] ========================================
[08/27 23:59:08    515s] [NR-eGR] 
[08/27 23:59:08    515s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 23:59:08    515s] (I)       blocked tracks on layer2 : = 110730 / 214669 (51.58%)
[08/27 23:59:08    515s] (I)       blocked tracks on layer3 : = 86050 / 187817 (45.82%)
[08/27 23:59:08    515s] (I)       blocked tracks on layer4 : = 89334 / 214669 (41.61%)
[08/27 23:59:08    515s] (I)       After initializing Early Global Route syMemory usage = 2671.2 MB
[08/27 23:59:08    515s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2671.21 MB )
[08/27 23:59:08    515s] (I)       Reset routing kernel
[08/27 23:59:08    515s] (I)       ============= Initialization =============
[08/27 23:59:08    515s] (I)       numLocalWires=129168  numGlobalNetBranches=38226  numLocalNetBranches=26592
[08/27 23:59:08    515s] (I)       totalPins=116880  totalGlobalPin=33208 (28.41%)
[08/27 23:59:08    515s] (I)       Started Build MST ( Curr Mem: 2671.21 MB )
[08/27 23:59:08    515s] (I)       Generate topology with 8 threads
[08/27 23:59:08    515s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2691.21 MB )
[08/27 23:59:08    515s] (I)       total 2D Cap : 375806 = (265315 H, 110491 V)
[08/27 23:59:08    515s] (I)       
[08/27 23:59:08    515s] (I)       ============  Phase 1a Route ============
[08/27 23:59:08    515s] (I)       Started Phase 1a ( Curr Mem: 2675.21 MB )
[08/27 23:59:08    515s] (I)       Started Pattern routing ( Curr Mem: 2675.21 MB )
[08/27 23:59:08    515s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2675.21 MB )
[08/27 23:59:08    515s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2675.21 MB )
[08/27 23:59:08    515s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 215
[08/27 23:59:08    515s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.21 MB )
[08/27 23:59:08    515s] (I)       Usage: 35729 = (19544 H, 16185 V) = (7.37% H, 14.65% V) = (7.388e+05um H, 6.118e+05um V)
[08/27 23:59:09    515s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2675.21 MB )
[08/27 23:59:09    515s] (I)       
[08/27 23:59:09    515s] (I)       ============  Phase 1b Route ============
[08/27 23:59:09    515s] (I)       Started Phase 1b ( Curr Mem: 2675.21 MB )
[08/27 23:59:09    515s] (I)       Started Monotonic routing ( Curr Mem: 2675.21 MB )
[08/27 23:59:09    515s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.21 MB )
[08/27 23:59:09    515s] (I)       Usage: 35729 = (19544 H, 16185 V) = (7.37% H, 14.65% V) = (7.388e+05um H, 6.118e+05um V)
[08/27 23:59:09    515s] (I)       eGR overflow: 1.48% H + 3.64% V
[08/27 23:59:09    515s] 
[08/27 23:59:09    515s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.21 MB )
[08/27 23:59:09    515s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.45% H + 0.70% V
[08/27 23:59:09    515s] Finished Early Global Route rough congestion estimation: mem = 2675.2M
[08/27 23:59:09    515s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.321, REAL:0.307, MEM:2675.2M
[08/27 23:59:09    515s] earlyGlobalRoute rough estimation gcell size 10 row height
[08/27 23:59:09    515s] OPERPROF: Starting CDPad at level 1, MEM:2675.2M
[08/27 23:59:09    515s] CDPadU 0.655 -> 0.657. R=0.527, N=29994, GS=37.800
[08/27 23:59:09    515s] OPERPROF: Finished CDPad at level 1, CPU:0.254, REAL:0.099, MEM:2671.2M
[08/27 23:59:09    515s] OPERPROF: Starting npMain at level 1, MEM:2671.2M
[08/27 23:59:09    516s] OPERPROF:   Starting npPlace at level 2, MEM:2767.2M
[08/27 23:59:09    516s] OPERPROF:   Finished npPlace at level 2, CPU:0.317, REAL:0.143, MEM:2767.2M
[08/27 23:59:09    516s] OPERPROF: Finished npMain at level 1, CPU:0.706, REAL:0.333, MEM:2671.2M
[08/27 23:59:09    516s] Global placement CDP skipped at cutLevel 9.
[08/27 23:59:09    516s] Iteration  9: Total net bbox = 1.089e+06 (5.73e+05 5.15e+05)
[08/27 23:59:09    516s]               Est.  stn bbox = 1.388e+06 (7.31e+05 6.57e+05)
[08/27 23:59:09    516s]               cpu = 0:01:12 real = 0:00:19.0 mem = 2671.2M
[08/27 23:59:09    516s] Iteration 10: Total net bbox = 1.089e+06 (5.73e+05 5.15e+05)
[08/27 23:59:09    516s]               Est.  stn bbox = 1.388e+06 (7.31e+05 6.57e+05)
[08/27 23:59:09    516s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2671.2M
[08/27 23:59:09    516s] OPERPROF: Starting npMain at level 1, MEM:2671.2M
[08/27 23:59:09    516s] OPERPROF:   Starting npPlace at level 2, MEM:2767.2M
[08/27 23:59:18    552s] OPERPROF:   Finished npPlace at level 2, CPU:35.802, REAL:9.301, MEM:2797.2M
[08/27 23:59:19    552s] OPERPROF: Finished npMain at level 1, CPU:36.179, REAL:9.483, MEM:2669.2M
[08/27 23:59:19    552s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2669.2M
[08/27 23:59:19    552s] Starting Early Global Route rough congestion estimation: mem = 2669.2M
[08/27 23:59:19    552s] (I)       Started Loading and Dumping File ( Curr Mem: 2669.20 MB )
[08/27 23:59:19    552s] (I)       Reading DB...
[08/27 23:59:19    552s] (I)       Read data from FE... (mem=2669.2M)
[08/27 23:59:19    552s] (I)       Read nodes and places... (mem=2669.2M)
[08/27 23:59:19    552s] (I)       Done Read nodes and places (cpu=0.048s, mem=2669.2M)
[08/27 23:59:19    552s] (I)       Read nets... (mem=2669.2M)
[08/27 23:59:19    552s] (I)       Done Read nets (cpu=0.115s, mem=2669.2M)
[08/27 23:59:19    552s] (I)       Done Read data from FE (cpu=0.163s, mem=2669.2M)
[08/27 23:59:19    552s] (I)       before initializing RouteDB syMemory usage = 2669.2 MB
[08/27 23:59:19    552s] (I)       == Non-default Options ==
[08/27 23:59:19    552s] (I)       Print mode                                         : 2
[08/27 23:59:19    552s] (I)       Stop if highly congested                           : false
[08/27 23:59:19    552s] (I)       Maximum routing layer                              : 4
[08/27 23:59:19    552s] (I)       Assign partition pins                              : false
[08/27 23:59:19    552s] (I)       Support large GCell                                : true
[08/27 23:59:19    552s] (I)       Number threads                                     : 8
[08/27 23:59:19    552s] (I)       Number of rows per GCell                           : 5
[08/27 23:59:19    552s] (I)       Max num rows per GCell                             : 32
[08/27 23:59:19    552s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/27 23:59:19    552s] (I)       Use row-based GCell size
[08/27 23:59:19    552s] (I)       GCell unit size  : 3780
[08/27 23:59:19    552s] (I)       GCell multiplier : 5
[08/27 23:59:19    552s] (I)       build grid graph
[08/27 23:59:19    552s] (I)       build grid graph start
[08/27 23:59:19    552s] [NR-eGR] Track table information for default rule: 
[08/27 23:59:19    552s] [NR-eGR] Metal1 has no routable track
[08/27 23:59:19    552s] [NR-eGR] Metal2 has single uniform track structure
[08/27 23:59:19    552s] [NR-eGR] Metal3 has single uniform track structure
[08/27 23:59:19    552s] [NR-eGR] Metal4 has single uniform track structure
[08/27 23:59:19    552s] (I)       build grid graph end
[08/27 23:59:19    552s] (I)       ===========================================================================
[08/27 23:59:19    552s] (I)       == Report All Rule Vias ==
[08/27 23:59:19    552s] (I)       ===========================================================================
[08/27 23:59:19    552s] (I)        Via Rule : (Default)
[08/27 23:59:19    552s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 23:59:19    552s] (I)       ---------------------------------------------------------------------------
[08/27 23:59:19    552s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 23:59:19    552s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 23:59:19    552s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 23:59:19    552s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 23:59:19    552s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 23:59:19    552s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 23:59:19    552s] (I)       ===========================================================================
[08/27 23:59:19    552s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2669.20 MB )
[08/27 23:59:19    552s] (I)       Num PG vias on layer 2 : 0
[08/27 23:59:19    552s] (I)       Num PG vias on layer 3 : 0
[08/27 23:59:19    552s] (I)       Num PG vias on layer 4 : 0
[08/27 23:59:19    552s] [NR-eGR] Read 74957 PG shapes
[08/27 23:59:19    552s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2669.20 MB )
[08/27 23:59:19    552s] [NR-eGR] #Routing Blockages  : 0
[08/27 23:59:19    552s] [NR-eGR] #Instance Blockages : 6997
[08/27 23:59:19    552s] [NR-eGR] #PG Blockages       : 74957
[08/27 23:59:19    552s] [NR-eGR] #Halo Blockages     : 0
[08/27 23:59:19    552s] [NR-eGR] #Boundary Blockages : 0
[08/27 23:59:19    552s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 23:59:19    552s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 23:59:19    552s] (I)       readDataFromPlaceDB
[08/27 23:59:19    552s] (I)       Read net information..
[08/27 23:59:19    552s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/27 23:59:19    552s] (I)       Read testcase time = 0.022 seconds
[08/27 23:59:19    552s] 
[08/27 23:59:19    552s] (I)       early_global_route_priority property id does not exist.
[08/27 23:59:19    552s] (I)       Start initializing grid graph
[08/27 23:59:19    552s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 23:59:19    552s] (I)       End initializing grid graph
[08/27 23:59:19    552s] (I)       Model blockages into capacity
[08/27 23:59:19    552s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/27 23:59:19    552s] (I)       Started Modeling ( Curr Mem: 2675.88 MB )
[08/27 23:59:19    552s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/27 23:59:19    552s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/27 23:59:19    552s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/27 23:59:19    552s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2675.88 MB )
[08/27 23:59:19    552s] (I)       -- layer congestion ratio --
[08/27 23:59:19    552s] (I)       Layer 1 : 0.100000
[08/27 23:59:19    552s] (I)       Layer 2 : 0.700000
[08/27 23:59:19    552s] (I)       Layer 3 : 0.700000
[08/27 23:59:19    552s] (I)       Layer 4 : 0.700000
[08/27 23:59:19    552s] (I)       ----------------------------
[08/27 23:59:19    552s] (I)       Number of ignored nets = 48
[08/27 23:59:19    552s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 23:59:19    552s] (I)       Number of clock nets = 8.  Ignored: No
[08/27 23:59:19    552s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 23:59:19    552s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 23:59:19    552s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 23:59:19    552s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 23:59:19    552s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 23:59:19    552s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 23:59:19    552s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 23:59:19    552s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/27 23:59:19    552s] (I)       Before initializing Early Global Route syMemory usage = 2675.9 MB
[08/27 23:59:19    552s] (I)       Ndr track 0 does not exist
[08/27 23:59:19    552s] (I)       ---------------------Grid Graph Info--------------------
[08/27 23:59:19    552s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 23:59:19    552s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/27 23:59:19    552s] (I)       Site width          :   480  (dbu)
[08/27 23:59:19    552s] (I)       Row height          :  3780  (dbu)
[08/27 23:59:19    552s] (I)       GCell width         : 18900  (dbu)
[08/27 23:59:19    552s] (I)       GCell height        : 18900  (dbu)
[08/27 23:59:19    552s] (I)       Grid                :    98    98     4
[08/27 23:59:19    552s] (I)       Layer numbers       :     1     2     3     4
[08/27 23:59:19    552s] (I)       Vertical capacity   :     0     0 18900     0
[08/27 23:59:19    552s] (I)       Horizontal capacity :     0 18900     0 18900
[08/27 23:59:19    552s] (I)       Default wire width  :   160   200   200   200
[08/27 23:59:19    552s] (I)       Default wire space  :   180   210   210   210
[08/27 23:59:19    552s] (I)       Default wire pitch  :   340   410   410   410
[08/27 23:59:19    552s] (I)       Default pitch size  :   340   420   480   420
[08/27 23:59:19    552s] (I)       First track coord   :     0   240   480   240
[08/27 23:59:19    552s] (I)       Num tracks per GCell: 55.59 45.00 39.38 45.00
[08/27 23:59:19    552s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 23:59:19    552s] (I)       Num of masks        :     1     1     1     1
[08/27 23:59:19    552s] (I)       Num of trim masks   :     0     0     0     0
[08/27 23:59:19    552s] (I)       --------------------------------------------------------
[08/27 23:59:19    552s] 
[08/27 23:59:19    552s] [NR-eGR] ============ Routing rule table ============
[08/27 23:59:19    552s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/27 23:59:19    552s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 23:59:19    552s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 23:59:19    552s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:19    552s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:19    552s] [NR-eGR] ========================================
[08/27 23:59:19    552s] [NR-eGR] 
[08/27 23:59:19    552s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 23:59:19    552s] (I)       blocked tracks on layer2 : = 212242 / 429338 (49.43%)
[08/27 23:59:19    552s] (I)       blocked tracks on layer3 : = 165523 / 375634 (44.06%)
[08/27 23:59:19    552s] (I)       blocked tracks on layer4 : = 173723 / 429338 (40.46%)
[08/27 23:59:19    552s] (I)       After initializing Early Global Route syMemory usage = 2675.9 MB
[08/27 23:59:19    552s] (I)       Finished Loading and Dumping File ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2675.88 MB )
[08/27 23:59:19    552s] (I)       Reset routing kernel
[08/27 23:59:19    552s] (I)       ============= Initialization =============
[08/27 23:59:19    553s] (I)       numLocalWires=99986  numGlobalNetBranches=32021  numLocalNetBranches=18148
[08/27 23:59:19    553s] (I)       totalPins=116880  totalGlobalPin=52721 (45.11%)
[08/27 23:59:19    553s] (I)       Started Build MST ( Curr Mem: 2675.88 MB )
[08/27 23:59:19    553s] (I)       Generate topology with 8 threads
[08/27 23:59:19    553s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2695.88 MB )
[08/27 23:59:19    553s] (I)       total 2D Cap : 753169 = (531799 H, 221370 V)
[08/27 23:59:19    553s] (I)       
[08/27 23:59:19    553s] (I)       ============  Phase 1a Route ============
[08/27 23:59:19    553s] (I)       Started Phase 1a ( Curr Mem: 2679.88 MB )
[08/27 23:59:19    553s] (I)       Started Pattern routing ( Curr Mem: 2679.88 MB )
[08/27 23:59:19    553s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2679.88 MB )
[08/27 23:59:19    553s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2679.88 MB )
[08/27 23:59:19    553s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 330
[08/27 23:59:19    553s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2679.88 MB )
[08/27 23:59:19    553s] (I)       Usage: 74615 = (40725 H, 33890 V) = (7.66% H, 15.31% V) = (7.697e+05um H, 6.405e+05um V)
[08/27 23:59:19    553s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2679.88 MB )
[08/27 23:59:19    553s] (I)       
[08/27 23:59:19    553s] (I)       ============  Phase 1b Route ============
[08/27 23:59:19    553s] (I)       Started Phase 1b ( Curr Mem: 2679.88 MB )
[08/27 23:59:19    553s] (I)       Started Monotonic routing ( Curr Mem: 2679.88 MB )
[08/27 23:59:19    553s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2679.88 MB )
[08/27 23:59:19    553s] (I)       Usage: 74622 = (40731 H, 33891 V) = (7.66% H, 15.31% V) = (7.698e+05um H, 6.405e+05um V)
[08/27 23:59:19    553s] (I)       eGR overflow: 2.55% H + 2.88% V
[08/27 23:59:19    553s] 
[08/27 23:59:19    553s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2679.88 MB )
[08/27 23:59:19    553s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.88% H + 0.57% V
[08/27 23:59:19    553s] Finished Early Global Route rough congestion estimation: mem = 2679.9M
[08/27 23:59:19    553s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.371, REAL:0.345, MEM:2679.9M
[08/27 23:59:19    553s] earlyGlobalRoute rough estimation gcell size 5 row height
[08/27 23:59:19    553s] OPERPROF: Starting CDPad at level 1, MEM:2679.9M
[08/27 23:59:19    553s] CDPadU 0.657 -> 0.665. R=0.527, N=29994, GS=18.900
[08/27 23:59:19    553s] OPERPROF: Finished CDPad at level 1, CPU:0.298, REAL:0.104, MEM:2675.9M
[08/27 23:59:19    553s] OPERPROF: Starting npMain at level 1, MEM:2675.9M
[08/27 23:59:19    553s] OPERPROF:   Starting npPlace at level 2, MEM:2771.9M
[08/27 23:59:19    554s] AB param 37.0% (11100/29992).
[08/27 23:59:19    554s] OPERPROF:   Finished npPlace at level 2, CPU:0.361, REAL:0.172, MEM:2766.9M
[08/27 23:59:19    554s] OPERPROF: Finished npMain at level 1, CPU:0.751, REAL:0.369, MEM:2670.9M
[08/27 23:59:19    554s] Global placement CDP is working on the full area.
[08/27 23:59:19    554s] OPERPROF: Starting npMain at level 1, MEM:2670.9M
[08/27 23:59:20    554s] OPERPROF:   Starting npPlace at level 2, MEM:2766.9M
[08/27 23:59:27    584s] OPERPROF:   Finished npPlace at level 2, CPU:30.311, REAL:7.851, MEM:2799.6M
[08/27 23:59:27    584s] OPERPROF: Finished npMain at level 1, CPU:30.756, REAL:8.061, MEM:2671.6M
[08/27 23:59:27    584s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2671.6M
[08/27 23:59:27    584s] Starting Early Global Route rough congestion estimation: mem = 2671.6M
[08/27 23:59:27    584s] (I)       Started Loading and Dumping File ( Curr Mem: 2671.63 MB )
[08/27 23:59:27    584s] (I)       Reading DB...
[08/27 23:59:27    584s] (I)       Read data from FE... (mem=2671.6M)
[08/27 23:59:27    584s] (I)       Read nodes and places... (mem=2671.6M)
[08/27 23:59:28    584s] (I)       Done Read nodes and places (cpu=0.047s, mem=2671.6M)
[08/27 23:59:28    584s] (I)       Read nets... (mem=2671.6M)
[08/27 23:59:28    585s] (I)       Done Read nets (cpu=0.116s, mem=2671.6M)
[08/27 23:59:28    585s] (I)       Done Read data from FE (cpu=0.163s, mem=2671.6M)
[08/27 23:59:28    585s] (I)       before initializing RouteDB syMemory usage = 2671.6 MB
[08/27 23:59:28    585s] (I)       == Non-default Options ==
[08/27 23:59:28    585s] (I)       Print mode                                         : 2
[08/27 23:59:28    585s] (I)       Stop if highly congested                           : false
[08/27 23:59:28    585s] (I)       Maximum routing layer                              : 4
[08/27 23:59:28    585s] (I)       Assign partition pins                              : false
[08/27 23:59:28    585s] (I)       Support large GCell                                : true
[08/27 23:59:28    585s] (I)       Number threads                                     : 8
[08/27 23:59:28    585s] (I)       Number of rows per GCell                           : 5
[08/27 23:59:28    585s] (I)       Max num rows per GCell                             : 32
[08/27 23:59:28    585s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/27 23:59:28    585s] (I)       Use row-based GCell size
[08/27 23:59:28    585s] (I)       GCell unit size  : 3780
[08/27 23:59:28    585s] (I)       GCell multiplier : 5
[08/27 23:59:28    585s] (I)       build grid graph
[08/27 23:59:28    585s] (I)       build grid graph start
[08/27 23:59:28    585s] [NR-eGR] Track table information for default rule: 
[08/27 23:59:28    585s] [NR-eGR] Metal1 has no routable track
[08/27 23:59:28    585s] [NR-eGR] Metal2 has single uniform track structure
[08/27 23:59:28    585s] [NR-eGR] Metal3 has single uniform track structure
[08/27 23:59:28    585s] [NR-eGR] Metal4 has single uniform track structure
[08/27 23:59:28    585s] (I)       build grid graph end
[08/27 23:59:28    585s] (I)       ===========================================================================
[08/27 23:59:28    585s] (I)       == Report All Rule Vias ==
[08/27 23:59:28    585s] (I)       ===========================================================================
[08/27 23:59:28    585s] (I)        Via Rule : (Default)
[08/27 23:59:28    585s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 23:59:28    585s] (I)       ---------------------------------------------------------------------------
[08/27 23:59:28    585s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 23:59:28    585s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 23:59:28    585s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 23:59:28    585s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 23:59:28    585s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 23:59:28    585s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 23:59:28    585s] (I)       ===========================================================================
[08/27 23:59:28    585s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2671.63 MB )
[08/27 23:59:28    585s] (I)       Num PG vias on layer 2 : 0
[08/27 23:59:28    585s] (I)       Num PG vias on layer 3 : 0
[08/27 23:59:28    585s] (I)       Num PG vias on layer 4 : 0
[08/27 23:59:28    585s] [NR-eGR] Read 74957 PG shapes
[08/27 23:59:28    585s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2671.63 MB )
[08/27 23:59:28    585s] [NR-eGR] #Routing Blockages  : 0
[08/27 23:59:28    585s] [NR-eGR] #Instance Blockages : 6997
[08/27 23:59:28    585s] [NR-eGR] #PG Blockages       : 74957
[08/27 23:59:28    585s] [NR-eGR] #Halo Blockages     : 0
[08/27 23:59:28    585s] [NR-eGR] #Boundary Blockages : 0
[08/27 23:59:28    585s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 23:59:28    585s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 23:59:28    585s] (I)       readDataFromPlaceDB
[08/27 23:59:28    585s] (I)       Read net information..
[08/27 23:59:28    585s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/27 23:59:28    585s] (I)       Read testcase time = 0.016 seconds
[08/27 23:59:28    585s] 
[08/27 23:59:28    585s] (I)       early_global_route_priority property id does not exist.
[08/27 23:59:28    585s] (I)       Start initializing grid graph
[08/27 23:59:28    585s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 23:59:28    585s] (I)       End initializing grid graph
[08/27 23:59:28    585s] (I)       Model blockages into capacity
[08/27 23:59:28    585s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/27 23:59:28    585s] (I)       Started Modeling ( Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/27 23:59:28    585s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/27 23:59:28    585s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/27 23:59:28    585s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       -- layer congestion ratio --
[08/27 23:59:28    585s] (I)       Layer 1 : 0.100000
[08/27 23:59:28    585s] (I)       Layer 2 : 0.700000
[08/27 23:59:28    585s] (I)       Layer 3 : 0.700000
[08/27 23:59:28    585s] (I)       Layer 4 : 0.700000
[08/27 23:59:28    585s] (I)       ----------------------------
[08/27 23:59:28    585s] (I)       Number of ignored nets = 48
[08/27 23:59:28    585s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 23:59:28    585s] (I)       Number of clock nets = 8.  Ignored: No
[08/27 23:59:28    585s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 23:59:28    585s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 23:59:28    585s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 23:59:28    585s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 23:59:28    585s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 23:59:28    585s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 23:59:28    585s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 23:59:28    585s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/27 23:59:28    585s] (I)       Before initializing Early Global Route syMemory usage = 2678.3 MB
[08/27 23:59:28    585s] (I)       Ndr track 0 does not exist
[08/27 23:59:28    585s] (I)       ---------------------Grid Graph Info--------------------
[08/27 23:59:28    585s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 23:59:28    585s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/27 23:59:28    585s] (I)       Site width          :   480  (dbu)
[08/27 23:59:28    585s] (I)       Row height          :  3780  (dbu)
[08/27 23:59:28    585s] (I)       GCell width         : 18900  (dbu)
[08/27 23:59:28    585s] (I)       GCell height        : 18900  (dbu)
[08/27 23:59:28    585s] (I)       Grid                :    98    98     4
[08/27 23:59:28    585s] (I)       Layer numbers       :     1     2     3     4
[08/27 23:59:28    585s] (I)       Vertical capacity   :     0     0 18900     0
[08/27 23:59:28    585s] (I)       Horizontal capacity :     0 18900     0 18900
[08/27 23:59:28    585s] (I)       Default wire width  :   160   200   200   200
[08/27 23:59:28    585s] (I)       Default wire space  :   180   210   210   210
[08/27 23:59:28    585s] (I)       Default wire pitch  :   340   410   410   410
[08/27 23:59:28    585s] (I)       Default pitch size  :   340   420   480   420
[08/27 23:59:28    585s] (I)       First track coord   :     0   240   480   240
[08/27 23:59:28    585s] (I)       Num tracks per GCell: 55.59 45.00 39.38 45.00
[08/27 23:59:28    585s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 23:59:28    585s] (I)       Num of masks        :     1     1     1     1
[08/27 23:59:28    585s] (I)       Num of trim masks   :     0     0     0     0
[08/27 23:59:28    585s] (I)       --------------------------------------------------------
[08/27 23:59:28    585s] 
[08/27 23:59:28    585s] [NR-eGR] ============ Routing rule table ============
[08/27 23:59:28    585s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/27 23:59:28    585s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 23:59:28    585s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 23:59:28    585s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:28    585s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:28    585s] [NR-eGR] ========================================
[08/27 23:59:28    585s] [NR-eGR] 
[08/27 23:59:28    585s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 23:59:28    585s] (I)       blocked tracks on layer2 : = 212384 / 429338 (49.47%)
[08/27 23:59:28    585s] (I)       blocked tracks on layer3 : = 165523 / 375634 (44.06%)
[08/27 23:59:28    585s] (I)       blocked tracks on layer4 : = 173723 / 429338 (40.46%)
[08/27 23:59:28    585s] (I)       After initializing Early Global Route syMemory usage = 2678.3 MB
[08/27 23:59:28    585s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       Reset routing kernel
[08/27 23:59:28    585s] (I)       ============= Initialization =============
[08/27 23:59:28    585s] (I)       numLocalWires=99602  numGlobalNetBranches=31756  numLocalNetBranches=18218
[08/27 23:59:28    585s] (I)       totalPins=116880  totalGlobalPin=52955 (45.31%)
[08/27 23:59:28    585s] (I)       Started Build MST ( Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       Generate topology with 8 threads
[08/27 23:59:28    585s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2698.31 MB )
[08/27 23:59:28    585s] (I)       total 2D Cap : 753038 = (531668 H, 221370 V)
[08/27 23:59:28    585s] (I)       
[08/27 23:59:28    585s] (I)       ============  Phase 1a Route ============
[08/27 23:59:28    585s] (I)       Started Phase 1a ( Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       Started Pattern routing ( Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 314
[08/27 23:59:28    585s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       Usage: 75495 = (41169 H, 34326 V) = (7.74% H, 15.51% V) = (7.781e+05um H, 6.488e+05um V)
[08/27 23:59:28    585s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       
[08/27 23:59:28    585s] (I)       ============  Phase 1b Route ============
[08/27 23:59:28    585s] (I)       Started Phase 1b ( Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       Started Monotonic routing ( Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] (I)       Usage: 75500 = (41173 H, 34327 V) = (7.74% H, 15.51% V) = (7.782e+05um H, 6.488e+05um V)
[08/27 23:59:28    585s] (I)       eGR overflow: 1.40% H + 2.96% V
[08/27 23:59:28    585s] 
[08/27 23:59:28    585s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.31 MB )
[08/27 23:59:28    585s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.49% H + 0.67% V
[08/27 23:59:28    585s] Finished Early Global Route rough congestion estimation: mem = 2678.3M
[08/27 23:59:28    585s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.349, REAL:0.325, MEM:2678.3M
[08/27 23:59:28    585s] earlyGlobalRoute rough estimation gcell size 5 row height
[08/27 23:59:28    585s] OPERPROF: Starting CDPad at level 1, MEM:2678.3M
[08/27 23:59:28    585s] CDPadU 0.665 -> 0.670. R=0.527, N=29994, GS=18.900
[08/27 23:59:28    585s] OPERPROF: Finished CDPad at level 1, CPU:0.335, REAL:0.114, MEM:2678.3M
[08/27 23:59:28    585s] OPERPROF: Starting npMain at level 1, MEM:2678.3M
[08/27 23:59:28    585s] OPERPROF:   Starting npPlace at level 2, MEM:2774.3M
[08/27 23:59:28    586s] OPERPROF:   Finished npPlace at level 2, CPU:0.339, REAL:0.157, MEM:2769.3M
[08/27 23:59:28    586s] OPERPROF: Finished npMain at level 1, CPU:0.761, REAL:0.359, MEM:2673.3M
[08/27 23:59:28    586s] Global placement CDP skipped at cutLevel 11.
[08/27 23:59:28    586s] Iteration 11: Total net bbox = 1.113e+06 (5.88e+05 5.25e+05)
[08/27 23:59:28    586s]               Est.  stn bbox = 1.420e+06 (7.51e+05 6.70e+05)
[08/27 23:59:28    586s]               cpu = 0:01:10 real = 0:00:19.0 mem = 2673.3M
[08/27 23:59:28    586s] Iteration 12: Total net bbox = 1.113e+06 (5.88e+05 5.25e+05)
[08/27 23:59:28    586s]               Est.  stn bbox = 1.420e+06 (7.51e+05 6.70e+05)
[08/27 23:59:28    586s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2673.3M
[08/27 23:59:28    586s] OPERPROF: Starting npMain at level 1, MEM:2673.3M
[08/27 23:59:29    586s] OPERPROF:   Starting npPlace at level 2, MEM:2769.3M
[08/27 23:59:42    637s] OPERPROF:   Finished npPlace at level 2, CPU:50.935, REAL:13.520, MEM:2802.1M
[08/27 23:59:42    637s] OPERPROF: Finished npMain at level 1, CPU:51.325, REAL:13.706, MEM:2674.1M
[08/27 23:59:42    637s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2674.1M
[08/27 23:59:42    637s] Starting Early Global Route rough congestion estimation: mem = 2674.1M
[08/27 23:59:42    637s] (I)       Started Loading and Dumping File ( Curr Mem: 2674.06 MB )
[08/27 23:59:42    637s] (I)       Reading DB...
[08/27 23:59:42    637s] (I)       Read data from FE... (mem=2674.1M)
[08/27 23:59:42    637s] (I)       Read nodes and places... (mem=2674.1M)
[08/27 23:59:42    637s] (I)       Done Read nodes and places (cpu=0.041s, mem=2674.1M)
[08/27 23:59:42    637s] (I)       Read nets... (mem=2674.1M)
[08/27 23:59:42    637s] (I)       Done Read nets (cpu=0.083s, mem=2674.1M)
[08/27 23:59:42    637s] (I)       Done Read data from FE (cpu=0.124s, mem=2674.1M)
[08/27 23:59:42    637s] (I)       before initializing RouteDB syMemory usage = 2674.1 MB
[08/27 23:59:42    637s] (I)       == Non-default Options ==
[08/27 23:59:42    637s] (I)       Print mode                                         : 2
[08/27 23:59:42    637s] (I)       Stop if highly congested                           : false
[08/27 23:59:42    637s] (I)       Maximum routing layer                              : 4
[08/27 23:59:42    637s] (I)       Assign partition pins                              : false
[08/27 23:59:42    637s] (I)       Support large GCell                                : true
[08/27 23:59:42    637s] (I)       Number threads                                     : 8
[08/27 23:59:42    637s] (I)       Number of rows per GCell                           : 3
[08/27 23:59:42    637s] (I)       Max num rows per GCell                             : 32
[08/27 23:59:42    637s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/27 23:59:42    637s] (I)       Use row-based GCell size
[08/27 23:59:42    637s] (I)       GCell unit size  : 3780
[08/27 23:59:42    637s] (I)       GCell multiplier : 3
[08/27 23:59:42    637s] (I)       build grid graph
[08/27 23:59:42    637s] (I)       build grid graph start
[08/27 23:59:42    637s] [NR-eGR] Track table information for default rule: 
[08/27 23:59:42    637s] [NR-eGR] Metal1 has no routable track
[08/27 23:59:42    637s] [NR-eGR] Metal2 has single uniform track structure
[08/27 23:59:42    637s] [NR-eGR] Metal3 has single uniform track structure
[08/27 23:59:42    637s] [NR-eGR] Metal4 has single uniform track structure
[08/27 23:59:42    637s] (I)       build grid graph end
[08/27 23:59:42    637s] (I)       ===========================================================================
[08/27 23:59:42    637s] (I)       == Report All Rule Vias ==
[08/27 23:59:42    637s] (I)       ===========================================================================
[08/27 23:59:42    637s] (I)        Via Rule : (Default)
[08/27 23:59:42    637s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 23:59:42    637s] (I)       ---------------------------------------------------------------------------
[08/27 23:59:42    637s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 23:59:42    637s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 23:59:42    637s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 23:59:42    637s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 23:59:42    637s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 23:59:42    637s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 23:59:42    637s] (I)       ===========================================================================
[08/27 23:59:42    637s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2674.06 MB )
[08/27 23:59:42    637s] (I)       Num PG vias on layer 2 : 0
[08/27 23:59:42    637s] (I)       Num PG vias on layer 3 : 0
[08/27 23:59:42    637s] (I)       Num PG vias on layer 4 : 0
[08/27 23:59:42    637s] [NR-eGR] Read 74957 PG shapes
[08/27 23:59:42    637s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.06 MB )
[08/27 23:59:42    637s] [NR-eGR] #Routing Blockages  : 0
[08/27 23:59:42    637s] [NR-eGR] #Instance Blockages : 6997
[08/27 23:59:42    637s] [NR-eGR] #PG Blockages       : 74957
[08/27 23:59:42    637s] [NR-eGR] #Halo Blockages     : 0
[08/27 23:59:42    637s] [NR-eGR] #Boundary Blockages : 0
[08/27 23:59:42    637s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 23:59:42    637s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 23:59:42    637s] (I)       readDataFromPlaceDB
[08/27 23:59:42    637s] (I)       Read net information..
[08/27 23:59:42    638s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/27 23:59:42    638s] (I)       Read testcase time = 0.012 seconds
[08/27 23:59:42    638s] 
[08/27 23:59:42    638s] (I)       early_global_route_priority property id does not exist.
[08/27 23:59:42    638s] (I)       Start initializing grid graph
[08/27 23:59:42    638s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 23:59:42    638s] (I)       End initializing grid graph
[08/27 23:59:42    638s] (I)       Model blockages into capacity
[08/27 23:59:42    638s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/27 23:59:42    638s] (I)       Started Modeling ( Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/27 23:59:42    638s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/27 23:59:42    638s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/27 23:59:42    638s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       -- layer congestion ratio --
[08/27 23:59:42    638s] (I)       Layer 1 : 0.100000
[08/27 23:59:42    638s] (I)       Layer 2 : 0.700000
[08/27 23:59:42    638s] (I)       Layer 3 : 0.700000
[08/27 23:59:42    638s] (I)       Layer 4 : 0.700000
[08/27 23:59:42    638s] (I)       ----------------------------
[08/27 23:59:42    638s] (I)       Number of ignored nets = 48
[08/27 23:59:42    638s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 23:59:42    638s] (I)       Number of clock nets = 8.  Ignored: No
[08/27 23:59:42    638s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 23:59:42    638s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 23:59:42    638s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 23:59:42    638s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 23:59:42    638s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 23:59:42    638s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 23:59:42    638s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 23:59:42    638s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/27 23:59:42    638s] (I)       Before initializing Early Global Route syMemory usage = 2674.1 MB
[08/27 23:59:42    638s] (I)       Ndr track 0 does not exist
[08/27 23:59:42    638s] (I)       ---------------------Grid Graph Info--------------------
[08/27 23:59:42    638s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 23:59:42    638s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/27 23:59:42    638s] (I)       Site width          :   480  (dbu)
[08/27 23:59:42    638s] (I)       Row height          :  3780  (dbu)
[08/27 23:59:42    638s] (I)       GCell width         : 11340  (dbu)
[08/27 23:59:42    638s] (I)       GCell height        : 11340  (dbu)
[08/27 23:59:42    638s] (I)       Grid                :   163   163     4
[08/27 23:59:42    638s] (I)       Layer numbers       :     1     2     3     4
[08/27 23:59:42    638s] (I)       Vertical capacity   :     0     0 11340     0
[08/27 23:59:42    638s] (I)       Horizontal capacity :     0 11340     0 11340
[08/27 23:59:42    638s] (I)       Default wire width  :   160   200   200   200
[08/27 23:59:42    638s] (I)       Default wire space  :   180   210   210   210
[08/27 23:59:42    638s] (I)       Default wire pitch  :   340   410   410   410
[08/27 23:59:42    638s] (I)       Default pitch size  :   340   420   480   420
[08/27 23:59:42    638s] (I)       First track coord   :     0   240   480   240
[08/27 23:59:42    638s] (I)       Num tracks per GCell: 33.35 27.00 23.62 27.00
[08/27 23:59:42    638s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 23:59:42    638s] (I)       Num of masks        :     1     1     1     1
[08/27 23:59:42    638s] (I)       Num of trim masks   :     0     0     0     0
[08/27 23:59:42    638s] (I)       --------------------------------------------------------
[08/27 23:59:42    638s] 
[08/27 23:59:42    638s] [NR-eGR] ============ Routing rule table ============
[08/27 23:59:42    638s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/27 23:59:42    638s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 23:59:42    638s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 23:59:42    638s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:42    638s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:42    638s] [NR-eGR] ========================================
[08/27 23:59:42    638s] [NR-eGR] 
[08/27 23:59:42    638s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 23:59:42    638s] (I)       blocked tracks on layer2 : = 338615 / 714103 (47.42%)
[08/27 23:59:42    638s] (I)       blocked tracks on layer3 : = 271816 / 624779 (43.51%)
[08/27 23:59:42    638s] (I)       blocked tracks on layer4 : = 282656 / 714103 (39.58%)
[08/27 23:59:42    638s] (I)       After initializing Early Global Route syMemory usage = 2674.1 MB
[08/27 23:59:42    638s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       Reset routing kernel
[08/27 23:59:42    638s] (I)       ============= Initialization =============
[08/27 23:59:42    638s] (I)       numLocalWires=69470  numGlobalNetBranches=23504  numLocalNetBranches=11372
[08/27 23:59:42    638s] (I)       totalPins=116880  totalGlobalPin=72108 (61.69%)
[08/27 23:59:42    638s] (I)       Started Build MST ( Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       Generate topology with 8 threads
[08/27 23:59:42    638s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2694.06 MB )
[08/27 23:59:42    638s] (I)       total 2D Cap : 1253388 = (885291 H, 368097 V)
[08/27 23:59:42    638s] (I)       
[08/27 23:59:42    638s] (I)       ============  Phase 1a Route ============
[08/27 23:59:42    638s] (I)       Started Phase 1a ( Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       Started Pattern routing ( Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 41
[08/27 23:59:42    638s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       Usage: 124686 = (65010 H, 59676 V) = (7.34% H, 16.21% V) = (7.372e+05um H, 6.767e+05um V)
[08/27 23:59:42    638s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       
[08/27 23:59:42    638s] (I)       ============  Phase 1b Route ============
[08/27 23:59:42    638s] (I)       Started Phase 1b ( Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       Started Monotonic routing ( Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] (I)       Usage: 124718 = (65027 H, 59691 V) = (7.35% H, 16.22% V) = (7.374e+05um H, 6.769e+05um V)
[08/27 23:59:42    638s] (I)       eGR overflow: 0.09% H + 1.43% V
[08/27 23:59:42    638s] 
[08/27 23:59:42    638s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.06 MB )
[08/27 23:59:42    638s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.06% H + 0.65% V
[08/27 23:59:42    638s] Finished Early Global Route rough congestion estimation: mem = 2674.1M
[08/27 23:59:42    638s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.311, REAL:0.281, MEM:2674.1M
[08/27 23:59:42    638s] earlyGlobalRoute rough estimation gcell size 3 row height
[08/27 23:59:42    638s] OPERPROF: Starting CDPad at level 1, MEM:2674.1M
[08/27 23:59:42    638s] CDPadU 0.670 -> 0.682. R=0.526, N=29994, GS=11.340
[08/27 23:59:43    638s] OPERPROF: Finished CDPad at level 1, CPU:0.342, REAL:0.109, MEM:2674.1M
[08/27 23:59:43    638s] OPERPROF: Starting npMain at level 1, MEM:2674.1M
[08/27 23:59:43    638s] OPERPROF:   Starting npPlace at level 2, MEM:2770.1M
[08/27 23:59:43    639s] AB param 64.9% (19473/29992).
[08/27 23:59:43    639s] OPERPROF:   Finished npPlace at level 2, CPU:0.370, REAL:0.208, MEM:2769.8M
[08/27 23:59:43    639s] OPERPROF: Finished npMain at level 1, CPU:0.755, REAL:0.398, MEM:2673.8M
[08/27 23:59:43    639s] Global placement CDP is working on the full area.
[08/27 23:59:43    639s] OPERPROF: Starting npMain at level 1, MEM:2673.8M
[08/27 23:59:43    639s] OPERPROF:   Starting npPlace at level 2, MEM:2769.8M
[08/27 23:59:54    682s] OPERPROF:   Finished npPlace at level 2, CPU:43.003, REAL:11.362, MEM:2801.6M
[08/27 23:59:54    682s] OPERPROF: Finished npMain at level 1, CPU:43.409, REAL:11.559, MEM:2673.6M
[08/27 23:59:54    682s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2673.6M
[08/27 23:59:54    682s] Starting Early Global Route rough congestion estimation: mem = 2673.6M
[08/27 23:59:54    682s] (I)       Started Loading and Dumping File ( Curr Mem: 2673.56 MB )
[08/27 23:59:54    682s] (I)       Reading DB...
[08/27 23:59:54    682s] (I)       Read data from FE... (mem=2673.6M)
[08/27 23:59:54    682s] (I)       Read nodes and places... (mem=2673.6M)
[08/27 23:59:55    682s] (I)       Done Read nodes and places (cpu=0.052s, mem=2673.6M)
[08/27 23:59:55    682s] (I)       Read nets... (mem=2673.6M)
[08/27 23:59:55    682s] (I)       Done Read nets (cpu=0.113s, mem=2673.6M)
[08/27 23:59:55    682s] (I)       Done Read data from FE (cpu=0.166s, mem=2673.6M)
[08/27 23:59:55    682s] (I)       before initializing RouteDB syMemory usage = 2673.6 MB
[08/27 23:59:55    682s] (I)       == Non-default Options ==
[08/27 23:59:55    682s] (I)       Print mode                                         : 2
[08/27 23:59:55    682s] (I)       Stop if highly congested                           : false
[08/27 23:59:55    682s] (I)       Maximum routing layer                              : 4
[08/27 23:59:55    682s] (I)       Assign partition pins                              : false
[08/27 23:59:55    682s] (I)       Support large GCell                                : true
[08/27 23:59:55    682s] (I)       Number threads                                     : 8
[08/27 23:59:55    682s] (I)       Number of rows per GCell                           : 3
[08/27 23:59:55    682s] (I)       Max num rows per GCell                             : 32
[08/27 23:59:55    682s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/27 23:59:55    682s] (I)       Use row-based GCell size
[08/27 23:59:55    682s] (I)       GCell unit size  : 3780
[08/27 23:59:55    682s] (I)       GCell multiplier : 3
[08/27 23:59:55    682s] (I)       build grid graph
[08/27 23:59:55    682s] (I)       build grid graph start
[08/27 23:59:55    682s] [NR-eGR] Track table information for default rule: 
[08/27 23:59:55    682s] [NR-eGR] Metal1 has no routable track
[08/27 23:59:55    682s] [NR-eGR] Metal2 has single uniform track structure
[08/27 23:59:55    682s] [NR-eGR] Metal3 has single uniform track structure
[08/27 23:59:55    682s] [NR-eGR] Metal4 has single uniform track structure
[08/27 23:59:55    682s] (I)       build grid graph end
[08/27 23:59:55    682s] (I)       ===========================================================================
[08/27 23:59:55    682s] (I)       == Report All Rule Vias ==
[08/27 23:59:55    682s] (I)       ===========================================================================
[08/27 23:59:55    682s] (I)        Via Rule : (Default)
[08/27 23:59:55    682s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/27 23:59:55    682s] (I)       ---------------------------------------------------------------------------
[08/27 23:59:55    682s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/27 23:59:55    682s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/27 23:59:55    682s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/27 23:59:55    682s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/27 23:59:55    682s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/27 23:59:55    682s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/27 23:59:55    682s] (I)       ===========================================================================
[08/27 23:59:55    682s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2673.56 MB )
[08/27 23:59:55    682s] (I)       Num PG vias on layer 2 : 0
[08/27 23:59:55    682s] (I)       Num PG vias on layer 3 : 0
[08/27 23:59:55    682s] (I)       Num PG vias on layer 4 : 0
[08/27 23:59:55    682s] [NR-eGR] Read 74957 PG shapes
[08/27 23:59:55    682s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2673.56 MB )
[08/27 23:59:55    682s] [NR-eGR] #Routing Blockages  : 0
[08/27 23:59:55    682s] [NR-eGR] #Instance Blockages : 6997
[08/27 23:59:55    682s] [NR-eGR] #PG Blockages       : 74957
[08/27 23:59:55    682s] [NR-eGR] #Halo Blockages     : 0
[08/27 23:59:55    682s] [NR-eGR] #Boundary Blockages : 0
[08/27 23:59:55    682s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/27 23:59:55    682s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/27 23:59:55    682s] (I)       readDataFromPlaceDB
[08/27 23:59:55    682s] (I)       Read net information..
[08/27 23:59:55    682s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/27 23:59:55    682s] (I)       Read testcase time = 0.013 seconds
[08/27 23:59:55    682s] 
[08/27 23:59:55    682s] (I)       early_global_route_priority property id does not exist.
[08/27 23:59:55    682s] (I)       Start initializing grid graph
[08/27 23:59:55    682s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/27 23:59:55    682s] (I)       End initializing grid graph
[08/27 23:59:55    682s] (I)       Model blockages into capacity
[08/27 23:59:55    682s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/27 23:59:55    682s] (I)       Started Modeling ( Curr Mem: 2673.56 MB )
[08/27 23:59:55    682s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/27 23:59:55    682s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/27 23:59:55    682s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/27 23:59:55    682s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2673.56 MB )
[08/27 23:59:55    682s] (I)       -- layer congestion ratio --
[08/27 23:59:55    682s] (I)       Layer 1 : 0.100000
[08/27 23:59:55    682s] (I)       Layer 2 : 0.700000
[08/27 23:59:55    682s] (I)       Layer 3 : 0.700000
[08/27 23:59:55    682s] (I)       Layer 4 : 0.700000
[08/27 23:59:55    682s] (I)       ----------------------------
[08/27 23:59:55    682s] (I)       Number of ignored nets = 48
[08/27 23:59:55    682s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/27 23:59:55    682s] (I)       Number of clock nets = 8.  Ignored: No
[08/27 23:59:55    682s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/27 23:59:55    682s] (I)       Number of special nets = 0.  Ignored: Yes
[08/27 23:59:55    682s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/27 23:59:55    682s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/27 23:59:55    682s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/27 23:59:55    682s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/27 23:59:55    682s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/27 23:59:55    682s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/27 23:59:55    682s] (I)       Before initializing Early Global Route syMemory usage = 2673.6 MB
[08/27 23:59:55    682s] (I)       Ndr track 0 does not exist
[08/27 23:59:55    682s] (I)       ---------------------Grid Graph Info--------------------
[08/27 23:59:55    682s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/27 23:59:55    682s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/27 23:59:55    682s] (I)       Site width          :   480  (dbu)
[08/27 23:59:55    682s] (I)       Row height          :  3780  (dbu)
[08/27 23:59:55    682s] (I)       GCell width         : 11340  (dbu)
[08/27 23:59:55    682s] (I)       GCell height        : 11340  (dbu)
[08/27 23:59:55    682s] (I)       Grid                :   163   163     4
[08/27 23:59:55    682s] (I)       Layer numbers       :     1     2     3     4
[08/27 23:59:55    682s] (I)       Vertical capacity   :     0     0 11340     0
[08/27 23:59:55    682s] (I)       Horizontal capacity :     0 11340     0 11340
[08/27 23:59:55    682s] (I)       Default wire width  :   160   200   200   200
[08/27 23:59:55    682s] (I)       Default wire space  :   180   210   210   210
[08/27 23:59:55    682s] (I)       Default wire pitch  :   340   410   410   410
[08/27 23:59:55    682s] (I)       Default pitch size  :   340   420   480   420
[08/27 23:59:55    682s] (I)       First track coord   :     0   240   480   240
[08/27 23:59:55    682s] (I)       Num tracks per GCell: 33.35 27.00 23.62 27.00
[08/27 23:59:55    682s] (I)       Total num of tracks :     0  4381  3833  4381
[08/27 23:59:55    682s] (I)       Num of masks        :     1     1     1     1
[08/27 23:59:55    682s] (I)       Num of trim masks   :     0     0     0     0
[08/27 23:59:55    682s] (I)       --------------------------------------------------------
[08/27 23:59:55    682s] 
[08/27 23:59:55    682s] [NR-eGR] ============ Routing rule table ============
[08/27 23:59:55    682s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/27 23:59:55    682s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/27 23:59:55    682s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/27 23:59:55    682s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:55    682s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/27 23:59:55    682s] [NR-eGR] ========================================
[08/27 23:59:55    682s] [NR-eGR] 
[08/27 23:59:55    682s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/27 23:59:55    682s] (I)       blocked tracks on layer2 : = 338853 / 714103 (47.45%)
[08/27 23:59:55    682s] (I)       blocked tracks on layer3 : = 271816 / 624779 (43.51%)
[08/27 23:59:55    682s] (I)       blocked tracks on layer4 : = 282656 / 714103 (39.58%)
[08/27 23:59:55    682s] (I)       After initializing Early Global Route syMemory usage = 2673.6 MB
[08/27 23:59:55    682s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2673.56 MB )
[08/27 23:59:55    682s] (I)       Reset routing kernel
[08/27 23:59:55    682s] (I)       ============= Initialization =============
[08/27 23:59:55    682s] (I)       numLocalWires=67399  numGlobalNetBranches=22727  numLocalNetBranches=11112
[08/27 23:59:55    682s] (I)       totalPins=116880  totalGlobalPin=73333 (62.74%)
[08/27 23:59:55    682s] (I)       Started Build MST ( Curr Mem: 2673.56 MB )
[08/27 23:59:55    682s] (I)       Generate topology with 8 threads
[08/27 23:59:55    682s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2693.56 MB )
[08/27 23:59:55    682s] (I)       total 2D Cap : 1253097 = (885000 H, 368097 V)
[08/27 23:59:55    682s] (I)       
[08/27 23:59:55    682s] (I)       ============  Phase 1a Route ============
[08/27 23:59:55    682s] (I)       Started Phase 1a ( Curr Mem: 2669.56 MB )
[08/27 23:59:55    682s] (I)       Started Pattern routing ( Curr Mem: 2669.56 MB )
[08/27 23:59:55    683s] (I)       Finished Pattern routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2669.56 MB )
[08/27 23:59:55    683s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2669.56 MB )
[08/27 23:59:55    683s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 41
[08/27 23:59:55    683s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2669.56 MB )
[08/27 23:59:55    683s] (I)       Usage: 128357 = (66482 H, 61875 V) = (7.51% H, 16.81% V) = (7.539e+05um H, 7.017e+05um V)
[08/27 23:59:55    683s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2669.56 MB )
[08/27 23:59:55    683s] (I)       
[08/27 23:59:55    683s] (I)       ============  Phase 1b Route ============
[08/27 23:59:55    683s] (I)       Started Phase 1b ( Curr Mem: 2669.56 MB )
[08/27 23:59:55    683s] (I)       Started Monotonic routing ( Curr Mem: 2669.56 MB )
[08/27 23:59:55    683s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2669.56 MB )
[08/27 23:59:55    683s] (I)       Usage: 128369 = (66494 H, 61875 V) = (7.51% H, 16.81% V) = (7.540e+05um H, 7.017e+05um V)
[08/27 23:59:55    683s] (I)       eGR overflow: 0.15% H + 0.97% V
[08/27 23:59:55    683s] 
[08/27 23:59:55    683s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2669.56 MB )
[08/27 23:59:55    683s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.09% H + 0.43% V
[08/27 23:59:55    683s] Finished Early Global Route rough congestion estimation: mem = 2669.6M
[08/27 23:59:55    683s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.380, REAL:0.352, MEM:2669.6M
[08/27 23:59:55    683s] earlyGlobalRoute rough estimation gcell size 3 row height
[08/27 23:59:55    683s] OPERPROF: Starting CDPad at level 1, MEM:2669.6M
[08/27 23:59:55    683s] CDPadU 0.682 -> 0.689. R=0.526, N=29994, GS=11.340
[08/27 23:59:55    683s] OPERPROF: Finished CDPad at level 1, CPU:0.305, REAL:0.106, MEM:2673.6M
[08/27 23:59:55    683s] OPERPROF: Starting npMain at level 1, MEM:2673.6M
[08/27 23:59:55    683s] OPERPROF:   Starting npPlace at level 2, MEM:2769.6M
[08/27 23:59:55    684s] AB param 48.5% (14551/29992).
[08/27 23:59:55    684s] OPERPROF:   Finished npPlace at level 2, CPU:0.352, REAL:0.204, MEM:2768.3M
[08/27 23:59:55    684s] OPERPROF: Finished npMain at level 1, CPU:0.729, REAL:0.395, MEM:2672.3M
[08/27 23:59:55    684s] Global placement CDP is working on the full area.
[08/27 23:59:55    684s] OPERPROF: Starting npMain at level 1, MEM:2672.3M
[08/27 23:59:55    684s] OPERPROF:   Starting npPlace at level 2, MEM:2768.3M
[08/28 00:00:04    717s] OPERPROF:   Finished npPlace at level 2, CPU:33.286, REAL:8.884, MEM:2802.4M
[08/28 00:00:04    717s] OPERPROF: Finished npMain at level 1, CPU:33.668, REAL:9.072, MEM:2674.4M
[08/28 00:00:04    717s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2674.4M
[08/28 00:00:04    717s] Starting Early Global Route rough congestion estimation: mem = 2674.4M
[08/28 00:00:04    717s] (I)       Started Loading and Dumping File ( Curr Mem: 2674.43 MB )
[08/28 00:00:04    717s] (I)       Reading DB...
[08/28 00:00:04    717s] (I)       Read data from FE... (mem=2674.4M)
[08/28 00:00:04    717s] (I)       Read nodes and places... (mem=2674.4M)
[08/28 00:00:04    717s] (I)       Done Read nodes and places (cpu=0.046s, mem=2674.4M)
[08/28 00:00:04    717s] (I)       Read nets... (mem=2674.4M)
[08/28 00:00:05    717s] (I)       Done Read nets (cpu=0.112s, mem=2674.4M)
[08/28 00:00:05    717s] (I)       Done Read data from FE (cpu=0.158s, mem=2674.4M)
[08/28 00:00:05    717s] (I)       before initializing RouteDB syMemory usage = 2674.4 MB
[08/28 00:00:05    717s] (I)       == Non-default Options ==
[08/28 00:00:05    717s] (I)       Print mode                                         : 2
[08/28 00:00:05    717s] (I)       Stop if highly congested                           : false
[08/28 00:00:05    717s] (I)       Maximum routing layer                              : 4
[08/28 00:00:05    717s] (I)       Assign partition pins                              : false
[08/28 00:00:05    717s] (I)       Support large GCell                                : true
[08/28 00:00:05    717s] (I)       Number threads                                     : 8
[08/28 00:00:05    717s] (I)       Number of rows per GCell                           : 3
[08/28 00:00:05    717s] (I)       Max num rows per GCell                             : 32
[08/28 00:00:05    717s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:00:05    717s] (I)       Use row-based GCell size
[08/28 00:00:05    717s] (I)       GCell unit size  : 3780
[08/28 00:00:05    717s] (I)       GCell multiplier : 3
[08/28 00:00:05    717s] (I)       build grid graph
[08/28 00:00:05    717s] (I)       build grid graph start
[08/28 00:00:05    717s] [NR-eGR] Track table information for default rule: 
[08/28 00:00:05    717s] [NR-eGR] Metal1 has no routable track
[08/28 00:00:05    717s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:00:05    717s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:00:05    717s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:00:05    717s] (I)       build grid graph end
[08/28 00:00:05    717s] (I)       ===========================================================================
[08/28 00:00:05    717s] (I)       == Report All Rule Vias ==
[08/28 00:00:05    717s] (I)       ===========================================================================
[08/28 00:00:05    717s] (I)        Via Rule : (Default)
[08/28 00:00:05    717s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:00:05    717s] (I)       ---------------------------------------------------------------------------
[08/28 00:00:05    717s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:00:05    717s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:00:05    717s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:00:05    717s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:00:05    717s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:00:05    717s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:00:05    717s] (I)       ===========================================================================
[08/28 00:00:05    717s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2674.43 MB )
[08/28 00:00:05    717s] (I)       Num PG vias on layer 2 : 0
[08/28 00:00:05    717s] (I)       Num PG vias on layer 3 : 0
[08/28 00:00:05    717s] (I)       Num PG vias on layer 4 : 0
[08/28 00:00:05    717s] [NR-eGR] Read 74957 PG shapes
[08/28 00:00:05    717s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.43 MB )
[08/28 00:00:05    717s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:00:05    717s] [NR-eGR] #Instance Blockages : 6997
[08/28 00:00:05    717s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:00:05    717s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:00:05    717s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:00:05    717s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:00:05    717s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:00:05    717s] (I)       readDataFromPlaceDB
[08/28 00:00:05    717s] (I)       Read net information..
[08/28 00:00:05    717s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/28 00:00:05    717s] (I)       Read testcase time = 0.014 seconds
[08/28 00:00:05    717s] 
[08/28 00:00:05    717s] (I)       early_global_route_priority property id does not exist.
[08/28 00:00:05    717s] (I)       Start initializing grid graph
[08/28 00:00:05    717s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:00:05    717s] (I)       End initializing grid graph
[08/28 00:00:05    717s] (I)       Model blockages into capacity
[08/28 00:00:05    717s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/28 00:00:05    717s] (I)       Started Modeling ( Curr Mem: 2674.43 MB )
[08/28 00:00:05    718s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/28 00:00:05    718s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:00:05    718s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:00:05    718s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2674.43 MB )
[08/28 00:00:05    718s] (I)       -- layer congestion ratio --
[08/28 00:00:05    718s] (I)       Layer 1 : 0.100000
[08/28 00:00:05    718s] (I)       Layer 2 : 0.700000
[08/28 00:00:05    718s] (I)       Layer 3 : 0.700000
[08/28 00:00:05    718s] (I)       Layer 4 : 0.700000
[08/28 00:00:05    718s] (I)       ----------------------------
[08/28 00:00:05    718s] (I)       Number of ignored nets = 48
[08/28 00:00:05    718s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:00:05    718s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:00:05    718s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:00:05    718s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:00:05    718s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:00:05    718s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:00:05    718s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:00:05    718s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:00:05    718s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:00:05    718s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:00:05    718s] (I)       Before initializing Early Global Route syMemory usage = 2674.4 MB
[08/28 00:00:05    718s] (I)       Ndr track 0 does not exist
[08/28 00:00:05    718s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:00:05    718s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:00:05    718s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:00:05    718s] (I)       Site width          :   480  (dbu)
[08/28 00:00:05    718s] (I)       Row height          :  3780  (dbu)
[08/28 00:00:05    718s] (I)       GCell width         : 11340  (dbu)
[08/28 00:00:05    718s] (I)       GCell height        : 11340  (dbu)
[08/28 00:00:05    718s] (I)       Grid                :   163   163     4
[08/28 00:00:05    718s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:00:05    718s] (I)       Vertical capacity   :     0     0 11340     0
[08/28 00:00:05    718s] (I)       Horizontal capacity :     0 11340     0 11340
[08/28 00:00:05    718s] (I)       Default wire width  :   160   200   200   200
[08/28 00:00:05    718s] (I)       Default wire space  :   180   210   210   210
[08/28 00:00:05    718s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:00:05    718s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:00:05    718s] (I)       First track coord   :     0   240   480   240
[08/28 00:00:05    718s] (I)       Num tracks per GCell: 33.35 27.00 23.62 27.00
[08/28 00:00:05    718s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:00:05    718s] (I)       Num of masks        :     1     1     1     1
[08/28 00:00:05    718s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:00:05    718s] (I)       --------------------------------------------------------
[08/28 00:00:05    718s] 
[08/28 00:00:05    718s] [NR-eGR] ============ Routing rule table ============
[08/28 00:00:05    718s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/28 00:00:05    718s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:00:05    718s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:00:05    718s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:00:05    718s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:00:05    718s] [NR-eGR] ========================================
[08/28 00:00:05    718s] [NR-eGR] 
[08/28 00:00:05    718s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:00:05    718s] (I)       blocked tracks on layer2 : = 339019 / 714103 (47.47%)
[08/28 00:00:05    718s] (I)       blocked tracks on layer3 : = 271816 / 624779 (43.51%)
[08/28 00:00:05    718s] (I)       blocked tracks on layer4 : = 282656 / 714103 (39.58%)
[08/28 00:00:05    718s] (I)       After initializing Early Global Route syMemory usage = 2674.4 MB
[08/28 00:00:05    718s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2674.43 MB )
[08/28 00:00:05    718s] (I)       Reset routing kernel
[08/28 00:00:05    718s] (I)       ============= Initialization =============
[08/28 00:00:05    718s] (I)       numLocalWires=67316  numGlobalNetBranches=22631  numLocalNetBranches=11166
[08/28 00:00:05    718s] (I)       totalPins=116880  totalGlobalPin=73344 (62.75%)
[08/28 00:00:05    718s] (I)       Started Build MST ( Curr Mem: 2674.43 MB )
[08/28 00:00:05    718s] (I)       Generate topology with 8 threads
[08/28 00:00:05    718s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2694.43 MB )
[08/28 00:00:05    718s] (I)       total 2D Cap : 1253007 = (884910 H, 368097 V)
[08/28 00:00:05    718s] (I)       
[08/28 00:00:05    718s] (I)       ============  Phase 1a Route ============
[08/28 00:00:05    718s] (I)       Started Phase 1a ( Curr Mem: 2670.43 MB )
[08/28 00:00:05    718s] (I)       Started Pattern routing ( Curr Mem: 2670.43 MB )
[08/28 00:00:05    718s] (I)       Finished Pattern routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2670.43 MB )
[08/28 00:00:05    718s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2670.43 MB )
[08/28 00:00:05    718s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 43
[08/28 00:00:05    718s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2670.43 MB )
[08/28 00:00:05    718s] (I)       Usage: 130179 = (67327 H, 62852 V) = (7.61% H, 17.07% V) = (7.635e+05um H, 7.127e+05um V)
[08/28 00:00:05    718s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2670.43 MB )
[08/28 00:00:05    718s] (I)       
[08/28 00:00:05    718s] (I)       ============  Phase 1b Route ============
[08/28 00:00:05    718s] (I)       Started Phase 1b ( Curr Mem: 2670.43 MB )
[08/28 00:00:05    718s] (I)       Started Monotonic routing ( Curr Mem: 2670.43 MB )
[08/28 00:00:05    718s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2670.43 MB )
[08/28 00:00:05    718s] (I)       Usage: 130191 = (67336 H, 62855 V) = (7.61% H, 17.08% V) = (7.636e+05um H, 7.128e+05um V)
[08/28 00:00:05    718s] (I)       eGR overflow: 0.18% H + 1.01% V
[08/28 00:00:05    718s] 
[08/28 00:00:05    718s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2670.43 MB )
[08/28 00:00:05    718s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 0.38% V
[08/28 00:00:05    718s] Finished Early Global Route rough congestion estimation: mem = 2670.4M
[08/28 00:00:05    718s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.388, REAL:0.357, MEM:2670.4M
[08/28 00:00:05    718s] earlyGlobalRoute rough estimation gcell size 3 row height
[08/28 00:00:05    718s] OPERPROF: Starting CDPad at level 1, MEM:2670.4M
[08/28 00:00:05    718s] CDPadU 0.689 -> 0.696. R=0.526, N=29994, GS=11.340
[08/28 00:00:05    718s] OPERPROF: Finished CDPad at level 1, CPU:0.439, REAL:0.135, MEM:2674.4M
[08/28 00:00:05    718s] OPERPROF: Starting npMain at level 1, MEM:2674.4M
[08/28 00:00:05    718s] OPERPROF:   Starting npPlace at level 2, MEM:2770.4M
[08/28 00:00:05    719s] AB param 40.7% (12205/29992).
[08/28 00:00:05    719s] OPERPROF:   Finished npPlace at level 2, CPU:0.439, REAL:0.241, MEM:2771.2M
[08/28 00:00:05    719s] OPERPROF: Finished npMain at level 1, CPU:0.883, REAL:0.447, MEM:2675.2M
[08/28 00:00:05    719s] Global placement CDP is working on the full area.
[08/28 00:00:05    719s] OPERPROF: Starting npMain at level 1, MEM:2675.2M
[08/28 00:00:06    719s] OPERPROF:   Starting npPlace at level 2, MEM:2771.2M
[08/28 00:00:13    746s] OPERPROF:   Finished npPlace at level 2, CPU:26.297, REAL:7.069, MEM:2805.3M
[08/28 00:00:13    746s] OPERPROF: Finished npMain at level 1, CPU:26.727, REAL:7.272, MEM:2677.3M
[08/28 00:00:13    746s] Iteration 13: Total net bbox = 1.208e+06 (6.28e+05 5.81e+05)
[08/28 00:00:13    746s]               Est.  stn bbox = 1.537e+06 (7.99e+05 7.38e+05)
[08/28 00:00:13    746s]               cpu = 0:02:40 real = 0:00:45.0 mem = 2677.3M
[08/28 00:00:13    746s] Iteration 14: Total net bbox = 1.208e+06 (6.28e+05 5.81e+05)
[08/28 00:00:13    746s]               Est.  stn bbox = 1.537e+06 (7.99e+05 7.38e+05)
[08/28 00:00:13    746s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2677.3M
[08/28 00:00:13    746s] OPERPROF: Starting npMain at level 1, MEM:2677.3M
[08/28 00:00:13    746s] OPERPROF:   Starting npPlace at level 2, MEM:2773.3M
[08/28 00:00:35    831s] OPERPROF:   Finished npPlace at level 2, CPU:84.967, REAL:21.997, MEM:2810.3M
[08/28 00:00:35    831s] OPERPROF: Finished npMain at level 1, CPU:85.353, REAL:22.180, MEM:2682.3M
[08/28 00:00:35    831s] Iteration 15: Total net bbox = 1.208e+06 (6.12e+05 5.96e+05)
[08/28 00:00:35    831s]               Est.  stn bbox = 1.514e+06 (7.72e+05 7.42e+05)
[08/28 00:00:35    831s]               cpu = 0:01:25 real = 0:00:22.0 mem = 2682.3M
[08/28 00:00:35    831s] [adp] clock
[08/28 00:00:35    831s] [adp] weight, nr nets, wire length
[08/28 00:00:35    831s] [adp]      0        8  4313.651000
[08/28 00:00:35    831s] [adp] data
[08/28 00:00:35    831s] [adp] weight, nr nets, wire length
[08/28 00:00:35    831s] [adp]      0    30202  1203757.981000
[08/28 00:00:35    831s] [adp] 0.000000|0.000000|0.000000
[08/28 00:00:35    831s] Iteration 16: Total net bbox = 1.208e+06 (6.12e+05 5.96e+05)
[08/28 00:00:35    831s]               Est.  stn bbox = 1.514e+06 (7.72e+05 7.42e+05)
[08/28 00:00:35    831s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2682.3M
[08/28 00:00:35    831s] Clear WL Bound Manager after Global Placement... 
[08/28 00:00:35    831s] Finished Global Placement (cpu=0:08:46, real=0:02:24, mem=2682.3M)
[08/28 00:00:35    831s] Placement multithread real runtime: 0:02:24 with 8 threads.
[08/28 00:00:35    831s] Keep Tdgp Graph and DB for later use
[08/28 00:00:35    831s] Info: 5 clock gating cells identified, 1 (on average) moved 12/12
[08/28 00:00:35    831s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2682.3M
[08/28 00:00:35    831s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:2682.3M
[08/28 00:00:35    831s] Solver runtime cpu: 0:08:09 real: 0:02:05
[08/28 00:00:35    831s] Core Placement runtime cpu: 0:08:41 real: 0:02:19
[08/28 00:00:35    831s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/28 00:00:35    831s] Type 'man IMPSP-9025' for more detail.
[08/28 00:00:35    831s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2682.3M
[08/28 00:00:35    831s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2682.3M
[08/28 00:00:35    831s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:00:35    831s] All LLGs are deleted
[08/28 00:00:35    831s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2682.3M
[08/28 00:00:35    831s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2682.3M
[08/28 00:00:35    831s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2682.3M
[08/28 00:00:35    831s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2682.3M
[08/28 00:00:35    831s] Core basic site is CoreSite
[08/28 00:00:35    831s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:00:35    832s] Fast DP-INIT is on for default
[08/28 00:00:35    832s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:00:35    832s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.116, REAL:0.034, MEM:2682.3M
[08/28 00:00:35    832s] OPERPROF:       Starting CMU at level 4, MEM:2682.3M
[08/28 00:00:35    832s] OPERPROF:       Finished CMU at level 4, CPU:0.011, REAL:0.007, MEM:2682.3M
[08/28 00:00:35    832s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.161, REAL:0.076, MEM:2682.3M
[08/28 00:00:35    832s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2682.3MB).
[08/28 00:00:35    832s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.135, MEM:2682.3M
[08/28 00:00:35    832s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.135, MEM:2682.3M
[08/28 00:00:35    832s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.3
[08/28 00:00:35    832s] OPERPROF: Starting RefinePlace at level 1, MEM:2682.3M
[08/28 00:00:35    832s] *** Starting refinePlace (0:13:52 mem=2682.3M) ***
[08/28 00:00:35    832s] Total net bbox length = 1.208e+06 (6.123e+05 5.958e+05) (ext = 4.033e+04)
[08/28 00:00:35    832s] # spcSbClkGt: 1
[08/28 00:00:35    832s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:00:35    832s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2682.3M
[08/28 00:00:35    832s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.003, MEM:2682.3M
[08/28 00:00:35    832s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2682.3M
[08/28 00:00:35    832s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:2682.3M
[08/28 00:00:35    832s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2682.3M
[08/28 00:00:35    832s] Starting refinePlace ...
[08/28 00:00:36    832s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:00:36    832s]    Spread Effort: high, standalone mode, useDDP on.
[08/28 00:00:36    833s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=2682.3MB) @(0:13:52 - 0:13:53).
[08/28 00:00:36    833s] Move report: preRPlace moves 29994 insts, mean move: 1.87 um, max move: 25.50 um
[08/28 00:00:36    833s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_iFIFOMem_328__reg): (744.42, 1444.32) --> (719.04, 1444.20)
[08/28 00:00:36    833s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:00:36    833s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:00:36    833s] tweakage running in 8 threads.
[08/28 00:00:36    833s] Placement tweakage begins.
[08/28 00:00:36    833s] wire length = 1.570e+06
[08/28 00:00:37    836s] wire length = 1.518e+06
[08/28 00:00:37    836s] Placement tweakage ends.
[08/28 00:00:37    836s] Move report: tweak moves 7381 insts, mean move: 6.71 um, max move: 51.48 um
[08/28 00:00:37    836s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_8918_): (936.48, 877.20) --> (965.28, 854.52)
[08/28 00:00:37    836s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.3, real=0:00:01.0, mem=2697.2MB) @(0:13:53 - 0:13:56).
[08/28 00:00:37    836s] 
[08/28 00:00:37    836s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:00:38    837s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:00:38    837s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2697.2MB) @(0:13:56 - 0:13:58).
[08/28 00:00:38    837s] Move report: Detail placement moves 29994 insts, mean move: 3.12 um, max move: 52.75 um
[08/28 00:00:38    837s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_8918_): (935.37, 877.36) --> (965.28, 854.52)
[08/28 00:00:38    837s] 	Runtime: CPU: 0:00:05.4 REAL: 0:00:03.0 MEM: 2697.2MB
[08/28 00:00:38    837s] Statistics of distance of Instance movement in refine placement:
[08/28 00:00:38    837s]   maximum (X+Y) =        52.75 um
[08/28 00:00:38    837s]   inst (i_croc_soc/i_croc/i_core_wrap/_8918_) with max move: (935.372, 877.359) -> (965.28, 854.52)
[08/28 00:00:38    837s]   mean    (X+Y) =         3.12 um
[08/28 00:00:38    837s] Summary Report:
[08/28 00:00:38    837s] Instances move: 29994 (out of 29994 movable)
[08/28 00:00:38    837s] Instances flipped: 0
[08/28 00:00:38    837s] Mean displacement: 3.12 um
[08/28 00:00:38    837s] Max displacement: 52.75 um (Instance: i_croc_soc/i_croc/i_core_wrap/_8918_) (935.372, 877.359) -> (965.28, 854.52)
[08/28 00:00:38    837s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_a22oi_1
[08/28 00:00:38    837s] Total instances moved : 29994
[08/28 00:00:38    837s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.473, REAL:2.704, MEM:2697.2M
[08/28 00:00:38    837s] Total net bbox length = 1.178e+06 (5.813e+05 5.963e+05) (ext = 4.025e+04)
[08/28 00:00:38    837s] Runtime: CPU: 0:00:05.6 REAL: 0:00:03.0 MEM: 2697.2MB
[08/28 00:00:38    837s] [CPU] RefinePlace/total (cpu=0:00:05.6, real=0:00:03.0, mem=2697.2MB) @(0:13:52 - 0:13:58).
[08/28 00:00:38    837s] *** Finished refinePlace (0:13:58 mem=2697.2M) ***
[08/28 00:00:38    837s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.3
[08/28 00:00:38    837s] OPERPROF: Finished RefinePlace at level 1, CPU:5.599, REAL:2.831, MEM:2697.2M
[08/28 00:00:38    837s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2697.2M
[08/28 00:00:38    837s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.017, REAL:0.017, MEM:2697.2M
[08/28 00:00:38    837s] All LLGs are deleted
[08/28 00:00:38    837s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2697.2M
[08/28 00:00:38    837s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2697.2M
[08/28 00:00:38    837s] *** Finished Initial Placement (cpu=0:08:56, real=0:02:29, mem=2697.2M) ***
[08/28 00:00:38    837s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:00:38    837s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2697.2M
[08/28 00:00:38    837s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2697.2M
[08/28 00:00:38    837s] Core basic site is CoreSite
[08/28 00:00:38    837s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:00:38    837s] Fast DP-INIT is on for default
[08/28 00:00:38    837s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:00:38    837s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.118, REAL:0.035, MEM:2697.2M
[08/28 00:00:38    837s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.057, MEM:2697.2M
[08/28 00:00:38    837s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2697.2M
[08/28 00:00:38    838s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.021, REAL:0.022, MEM:2697.2M
[08/28 00:00:38    838s] default core: bins with density > 0.750 = 36.21 % ( 348 / 961 )
[08/28 00:00:38    838s] Density distribution unevenness ratio = 20.684%
[08/28 00:00:38    838s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2697.2M
[08/28 00:00:38    838s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2697.2M
[08/28 00:00:38    838s] All LLGs are deleted
[08/28 00:00:38    838s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2697.2M
[08/28 00:00:38    838s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2697.2M
[08/28 00:00:38    838s] 
[08/28 00:00:38    838s] *** Start incrementalPlace ***
[08/28 00:00:38    838s] User Input Parameters:
[08/28 00:00:38    838s] - Congestion Driven    : On
[08/28 00:00:38    838s] - Timing Driven        : On
[08/28 00:00:38    838s] - Area-Violation Based : On
[08/28 00:00:38    838s] - Start Rollback Level : -5
[08/28 00:00:38    838s] - Legalized            : On
[08/28 00:00:38    838s] - Window Based         : Off
[08/28 00:00:38    838s] - eDen incr mode       : Off
[08/28 00:00:38    838s] - Small incr mode      : Off
[08/28 00:00:38    838s] 
[08/28 00:00:38    838s] Init WL Bound for IncrIp in placeDesign ... 
[08/28 00:00:38    838s] No Views given, use default active views for adaptive view pruning
[08/28 00:00:38    838s] SKP will enable view:
[08/28 00:00:38    838s]   func_view_wc
[08/28 00:00:38    838s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2697.2M
[08/28 00:00:38    838s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.023, REAL:0.023, MEM:2697.2M
[08/28 00:00:38    838s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2697.2M
[08/28 00:00:38    838s] Starting Early Global Route congestion estimation: mem = 2697.2M
[08/28 00:00:38    838s] (I)       Started Loading and Dumping File ( Curr Mem: 2697.21 MB )
[08/28 00:00:38    838s] (I)       Reading DB...
[08/28 00:00:38    838s] (I)       Read data from FE... (mem=2697.2M)
[08/28 00:00:38    838s] (I)       Read nodes and places... (mem=2697.2M)
[08/28 00:00:38    838s] (I)       Done Read nodes and places (cpu=0.039s, mem=2697.2M)
[08/28 00:00:38    838s] (I)       Read nets... (mem=2697.2M)
[08/28 00:00:39    838s] (I)       Done Read nets (cpu=0.090s, mem=2697.2M)
[08/28 00:00:39    838s] (I)       Done Read data from FE (cpu=0.129s, mem=2697.2M)
[08/28 00:00:39    838s] (I)       before initializing RouteDB syMemory usage = 2697.2 MB
[08/28 00:00:39    838s] (I)       == Non-default Options ==
[08/28 00:00:39    838s] (I)       Maximum routing layer                              : 4
[08/28 00:00:39    838s] (I)       Number threads                                     : 8
[08/28 00:00:39    838s] (I)       Use non-blocking free Dbs wires                    : false
[08/28 00:00:39    838s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:00:39    838s] (I)       Use row-based GCell size
[08/28 00:00:39    838s] (I)       GCell unit size  : 3780
[08/28 00:00:39    838s] (I)       GCell multiplier : 1
[08/28 00:00:39    838s] (I)       build grid graph
[08/28 00:00:39    838s] (I)       build grid graph start
[08/28 00:00:39    838s] [NR-eGR] Track table information for default rule: 
[08/28 00:00:39    838s] [NR-eGR] Metal1 has no routable track
[08/28 00:00:39    838s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:00:39    838s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:00:39    838s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:00:39    838s] (I)       build grid graph end
[08/28 00:00:39    838s] (I)       ===========================================================================
[08/28 00:00:39    838s] (I)       == Report All Rule Vias ==
[08/28 00:00:39    838s] (I)       ===========================================================================
[08/28 00:00:39    838s] (I)        Via Rule : (Default)
[08/28 00:00:39    838s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:00:39    838s] (I)       ---------------------------------------------------------------------------
[08/28 00:00:39    838s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:00:39    838s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:00:39    838s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:00:39    838s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:00:39    838s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:00:39    838s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:00:39    838s] (I)       ===========================================================================
[08/28 00:00:39    838s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2697.21 MB )
[08/28 00:00:39    838s] (I)       Num PG vias on layer 2 : 0
[08/28 00:00:39    838s] (I)       Num PG vias on layer 3 : 0
[08/28 00:00:39    838s] (I)       Num PG vias on layer 4 : 0
[08/28 00:00:39    838s] [NR-eGR] Read 74957 PG shapes
[08/28 00:00:39    838s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2697.21 MB )
[08/28 00:00:39    838s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:00:39    838s] [NR-eGR] #Instance Blockages : 6997
[08/28 00:00:39    838s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:00:39    838s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:00:39    838s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:00:39    838s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:00:39    838s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:00:39    838s] (I)       readDataFromPlaceDB
[08/28 00:00:39    838s] (I)       Read net information..
[08/28 00:00:39    838s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/28 00:00:39    838s] (I)       Read testcase time = 0.010 seconds
[08/28 00:00:39    838s] 
[08/28 00:00:39    838s] (I)       early_global_route_priority property id does not exist.
[08/28 00:00:39    838s] (I)       Start initializing grid graph
[08/28 00:00:39    838s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:00:39    838s] (I)       End initializing grid graph
[08/28 00:00:39    838s] (I)       Model blockages into capacity
[08/28 00:00:39    838s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/28 00:00:39    838s] (I)       Started Modeling ( Curr Mem: 2697.21 MB )
[08/28 00:00:39    838s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/28 00:00:39    838s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:00:39    838s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:00:39    838s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2697.21 MB )
[08/28 00:00:39    838s] (I)       -- layer congestion ratio --
[08/28 00:00:39    838s] (I)       Layer 1 : 0.100000
[08/28 00:00:39    838s] (I)       Layer 2 : 0.700000
[08/28 00:00:39    838s] (I)       Layer 3 : 0.700000
[08/28 00:00:39    838s] (I)       Layer 4 : 0.700000
[08/28 00:00:39    838s] (I)       ----------------------------
[08/28 00:00:39    838s] (I)       Number of ignored nets = 48
[08/28 00:00:39    838s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:00:39    838s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:00:39    838s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:00:39    838s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:00:39    838s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:00:39    838s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:00:39    838s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:00:39    838s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:00:39    838s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:00:39    838s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:00:39    838s] (I)       Before initializing Early Global Route syMemory usage = 2697.2 MB
[08/28 00:00:39    838s] (I)       Ndr track 0 does not exist
[08/28 00:00:39    838s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:00:39    838s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:00:39    838s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:00:39    838s] (I)       Site width          :   480  (dbu)
[08/28 00:00:39    838s] (I)       Row height          :  3780  (dbu)
[08/28 00:00:39    838s] (I)       GCell width         :  3780  (dbu)
[08/28 00:00:39    838s] (I)       GCell height        :  3780  (dbu)
[08/28 00:00:39    838s] (I)       Grid                :   487   487     4
[08/28 00:00:39    838s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:00:39    838s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:00:39    838s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:00:39    838s] (I)       Default wire width  :   160   200   200   200
[08/28 00:00:39    838s] (I)       Default wire space  :   180   210   210   210
[08/28 00:00:39    838s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:00:39    838s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:00:39    838s] (I)       First track coord   :     0   240   480   240
[08/28 00:00:39    838s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:00:39    838s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:00:39    838s] (I)       Num of masks        :     1     1     1     1
[08/28 00:00:39    838s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:00:39    838s] (I)       --------------------------------------------------------
[08/28 00:00:39    838s] 
[08/28 00:00:39    838s] [NR-eGR] ============ Routing rule table ============
[08/28 00:00:39    838s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/28 00:00:39    838s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:00:39    838s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:00:39    838s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:00:39    838s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:00:39    838s] [NR-eGR] ========================================
[08/28 00:00:39    838s] [NR-eGR] 
[08/28 00:00:39    838s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:00:39    838s] (I)       blocked tracks on layer2 : = 874863 / 2133547 (41.01%)
[08/28 00:00:39    838s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:00:39    838s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:00:39    838s] (I)       After initializing Early Global Route syMemory usage = 2697.2 MB
[08/28 00:00:39    838s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2697.21 MB )
[08/28 00:00:39    838s] (I)       Reset routing kernel
[08/28 00:00:39    838s] (I)       Started Global Routing ( Curr Mem: 2697.21 MB )
[08/28 00:00:39    838s] (I)       ============= Initialization =============
[08/28 00:00:39    838s] (I)       totalPins=116880  totalGlobalPin=113437 (97.05%)
[08/28 00:00:39    838s] (I)       Started Net group 1 ( Curr Mem: 2697.21 MB )
[08/28 00:00:39    838s] (I)       Started Build MST ( Curr Mem: 2697.21 MB )
[08/28 00:00:39    838s] (I)       Generate topology with 8 threads
[08/28 00:00:39    838s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 2709.21 MB )
[08/28 00:00:39    838s] (I)       total 2D Cap : 3730252 = (2633744 H, 1096508 V)
[08/28 00:00:39    838s] [NR-eGR] Layer group 1: route 30162 net(s) in layer range [2, 4]
[08/28 00:00:39    838s] (I)       
[08/28 00:00:39    838s] (I)       ============  Phase 1a Route ============
[08/28 00:00:39    838s] (I)       Started Phase 1a ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Started Pattern routing ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Finished Pattern routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 290
[08/28 00:00:39    838s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Usage: 411261 = (213209 H, 198052 V) = (8.10% H, 18.06% V) = (8.059e+05um H, 7.486e+05um V)
[08/28 00:00:39    838s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       
[08/28 00:00:39    838s] (I)       ============  Phase 1b Route ============
[08/28 00:00:39    838s] (I)       Started Phase 1b ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Started Monotonic routing ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Finished Monotonic routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Usage: 412055 = (213737 H, 198318 V) = (8.12% H, 18.09% V) = (8.079e+05um H, 7.496e+05um V)
[08/28 00:00:39    838s] (I)       Overflow of layer group 1: 0.91% H + 3.36% V. EstWL: 1.557568e+06um
[08/28 00:00:39    838s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       
[08/28 00:00:39    838s] (I)       ============  Phase 1c Route ============
[08/28 00:00:39    838s] (I)       Started Phase 1c ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Started Two level routing ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Level2 Grid: 98 x 98
[08/28 00:00:39    838s] (I)       Started Two Level Routing ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Usage: 414225 = (215682 H, 198543 V) = (8.19% H, 18.11% V) = (8.153e+05um H, 7.505e+05um V)
[08/28 00:00:39    838s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       
[08/28 00:00:39    838s] (I)       ============  Phase 1d Route ============
[08/28 00:00:39    838s] (I)       Started Phase 1d ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Started Detoured routing ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Finished Detoured routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Usage: 414225 = (215682 H, 198543 V) = (8.19% H, 18.11% V) = (8.153e+05um H, 7.505e+05um V)
[08/28 00:00:39    838s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       
[08/28 00:00:39    838s] (I)       ============  Phase 1e Route ============
[08/28 00:00:39    838s] (I)       Started Phase 1e ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Started Route legalization ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Usage: 414225 = (215682 H, 198543 V) = (8.19% H, 18.11% V) = (8.153e+05um H, 7.505e+05um V)
[08/28 00:00:39    838s] [NR-eGR] Early Global Route overflow of layer group 1: 0.62% H + 2.59% V. EstWL: 1.565770e+06um
[08/28 00:00:39    838s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Started Layer assignment ( Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Current Layer assignment [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2701.21 MB )
[08/28 00:00:39    838s] (I)       Running layer assignment with 8 threads
[08/28 00:00:39    839s] (I)       Finished Layer assignment ( CPU: 0.64 sec, Real: 0.20 sec, Curr Mem: 2697.21 MB )
[08/28 00:00:39    839s] (I)       Finished Net group 1 ( CPU: 1.13 sec, Real: 0.64 sec, Curr Mem: 2697.21 MB )
[08/28 00:00:39    839s] (I)       
[08/28 00:00:39    839s] (I)       ============  Phase 1l Route ============
[08/28 00:00:39    839s] (I)       Started Phase 1l ( Curr Mem: 2697.21 MB )
[08/28 00:00:39    839s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2697.21 MB )
[08/28 00:00:39    839s] (I)       
[08/28 00:00:39    839s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:00:39    839s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:00:39    839s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:00:39    839s] [NR-eGR]       Layer              (1-9)           (10-19)           (20-29)           (30-39)    OverCon 
[08/28 00:00:39    839s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:00:39    839s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:00:39    839s] [NR-eGR]  Metal2  (2)       365( 0.23%)        57( 0.04%)         9( 0.01%)         0( 0.00%)   ( 0.27%) 
[08/28 00:00:39    839s] [NR-eGR]  Metal3  (3)      2976( 1.85%)        69( 0.04%)        34( 0.02%)        33( 0.02%)   ( 1.93%) 
[08/28 00:00:39    839s] [NR-eGR]  Metal4  (4)       115( 0.07%)        64( 0.04%)         6( 0.00%)         0( 0.00%)   ( 0.11%) 
[08/28 00:00:39    839s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:00:39    839s] [NR-eGR] Total             3456( 0.71%)       190( 0.04%)        49( 0.01%)        33( 0.01%)   ( 0.77%) 
[08/28 00:00:39    839s] [NR-eGR] 
[08/28 00:00:39    839s] (I)       Finished Global Routing ( CPU: 1.16 sec, Real: 0.67 sec, Curr Mem: 2697.21 MB )
[08/28 00:00:39    839s] (I)       total 2D Cap : 3750558 = (2652361 H, 1098197 V)
[08/28 00:00:39    839s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.19% H + 1.94% V
[08/28 00:00:39    839s] [NR-eGR] Overflow after Early Global Route 0.48% H + 2.53% V
[08/28 00:00:39    839s] Early Global Route congestion estimation runtime: 1.44 seconds, mem = 2697.2M
[08/28 00:00:39    839s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.441, REAL:0.955, MEM:2697.2M
[08/28 00:00:39    839s] OPERPROF: Starting HotSpotCal at level 1, MEM:2697.2M
[08/28 00:00:39    839s] [hotspot] +------------+---------------+---------------+
[08/28 00:00:39    839s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:00:39    839s] [hotspot] +------------+---------------+---------------+
[08/28 00:00:39    839s] [hotspot] | normalized |         16.72 |         91.67 |
[08/28 00:00:39    839s] [hotspot] +------------+---------------+---------------+
[08/28 00:00:39    839s] Local HotSpot Analysis: normalized max congestion hotspot area = 16.72, normalized total congestion hotspot area = 91.67 (area is in unit of 4 std-cell row bins)
[08/28 00:00:39    839s] [hotspot] max/total 16.72/91.67, big hotspot (>10) total 43.02
[08/28 00:00:39    839s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:00:39    839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:00:39    839s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:00:39    839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:00:39    839s] [hotspot] |  1  |   605.04   605.04   665.52   665.52 |       12.72   |
[08/28 00:00:39    839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:00:39    839s] [hotspot] |  2  |  1119.12   816.72  1179.60   877.20 |        6.10   |
[08/28 00:00:39    839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:00:39    839s] [hotspot] |  3  |   846.96   877.20   907.44   937.68 |        5.51   |
[08/28 00:00:39    839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:00:39    839s] [hotspot] |  4  |  1058.64   937.68  1119.12   998.16 |        4.26   |
[08/28 00:00:39    839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:00:39    839s] [hotspot] |  5  |   998.16   907.44  1058.64   967.92 |        3.80   |
[08/28 00:00:39    839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:00:39    839s] Top 5 hotspots total area: 32.39
[08/28 00:00:39    839s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.014, MEM:2697.2M
[08/28 00:00:39    839s] 
[08/28 00:00:39    839s] === incrementalPlace Internal Loop 1 ===
[08/28 00:00:39    839s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/28 00:00:39    839s] OPERPROF: Starting IPInitSPData at level 1, MEM:2697.2M
[08/28 00:00:39    839s] #spOpts: N=130 minPadR=1.1 
[08/28 00:00:39    839s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2697.2M
[08/28 00:00:39    839s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2697.2M
[08/28 00:00:39    839s] Core basic site is CoreSite
[08/28 00:00:39    839s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:00:39    839s] Fast DP-INIT is on for default
[08/28 00:00:39    839s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:00:39    839s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.113, REAL:0.033, MEM:2697.2M
[08/28 00:00:40    839s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.222, REAL:0.143, MEM:2697.2M
[08/28 00:00:40    839s] OPERPROF:   Starting post-place ADS at level 2, MEM:2697.2M
[08/28 00:00:40    839s] ADSU 0.517 -> 0.523. GS 30.240
[08/28 00:00:40    839s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.075, REAL:0.075, MEM:2697.2M
[08/28 00:00:40    839s] OPERPROF:   Starting spMPad at level 2, MEM:2697.2M
[08/28 00:00:40    839s] OPERPROF:     Starting spContextMPad at level 3, MEM:2697.2M
[08/28 00:00:40    839s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2697.2M
[08/28 00:00:40    839s] OPERPROF:   Finished spMPad at level 2, CPU:0.021, REAL:0.021, MEM:2697.2M
[08/28 00:00:40    839s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2697.2M
[08/28 00:00:40    839s] 0 delay mode for cte enabled initNetWt.
[08/28 00:00:40    839s] no activity file in design. spp won't run.
[08/28 00:00:40    839s] [spp] 0
[08/28 00:00:40    839s] [adp] 0:1:1:3
[08/28 00:00:40    840s] 0 delay mode for cte disabled initNetWt.
[08/28 00:00:40    840s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.124, REAL:0.125, MEM:2697.2M
[08/28 00:00:40    840s] SP #FI/SF FL/PI 1/0 29994/0
[08/28 00:00:40    840s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.507, REAL:0.430, MEM:2697.2M
[08/28 00:00:40    840s] PP off. flexM 0
[08/28 00:00:40    840s] OPERPROF: Starting CDPad at level 1, MEM:2697.2M
[08/28 00:00:40    840s] 3DP is on.
[08/28 00:00:40    840s] 3DP OF M2 0.011, M4 0.009. Diff 0
[08/28 00:00:40    840s] 3DP DPT Adjust 0. 0.720, 0.755, delta 0.000. WS budget 1000.0000
[08/28 00:00:40    840s] CDPadU 0.691 -> 0.729. R=0.531, N=29994, GS=3.780
[08/28 00:00:40    840s] OPERPROF: Finished CDPad at level 1, CPU:0.684, REAL:0.173, MEM:2697.2M
[08/28 00:00:40    841s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:00:40    841s] no activity file in design. spp won't run.
[08/28 00:00:40    841s] 
[08/28 00:00:40    841s] AB Est...
[08/28 00:00:40    841s] OPERPROF: Starting npPlace at level 1, MEM:2697.2M
[08/28 00:00:40    841s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.066, MEM:2709.2M
[08/28 00:00:40    841s] Iteration  4: Skipped, with CDP Off
[08/28 00:00:40    841s] 
[08/28 00:00:40    841s] AB Est...
[08/28 00:00:40    841s] OPERPROF: Starting npPlace at level 1, MEM:2741.2M
[08/28 00:00:40    841s] OPERPROF: Finished npPlace at level 1, CPU:0.124, REAL:0.055, MEM:2696.2M
[08/28 00:00:40    841s] Iteration  5: Skipped, with CDP Off
[08/28 00:00:40    841s] 
[08/28 00:00:40    841s] AB Est...
[08/28 00:00:40    841s] OPERPROF: Starting npPlace at level 1, MEM:2728.2M
[08/28 00:00:41    841s] OPERPROF: Finished npPlace at level 1, CPU:0.137, REAL:0.060, MEM:2696.2M
[08/28 00:00:41    841s] Iteration  6: Skipped, with CDP Off
[08/28 00:00:41    841s] OPERPROF: Starting npPlace at level 1, MEM:2824.2M
[08/28 00:00:41    841s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/28 00:00:41    841s] No instances found in the vector
[08/28 00:00:41    841s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2728.2M, DRC: 0)
[08/28 00:00:41    841s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:00:52    885s] Iteration  7: Total net bbox = 1.080e+06 (5.33e+05 5.47e+05)
[08/28 00:00:52    885s]               Est.  stn bbox = 1.393e+06 (6.92e+05 7.01e+05)
[08/28 00:00:52    885s]               cpu = 0:00:44.1 real = 0:00:11.0 mem = 2996.9M
[08/28 00:00:52    885s] OPERPROF: Finished npPlace at level 1, CPU:44.156, REAL:11.601, MEM:2900.9M
[08/28 00:00:52    886s] no activity file in design. spp won't run.
[08/28 00:00:52    886s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:00:52    886s] no activity file in design. spp won't run.
[08/28 00:00:52    886s] OPERPROF: Starting npPlace at level 1, MEM:2868.9M
[08/28 00:00:52    886s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/28 00:00:52    886s] No instances found in the vector
[08/28 00:00:52    886s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2772.9M, DRC: 0)
[08/28 00:00:52    886s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:01:10    952s] Iteration  8: Total net bbox = 1.126e+06 (5.55e+05 5.70e+05)
[08/28 00:01:10    952s]               Est.  stn bbox = 1.452e+06 (7.22e+05 7.30e+05)
[08/28 00:01:10    952s]               cpu = 0:01:06 real = 0:00:18.0 mem = 2977.2M
[08/28 00:01:10    952s] OPERPROF: Finished npPlace at level 1, CPU:66.221, REAL:17.206, MEM:2881.2M
[08/28 00:01:10    952s] no activity file in design. spp won't run.
[08/28 00:01:10    952s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:01:10    952s] no activity file in design. spp won't run.
[08/28 00:01:10    952s] OPERPROF: Starting npPlace at level 1, MEM:2849.2M
[08/28 00:01:10    952s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/28 00:01:10    952s] No instances found in the vector
[08/28 00:01:10    952s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2753.2M, DRC: 0)
[08/28 00:01:10    952s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:01:39   1061s] Iteration  9: Total net bbox = 1.158e+06 (5.70e+05 5.88e+05)
[08/28 00:01:39   1061s]               Est.  stn bbox = 1.487e+06 (7.40e+05 7.47e+05)
[08/28 00:01:39   1061s]               cpu = 0:01:49 real = 0:00:29.0 mem = 2973.6M
[08/28 00:01:39   1061s] OPERPROF: Finished npPlace at level 1, CPU:108.752, REAL:28.828, MEM:2877.6M
[08/28 00:01:39   1061s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2749.6M
[08/28 00:01:39   1061s] Starting Early Global Route rough congestion estimation: mem = 2749.6M
[08/28 00:01:39   1061s] (I)       Started Loading and Dumping File ( Curr Mem: 2749.61 MB )
[08/28 00:01:39   1061s] (I)       Reading DB...
[08/28 00:01:39   1061s] (I)       Read data from FE... (mem=2749.6M)
[08/28 00:01:39   1061s] (I)       Read nodes and places... (mem=2749.6M)
[08/28 00:01:39   1061s] (I)       Done Read nodes and places (cpu=0.050s, mem=2749.6M)
[08/28 00:01:39   1061s] (I)       Read nets... (mem=2749.6M)
[08/28 00:01:39   1061s] (I)       Done Read nets (cpu=0.100s, mem=2749.6M)
[08/28 00:01:39   1061s] (I)       Done Read data from FE (cpu=0.150s, mem=2749.6M)
[08/28 00:01:39   1061s] (I)       before initializing RouteDB syMemory usage = 2749.6 MB
[08/28 00:01:39   1061s] (I)       == Non-default Options ==
[08/28 00:01:39   1061s] (I)       Print mode                                         : 2
[08/28 00:01:39   1061s] (I)       Stop if highly congested                           : false
[08/28 00:01:39   1061s] (I)       Maximum routing layer                              : 4
[08/28 00:01:39   1061s] (I)       Assign partition pins                              : false
[08/28 00:01:39   1061s] (I)       Support large GCell                                : true
[08/28 00:01:39   1061s] (I)       Number threads                                     : 8
[08/28 00:01:39   1061s] (I)       Number of rows per GCell                           : 2
[08/28 00:01:39   1061s] (I)       Max num rows per GCell                             : 32
[08/28 00:01:39   1061s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:01:39   1061s] (I)       Use row-based GCell size
[08/28 00:01:39   1061s] (I)       GCell unit size  : 3780
[08/28 00:01:39   1061s] (I)       GCell multiplier : 2
[08/28 00:01:39   1061s] (I)       build grid graph
[08/28 00:01:39   1061s] (I)       build grid graph start
[08/28 00:01:39   1061s] [NR-eGR] Track table information for default rule: 
[08/28 00:01:39   1061s] [NR-eGR] Metal1 has no routable track
[08/28 00:01:39   1061s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:01:39   1061s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:01:39   1061s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:01:39   1061s] (I)       build grid graph end
[08/28 00:01:39   1061s] (I)       ===========================================================================
[08/28 00:01:39   1061s] (I)       == Report All Rule Vias ==
[08/28 00:01:39   1061s] (I)       ===========================================================================
[08/28 00:01:39   1061s] (I)        Via Rule : (Default)
[08/28 00:01:39   1061s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:01:39   1061s] (I)       ---------------------------------------------------------------------------
[08/28 00:01:39   1061s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:01:39   1061s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:01:39   1061s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:01:39   1061s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:01:39   1061s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:01:39   1061s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:01:39   1061s] (I)       ===========================================================================
[08/28 00:01:39   1061s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2749.61 MB )
[08/28 00:01:39   1061s] (I)       Num PG vias on layer 2 : 0
[08/28 00:01:39   1061s] (I)       Num PG vias on layer 3 : 0
[08/28 00:01:39   1061s] (I)       Num PG vias on layer 4 : 0
[08/28 00:01:39   1061s] [NR-eGR] Read 74957 PG shapes
[08/28 00:01:39   1061s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2749.61 MB )
[08/28 00:01:39   1061s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:01:39   1061s] [NR-eGR] #Instance Blockages : 6997
[08/28 00:01:39   1061s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:01:39   1061s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:01:39   1061s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:01:39   1061s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:01:39   1061s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:01:39   1061s] (I)       readDataFromPlaceDB
[08/28 00:01:39   1061s] (I)       Read net information..
[08/28 00:01:39   1061s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/28 00:01:39   1061s] (I)       Read testcase time = 0.015 seconds
[08/28 00:01:39   1061s] 
[08/28 00:01:39   1061s] (I)       early_global_route_priority property id does not exist.
[08/28 00:01:39   1061s] (I)       Start initializing grid graph
[08/28 00:01:39   1061s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:01:39   1061s] (I)       End initializing grid graph
[08/28 00:01:39   1061s] (I)       Model blockages into capacity
[08/28 00:01:39   1061s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/28 00:01:39   1061s] (I)       Started Modeling ( Curr Mem: 2756.29 MB )
[08/28 00:01:39   1061s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/28 00:01:39   1061s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:01:39   1061s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:01:39   1061s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2756.29 MB )
[08/28 00:01:39   1061s] (I)       -- layer congestion ratio --
[08/28 00:01:39   1061s] (I)       Layer 1 : 0.100000
[08/28 00:01:39   1061s] (I)       Layer 2 : 0.700000
[08/28 00:01:39   1061s] (I)       Layer 3 : 0.700000
[08/28 00:01:39   1061s] (I)       Layer 4 : 0.700000
[08/28 00:01:39   1061s] (I)       ----------------------------
[08/28 00:01:39   1061s] (I)       Number of ignored nets = 48
[08/28 00:01:39   1061s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:01:39   1061s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:01:39   1061s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:01:39   1061s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:01:39   1061s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:01:39   1061s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:01:39   1061s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:01:39   1061s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:01:39   1061s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:01:39   1061s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:01:39   1061s] (I)       Before initializing Early Global Route syMemory usage = 2756.3 MB
[08/28 00:01:39   1061s] (I)       Ndr track 0 does not exist
[08/28 00:01:39   1061s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:01:39   1061s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:01:39   1061s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:01:39   1061s] (I)       Site width          :   480  (dbu)
[08/28 00:01:39   1061s] (I)       Row height          :  3780  (dbu)
[08/28 00:01:39   1061s] (I)       GCell width         :  7560  (dbu)
[08/28 00:01:39   1061s] (I)       GCell height        :  7560  (dbu)
[08/28 00:01:39   1061s] (I)       Grid                :   244   244     4
[08/28 00:01:39   1061s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:01:39   1061s] (I)       Vertical capacity   :     0     0  7560     0
[08/28 00:01:39   1061s] (I)       Horizontal capacity :     0  7560     0  7560
[08/28 00:01:39   1061s] (I)       Default wire width  :   160   200   200   200
[08/28 00:01:39   1061s] (I)       Default wire space  :   180   210   210   210
[08/28 00:01:39   1061s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:01:39   1061s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:01:39   1061s] (I)       First track coord   :     0   240   480   240
[08/28 00:01:39   1061s] (I)       Num tracks per GCell: 22.24 18.00 15.75 18.00
[08/28 00:01:39   1061s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:01:39   1061s] (I)       Num of masks        :     1     1     1     1
[08/28 00:01:39   1061s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:01:39   1061s] (I)       --------------------------------------------------------
[08/28 00:01:39   1061s] 
[08/28 00:01:39   1061s] [NR-eGR] ============ Routing rule table ============
[08/28 00:01:39   1061s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/28 00:01:39   1061s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:01:39   1061s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:01:39   1061s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:01:39   1061s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:01:39   1061s] [NR-eGR] ========================================
[08/28 00:01:39   1061s] [NR-eGR] 
[08/28 00:01:39   1061s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:01:39   1061s] (I)       blocked tracks on layer2 : = 474165 / 1068964 (44.36%)
[08/28 00:01:39   1061s] (I)       blocked tracks on layer3 : = 404819 / 935252 (43.28%)
[08/28 00:01:39   1061s] (I)       blocked tracks on layer4 : = 419204 / 1068964 (39.22%)
[08/28 00:01:39   1061s] (I)       After initializing Early Global Route syMemory usage = 2756.3 MB
[08/28 00:01:39   1061s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2756.29 MB )
[08/28 00:01:39   1061s] (I)       Reset routing kernel
[08/28 00:01:39   1061s] (I)       ============= Initialization =============
[08/28 00:01:39   1061s] (I)       numLocalWires=48740  numGlobalNetBranches=17280  numLocalNetBranches=7195
[08/28 00:01:39   1061s] (I)       totalPins=116880  totalGlobalPin=85857 (73.46%)
[08/28 00:01:39   1061s] (I)       Started Build MST ( Curr Mem: 2756.29 MB )
[08/28 00:01:39   1061s] (I)       Generate topology with 8 threads
[08/28 00:01:39   1061s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2768.29 MB )
[08/28 00:01:39   1061s] (I)       total 2D Cap : 1870502 = (1320408 H, 550094 V)
[08/28 00:01:39   1061s] (I)       
[08/28 00:01:39   1061s] (I)       ============  Phase 1a Route ============
[08/28 00:01:39   1061s] (I)       Started Phase 1a ( Curr Mem: 2760.29 MB )
[08/28 00:01:39   1061s] (I)       Started Pattern routing ( Curr Mem: 2760.29 MB )
[08/28 00:01:39   1061s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2760.29 MB )
[08/28 00:01:39   1061s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2760.29 MB )
[08/28 00:01:39   1061s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 58
[08/28 00:01:39   1061s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2760.29 MB )
[08/28 00:01:39   1061s] (I)       Usage: 202966 = (105144 H, 97822 V) = (7.96% H, 17.78% V) = (7.949e+05um H, 7.395e+05um V)
[08/28 00:01:39   1061s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2760.29 MB )
[08/28 00:01:39   1061s] (I)       
[08/28 00:01:39   1061s] (I)       ============  Phase 1b Route ============
[08/28 00:01:39   1061s] (I)       Started Phase 1b ( Curr Mem: 2760.29 MB )
[08/28 00:01:39   1061s] (I)       Started Monotonic routing ( Curr Mem: 2760.29 MB )
[08/28 00:01:39   1062s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2760.29 MB )
[08/28 00:01:39   1062s] (I)       Usage: 203134 = (105247 H, 97887 V) = (7.97% H, 17.79% V) = (7.957e+05um H, 7.400e+05um V)
[08/28 00:01:39   1062s] (I)       eGR overflow: 0.23% H + 1.94% V
[08/28 00:01:39   1062s] 
[08/28 00:01:39   1062s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2760.29 MB )
[08/28 00:01:39   1062s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.13% H + 0.93% V
[08/28 00:01:39   1062s] Finished Early Global Route rough congestion estimation: mem = 2760.3M
[08/28 00:01:39   1062s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.443, REAL:0.407, MEM:2760.3M
[08/28 00:01:39   1062s] earlyGlobalRoute rough estimation gcell size 2 row height
[08/28 00:01:39   1062s] OPERPROF: Starting CDPad at level 1, MEM:2760.3M
[08/28 00:01:39   1062s] CDPadU 0.729 -> 0.729. R=0.531, N=29994, GS=7.560
[08/28 00:01:39   1062s] OPERPROF: Finished CDPad at level 1, CPU:0.535, REAL:0.167, MEM:2756.3M
[08/28 00:01:39   1062s] no activity file in design. spp won't run.
[08/28 00:01:39   1062s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:01:39   1062s] no activity file in design. spp won't run.
[08/28 00:01:40   1062s] OPERPROF: Starting npPlace at level 1, MEM:2852.3M
[08/28 00:01:40   1063s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/28 00:01:40   1063s] No instances found in the vector
[08/28 00:01:40   1063s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2756.3M, DRC: 0)
[08/28 00:01:40   1063s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:01:42   1070s] OPERPROF: Finished npPlace at level 1, CPU:7.390, REAL:2.163, MEM:2882.7M
[08/28 00:01:42   1070s] no activity file in design. spp won't run.
[08/28 00:01:42   1070s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:01:42   1070s] no activity file in design. spp won't run.
[08/28 00:01:42   1070s] OPERPROF: Starting npPlace at level 1, MEM:2850.7M
[08/28 00:01:42   1070s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/28 00:01:42   1070s] No instances found in the vector
[08/28 00:01:42   1070s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2754.7M, DRC: 0)
[08/28 00:01:42   1070s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:02:01   1145s] Iteration 10: Total net bbox = 1.171e+06 (5.77e+05 5.94e+05)
[08/28 00:02:01   1145s]               Est.  stn bbox = 1.488e+06 (7.40e+05 7.48e+05)
[08/28 00:02:01   1145s]               cpu = 0:01:15 real = 0:00:19.0 mem = 2974.0M
[08/28 00:02:01   1145s] OPERPROF: Finished npPlace at level 1, CPU:74.582, REAL:19.109, MEM:2878.0M
[08/28 00:02:01   1145s] no activity file in design. spp won't run.
[08/28 00:02:01   1145s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:02:01   1145s] no activity file in design. spp won't run.
[08/28 00:02:01   1145s] OPERPROF: Starting npPlace at level 1, MEM:2846.0M
[08/28 00:02:01   1145s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/28 00:02:01   1145s] No instances found in the vector
[08/28 00:02:01   1145s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2750.0M, DRC: 0)
[08/28 00:02:01   1145s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:02:08   1171s] Iteration 11: Total net bbox = 1.221e+06 (5.98e+05 6.24e+05)
[08/28 00:02:08   1171s]               Est.  stn bbox = 1.537e+06 (7.60e+05 7.76e+05)
[08/28 00:02:08   1171s]               cpu = 0:00:25.6 real = 0:00:07.0 mem = 2978.4M
[08/28 00:02:08   1171s] OPERPROF: Finished npPlace at level 1, CPU:25.677, REAL:6.674, MEM:2882.4M
[08/28 00:02:08   1171s] Move report: Timing Driven Placement moves 29994 insts, mean move: 29.37 um, max move: 508.53 um
[08/28 00:02:08   1171s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/_1020_): (966.72, 1338.36) --> (1337.24, 1476.37)
[08/28 00:02:08   1171s] no activity file in design. spp won't run.
[08/28 00:02:08   1171s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.009, REAL:0.009, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.045, REAL:0.045, MEM:2754.4M
[08/28 00:02:08   1171s] 
[08/28 00:02:08   1171s] Finished Incremental Placement (cpu=0:05:32, real=0:01:29, mem=2754.4M)
[08/28 00:02:08   1171s] CongRepair sets shifter mode to gplace
[08/28 00:02:08   1171s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2754.4M
[08/28 00:02:08   1171s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:02:08   1171s] All LLGs are deleted
[08/28 00:02:08   1171s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2754.4M
[08/28 00:02:08   1171s] Core basic site is CoreSite
[08/28 00:02:08   1171s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:02:08   1171s] Fast DP-INIT is on for default
[08/28 00:02:08   1171s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:02:08   1171s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.144, REAL:0.037, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:         Starting CMU at level 5, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.188, REAL:0.081, MEM:2754.4M
[08/28 00:02:08   1171s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2754.4MB).
[08/28 00:02:08   1171s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.237, REAL:0.130, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.237, REAL:0.131, MEM:2754.4M
[08/28 00:02:08   1171s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.4
[08/28 00:02:08   1171s] OPERPROF:   Starting RefinePlace at level 2, MEM:2754.4M
[08/28 00:02:08   1171s] *** Starting refinePlace (0:19:32 mem=2754.4M) ***
[08/28 00:02:08   1171s] Total net bbox length = 1.257e+06 (6.310e+05 6.258e+05) (ext = 3.841e+04)
[08/28 00:02:08   1171s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:02:08   1171s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:2754.4M
[08/28 00:02:08   1171s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2754.4M
[08/28 00:02:08   1171s] Starting refinePlace ...
[08/28 00:02:08   1171s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:02:08   1171s]    Spread Effort: high, standalone mode, useDDP on.
[08/28 00:02:09   1172s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=2754.4MB) @(0:19:32 - 0:19:33).
[08/28 00:02:09   1172s] Move report: preRPlace moves 29994 insts, mean move: 1.57 um, max move: 16.71 um
[08/28 00:02:09   1172s] 	Max move on inst (i_croc_soc/i_croc/i_dmi_jtag/data_q_28__reg): (455.46, 599.85) --> (440.16, 601.26)
[08/28 00:02:09   1172s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:02:09   1172s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:02:09   1172s] tweakage running in 8 threads.
[08/28 00:02:09   1172s] Placement tweakage begins.
[08/28 00:02:09   1173s] wire length = 1.625e+06
[08/28 00:02:10   1175s] wire length = 1.577e+06
[08/28 00:02:10   1175s] Placement tweakage ends.
[08/28 00:02:10   1175s] Move report: tweak moves 4513 insts, mean move: 5.23 um, max move: 29.28 um
[08/28 00:02:10   1175s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_9590_): (935.04, 930.12) --> (964.32, 930.12)
[08/28 00:02:10   1175s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.4, real=0:00:01.0, mem=2769.3MB) @(0:19:33 - 0:19:35).
[08/28 00:02:10   1175s] 
[08/28 00:02:10   1175s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:02:11   1176s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:02:11   1176s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=2769.3MB) @(0:19:35 - 0:19:37).
[08/28 00:02:11   1176s] Move report: Detail placement moves 29994 insts, mean move: 2.26 um, max move: 30.78 um
[08/28 00:02:11   1176s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_9590_): (935.00, 931.58) --> (964.32, 930.12)
[08/28 00:02:11   1176s] 	Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 2769.3MB
[08/28 00:02:11   1176s] Statistics of distance of Instance movement in refine placement:
[08/28 00:02:11   1176s]   maximum (X+Y) =        30.78 um
[08/28 00:02:11   1176s]   inst (i_croc_soc/i_croc/i_core_wrap/_9590_) with max move: (934.999, 931.575) -> (964.32, 930.12)
[08/28 00:02:11   1176s]   mean    (X+Y) =         2.26 um
[08/28 00:02:11   1176s] Summary Report:
[08/28 00:02:11   1176s] Instances move: 29994 (out of 29994 movable)
[08/28 00:02:11   1176s] Instances flipped: 0
[08/28 00:02:11   1176s] Mean displacement: 2.26 um
[08/28 00:02:11   1176s] Max displacement: 30.78 um (Instance: i_croc_soc/i_croc/i_core_wrap/_9590_) (934.999, 931.575) -> (964.32, 930.12)
[08/28 00:02:11   1176s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_a221oi_1
[08/28 00:02:11   1176s] Total instances moved : 29994
[08/28 00:02:11   1176s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.816, REAL:2.678, MEM:2769.3M
[08/28 00:02:11   1176s] Total net bbox length = 1.225e+06 (5.953e+05 6.295e+05) (ext = 3.826e+04)
[08/28 00:02:11   1176s] Runtime: CPU: 0:00:04.9 REAL: 0:00:03.0 MEM: 2769.3MB
[08/28 00:02:11   1176s] [CPU] RefinePlace/total (cpu=0:00:04.9, real=0:00:03.0, mem=2769.3MB) @(0:19:32 - 0:19:37).
[08/28 00:02:11   1176s] *** Finished refinePlace (0:19:37 mem=2769.3M) ***
[08/28 00:02:11   1176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.4
[08/28 00:02:11   1176s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.912, REAL:2.774, MEM:2769.3M
[08/28 00:02:11   1176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2769.3M
[08/28 00:02:11   1176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.015, REAL:0.015, MEM:2769.3M
[08/28 00:02:11   1176s] All LLGs are deleted
[08/28 00:02:11   1176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2769.3M
[08/28 00:02:11   1176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2769.3M
[08/28 00:02:11   1176s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.205, REAL:2.937, MEM:2769.3M
[08/28 00:02:11   1176s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2769.3M
[08/28 00:02:11   1176s] Starting Early Global Route congestion estimation: mem = 2769.3M
[08/28 00:02:11   1176s] (I)       Started Loading and Dumping File ( Curr Mem: 2769.32 MB )
[08/28 00:02:11   1176s] (I)       Reading DB...
[08/28 00:02:11   1176s] (I)       Read data from FE... (mem=2769.3M)
[08/28 00:02:11   1176s] (I)       Read nodes and places... (mem=2769.3M)
[08/28 00:02:11   1176s] (I)       Done Read nodes and places (cpu=0.042s, mem=2769.3M)
[08/28 00:02:11   1176s] (I)       Read nets... (mem=2769.3M)
[08/28 00:02:11   1176s] (I)       Done Read nets (cpu=0.106s, mem=2769.3M)
[08/28 00:02:11   1176s] (I)       Done Read data from FE (cpu=0.149s, mem=2769.3M)
[08/28 00:02:11   1176s] (I)       before initializing RouteDB syMemory usage = 2769.3 MB
[08/28 00:02:11   1176s] (I)       == Non-default Options ==
[08/28 00:02:11   1176s] (I)       Maximum routing layer                              : 4
[08/28 00:02:11   1176s] (I)       Number threads                                     : 8
[08/28 00:02:11   1176s] (I)       Use non-blocking free Dbs wires                    : false
[08/28 00:02:11   1176s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:02:11   1176s] (I)       Use row-based GCell size
[08/28 00:02:11   1176s] (I)       GCell unit size  : 3780
[08/28 00:02:11   1176s] (I)       GCell multiplier : 1
[08/28 00:02:11   1176s] (I)       build grid graph
[08/28 00:02:11   1176s] (I)       build grid graph start
[08/28 00:02:11   1176s] [NR-eGR] Track table information for default rule: 
[08/28 00:02:11   1176s] [NR-eGR] Metal1 has no routable track
[08/28 00:02:11   1176s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:02:11   1176s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:02:11   1176s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:02:11   1176s] (I)       build grid graph end
[08/28 00:02:11   1176s] (I)       ===========================================================================
[08/28 00:02:11   1176s] (I)       == Report All Rule Vias ==
[08/28 00:02:11   1176s] (I)       ===========================================================================
[08/28 00:02:11   1176s] (I)        Via Rule : (Default)
[08/28 00:02:11   1176s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:02:11   1176s] (I)       ---------------------------------------------------------------------------
[08/28 00:02:11   1176s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:02:11   1176s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:02:11   1176s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:02:11   1176s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:02:11   1176s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:02:11   1176s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:02:11   1176s] (I)       ===========================================================================
[08/28 00:02:11   1176s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2769.32 MB )
[08/28 00:02:11   1176s] (I)       Num PG vias on layer 2 : 0
[08/28 00:02:11   1176s] (I)       Num PG vias on layer 3 : 0
[08/28 00:02:11   1176s] (I)       Num PG vias on layer 4 : 0
[08/28 00:02:11   1176s] [NR-eGR] Read 74957 PG shapes
[08/28 00:02:11   1176s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2769.32 MB )
[08/28 00:02:11   1176s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:02:11   1176s] [NR-eGR] #Instance Blockages : 6997
[08/28 00:02:11   1176s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:02:11   1176s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:02:11   1176s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:02:11   1176s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:02:11   1176s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:02:11   1176s] (I)       readDataFromPlaceDB
[08/28 00:02:11   1176s] (I)       Read net information..
[08/28 00:02:11   1176s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/28 00:02:11   1176s] (I)       Read testcase time = 0.011 seconds
[08/28 00:02:11   1176s] 
[08/28 00:02:11   1176s] (I)       early_global_route_priority property id does not exist.
[08/28 00:02:11   1176s] (I)       Start initializing grid graph
[08/28 00:02:11   1176s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:02:11   1176s] (I)       End initializing grid graph
[08/28 00:02:11   1176s] (I)       Model blockages into capacity
[08/28 00:02:11   1176s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/28 00:02:11   1176s] (I)       Started Modeling ( Curr Mem: 2769.32 MB )
[08/28 00:02:11   1176s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/28 00:02:11   1176s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:02:11   1176s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:02:11   1176s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2769.32 MB )
[08/28 00:02:11   1176s] (I)       -- layer congestion ratio --
[08/28 00:02:11   1176s] (I)       Layer 1 : 0.100000
[08/28 00:02:11   1176s] (I)       Layer 2 : 0.700000
[08/28 00:02:11   1176s] (I)       Layer 3 : 0.700000
[08/28 00:02:11   1176s] (I)       Layer 4 : 0.700000
[08/28 00:02:11   1176s] (I)       ----------------------------
[08/28 00:02:11   1176s] (I)       Number of ignored nets = 48
[08/28 00:02:11   1176s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:02:11   1176s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:02:11   1176s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:02:11   1176s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:02:11   1176s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:02:11   1176s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:02:11   1176s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:02:11   1176s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:02:11   1176s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:02:11   1176s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:02:11   1176s] (I)       Before initializing Early Global Route syMemory usage = 2769.3 MB
[08/28 00:02:11   1176s] (I)       Ndr track 0 does not exist
[08/28 00:02:11   1176s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:02:11   1176s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:02:11   1176s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:02:11   1176s] (I)       Site width          :   480  (dbu)
[08/28 00:02:11   1176s] (I)       Row height          :  3780  (dbu)
[08/28 00:02:11   1176s] (I)       GCell width         :  3780  (dbu)
[08/28 00:02:11   1176s] (I)       GCell height        :  3780  (dbu)
[08/28 00:02:11   1176s] (I)       Grid                :   487   487     4
[08/28 00:02:11   1176s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:02:11   1176s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:02:11   1176s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:02:11   1176s] (I)       Default wire width  :   160   200   200   200
[08/28 00:02:11   1176s] (I)       Default wire space  :   180   210   210   210
[08/28 00:02:11   1176s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:02:11   1176s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:02:11   1176s] (I)       First track coord   :     0   240   480   240
[08/28 00:02:11   1176s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:02:11   1176s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:02:11   1176s] (I)       Num of masks        :     1     1     1     1
[08/28 00:02:11   1176s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:02:11   1176s] (I)       --------------------------------------------------------
[08/28 00:02:11   1176s] 
[08/28 00:02:11   1176s] [NR-eGR] ============ Routing rule table ============
[08/28 00:02:11   1176s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/28 00:02:11   1176s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:02:11   1176s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:02:11   1176s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:02:11   1176s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:02:11   1176s] [NR-eGR] ========================================
[08/28 00:02:11   1176s] [NR-eGR] 
[08/28 00:02:11   1176s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:02:11   1176s] (I)       blocked tracks on layer2 : = 874955 / 2133547 (41.01%)
[08/28 00:02:11   1176s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:02:11   1176s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:02:11   1176s] (I)       After initializing Early Global Route syMemory usage = 2769.3 MB
[08/28 00:02:11   1176s] (I)       Finished Loading and Dumping File ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2769.32 MB )
[08/28 00:02:11   1176s] (I)       Reset routing kernel
[08/28 00:02:11   1176s] (I)       Started Global Routing ( Curr Mem: 2769.32 MB )
[08/28 00:02:11   1176s] (I)       ============= Initialization =============
[08/28 00:02:11   1176s] (I)       totalPins=116880  totalGlobalPin=114622 (98.07%)
[08/28 00:02:11   1176s] (I)       Started Net group 1 ( Curr Mem: 2769.32 MB )
[08/28 00:02:11   1176s] (I)       Started Build MST ( Curr Mem: 2769.32 MB )
[08/28 00:02:11   1176s] (I)       Generate topology with 8 threads
[08/28 00:02:11   1177s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 2781.32 MB )
[08/28 00:02:11   1177s] (I)       total 2D Cap : 3730217 = (2633709 H, 1096508 V)
[08/28 00:02:11   1177s] [NR-eGR] Layer group 1: route 30162 net(s) in layer range [2, 4]
[08/28 00:02:11   1177s] (I)       
[08/28 00:02:11   1177s] (I)       ============  Phase 1a Route ============
[08/28 00:02:11   1177s] (I)       Started Phase 1a ( Curr Mem: 2773.32 MB )
[08/28 00:02:11   1177s] (I)       Started Pattern routing ( Curr Mem: 2773.32 MB )
[08/28 00:02:11   1177s] (I)       Finished Pattern routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:11   1177s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 299
[08/28 00:02:12   1177s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Usage: 427219 = (219224 H, 207995 V) = (8.32% H, 18.97% V) = (8.287e+05um H, 7.862e+05um V)
[08/28 00:02:12   1177s] (I)       Finished Phase 1a ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       
[08/28 00:02:12   1177s] (I)       ============  Phase 1b Route ============
[08/28 00:02:12   1177s] (I)       Started Phase 1b ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Started Monotonic routing ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Finished Monotonic routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Usage: 428052 = (219762 H, 208290 V) = (8.34% H, 19.00% V) = (8.307e+05um H, 7.873e+05um V)
[08/28 00:02:12   1177s] (I)       Overflow of layer group 1: 0.86% H + 3.12% V. EstWL: 1.618037e+06um
[08/28 00:02:12   1177s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       
[08/28 00:02:12   1177s] (I)       ============  Phase 1c Route ============
[08/28 00:02:12   1177s] (I)       Started Phase 1c ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Started Two level routing ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Level2 Grid: 98 x 98
[08/28 00:02:12   1177s] (I)       Started Two Level Routing ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Usage: 430119 = (221553 H, 208566 V) = (8.41% H, 19.02% V) = (8.375e+05um H, 7.884e+05um V)
[08/28 00:02:12   1177s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       
[08/28 00:02:12   1177s] (I)       ============  Phase 1d Route ============
[08/28 00:02:12   1177s] (I)       Started Phase 1d ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Started Detoured routing ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Usage: 430119 = (221553 H, 208566 V) = (8.41% H, 19.02% V) = (8.375e+05um H, 7.884e+05um V)
[08/28 00:02:12   1177s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       
[08/28 00:02:12   1177s] (I)       ============  Phase 1e Route ============
[08/28 00:02:12   1177s] (I)       Started Phase 1e ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Started Route legalization ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Usage: 430119 = (221553 H, 208566 V) = (8.41% H, 19.02% V) = (8.375e+05um H, 7.884e+05um V)
[08/28 00:02:12   1177s] [NR-eGR] Early Global Route overflow of layer group 1: 0.55% H + 2.36% V. EstWL: 1.625850e+06um
[08/28 00:02:12   1177s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Started Layer assignment ( Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2773.32 MB )
[08/28 00:02:12   1177s] (I)       Running layer assignment with 8 threads
[08/28 00:02:12   1178s] (I)       Finished Layer assignment ( CPU: 0.70 sec, Real: 0.22 sec, Curr Mem: 2769.32 MB )
[08/28 00:02:12   1178s] (I)       Finished Net group 1 ( CPU: 1.21 sec, Real: 0.69 sec, Curr Mem: 2769.32 MB )
[08/28 00:02:12   1178s] (I)       
[08/28 00:02:12   1178s] (I)       ============  Phase 1l Route ============
[08/28 00:02:12   1178s] (I)       Started Phase 1l ( Curr Mem: 2769.32 MB )
[08/28 00:02:12   1178s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2769.32 MB )
[08/28 00:02:12   1178s] (I)       
[08/28 00:02:12   1178s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:02:12   1178s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:02:12   1178s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:02:12   1178s] [NR-eGR]       Layer             (1-10)           (11-20)           (21-30)           (31-40)    OverCon 
[08/28 00:02:12   1178s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:02:12   1178s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:02:12   1178s] [NR-eGR]  Metal2  (2)       347( 0.22%)        40( 0.02%)         9( 0.01%)         0( 0.00%)   ( 0.25%) 
[08/28 00:02:12   1178s] [NR-eGR]  Metal3  (3)      2699( 1.68%)        34( 0.02%)         1( 0.00%)        33( 0.02%)   ( 1.72%) 
[08/28 00:02:12   1178s] [NR-eGR]  Metal4  (4)        93( 0.06%)        50( 0.03%)         9( 0.01%)         0( 0.00%)   ( 0.09%) 
[08/28 00:02:12   1178s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:02:12   1178s] [NR-eGR] Total             3139( 0.65%)       124( 0.03%)        19( 0.00%)        33( 0.01%)   ( 0.69%) 
[08/28 00:02:12   1178s] [NR-eGR] 
[08/28 00:02:12   1178s] (I)       Finished Global Routing ( CPU: 1.24 sec, Real: 0.72 sec, Curr Mem: 2769.32 MB )
[08/28 00:02:12   1178s] (I)       total 2D Cap : 3750504 = (2652307 H, 1098197 V)
[08/28 00:02:12   1178s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.16% H + 1.72% V
[08/28 00:02:12   1178s] [NR-eGR] Overflow after Early Global Route 0.42% H + 2.28% V
[08/28 00:02:12   1178s] Early Global Route congestion estimation runtime: 1.56 seconds, mem = 2769.3M
[08/28 00:02:12   1178s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.556, REAL:1.036, MEM:2769.3M
[08/28 00:02:12   1178s] OPERPROF: Starting HotSpotCal at level 1, MEM:2769.3M
[08/28 00:02:12   1178s] [hotspot] +------------+---------------+---------------+
[08/28 00:02:12   1178s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:02:12   1178s] [hotspot] +------------+---------------+---------------+
[08/28 00:02:12   1178s] [hotspot] | normalized |         18.30 |         79.93 |
[08/28 00:02:12   1178s] [hotspot] +------------+---------------+---------------+
[08/28 00:02:12   1178s] Local HotSpot Analysis: normalized max congestion hotspot area = 18.30, normalized total congestion hotspot area = 79.93 (area is in unit of 4 std-cell row bins)
[08/28 00:02:12   1178s] [hotspot] max/total 18.30/79.93, big hotspot (>10) total 50.56
[08/28 00:02:12   1178s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:02:12   1178s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:02:12   1178s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:02:12   1178s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:02:12   1178s] [hotspot] |  1  |  1028.40   846.96  1088.88   907.44 |       14.62   |
[08/28 00:02:12   1178s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:02:12   1178s] [hotspot] |  2  |   816.72   877.20   877.20   937.68 |       12.85   |
[08/28 00:02:12   1178s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:02:12   1178s] [hotspot] |  3  |   605.04   605.04   665.52   665.52 |       12.39   |
[08/28 00:02:12   1178s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:02:12   1178s] [hotspot] |  4  |   967.92   998.16  1028.40  1058.64 |        5.70   |
[08/28 00:02:12   1178s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:02:12   1178s] [hotspot] |  5  |   967.92   937.68  1028.40   998.16 |        4.20   |
[08/28 00:02:12   1178s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:02:12   1178s] Top 5 hotspots total area: 49.77
[08/28 00:02:12   1178s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.013, MEM:2769.3M
[08/28 00:02:12   1178s] 
[08/28 00:02:12   1178s] === incrementalPlace Internal Loop 2 ===
[08/28 00:02:12   1178s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/28 00:02:12   1178s] OPERPROF: Starting IPInitSPData at level 1, MEM:2769.3M
[08/28 00:02:12   1178s] #spOpts: N=130 minPadR=1.1 
[08/28 00:02:12   1178s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2769.3M
[08/28 00:02:12   1178s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2769.3M
[08/28 00:02:12   1178s] Core basic site is CoreSite
[08/28 00:02:12   1178s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:02:12   1178s] Fast DP-INIT is on for default
[08/28 00:02:12   1178s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:02:12   1178s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.157, REAL:0.040, MEM:2769.3M
[08/28 00:02:12   1178s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.265, REAL:0.149, MEM:2769.3M
[08/28 00:02:12   1178s] OPERPROF:   Starting post-place ADS at level 2, MEM:2769.3M
[08/28 00:02:12   1178s] ADSU 0.517 -> 0.521. GS 30.240
[08/28 00:02:12   1178s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.084, REAL:0.084, MEM:2769.3M
[08/28 00:02:12   1178s] OPERPROF:   Starting spMPad at level 2, MEM:2769.3M
[08/28 00:02:12   1178s] OPERPROF:     Starting spContextMPad at level 3, MEM:2769.3M
[08/28 00:02:12   1178s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2769.3M
[08/28 00:02:12   1178s] OPERPROF:   Finished spMPad at level 2, CPU:0.022, REAL:0.023, MEM:2769.3M
[08/28 00:02:12   1178s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2769.3M
[08/28 00:02:12   1178s] 0 delay mode for cte enabled initNetWt.
[08/28 00:02:12   1178s] no activity file in design. spp won't run.
[08/28 00:02:12   1178s] [spp] 0
[08/28 00:02:12   1178s] [adp] 0:1:1:3
[08/28 00:02:13   1178s] 0 delay mode for cte disabled initNetWt.
[08/28 00:02:13   1178s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.215, REAL:0.216, MEM:2769.3M
[08/28 00:02:13   1178s] SP #FI/SF FL/PI 1/0 29994/0
[08/28 00:02:13   1178s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.656, REAL:0.543, MEM:2769.3M
[08/28 00:02:13   1178s] OPERPROF: Starting CDPad at level 1, MEM:2769.3M
[08/28 00:02:13   1178s] 3DP is on.
[08/28 00:02:13   1178s] 3DP OF M2 0.010, M4 0.008. Diff 0
[08/28 00:02:13   1179s] 3DP DPT Adjust 0. 0.726, 0.761, delta 0.000. WS budget 1000.0000
[08/28 00:02:13   1179s] CDPadU 0.731 -> 0.776. R=0.530, N=29994, GS=3.780
[08/28 00:02:13   1179s] OPERPROF: Finished CDPad at level 1, CPU:0.663, REAL:0.172, MEM:2769.3M
[08/28 00:02:13   1179s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:02:13   1179s] no activity file in design. spp won't run.
[08/28 00:02:13   1179s] 
[08/28 00:02:13   1179s] AB Est...
[08/28 00:02:13   1179s] OPERPROF: Starting npPlace at level 1, MEM:2769.3M
[08/28 00:02:13   1180s] OPERPROF: Finished npPlace at level 1, CPU:0.150, REAL:0.074, MEM:2781.3M
[08/28 00:02:13   1180s] Iteration  4: Skipped, with CDP Off
[08/28 00:02:13   1180s] 
[08/28 00:02:13   1180s] AB Est...
[08/28 00:02:13   1180s] OPERPROF: Starting npPlace at level 1, MEM:2813.3M
[08/28 00:02:13   1180s] OPERPROF: Finished npPlace at level 1, CPU:0.126, REAL:0.054, MEM:2781.3M
[08/28 00:02:13   1180s] Iteration  5: Skipped, with CDP Off
[08/28 00:02:13   1180s] 
[08/28 00:02:13   1180s] AB Est...
[08/28 00:02:13   1180s] OPERPROF: Starting npPlace at level 1, MEM:2813.3M
[08/28 00:02:13   1180s] OPERPROF: Finished npPlace at level 1, CPU:0.132, REAL:0.055, MEM:2781.3M
[08/28 00:02:13   1180s] Iteration  6: Skipped, with CDP Off
[08/28 00:02:13   1180s] 
[08/28 00:02:13   1180s] AB Est...
[08/28 00:02:13   1180s] OPERPROF: Starting npPlace at level 1, MEM:2813.3M
[08/28 00:02:13   1180s] AB param 80.1% (24023/29994).
[08/28 00:02:13   1180s] OPERPROF: Finished npPlace at level 1, CPU:0.131, REAL:0.065, MEM:2781.3M
[08/28 00:02:13   1180s] AB WA 0.81. HSB #SP 0
[08/28 00:02:13   1180s] AB Full.
[08/28 00:02:13   1180s] OPERPROF: Starting npPlace at level 1, MEM:2909.3M
[08/28 00:02:13   1180s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/28 00:02:13   1180s] No instances found in the vector
[08/28 00:02:13   1180s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2813.3M, DRC: 0)
[08/28 00:02:13   1180s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:02:29   1241s] Iteration  7: Total net bbox = 1.149e+06 (5.57e+05 5.92e+05)
[08/28 00:02:29   1241s]               Est.  stn bbox = 1.481e+06 (7.22e+05 7.59e+05)
[08/28 00:02:29   1241s]               cpu = 0:01:00 real = 0:00:16.0 mem = 3018.6M
[08/28 00:02:29   1241s] OPERPROF: Finished npPlace at level 1, CPU:60.481, REAL:15.499, MEM:2922.6M
[08/28 00:02:29   1241s] 
[08/28 00:02:29   1241s] AB Est...
[08/28 00:02:29   1241s] no activity file in design. spp won't run.
[08/28 00:02:29   1241s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:02:29   1241s] no activity file in design. spp won't run.
[08/28 00:02:29   1241s] OPERPROF: Starting npPlace at level 1, MEM:2794.6M
[08/28 00:02:29   1241s] AB param 71.2% (21343/29994).
[08/28 00:02:29   1241s] OPERPROF: Finished npPlace at level 1, CPU:0.101, REAL:0.054, MEM:2666.6M
[08/28 00:02:29   1241s] AB WA 0.72. HSB #SP 0
[08/28 00:02:29   1241s] AB Full.
[08/28 00:02:29   1241s] OPERPROF: Starting npPlace at level 1, MEM:2762.6M
[08/28 00:02:29   1241s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/28 00:02:29   1241s] No instances found in the vector
[08/28 00:02:29   1241s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2794.6M, DRC: 0)
[08/28 00:02:29   1241s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:02:47   1311s] Iteration  8: Total net bbox = 1.177e+06 (5.71e+05 6.06e+05)
[08/28 00:02:47   1311s]               Est.  stn bbox = 1.518e+06 (7.42e+05 7.76e+05)
[08/28 00:02:47   1311s]               cpu = 0:01:09 real = 0:00:18.0 mem = 3004.0M
[08/28 00:02:47   1311s] OPERPROF: Finished npPlace at level 1, CPU:69.353, REAL:17.652, MEM:2898.0M
[08/28 00:02:47   1311s] no activity file in design. spp won't run.
[08/28 00:02:47   1311s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:02:47   1311s] no activity file in design. spp won't run.
[08/28 00:02:47   1311s] OPERPROF: Starting npPlace at level 1, MEM:2866.0M
[08/28 00:02:47   1311s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/28 00:02:47   1311s] No instances found in the vector
[08/28 00:02:47   1311s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2770.0M, DRC: 0)
[08/28 00:02:47   1311s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:03:21   1442s] Iteration  9: Total net bbox = 1.205e+06 (5.84e+05 6.21e+05)
[08/28 00:03:21   1442s]               Est.  stn bbox = 1.547e+06 (7.57e+05 7.90e+05)
[08/28 00:03:21   1442s]               cpu = 0:02:11 real = 0:00:34.0 mem = 3008.0M
[08/28 00:03:21   1442s] OPERPROF: Finished npPlace at level 1, CPU:131.456, REAL:33.795, MEM:2912.0M
[08/28 00:03:21   1442s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2784.0M
[08/28 00:03:21   1442s] Starting Early Global Route rough congestion estimation: mem = 2784.0M
[08/28 00:03:21   1442s] (I)       Started Loading and Dumping File ( Curr Mem: 2783.96 MB )
[08/28 00:03:21   1442s] (I)       Reading DB...
[08/28 00:03:21   1442s] (I)       Read data from FE... (mem=2784.0M)
[08/28 00:03:21   1442s] (I)       Read nodes and places... (mem=2784.0M)
[08/28 00:03:21   1442s] (I)       Done Read nodes and places (cpu=0.070s, mem=2784.0M)
[08/28 00:03:21   1442s] (I)       Read nets... (mem=2784.0M)
[08/28 00:03:21   1443s] (I)       Done Read nets (cpu=0.104s, mem=2784.0M)
[08/28 00:03:21   1443s] (I)       Done Read data from FE (cpu=0.175s, mem=2784.0M)
[08/28 00:03:21   1443s] (I)       before initializing RouteDB syMemory usage = 2784.0 MB
[08/28 00:03:21   1443s] (I)       == Non-default Options ==
[08/28 00:03:21   1443s] (I)       Print mode                                         : 2
[08/28 00:03:21   1443s] (I)       Stop if highly congested                           : false
[08/28 00:03:21   1443s] (I)       Maximum routing layer                              : 4
[08/28 00:03:21   1443s] (I)       Assign partition pins                              : false
[08/28 00:03:21   1443s] (I)       Support large GCell                                : true
[08/28 00:03:21   1443s] (I)       Number threads                                     : 8
[08/28 00:03:21   1443s] (I)       Number of rows per GCell                           : 2
[08/28 00:03:21   1443s] (I)       Max num rows per GCell                             : 32
[08/28 00:03:21   1443s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:03:21   1443s] (I)       Use row-based GCell size
[08/28 00:03:21   1443s] (I)       GCell unit size  : 3780
[08/28 00:03:21   1443s] (I)       GCell multiplier : 2
[08/28 00:03:21   1443s] (I)       build grid graph
[08/28 00:03:21   1443s] (I)       build grid graph start
[08/28 00:03:21   1443s] [NR-eGR] Track table information for default rule: 
[08/28 00:03:21   1443s] [NR-eGR] Metal1 has no routable track
[08/28 00:03:21   1443s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:03:21   1443s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:03:21   1443s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:03:21   1443s] (I)       build grid graph end
[08/28 00:03:21   1443s] (I)       ===========================================================================
[08/28 00:03:21   1443s] (I)       == Report All Rule Vias ==
[08/28 00:03:21   1443s] (I)       ===========================================================================
[08/28 00:03:21   1443s] (I)        Via Rule : (Default)
[08/28 00:03:21   1443s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:03:21   1443s] (I)       ---------------------------------------------------------------------------
[08/28 00:03:21   1443s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:03:21   1443s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:03:21   1443s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:03:21   1443s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:03:21   1443s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:03:21   1443s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:03:21   1443s] (I)       ===========================================================================
[08/28 00:03:21   1443s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2783.96 MB )
[08/28 00:03:21   1443s] (I)       Num PG vias on layer 2 : 0
[08/28 00:03:21   1443s] (I)       Num PG vias on layer 3 : 0
[08/28 00:03:21   1443s] (I)       Num PG vias on layer 4 : 0
[08/28 00:03:21   1443s] [NR-eGR] Read 74957 PG shapes
[08/28 00:03:21   1443s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2783.96 MB )
[08/28 00:03:21   1443s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:03:21   1443s] [NR-eGR] #Instance Blockages : 6997
[08/28 00:03:21   1443s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:03:21   1443s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:03:21   1443s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:03:21   1443s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:03:21   1443s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:03:21   1443s] (I)       readDataFromPlaceDB
[08/28 00:03:21   1443s] (I)       Read net information..
[08/28 00:03:21   1443s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/28 00:03:21   1443s] (I)       Read testcase time = 0.014 seconds
[08/28 00:03:21   1443s] 
[08/28 00:03:21   1443s] (I)       early_global_route_priority property id does not exist.
[08/28 00:03:21   1443s] (I)       Start initializing grid graph
[08/28 00:03:21   1443s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:03:21   1443s] (I)       End initializing grid graph
[08/28 00:03:21   1443s] (I)       Model blockages into capacity
[08/28 00:03:21   1443s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/28 00:03:21   1443s] (I)       Started Modeling ( Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/28 00:03:21   1443s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:03:21   1443s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:03:21   1443s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       -- layer congestion ratio --
[08/28 00:03:21   1443s] (I)       Layer 1 : 0.100000
[08/28 00:03:21   1443s] (I)       Layer 2 : 0.700000
[08/28 00:03:21   1443s] (I)       Layer 3 : 0.700000
[08/28 00:03:21   1443s] (I)       Layer 4 : 0.700000
[08/28 00:03:21   1443s] (I)       ----------------------------
[08/28 00:03:21   1443s] (I)       Number of ignored nets = 48
[08/28 00:03:21   1443s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:03:21   1443s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:03:21   1443s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:03:21   1443s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:03:21   1443s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:03:21   1443s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:03:21   1443s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:03:21   1443s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:03:21   1443s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:03:21   1443s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:03:21   1443s] (I)       Before initializing Early Global Route syMemory usage = 2790.6 MB
[08/28 00:03:21   1443s] (I)       Ndr track 0 does not exist
[08/28 00:03:21   1443s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:03:21   1443s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:03:21   1443s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:03:21   1443s] (I)       Site width          :   480  (dbu)
[08/28 00:03:21   1443s] (I)       Row height          :  3780  (dbu)
[08/28 00:03:21   1443s] (I)       GCell width         :  7560  (dbu)
[08/28 00:03:21   1443s] (I)       GCell height        :  7560  (dbu)
[08/28 00:03:21   1443s] (I)       Grid                :   244   244     4
[08/28 00:03:21   1443s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:03:21   1443s] (I)       Vertical capacity   :     0     0  7560     0
[08/28 00:03:21   1443s] (I)       Horizontal capacity :     0  7560     0  7560
[08/28 00:03:21   1443s] (I)       Default wire width  :   160   200   200   200
[08/28 00:03:21   1443s] (I)       Default wire space  :   180   210   210   210
[08/28 00:03:21   1443s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:03:21   1443s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:03:21   1443s] (I)       First track coord   :     0   240   480   240
[08/28 00:03:21   1443s] (I)       Num tracks per GCell: 22.24 18.00 15.75 18.00
[08/28 00:03:21   1443s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:03:21   1443s] (I)       Num of masks        :     1     1     1     1
[08/28 00:03:21   1443s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:03:21   1443s] (I)       --------------------------------------------------------
[08/28 00:03:21   1443s] 
[08/28 00:03:21   1443s] [NR-eGR] ============ Routing rule table ============
[08/28 00:03:21   1443s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/28 00:03:21   1443s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:03:21   1443s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:03:21   1443s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:03:21   1443s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:03:21   1443s] [NR-eGR] ========================================
[08/28 00:03:21   1443s] [NR-eGR] 
[08/28 00:03:21   1443s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:03:21   1443s] (I)       blocked tracks on layer2 : = 474378 / 1068964 (44.38%)
[08/28 00:03:21   1443s] (I)       blocked tracks on layer3 : = 404819 / 935252 (43.28%)
[08/28 00:03:21   1443s] (I)       blocked tracks on layer4 : = 419204 / 1068964 (39.22%)
[08/28 00:03:21   1443s] (I)       After initializing Early Global Route syMemory usage = 2790.6 MB
[08/28 00:03:21   1443s] (I)       Finished Loading and Dumping File ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       Reset routing kernel
[08/28 00:03:21   1443s] (I)       ============= Initialization =============
[08/28 00:03:21   1443s] (I)       numLocalWires=47358  numGlobalNetBranches=16808  numLocalNetBranches=6964
[08/28 00:03:21   1443s] (I)       totalPins=116880  totalGlobalPin=86689 (74.17%)
[08/28 00:03:21   1443s] (I)       Started Build MST ( Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       Generate topology with 8 threads
[08/28 00:03:21   1443s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2802.64 MB )
[08/28 00:03:21   1443s] (I)       total 2D Cap : 1870465 = (1320371 H, 550094 V)
[08/28 00:03:21   1443s] (I)       
[08/28 00:03:21   1443s] (I)       ============  Phase 1a Route ============
[08/28 00:03:21   1443s] (I)       Started Phase 1a ( Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       Started Pattern routing ( Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       Finished Pattern routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 42
[08/28 00:03:21   1443s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       Usage: 208365 = (105850 H, 102515 V) = (8.02% H, 18.64% V) = (8.002e+05um H, 7.750e+05um V)
[08/28 00:03:21   1443s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       
[08/28 00:03:21   1443s] (I)       ============  Phase 1b Route ============
[08/28 00:03:21   1443s] (I)       Started Phase 1b ( Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       Started Monotonic routing ( Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] (I)       Usage: 208518 = (105973 H, 102545 V) = (8.03% H, 18.64% V) = (8.012e+05um H, 7.752e+05um V)
[08/28 00:03:21   1443s] (I)       eGR overflow: 0.31% H + 1.33% V
[08/28 00:03:21   1443s] 
[08/28 00:03:21   1443s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2790.64 MB )
[08/28 00:03:21   1443s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.18% H + 0.72% V
[08/28 00:03:21   1443s] Finished Early Global Route rough congestion estimation: mem = 2790.6M
[08/28 00:03:21   1443s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.459, REAL:0.421, MEM:2790.6M
[08/28 00:03:21   1443s] earlyGlobalRoute rough estimation gcell size 2 row height
[08/28 00:03:21   1443s] OPERPROF: Starting CDPad at level 1, MEM:2790.6M
[08/28 00:03:21   1443s] CDPadU 0.776 -> 0.776. R=0.530, N=29994, GS=7.560
[08/28 00:03:21   1443s] OPERPROF: Finished CDPad at level 1, CPU:0.459, REAL:0.148, MEM:2790.6M
[08/28 00:03:22   1443s] no activity file in design. spp won't run.
[08/28 00:03:22   1443s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:03:22   1443s] no activity file in design. spp won't run.
[08/28 00:03:22   1444s] OPERPROF: Starting npPlace at level 1, MEM:2886.6M
[08/28 00:03:22   1444s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/28 00:03:22   1444s] No instances found in the vector
[08/28 00:03:22   1444s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2790.6M, DRC: 0)
[08/28 00:03:22   1444s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:03:24   1453s] OPERPROF: Finished npPlace at level 1, CPU:8.858, REAL:2.497, MEM:2911.6M
[08/28 00:03:24   1453s] no activity file in design. spp won't run.
[08/28 00:03:24   1453s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:03:24   1453s] no activity file in design. spp won't run.
[08/28 00:03:24   1453s] OPERPROF: Starting npPlace at level 1, MEM:2879.6M
[08/28 00:03:24   1453s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/28 00:03:24   1453s] No instances found in the vector
[08/28 00:03:24   1453s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2783.6M, DRC: 0)
[08/28 00:03:24   1453s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:03:41   1516s] Iteration 10: Total net bbox = 1.223e+06 (5.94e+05 6.29e+05)
[08/28 00:03:41   1516s]               Est.  stn bbox = 1.554e+06 (7.62e+05 7.92e+05)
[08/28 00:03:41   1516s]               cpu = 0:01:03 real = 0:00:17.0 mem = 3007.4M
[08/28 00:03:41   1516s] OPERPROF: Finished npPlace at level 1, CPU:63.295, REAL:16.081, MEM:2911.4M
[08/28 00:03:41   1516s] no activity file in design. spp won't run.
[08/28 00:03:41   1516s] NP #FI/FS/SF FL/PI: 8107/64/0 29994/0
[08/28 00:03:41   1516s] no activity file in design. spp won't run.
[08/28 00:03:41   1516s] OPERPROF: Starting npPlace at level 1, MEM:2879.4M
[08/28 00:03:41   1517s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/28 00:03:41   1517s] No instances found in the vector
[08/28 00:03:41   1517s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2783.4M, DRC: 0)
[08/28 00:03:41   1517s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:03:47   1542s] Iteration 11: Total net bbox = 1.274e+06 (6.16e+05 6.58e+05)
[08/28 00:03:47   1542s]               Est.  stn bbox = 1.604e+06 (7.83e+05 8.20e+05)
[08/28 00:03:47   1542s]               cpu = 0:00:25.6 real = 0:00:06.0 mem = 3012.4M
[08/28 00:03:47   1542s] OPERPROF: Finished npPlace at level 1, CPU:25.717, REAL:6.600, MEM:2916.4M
[08/28 00:03:47   1542s] Move report: Timing Driven Placement moves 29994 insts, mean move: 44.45 um, max move: 396.46 um
[08/28 00:03:47   1542s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/_1016_): (1480.32, 1478.22) --> (1288.06, 1274.02)
[08/28 00:03:47   1542s] no activity file in design. spp won't run.
[08/28 00:03:47   1542s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2788.4M
[08/28 00:03:47   1542s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2788.4M
[08/28 00:03:47   1542s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.012, REAL:0.012, MEM:2788.4M
[08/28 00:03:47   1542s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2788.4M
[08/28 00:03:47   1542s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:2788.4M
[08/28 00:03:47   1542s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.060, REAL:0.061, MEM:2788.4M
[08/28 00:03:47   1542s] 
[08/28 00:03:47   1542s] Finished Incremental Placement (cpu=0:06:05, real=0:01:35, mem=2788.4M)
[08/28 00:03:47   1542s] CongRepair sets shifter mode to gplace
[08/28 00:03:47   1542s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2788.4M
[08/28 00:03:47   1542s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2788.4M
[08/28 00:03:47   1542s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2788.4M
[08/28 00:03:47   1542s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:03:47   1542s] All LLGs are deleted
[08/28 00:03:47   1542s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2788.4M
[08/28 00:03:47   1542s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2788.4M
[08/28 00:03:47   1542s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2788.4M
[08/28 00:03:47   1542s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2788.4M
[08/28 00:03:47   1542s] Core basic site is CoreSite
[08/28 00:03:47   1542s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:03:48   1543s] Fast DP-INIT is on for default
[08/28 00:03:48   1543s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:03:48   1543s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.166, REAL:0.042, MEM:2788.4M
[08/28 00:03:48   1543s] OPERPROF:         Starting CMU at level 5, MEM:2788.4M
[08/28 00:03:48   1543s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.005, MEM:2788.4M
[08/28 00:03:48   1543s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.217, REAL:0.093, MEM:2788.4M
[08/28 00:03:48   1543s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2788.4MB).
[08/28 00:03:48   1543s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.279, REAL:0.155, MEM:2788.4M
[08/28 00:03:48   1543s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.279, REAL:0.156, MEM:2788.4M
[08/28 00:03:48   1543s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.5
[08/28 00:03:48   1543s] OPERPROF:   Starting RefinePlace at level 2, MEM:2788.4M
[08/28 00:03:48   1543s] *** Starting refinePlace (0:25:43 mem=2788.4M) ***
[08/28 00:03:48   1543s] Total net bbox length = 1.309e+06 (6.488e+05 6.599e+05) (ext = 3.814e+04)
[08/28 00:03:48   1543s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:03:48   1543s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2788.4M
[08/28 00:03:48   1543s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:2788.4M
[08/28 00:03:48   1543s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2788.4M
[08/28 00:03:48   1543s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:2788.4M
[08/28 00:03:48   1543s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2788.4M
[08/28 00:03:48   1543s] Starting refinePlace ...
[08/28 00:03:48   1543s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:03:48   1543s]    Spread Effort: high, standalone mode, useDDP on.
[08/28 00:03:48   1544s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=2788.4MB) @(0:25:43 - 0:25:44).
[08/28 00:03:48   1544s] Move report: preRPlace moves 29994 insts, mean move: 1.53 um, max move: 37.41 um
[08/28 00:03:48   1544s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_06634_): (549.22, 1310.39) --> (585.12, 1311.90)
[08/28 00:03:48   1544s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[08/28 00:03:48   1544s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:03:48   1544s] tweakage running in 8 threads.
[08/28 00:03:48   1544s] Placement tweakage begins.
[08/28 00:03:48   1544s] wire length = 1.687e+06
[08/28 00:03:50   1546s] wire length = 1.639e+06
[08/28 00:03:50   1546s] Placement tweakage ends.
[08/28 00:03:50   1546s] Move report: tweak moves 4151 insts, mean move: 5.59 um, max move: 36.48 um
[08/28 00:03:50   1546s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/_9598_): (1091.04, 930.12) --> (1127.52, 930.12)
[08/28 00:03:50   1546s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:02.0, mem=2803.3MB) @(0:25:44 - 0:25:47).
[08/28 00:03:50   1546s] 
[08/28 00:03:50   1546s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:03:51   1548s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:03:51   1548s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=2803.3MB) @(0:25:47 - 0:25:48).
[08/28 00:03:51   1548s] Move report: Detail placement moves 29994 insts, mean move: 2.21 um, max move: 47.01 um
[08/28 00:03:51   1548s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_06634_): (549.22, 1310.39) --> (594.72, 1311.90)
[08/28 00:03:51   1548s] 	Runtime: CPU: 0:00:05.0 REAL: 0:00:03.0 MEM: 2803.3MB
[08/28 00:03:51   1548s] Statistics of distance of Instance movement in refine placement:
[08/28 00:03:51   1548s]   maximum (X+Y) =        47.01 um
[08/28 00:03:51   1548s]   inst (i_croc_soc/i_croc/i_uart/_06634_) with max move: (549.219, 1310.39) -> (594.72, 1311.9)
[08/28 00:03:51   1548s]   mean    (X+Y) =         2.21 um
[08/28 00:03:51   1548s] Summary Report:
[08/28 00:03:51   1548s] Instances move: 29994 (out of 29994 movable)
[08/28 00:03:51   1548s] Instances flipped: 0
[08/28 00:03:51   1548s] Mean displacement: 2.21 um
[08/28 00:03:51   1548s] Max displacement: 47.01 um (Instance: i_croc_soc/i_croc/i_uart/_06634_) (549.219, 1310.39) -> (594.72, 1311.9)
[08/28 00:03:51   1548s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[08/28 00:03:51   1548s] Total instances moved : 29994
[08/28 00:03:51   1548s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.979, REAL:2.840, MEM:2803.3M
[08/28 00:03:51   1548s] Total net bbox length = 1.277e+06 (6.137e+05 6.632e+05) (ext = 3.798e+04)
[08/28 00:03:51   1548s] Runtime: CPU: 0:00:05.1 REAL: 0:00:03.0 MEM: 2803.3MB
[08/28 00:03:51   1548s] [CPU] RefinePlace/total (cpu=0:00:05.1, real=0:00:03.0, mem=2803.3MB) @(0:25:43 - 0:25:48).
[08/28 00:03:51   1548s] *** Finished refinePlace (0:25:48 mem=2803.3M) ***
[08/28 00:03:51   1548s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.5
[08/28 00:03:51   1548s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.108, REAL:2.970, MEM:2803.3M
[08/28 00:03:51   1548s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2803.3M
[08/28 00:03:51   1548s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.017, REAL:0.017, MEM:2803.3M
[08/28 00:03:51   1548s] All LLGs are deleted
[08/28 00:03:51   1548s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2803.3M
[08/28 00:03:51   1548s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2803.3M
[08/28 00:03:51   1548s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.449, REAL:3.164, MEM:2803.3M
[08/28 00:03:51   1548s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2803.3M
[08/28 00:03:51   1548s] Starting Early Global Route congestion estimation: mem = 2803.3M
[08/28 00:03:51   1548s] (I)       Started Loading and Dumping File ( Curr Mem: 2803.30 MB )
[08/28 00:03:51   1548s] (I)       Reading DB...
[08/28 00:03:51   1548s] (I)       Read data from FE... (mem=2803.3M)
[08/28 00:03:51   1548s] (I)       Read nodes and places... (mem=2803.3M)
[08/28 00:03:51   1548s] (I)       Done Read nodes and places (cpu=0.062s, mem=2803.3M)
[08/28 00:03:51   1548s] (I)       Read nets... (mem=2803.3M)
[08/28 00:03:51   1548s] (I)       Done Read nets (cpu=0.120s, mem=2803.3M)
[08/28 00:03:51   1548s] (I)       Done Read data from FE (cpu=0.181s, mem=2803.3M)
[08/28 00:03:51   1548s] (I)       before initializing RouteDB syMemory usage = 2803.3 MB
[08/28 00:03:51   1548s] (I)       == Non-default Options ==
[08/28 00:03:51   1548s] (I)       Maximum routing layer                              : 4
[08/28 00:03:51   1548s] (I)       Number threads                                     : 8
[08/28 00:03:51   1548s] (I)       Use non-blocking free Dbs wires                    : false
[08/28 00:03:51   1548s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:03:51   1548s] (I)       Use row-based GCell size
[08/28 00:03:51   1548s] (I)       GCell unit size  : 3780
[08/28 00:03:51   1548s] (I)       GCell multiplier : 1
[08/28 00:03:51   1548s] (I)       build grid graph
[08/28 00:03:51   1548s] (I)       build grid graph start
[08/28 00:03:51   1548s] [NR-eGR] Track table information for default rule: 
[08/28 00:03:51   1548s] [NR-eGR] Metal1 has no routable track
[08/28 00:03:51   1548s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:03:51   1548s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:03:51   1548s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:03:51   1548s] (I)       build grid graph end
[08/28 00:03:51   1548s] (I)       ===========================================================================
[08/28 00:03:51   1548s] (I)       == Report All Rule Vias ==
[08/28 00:03:51   1548s] (I)       ===========================================================================
[08/28 00:03:51   1548s] (I)        Via Rule : (Default)
[08/28 00:03:51   1548s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:03:51   1548s] (I)       ---------------------------------------------------------------------------
[08/28 00:03:51   1548s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:03:51   1548s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:03:51   1548s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:03:51   1548s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:03:51   1548s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:03:51   1548s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:03:51   1548s] (I)       ===========================================================================
[08/28 00:03:51   1548s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2803.30 MB )
[08/28 00:03:51   1548s] (I)       Num PG vias on layer 2 : 0
[08/28 00:03:51   1548s] (I)       Num PG vias on layer 3 : 0
[08/28 00:03:51   1548s] (I)       Num PG vias on layer 4 : 0
[08/28 00:03:51   1548s] [NR-eGR] Read 74957 PG shapes
[08/28 00:03:51   1548s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:51   1548s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:03:51   1548s] [NR-eGR] #Instance Blockages : 6997
[08/28 00:03:51   1548s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:03:51   1548s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:03:51   1548s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:03:51   1548s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:03:51   1548s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:03:51   1548s] (I)       readDataFromPlaceDB
[08/28 00:03:51   1548s] (I)       Read net information..
[08/28 00:03:51   1548s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/28 00:03:51   1548s] (I)       Read testcase time = 0.011 seconds
[08/28 00:03:51   1548s] 
[08/28 00:03:51   1548s] (I)       early_global_route_priority property id does not exist.
[08/28 00:03:51   1548s] (I)       Start initializing grid graph
[08/28 00:03:51   1548s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:03:51   1548s] (I)       End initializing grid graph
[08/28 00:03:51   1548s] (I)       Model blockages into capacity
[08/28 00:03:51   1548s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/28 00:03:51   1548s] (I)       Started Modeling ( Curr Mem: 2803.30 MB )
[08/28 00:03:51   1548s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/28 00:03:51   1548s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:03:51   1548s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:03:51   1548s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:51   1548s] (I)       -- layer congestion ratio --
[08/28 00:03:51   1548s] (I)       Layer 1 : 0.100000
[08/28 00:03:51   1548s] (I)       Layer 2 : 0.700000
[08/28 00:03:51   1548s] (I)       Layer 3 : 0.700000
[08/28 00:03:51   1548s] (I)       Layer 4 : 0.700000
[08/28 00:03:51   1548s] (I)       ----------------------------
[08/28 00:03:51   1548s] (I)       Number of ignored nets = 48
[08/28 00:03:51   1548s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:03:51   1548s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:03:51   1548s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:03:51   1548s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:03:51   1548s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:03:51   1548s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:03:51   1548s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:03:51   1548s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:03:51   1548s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:03:51   1548s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:03:51   1548s] (I)       Before initializing Early Global Route syMemory usage = 2803.3 MB
[08/28 00:03:51   1548s] (I)       Ndr track 0 does not exist
[08/28 00:03:51   1548s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:03:51   1548s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:03:51   1548s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:03:51   1548s] (I)       Site width          :   480  (dbu)
[08/28 00:03:51   1548s] (I)       Row height          :  3780  (dbu)
[08/28 00:03:51   1548s] (I)       GCell width         :  3780  (dbu)
[08/28 00:03:51   1548s] (I)       GCell height        :  3780  (dbu)
[08/28 00:03:51   1548s] (I)       Grid                :   487   487     4
[08/28 00:03:51   1548s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:03:51   1548s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:03:51   1548s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:03:51   1548s] (I)       Default wire width  :   160   200   200   200
[08/28 00:03:51   1548s] (I)       Default wire space  :   180   210   210   210
[08/28 00:03:51   1548s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:03:51   1548s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:03:51   1548s] (I)       First track coord   :     0   240   480   240
[08/28 00:03:51   1548s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:03:51   1548s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:03:51   1548s] (I)       Num of masks        :     1     1     1     1
[08/28 00:03:51   1548s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:03:51   1548s] (I)       --------------------------------------------------------
[08/28 00:03:51   1548s] 
[08/28 00:03:51   1548s] [NR-eGR] ============ Routing rule table ============
[08/28 00:03:51   1548s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/28 00:03:51   1548s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:03:51   1548s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:03:51   1548s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:03:51   1548s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:03:51   1548s] [NR-eGR] ========================================
[08/28 00:03:51   1548s] [NR-eGR] 
[08/28 00:03:51   1548s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:03:51   1548s] (I)       blocked tracks on layer2 : = 875035 / 2133547 (41.01%)
[08/28 00:03:51   1548s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:03:51   1548s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:03:51   1548s] (I)       After initializing Early Global Route syMemory usage = 2803.3 MB
[08/28 00:03:51   1548s] (I)       Finished Loading and Dumping File ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:51   1548s] (I)       Reset routing kernel
[08/28 00:03:51   1548s] (I)       Started Global Routing ( Curr Mem: 2803.30 MB )
[08/28 00:03:51   1548s] (I)       ============= Initialization =============
[08/28 00:03:51   1548s] (I)       totalPins=116880  totalGlobalPin=114993 (98.39%)
[08/28 00:03:51   1548s] (I)       Started Net group 1 ( Curr Mem: 2803.30 MB )
[08/28 00:03:51   1548s] (I)       Started Build MST ( Curr Mem: 2803.30 MB )
[08/28 00:03:51   1548s] (I)       Generate topology with 8 threads
[08/28 00:03:51   1548s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 2815.30 MB )
[08/28 00:03:51   1548s] (I)       total 2D Cap : 3730175 = (2633667 H, 1096508 V)
[08/28 00:03:51   1548s] [NR-eGR] Layer group 1: route 30162 net(s) in layer range [2, 4]
[08/28 00:03:51   1548s] (I)       
[08/28 00:03:51   1548s] (I)       ============  Phase 1a Route ============
[08/28 00:03:51   1548s] (I)       Started Phase 1a ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1548s] (I)       Started Pattern routing ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1548s] (I)       Finished Pattern routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1548s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1548s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 280
[08/28 00:03:51   1548s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1548s] (I)       Usage: 440792 = (222169 H, 218623 V) = (8.44% H, 19.94% V) = (8.398e+05um H, 8.264e+05um V)
[08/28 00:03:51   1548s] (I)       Finished Phase 1a ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1548s] (I)       
[08/28 00:03:51   1548s] (I)       ============  Phase 1b Route ============
[08/28 00:03:51   1548s] (I)       Started Phase 1b ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1548s] (I)       Started Monotonic routing ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Usage: 441725 = (222804 H, 218921 V) = (8.46% H, 19.97% V) = (8.422e+05um H, 8.275e+05um V)
[08/28 00:03:51   1549s] (I)       Overflow of layer group 1: 0.80% H + 2.87% V. EstWL: 1.669720e+06um
[08/28 00:03:51   1549s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       
[08/28 00:03:51   1549s] (I)       ============  Phase 1c Route ============
[08/28 00:03:51   1549s] (I)       Started Phase 1c ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Started Two level routing ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Level2 Grid: 98 x 98
[08/28 00:03:51   1549s] (I)       Started Two Level Routing ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Usage: 443715 = (224432 H, 219283 V) = (8.52% H, 20.00% V) = (8.484e+05um H, 8.289e+05um V)
[08/28 00:03:51   1549s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       
[08/28 00:03:51   1549s] (I)       ============  Phase 1d Route ============
[08/28 00:03:51   1549s] (I)       Started Phase 1d ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Started Detoured routing ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Finished Detoured routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Usage: 443834 = (224480 H, 219354 V) = (8.52% H, 20.00% V) = (8.485e+05um H, 8.292e+05um V)
[08/28 00:03:51   1549s] (I)       Finished Phase 1d ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       
[08/28 00:03:51   1549s] (I)       ============  Phase 1e Route ============
[08/28 00:03:51   1549s] (I)       Started Phase 1e ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Started Route legalization ( Curr Mem: 2807.30 MB )
[08/28 00:03:51   1549s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2807.30 MB )
[08/28 00:03:52   1549s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:52   1549s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:52   1549s] (I)       Usage: 443834 = (224480 H, 219354 V) = (8.52% H, 20.00% V) = (8.485e+05um H, 8.292e+05um V)
[08/28 00:03:52   1549s] [NR-eGR] Early Global Route overflow of layer group 1: 0.31% H + 2.05% V. EstWL: 1.677693e+06um
[08/28 00:03:52   1549s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:52   1549s] (I)       Started Layer assignment ( Curr Mem: 2807.30 MB )
[08/28 00:03:52   1549s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2807.30 MB )
[08/28 00:03:52   1549s] (I)       Running layer assignment with 8 threads
[08/28 00:03:52   1549s] (I)       Finished Layer assignment ( CPU: 0.68 sec, Real: 0.22 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:52   1549s] (I)       Finished Net group 1 ( CPU: 1.28 sec, Real: 0.78 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:52   1549s] (I)       
[08/28 00:03:52   1549s] (I)       ============  Phase 1l Route ============
[08/28 00:03:52   1549s] (I)       Started Phase 1l ( Curr Mem: 2803.30 MB )
[08/28 00:03:52   1549s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:52   1549s] (I)       
[08/28 00:03:52   1549s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:03:52   1549s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:03:52   1549s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:03:52   1549s] [NR-eGR]       Layer              (1-5)            (6-11)           (12-16)           (17-22)    OverCon 
[08/28 00:03:52   1549s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:03:52   1549s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:03:52   1549s] [NR-eGR]  Metal2  (2)       297( 0.18%)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.19%) 
[08/28 00:03:52   1549s] [NR-eGR]  Metal3  (3)      2271( 1.41%)        70( 0.04%)        28( 0.02%)        38( 0.02%)   ( 1.49%) 
[08/28 00:03:52   1549s] [NR-eGR]  Metal4  (4)        71( 0.04%)        21( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[08/28 00:03:52   1549s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:03:52   1549s] [NR-eGR] Total             2639( 0.55%)       100( 0.02%)        28( 0.01%)        38( 0.01%)   ( 0.58%) 
[08/28 00:03:52   1549s] [NR-eGR] 
[08/28 00:03:52   1549s] (I)       Finished Global Routing ( CPU: 1.31 sec, Real: 0.81 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:52   1549s] (I)       total 2D Cap : 3750423 = (2652226 H, 1098197 V)
[08/28 00:03:52   1549s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 1.50% V
[08/28 00:03:52   1549s] [NR-eGR] Overflow after Early Global Route 0.19% H + 1.93% V
[08/28 00:03:52   1549s] Early Global Route congestion estimation runtime: 1.66 seconds, mem = 2803.3M
[08/28 00:03:52   1549s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.665, REAL:1.169, MEM:2803.3M
[08/28 00:03:52   1549s] OPERPROF: Starting HotSpotCal at level 1, MEM:2803.3M
[08/28 00:03:52   1549s] [hotspot] +------------+---------------+---------------+
[08/28 00:03:52   1549s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:03:52   1549s] [hotspot] +------------+---------------+---------------+
[08/28 00:03:52   1549s] [hotspot] | normalized |         12.39 |         37.64 |
[08/28 00:03:52   1549s] [hotspot] +------------+---------------+---------------+
[08/28 00:03:52   1549s] Local HotSpot Analysis: normalized max congestion hotspot area = 12.39, normalized total congestion hotspot area = 37.64 (area is in unit of 4 std-cell row bins)
[08/28 00:03:52   1549s] [hotspot] max/total 12.39/37.64, big hotspot (>10) total 10.82
[08/28 00:03:52   1549s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:03:52   1549s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:03:52   1549s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:03:52   1549s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:03:52   1549s] [hotspot] |  1  |   605.04   605.04   665.52   665.52 |        9.57   |
[08/28 00:03:52   1549s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:03:52   1549s] [hotspot] |  2  |  1179.60  1028.40  1240.08  1088.88 |        4.66   |
[08/28 00:03:52   1549s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:03:52   1549s] [hotspot] |  3  |   846.96   877.20   907.44   937.68 |        4.00   |
[08/28 00:03:52   1549s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:03:52   1549s] [hotspot] |  4  |   484.08   846.96   544.56   907.44 |        3.80   |
[08/28 00:03:52   1549s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:03:52   1549s] [hotspot] |  5  |  1058.64   877.20  1119.12   937.68 |        2.10   |
[08/28 00:03:52   1549s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:03:52   1549s] Top 5 hotspots total area: 24.13
[08/28 00:03:52   1549s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.014, MEM:2803.3M
[08/28 00:03:52   1549s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2803.3M
[08/28 00:03:52   1549s] Starting Early Global Route wiring: mem = 2803.3M
[08/28 00:03:52   1549s] (I)       ============= track Assignment ============
[08/28 00:03:52   1549s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2803.30 MB )
[08/28 00:03:52   1550s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:52   1550s] (I)       Started Track Assignment ( Curr Mem: 2803.30 MB )
[08/28 00:03:52   1550s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/28 00:03:52   1550s] (I)       Running track assignment with 8 threads
[08/28 00:03:52   1550s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:52   1550s] (I)       Run Multi-thread track assignment
[08/28 00:03:52   1550s] (I)       Finished Track Assignment ( CPU: 0.93 sec, Real: 0.15 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:52   1550s] [NR-eGR] Started Export DB wires ( Curr Mem: 2803.30 MB )
[08/28 00:03:52   1550s] [NR-eGR] Started Export all nets ( Curr Mem: 2803.30 MB )
[08/28 00:03:52   1551s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:52   1551s] [NR-eGR] Started Set wire vias ( Curr Mem: 2803.30 MB )
[08/28 00:03:52   1551s] [NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:52   1551s] [NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2803.30 MB )
[08/28 00:03:52   1551s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:03:52   1551s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 110787
[08/28 00:03:52   1551s] [NR-eGR] Metal2  (2H) length: 5.813942e+05um, number of vias: 192854
[08/28 00:03:52   1551s] [NR-eGR] Metal3  (3V) length: 8.525539e+05um, number of vias: 11235
[08/28 00:03:52   1551s] [NR-eGR] Metal4  (4H) length: 3.145343e+05um, number of vias: 0
[08/28 00:03:52   1551s] [NR-eGR] Total length: 1.748482e+06um, number of vias: 314876
[08/28 00:03:52   1551s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:03:52   1551s] [NR-eGR] Total eGR-routed clock nets wire length: 5.607106e+04um 
[08/28 00:03:52   1551s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:03:52   1551s] Early Global Route wiring runtime: 1.24 seconds, mem = 2803.3M
[08/28 00:03:52   1551s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.244, REAL:0.398, MEM:2803.3M
[08/28 00:03:52   1551s] 0 delay mode for cte disabled.
[08/28 00:03:52   1551s] SKP cleared!
[08/28 00:03:52   1551s] 
[08/28 00:03:52   1551s] *** Finished incrementalPlace (cpu=0:11:53, real=0:03:14)***
[08/28 00:03:52   1551s] Tdgp not successfully inited but do clear! skip clearing
[08/28 00:03:52   1551s] **placeDesign ... cpu = 0:20:54, real = 0: 5:46, mem = 2354.3M **
[08/28 00:03:52   1551s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/28 00:03:52   1551s] Source post-place script: /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[08/28 00:03:52   1551s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/28 00:03:52   1551s] #% Begin save design ... (date=08/28 00:03:52, mem=1687.1M)
[08/28 00:03:52   1551s] % Begin Save ccopt configuration ... (date=08/28 00:03:52, mem=1687.1M)
[08/28 00:03:53   1551s] % End Save ccopt configuration ... (date=08/28 00:03:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=1687.1M, current mem=1687.1M)
[08/28 00:03:53   1551s] % Begin Save netlist data ... (date=08/28 00:03:53, mem=1687.1M)
[08/28 00:03:53   1551s] Writing Binary DB to SAVED/02_place_opt_placeOnly.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[08/28 00:03:53   1551s] % End Save netlist data ... (date=08/28 00:03:53, total cpu=0:00:00.2, real=0:00:00.0, peak res=1687.1M, current mem=1683.3M)
[08/28 00:03:53   1551s] Saving symbol-table file in separate thread ...
[08/28 00:03:53   1551s] Saving congestion map file in separate thread ...
[08/28 00:03:53   1551s] Saving congestion map file SAVED/02_place_opt_placeOnly.invs.dat.tmp/croc_chip.route.congmap.gz ...
[08/28 00:03:53   1551s] % Begin Save AAE data ... (date=08/28 00:03:53, mem=1683.6M)
[08/28 00:03:53   1551s] Saving AAE Data ...
[08/28 00:03:53   1551s] % End Save AAE data ... (date=08/28 00:03:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1683.6M, current mem=1683.6M)
[08/28 00:03:53   1552s] Saving preference file SAVED/02_place_opt_placeOnly.invs.dat.tmp/gui.pref.tcl ...
[08/28 00:03:53   1552s] Saving mode setting ...
[08/28 00:03:53   1552s] Saving global file ...
[08/28 00:03:53   1552s] Saving Drc markers ...
[08/28 00:03:53   1552s] ... 1004 markers are saved ...
[08/28 00:03:53   1552s] ... 0 geometry drc markers are saved ...
[08/28 00:03:53   1552s] ... 0 antenna drc markers are saved ...
[08/28 00:03:53   1552s] Saving special route data file in separate thread ...
[08/28 00:03:53   1552s] Saving PG file in separate thread ...
[08/28 00:03:53   1552s] Saving placement file in separate thread ...
[08/28 00:03:53   1552s] Saving route file in separate thread ...
[08/28 00:03:53   1552s] Saving property file in separate thread ...
[08/28 00:03:53   1552s] Saving PG file SAVED/02_place_opt_placeOnly.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Aug 28 00:03:53 2025)
[08/28 00:03:53   1552s] Saving property file SAVED/02_place_opt_placeOnly.invs.dat.tmp/croc_chip.prop
[08/28 00:03:53   1552s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/28 00:03:53   1552s] Save Adaptive View Pruning View Names to Binary file
[08/28 00:03:53   1552s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2419.8M) ***
[08/28 00:03:53   1552s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2419.8M) ***
[08/28 00:03:53   1552s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:03:53   1552s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=2411.8M) ***
[08/28 00:03:53   1552s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:03:53   1552s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:03:54   1552s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=2395.8M) ***
[08/28 00:03:54   1552s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[08/28 00:03:54   1552s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:03:54   1552s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:03:54   1552s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:03:54   1552s] % Begin Save power constraints data ... (date=08/28 00:03:54, mem=1685.6M)
[08/28 00:03:54   1552s] % End Save power constraints data ... (date=08/28 00:03:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1685.6M, current mem=1685.6M)
[08/28 00:03:59   1556s] Generated self-contained design 02_place_opt_placeOnly.invs.dat.tmp
[08/28 00:03:59   1556s] #% End save design ... (date=08/28 00:03:59, total cpu=0:00:05.5, real=0:00:07.0, peak res=1687.1M, current mem=1685.8M)
[08/28 00:03:59   1556s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/28 00:03:59   1556s] #optDebug: fT-S <1 2 3 1 0>
[08/28 00:03:59   1557s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:03:59   1557s] All LLGs are deleted
[08/28 00:03:59   1557s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2354.8M
[08/28 00:03:59   1557s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2354.8M
[08/28 00:03:59   1557s] Start to check current routing status for nets...
[08/28 00:03:59   1557s] All nets are already routed correctly.
[08/28 00:03:59   1557s] End to check current routing status for nets (mem=2354.8M)
[08/28 00:03:59   1557s] Extraction called for design 'croc_chip' of instances=38165 and nets=36036 using extraction engine 'preRoute' .
[08/28 00:03:59   1557s] PreRoute RC Extraction called for design croc_chip.
[08/28 00:03:59   1557s] RC Extraction called in multi-corner(1) mode.
[08/28 00:03:59   1557s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/28 00:03:59   1557s] Type 'man IMPEXT-6197' for more detail.
[08/28 00:03:59   1557s] RCMode: PreRoute
[08/28 00:03:59   1557s]       RC Corner Indexes            0   
[08/28 00:03:59   1557s] Capacitance Scaling Factor   : 1.00000 
[08/28 00:03:59   1557s] Resistance Scaling Factor    : 1.00000 
[08/28 00:03:59   1557s] Clock Cap. Scaling Factor    : 1.00000 
[08/28 00:03:59   1557s] Clock Res. Scaling Factor    : 1.00000 
[08/28 00:03:59   1557s] Shrink Factor                : 1.00000
[08/28 00:03:59   1557s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/28 00:03:59   1557s] LayerId::1 widthSet size::1
[08/28 00:03:59   1557s] LayerId::2 widthSet size::1
[08/28 00:03:59   1557s] LayerId::3 widthSet size::1
[08/28 00:03:59   1557s] LayerId::4 widthSet size::1
[08/28 00:03:59   1557s] LayerId::5 widthSet size::1
[08/28 00:03:59   1557s] LayerId::6 widthSet size::1
[08/28 00:03:59   1557s] LayerId::7 widthSet size::1
[08/28 00:03:59   1557s] Updating RC grid for preRoute extraction ...
[08/28 00:03:59   1557s] Initializing multi-corner resistance tables ...
[08/28 00:03:59   1557s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:03:59   1557s] {RT default_rc_corner 0 4 4 0}
[08/28 00:03:59   1557s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296307 ; uaWl: 1.000000 ; uaWlH: 0.179890 ; aWlH: 0.000000 ; Pmax: 0.828900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/28 00:04:00   1557s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2354.824M)
[08/28 00:04:00   1557s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2354.8M
[08/28 00:04:00   1557s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2354.8M
[08/28 00:04:00   1558s] Fast DP-INIT is on for default
[08/28 00:04:00   1558s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.213, REAL:0.053, MEM:2354.8M
[08/28 00:04:00   1558s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.239, REAL:0.080, MEM:2354.8M
[08/28 00:04:00   1558s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2354.8M
[08/28 00:04:00   1558s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2354.8M
[08/28 00:04:00   1558s] Starting delay calculation for Setup views
[08/28 00:04:00   1558s] #################################################################################
[08/28 00:04:00   1558s] # Design Stage: PreRoute
[08/28 00:04:00   1558s] # Design Name: croc_chip
[08/28 00:04:00   1558s] # Design Mode: 130nm
[08/28 00:04:00   1558s] # Analysis Mode: MMMC OCV 
[08/28 00:04:00   1558s] # Parasitics Mode: No SPEF/RCDB
[08/28 00:04:00   1558s] # Signoff Settings: SI Off 
[08/28 00:04:00   1558s] #################################################################################
[08/28 00:04:01   1560s] Topological Sorting (REAL = 0:00:01.0, MEM = 2456.3M, InitMEM = 2451.7M)
[08/28 00:04:01   1560s] Calculate early delays in OCV mode...
[08/28 00:04:01   1560s] Calculate late delays in OCV mode...
[08/28 00:04:01   1560s] Start delay calculation (fullDC) (8 T). (MEM=2456.31)
[08/28 00:04:01   1560s] End AAE Lib Interpolated Model. (MEM=2481.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:04:01   1562s] Type 'man IMPESI-3194' for more detail.
[08/28 00:04:01   1562s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:04:01   1562s] Type 'man IMPESI-3199' for more detail.
[08/28 00:04:02   1568s] Total number of fetched objects 35533
[08/28 00:04:02   1569s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/28 00:04:02   1569s] End delay calculation. (MEM=2849.83 CPU=0:00:06.7 REAL=0:00:01.0)
[08/28 00:04:02   1569s] End delay calculation (fullDC). (MEM=2849.83 CPU=0:00:08.6 REAL=0:00:01.0)
[08/28 00:04:02   1569s] *** CDM Built up (cpu=0:00:10.8  real=0:00:02.0  mem= 2849.8M) ***
[08/28 00:04:03   1570s] *** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:03.0 totSessionCpu=0:26:10 mem=2849.8M)
[08/28 00:04:04   1575s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -57.396 | -57.396 | -0.610  | -34.937 |   N/A   |  6.769  | -15.393 | -38.333 |
|           TNS (ns):|-1.53e+05|-1.43e+05| -15.783 | -51.964 |   N/A   |  0.000  | -3869.2 | -9844.6 |
|    Violating Paths:|  5009   |  4673   |   32    |   26    |   N/A   |    0    |  1177   |   278   |
|          All Paths:|  10659  |  10091  |   262   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    262 (262)     |  -38.283   |    304 (304)     |
|   max_tran     |   5880 (41006)   |  -22.360   |   5939 (41186)   |
|   max_fanout   |    976 (976)     |   -4912    |    979 (979)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.994%
Routing Overflow: 0.19% H and 1.93% V
------------------------------------------------------------
Reported timing to dir ./rpt/02_place_opt/02_place_opt_setup_placeOnly
[08/28 00:04:04   1575s] Total CPU time: 18.32 sec
[08/28 00:04:04   1575s] Total Real time: 5.0 sec
[08/28 00:04:04   1575s] Total Memory Usage: 2497.59375 Mbytes
[08/28 00:04:04   1575s] VSMManager cleared!
[08/28 00:04:04   1575s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1869.5M, totSessionCpu=0:26:15 **
[08/28 00:04:04   1575s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/28 00:04:04   1575s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:04   1575s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:04   1575s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:04   1575s] OPERPROF: Starting DPlace-Init at level 1, MEM:2497.6M
[08/28 00:04:04   1575s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:04:04   1575s] All LLGs are deleted
[08/28 00:04:04   1575s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2497.6M
[08/28 00:04:04   1575s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2497.6M
[08/28 00:04:04   1575s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2497.6M
[08/28 00:04:04   1575s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2497.6M
[08/28 00:04:04   1575s] Core basic site is CoreSite
[08/28 00:04:04   1575s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:04:04   1575s] Fast DP-INIT is on for default
[08/28 00:04:04   1575s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:04:04   1575s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.178, REAL:0.048, MEM:2499.1M
[08/28 00:04:04   1575s] OPERPROF:     Starting CMU at level 3, MEM:2499.1M
[08/28 00:04:04   1575s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2499.1M
[08/28 00:04:04   1575s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.206, REAL:0.076, MEM:2499.1M
[08/28 00:04:04   1575s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2499.1MB).
[08/28 00:04:04   1575s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.131, MEM:2499.1M
[08/28 00:04:04   1575s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:04   1575s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:04   1575s] 
[08/28 00:04:04   1575s] Creating Lib Analyzer ...
[08/28 00:04:04   1575s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:04   1575s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:04:04   1575s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:04:04   1575s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:04:04   1575s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:04:04   1575s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:04:04   1575s] 
[08/28 00:04:04   1575s] {RT default_rc_corner 0 4 4 0}
[08/28 00:04:05   1576s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:16 mem=2499.1M
[08/28 00:04:05   1576s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:16 mem=2499.1M
[08/28 00:04:05   1576s] Creating Lib Analyzer, finished. 
[08/28 00:04:05   1576s] #optDebug: fT-S <1 2 3 1 0>
[08/28 00:04:05   1576s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1840.5M, totSessionCpu=0:26:16 **
[08/28 00:04:05   1576s] *** optDesign -preCTS ***
[08/28 00:04:05   1576s] DRC Margin: user margin 0.0; extra margin 0.2
[08/28 00:04:05   1576s] Setup Target Slack: user slack 0; extra slack 0.0
[08/28 00:04:05   1576s] Hold Target Slack: user slack 0
[08/28 00:04:05   1576s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2475.1M
[08/28 00:04:05   1576s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.032, MEM:2475.1M
[08/28 00:04:05   1576s] Multi-VT timing optimization disabled based on library information.
[08/28 00:04:05   1576s] Deleting Cell Server ...
[08/28 00:04:05   1576s] Deleting Lib Analyzer.
[08/28 00:04:05   1576s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:04:05   1576s] Summary for sequential cells identification: 
[08/28 00:04:05   1576s]   Identified SBFF number: 3
[08/28 00:04:05   1576s]   Identified MBFF number: 0
[08/28 00:04:05   1576s]   Identified SB Latch number: 0
[08/28 00:04:05   1576s]   Identified MB Latch number: 0
[08/28 00:04:05   1576s]   Not identified SBFF number: 0
[08/28 00:04:05   1576s]   Not identified MBFF number: 0
[08/28 00:04:05   1576s]   Not identified SB Latch number: 0
[08/28 00:04:05   1576s]   Not identified MB Latch number: 0
[08/28 00:04:05   1576s]   Number of sequential cells which are not FFs: 7
[08/28 00:04:05   1576s]  Visiting view : func_view_wc
[08/28 00:04:05   1576s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[08/28 00:04:05   1576s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:04:05   1576s]  Visiting view : func_view_bc
[08/28 00:04:05   1576s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[08/28 00:04:05   1576s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:04:05   1576s]  Setting StdDelay to 38.40
[08/28 00:04:05   1576s] Creating Cell Server, finished. 
[08/28 00:04:05   1576s] 
[08/28 00:04:05   1576s] Deleting Cell Server ...
[08/28 00:04:05   1576s] 
[08/28 00:04:05   1576s] Creating Lib Analyzer ...
[08/28 00:04:05   1576s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:04:05   1576s] Summary for sequential cells identification: 
[08/28 00:04:05   1576s]   Identified SBFF number: 3
[08/28 00:04:05   1576s]   Identified MBFF number: 0
[08/28 00:04:05   1576s]   Identified SB Latch number: 0
[08/28 00:04:05   1576s]   Identified MB Latch number: 0
[08/28 00:04:05   1576s]   Not identified SBFF number: 0
[08/28 00:04:05   1576s]   Not identified MBFF number: 0
[08/28 00:04:05   1576s]   Not identified SB Latch number: 0
[08/28 00:04:05   1576s]   Not identified MB Latch number: 0
[08/28 00:04:05   1576s]   Number of sequential cells which are not FFs: 7
[08/28 00:04:05   1576s]  Visiting view : func_view_wc
[08/28 00:04:05   1576s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[08/28 00:04:05   1576s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:04:05   1576s]  Visiting view : func_view_bc
[08/28 00:04:05   1576s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[08/28 00:04:05   1576s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:04:05   1576s]  Setting StdDelay to 38.40
[08/28 00:04:05   1576s] Creating Cell Server, finished. 
[08/28 00:04:05   1576s] 
[08/28 00:04:05   1576s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:05   1576s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:04:05   1576s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:04:05   1576s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:04:05   1576s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:04:05   1576s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:04:05   1576s] 
[08/28 00:04:05   1576s] {RT default_rc_corner 0 4 4 0}
[08/28 00:04:05   1576s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:17 mem=2475.1M
[08/28 00:04:05   1576s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:17 mem=2475.1M
[08/28 00:04:05   1576s] Creating Lib Analyzer, finished. 
[08/28 00:04:05   1576s] All LLGs are deleted
[08/28 00:04:05   1576s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2475.1M
[08/28 00:04:05   1576s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2475.1M
[08/28 00:04:06   1576s] ### Creating LA Mngr. totSessionCpu=0:26:17 mem=2475.1M
[08/28 00:04:06   1576s] ### Creating LA Mngr, finished. totSessionCpu=0:26:17 mem=2475.1M
[08/28 00:04:06   1576s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2475.07 MB )
[08/28 00:04:06   1576s] (I)       Started Loading and Dumping File ( Curr Mem: 2475.07 MB )
[08/28 00:04:06   1576s] (I)       Reading DB...
[08/28 00:04:06   1576s] (I)       Read data from FE... (mem=2475.1M)
[08/28 00:04:06   1576s] (I)       Read nodes and places... (mem=2475.1M)
[08/28 00:04:06   1576s] (I)       Done Read nodes and places (cpu=0.051s, mem=2489.9M)
[08/28 00:04:06   1576s] (I)       Read nets... (mem=2489.9M)
[08/28 00:04:06   1577s] (I)       Done Read nets (cpu=0.119s, mem=2492.4M)
[08/28 00:04:06   1577s] (I)       Done Read data from FE (cpu=0.170s, mem=2492.4M)
[08/28 00:04:06   1577s] (I)       before initializing RouteDB syMemory usage = 2492.4 MB
[08/28 00:04:06   1577s] (I)       == Non-default Options ==
[08/28 00:04:06   1577s] (I)       Maximum routing layer                              : 4
[08/28 00:04:06   1577s] (I)       Spread congestion away from blockages              : true
[08/28 00:04:06   1577s] (I)       Number threads                                     : 8
[08/28 00:04:06   1577s] (I)       Overflow penalty cost                              : 10
[08/28 00:04:06   1577s] (I)       Source-to-sink ratio                               : 0.300000
[08/28 00:04:06   1577s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:04:06   1577s] (I)       Use row-based GCell size
[08/28 00:04:06   1577s] (I)       GCell unit size  : 3780
[08/28 00:04:06   1577s] (I)       GCell multiplier : 1
[08/28 00:04:06   1577s] (I)       build grid graph
[08/28 00:04:06   1577s] (I)       build grid graph start
[08/28 00:04:06   1577s] [NR-eGR] Track table information for default rule: 
[08/28 00:04:06   1577s] [NR-eGR] Metal1 has no routable track
[08/28 00:04:06   1577s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:04:06   1577s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:04:06   1577s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:04:06   1577s] (I)       build grid graph end
[08/28 00:04:06   1577s] (I)       ===========================================================================
[08/28 00:04:06   1577s] (I)       == Report All Rule Vias ==
[08/28 00:04:06   1577s] (I)       ===========================================================================
[08/28 00:04:06   1577s] (I)        Via Rule : (Default)
[08/28 00:04:06   1577s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:04:06   1577s] (I)       ---------------------------------------------------------------------------
[08/28 00:04:06   1577s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:04:06   1577s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:04:06   1577s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:04:06   1577s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:04:06   1577s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:04:06   1577s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:04:06   1577s] (I)       ===========================================================================
[08/28 00:04:06   1577s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2492.45 MB )
[08/28 00:04:06   1577s] (I)       Num PG vias on layer 2 : 0
[08/28 00:04:06   1577s] (I)       Num PG vias on layer 3 : 0
[08/28 00:04:06   1577s] (I)       Num PG vias on layer 4 : 0
[08/28 00:04:06   1577s] [NR-eGR] Read 74957 PG shapes
[08/28 00:04:06   1577s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2494.95 MB )
[08/28 00:04:06   1577s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:04:06   1577s] [NR-eGR] #Instance Blockages : 6997
[08/28 00:04:06   1577s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:04:06   1577s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:04:06   1577s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:04:06   1577s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:04:06   1577s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:04:06   1577s] (I)       readDataFromPlaceDB
[08/28 00:04:06   1577s] (I)       Read net information..
[08/28 00:04:06   1577s] [NR-eGR] Read numTotalNets=30210  numIgnoredNets=48
[08/28 00:04:06   1577s] (I)       Read testcase time = 0.016 seconds
[08/28 00:04:06   1577s] 
[08/28 00:04:06   1577s] (I)       early_global_route_priority property id does not exist.
[08/28 00:04:06   1577s] (I)       Start initializing grid graph
[08/28 00:04:06   1577s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:04:06   1577s] (I)       End initializing grid graph
[08/28 00:04:06   1577s] (I)       Model blockages into capacity
[08/28 00:04:06   1577s] (I)       Read Num Blocks=103941  Num Prerouted Wires=0  Num CS=0
[08/28 00:04:06   1577s] (I)       Started Modeling ( Curr Mem: 2501.62 MB )
[08/28 00:04:06   1577s] (I)       Layer 1 (H) : #blockages 66286 : #preroutes 0
[08/28 00:04:06   1577s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:04:06   1577s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:04:06   1577s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2501.62 MB )
[08/28 00:04:06   1577s] (I)       -- layer congestion ratio --
[08/28 00:04:06   1577s] (I)       Layer 1 : 0.100000
[08/28 00:04:06   1577s] (I)       Layer 2 : 0.700000
[08/28 00:04:06   1577s] (I)       Layer 3 : 0.700000
[08/28 00:04:06   1577s] (I)       Layer 4 : 0.700000
[08/28 00:04:06   1577s] (I)       ----------------------------
[08/28 00:04:06   1577s] (I)       Number of ignored nets = 48
[08/28 00:04:06   1577s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:04:06   1577s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:04:06   1577s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:04:06   1577s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:04:06   1577s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:04:06   1577s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:04:06   1577s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:04:06   1577s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:04:06   1577s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:04:06   1577s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:04:06   1577s] (I)       Before initializing Early Global Route syMemory usage = 2501.6 MB
[08/28 00:04:06   1577s] (I)       Ndr track 0 does not exist
[08/28 00:04:06   1577s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:04:06   1577s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:04:06   1577s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:04:06   1577s] (I)       Site width          :   480  (dbu)
[08/28 00:04:06   1577s] (I)       Row height          :  3780  (dbu)
[08/28 00:04:06   1577s] (I)       GCell width         :  3780  (dbu)
[08/28 00:04:06   1577s] (I)       GCell height        :  3780  (dbu)
[08/28 00:04:06   1577s] (I)       Grid                :   487   487     4
[08/28 00:04:06   1577s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:04:06   1577s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:04:06   1577s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:04:06   1577s] (I)       Default wire width  :   160   200   200   200
[08/28 00:04:06   1577s] (I)       Default wire space  :   180   210   210   210
[08/28 00:04:06   1577s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:04:06   1577s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:04:06   1577s] (I)       First track coord   :     0   240   480   240
[08/28 00:04:06   1577s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:04:06   1577s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:04:06   1577s] (I)       Num of masks        :     1     1     1     1
[08/28 00:04:06   1577s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:04:06   1577s] (I)       --------------------------------------------------------
[08/28 00:04:06   1577s] 
[08/28 00:04:06   1577s] [NR-eGR] ============ Routing rule table ============
[08/28 00:04:06   1577s] [NR-eGR] Rule id: 0  Nets: 30162 
[08/28 00:04:06   1577s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:04:06   1577s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:04:06   1577s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:04:06   1577s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:04:06   1577s] [NR-eGR] ========================================
[08/28 00:04:06   1577s] [NR-eGR] 
[08/28 00:04:06   1577s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:04:06   1577s] (I)       blocked tracks on layer2 : = 875035 / 2133547 (41.01%)
[08/28 00:04:06   1577s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:04:06   1577s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:04:06   1577s] (I)       After initializing Early Global Route syMemory usage = 2511.1 MB
[08/28 00:04:06   1577s] (I)       Finished Loading and Dumping File ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2511.12 MB )
[08/28 00:04:06   1577s] (I)       Reset routing kernel
[08/28 00:04:06   1577s] (I)       Started Global Routing ( Curr Mem: 2511.12 MB )
[08/28 00:04:06   1577s] (I)       ============= Initialization =============
[08/28 00:04:06   1577s] (I)       totalPins=116880  totalGlobalPin=114993 (98.39%)
[08/28 00:04:06   1577s] (I)       Started Net group 1 ( Curr Mem: 2511.12 MB )
[08/28 00:04:06   1577s] (I)       Started Build MST ( Curr Mem: 2511.12 MB )
[08/28 00:04:06   1577s] (I)       Generate topology with 8 threads
[08/28 00:04:06   1577s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.02 sec, Curr Mem: 2535.12 MB )
[08/28 00:04:06   1577s] (I)       total 2D Cap : 3730175 = (2633667 H, 1096508 V)
[08/28 00:04:06   1577s] (I)       #blocked areas for congestion spreading : 135
[08/28 00:04:06   1577s] [NR-eGR] Layer group 1: route 30162 net(s) in layer range [2, 4]
[08/28 00:04:06   1577s] (I)       
[08/28 00:04:06   1577s] (I)       ============  Phase 1a Route ============
[08/28 00:04:06   1577s] (I)       Started Phase 1a ( Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Started Pattern routing ( Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Finished Pattern routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 279
[08/28 00:04:06   1577s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Usage: 445712 = (225314 H, 220398 V) = (8.56% H, 20.10% V) = (8.517e+05um H, 8.331e+05um V)
[08/28 00:04:06   1577s] (I)       Finished Phase 1a ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       
[08/28 00:04:06   1577s] (I)       ============  Phase 1b Route ============
[08/28 00:04:06   1577s] (I)       Started Phase 1b ( Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Started Monotonic routing ( Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Finished Monotonic routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Usage: 446827 = (226075 H, 220752 V) = (8.58% H, 20.13% V) = (8.546e+05um H, 8.344e+05um V)
[08/28 00:04:06   1577s] (I)       Overflow of layer group 1: 0.80% H + 2.80% V. EstWL: 1.689006e+06um
[08/28 00:04:06   1577s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       
[08/28 00:04:06   1577s] (I)       ============  Phase 1c Route ============
[08/28 00:04:06   1577s] (I)       Started Phase 1c ( Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Started Two level routing ( Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Level2 Grid: 98 x 98
[08/28 00:04:06   1577s] (I)       Started Two Level Routing ( Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Finished Two level routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Usage: 448313 = (227375 H, 220938 V) = (8.63% H, 20.15% V) = (8.595e+05um H, 8.351e+05um V)
[08/28 00:04:06   1577s] (I)       Finished Phase 1c ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       
[08/28 00:04:06   1577s] (I)       ============  Phase 1d Route ============
[08/28 00:04:06   1577s] (I)       Started Phase 1d ( Curr Mem: 2531.12 MB )
[08/28 00:04:06   1577s] (I)       Started Detoured routing ( Curr Mem: 2531.12 MB )
[08/28 00:04:07   1577s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:07   1577s] (I)       Usage: 448313 = (227375 H, 220938 V) = (8.63% H, 20.15% V) = (8.595e+05um H, 8.351e+05um V)
[08/28 00:04:07   1577s] (I)       Finished Phase 1d ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:07   1577s] (I)       
[08/28 00:04:07   1577s] (I)       ============  Phase 1e Route ============
[08/28 00:04:07   1577s] (I)       Started Phase 1e ( Curr Mem: 2531.12 MB )
[08/28 00:04:07   1577s] (I)       Started Route legalization ( Curr Mem: 2531.12 MB )
[08/28 00:04:07   1577s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2531.12 MB )
[08/28 00:04:07   1577s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:07   1577s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:07   1577s] (I)       Usage: 448313 = (227375 H, 220938 V) = (8.63% H, 20.15% V) = (8.595e+05um H, 8.351e+05um V)
[08/28 00:04:07   1577s] [NR-eGR] Early Global Route overflow of layer group 1: 0.58% H + 2.08% V. EstWL: 1.694623e+06um
[08/28 00:04:07   1577s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:07   1577s] (I)       Started Layer assignment ( Curr Mem: 2531.12 MB )
[08/28 00:04:07   1577s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2531.12 MB )
[08/28 00:04:07   1577s] (I)       Running layer assignment with 8 threads
[08/28 00:04:07   1578s] (I)       Finished Layer assignment ( CPU: 0.76 sec, Real: 0.25 sec, Curr Mem: 2527.12 MB )
[08/28 00:04:07   1578s] (I)       Finished Net group 1 ( CPU: 1.45 sec, Real: 0.88 sec, Curr Mem: 2527.12 MB )
[08/28 00:04:07   1578s] (I)       
[08/28 00:04:07   1578s] (I)       ============  Phase 1l Route ============
[08/28 00:04:07   1578s] (I)       Started Phase 1l ( Curr Mem: 2527.12 MB )
[08/28 00:04:07   1578s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2527.12 MB )
[08/28 00:04:07   1578s] (I)       
[08/28 00:04:07   1578s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:04:07   1578s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:04:07   1578s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:04:07   1578s] [NR-eGR]       Layer              (1-8)            (9-17)           (18-26)           (27-35)    OverCon 
[08/28 00:04:07   1578s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:04:07   1578s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:04:07   1578s] [NR-eGR]  Metal2  (2)       287( 0.18%)        72( 0.04%)         9( 0.01%)         0( 0.00%)   ( 0.23%) 
[08/28 00:04:07   1578s] [NR-eGR]  Metal3  (3)      2433( 1.51%)        71( 0.04%)        34( 0.02%)        33( 0.02%)   ( 1.60%) 
[08/28 00:04:07   1578s] [NR-eGR]  Metal4  (4)        98( 0.06%)        58( 0.04%)        23( 0.01%)         0( 0.00%)   ( 0.11%) 
[08/28 00:04:07   1578s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:04:07   1578s] [NR-eGR] Total             2818( 0.58%)       201( 0.04%)        66( 0.01%)        33( 0.01%)   ( 0.64%) 
[08/28 00:04:07   1578s] [NR-eGR] 
[08/28 00:04:07   1578s] (I)       Finished Global Routing ( CPU: 1.48 sec, Real: 0.90 sec, Curr Mem: 2527.12 MB )
[08/28 00:04:07   1578s] (I)       total 2D Cap : 3750423 = (2652226 H, 1098197 V)
[08/28 00:04:07   1578s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.16% H + 1.60% V
[08/28 00:04:07   1578s] [NR-eGR] Overflow after Early Global Route 0.45% H + 2.08% V
[08/28 00:04:07   1578s] (I)       ============= track Assignment ============
[08/28 00:04:07   1578s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2527.12 MB )
[08/28 00:04:07   1578s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2527.12 MB )
[08/28 00:04:07   1578s] (I)       Started Track Assignment ( Curr Mem: 2527.12 MB )
[08/28 00:04:07   1578s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/28 00:04:07   1578s] (I)       Running track assignment with 8 threads
[08/28 00:04:07   1578s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2527.12 MB )
[08/28 00:04:07   1578s] (I)       Run Multi-thread track assignment
[08/28 00:04:07   1579s] (I)       Finished Track Assignment ( CPU: 1.03 sec, Real: 0.16 sec, Curr Mem: 2527.12 MB )
[08/28 00:04:07   1579s] [NR-eGR] Started Export DB wires ( Curr Mem: 2511.12 MB )
[08/28 00:04:07   1579s] [NR-eGR] Started Export all nets ( Curr Mem: 2511.12 MB )
[08/28 00:04:07   1579s] [NR-eGR] Finished Export all nets ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2511.12 MB )
[08/28 00:04:07   1579s] [NR-eGR] Started Set wire vias ( Curr Mem: 2511.12 MB )
[08/28 00:04:07   1579s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2511.12 MB )
[08/28 00:04:07   1579s] [NR-eGR] Finished Export DB wires ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2511.12 MB )
[08/28 00:04:07   1579s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:04:07   1579s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 110787
[08/28 00:04:07   1579s] [NR-eGR] Metal2  (2H) length: 5.887991e+05um, number of vias: 192724
[08/28 00:04:07   1579s] [NR-eGR] Metal3  (3V) length: 8.592351e+05um, number of vias: 11488
[08/28 00:04:07   1579s] [NR-eGR] Metal4  (4H) length: 3.174764e+05um, number of vias: 0
[08/28 00:04:07   1579s] [NR-eGR] Total length: 1.765511e+06um, number of vias: 314999
[08/28 00:04:07   1579s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:04:07   1579s] [NR-eGR] Total eGR-routed clock nets wire length: 5.967249e+04um 
[08/28 00:04:07   1579s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:04:08   1580s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.49 sec, Real: 1.99 sec, Curr Mem: 2488.25 MB )
[08/28 00:04:08   1580s] Extraction called for design 'croc_chip' of instances=38165 and nets=36036 using extraction engine 'preRoute' .
[08/28 00:04:08   1580s] PreRoute RC Extraction called for design croc_chip.
[08/28 00:04:08   1580s] RC Extraction called in multi-corner(1) mode.
[08/28 00:04:08   1580s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/28 00:04:08   1580s] Type 'man IMPEXT-6197' for more detail.
[08/28 00:04:08   1580s] RCMode: PreRoute
[08/28 00:04:08   1580s]       RC Corner Indexes            0   
[08/28 00:04:08   1580s] Capacitance Scaling Factor   : 1.00000 
[08/28 00:04:08   1580s] Resistance Scaling Factor    : 1.00000 
[08/28 00:04:08   1580s] Clock Cap. Scaling Factor    : 1.00000 
[08/28 00:04:08   1580s] Clock Res. Scaling Factor    : 1.00000 
[08/28 00:04:08   1580s] Shrink Factor                : 1.00000
[08/28 00:04:08   1580s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/28 00:04:08   1580s] LayerId::1 widthSet size::1
[08/28 00:04:08   1580s] LayerId::2 widthSet size::1
[08/28 00:04:08   1580s] LayerId::3 widthSet size::1
[08/28 00:04:08   1580s] LayerId::4 widthSet size::1
[08/28 00:04:08   1580s] LayerId::5 widthSet size::1
[08/28 00:04:08   1580s] LayerId::6 widthSet size::1
[08/28 00:04:08   1580s] LayerId::7 widthSet size::1
[08/28 00:04:08   1580s] Updating RC grid for preRoute extraction ...
[08/28 00:04:08   1580s] Initializing multi-corner resistance tables ...
[08/28 00:04:08   1580s] {RT default_rc_corner 0 4 4 0}
[08/28 00:04:08   1580s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296005 ; uaWl: 1.000000 ; uaWlH: 0.179821 ; aWlH: 0.000000 ; Pmax: 0.828900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/28 00:04:08   1581s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2488.246M)
[08/28 00:04:08   1581s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2488.2M
[08/28 00:04:08   1581s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2488.2M
[08/28 00:04:08   1581s] Fast DP-INIT is on for default
[08/28 00:04:08   1581s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.169, REAL:0.050, MEM:2488.2M
[08/28 00:04:08   1581s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.203, REAL:0.084, MEM:2488.2M
[08/28 00:04:08   1581s] Starting delay calculation for Setup views
[08/28 00:04:09   1581s] #################################################################################
[08/28 00:04:09   1581s] # Design Stage: PreRoute
[08/28 00:04:09   1581s] # Design Name: croc_chip
[08/28 00:04:09   1581s] # Design Mode: 130nm
[08/28 00:04:09   1581s] # Analysis Mode: MMMC OCV 
[08/28 00:04:09   1581s] # Parasitics Mode: No SPEF/RCDB
[08/28 00:04:09   1581s] # Signoff Settings: SI Off 
[08/28 00:04:09   1581s] #################################################################################
[08/28 00:04:09   1583s] Topological Sorting (REAL = 0:00:00.0, MEM = 2486.2M, InitMEM = 2486.2M)
[08/28 00:04:09   1583s] Calculate early delays in OCV mode...
[08/28 00:04:09   1583s] Calculate late delays in OCV mode...
[08/28 00:04:09   1583s] Start delay calculation (fullDC) (8 T). (MEM=2486.25)
[08/28 00:04:09   1583s] End AAE Lib Interpolated Model. (MEM=2511.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 00:04:11   1591s] Total number of fetched objects 35533
[08/28 00:04:11   1591s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/28 00:04:11   1591s] End delay calculation. (MEM=2812.99 CPU=0:00:06.5 REAL=0:00:01.0)
[08/28 00:04:11   1591s] End delay calculation (fullDC). (MEM=2812.99 CPU=0:00:08.2 REAL=0:00:02.0)
[08/28 00:04:11   1591s] *** CDM Built up (cpu=0:00:10.2  real=0:00:02.0  mem= 2813.0M) ***
[08/28 00:04:11   1592s] *** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:03.0 totSessionCpu=0:26:33 mem=2813.0M)
[08/28 00:04:11   1594s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -56.473 |
|           TNS (ns):|-1.49e+05|
|    Violating Paths:|  5000   |
|          All Paths:|  10659  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    264 (264)     |  -38.712   |    306 (306)     |
|   max_tran     |   5943 (41187)   |  -19.900   |   6008 (41378)   |
|   max_fanout   |    976 (976)     |   -4912    |    979 (979)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.994%
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:07, mem = 1862.7M, totSessionCpu=0:26:34 **
[08/28 00:04:11   1594s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/28 00:04:11   1594s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:04:11   1594s] ### Creating PhyDesignMc. totSessionCpu=0:26:34 mem=2476.5M
[08/28 00:04:11   1594s] OPERPROF: Starting DPlace-Init at level 1, MEM:2476.5M
[08/28 00:04:11   1594s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:04:11   1594s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2476.5M
[08/28 00:04:11   1594s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:04:11   1594s] OPERPROF:     Starting CMU at level 3, MEM:2476.5M
[08/28 00:04:11   1594s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2476.5M
[08/28 00:04:11   1594s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.039, MEM:2476.5M
[08/28 00:04:11   1594s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2476.5MB).
[08/28 00:04:11   1594s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.078, MEM:2476.5M
[08/28 00:04:12   1594s] TotalInstCnt at PhyDesignMc Initialization: 29,995
[08/28 00:04:12   1594s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:34 mem=2476.5M
[08/28 00:04:12   1594s] TotalInstCnt at PhyDesignMc Destruction: 29,995
[08/28 00:04:12   1594s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:04:12   1594s] ### Creating PhyDesignMc. totSessionCpu=0:26:34 mem=2478.0M
[08/28 00:04:12   1594s] OPERPROF: Starting DPlace-Init at level 1, MEM:2478.0M
[08/28 00:04:12   1594s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:04:12   1594s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2478.0M
[08/28 00:04:12   1594s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:04:12   1594s] OPERPROF:     Starting CMU at level 3, MEM:2478.0M
[08/28 00:04:12   1594s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2478.0M
[08/28 00:04:12   1594s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:2478.0M
[08/28 00:04:12   1594s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2478.0MB).
[08/28 00:04:12   1594s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.076, MEM:2478.0M
[08/28 00:04:12   1594s] TotalInstCnt at PhyDesignMc Initialization: 29,995
[08/28 00:04:12   1594s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:34 mem=2478.0M
[08/28 00:04:12   1594s] TotalInstCnt at PhyDesignMc Destruction: 29,995
[08/28 00:04:12   1594s] *** Starting optimizing excluded clock nets MEM= 2478.0M) ***
[08/28 00:04:12   1594s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2478.0M) ***
[08/28 00:04:12   1594s] The useful skew maximum allowed delay is: 0.3
[08/28 00:04:13   1595s] Deleting Lib Analyzer.
[08/28 00:04:13   1596s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:04:13   1596s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:04:13   1596s] *info: 48 skip_routing nets excluded.
[08/28 00:04:13   1596s] Info: 48 io nets excluded
[08/28 00:04:13   1596s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:04:13   1596s] ### Creating LA Mngr. totSessionCpu=0:26:36 mem=2480.0M
[08/28 00:04:13   1596s] ### Creating LA Mngr, finished. totSessionCpu=0:26:36 mem=2480.0M
[08/28 00:04:13   1596s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/28 00:04:13   1596s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:36.1/0:35:25.4 (0.8), mem = 2480.0M
[08/28 00:04:13   1596s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.1
[08/28 00:04:13   1596s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:04:13   1596s] ### Creating PhyDesignMc. totSessionCpu=0:26:36 mem=2500.0M
[08/28 00:04:13   1596s] OPERPROF: Starting DPlace-Init at level 1, MEM:2500.0M
[08/28 00:04:13   1596s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:04:13   1596s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2500.0M
[08/28 00:04:13   1596s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:04:13   1596s] OPERPROF:     Starting CMU at level 3, MEM:2500.0M
[08/28 00:04:13   1596s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2500.0M
[08/28 00:04:13   1596s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.042, REAL:0.043, MEM:2500.0M
[08/28 00:04:13   1596s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2500.0MB).
[08/28 00:04:13   1596s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.088, MEM:2500.0M
[08/28 00:04:13   1596s] TotalInstCnt at PhyDesignMc Initialization: 29,995
[08/28 00:04:13   1596s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:36 mem=2500.0M
[08/28 00:04:13   1596s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:13   1596s] 
[08/28 00:04:13   1596s] Footprint cell information for calculating maxBufDist
[08/28 00:04:13   1596s] *info: There are 4 candidate Buffer cells
[08/28 00:04:13   1596s] *info: There are 4 candidate Inverter cells
[08/28 00:04:13   1596s] 
[08/28 00:04:13   1596s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:13   1596s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:13   1596s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:13   1596s] 
[08/28 00:04:13   1596s] Creating Lib Analyzer ...
[08/28 00:04:13   1596s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:13   1596s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:04:13   1596s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:04:13   1596s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:04:13   1596s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:04:13   1596s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:04:13   1596s] 
[08/28 00:04:13   1596s] {RT default_rc_corner 0 4 4 0}
[08/28 00:04:14   1597s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:37 mem=2567.2M
[08/28 00:04:14   1597s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:37 mem=2567.2M
[08/28 00:04:14   1597s] Creating Lib Analyzer, finished. 
[08/28 00:04:14   1597s] 
[08/28 00:04:14   1597s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/28 00:04:15   1598s] 
[08/28 00:04:15   1598s] Netlist preparation processing... 
[08/28 00:04:15   1598s] Removed 1058 instances
[08/28 00:04:15   1598s] *info: Marking 0 isolation instances dont touch
[08/28 00:04:15   1598s] *info: Marking 0 level shifter instances dont touch
[08/28 00:04:16   1601s] TotalInstCnt at PhyDesignMc Destruction: 28,937
[08/28 00:04:16   1601s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.1
[08/28 00:04:16   1601s] *** AreaOpt [finish] : cpu/real = 0:00:05.1/0:00:03.0 (1.7), totSession cpu/real = 0:26:41.2/0:35:28.4 (0.8), mem = 2853.4M
[08/28 00:04:16   1601s] 
[08/28 00:04:16   1601s] =============================================================================================
[08/28 00:04:16   1601s]  Step TAT Report for SimplifyNetlist #1
[08/28 00:04:16   1601s] =============================================================================================
[08/28 00:04:16   1601s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:04:16   1601s] ---------------------------------------------------------------------------------------------
[08/28 00:04:16   1601s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  11.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:04:16   1601s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:04:16   1601s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   8.8 % )     0:00:00.3 /  0:00:00.3    1.1
[08/28 00:04:16   1601s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.1 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:04:16   1601s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.2    0.9
[08/28 00:04:16   1601s] [ PostCommitDelayCalc    ]      1   0:00:00.6  (  20.9 % )     0:00:00.6 /  0:00:02.2    3.5
[08/28 00:04:16   1601s] [ MISC                   ]          0:00:01.5  (  48.9 % )     0:00:01.5 /  0:00:02.0    1.4
[08/28 00:04:16   1601s] ---------------------------------------------------------------------------------------------
[08/28 00:04:16   1601s]  SimplifyNetlist #1 TOTAL           0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:05.3    1.7
[08/28 00:04:16   1601s] ---------------------------------------------------------------------------------------------
[08/28 00:04:16   1601s] 
[08/28 00:04:17   1602s] Deleting Lib Analyzer.
[08/28 00:04:17   1602s] Begin: GigaOpt high fanout net optimization
[08/28 00:04:17   1602s] GigaOpt HFN: use maxLocalDensity 1.2
[08/28 00:04:17   1602s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/28 00:04:17   1602s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:04:17   1602s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:04:17   1602s] *info: 48 skip_routing nets excluded.
[08/28 00:04:17   1602s] Info: 48 io nets excluded
[08/28 00:04:17   1602s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:04:17   1602s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:42.8/0:35:29.2 (0.8), mem = 2532.4M
[08/28 00:04:17   1602s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.2
[08/28 00:04:17   1602s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:04:17   1602s] ### Creating PhyDesignMc. totSessionCpu=0:26:43 mem=2532.4M
[08/28 00:04:17   1602s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:04:17   1602s] OPERPROF: Starting DPlace-Init at level 1, MEM:2532.4M
[08/28 00:04:17   1602s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:04:17   1602s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2532.4M
[08/28 00:04:17   1602s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:04:17   1602s] OPERPROF:     Starting CMU at level 3, MEM:2532.4M
[08/28 00:04:17   1602s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2532.4M
[08/28 00:04:17   1602s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.050, MEM:2532.4M
[08/28 00:04:17   1602s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2532.4MB).
[08/28 00:04:17   1602s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.089, MEM:2532.4M
[08/28 00:04:17   1603s] TotalInstCnt at PhyDesignMc Initialization: 28,937
[08/28 00:04:17   1603s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:43 mem=2532.4M
[08/28 00:04:17   1603s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:17   1603s] 
[08/28 00:04:17   1603s] Creating Lib Analyzer ...
[08/28 00:04:17   1603s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:17   1603s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:04:17   1603s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:04:17   1603s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:04:17   1603s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:04:17   1603s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:04:17   1603s] 
[08/28 00:04:17   1603s] {RT default_rc_corner 0 4 4 0}
[08/28 00:04:17   1603s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:43 mem=2532.4M
[08/28 00:04:17   1603s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:44 mem=2532.4M
[08/28 00:04:17   1603s] Creating Lib Analyzer, finished. 
[08/28 00:04:17   1603s] 
[08/28 00:04:17   1603s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/28 00:04:18   1605s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:04:18   1605s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:04:18   1605s] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[08/28 00:04:19   1605s] +----------+---------+--------+-----------+------------+--------+
[08/28 00:04:19   1605s] | Density  | Commits |  WNS   |    TNS    |    Real    |  Mem   |
[08/28 00:04:19   1605s] +----------+---------+--------+-----------+------------+--------+
[08/28 00:04:19   1605s] |    49.87%|        -| -55.253|-144430.358|   0:00:00.0| 2740.3M|
[08/28 00:04:19   1605s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:04:19   1605s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:04:19   1605s] Info: violation cost 8.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 8.000000, glitch 0.000000)
[08/28 00:04:20   1609s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:04:20   1609s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:04:20   1609s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:04:20   1609s] |    50.09%|      194| -55.253|-144429.863|   0:00:01.0| 3069.2M|
[08/28 00:04:20   1609s] +----------+---------+--------+-----------+------------+--------+
[08/28 00:04:20   1609s] 
[08/28 00:04:20   1609s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:04.1 real=0:00:01.0 mem=3069.2M) ***
[08/28 00:04:20   1609s] TotalInstCnt at PhyDesignMc Destruction: 29,131
[08/28 00:04:20   1609s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.2
[08/28 00:04:20   1609s] *** DrvOpt [finish] : cpu/real = 0:00:06.9/0:00:03.4 (2.0), totSession cpu/real = 0:26:49.7/0:35:32.6 (0.8), mem = 2861.3M
[08/28 00:04:20   1609s] 
[08/28 00:04:20   1609s] =============================================================================================
[08/28 00:04:20   1609s]  Step TAT Report for DrvOpt #1
[08/28 00:04:20   1609s] =============================================================================================
[08/28 00:04:20   1609s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:04:20   1609s] ---------------------------------------------------------------------------------------------
[08/28 00:04:20   1609s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/28 00:04:20   1609s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   8.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:04:20   1609s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:04:20   1609s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.3    1.1
[08/28 00:04:20   1609s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.4 /  0:00:00.4    1.1
[08/28 00:04:20   1609s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:04:20   1609s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.5 /  0:00:03.9    2.7
[08/28 00:04:20   1609s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:04:20   1609s] [ OptEval                ]      1   0:00:00.5  (  13.7 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:04:20   1609s] [ OptCommit              ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/28 00:04:20   1609s] [ IncrTimingUpdate       ]      1   0:00:00.3  (  10.0 % )     0:00:00.3 /  0:00:01.4    4.0
[08/28 00:04:20   1609s] [ PostCommitDelayCalc    ]      1   0:00:00.4  (  12.5 % )     0:00:00.4 /  0:00:01.8    4.2
[08/28 00:04:20   1609s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.2    3.9
[08/28 00:04:20   1609s] [ MISC                   ]          0:00:01.1  (  32.8 % )     0:00:01.1 /  0:00:02.0    1.8
[08/28 00:04:20   1609s] ---------------------------------------------------------------------------------------------
[08/28 00:04:20   1609s]  DrvOpt #1 TOTAL                    0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:07.0    2.0
[08/28 00:04:20   1609s] ---------------------------------------------------------------------------------------------
[08/28 00:04:20   1609s] 
[08/28 00:04:20   1609s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/28 00:04:20   1609s] End: GigaOpt high fanout net optimization
[08/28 00:04:20   1609s] Begin: GigaOpt DRV Optimization
[08/28 00:04:20   1609s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/28 00:04:20   1609s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:04:20   1609s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:04:20   1609s] *info: 48 skip_routing nets excluded.
[08/28 00:04:20   1609s] Info: 48 io nets excluded
[08/28 00:04:20   1609s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:04:20   1609s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:49.8/0:35:32.7 (0.8), mem = 2861.3M
[08/28 00:04:20   1609s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.3
[08/28 00:04:20   1609s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:04:20   1609s] ### Creating PhyDesignMc. totSessionCpu=0:26:50 mem=2861.3M
[08/28 00:04:20   1609s] OPERPROF: Starting DPlace-Init at level 1, MEM:2861.3M
[08/28 00:04:20   1609s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:04:20   1609s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2861.3M
[08/28 00:04:20   1609s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:04:20   1609s] OPERPROF:     Starting CMU at level 3, MEM:2861.3M
[08/28 00:04:20   1609s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2861.3M
[08/28 00:04:20   1609s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.046, MEM:2861.3M
[08/28 00:04:20   1609s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2861.3MB).
[08/28 00:04:20   1609s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.081, REAL:0.082, MEM:2861.3M
[08/28 00:04:20   1610s] TotalInstCnt at PhyDesignMc Initialization: 29,131
[08/28 00:04:20   1610s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:50 mem=2861.3M
[08/28 00:04:21   1610s] 
[08/28 00:04:21   1610s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/28 00:04:21   1611s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:04:21   1611s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/28 00:04:21   1611s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:04:21   1611s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/28 00:04:21   1611s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:04:21   1611s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:04:21   1612s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:04:21   1612s] Info: violation cost 361773.062500 (cap = 167.965164, tran = 361588.937500, len = 0.000000, fanout load = 0.000000, fanout count = 16.000000, glitch 0.000000)
[08/28 00:04:21   1612s] |  8665| 50297|   -20.00|   230|   262|   -15.02|  1118|  1118|     0|     0|   -55.25|-1.44e+05|       0|       0|       0|  50.09|          |         |
[08/28 00:04:33   1657s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:04:33   1658s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:04:33   1658s] Info: violation cost 151.760468 (cap = 0.000000, tran = 151.760468, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:04:33   1658s] |    69|   345|    -5.06|    39|    71|   -15.02|  1422|  1422|     0|     0|   -13.19|-28743.87|    2357|     210|     712|  52.73| 0:00:12.0|  3126.5M|
[08/28 00:04:33   1658s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:04:33   1658s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:04:33   1658s] Info: violation cost 140.606216 (cap = 0.000000, tran = 140.606216, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:04:33   1658s] |    50|   250|    -5.06|    39|    71|   -15.02|  1423|  1423|     0|     0|   -13.19|-28741.70|       5|       0|      16|  52.73| 0:00:00.0|  3126.5M|
[08/28 00:04:33   1658s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:04:33   1658s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:04:33   1659s] Info: violation cost 138.544220 (cap = 0.000000, tran = 138.544220, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:04:33   1659s] |    48|   247|    -5.06|    39|    71|   -15.02|  1423|  1423|     0|     0|   -13.19|-28741.84|       2|       0|       1|  52.73| 0:00:00.0|  3126.5M|
[08/28 00:04:33   1659s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:04:33   1659s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:04:33   1659s] Info: violation cost 138.544220 (cap = 0.000000, tran = 138.544220, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:04:33   1659s] |    48|   247|    -5.06|    39|    71|   -15.02|  1423|  1423|     0|     0|   -13.19|-28741.84|       0|       0|       0|  52.73| 0:00:00.0|  3126.5M|
[08/28 00:04:33   1659s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:04:33   1659s] 
[08/28 00:04:33   1659s] ###############################################################################
[08/28 00:04:33   1659s] #
[08/28 00:04:33   1659s] #  Large fanout net report:  
[08/28 00:04:33   1659s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/28 00:04:33   1659s] #     - current density: 52.73
[08/28 00:04:33   1659s] #
[08/28 00:04:33   1659s] #  List of high fanout nets:
[08/28 00:04:33   1659s] #        Net(1):  i_croc_soc/i_croc/gen_sram_bank_0__i_sram/FE_OFN530_08: (fanouts = 136)
[08/28 00:04:33   1659s] #
[08/28 00:04:33   1659s] ###############################################################################
[08/28 00:04:33   1659s] 
[08/28 00:04:33   1659s] 
[08/28 00:04:33   1659s] =======================================================================
[08/28 00:04:33   1659s]                 Reasons for remaining drv violations
[08/28 00:04:33   1659s] =======================================================================
[08/28 00:04:33   1659s] *info: Total 48 net(s) have violations which can't be fixed by DRV optimization.
[08/28 00:04:33   1659s] 
[08/28 00:04:33   1659s] MultiBuffering failure reasons
[08/28 00:04:33   1659s] ------------------------------------------------
[08/28 00:04:33   1659s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/28 00:04:33   1659s] *info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/28 00:04:33   1659s] 
[08/28 00:04:33   1659s] 
[08/28 00:04:33   1659s] *** Finish DRV Fixing (cpu=0:00:47.6 real=0:00:12.0 mem=3126.5M) ***
[08/28 00:04:33   1659s] 
[08/28 00:04:33   1659s] TotalInstCnt at PhyDesignMc Destruction: 31,705
[08/28 00:04:33   1659s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.3
[08/28 00:04:33   1659s] *** DrvOpt [finish] : cpu/real = 0:00:49.6/0:00:13.2 (3.7), totSession cpu/real = 0:27:39.4/0:35:46.0 (0.8), mem = 2918.6M
[08/28 00:04:33   1659s] 
[08/28 00:04:33   1659s] =============================================================================================
[08/28 00:04:33   1659s]  Step TAT Report for DrvOpt #2
[08/28 00:04:33   1659s] =============================================================================================
[08/28 00:04:33   1659s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:04:33   1659s] ---------------------------------------------------------------------------------------------
[08/28 00:04:33   1659s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/28 00:04:33   1659s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:04:33   1659s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.3    1.1
[08/28 00:04:33   1659s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[08/28 00:04:33   1659s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:04:33   1659s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.2 % )     0:00:11.6 /  0:00:46.2    4.0
[08/28 00:04:33   1659s] [ OptGetWeight           ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:04:33   1659s] [ OptEval                ]     33   0:00:01.3  (   9.6 % )     0:00:01.3 /  0:00:08.3    6.5
[08/28 00:04:33   1659s] [ OptCommit              ]     33   0:00:01.9  (  14.2 % )     0:00:01.9 /  0:00:01.9    1.0
[08/28 00:04:33   1659s] [ IncrTimingUpdate       ]     31   0:00:03.8  (  28.5 % )     0:00:03.8 /  0:00:15.1    4.0
[08/28 00:04:33   1659s] [ PostCommitDelayCalc    ]     31   0:00:04.6  (  34.8 % )     0:00:04.6 /  0:00:20.8    4.5
[08/28 00:04:33   1659s] [ DrvFindVioNets         ]      5   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.7    6.0
[08/28 00:04:33   1659s] [ DrvComputeSummary      ]      5   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.4    3.5
[08/28 00:04:33   1659s] [ MISC                   ]          0:00:00.9  (   6.8 % )     0:00:00.9 /  0:00:01.8    2.0
[08/28 00:04:33   1659s] ---------------------------------------------------------------------------------------------
[08/28 00:04:33   1659s]  DrvOpt #2 TOTAL                    0:00:13.3  ( 100.0 % )     0:00:13.3 /  0:00:49.7    3.7
[08/28 00:04:33   1659s] ---------------------------------------------------------------------------------------------
[08/28 00:04:33   1659s] 
[08/28 00:04:33   1659s] End: GigaOpt DRV Optimization
[08/28 00:04:33   1659s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/28 00:04:33   1659s] **optDesign ... cpu = 0:01:24, real = 0:00:29, mem = 1964.9M, totSessionCpu=0:27:39 **
[08/28 00:04:34   1659s] 
[08/28 00:04:34   1659s] Active setup views:
[08/28 00:04:34   1659s]  func_view_wc
[08/28 00:04:34   1659s]   Dominating endpoints: 0
[08/28 00:04:34   1659s]   Dominating TNS: -0.000
[08/28 00:04:34   1659s] 
[08/28 00:04:34   1659s] Deleting Lib Analyzer.
[08/28 00:04:34   1659s] Begin: GigaOpt Global Optimization
[08/28 00:04:34   1659s] *info: use new DP (enabled)
[08/28 00:04:34   1659s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/28 00:04:34   1659s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:04:34   1659s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:04:34   1659s] *info: 48 skip_routing nets excluded.
[08/28 00:04:34   1659s] Info: 48 io nets excluded
[08/28 00:04:34   1660s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:04:34   1660s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:40.0/0:35:46.6 (0.8), mem = 2564.1M
[08/28 00:04:34   1660s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.4
[08/28 00:04:34   1660s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:04:34   1660s] ### Creating PhyDesignMc. totSessionCpu=0:27:40 mem=2564.1M
[08/28 00:04:34   1660s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:04:34   1660s] OPERPROF: Starting DPlace-Init at level 1, MEM:2564.1M
[08/28 00:04:34   1660s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:04:34   1660s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2564.1M
[08/28 00:04:34   1660s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:04:34   1660s] OPERPROF:     Starting CMU at level 3, MEM:2564.1M
[08/28 00:04:34   1660s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2565.6M
[08/28 00:04:34   1660s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:2565.6M
[08/28 00:04:34   1660s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2565.6MB).
[08/28 00:04:34   1660s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.107, REAL:0.107, MEM:2565.6M
[08/28 00:04:34   1660s] TotalInstCnt at PhyDesignMc Initialization: 31,705
[08/28 00:04:34   1660s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:40 mem=2565.6M
[08/28 00:04:34   1660s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:34   1660s] 
[08/28 00:04:34   1660s] Creating Lib Analyzer ...
[08/28 00:04:34   1660s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:04:34   1660s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:04:34   1660s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:04:34   1660s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:04:34   1660s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:04:34   1660s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:04:34   1660s] 
[08/28 00:04:34   1660s] {RT default_rc_corner 0 4 4 0}
[08/28 00:04:35   1660s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:41 mem=2565.6M
[08/28 00:04:35   1660s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:41 mem=2565.6M
[08/28 00:04:35   1660s] Creating Lib Analyzer, finished. 
[08/28 00:04:35   1660s] 
[08/28 00:04:35   1660s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/28 00:04:37   1662s] *info: 4 don't touch nets excluded
[08/28 00:04:37   1662s] *info: 48 io nets excluded
[08/28 00:04:37   1662s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:04:37   1662s] *info: 8 clock nets excluded
[08/28 00:04:37   1662s] *info: 2 special nets excluded.
[08/28 00:04:37   1662s] *info: 48 skip_routing nets excluded.
[08/28 00:04:37   1662s] *info: 32 multi-driver nets excluded.
[08/28 00:04:37   1662s] *info: 1272 no-driver nets excluded.
[08/28 00:04:38   1663s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:04:38   1663s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:04:38   1664s] ** GigaOpt Global Opt WNS Slack -13.186  TNS Slack -28741.844 
[08/28 00:04:38   1664s] +--------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:04:38   1664s] |  WNS   |   TNS    | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:04:38   1664s] +--------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:04:38   1664s] | -13.186|-28741.844|    52.73%|   0:00:00.0| 2775.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:38   1664s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:43   1681s] | -10.240|-19382.512|    52.91%|   0:00:05.0| 3211.0M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:43   1681s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:45   1690s] |  -9.905|-18549.223|    53.21%|   0:00:02.0| 3214.3M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:45   1690s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:45   1692s] |  -9.905|-18549.223|    53.21%|   0:00:00.0| 3214.3M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:45   1692s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:47   1702s] |  -8.805|-15814.565|    53.46%|   0:00:02.0| 3218.1M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:47   1702s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:49   1714s] |  -8.637|-15183.559|    53.52%|   0:00:02.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:49   1714s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:50   1719s] |  -8.561|-14924.978|    53.57%|   0:00:01.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:50   1719s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:51   1720s] |  -8.561|-14924.978|    53.57%|   0:00:01.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:51   1720s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:51   1723s] |  -8.183|-13958.894|    53.64%|   0:00:00.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:51   1723s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:53   1730s] |  -8.174|-13930.052|    53.66%|   0:00:02.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:53   1730s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:54   1733s] |  -8.172|-13920.469|    53.69%|   0:00:01.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:54   1733s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:54   1734s] |  -8.172|-13920.469|    53.69%|   0:00:00.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:54   1734s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:55   1736s] |  -8.157|-13885.876|    53.72%|   0:00:01.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:55   1736s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:56   1741s] |  -8.124|-13803.866|    53.75%|   0:00:01.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:56   1741s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:57   1744s] |  -8.125|-13798.278|    53.77%|   0:00:01.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:57   1744s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:57   1745s] |  -8.125|-13798.278|    53.77%|   0:00:00.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:57   1745s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:57   1747s] |  -8.125|-13797.692|    53.81%|   0:00:00.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:57   1747s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:59   1751s] |  -8.123|-13773.387|    53.82%|   0:00:02.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:59   1751s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:59   1753s] |  -8.123|-13773.246|    53.83%|   0:00:00.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:59   1753s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:04:59   1754s] |  -8.123|-13773.246|    53.83%|   0:00:00.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:04:59   1754s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:05:00   1756s] |  -8.123|-13768.923|    53.88%|   0:00:01.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:05:00   1756s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:05:01   1759s] |  -8.124|-13771.840|    53.88%|   0:00:01.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:05:01   1759s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:05:01   1761s] |  -8.124|-13771.774|    53.88%|   0:00:00.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:05:01   1761s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:05:01   1762s] |  -8.124|-13771.774|    53.88%|   0:00:00.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:05:01   1762s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:05:02   1763s] |  -8.124|-13771.794|    53.89%|   0:00:01.0| 3265.2M|func_view_wc|  default| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:05:02   1763s] |        |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:05:02   1763s] +--------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:05:02   1763s] 
[08/28 00:05:02   1763s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:39 real=0:00:24.0 mem=3265.2M) ***
[08/28 00:05:02   1763s] 
[08/28 00:05:02   1763s] *** Finish pre-CTS Setup Fixing (cpu=0:01:39 real=0:00:24.0 mem=3265.2M) ***
[08/28 00:05:02   1763s] ** GigaOpt Global Opt End WNS Slack -8.124  TNS Slack -13771.794 
[08/28 00:05:02   1763s] TotalInstCnt at PhyDesignMc Destruction: 31,933
[08/28 00:05:02   1763s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.4
[08/28 00:05:02   1763s] *** SetupOpt [finish] : cpu/real = 0:01:43.7/0:00:28.0 (3.7), totSession cpu/real = 0:29:23.7/0:36:14.6 (0.8), mem = 3055.8M
[08/28 00:05:02   1763s] 
[08/28 00:05:02   1763s] =============================================================================================
[08/28 00:05:02   1763s]  Step TAT Report for GlobalOpt #1
[08/28 00:05:02   1763s] =============================================================================================
[08/28 00:05:02   1763s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:05:02   1763s] ---------------------------------------------------------------------------------------------
[08/28 00:05:02   1763s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:05:02   1763s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 00:05:02   1763s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:05:02   1763s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.1
[08/28 00:05:02   1763s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:05:02   1763s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:05:02   1763s] [ TransformInit          ]      1   0:00:02.9  (  10.4 % )     0:00:02.9 /  0:00:02.9    1.0
[08/28 00:05:02   1763s] [ OptSingleIteration     ]     24   0:00:00.5  (   1.6 % )     0:00:23.4 /  0:01:38.9    4.2
[08/28 00:05:02   1763s] [ OptGetWeight           ]     24   0:00:03.8  (  13.7 % )     0:00:03.8 /  0:00:03.8    1.0
[08/28 00:05:02   1763s] [ OptEval                ]     24   0:00:06.6  (  23.6 % )     0:00:06.6 /  0:00:49.5    7.5
[08/28 00:05:02   1763s] [ OptCommit              ]     24   0:00:01.7  (   6.2 % )     0:00:01.7 /  0:00:01.8    1.0
[08/28 00:05:02   1763s] [ IncrTimingUpdate       ]     18   0:00:02.6  (   9.2 % )     0:00:02.6 /  0:00:09.8    3.8
[08/28 00:05:02   1763s] [ PostCommitDelayCalc    ]     24   0:00:02.5  (   8.9 % )     0:00:02.5 /  0:00:10.7    4.3
[08/28 00:05:02   1763s] [ SetupOptGetWorkingSet  ]     24   0:00:02.2  (   7.9 % )     0:00:02.2 /  0:00:09.4    4.3
[08/28 00:05:02   1763s] [ SetupOptGetActiveNode  ]     24   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:01.7    6.5
[08/28 00:05:02   1763s] [ SetupOptSlackGraph     ]     24   0:00:03.2  (  11.4 % )     0:00:03.2 /  0:00:11.8    3.7
[08/28 00:05:02   1763s] [ MISC                   ]          0:00:00.7  (   2.4 % )     0:00:00.7 /  0:00:00.8    1.2
[08/28 00:05:02   1763s] ---------------------------------------------------------------------------------------------
[08/28 00:05:02   1763s]  GlobalOpt #1 TOTAL                 0:00:28.0  ( 100.0 % )     0:00:28.0 /  0:01:43.7    3.7
[08/28 00:05:02   1763s] ---------------------------------------------------------------------------------------------
[08/28 00:05:02   1763s] 
[08/28 00:05:02   1763s] End: GigaOpt Global Optimization
[08/28 00:05:02   1763s] *** Timing NOT met, worst failing slack is -8.124
[08/28 00:05:02   1763s] *** Check timing (0:00:00.1)
[08/28 00:05:02   1763s] Deleting Lib Analyzer.
[08/28 00:05:02   1763s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/28 00:05:02   1763s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:05:02   1763s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:05:02   1763s] *info: 48 skip_routing nets excluded.
[08/28 00:05:02   1763s] Info: 48 io nets excluded
[08/28 00:05:02   1763s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:05:02   1763s] ### Creating LA Mngr. totSessionCpu=0:29:24 mem=2673.8M
[08/28 00:05:02   1763s] ### Creating LA Mngr, finished. totSessionCpu=0:29:24 mem=2673.8M
[08/28 00:05:02   1763s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/28 00:05:02   1763s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:05:02   1763s] ### Creating PhyDesignMc. totSessionCpu=0:29:24 mem=2881.7M
[08/28 00:05:02   1763s] OPERPROF: Starting DPlace-Init at level 1, MEM:2881.7M
[08/28 00:05:02   1763s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:05:02   1763s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2881.7M
[08/28 00:05:02   1763s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:05:02   1764s] OPERPROF:     Starting CMU at level 3, MEM:2881.7M
[08/28 00:05:02   1764s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:2881.7M
[08/28 00:05:02   1764s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.059, MEM:2881.7M
[08/28 00:05:02   1764s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2881.7MB).
[08/28 00:05:02   1764s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.106, REAL:0.106, MEM:2881.7M
[08/28 00:05:03   1764s] TotalInstCnt at PhyDesignMc Initialization: 31,933
[08/28 00:05:03   1764s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:24 mem=2881.7M
[08/28 00:05:03   1764s] Begin: Area Reclaim Optimization
[08/28 00:05:03   1764s] 
[08/28 00:05:03   1764s] Creating Lib Analyzer ...
[08/28 00:05:03   1764s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:05:03   1764s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:05:03   1764s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:05:03   1764s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:05:03   1764s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:05:03   1764s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:05:03   1764s] 
[08/28 00:05:03   1764s] {RT default_rc_corner 0 4 4 0}
[08/28 00:05:03   1764s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:25 mem=2883.8M
[08/28 00:05:03   1764s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:25 mem=2883.8M
[08/28 00:05:03   1764s] Creating Lib Analyzer, finished. 
[08/28 00:05:03   1764s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:29:24.5/0:36:15.4 (0.8), mem = 2883.8M
[08/28 00:05:03   1764s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.5
[08/28 00:05:03   1764s] 
[08/28 00:05:03   1764s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/28 00:05:03   1765s] Reclaim Optimization WNS Slack -8.124  TNS Slack -13771.794 Density 53.89
[08/28 00:05:03   1765s] +----------+---------+--------+----------+------------+--------+
[08/28 00:05:03   1765s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[08/28 00:05:03   1765s] +----------+---------+--------+----------+------------+--------+
[08/28 00:05:03   1765s] |    53.89%|        -|  -8.124|-13771.794|   0:00:00.0| 2883.8M|
[08/28 00:05:04   1769s] |    53.89%|        2|  -8.124|-13771.794|   0:00:01.0| 3189.0M|
[08/28 00:05:04   1770s] |    53.89%|        2|  -8.124|-13771.794|   0:00:00.0| 3189.0M|
[08/28 00:05:05   1770s] |    53.89%|        2|  -8.124|-13771.794|   0:00:01.0| 3189.0M|
[08/28 00:05:05   1771s] |    53.89%|        2|  -8.124|-13771.794|   0:00:00.0| 3189.0M|
[08/28 00:05:05   1771s] |    53.89%|        2|  -8.124|-13771.794|   0:00:00.0| 3189.0M|
[08/28 00:05:05   1771s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:05:05   1771s] |    53.89%|        0|  -8.124|-13771.794|   0:00:00.0| 3189.0M|
[08/28 00:05:07   1776s] |    53.86%|       34|  -8.124|-13771.151|   0:00:02.0| 3192.4M|
[08/28 00:05:09   1786s] |    53.77%|      267|  -8.096|-13763.126|   0:00:02.0| 3192.4M|
[08/28 00:05:10   1787s] |    53.77%|        3|  -8.096|-13763.126|   0:00:01.0| 3192.4M|
[08/28 00:05:10   1787s] |    53.77%|        0|  -8.096|-13763.126|   0:00:00.0| 3192.4M|
[08/28 00:05:10   1787s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:05:10   1787s] |    53.77%|        0|  -8.096|-13763.126|   0:00:00.0| 3192.4M|
[08/28 00:05:10   1787s] +----------+---------+--------+----------+------------+--------+
[08/28 00:05:10   1787s] Reclaim Optimization End WNS Slack -8.096  TNS Slack -13763.126 Density 53.77
[08/28 00:05:10   1787s] 
[08/28 00:05:10   1787s] ** Summary: Restruct = 10 Buffer Deletion = 27 Declone = 10 Resize = 227 **
[08/28 00:05:10   1787s] --------------------------------------------------------------
[08/28 00:05:10   1787s] |                                   | Total     | Sequential |
[08/28 00:05:10   1787s] --------------------------------------------------------------
[08/28 00:05:10   1787s] | Num insts resized                 |     224  |       0    |
[08/28 00:05:10   1787s] | Num insts undone                  |      43  |       0    |
[08/28 00:05:10   1787s] | Num insts Downsized               |     224  |       0    |
[08/28 00:05:10   1787s] | Num insts Samesized               |       0  |       0    |
[08/28 00:05:10   1787s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:05:10   1787s] | Num multiple commits+uncommits    |       3  |       -    |
[08/28 00:05:10   1787s] --------------------------------------------------------------
[08/28 00:05:10   1787s] End: Core Area Reclaim Optimization (cpu = 0:00:23.4) (real = 0:00:07.0) **
[08/28 00:05:10   1787s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.5
[08/28 00:05:10   1787s] *** AreaOpt [finish] : cpu/real = 0:00:23.1/0:00:07.2 (3.2), totSession cpu/real = 0:29:47.7/0:36:22.6 (0.8), mem = 3192.4M
[08/28 00:05:10   1787s] 
[08/28 00:05:10   1787s] =============================================================================================
[08/28 00:05:10   1787s]  Step TAT Report for AreaOpt #1
[08/28 00:05:10   1787s] =============================================================================================
[08/28 00:05:10   1787s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:05:10   1787s] ---------------------------------------------------------------------------------------------
[08/28 00:05:10   1787s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/28 00:05:10   1787s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:05:10   1787s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:05:10   1787s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.3
[08/28 00:05:10   1787s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:05:10   1787s] [ OptSingleIteration     ]     11   0:00:00.5  (   6.1 % )     0:00:05.1 /  0:00:21.1    4.1
[08/28 00:05:10   1787s] [ OptGetWeight           ]    809   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[08/28 00:05:10   1787s] [ OptEval                ]    809   0:00:01.8  (  23.6 % )     0:00:01.8 /  0:00:11.2    6.3
[08/28 00:05:10   1787s] [ OptCommit              ]    809   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.6
[08/28 00:05:10   1787s] [ IncrTimingUpdate       ]    109   0:00:02.2  (  28.7 % )     0:00:02.2 /  0:00:07.2    3.4
[08/28 00:05:10   1787s] [ PostCommitDelayCalc    ]    837   0:00:00.6  (   8.4 % )     0:00:00.6 /  0:00:02.1    3.3
[08/28 00:05:10   1787s] [ MISC                   ]          0:00:01.7  (  23.2 % )     0:00:01.7 /  0:00:01.7    1.0
[08/28 00:05:10   1787s] ---------------------------------------------------------------------------------------------
[08/28 00:05:10   1787s]  AreaOpt #1 TOTAL                   0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:23.4    3.1
[08/28 00:05:10   1787s] ---------------------------------------------------------------------------------------------
[08/28 00:05:10   1787s] 
[08/28 00:05:10   1787s] Executing incremental physical updates
[08/28 00:05:10   1787s] Executing incremental physical updates
[08/28 00:05:10   1787s] TotalInstCnt at PhyDesignMc Destruction: 31,896
[08/28 00:05:10   1787s] End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:07, mem=2680.50M, totSessionCpu=0:29:48).
[08/28 00:05:11   1788s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2680.5M
[08/28 00:05:11   1788s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.063, REAL:0.064, MEM:2680.5M
[08/28 00:05:11   1788s] 
[08/28 00:05:11   1788s] *** Start incrementalPlace ***
[08/28 00:05:11   1788s] User Input Parameters:
[08/28 00:05:11   1788s] - Congestion Driven    : On
[08/28 00:05:11   1788s] - Timing Driven        : On
[08/28 00:05:11   1788s] - Area-Violation Based : On
[08/28 00:05:11   1788s] - Start Rollback Level : -5
[08/28 00:05:11   1788s] - Legalized            : On
[08/28 00:05:11   1788s] - Window Based         : Off
[08/28 00:05:11   1788s] - eDen incr mode       : Off
[08/28 00:05:11   1788s] - Small incr mode      : Off
[08/28 00:05:11   1788s] 
[08/28 00:05:11   1788s] no activity file in design. spp won't run.
[08/28 00:05:11   1788s] Collecting buffer chain nets ...
[08/28 00:05:11   1788s] No Views given, use default active views for adaptive view pruning
[08/28 00:05:11   1788s] SKP will enable view:
[08/28 00:05:11   1788s]   func_view_wc
[08/28 00:05:11   1788s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2680.5M
[08/28 00:05:11   1788s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.033, REAL:0.034, MEM:2680.5M
[08/28 00:05:11   1788s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2680.5M
[08/28 00:05:11   1788s] Starting Early Global Route congestion estimation: mem = 2680.5M
[08/28 00:05:11   1788s] (I)       Started Loading and Dumping File ( Curr Mem: 2680.50 MB )
[08/28 00:05:11   1788s] (I)       Reading DB...
[08/28 00:05:11   1788s] (I)       Read data from FE... (mem=2680.5M)
[08/28 00:05:11   1788s] (I)       Read nodes and places... (mem=2680.5M)
[08/28 00:05:11   1788s] (I)       Done Read nodes and places (cpu=0.068s, mem=2695.4M)
[08/28 00:05:11   1788s] (I)       Read nets... (mem=2695.4M)
[08/28 00:05:11   1789s] (I)       Done Read nets (cpu=0.174s, mem=2697.9M)
[08/28 00:05:11   1789s] (I)       Done Read data from FE (cpu=0.242s, mem=2697.9M)
[08/28 00:05:11   1789s] (I)       before initializing RouteDB syMemory usage = 2697.9 MB
[08/28 00:05:11   1789s] (I)       == Non-default Options ==
[08/28 00:05:11   1789s] (I)       Maximum routing layer                              : 4
[08/28 00:05:11   1789s] (I)       Number threads                                     : 8
[08/28 00:05:11   1789s] (I)       Source-to-sink ratio                               : 0.300000
[08/28 00:05:11   1789s] (I)       Use non-blocking free Dbs wires                    : false
[08/28 00:05:11   1789s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:05:11   1789s] (I)       Use row-based GCell size
[08/28 00:05:11   1789s] (I)       GCell unit size  : 3780
[08/28 00:05:11   1789s] (I)       GCell multiplier : 1
[08/28 00:05:11   1789s] (I)       build grid graph
[08/28 00:05:11   1789s] (I)       build grid graph start
[08/28 00:05:11   1789s] [NR-eGR] Track table information for default rule: 
[08/28 00:05:11   1789s] [NR-eGR] Metal1 has no routable track
[08/28 00:05:11   1789s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:05:11   1789s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:05:11   1789s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:05:11   1789s] (I)       build grid graph end
[08/28 00:05:11   1789s] (I)       ===========================================================================
[08/28 00:05:11   1789s] (I)       == Report All Rule Vias ==
[08/28 00:05:11   1789s] (I)       ===========================================================================
[08/28 00:05:11   1789s] (I)        Via Rule : (Default)
[08/28 00:05:11   1789s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:05:11   1789s] (I)       ---------------------------------------------------------------------------
[08/28 00:05:11   1789s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:05:11   1789s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:05:11   1789s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:05:11   1789s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:05:11   1789s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:05:11   1789s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:05:11   1789s] (I)       ===========================================================================
[08/28 00:05:11   1789s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2697.88 MB )
[08/28 00:05:11   1789s] (I)       Num PG vias on layer 2 : 0
[08/28 00:05:11   1789s] (I)       Num PG vias on layer 3 : 0
[08/28 00:05:11   1789s] (I)       Num PG vias on layer 4 : 0
[08/28 00:05:11   1789s] [NR-eGR] Read 74957 PG shapes
[08/28 00:05:11   1789s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2700.38 MB )
[08/28 00:05:11   1789s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:05:11   1789s] [NR-eGR] #Instance Blockages : 7082
[08/28 00:05:11   1789s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:05:11   1789s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:05:11   1789s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:05:11   1789s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:05:11   1789s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:05:11   1789s] (I)       readDataFromPlaceDB
[08/28 00:05:11   1789s] (I)       Read net information..
[08/28 00:05:11   1789s] [NR-eGR] Read numTotalNets=32554  numIgnoredNets=48
[08/28 00:05:11   1789s] (I)       Read testcase time = 0.016 seconds
[08/28 00:05:11   1789s] 
[08/28 00:05:11   1789s] (I)       early_global_route_priority property id does not exist.
[08/28 00:05:11   1789s] (I)       Start initializing grid graph
[08/28 00:05:11   1789s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:05:11   1789s] (I)       End initializing grid graph
[08/28 00:05:11   1789s] (I)       Model blockages into capacity
[08/28 00:05:11   1789s] (I)       Read Num Blocks=103969  Num Prerouted Wires=0  Num CS=0
[08/28 00:05:11   1789s] (I)       Started Modeling ( Curr Mem: 2707.57 MB )
[08/28 00:05:11   1789s] (I)       Layer 1 (H) : #blockages 66314 : #preroutes 0
[08/28 00:05:11   1789s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:05:12   1789s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:05:12   1789s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2707.57 MB )
[08/28 00:05:12   1789s] (I)       -- layer congestion ratio --
[08/28 00:05:12   1789s] (I)       Layer 1 : 0.100000
[08/28 00:05:12   1789s] (I)       Layer 2 : 0.700000
[08/28 00:05:12   1789s] (I)       Layer 3 : 0.700000
[08/28 00:05:12   1789s] (I)       Layer 4 : 0.700000
[08/28 00:05:12   1789s] (I)       ----------------------------
[08/28 00:05:12   1789s] (I)       Number of ignored nets = 48
[08/28 00:05:12   1789s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:05:12   1789s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:05:12   1789s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:05:12   1789s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:05:12   1789s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:05:12   1789s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:05:12   1789s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:05:12   1789s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:05:12   1789s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:05:12   1789s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:05:12   1789s] (I)       Before initializing Early Global Route syMemory usage = 2707.6 MB
[08/28 00:05:12   1789s] (I)       Ndr track 0 does not exist
[08/28 00:05:12   1789s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:05:12   1789s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:05:12   1789s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:05:12   1789s] (I)       Site width          :   480  (dbu)
[08/28 00:05:12   1789s] (I)       Row height          :  3780  (dbu)
[08/28 00:05:12   1789s] (I)       GCell width         :  3780  (dbu)
[08/28 00:05:12   1789s] (I)       GCell height        :  3780  (dbu)
[08/28 00:05:12   1789s] (I)       Grid                :   487   487     4
[08/28 00:05:12   1789s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:05:12   1789s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:05:12   1789s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:05:12   1789s] (I)       Default wire width  :   160   200   200   200
[08/28 00:05:12   1789s] (I)       Default wire space  :   180   210   210   210
[08/28 00:05:12   1789s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:05:12   1789s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:05:12   1789s] (I)       First track coord   :     0   240   480   240
[08/28 00:05:12   1789s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:05:12   1789s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:05:12   1789s] (I)       Num of masks        :     1     1     1     1
[08/28 00:05:12   1789s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:05:12   1789s] (I)       --------------------------------------------------------
[08/28 00:05:12   1789s] 
[08/28 00:05:12   1789s] [NR-eGR] ============ Routing rule table ============
[08/28 00:05:12   1789s] [NR-eGR] Rule id: 0  Nets: 32506 
[08/28 00:05:12   1789s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:05:12   1789s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:05:12   1789s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:05:12   1789s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:05:12   1789s] [NR-eGR] ========================================
[08/28 00:05:12   1789s] [NR-eGR] 
[08/28 00:05:12   1789s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:05:12   1789s] (I)       blocked tracks on layer2 : = 874952 / 2133547 (41.01%)
[08/28 00:05:12   1789s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:05:12   1789s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:05:12   1789s] (I)       After initializing Early Global Route syMemory usage = 2717.1 MB
[08/28 00:05:12   1789s] (I)       Finished Loading and Dumping File ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2717.07 MB )
[08/28 00:05:12   1789s] (I)       Reset routing kernel
[08/28 00:05:12   1789s] (I)       Started Global Routing ( Curr Mem: 2717.07 MB )
[08/28 00:05:12   1789s] (I)       ============= Initialization =============
[08/28 00:05:12   1789s] (I)       totalPins=119170  totalGlobalPin=115195 (96.66%)
[08/28 00:05:12   1789s] (I)       Started Net group 1 ( Curr Mem: 2717.07 MB )
[08/28 00:05:12   1789s] (I)       Started Build MST ( Curr Mem: 2717.07 MB )
[08/28 00:05:12   1789s] (I)       Generate topology with 8 threads
[08/28 00:05:12   1789s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.02 sec, Curr Mem: 2729.07 MB )
[08/28 00:05:12   1789s] (I)       total 2D Cap : 3730214 = (2633706 H, 1096508 V)
[08/28 00:05:12   1789s] [NR-eGR] Layer group 1: route 32506 net(s) in layer range [2, 4]
[08/28 00:05:12   1789s] (I)       
[08/28 00:05:12   1789s] (I)       ============  Phase 1a Route ============
[08/28 00:05:12   1789s] (I)       Started Phase 1a ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Started Pattern routing ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Finished Pattern routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 246
[08/28 00:05:12   1789s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Usage: 440973 = (223730 H, 217243 V) = (8.49% H, 19.81% V) = (8.457e+05um H, 8.212e+05um V)
[08/28 00:05:12   1789s] (I)       Finished Phase 1a ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       
[08/28 00:05:12   1789s] (I)       ============  Phase 1b Route ============
[08/28 00:05:12   1789s] (I)       Started Phase 1b ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Started Monotonic routing ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Finished Monotonic routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Usage: 442058 = (224493 H, 217565 V) = (8.52% H, 19.84% V) = (8.486e+05um H, 8.224e+05um V)
[08/28 00:05:12   1789s] (I)       Overflow of layer group 1: 0.80% H + 2.45% V. EstWL: 1.670979e+06um
[08/28 00:05:12   1789s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       
[08/28 00:05:12   1789s] (I)       ============  Phase 1c Route ============
[08/28 00:05:12   1789s] (I)       Started Phase 1c ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Started Two level routing ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Level2 Grid: 98 x 98
[08/28 00:05:12   1789s] (I)       Started Two Level Routing ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Finished Two Level Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Finished Two level routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Usage: 443439 = (225647 H, 217792 V) = (8.57% H, 19.86% V) = (8.529e+05um H, 8.233e+05um V)
[08/28 00:05:12   1789s] (I)       Finished Phase 1c ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       
[08/28 00:05:12   1789s] (I)       ============  Phase 1d Route ============
[08/28 00:05:12   1789s] (I)       Started Phase 1d ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Started Detoured routing ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Finished Detoured routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Usage: 443763 = (225757 H, 218006 V) = (8.57% H, 19.88% V) = (8.534e+05um H, 8.241e+05um V)
[08/28 00:05:12   1789s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       
[08/28 00:05:12   1789s] (I)       ============  Phase 1e Route ============
[08/28 00:05:12   1789s] (I)       Started Phase 1e ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Started Route legalization ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Usage: 443843 = (225817 H, 218026 V) = (8.57% H, 19.88% V) = (8.536e+05um H, 8.241e+05um V)
[08/28 00:05:12   1789s] [NR-eGR] Early Global Route overflow of layer group 1: 0.25% H + 1.89% V. EstWL: 1.677727e+06um
[08/28 00:05:12   1789s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Started Layer assignment ( Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2721.07 MB )
[08/28 00:05:12   1789s] (I)       Running layer assignment with 8 threads
[08/28 00:05:12   1790s] (I)       Finished Layer assignment ( CPU: 0.81 sec, Real: 0.24 sec, Curr Mem: 2717.07 MB )
[08/28 00:05:12   1790s] (I)       Finished Net group 1 ( CPU: 1.41 sec, Real: 0.77 sec, Curr Mem: 2717.07 MB )
[08/28 00:05:12   1790s] (I)       
[08/28 00:05:12   1790s] (I)       ============  Phase 1l Route ============
[08/28 00:05:12   1790s] (I)       Started Phase 1l ( Curr Mem: 2717.07 MB )
[08/28 00:05:12   1790s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2717.07 MB )
[08/28 00:05:12   1790s] (I)       
[08/28 00:05:12   1790s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:05:12   1790s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:05:12   1790s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:05:12   1790s] [NR-eGR]       Layer              (1-5)            (6-11)           (12-16)           (17-22)    OverCon 
[08/28 00:05:12   1790s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:05:12   1790s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:05:12   1790s] [NR-eGR]  Metal2  (2)       348( 0.22%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.22%) 
[08/28 00:05:12   1790s] [NR-eGR]  Metal3  (3)      2362( 1.47%)        63( 0.04%)        39( 0.02%)        32( 0.02%)   ( 1.55%) 
[08/28 00:05:12   1790s] [NR-eGR]  Metal4  (4)        76( 0.05%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[08/28 00:05:12   1790s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:05:12   1790s] [NR-eGR] Total             2786( 0.58%)        65( 0.01%)        39( 0.01%)        32( 0.01%)   ( 0.60%) 
[08/28 00:05:12   1790s] [NR-eGR] 
[08/28 00:05:12   1790s] (I)       Finished Global Routing ( CPU: 1.44 sec, Real: 0.80 sec, Curr Mem: 2717.07 MB )
[08/28 00:05:12   1790s] (I)       total 2D Cap : 3750494 = (2652297 H, 1098197 V)
[08/28 00:05:12   1790s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.11% H + 1.55% V
[08/28 00:05:12   1790s] [NR-eGR] Overflow after Early Global Route 0.14% H + 1.97% V
[08/28 00:05:12   1790s] Early Global Route congestion estimation runtime: 1.90 seconds, mem = 2717.1M
[08/28 00:05:12   1790s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.896, REAL:1.262, MEM:2717.1M
[08/28 00:05:12   1790s] OPERPROF: Starting HotSpotCal at level 1, MEM:2717.1M
[08/28 00:05:12   1790s] [hotspot] +------------+---------------+---------------+
[08/28 00:05:12   1790s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:05:12   1790s] [hotspot] +------------+---------------+---------------+
[08/28 00:05:12   1790s] [hotspot] | normalized |         12.00 |         36.00 |
[08/28 00:05:12   1790s] [hotspot] +------------+---------------+---------------+
[08/28 00:05:12   1790s] Local HotSpot Analysis: normalized max congestion hotspot area = 12.00, normalized total congestion hotspot area = 36.00 (area is in unit of 4 std-cell row bins)
[08/28 00:05:12   1790s] [hotspot] max/total 12.00/36.00, big hotspot (>10) total 10.16
[08/28 00:05:12   1790s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:05:12   1790s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:05:12   1790s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:05:12   1790s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:05:12   1790s] [hotspot] |  1  |   605.04   605.04   665.52   665.52 |       11.48   |
[08/28 00:05:12   1790s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:05:12   1790s] [hotspot] |  2  |   846.96   877.20   907.44   937.68 |        3.41   |
[08/28 00:05:12   1790s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:05:12   1790s] [hotspot] |  3  |   453.84   846.96   514.32   907.44 |        3.28   |
[08/28 00:05:12   1790s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:05:12   1790s] [hotspot] |  4  |  1179.60  1028.40  1240.08  1088.88 |        3.02   |
[08/28 00:05:12   1790s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:05:12   1790s] [hotspot] |  5  |   453.84   665.52   514.32   726.00 |        2.10   |
[08/28 00:05:12   1790s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:05:12   1790s] Top 5 hotspots total area: 23.28
[08/28 00:05:12   1790s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.019, MEM:2717.1M
[08/28 00:05:12   1790s] 
[08/28 00:05:12   1790s] === incrementalPlace Internal Loop 1 ===
[08/28 00:05:12   1790s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/28 00:05:12   1790s] OPERPROF: Starting IPInitSPData at level 1, MEM:2717.1M
[08/28 00:05:12   1790s] #spOpts: N=130 minPadR=1.1 
[08/28 00:05:12   1790s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2717.1M
[08/28 00:05:12   1790s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:05:13   1790s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.125, REAL:0.126, MEM:2717.1M
[08/28 00:05:13   1790s] OPERPROF:   Starting post-place ADS at level 2, MEM:2717.1M
[08/28 00:05:13   1791s] ADSU 0.545 -> 0.552. GS 30.240
[08/28 00:05:13   1791s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.085, REAL:0.085, MEM:2717.1M
[08/28 00:05:13   1791s] OPERPROF:   Starting spMPad at level 2, MEM:2717.1M
[08/28 00:05:13   1791s] OPERPROF:     Starting spContextMPad at level 3, MEM:2717.1M
[08/28 00:05:13   1791s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2717.1M
[08/28 00:05:13   1791s] OPERPROF:   Finished spMPad at level 2, CPU:0.018, REAL:0.018, MEM:2717.1M
[08/28 00:05:13   1791s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2717.1M
[08/28 00:05:13   1791s] no activity file in design. spp won't run.
[08/28 00:05:13   1791s] [spp] 0
[08/28 00:05:13   1791s] [adp] 0:1:1:3
[08/28 00:05:13   1791s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.015, REAL:0.015, MEM:2717.1M
[08/28 00:05:13   1791s] SP #FI/SF FL/PI 1/0 31895/0
[08/28 00:05:13   1791s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.315, REAL:0.317, MEM:2717.1M
[08/28 00:05:13   1791s] PP off. flexM 0
[08/28 00:05:13   1791s] OPERPROF: Starting CDPad at level 1, MEM:2717.1M
[08/28 00:05:13   1791s] 3DP is on.
[08/28 00:05:13   1791s] 3DP OF M2 0.003, M4 0.001. Diff 0
[08/28 00:05:13   1791s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/28 00:05:13   1791s] CDPadU 0.770 -> 0.786. R=0.562, N=31895, GS=3.780
[08/28 00:05:13   1791s] OPERPROF: Finished CDPad at level 1, CPU:0.755, REAL:0.194, MEM:2719.5M
[08/28 00:05:13   1791s] OPERPROF: Starting InitSKP at level 1, MEM:2719.5M
[08/28 00:05:13   1791s] no activity file in design. spp won't run.
[08/28 00:05:14   1794s] no activity file in design. spp won't run.
[08/28 00:05:16   1799s] *** Finished SKP initialization (cpu=0:00:07.1, real=0:00:03.0)***
[08/28 00:05:16   1799s] OPERPROF: Finished InitSKP at level 1, CPU:7.148, REAL:2.620, MEM:2991.8M
[08/28 00:05:16   1799s] NP #FI/FS/SF FL/PI: 8107/64/0 31895/0
[08/28 00:05:16   1799s] no activity file in design. spp won't run.
[08/28 00:05:16   1799s] 
[08/28 00:05:16   1799s] AB Est...
[08/28 00:05:16   1799s] OPERPROF: Starting npPlace at level 1, MEM:3002.5M
[08/28 00:05:16   1799s] OPERPROF: Finished npPlace at level 1, CPU:0.153, REAL:0.087, MEM:3055.2M
[08/28 00:05:16   1799s] Iteration  4: Skipped, with CDP Off
[08/28 00:05:16   1799s] 
[08/28 00:05:16   1799s] AB Est...
[08/28 00:05:16   1799s] OPERPROF: Starting npPlace at level 1, MEM:3087.2M
[08/28 00:05:16   1799s] OPERPROF: Finished npPlace at level 1, CPU:0.128, REAL:0.055, MEM:3055.2M
[08/28 00:05:16   1799s] Iteration  5: Skipped, with CDP Off
[08/28 00:05:16   1799s] 
[08/28 00:05:16   1799s] AB Est...
[08/28 00:05:16   1799s] OPERPROF: Starting npPlace at level 1, MEM:3087.2M
[08/28 00:05:16   1799s] OPERPROF: Finished npPlace at level 1, CPU:0.131, REAL:0.061, MEM:3055.2M
[08/28 00:05:16   1799s] Iteration  6: Skipped, with CDP Off
[08/28 00:05:16   1800s] OPERPROF: Starting npPlace at level 1, MEM:3183.2M
[08/28 00:05:16   1800s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/28 00:05:16   1800s] No instances found in the vector
[08/28 00:05:16   1800s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3087.2M, DRC: 0)
[08/28 00:05:16   1800s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:05:16   1800s] Starting Early Global Route supply map. mem = 3113.5M
[08/28 00:05:17   1800s] Finished Early Global Route supply map. mem = 3123.0M
[08/28 00:05:34   1880s] Iteration  7: Total net bbox = 1.224e+06 (5.91e+05 6.33e+05)
[08/28 00:05:34   1880s]               Est.  stn bbox = 1.507e+06 (7.27e+05 7.80e+05)
[08/28 00:05:34   1880s]               cpu = 0:01:20 real = 0:00:18.0 mem = 3381.8M
[08/28 00:05:34   1880s] OPERPROF: Finished npPlace at level 1, CPU:79.852, REAL:17.735, MEM:3285.8M
[08/28 00:05:34   1880s] no activity file in design. spp won't run.
[08/28 00:05:34   1880s] NP #FI/FS/SF FL/PI: 8107/64/0 31895/0
[08/28 00:05:34   1880s] no activity file in design. spp won't run.
[08/28 00:05:34   1880s] OPERPROF: Starting npPlace at level 1, MEM:3253.8M
[08/28 00:05:34   1880s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/28 00:05:34   1880s] No instances found in the vector
[08/28 00:05:34   1880s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3157.8M, DRC: 0)
[08/28 00:05:34   1880s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:05:59   1996s] Iteration  8: Total net bbox = 1.254e+06 (6.08e+05 6.46e+05)
[08/28 00:05:59   1996s]               Est.  stn bbox = 1.545e+06 (7.50e+05 7.95e+05)
[08/28 00:05:59   1996s]               cpu = 0:01:56 real = 0:00:25.0 mem = 3366.8M
[08/28 00:05:59   1996s] OPERPROF: Finished npPlace at level 1, CPU:115.862, REAL:24.258, MEM:3270.8M
[08/28 00:05:59   1996s] no activity file in design. spp won't run.
[08/28 00:05:59   1996s] NP #FI/FS/SF FL/PI: 8107/64/0 31895/0
[08/28 00:05:59   1996s] no activity file in design. spp won't run.
[08/28 00:05:59   1997s] OPERPROF: Starting npPlace at level 1, MEM:3238.8M
[08/28 00:05:59   1997s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/28 00:05:59   1997s] No instances found in the vector
[08/28 00:05:59   1997s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3142.8M, DRC: 0)
[08/28 00:05:59   1997s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:06:44   2230s] Iteration  9: Total net bbox = 1.277e+06 (6.20e+05 6.57e+05)
[08/28 00:06:44   2230s]               Est.  stn bbox = 1.572e+06 (7.66e+05 8.06e+05)
[08/28 00:06:44   2230s]               cpu = 0:03:53 real = 0:00:45.0 mem = 3371.5M
[08/28 00:06:44   2230s] OPERPROF: Finished npPlace at level 1, CPU:233.410, REAL:45.151, MEM:3275.5M
[08/28 00:06:44   2230s] no activity file in design. spp won't run.
[08/28 00:06:44   2230s] NP #FI/FS/SF FL/PI: 8107/64/0 31895/0
[08/28 00:06:44   2230s] no activity file in design. spp won't run.
[08/28 00:06:45   2231s] OPERPROF: Starting npPlace at level 1, MEM:3243.5M
[08/28 00:06:45   2231s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/28 00:06:45   2231s] No instances found in the vector
[08/28 00:06:45   2231s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3147.5M, DRC: 0)
[08/28 00:06:45   2231s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:07:36   2480s] Iteration 10: Total net bbox = 1.311e+06 (6.42e+05 6.69e+05)
[08/28 00:07:36   2480s]               Est.  stn bbox = 1.601e+06 (7.87e+05 8.14e+05)
[08/28 00:07:36   2480s]               cpu = 0:04:09 real = 0:00:51.0 mem = 3372.3M
[08/28 00:07:36   2480s] OPERPROF: Finished npPlace at level 1, CPU:249.538, REAL:51.256, MEM:3276.3M
[08/28 00:07:36   2480s] no activity file in design. spp won't run.
[08/28 00:07:36   2480s] NP #FI/FS/SF FL/PI: 8107/64/0 31895/0
[08/28 00:07:36   2481s] no activity file in design. spp won't run.
[08/28 00:07:36   2481s] OPERPROF: Starting npPlace at level 1, MEM:3244.3M
[08/28 00:07:36   2481s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/28 00:07:36   2481s] No instances found in the vector
[08/28 00:07:36   2481s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3148.3M, DRC: 0)
[08/28 00:07:36   2481s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:07:50   2536s] Iteration 11: Total net bbox = 1.356e+06 (6.63e+05 6.93e+05)
[08/28 00:07:50   2536s]               Est.  stn bbox = 1.645e+06 (8.08e+05 8.37e+05)
[08/28 00:07:50   2536s]               cpu = 0:00:54.8 real = 0:00:14.0 mem = 3375.0M
[08/28 00:07:50   2536s] OPERPROF: Finished npPlace at level 1, CPU:54.879, REAL:13.714, MEM:3279.0M
[08/28 00:07:50   2536s] Move report: Timing Driven Placement moves 31895 insts, mean move: 25.29 um, max move: 629.36 um
[08/28 00:07:50   2536s] 	Max move on inst (i_croc_soc/ictc_preCTS_FE_OFC825_i_rstgen_i_rstgen_bypass_rst_no): (750.72, 359.34) --> (1041.75, 697.67)
[08/28 00:07:50   2536s] no activity file in design. spp won't run.
[08/28 00:07:50   2536s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.009, REAL:0.009, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.048, REAL:0.048, MEM:3151.0M
[08/28 00:07:50   2536s] 
[08/28 00:07:50   2536s] Finished Incremental Placement (cpu=0:12:26, real=0:02:38, mem=3151.0M)
[08/28 00:07:50   2536s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/28 00:07:50   2536s] Type 'man IMPSP-9025' for more detail.
[08/28 00:07:50   2536s] CongRepair sets shifter mode to gplace
[08/28 00:07:50   2536s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3151.0M
[08/28 00:07:50   2536s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:07:50   2536s] All LLGs are deleted
[08/28 00:07:50   2536s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3151.0M
[08/28 00:07:50   2536s] Core basic site is CoreSite
[08/28 00:07:50   2536s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:07:50   2536s] Fast DP-INIT is on for default
[08/28 00:07:50   2536s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:07:50   2536s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.164, REAL:0.042, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:         Starting CMU at level 5, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.195, REAL:0.074, MEM:3151.0M
[08/28 00:07:50   2536s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3151.0MB).
[08/28 00:07:50   2536s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.238, REAL:0.117, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.238, REAL:0.117, MEM:3151.0M
[08/28 00:07:50   2536s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.6
[08/28 00:07:50   2536s] OPERPROF:   Starting RefinePlace at level 2, MEM:3151.0M
[08/28 00:07:50   2536s] *** Starting refinePlace (0:42:17 mem=3151.0M) ***
[08/28 00:07:50   2536s] Total net bbox length = 1.392e+06 (6.960e+05 6.962e+05) (ext = 3.432e+04)
[08/28 00:07:50   2536s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:07:50   2536s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3151.0M
[08/28 00:07:50   2536s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3151.0M
[08/28 00:07:50   2536s] Starting refinePlace ...
[08/28 00:07:50   2536s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:07:50   2536s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:07:51   2537s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=3151.0MB) @(0:42:17 - 0:42:18).
[08/28 00:07:51   2537s] Move report: preRPlace moves 31895 insts, mean move: 1.49 um, max move: 21.40 um
[08/28 00:07:51   2537s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mtval_q_8__reg): (1110.35, 1256.81) --> (1090.56, 1255.20)
[08/28 00:07:51   2537s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:07:51   2537s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:07:51   2537s] tweakage running in 8 threads.
[08/28 00:07:51   2537s] Placement tweakage begins.
[08/28 00:07:51   2537s] wire length = 1.694e+06
[08/28 00:07:52   2540s] wire length = 1.640e+06
[08/28 00:07:52   2540s] Placement tweakage ends.
[08/28 00:07:52   2540s] Move report: tweak moves 5184 insts, mean move: 5.65 um, max move: 34.56 um
[08/28 00:07:52   2540s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC770_i_apb_uart_UART_RXFF_D_6): (766.56, 1281.66) --> (732.00, 1281.66)
[08/28 00:07:52   2540s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:01.0, mem=3166.1MB) @(0:42:18 - 0:42:20).
[08/28 00:07:52   2540s] 
[08/28 00:07:52   2540s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:07:53   2541s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:07:53   2541s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3166.1MB) @(0:42:20 - 0:42:21).
[08/28 00:07:53   2541s] Move report: Detail placement moves 31895 insts, mean move: 2.32 um, max move: 36.03 um
[08/28 00:07:53   2541s] 	Max move on inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC770_i_apb_uart_UART_RXFF_D_6): (766.67, 1280.30) --> (732.00, 1281.66)
[08/28 00:07:53   2541s] 	Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 3166.1MB
[08/28 00:07:53   2541s] Statistics of distance of Instance movement in refine placement:
[08/28 00:07:53   2541s]   maximum (X+Y) =        36.03 um
[08/28 00:07:53   2541s]   inst (i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC770_i_apb_uart_UART_RXFF_D_6) with max move: (766.668, 1280.3) -> (732, 1281.66)
[08/28 00:07:53   2541s]   mean    (X+Y) =         2.32 um
[08/28 00:07:53   2541s] Summary Report:
[08/28 00:07:53   2541s] Instances move: 31895 (out of 31895 movable)
[08/28 00:07:53   2541s] Instances flipped: 0
[08/28 00:07:53   2541s] Mean displacement: 2.32 um
[08/28 00:07:53   2541s] Max displacement: 36.03 um (Instance: i_croc_soc/i_croc/i_uart/ictc_preCTS_FE_OFC770_i_apb_uart_UART_RXFF_D_6) (766.668, 1280.3) -> (732, 1281.66)
[08/28 00:07:53   2541s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_4
[08/28 00:07:53   2541s] Total instances moved : 31895
[08/28 00:07:53   2541s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.808, REAL:2.577, MEM:3166.1M
[08/28 00:07:53   2541s] Total net bbox length = 1.353e+06 (6.542e+05 6.992e+05) (ext = 3.409e+04)
[08/28 00:07:53   2541s] Runtime: CPU: 0:00:04.9 REAL: 0:00:03.0 MEM: 3166.1MB
[08/28 00:07:53   2541s] [CPU] RefinePlace/total (cpu=0:00:04.9, real=0:00:03.0, mem=3166.1MB) @(0:42:17 - 0:42:22).
[08/28 00:07:53   2541s] *** Finished refinePlace (0:42:22 mem=3166.1M) ***
[08/28 00:07:53   2541s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.6
[08/28 00:07:53   2541s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.914, REAL:2.685, MEM:3166.1M
[08/28 00:07:53   2541s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.288, REAL:2.839, MEM:3166.1M
[08/28 00:07:53   2541s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3166.1M
[08/28 00:07:53   2541s] Starting Early Global Route congestion estimation: mem = 3166.1M
[08/28 00:07:53   2541s] (I)       Started Loading and Dumping File ( Curr Mem: 3166.15 MB )
[08/28 00:07:53   2541s] (I)       Reading DB...
[08/28 00:07:53   2541s] (I)       Read data from FE... (mem=3166.1M)
[08/28 00:07:53   2541s] (I)       Read nodes and places... (mem=3166.1M)
[08/28 00:07:53   2541s] (I)       Done Read nodes and places (cpu=0.060s, mem=3166.1M)
[08/28 00:07:53   2541s] (I)       Read nets... (mem=3166.1M)
[08/28 00:07:53   2541s] (I)       Done Read nets (cpu=0.142s, mem=3166.1M)
[08/28 00:07:53   2541s] (I)       Done Read data from FE (cpu=0.202s, mem=3166.1M)
[08/28 00:07:53   2541s] (I)       before initializing RouteDB syMemory usage = 3166.1 MB
[08/28 00:07:53   2541s] (I)       == Non-default Options ==
[08/28 00:07:53   2541s] (I)       Maximum routing layer                              : 4
[08/28 00:07:53   2541s] (I)       Number threads                                     : 8
[08/28 00:07:53   2541s] (I)       Source-to-sink ratio                               : 0.300000
[08/28 00:07:53   2541s] (I)       Use non-blocking free Dbs wires                    : false
[08/28 00:07:53   2541s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:07:53   2541s] (I)       Use row-based GCell size
[08/28 00:07:53   2541s] (I)       GCell unit size  : 3780
[08/28 00:07:53   2541s] (I)       GCell multiplier : 1
[08/28 00:07:53   2541s] (I)       build grid graph
[08/28 00:07:53   2541s] (I)       build grid graph start
[08/28 00:07:53   2541s] [NR-eGR] Track table information for default rule: 
[08/28 00:07:53   2541s] [NR-eGR] Metal1 has no routable track
[08/28 00:07:53   2541s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:07:53   2541s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:07:53   2541s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:07:53   2541s] (I)       build grid graph end
[08/28 00:07:53   2541s] (I)       ===========================================================================
[08/28 00:07:53   2541s] (I)       == Report All Rule Vias ==
[08/28 00:07:53   2541s] (I)       ===========================================================================
[08/28 00:07:53   2541s] (I)        Via Rule : (Default)
[08/28 00:07:53   2541s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:07:53   2541s] (I)       ---------------------------------------------------------------------------
[08/28 00:07:53   2541s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:07:53   2541s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:07:53   2541s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:07:53   2541s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:07:53   2541s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:07:53   2541s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:07:53   2541s] (I)       ===========================================================================
[08/28 00:07:53   2541s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3166.15 MB )
[08/28 00:07:53   2541s] (I)       Num PG vias on layer 2 : 0
[08/28 00:07:53   2541s] (I)       Num PG vias on layer 3 : 0
[08/28 00:07:53   2541s] (I)       Num PG vias on layer 4 : 0
[08/28 00:07:53   2541s] [NR-eGR] Read 74957 PG shapes
[08/28 00:07:53   2541s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:53   2541s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:07:53   2541s] [NR-eGR] #Instance Blockages : 7082
[08/28 00:07:53   2541s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:07:53   2541s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:07:53   2541s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:07:53   2541s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:07:53   2541s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:07:53   2541s] (I)       readDataFromPlaceDB
[08/28 00:07:53   2541s] (I)       Read net information..
[08/28 00:07:53   2541s] [NR-eGR] Read numTotalNets=32554  numIgnoredNets=48
[08/28 00:07:53   2541s] (I)       Read testcase time = 0.017 seconds
[08/28 00:07:53   2541s] 
[08/28 00:07:53   2541s] (I)       early_global_route_priority property id does not exist.
[08/28 00:07:53   2541s] (I)       Start initializing grid graph
[08/28 00:07:53   2541s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:07:53   2541s] (I)       End initializing grid graph
[08/28 00:07:53   2541s] (I)       Model blockages into capacity
[08/28 00:07:53   2541s] (I)       Read Num Blocks=103969  Num Prerouted Wires=0  Num CS=0
[08/28 00:07:53   2541s] (I)       Started Modeling ( Curr Mem: 3166.15 MB )
[08/28 00:07:53   2542s] (I)       Layer 1 (H) : #blockages 66314 : #preroutes 0
[08/28 00:07:53   2542s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:07:53   2542s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:07:53   2542s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:53   2542s] (I)       -- layer congestion ratio --
[08/28 00:07:53   2542s] (I)       Layer 1 : 0.100000
[08/28 00:07:53   2542s] (I)       Layer 2 : 0.700000
[08/28 00:07:53   2542s] (I)       Layer 3 : 0.700000
[08/28 00:07:53   2542s] (I)       Layer 4 : 0.700000
[08/28 00:07:53   2542s] (I)       ----------------------------
[08/28 00:07:53   2542s] (I)       Number of ignored nets = 48
[08/28 00:07:53   2542s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:07:53   2542s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:07:53   2542s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:07:53   2542s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:07:53   2542s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:07:53   2542s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:07:53   2542s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:07:53   2542s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:07:53   2542s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:07:53   2542s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:07:53   2542s] (I)       Before initializing Early Global Route syMemory usage = 3166.1 MB
[08/28 00:07:53   2542s] (I)       Ndr track 0 does not exist
[08/28 00:07:53   2542s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:07:53   2542s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:07:53   2542s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:07:53   2542s] (I)       Site width          :   480  (dbu)
[08/28 00:07:53   2542s] (I)       Row height          :  3780  (dbu)
[08/28 00:07:53   2542s] (I)       GCell width         :  3780  (dbu)
[08/28 00:07:53   2542s] (I)       GCell height        :  3780  (dbu)
[08/28 00:07:53   2542s] (I)       Grid                :   487   487     4
[08/28 00:07:53   2542s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:07:53   2542s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:07:53   2542s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:07:53   2542s] (I)       Default wire width  :   160   200   200   200
[08/28 00:07:53   2542s] (I)       Default wire space  :   180   210   210   210
[08/28 00:07:53   2542s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:07:53   2542s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:07:53   2542s] (I)       First track coord   :     0   240   480   240
[08/28 00:07:53   2542s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:07:53   2542s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:07:53   2542s] (I)       Num of masks        :     1     1     1     1
[08/28 00:07:53   2542s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:07:53   2542s] (I)       --------------------------------------------------------
[08/28 00:07:53   2542s] 
[08/28 00:07:53   2542s] [NR-eGR] ============ Routing rule table ============
[08/28 00:07:53   2542s] [NR-eGR] Rule id: 0  Nets: 32506 
[08/28 00:07:53   2542s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:07:53   2542s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:07:53   2542s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:07:53   2542s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:07:53   2542s] [NR-eGR] ========================================
[08/28 00:07:53   2542s] [NR-eGR] 
[08/28 00:07:53   2542s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:07:53   2542s] (I)       blocked tracks on layer2 : = 874891 / 2133547 (41.01%)
[08/28 00:07:53   2542s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:07:53   2542s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:07:53   2542s] (I)       After initializing Early Global Route syMemory usage = 3166.1 MB
[08/28 00:07:53   2542s] (I)       Finished Loading and Dumping File ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:53   2542s] (I)       Reset routing kernel
[08/28 00:07:53   2542s] (I)       Started Global Routing ( Curr Mem: 3166.15 MB )
[08/28 00:07:53   2542s] (I)       ============= Initialization =============
[08/28 00:07:53   2542s] (I)       totalPins=119170  totalGlobalPin=117149 (98.30%)
[08/28 00:07:53   2542s] (I)       Started Net group 1 ( Curr Mem: 3166.15 MB )
[08/28 00:07:53   2542s] (I)       Started Build MST ( Curr Mem: 3166.15 MB )
[08/28 00:07:53   2542s] (I)       Generate topology with 8 threads
[08/28 00:07:53   2542s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 3178.15 MB )
[08/28 00:07:53   2542s] (I)       total 2D Cap : 3730296 = (2633788 H, 1096508 V)
[08/28 00:07:53   2542s] [NR-eGR] Layer group 1: route 32506 net(s) in layer range [2, 4]
[08/28 00:07:53   2542s] (I)       
[08/28 00:07:53   2542s] (I)       ============  Phase 1a Route ============
[08/28 00:07:53   2542s] (I)       Started Phase 1a ( Curr Mem: 3170.15 MB )
[08/28 00:07:53   2542s] (I)       Started Pattern routing ( Curr Mem: 3170.15 MB )
[08/28 00:07:53   2542s] (I)       Finished Pattern routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:53   2542s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 280
[08/28 00:07:54   2542s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Usage: 444637 = (226453 H, 218184 V) = (8.60% H, 19.90% V) = (8.560e+05um H, 8.247e+05um V)
[08/28 00:07:54   2542s] (I)       Finished Phase 1a ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       
[08/28 00:07:54   2542s] (I)       ============  Phase 1b Route ============
[08/28 00:07:54   2542s] (I)       Started Phase 1b ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Started Monotonic routing ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Usage: 445603 = (227087 H, 218516 V) = (8.62% H, 19.93% V) = (8.584e+05um H, 8.260e+05um V)
[08/28 00:07:54   2542s] (I)       Overflow of layer group 1: 0.79% H + 2.31% V. EstWL: 1.684379e+06um
[08/28 00:07:54   2542s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       
[08/28 00:07:54   2542s] (I)       ============  Phase 1c Route ============
[08/28 00:07:54   2542s] (I)       Started Phase 1c ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Started Two level routing ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Level2 Grid: 98 x 98
[08/28 00:07:54   2542s] (I)       Started Two Level Routing ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Finished Two level routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Usage: 447204 = (228459 H, 218745 V) = (8.67% H, 19.95% V) = (8.636e+05um H, 8.269e+05um V)
[08/28 00:07:54   2542s] (I)       Finished Phase 1c ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       
[08/28 00:07:54   2542s] (I)       ============  Phase 1d Route ============
[08/28 00:07:54   2542s] (I)       Started Phase 1d ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Started Detoured routing ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Usage: 447208 = (228461 H, 218747 V) = (8.67% H, 19.95% V) = (8.636e+05um H, 8.269e+05um V)
[08/28 00:07:54   2542s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       
[08/28 00:07:54   2542s] (I)       ============  Phase 1e Route ============
[08/28 00:07:54   2542s] (I)       Started Phase 1e ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Started Route legalization ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Usage: 447208 = (228461 H, 218747 V) = (8.67% H, 19.95% V) = (8.636e+05um H, 8.269e+05um V)
[08/28 00:07:54   2542s] [NR-eGR] Early Global Route overflow of layer group 1: 0.56% H + 1.55% V. EstWL: 1.690446e+06um
[08/28 00:07:54   2542s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Started Layer assignment ( Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3170.15 MB )
[08/28 00:07:54   2542s] (I)       Running layer assignment with 8 threads
[08/28 00:07:54   2543s] (I)       Finished Layer assignment ( CPU: 0.73 sec, Real: 0.22 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:54   2543s] (I)       Finished Net group 1 ( CPU: 1.33 sec, Real: 0.76 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:54   2543s] (I)       
[08/28 00:07:54   2543s] (I)       ============  Phase 1l Route ============
[08/28 00:07:54   2543s] (I)       Started Phase 1l ( Curr Mem: 3166.15 MB )
[08/28 00:07:54   2543s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:54   2543s] (I)       
[08/28 00:07:54   2543s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:07:54   2543s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:07:54   2543s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:07:54   2543s] [NR-eGR]       Layer              (1-9)           (10-19)           (20-28)           (29-38)    OverCon 
[08/28 00:07:54   2543s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:07:54   2543s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:07:54   2543s] [NR-eGR]  Metal2  (2)       297( 0.18%)        66( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.23%) 
[08/28 00:07:54   2543s] [NR-eGR]  Metal3  (3)      1767( 1.10%)        68( 0.04%)         1( 0.00%)        33( 0.02%)   ( 1.16%) 
[08/28 00:07:54   2543s] [NR-eGR]  Metal4  (4)        97( 0.06%)        56( 0.03%)         4( 0.00%)         0( 0.00%)   ( 0.10%) 
[08/28 00:07:54   2543s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:07:54   2543s] [NR-eGR] Total             2161( 0.45%)       190( 0.04%)         5( 0.00%)        33( 0.01%)   ( 0.49%) 
[08/28 00:07:54   2543s] [NR-eGR] 
[08/28 00:07:54   2543s] (I)       Finished Global Routing ( CPU: 1.36 sec, Real: 0.79 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:54   2543s] (I)       total 2D Cap : 3750572 = (2652375 H, 1098197 V)
[08/28 00:07:54   2543s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.17% H + 1.16% V
[08/28 00:07:54   2543s] [NR-eGR] Overflow after Early Global Route 0.44% H + 1.57% V
[08/28 00:07:54   2543s] Early Global Route congestion estimation runtime: 1.81 seconds, mem = 3166.1M
[08/28 00:07:54   2543s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.813, REAL:1.245, MEM:3166.1M
[08/28 00:07:54   2543s] OPERPROF: Starting HotSpotCal at level 1, MEM:3166.1M
[08/28 00:07:54   2543s] [hotspot] +------------+---------------+---------------+
[08/28 00:07:54   2543s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:07:54   2543s] [hotspot] +------------+---------------+---------------+
[08/28 00:07:54   2543s] [hotspot] | normalized |          4.85 |         16.79 |
[08/28 00:07:54   2543s] [hotspot] +------------+---------------+---------------+
[08/28 00:07:54   2543s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.85, normalized total congestion hotspot area = 16.79 (area is in unit of 4 std-cell row bins)
[08/28 00:07:54   2543s] [hotspot] max/total 4.85/16.79, big hotspot (>10) total 3.28
[08/28 00:07:54   2543s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:07:54   2543s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:07:54   2543s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:07:54   2543s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:07:54   2543s] [hotspot] |  1  |  1028.40   967.92  1088.88  1028.40 |        3.67   |
[08/28 00:07:54   2543s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:07:54   2543s] [hotspot] |  2  |   605.04   695.76   665.52   756.24 |        3.02   |
[08/28 00:07:54   2543s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:07:54   2543s] [hotspot] |  3  |  1028.40   907.44  1088.88   967.92 |        1.44   |
[08/28 00:07:54   2543s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:07:54   2543s] [hotspot] |  4  |   877.20   877.20   937.68   937.68 |        1.31   |
[08/28 00:07:54   2543s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:07:54   2543s] [hotspot] |  5  |   846.96   756.24   907.44   816.72 |        1.05   |
[08/28 00:07:54   2543s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:07:54   2543s] Top 5 hotspots total area: 10.49
[08/28 00:07:54   2543s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.026, REAL:0.016, MEM:3166.1M
[08/28 00:07:54   2543s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3166.1M
[08/28 00:07:54   2543s] Starting Early Global Route wiring: mem = 3166.1M
[08/28 00:07:54   2543s] (I)       ============= track Assignment ============
[08/28 00:07:54   2543s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3166.15 MB )
[08/28 00:07:54   2543s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:54   2543s] (I)       Started Track Assignment ( Curr Mem: 3166.15 MB )
[08/28 00:07:54   2543s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/28 00:07:54   2543s] (I)       Running track assignment with 8 threads
[08/28 00:07:54   2543s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:54   2543s] (I)       Run Multi-thread track assignment
[08/28 00:07:54   2544s] (I)       Finished Track Assignment ( CPU: 1.03 sec, Real: 0.19 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:54   2544s] [NR-eGR] Started Export DB wires ( Curr Mem: 3166.15 MB )
[08/28 00:07:54   2544s] [NR-eGR] Started Export all nets ( Curr Mem: 3166.15 MB )
[08/28 00:07:55   2544s] [NR-eGR] Finished Export all nets ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:55   2544s] [NR-eGR] Started Set wire vias ( Curr Mem: 3166.15 MB )
[08/28 00:07:55   2544s] [NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:55   2544s] [NR-eGR] Finished Export DB wires ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3166.15 MB )
[08/28 00:07:55   2544s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:07:55   2544s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 113002
[08/28 00:07:55   2544s] [NR-eGR] Metal2  (2H) length: 5.953511e+05um, number of vias: 195206
[08/28 00:07:55   2544s] [NR-eGR] Metal3  (3V) length: 8.508521e+05um, number of vias: 11624
[08/28 00:07:55   2544s] [NR-eGR] Metal4  (4H) length: 3.146476e+05um, number of vias: 0
[08/28 00:07:55   2544s] [NR-eGR] Total length: 1.760851e+06um, number of vias: 319832
[08/28 00:07:55   2544s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:07:55   2544s] [NR-eGR] Total eGR-routed clock nets wire length: 5.869900e+04um 
[08/28 00:07:55   2544s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:07:55   2544s] Early Global Route wiring runtime: 1.47 seconds, mem = 3166.1M
[08/28 00:07:55   2544s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.470, REAL:0.557, MEM:3166.1M
[08/28 00:07:55   2545s] 0 delay mode for cte disabled.
[08/28 00:07:55   2545s] SKP cleared!
[08/28 00:07:55   2545s] 
[08/28 00:07:55   2545s] *** Finished incrementalPlace (cpu=0:12:36, real=0:02:44)***
[08/28 00:07:55   2545s] All LLGs are deleted
[08/28 00:07:55   2545s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2878.1M
[08/28 00:07:55   2545s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.024, REAL:0.024, MEM:2878.1M
[08/28 00:07:55   2545s] Start to check current routing status for nets...
[08/28 00:07:55   2545s] All nets are already routed correctly.
[08/28 00:07:55   2545s] End to check current routing status for nets (mem=2878.1M)
[08/28 00:07:55   2545s] Extraction called for design 'croc_chip' of instances=40066 and nets=38659 using extraction engine 'preRoute' .
[08/28 00:07:55   2545s] PreRoute RC Extraction called for design croc_chip.
[08/28 00:07:55   2545s] RC Extraction called in multi-corner(1) mode.
[08/28 00:07:55   2545s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/28 00:07:55   2545s] Type 'man IMPEXT-6197' for more detail.
[08/28 00:07:55   2545s] RCMode: PreRoute
[08/28 00:07:55   2545s]       RC Corner Indexes            0   
[08/28 00:07:55   2545s] Capacitance Scaling Factor   : 1.00000 
[08/28 00:07:55   2545s] Resistance Scaling Factor    : 1.00000 
[08/28 00:07:55   2545s] Clock Cap. Scaling Factor    : 1.00000 
[08/28 00:07:55   2545s] Clock Res. Scaling Factor    : 1.00000 
[08/28 00:07:55   2545s] Shrink Factor                : 1.00000
[08/28 00:07:55   2545s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/28 00:07:55   2545s] LayerId::1 widthSet size::1
[08/28 00:07:55   2545s] LayerId::2 widthSet size::1
[08/28 00:07:55   2545s] LayerId::3 widthSet size::1
[08/28 00:07:55   2545s] LayerId::4 widthSet size::1
[08/28 00:07:55   2545s] LayerId::5 widthSet size::1
[08/28 00:07:55   2545s] LayerId::6 widthSet size::1
[08/28 00:07:55   2545s] LayerId::7 widthSet size::1
[08/28 00:07:55   2545s] Updating RC grid for preRoute extraction ...
[08/28 00:07:55   2545s] Initializing multi-corner resistance tables ...
[08/28 00:07:55   2545s] {RT default_rc_corner 0 4 4 0}
[08/28 00:07:55   2545s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289875 ; uaWl: 1.000000 ; uaWlH: 0.178691 ; aWlH: 0.000000 ; Pmax: 0.828700 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/28 00:07:56   2545s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2878.148M)
[08/28 00:07:57   2547s] Compute RC Scale Done ...
[08/28 00:07:57   2547s] **optDesign ... cpu = 0:16:12, real = 0:03:53, mem = 1803.9M, totSessionCpu=0:42:27 **
[08/28 00:07:57   2547s] #################################################################################
[08/28 00:07:57   2547s] # Design Stage: PreRoute
[08/28 00:07:57   2547s] # Design Name: croc_chip
[08/28 00:07:57   2547s] # Design Mode: 130nm
[08/28 00:07:57   2547s] # Analysis Mode: MMMC OCV 
[08/28 00:07:57   2547s] # Parasitics Mode: No SPEF/RCDB
[08/28 00:07:57   2547s] # Signoff Settings: SI Off 
[08/28 00:07:57   2547s] #################################################################################
[08/28 00:07:58   2549s] Topological Sorting (REAL = 0:00:01.0, MEM = 2778.3M, InitMEM = 2773.4M)
[08/28 00:07:58   2549s] Calculate early delays in OCV mode...
[08/28 00:07:58   2549s] Calculate late delays in OCV mode...
[08/28 00:07:58   2549s] Start delay calculation (fullDC) (8 T). (MEM=2778.28)
[08/28 00:07:58   2550s] End AAE Lib Interpolated Model. (MEM=2803.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 00:07:59   2558s] Total number of fetched objects 37415
[08/28 00:07:59   2558s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/28 00:07:59   2558s] End delay calculation. (MEM=3146.79 CPU=0:00:07.1 REAL=0:00:01.0)
[08/28 00:07:59   2558s] End delay calculation (fullDC). (MEM=3146.79 CPU=0:00:08.8 REAL=0:00:01.0)
[08/28 00:07:59   2558s] *** CDM Built up (cpu=0:00:11.1  real=0:00:02.0  mem= 3146.8M) ***
[08/28 00:08:00   2561s] Deleting Lib Analyzer.
[08/28 00:08:00   2561s] Begin: GigaOpt DRV Optimization
[08/28 00:08:00   2561s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/28 00:08:00   2561s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:08:00   2561s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:08:00   2561s] *info: 48 skip_routing nets excluded.
[08/28 00:08:00   2561s] Info: 48 io nets excluded
[08/28 00:08:00   2561s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:08:00   2561s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:41.4/0:39:13.1 (1.1), mem = 3178.8M
[08/28 00:08:00   2561s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.6
[08/28 00:08:00   2561s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:08:00   2561s] ### Creating PhyDesignMc. totSessionCpu=0:42:41 mem=3178.8M
[08/28 00:08:00   2561s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:08:00   2561s] OPERPROF: Starting DPlace-Init at level 1, MEM:3178.8M
[08/28 00:08:00   2561s] #spOpts: N=130 minPadR=1.1 
[08/28 00:08:01   2561s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3178.8M
[08/28 00:08:01   2561s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3178.8M
[08/28 00:08:01   2561s] Core basic site is CoreSite
[08/28 00:08:01   2561s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:08:01   2561s] Fast DP-INIT is on for default
[08/28 00:08:01   2561s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:08:01   2561s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.215, REAL:0.051, MEM:3178.8M
[08/28 00:08:01   2561s] OPERPROF:     Starting CMU at level 3, MEM:3178.8M
[08/28 00:08:01   2561s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3178.8M
[08/28 00:08:01   2561s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.257, REAL:0.094, MEM:3178.8M
[08/28 00:08:01   2561s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3178.8MB).
[08/28 00:08:01   2561s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.325, REAL:0.162, MEM:3178.8M
[08/28 00:08:01   2562s] TotalInstCnt at PhyDesignMc Initialization: 31,896
[08/28 00:08:01   2562s] ### Creating PhyDesignMc, finished. totSessionCpu=0:42:42 mem=3178.8M
[08/28 00:08:01   2562s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:08:01   2562s] 
[08/28 00:08:01   2562s] Creating Lib Analyzer ...
[08/28 00:08:01   2562s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:08:01   2562s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:08:01   2562s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:08:01   2562s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:08:01   2562s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:08:01   2562s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:08:01   2562s] 
[08/28 00:08:01   2562s] {RT default_rc_corner 0 4 4 0}
[08/28 00:08:01   2562s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:43 mem=3178.8M
[08/28 00:08:02   2562s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:43 mem=3178.8M
[08/28 00:08:02   2562s] Creating Lib Analyzer, finished. 
[08/28 00:08:02   2562s] 
[08/28 00:08:02   2562s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/28 00:08:02   2562s] ### Creating LA Mngr. totSessionCpu=0:42:43 mem=3178.8M
[08/28 00:08:02   2562s] ### Creating LA Mngr, finished. totSessionCpu=0:42:43 mem=3178.8M
[08/28 00:08:03   2566s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:08:03   2566s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/28 00:08:03   2566s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:08:03   2566s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/28 00:08:03   2566s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:08:03   2566s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:08:04   2566s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:08:04   2566s] Info: violation cost 366.238129 (cap = 0.000000, tran = 366.238129, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:08:04   2566s] |   107|   385|    -4.96|    39|    71|   -14.93|  1416|  1416|     0|     0|    -7.96|-13345.91|       0|       0|       0|  53.77|          |         |
[08/28 00:08:04   2567s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:08:04   2567s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:08:04   2567s] Info: violation cost 55.807007 (cap = 0.000000, tran = 55.807007, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:08:04   2567s] |    41|   217|    -4.96|    39|    71|   -14.93|  1416|  1416|     0|     0|    -7.96|-13336.36|      60|       2|      11|  53.82| 0:00:00.0|  3405.8M|
[08/28 00:08:04   2567s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:08:04   2567s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:08:04   2567s] Info: violation cost 55.771606 (cap = 0.000000, tran = 55.771606, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:08:04   2567s] |    41|   215|    -4.96|    39|    71|   -14.93|  1416|  1416|     0|     0|    -7.96|-13336.36|       0|       0|       1|  53.82| 0:00:00.0|  3405.8M|
[08/28 00:08:04   2567s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:08:04   2567s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:08:04   2567s] Info: violation cost 55.771606 (cap = 0.000000, tran = 55.771606, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:08:04   2567s] |    41|   215|    -4.96|    39|    71|   -14.93|  1416|  1416|     0|     0|    -7.96|-13336.36|       0|       0|       0|  53.82| 0:00:00.0|  3405.8M|
[08/28 00:08:04   2567s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:08:04   2567s] 
[08/28 00:08:04   2567s] ###############################################################################
[08/28 00:08:04   2567s] #
[08/28 00:08:04   2567s] #  Large fanout net report:  
[08/28 00:08:04   2567s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[08/28 00:08:04   2567s] #     - current density: 53.82
[08/28 00:08:04   2567s] #
[08/28 00:08:04   2567s] #  List of high fanout nets:
[08/28 00:08:04   2567s] #        Net(1):  i_croc_soc/i_croc/gen_sram_bank_0__i_sram/FE_OFN4721_FE_OFN530_08: (fanouts = 136)
[08/28 00:08:04   2567s] #
[08/28 00:08:04   2567s] ###############################################################################
[08/28 00:08:04   2567s] 
[08/28 00:08:04   2567s] 
[08/28 00:08:04   2567s] =======================================================================
[08/28 00:08:04   2567s]                 Reasons for remaining drv violations
[08/28 00:08:04   2567s] =======================================================================
[08/28 00:08:04   2567s] *info: Total 40 net(s) have violations which can't be fixed by DRV optimization.
[08/28 00:08:04   2567s] 
[08/28 00:08:04   2567s] MultiBuffering failure reasons
[08/28 00:08:04   2567s] ------------------------------------------------
[08/28 00:08:04   2567s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/28 00:08:04   2567s] *info:     7 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/28 00:08:04   2567s] 
[08/28 00:08:04   2567s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[08/28 00:08:04   2567s] 
[08/28 00:08:04   2567s] 
[08/28 00:08:04   2567s] *** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:01.0 mem=3405.8M) ***
[08/28 00:08:04   2567s] 
[08/28 00:08:04   2568s] TotalInstCnt at PhyDesignMc Destruction: 31,958
[08/28 00:08:04   2568s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.6
[08/28 00:08:04   2568s] *** DrvOpt [finish] : cpu/real = 0:00:06.6/0:00:03.6 (1.8), totSession cpu/real = 0:42:48.1/0:39:16.7 (1.1), mem = 3197.9M
[08/28 00:08:04   2568s] 
[08/28 00:08:04   2568s] =============================================================================================
[08/28 00:08:04   2568s]  Step TAT Report for DrvOpt #3
[08/28 00:08:04   2568s] =============================================================================================
[08/28 00:08:04   2568s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:08:04   2568s] ---------------------------------------------------------------------------------------------
[08/28 00:08:04   2568s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/28 00:08:04   2568s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  10.6 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 00:08:04   2568s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:08:04   2568s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (  12.7 % )     0:00:00.5 /  0:00:00.7    1.4
[08/28 00:08:04   2568s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.9 % )     0:00:00.5 /  0:00:00.6    1.0
[08/28 00:08:04   2568s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:08:04   2568s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:01.1    3.1
[08/28 00:08:04   2568s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:08:04   2568s] [ OptEval                ]      4   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.5    4.3
[08/28 00:08:04   2568s] [ OptCommit              ]      4   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/28 00:08:04   2568s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.4    3.5
[08/28 00:08:04   2568s] [ PostCommitDelayCalc    ]      2   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.2    2.5
[08/28 00:08:04   2568s] [ DrvFindVioNets         ]      4   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.4    5.5
[08/28 00:08:04   2568s] [ DrvComputeSummary      ]      4   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.4    3.5
[08/28 00:08:04   2568s] [ MISC                   ]          0:00:02.0  (  52.6 % )     0:00:02.0 /  0:00:03.4    1.8
[08/28 00:08:04   2568s] ---------------------------------------------------------------------------------------------
[08/28 00:08:04   2568s]  DrvOpt #3 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:06.7    1.8
[08/28 00:08:04   2568s] ---------------------------------------------------------------------------------------------
[08/28 00:08:04   2568s] 
[08/28 00:08:04   2568s] End: GigaOpt DRV Optimization
[08/28 00:08:04   2568s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/28 00:08:04   2568s] **optDesign ... cpu = 0:16:33, real = 0:04:00, mem = 2009.8M, totSessionCpu=0:42:48 **
[08/28 00:08:04   2568s] OPERPROF: Starting HotSpotCal at level 1, MEM:2833.9M
[08/28 00:08:04   2568s] [hotspot] +------------+---------------+---------------+
[08/28 00:08:04   2568s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:08:04   2568s] [hotspot] +------------+---------------+---------------+
[08/28 00:08:04   2568s] [hotspot] | normalized |         11.41 |         23.34 |
[08/28 00:08:04   2568s] [hotspot] +------------+---------------+---------------+
[08/28 00:08:04   2568s] Local HotSpot Analysis: normalized max congestion hotspot area = 11.41, normalized total congestion hotspot area = 23.34 (area is in unit of 4 std-cell row bins)
[08/28 00:08:04   2568s] [hotspot] max/total 11.41/23.34, big hotspot (>10) total 9.84
[08/28 00:08:04   2568s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:08:04   2568s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:08:04   2568s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:08:04   2568s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:08:04   2568s] [hotspot] |  1  |   605.04   453.84   665.52   514.32 |        6.56   |
[08/28 00:08:04   2568s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:08:04   2568s] [hotspot] |  2  |  1028.40   967.92  1088.88  1028.40 |        3.67   |
[08/28 00:08:04   2568s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:08:04   2568s] [hotspot] |  3  |   605.04   695.76   665.52   756.24 |        3.02   |
[08/28 00:08:04   2568s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:08:04   2568s] [hotspot] |  4  |  1028.40   907.44  1088.88   967.92 |        1.44   |
[08/28 00:08:04   2568s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:08:04   2568s] [hotspot] |  5  |   877.20   877.20   937.68   937.68 |        1.31   |
[08/28 00:08:04   2568s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:08:04   2568s] Top 5 hotspots total area: 16.00
[08/28 00:08:04   2568s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.032, REAL:0.019, MEM:2833.9M
[08/28 00:08:04   2568s] *** Timing NOT met, worst failing slack is -7.964
[08/28 00:08:04   2568s] *** Check timing (0:00:00.1)
[08/28 00:08:04   2568s] Deleting Lib Analyzer.
[08/28 00:08:04   2568s] Begin: GigaOpt Optimization in TNS mode
[08/28 00:08:04   2568s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:08:04   2568s] ### Creating PhyDesignMc. totSessionCpu=0:42:48 mem=2833.9M
[08/28 00:08:04   2568s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:08:04   2568s] OPERPROF: Starting DPlace-Init at level 1, MEM:2833.9M
[08/28 00:08:04   2568s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:08:04   2568s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2833.9M
[08/28 00:08:04   2568s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:08:04   2568s] OPERPROF:     Starting CMU at level 3, MEM:2833.9M
[08/28 00:08:04   2568s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:2833.9M
[08/28 00:08:04   2568s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.067, REAL:0.067, MEM:2833.9M
[08/28 00:08:04   2568s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2833.9MB).
[08/28 00:08:04   2568s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.119, REAL:0.121, MEM:2833.9M
[08/28 00:08:04   2568s] TotalInstCnt at PhyDesignMc Initialization: 31,958
[08/28 00:08:04   2568s] ### Creating PhyDesignMc, finished. totSessionCpu=0:42:48 mem=2833.9M
[08/28 00:08:05   2568s] TotalInstCnt at PhyDesignMc Destruction: 31,958
[08/28 00:08:06   2572s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ftns -integratedAreaOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[08/28 00:08:06   2572s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:08:06   2572s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:08:06   2572s] *info: 48 skip_routing nets excluded.
[08/28 00:08:06   2572s] Info: 48 io nets excluded
[08/28 00:08:06   2572s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:08:06   2572s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:52.6/0:39:18.3 (1.1), mem = 2801.9M
[08/28 00:08:06   2572s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.7
[08/28 00:08:06   2572s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:08:06   2572s] ### Creating PhyDesignMc. totSessionCpu=0:42:53 mem=2801.9M
[08/28 00:08:06   2572s] OPERPROF: Starting DPlace-Init at level 1, MEM:2801.9M
[08/28 00:08:06   2572s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:08:06   2572s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2801.9M
[08/28 00:08:06   2572s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:08:06   2572s] OPERPROF:     Starting CMU at level 3, MEM:2801.9M
[08/28 00:08:06   2572s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2801.9M
[08/28 00:08:06   2572s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.044, MEM:2801.9M
[08/28 00:08:06   2572s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2801.9MB).
[08/28 00:08:06   2572s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.094, MEM:2801.9M
[08/28 00:08:06   2572s] TotalInstCnt at PhyDesignMc Initialization: 31,958
[08/28 00:08:06   2572s] ### Creating PhyDesignMc, finished. totSessionCpu=0:42:53 mem=2833.9M
[08/28 00:08:06   2572s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:08:06   2573s] 
[08/28 00:08:06   2573s] Creating Lib Analyzer ...
[08/28 00:08:06   2573s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:08:06   2573s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:08:06   2573s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:08:06   2573s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:08:06   2573s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:08:06   2573s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:08:06   2573s] 
[08/28 00:08:06   2573s] {RT default_rc_corner 0 4 4 0}
[08/28 00:08:07   2573s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:53 mem=2833.9M
[08/28 00:08:07   2573s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:53 mem=2833.9M
[08/28 00:08:07   2573s] Creating Lib Analyzer, finished. 
[08/28 00:08:07   2573s] 
[08/28 00:08:07   2573s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/28 00:08:07   2573s] ### Creating LA Mngr. totSessionCpu=0:42:53 mem=2833.9M
[08/28 00:08:07   2573s] ### Creating LA Mngr, finished. totSessionCpu=0:42:53 mem=2833.9M
[08/28 00:08:08   2575s] *info: 4 don't touch nets excluded
[08/28 00:08:08   2575s] *info: 48 io nets excluded
[08/28 00:08:08   2575s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:08:08   2575s] *info: 8 clock nets excluded
[08/28 00:08:08   2575s] *info: 2 special nets excluded.
[08/28 00:08:08   2575s] *info: 48 skip_routing nets excluded.
[08/28 00:08:08   2575s] *info: 32 multi-driver nets excluded.
[08/28 00:08:08   2575s] *info: 1276 no-driver nets excluded.
[08/28 00:08:09   2575s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3440238.1
[08/28 00:08:09   2575s] PathGroup :  in2out  TargetSlack : 0 
[08/28 00:08:09   2575s] PathGroup :  in2reg  TargetSlack : 0 
[08/28 00:08:09   2575s] PathGroup :  mem2reg  TargetSlack : 0 
[08/28 00:08:09   2575s] PathGroup :  reg2mem  TargetSlack : 0 
[08/28 00:08:09   2575s] PathGroup :  reg2out  TargetSlack : 0 
[08/28 00:08:09   2575s] PathGroup :  reg2reg  TargetSlack : 0 
[08/28 00:08:09   2576s] ** GigaOpt Optimizer WNS Slack -7.963 TNS Slack -13336.355 Density 53.82
[08/28 00:08:09   2576s] Optimizer TNS Opt
[08/28 00:08:09   2576s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.963 TNS -20.592; mem2reg* WNS -1.172 TNS -10.821; reg2mem* WNS -1.739 TNS -234.355; reg2reg* WNS -7.963 TNS -13081.408; HEPG WNS -7.963 TNS -13315.763; all paths WNS -7.963 TNS -13336.355
[08/28 00:08:09   2576s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:08:09   2576s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:08:09   2576s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:08:10   2576s] +--------+---------+----------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:08:10   2576s] |  WNS   | All WNS |   TNS    | All TNS  | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:08:10   2576s] +--------+---------+----------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:08:10   2576s] |  -7.963|   -7.963|-13315.763|-13336.355|    53.82%|   0:00:01.0| 3043.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:10   2576s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:10   2577s] |  -7.845|   -7.845|-13000.299|-13020.891|    53.82%|   0:00:00.0| 3350.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:10   2577s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:10   2578s] |  -7.782|   -7.782|-12812.176|-12832.768|    53.82%|   0:00:00.0| 3350.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:10   2578s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:11   2579s] |  -7.747|   -7.747|-12714.674|-12735.266|    53.82%|   0:00:01.0| 3429.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:11   2579s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:11   2580s] |  -7.670|   -7.670|-12718.683|-12739.275|    53.82%|   0:00:00.0| 3448.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:11   2580s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:11   2581s] |  -7.631|   -7.631|-12614.002|-12634.594|    53.83%|   0:00:00.0| 3448.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:11   2581s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:12   2582s] |  -7.559|   -7.559|-12431.537|-12452.129|    53.83%|   0:00:01.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:12   2582s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:12   2583s] |  -7.507|   -7.507|-12307.617|-12328.209|    53.83%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:12   2583s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:12   2583s] |  -7.314|   -7.314|-12307.328|-12327.920|    53.83%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:12   2583s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:12   2584s] |  -7.283|   -7.283|-12305.865|-12326.457|    53.83%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:12   2584s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:13   2585s] |  -7.232|   -7.232|-12226.438|-12247.029|    53.84%|   0:00:01.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:13   2585s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:13   2585s] |  -7.188|   -7.188|-12200.111|-12220.703|    53.84%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:13   2585s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:13   2586s] |  -7.142|   -7.142|-12090.909|-12111.501|    53.84%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:13   2586s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:13   2587s] |  -7.094|   -7.094|-11909.123|-11929.715|    53.84%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:13   2587s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:14   2588s] |  -7.054|   -7.054|-11858.001|-11878.593|    53.84%|   0:00:01.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:14   2588s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:14   2589s] |  -6.989|   -6.989|-11777.403|-11797.996|    53.84%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:14   2589s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:14   2590s] |  -6.920|   -6.920|-11734.008|-11754.600|    53.84%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:14   2590s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:14   2590s] |  -6.909|   -6.909|-11663.026|-11683.619|    53.85%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:14   2590s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:15   2591s] |  -6.782|   -6.782|-11654.376|-11674.968|    53.85%|   0:00:01.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:15   2591s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:15   2592s] |  -6.734|   -6.734|-11579.177|-11599.769|    53.85%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:15   2592s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:15   2592s] |  -6.590|   -6.590|-11571.382|-11591.974|    53.85%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:15   2592s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:15   2593s] |  -6.500|   -6.500|-11565.301|-11585.893|    53.85%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:15   2593s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:15   2593s] |  -6.417|   -6.417|-11563.521|-11584.113|    53.85%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:15   2593s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:15   2594s] |  -6.315|   -6.315|-11556.020|-11576.611|    53.86%|   0:00:00.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:15   2594s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:16   2595s] |  -6.249|   -6.249|-11410.819|-11431.411|    53.86%|   0:00:01.0| 3468.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:08:16   2595s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_11__reg/D           |
[08/28 00:08:16   2596s] |  -6.236|   -6.236|-11344.312|-11364.903|    53.86%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:08:16   2596s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_11__reg/D           |
[08/28 00:08:16   2597s] |  -6.222|   -6.222|-11303.868|-11324.460|    53.87%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:08:16   2597s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_11__reg/D           |
[08/28 00:08:16   2597s] |  -6.185|   -6.185|-11186.079|-11206.672|    53.87%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:08:16   2597s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_11__reg/D           |
[08/28 00:08:17   2598s] |  -6.157|   -6.157|-11109.462|-11130.055|    53.87%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:08:17   2598s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_11__reg/D           |
[08/28 00:08:17   2599s] |  -6.142|   -6.142|-11064.886|-11085.478|    53.87%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:08:17   2599s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_11__reg/D           |
[08/28 00:08:17   2600s] |  -6.117|   -6.117|-11000.357|-11020.949|    53.87%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:08:17   2600s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_11__reg/D           |
[08/28 00:08:17   2601s] |  -6.075|   -6.075|-10872.845|-10893.437|    53.88%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:08:17   2601s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_11__reg/D           |
[08/28 00:08:18   2601s] |  -6.035|   -6.035|-10752.271|-10772.862|    53.88%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:08:18   2601s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_11__reg/D           |
[08/28 00:08:18   2602s] |  -6.016|   -6.016|-10689.842|-10710.434|    53.88%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:08:18   2602s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_11__reg/D           |
[08/28 00:08:18   2603s] |  -5.987|   -5.987|-10607.159|-10627.751|    53.88%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:08:18   2603s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_11__reg/D           |
[08/28 00:08:18   2604s] |  -5.930|   -5.930|-10474.546|-10495.138|    53.88%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:18   2604s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:19   2605s] |  -5.920|   -5.920|-10443.845|-10464.437|    53.89%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:19   2605s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:19   2605s] |  -5.905|   -5.905|-10398.974|-10419.565|    53.89%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:19   2605s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:19   2606s] |  -5.870|   -5.870|-10302.888|-10323.480|    53.89%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:19   2606s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:19   2607s] |  -5.830|   -5.830|-10200.053|-10220.645|    53.90%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:19   2607s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:20   2608s] |  -5.780|   -5.780|-10071.251|-10091.843|    53.90%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:20   2608s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:20   2609s] |  -5.765|   -5.765|-10073.974|-10094.565|    53.90%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:20   2609s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:20   2610s] |  -5.751|   -5.751|-10030.370|-10050.963|    53.90%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:20   2610s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:20   2611s] |  -5.741|   -5.741|-10002.374|-10022.966|    53.91%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:20   2611s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:21   2612s] |  -5.727|   -5.727| -9957.552| -9978.144|    53.91%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:21   2612s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:21   2612s] |  -5.696|   -5.696| -9862.623| -9883.215|    53.91%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:21   2612s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:21   2613s] |  -5.682|   -5.682| -9819.422| -9840.014|    53.92%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:21   2613s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:22   2614s] |  -5.661|   -5.661| -9790.543| -9811.135|    53.92%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:22   2614s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:22   2615s] |  -5.643|   -5.643| -9732.071| -9752.663|    53.93%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:22   2615s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:22   2616s] |  -5.627|   -5.627| -9677.078| -9697.670|    53.93%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:22   2616s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:22   2617s] |  -5.617|   -5.617| -9659.573| -9680.166|    53.94%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:22   2617s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:23   2618s] |  -5.606|   -5.606| -9633.118| -9653.710|    53.94%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:23   2618s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:23   2619s] |  -5.588|   -5.588| -9592.829| -9613.421|    53.94%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:23   2619s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:23   2620s] |  -5.576|   -5.576| -9571.715| -9592.307|    53.95%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:23   2620s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:23   2620s] |  -5.566|   -5.566| -9538.577| -9559.169|    53.95%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:23   2620s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:24   2621s] |  -5.556|   -5.556| -9520.464| -9541.056|    53.95%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:24   2621s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:24   2622s] |  -5.549|   -5.549| -9507.929| -9528.521|    53.96%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:24   2622s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:24   2623s] |  -5.532|   -5.532| -9433.471| -9454.062|    53.96%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:24   2623s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:24   2624s] |  -5.520|   -5.520| -9403.968| -9424.560|    53.97%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:24   2624s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:25   2625s] |  -5.517|   -5.517| -9397.927| -9418.519|    53.98%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:25   2625s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:25   2626s] |  -5.506|   -5.506| -9379.391| -9399.982|    53.98%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:25   2626s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:25   2626s] |  -5.496|   -5.496| -9361.092| -9381.684|    53.98%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:25   2626s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:26   2627s] |  -5.477|   -5.477| -9248.408| -9268.951|    53.99%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:26   2627s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:26   2628s] |  -5.468|   -5.468| -9227.092| -9247.635|    53.99%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:26   2628s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:26   2629s] |  -5.465|   -5.465| -9221.730| -9242.273|    54.00%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:26   2629s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:26   2630s] |  -5.456|   -5.456| -9204.157| -9224.700|    54.00%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:26   2630s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:27   2631s] |  -5.444|   -5.444| -9160.282| -9180.825|    54.00%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:27   2631s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:27   2632s] |  -5.435|   -5.435| -9143.370| -9163.913|    54.01%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:27   2632s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:27   2633s] |  -5.419|   -5.419| -9116.897| -9137.440|    54.02%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:27   2633s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:27   2634s] |  -5.407|   -5.407| -8996.918| -9017.461|    54.02%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:27   2634s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:28   2634s] |  -5.396|   -5.396| -8975.639| -8996.182|    54.03%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:28   2634s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:28   2636s] |  -5.386|   -5.386| -8935.435| -8956.104|    54.04%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:28   2636s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:28   2637s] |  -5.375|   -5.375| -8916.921| -8937.591|    54.04%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:28   2637s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:29   2638s] |  -5.301|   -5.301| -8703.075| -8723.744|    54.05%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:29   2638s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:29   2639s] |  -5.274|   -5.274| -8713.824| -8734.494|    54.06%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:29   2639s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:29   2640s] |  -5.255|   -5.255| -8637.784| -8658.453|    54.07%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:29   2640s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:29   2641s] |  -5.240|   -5.240| -8602.449| -8623.119|    54.07%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:29   2641s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:30   2642s] |  -5.229|   -5.229| -8572.011| -8592.681|    54.08%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:30   2642s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:30   2643s] |  -5.218|   -5.218| -8508.454| -8529.124|    54.09%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:30   2643s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:30   2645s] |  -5.218|   -5.218| -8502.198| -8522.868|    54.10%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:30   2645s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:30   2645s] |  -5.209|   -5.209| -8478.597| -8499.267|    54.10%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:30   2645s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:31   2646s] |  -5.139|   -5.139| -8478.348| -8499.017|    54.10%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:31   2646s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:31   2647s] |  -5.129|   -5.129| -8430.744| -8451.414|    54.11%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:31   2647s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:31   2648s] |  -5.117|   -5.117| -8359.457| -8380.126|    54.12%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:31   2648s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:31   2649s] |  -5.106|   -5.106| -8332.163| -8352.833|    54.12%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:31   2649s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:32   2650s] |  -5.095|   -5.095| -8298.889| -8319.558|    54.13%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:32   2650s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:32   2652s] |  -5.091|   -5.091| -8288.014| -8308.684|    54.14%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:32   2652s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:32   2653s] |  -5.069|   -5.069| -8310.075| -8330.745|    54.14%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:32   2653s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:33   2654s] |  -5.028|   -5.028| -8270.585| -8291.255|    54.14%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:33   2654s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:33   2655s] |  -5.016|   -5.016| -8231.810| -8252.479|    54.15%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:33   2655s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:33   2656s] |  -5.000|   -5.000| -8188.517| -8209.187|    54.15%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:33   2656s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:34   2657s] |  -4.988|   -4.988| -8165.974| -8186.644|    54.17%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:34   2657s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:34   2658s] |  -4.958|   -4.958| -8128.964| -8149.634|    54.17%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:34   2658s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:34   2660s] |  -4.931|   -4.931| -8111.512| -8132.182|    54.18%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:34   2660s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:34   2660s] |  -4.911|   -4.911| -8095.288| -8115.958|    54.18%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:34   2660s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:35   2661s] |  -4.887|   -4.887| -8061.080| -8081.750|    54.18%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:35   2661s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:35   2663s] |  -4.875|   -4.875| -8030.086| -8050.756|    54.19%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:35   2663s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:35   2663s] |  -4.863|   -4.863| -7997.069| -8017.739|    54.19%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:35   2663s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:35   2664s] |  -4.851|   -4.851| -7967.154| -7987.823|    54.20%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:35   2664s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:36   2666s] |  -4.839|   -4.839| -7915.826| -7936.496|    54.21%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:36   2666s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:36   2667s] |  -4.833|   -4.833| -7897.594| -7918.264|    54.22%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:36   2667s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:37   2668s] |  -4.823|   -4.823| -7870.198| -7890.868|    54.23%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:37   2668s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:37   2669s] |  -4.786|   -4.786| -7816.387| -7837.056|    54.23%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:37   2669s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:37   2671s] |  -4.774|   -4.774| -7754.288| -7774.957|    54.23%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:37   2671s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:37   2672s] |  -4.748|   -4.748| -7726.630| -7747.299|    54.24%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:37   2672s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:38   2674s] |  -4.738|   -4.738| -7695.949| -7716.619|    54.24%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:38   2674s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:38   2675s] |  -4.724|   -4.724| -7658.293| -7678.962|    54.25%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:38   2675s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:39   2677s] |  -4.716|   -4.716| -7637.340| -7658.010|    54.26%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:39   2677s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:39   2678s] |  -4.716|   -4.716| -7635.161| -7655.831|    54.27%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:39   2678s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:39   2678s] |  -4.706|   -4.706| -7609.682| -7630.352|    54.27%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:39   2678s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:40   2680s] |  -4.694|   -4.694| -7575.751| -7596.421|    54.27%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:40   2680s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:40   2681s] |  -4.686|   -4.686| -7554.975| -7575.645|    54.28%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:40   2681s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:40   2682s] |  -4.674|   -4.674| -7522.120| -7542.790|    54.29%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:40   2682s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:41   2684s] |  -4.664|   -4.664| -7495.615| -7516.285|    54.31%|   0:00:01.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:41   2684s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:41   2685s] |  -4.654|   -4.654| -7462.389| -7483.059|    54.34%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:41   2685s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:41   2687s] |  -4.649|   -4.649| -7429.993| -7450.663|    54.35%|   0:00:00.0| 3451.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:41   2687s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:42   2689s] |  -4.647|   -4.647| -7425.210| -7445.880|    54.35%|   0:00:01.0| 3508.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:42   2689s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:42   2690s] |  -4.634|   -4.634| -7395.159| -7415.829|    54.35%|   0:00:00.0| 3508.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:42   2690s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:43   2691s] |  -4.624|   -4.624| -7372.086| -7392.756|    54.36%|   0:00:01.0| 3508.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:43   2691s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:44   2694s] |  -4.618|   -4.618| -7347.193| -7367.862|    54.36%|   0:00:01.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:44   2694s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:44   2695s] |  -4.606|   -4.606| -7321.442| -7342.112|    54.36%|   0:00:00.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:44   2695s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:44   2696s] |  -4.594|   -4.594| -7300.707| -7321.377|    54.37%|   0:00:00.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:44   2696s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:45   2698s] |  -4.594|   -4.594| -7289.789| -7310.459|    54.37%|   0:00:01.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:45   2698s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:45   2699s] |  -4.583|   -4.583| -7271.116| -7291.787|    54.38%|   0:00:00.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:45   2699s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:46   2700s] |  -4.572|   -4.572| -7237.116| -7257.923|    54.39%|   0:00:01.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:46   2700s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:46   2703s] |  -4.566|   -4.566| -7227.044| -7247.852|    54.38%|   0:00:00.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:46   2703s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:47   2705s] |  -4.554|   -4.554| -7174.771| -7195.578|    54.39%|   0:00:01.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:47   2705s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:48   2708s] |  -4.546|   -4.546| -7157.608| -7178.241|    54.40%|   0:00:01.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:48   2708s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:48   2709s] |  -4.537|   -4.537| -7138.493| -7159.126|    54.41%|   0:00:00.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:48   2709s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:48   2710s] |  -4.528|   -4.528| -7108.063| -7128.696|    54.42%|   0:00:00.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:48   2710s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:49   2711s] |  -4.517|   -4.517| -7083.965| -7104.598|    54.42%|   0:00:01.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:49   2711s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:49   2713s] |  -4.506|   -4.506| -7063.162| -7083.795|    54.43%|   0:00:00.0| 3511.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:49   2713s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:50   2716s] |  -4.506|   -4.506| -7049.755| -7070.515|    54.44%|   0:00:01.0| 3512.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:50   2716s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:50   2717s] |  -4.499|   -4.499| -7036.443| -7057.203|    54.44%|   0:00:00.0| 3512.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:50   2717s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:51   2718s] |  -4.491|   -4.491| -7021.221| -7041.980|    54.45%|   0:00:01.0| 3512.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:51   2718s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:52   2722s] |  -4.479|   -4.479| -7001.575| -7022.215|    54.45%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:52   2722s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:52   2723s] |  -4.468|   -4.468| -6939.792| -6960.433|    54.45%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:52   2723s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:53   2726s] |  -4.456|   -4.456| -6907.733| -6928.374|    54.45%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:53   2726s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:53   2728s] |  -4.451|   -4.451| -6892.798| -6913.438|    54.46%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:53   2728s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:08:54   2730s] |  -4.451|   -4.451| -6875.078| -6895.719|    54.48%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:54   2730s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1918__reg/D                          |
[08/28 00:08:54   2730s] |  -4.451|   -4.451| -6875.069| -6895.709|    54.48%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:54   2730s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1918__reg/D                          |
[08/28 00:08:54   2731s] |  -4.451|   -4.451| -6874.974| -6895.614|    54.48%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:54   2731s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1918__reg/D                          |
[08/28 00:08:54   2731s] |  -4.451|   -4.451| -6874.952| -6895.592|    54.48%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:54   2731s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1918__reg/D                          |
[08/28 00:08:55   2731s] |  -4.451|   -4.451| -6874.884| -6895.525|    54.49%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:55   2731s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/28 00:08:55   2732s] |  -4.451|   -4.451| -6874.786| -6895.426|    54.49%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:55   2732s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/28 00:08:55   2732s] |  -4.451|   -4.451| -6874.783| -6895.424|    54.49%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:55   2732s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/28 00:08:55   2732s] |  -4.451|   -4.451| -6874.561| -6895.201|    54.49%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:55   2732s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1904__reg/D                          |
[08/28 00:08:55   2732s] |  -4.451|   -4.451| -6874.548| -6895.188|    54.49%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:55   2732s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1904__reg/D                          |
[08/28 00:08:55   2733s] |  -4.451|   -4.451| -6874.507| -6895.147|    54.49%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:55   2733s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1904__reg/D                          |
[08/28 00:08:55   2733s] |  -4.451|   -4.451| -6874.481| -6895.122|    54.49%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:55   2733s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1904__reg/D                          |
[08/28 00:08:55   2733s] |  -4.451|   -4.451| -6873.976| -6894.616|    54.49%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:55   2733s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1904__reg/D                          |
[08/28 00:08:56   2734s] |  -4.451|   -4.451| -6873.968| -6894.609|    54.49%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:56   2734s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:08:56   2734s] |  -4.451|   -4.451| -6873.927| -6894.568|    54.49%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:56   2734s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:08:56   2734s] |  -4.451|   -4.451| -6873.877| -6894.517|    54.50%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:56   2734s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:08:56   2734s] |  -4.451|   -4.451| -6873.847| -6894.488|    54.50%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:56   2734s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:08:56   2735s] |  -4.451|   -4.451| -6873.787| -6894.427|    54.50%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:56   2735s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:08:56   2735s] |  -4.451|   -4.451| -6873.657| -6894.298|    54.50%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:56   2735s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:56   2735s] |  -4.451|   -4.451| -6873.567| -6894.208|    54.50%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:56   2735s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:56   2736s] |  -4.451|   -4.451| -6873.534| -6894.175|    54.50%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:08:56   2736s] |        |         |          |          |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:08:57   2736s] |  -4.451|   -4.451| -6873.432| -6894.072|    54.50%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:57   2736s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1888__reg/D                          |
[08/28 00:08:57   2736s] |  -4.451|   -4.451| -6873.418| -6894.059|    54.50%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:57   2736s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1888__reg/D                          |
[08/28 00:08:57   2737s] |  -4.451|   -4.451| -6873.314| -6893.954|    54.50%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:57   2737s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1888__reg/D                          |
[08/28 00:08:57   2737s] |  -4.451|   -4.451| -6873.019| -6893.659|    54.50%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:57   2737s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1865__reg/D                          |
[08/28 00:08:57   2737s] |  -4.451|   -4.451| -6872.987| -6893.627|    54.50%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:57   2737s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1865__reg/D                          |
[08/28 00:08:57   2738s] |  -4.451|   -4.451| -6850.788| -6871.429|    54.51%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:57   2738s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1867__reg/D                          |
[08/28 00:08:57   2738s] |  -4.451|   -4.451| -6850.774| -6871.415|    54.51%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:57   2738s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1867__reg/D                          |
[08/28 00:08:58   2738s] |  -4.451|   -4.451| -6850.679| -6871.319|    54.51%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:58   2738s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1867__reg/D                          |
[08/28 00:08:58   2739s] |  -4.451|   -4.451| -6850.563| -6871.204|    54.51%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:58   2739s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1887__reg/D                          |
[08/28 00:08:58   2739s] |  -4.451|   -4.451| -6850.536| -6871.176|    54.51%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:58   2739s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1887__reg/D                          |
[08/28 00:08:58   2739s] |  -4.451|   -4.451| -6850.498| -6871.138|    54.51%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:58   2739s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1887__reg/D                          |
[08/28 00:08:58   2740s] |  -4.451|   -4.451| -6850.396| -6871.036|    54.51%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:58   2740s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/28 00:08:58   2740s] |  -4.451|   -4.451| -6850.324| -6870.965|    54.51%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:58   2740s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1906__reg/D                          |
[08/28 00:08:58   2740s] |  -4.451|   -4.451| -6850.300| -6870.941|    54.51%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:58   2740s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1882__reg/D                          |
[08/28 00:08:58   2741s] |  -4.451|   -4.451| -6848.473| -6869.113|    54.52%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:58   2741s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1882__reg/D                          |
[08/28 00:08:58   2741s] |  -4.451|   -4.451| -6848.459| -6869.100|    54.52%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:58   2741s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1882__reg/D                          |
[08/28 00:08:59   2741s] |  -4.451|   -4.451| -6848.336| -6868.977|    54.52%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:59   2741s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1886__reg/D                          |
[08/28 00:08:59   2741s] |  -4.451|   -4.451| -6848.273| -6868.914|    54.52%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:59   2741s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1886__reg/D                          |
[08/28 00:08:59   2741s] |  -4.451|   -4.451| -6847.995| -6868.636|    54.52%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:59   2741s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1886__reg/D                          |
[08/28 00:08:59   2742s] |  -4.451|   -4.451| -6847.475| -6868.115|    54.52%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:59   2742s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1884__reg/D                          |
[08/28 00:08:59   2742s] |  -4.451|   -4.451| -6847.410| -6868.051|    54.53%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:59   2742s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1884__reg/D                          |
[08/28 00:08:59   2744s] |  -4.451|   -4.451| -6842.563| -6863.204|    54.53%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:08:59   2744s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1870__reg/D                          |
[08/28 00:09:00   2744s] |  -4.451|   -4.451| -6831.889| -6852.530|    54.53%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:09:00   2744s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1870__reg/D                          |
[08/28 00:09:00   2745s] |  -4.451|   -4.451| -6828.447| -6849.087|    54.53%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:09:00   2745s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1873__reg/D                          |
[08/28 00:09:00   2745s] |  -4.451|   -4.451| -6828.405| -6849.046|    54.53%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:09:00   2745s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1873__reg/D                          |
[08/28 00:09:01   2746s] |  -4.451|   -4.451| -6828.071| -6848.712|    54.53%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:09:01   2746s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1879__reg/D                          |
[08/28 00:09:01   2747s] |  -4.451|   -4.451| -6827.921| -6848.562|    54.53%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:09:01   2747s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_53__reg/D           |
[08/28 00:09:01   2748s] |  -4.451|   -4.451| -6827.672| -6848.313|    54.53%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:09:01   2748s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_63__reg/D           |
[08/28 00:09:02   2749s] |  -4.451|   -4.451| -6827.571| -6848.212|    54.54%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:09:02   2749s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1877__reg/D                          |
[08/28 00:09:02   2749s] |  -4.451|   -4.451| -6827.562| -6848.203|    54.54%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:09:02   2749s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1877__reg/D                          |
[08/28 00:09:02   2750s] |  -4.451|   -4.451| -6826.847| -6847.487|    54.54%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:02   2750s] |        |         |          |          |          |            |        |            |         | 76__reg/D                                          |
[08/28 00:09:02   2750s] |  -4.451|   -4.451| -6826.783| -6847.423|    54.54%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:02   2750s] |        |         |          |          |          |            |        |            |         | 76__reg/D                                          |
[08/28 00:09:02   2751s] |  -4.451|   -4.451| -6826.394| -6847.034|    54.55%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:09:02   2751s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1875__reg/D                          |
[08/28 00:09:03   2752s] |  -4.451|   -4.451| -6825.728| -6846.368|    54.55%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:09:03   2752s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_busy_0__reg/D                 |
[08/28 00:09:03   2752s] |  -4.452|   -4.452| -6825.664| -6846.304|    54.55%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:09:03   2752s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_busy_0__reg/D                 |
[08/28 00:09:03   2753s] |  -4.452|   -4.452| -6825.600| -6846.241|    54.55%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:09:03   2753s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_busy_0__reg/D                 |
[08/28 00:09:03   2753s] |  -4.452|   -4.452| -6824.839| -6845.479|    54.56%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:09:03   2753s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_valid_q_0__reg/D            |
[08/28 00:09:03   2753s] |  -4.452|   -4.452| -6824.729| -6845.370|    54.56%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:09:03   2753s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_valid_q_0__reg/D            |
[08/28 00:09:04   2754s] |  -4.452|   -4.452| -6824.628| -6845.269|    54.56%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:09:04   2754s] |        |         |          |          |          |            |        |            |         | efetch_buffer_i_fifo_i_valid_q_0__reg/D            |
[08/28 00:09:04   2755s] |  -4.442|   -4.442| -6709.353| -6729.993|    54.56%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:04   2755s] |        |         |          |          |          |            |        |            |         | 100__reg/D                                         |
[08/28 00:09:04   2755s] |  -4.442|   -4.442| -6709.338| -6729.979|    54.56%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:04   2755s] |        |         |          |          |          |            |        |            |         | 100__reg/D                                         |
[08/28 00:09:04   2755s] |  -4.442|   -4.442| -6709.242| -6729.882|    54.56%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:04   2755s] |        |         |          |          |          |            |        |            |         | 97__reg/D                                          |
[08/28 00:09:04   2756s] |  -4.442|   -4.442| -6709.163| -6729.803|    54.56%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:04   2756s] |        |         |          |          |          |            |        |            |         | 97__reg/D                                          |
[08/28 00:09:05   2757s] |  -4.442|   -4.442| -6706.227| -6726.867|    54.57%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:09:05   2757s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1859__reg/D                          |
[08/28 00:09:05   2757s] |  -4.442|   -4.442| -6704.920| -6725.561|    54.57%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:05   2757s] |        |         |          |          |          |            |        |            |         | 123__reg/D                                         |
[08/28 00:09:06   2759s] |  -4.442|   -4.442| -6704.060| -6724.700|    54.58%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:06   2759s] |        |         |          |          |          |            |        |            |         | ntroller_i_instr_i_18__reg/D                       |
[08/28 00:09:06   2759s] |  -4.442|   -4.442| -6703.880| -6724.521|    54.58%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:06   2759s] |        |         |          |          |          |            |        |            |         | 98__reg/D                                          |
[08/28 00:09:06   2760s] |  -4.442|   -4.442| -6703.763| -6724.403|    54.58%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:09:06   2760s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1859__reg/D                          |
[08/28 00:09:06   2761s] |  -4.442|   -4.442| -6697.280| -6717.920|    54.59%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:06   2761s] |        |         |          |          |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:09:07   2762s] |  -4.442|   -4.442| -6609.665| -6630.306|    54.59%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:07   2762s] |        |         |          |          |          |            |        |            |         | ntroller_i_instr_i_6__reg/D                        |
[08/28 00:09:07   2762s] |  -4.442|   -4.442| -6609.618| -6630.259|    54.59%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:07   2762s] |        |         |          |          |          |            |        |            |         | ntroller_i_instr_i_6__reg/D                        |
[08/28 00:09:07   2762s] |  -4.442|   -4.442| -6609.597| -6630.237|    54.59%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:07   2762s] |        |         |          |          |          |            |        |            |         | 121__reg/D                                         |
[08/28 00:09:07   2763s] |  -4.442|   -4.442| -6609.462| -6630.103|    54.59%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:07   2763s] |        |         |          |          |          |            |        |            |         | ntroller_i_instr_i_12__reg/D                       |
[08/28 00:09:07   2763s] |  -4.442|   -4.442| -6609.458| -6630.098|    54.59%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:07   2763s] |        |         |          |          |          |            |        |            |         | ntroller_i_instr_i_16__reg/D                       |
[08/28 00:09:08   2764s] |  -4.442|   -4.442| -6606.768| -6627.408|    54.60%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:08   2764s] |        |         |          |          |          |            |        |            |         | ntroller_i_instr_compressed_i_7__reg/D             |
[08/28 00:09:08   2764s] |  -4.442|   -4.442| -6606.747| -6627.388|    54.60%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:08   2764s] |        |         |          |          |          |            |        |            |         | ntroller_i_instr_compressed_i_7__reg/D             |
[08/28 00:09:08   2765s] |  -4.442|   -4.442| -6605.394| -6626.034|    54.60%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:08   2765s] |        |         |          |          |          |            |        |            |         | ntroller_i_instr_compressed_i_1__reg/D             |
[08/28 00:09:08   2765s] |  -4.442|   -4.442| -6605.328| -6625.969|    54.61%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:08   2765s] |        |         |          |          |          |            |        |            |         | ntroller_i_instr_compressed_i_1__reg/D             |
[08/28 00:09:08   2766s] |  -4.442|   -4.442| -6605.259| -6625.899|    54.61%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:08   2766s] |        |         |          |          |          |            |        |            |         | ntroller_i_instr_compressed_i_1__reg/D             |
[08/28 00:09:09   2766s] |  -4.442|   -4.442| -6588.647| -6609.288|    54.61%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:09   2766s] |        |         |          |          |          |            |        |            |         | ntroller_i_ctrl_fsm_cs_2__reg/D                    |
[08/28 00:09:09   2767s] |  -4.442|   -4.442| -6585.651| -6606.292|    54.62%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:09   2767s] |        |         |          |          |          |            |        |            |         | ntroller_i_ctrl_fsm_cs_2__reg/D                    |
[08/28 00:09:09   2768s] |  -4.442|   -4.442| -6576.792| -6597.432|    54.62%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:09:09   2768s] |        |         |          |          |          |            |        |            |         | ntroller_i_ctrl_fsm_cs_0__reg/D                    |
[08/28 00:09:10   2770s] |  -4.442|   -4.442| -6560.098| -6580.738|    54.65%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:10   2770s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_433__reg/D                               |
[08/28 00:09:10   2771s] |  -4.442|   -4.442| -6528.788| -6549.429|    54.66%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:10   2771s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_1000__reg/D                              |
[08/28 00:09:10   2772s] |  -4.442|   -4.442| -6525.180| -6545.820|    54.66%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:10   2772s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_1000__reg/D                              |
[08/28 00:09:10   2772s] |  -4.442|   -4.442| -6522.629| -6543.270|    54.66%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:10   2772s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_271__reg/D                               |
[08/28 00:09:11   2773s] |  -4.442|   -4.442| -6518.824| -6539.464|    54.67%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:11   2773s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_471__reg/D                               |
[08/28 00:09:11   2775s] |  -4.442|   -4.442| -6511.007| -6531.647|    54.68%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:11   2775s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_471__reg/D                               |
[08/28 00:09:11   2776s] |  -4.442|   -4.442| -6508.663| -6529.304|    54.68%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:11   2776s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_471__reg/D                               |
[08/28 00:09:12   2776s] |  -4.442|   -4.442| -6508.555| -6529.195|    54.68%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:12   2776s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_471__reg/D                               |
[08/28 00:09:12   2777s] |  -4.442|   -4.442| -6508.512| -6529.153|    54.68%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:12   2777s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_471__reg/D                               |
[08/28 00:09:12   2779s] |  -4.442|   -4.442| -6500.604| -6521.245|    54.69%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:12   2779s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_55__reg/D                                |
[08/28 00:09:12   2779s] |  -4.442|   -4.442| -6500.552| -6521.192|    54.69%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:12   2779s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_55__reg/D                                |
[08/28 00:09:12   2780s] |  -4.442|   -4.442| -6499.560| -6520.200|    54.69%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:12   2780s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_55__reg/D                                |
[08/28 00:09:12   2780s] |  -4.442|   -4.442| -6499.522| -6520.163|    54.69%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:12   2780s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_63__reg/D                                |
[08/28 00:09:13   2780s] |  -4.442|   -4.442| -6499.466| -6520.106|    54.70%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:13   2780s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_63__reg/D                                |
[08/28 00:09:13   2783s] |  -4.442|   -4.442| -6490.702| -6511.343|    54.72%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:13   2783s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_420__reg/D                               |
[08/28 00:09:13   2784s] |  -4.442|   -4.442| -6490.618| -6511.259|    54.73%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:13   2784s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_420__reg/D                               |
[08/28 00:09:14   2784s] |  -4.442|   -4.442| -6489.338| -6509.979|    54.73%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:14   2784s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_420__reg/D                               |
[08/28 00:09:14   2785s] |  -4.442|   -4.442| -6489.176| -6509.816|    54.73%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:14   2785s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_420__reg/D                               |
[08/28 00:09:15   2789s] |  -4.442|   -4.442| -6470.180| -6490.821|    54.77%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:15   2789s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_431__reg/D                               |
[08/28 00:09:15   2790s] |  -4.442|   -4.442| -6466.820| -6487.460|    54.77%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:15   2790s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_431__reg/D                               |
[08/28 00:09:15   2792s] |  -4.442|   -4.442| -6456.917| -6477.557|    54.78%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:15   2792s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_431__reg/D                               |
[08/28 00:09:15   2792s] |  -4.442|   -4.442| -6455.036| -6475.676|    54.78%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:15   2792s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_431__reg/D                               |
[08/28 00:09:16   2795s] |  -4.442|   -4.442| -6451.107| -6471.748|    54.80%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:16   2795s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_473__reg/D                               |
[08/28 00:09:17   2798s] |  -4.442|   -4.442| -6445.733| -6466.374|    54.82%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:17   2798s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_168__reg/D                               |
[08/28 00:09:17   2800s] |  -4.442|   -4.442| -6445.450| -6466.091|    54.83%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:17   2800s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_777__reg/D                               |
[08/28 00:09:18   2803s] |  -4.442|   -4.442| -6443.730| -6464.371|    54.84%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:18   2803s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_329__reg/D                               |
[08/28 00:09:18   2804s] |  -4.442|   -4.442| -6443.717| -6464.358|    54.84%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:18   2804s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_597__reg/D                               |
[08/28 00:09:18   2805s] |  -4.442|   -4.442| -6442.498| -6463.138|    54.85%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:18   2805s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_597__reg/D                               |
[08/28 00:09:19   2806s] |  -4.442|   -4.442| -6442.472| -6463.112|    54.85%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:19   2806s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_597__reg/D                               |
[08/28 00:09:19   2809s] |  -4.442|   -4.442| -6439.325| -6459.966|    54.87%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:19   2809s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_591__reg/D                               |
[08/28 00:09:19   2809s] |  -4.442|   -4.442| -6439.024| -6459.665|    54.87%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:19   2809s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_591__reg/D                               |
[08/28 00:09:20   2811s] |  -4.442|   -4.442| -6438.500| -6459.141|    54.87%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:20   2811s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_981__reg/D                               |
[08/28 00:09:20   2811s] |  -4.442|   -4.442| -6438.455| -6459.096|    54.87%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:20   2811s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_981__reg/D                               |
[08/28 00:09:20   2812s] |  -4.442|   -4.442| -6437.997| -6458.637|    54.88%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:20   2812s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_981__reg/D                               |
[08/28 00:09:20   2812s] |  -4.442|   -4.442| -6437.521| -6458.162|    54.88%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:20   2812s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_981__reg/D                               |
[08/28 00:09:21   2815s] |  -4.442|   -4.442| -6436.513| -6457.153|    54.89%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:21   2815s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_848__reg/D                               |
[08/28 00:09:21   2816s] |  -4.442|   -4.442| -6436.442| -6457.083|    54.89%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:21   2816s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_848__reg/D                               |
[08/28 00:09:21   2817s] |  -4.442|   -4.442| -6435.840| -6456.481|    54.90%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:21   2817s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_848__reg/D                               |
[08/28 00:09:21   2817s] |  -4.442|   -4.442| -6435.758| -6456.399|    54.90%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:21   2817s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_848__reg/D                               |
[08/28 00:09:22   2820s] |  -4.442|   -4.442| -6434.930| -6455.571|    54.91%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:22   2820s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_816__reg/D                               |
[08/28 00:09:22   2821s] |  -4.442|   -4.442| -6434.558| -6455.199|    54.92%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:22   2821s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_816__reg/D                               |
[08/28 00:09:22   2822s] |  -4.442|   -4.442| -6434.196| -6454.837|    54.92%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:22   2822s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_816__reg/D                               |
[08/28 00:09:22   2822s] |  -4.442|   -4.442| -6434.129| -6454.770|    54.92%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:22   2822s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_816__reg/D                               |
[08/28 00:09:23   2824s] |  -4.442|   -4.442| -6432.058| -6452.699|    54.93%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:23   2824s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_550__reg/D                               |
[08/28 00:09:23   2825s] |  -4.442|   -4.442| -6431.675| -6452.316|    54.94%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:23   2825s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_632__reg/D                               |
[08/28 00:09:23   2825s] |  -4.442|   -4.442| -6431.471| -6452.112|    54.94%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:23   2825s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_632__reg/D                               |
[08/28 00:09:23   2826s] |  -4.442|   -4.442| -6431.196| -6451.836|    54.94%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:23   2826s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_632__reg/D                               |
[08/28 00:09:24   2828s] |  -4.442|   -4.442| -6429.176| -6449.816|    54.95%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:24   2828s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_864__reg/D                               |
[08/28 00:09:24   2828s] |  -4.442|   -4.442| -6429.054| -6449.694|    54.95%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:24   2828s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_864__reg/D                               |
[08/28 00:09:24   2829s] |  -4.442|   -4.442| -6428.720| -6449.360|    54.96%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:24   2829s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_846__reg/D                               |
[08/28 00:09:24   2830s] |  -4.442|   -4.442| -6428.450| -6449.091|    54.96%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:24   2830s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_541__reg/D                               |
[08/28 00:09:24   2830s] |  -4.442|   -4.442| -6428.372| -6449.012|    54.97%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:24   2830s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_541__reg/D                               |
[08/28 00:09:25   2831s] |  -4.442|   -4.442| -6427.630| -6448.271|    54.97%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:25   2831s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_541__reg/D                               |
[08/28 00:09:25   2831s] |  -4.442|   -4.442| -6427.597| -6448.238|    54.97%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:25   2831s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_541__reg/D                               |
[08/28 00:09:25   2832s] |  -4.442|   -4.442| -6426.129| -6446.770|    54.97%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:25   2832s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_564__reg/D                               |
[08/28 00:09:25   2833s] |  -4.442|   -4.442| -6425.971| -6446.611|    54.98%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:25   2833s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_643__reg/D                               |
[08/28 00:09:25   2833s] |  -4.442|   -4.442| -6425.938| -6446.579|    54.98%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:25   2833s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_643__reg/D                               |
[08/28 00:09:26   2834s] |  -4.442|   -4.442| -6425.220| -6445.861|    54.99%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:26   2834s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_774__reg/D                               |
[08/28 00:09:26   2835s] |  -4.442|   -4.442| -6424.434| -6445.075|    54.99%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:26   2835s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_582__reg/D                               |
[08/28 00:09:26   2835s] |  -4.442|   -4.442| -6424.417| -6445.058|    54.99%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:26   2835s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_582__reg/D                               |
[08/28 00:09:27   2836s] |  -4.442|   -4.442| -6418.340| -6438.980|    55.00%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:27   2836s] |        |         |          |          |          |            |        |            |         | 25__reg/D                                          |
[08/28 00:09:27   2837s] |  -4.442|   -4.442| -6411.845| -6432.485|    55.00%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:27   2837s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_694__reg/D                               |
[08/28 00:09:27   2838s] |  -4.442|   -4.442| -6404.253| -6424.894|    55.02%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:09:27   2838s] |        |         |          |          |          |            |        |            |         | _i/rf_reg_694__reg/D                               |
[08/28 00:09:28   2839s] |  -4.442|   -4.442| -6382.958| -6403.598|    55.02%|   0:00:01.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:28   2839s] |        |         |          |          |          |            |        |            |         | _q_11__reg/D                                       |
[08/28 00:09:28   2840s] |  -4.442|   -4.442| -6382.667| -6403.307|    55.02%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_br |
[08/28 00:09:28   2840s] |        |         |          |          |          |            |        |            |         | anch_jump_set_done_q_reg/D                         |
[08/28 00:09:28   2840s] |  -4.442|   -4.442| -6333.150| -6353.791|    55.03%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_br |
[08/28 00:09:28   2840s] |        |         |          |          |          |            |        |            |         | anch_jump_set_done_q_reg/D                         |
[08/28 00:09:28   2841s] |  -4.442|   -4.442| -6333.092| -6353.733|    55.03%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_br |
[08/28 00:09:28   2841s] |        |         |          |          |          |            |        |            |         | anch_jump_set_done_q_reg/D                         |
[08/28 00:09:29   2842s] |  -4.442|   -4.442| -6305.562| -6326.203|    55.04%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:29   2842s] |        |         |          |          |          |            |        |            |         | 61__reg/D                                          |
[08/28 00:09:29   2843s] |  -4.442|   -4.442| -6290.371| -6311.012|    55.05%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:29   2843s] |        |         |          |          |          |            |        |            |         | 61__reg/D                                          |
[08/28 00:09:29   2843s] |  -4.442|   -4.442| -6290.285| -6310.926|    55.05%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:29   2843s] |        |         |          |          |          |            |        |            |         | 61__reg/D                                          |
[08/28 00:09:29   2843s] |  -4.442|   -4.442| -6289.785| -6310.425|    55.06%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:29   2843s] |        |         |          |          |          |            |        |            |         | 61__reg/D                                          |
[08/28 00:09:29   2844s] |  -4.442|   -4.442| -6288.545| -6309.186|    55.06%|   0:00:00.0| 3531.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:29   2844s] |        |         |          |          |          |            |        |            |         | 61__reg/D                                          |
[08/28 00:09:30   2845s] |  -4.442|   -4.442| -6288.510| -6309.150|    55.07%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:30   2845s] |        |         |          |          |          |            |        |            |         | 52__reg/D                                          |
[08/28 00:09:30   2846s] |  -4.442|   -4.442| -6288.401| -6309.041|    55.07%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:30   2846s] |        |         |          |          |          |            |        |            |         | 52__reg/D                                          |
[08/28 00:09:30   2846s] |  -4.442|   -4.442| -6288.351| -6308.991|    55.07%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:30   2846s] |        |         |          |          |          |            |        |            |         | 52__reg/D                                          |
[08/28 00:09:31   2847s] |  -4.442|   -4.442| -6276.145| -6296.786|    55.09%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:31   2847s] |        |         |          |          |          |            |        |            |         | 45__reg/D                                          |
[08/28 00:09:31   2848s] |  -4.442|   -4.442| -6274.058| -6294.699|    55.09%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i_target_re |
[08/28 00:09:31   2848s] |        |         |          |          |          |            |        |            |         | ached_o_reg/D                                      |
[08/28 00:09:31   2849s] |  -4.442|   -4.442| -6269.622| -6290.263|    55.10%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i_target_re |
[08/28 00:09:31   2849s] |        |         |          |          |          |            |        |            |         | ached_o_reg/D                                      |
[08/28 00:09:31   2850s] |  -4.442|   -4.442| -6264.001| -6284.641|    55.11%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i_target_re |
[08/28 00:09:31   2850s] |        |         |          |          |          |            |        |            |         | ached_o_reg/D                                      |
[08/28 00:09:31   2850s] |  -4.442|   -4.442| -6263.945| -6284.585|    55.11%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i_target_re |
[08/28 00:09:31   2850s] |        |         |          |          |          |            |        |            |         | ached_o_reg/D                                      |
[08/28 00:09:32   2850s] |  -4.442|   -4.442| -6262.313| -6282.954|    55.12%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i_target_re |
[08/28 00:09:32   2850s] |        |         |          |          |          |            |        |            |         | ached_o_reg/D                                      |
[08/28 00:09:32   2852s] |  -4.442|   -4.442| -6252.139| -6272.779|    55.15%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:32   2852s] |        |         |          |          |          |            |        |            |         | 36__reg/D                                          |
[08/28 00:09:33   2855s] |  -4.442|   -4.442| -6246.939| -6267.580|    55.16%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:33   2855s] |        |         |          |          |          |            |        |            |         | 36__reg/D                                          |
[08/28 00:09:33   2855s] |  -4.442|   -4.442| -6246.229| -6266.870|    55.16%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:33   2855s] |        |         |          |          |          |            |        |            |         | 36__reg/D                                          |
[08/28 00:09:33   2856s] |  -4.442|   -4.442| -6243.275| -6263.916|    55.17%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:33   2856s] |        |         |          |          |          |            |        |            |         | 36__reg/D                                          |
[08/28 00:09:34   2859s] |  -4.442|   -4.442| -6239.542| -6260.182|    55.18%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:34   2859s] |        |         |          |          |          |            |        |            |         | 41__reg/D                                          |
[08/28 00:09:34   2860s] |  -4.442|   -4.442| -6238.937| -6259.577|    55.19%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:34   2860s] |        |         |          |          |          |            |        |            |         | 41__reg/D                                          |
[08/28 00:09:34   2861s] |  -4.442|   -4.442| -6238.541| -6259.182|    55.19%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:09:34   2861s] |        |         |          |          |          |            |        |            |         | 41__reg/D                                          |
[08/28 00:09:35   2865s] |  -4.442|   -4.442| -6231.805| -6252.445|    55.22%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:35   2865s] |        |         |          |          |          |            |        |            |         | OMem_259__reg/D                                    |
[08/28 00:09:35   2867s] |  -4.442|   -4.442| -6230.811| -6251.452|    55.22%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:35   2867s] |        |         |          |          |          |            |        |            |         | OMem_259__reg/D                                    |
[08/28 00:09:35   2867s] |  -4.442|   -4.442| -6230.783| -6251.424|    55.22%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:35   2867s] |        |         |          |          |          |            |        |            |         | OMem_259__reg/D                                    |
[08/28 00:09:36   2868s] |  -4.442|   -4.442| -6230.444| -6251.084|    55.23%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:36   2868s] |        |         |          |          |          |            |        |            |         | OMem_259__reg/D                                    |
[08/28 00:09:36   2868s] |  -4.442|   -4.442| -6230.431| -6251.072|    55.23%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:36   2868s] |        |         |          |          |          |            |        |            |         | OMem_259__reg/D                                    |
[08/28 00:09:36   2872s] |  -4.442|   -4.442| -6228.067| -6248.708|    55.24%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:36   2872s] |        |         |          |          |          |            |        |            |         | OMem_137__reg/D                                    |
[08/28 00:09:36   2872s] |  -4.442|   -4.442| -6227.918| -6248.559|    55.25%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:36   2872s] |        |         |          |          |          |            |        |            |         | OMem_137__reg/D                                    |
[08/28 00:09:37   2873s] |  -4.442|   -4.442| -6227.792| -6248.433|    55.26%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:37   2873s] |        |         |          |          |          |            |        |            |         | OMem_137__reg/D                                    |
[08/28 00:09:37   2873s] |  -4.442|   -4.442| -6227.720| -6248.361|    55.26%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:37   2873s] |        |         |          |          |          |            |        |            |         | OMem_137__reg/D                                    |
[08/28 00:09:37   2874s] |  -4.442|   -4.442| -6227.142| -6247.782|    55.26%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:37   2874s] |        |         |          |          |          |            |        |            |         | OMem_137__reg/D                                    |
[08/28 00:09:37   2874s] |  -4.442|   -4.442| -6227.088| -6247.729|    55.27%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:37   2874s] |        |         |          |          |          |            |        |            |         | OMem_323__reg/D                                    |
[08/28 00:09:37   2876s] |  -4.442|   -4.442| -6226.671| -6247.312|    55.27%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:37   2876s] |        |         |          |          |          |            |        |            |         | 32__reg/D                                          |
[08/28 00:09:38   2876s] |  -4.442|   -4.442| -6226.559| -6247.200|    55.27%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:38   2876s] |        |         |          |          |          |            |        |            |         | 32__reg/D                                          |
[08/28 00:09:38   2877s] |  -4.442|   -4.442| -6226.265| -6246.906|    55.28%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:38   2877s] |        |         |          |          |          |            |        |            |         | 32__reg/D                                          |
[08/28 00:09:38   2877s] |  -4.442|   -4.442| -6226.253| -6246.894|    55.28%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:38   2877s] |        |         |          |          |          |            |        |            |         | 32__reg/D                                          |
[08/28 00:09:38   2879s] |  -4.442|   -4.442| -6221.371| -6242.011|    55.29%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:38   2879s] |        |         |          |          |          |            |        |            |         | 51__reg/D                                          |
[08/28 00:09:38   2879s] |  -4.442|   -4.442| -6221.269| -6241.910|    55.29%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:38   2879s] |        |         |          |          |          |            |        |            |         | 51__reg/D                                          |
[08/28 00:09:39   2880s] |  -4.442|   -4.442| -6219.860| -6240.500|    55.29%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:39   2880s] |        |         |          |          |          |            |        |            |         | 51__reg/D                                          |
[08/28 00:09:39   2880s] |  -4.442|   -4.442| -6219.858| -6240.499|    55.29%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:39   2880s] |        |         |          |          |          |            |        |            |         | 51__reg/D                                          |
[08/28 00:09:39   2881s] |  -4.442|   -4.442| -6219.396| -6240.037|    55.30%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:39   2881s] |        |         |          |          |          |            |        |            |         | OMem_89__reg/D                                     |
[08/28 00:09:39   2882s] |  -4.442|   -4.442| -6219.273| -6239.914|    55.30%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:39   2882s] |        |         |          |          |          |            |        |            |         | OMem_89__reg/D                                     |
[08/28 00:09:39   2882s] |  -4.442|   -4.442| -6219.156| -6239.797|    55.30%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:39   2882s] |        |         |          |          |          |            |        |            |         | OMem_89__reg/D                                     |
[08/28 00:09:40   2883s] |  -4.442|   -4.442| -6218.670| -6239.311|    55.31%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_USAG |
[08/28 00:09:40   2883s] |        |         |          |          |          |            |        |            |         | E_5__reg/D                                         |
[08/28 00:09:40   2883s] |  -4.442|   -4.442| -6218.657| -6239.298|    55.31%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_USAG |
[08/28 00:09:40   2883s] |        |         |          |          |          |            |        |            |         | E_5__reg/D                                         |
[08/28 00:09:40   2883s] |  -4.442|   -4.442| -6218.615| -6239.256|    55.31%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_USAG |
[08/28 00:09:40   2883s] |        |         |          |          |          |            |        |            |         | E_5__reg/D                                         |
[08/28 00:09:40   2883s] |  -4.442|   -4.442| -6218.605| -6239.246|    55.31%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_USAG |
[08/28 00:09:40   2883s] |        |         |          |          |          |            |        |            |         | E_5__reg/D                                         |
[08/28 00:09:40   2884s] |  -4.442|   -4.442| -6218.574| -6239.214|    55.31%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_USAG |
[08/28 00:09:40   2884s] |        |         |          |          |          |            |        |            |         | E_5__reg/D                                         |
[08/28 00:09:40   2884s] |  -4.442|   -4.442| -6217.866| -6238.506|    55.32%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:40   2884s] |        |         |          |          |          |            |        |            |         | 26__reg/D                                          |
[08/28 00:09:40   2885s] |  -4.442|   -4.442| -6217.767| -6238.407|    55.32%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:40   2885s] |        |         |          |          |          |            |        |            |         | 26__reg/D                                          |
[08/28 00:09:40   2885s] |  -4.442|   -4.442| -6217.679| -6238.320|    55.32%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:40   2885s] |        |         |          |          |          |            |        |            |         | 26__reg/D                                          |
[08/28 00:09:40   2885s] |  -4.442|   -4.442| -6217.660| -6238.301|    55.32%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:09:40   2885s] |        |         |          |          |          |            |        |            |         | 26__reg/D                                          |
[08/28 00:09:40   2886s] |  -4.442|   -4.442| -6215.843| -6236.483|    55.32%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:40   2886s] |        |         |          |          |          |            |        |            |         | OMem_502__reg/D                                    |
[08/28 00:09:41   2886s] |  -4.442|   -4.442| -6213.687| -6234.328|    55.33%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:41   2886s] |        |         |          |          |          |            |        |            |         | _q_63__reg/D                                       |
[08/28 00:09:41   2887s] |  -4.442|   -4.442| -6213.522| -6234.163|    55.33%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:41   2887s] |        |         |          |          |          |            |        |            |         | OMem_502__reg/D                                    |
[08/28 00:09:41   2887s] |  -4.442|   -4.442| -6213.362| -6234.002|    55.33%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:09:41   2887s] |        |         |          |          |          |            |        |            |         | OMem_502__reg/D                                    |
[08/28 00:09:41   2889s] |  -4.442|   -4.442| -6210.885| -6231.523|    55.34%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:41   2889s] |        |         |          |          |          |            |        |            |         | _q_42__reg/D                                       |
[08/28 00:09:41   2889s] |  -4.442|   -4.442| -6210.770| -6231.408|    55.34%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:41   2889s] |        |         |          |          |          |            |        |            |         | _q_42__reg/D                                       |
[08/28 00:09:41   2890s] |  -4.442|   -4.442| -6210.758| -6231.397|    55.34%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:41   2890s] |        |         |          |          |          |            |        |            |         | _q_42__reg/D                                       |
[08/28 00:09:42   2890s] |  -4.442|   -4.442| -6210.534| -6231.172|    55.34%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:42   2890s] |        |         |          |          |          |            |        |            |         | _q_42__reg/D                                       |
[08/28 00:09:42   2892s] |  -4.442|   -4.442| -6208.812| -6229.451|    55.36%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:42   2892s] |        |         |          |          |          |            |        |            |         | _q_37__reg/D                                       |
[08/28 00:09:42   2892s] |  -4.442|   -4.442| -6208.784| -6229.423|    55.36%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:42   2892s] |        |         |          |          |          |            |        |            |         | _q_37__reg/D                                       |
[08/28 00:09:42   2893s] |  -4.442|   -4.442| -6208.542| -6229.180|    55.37%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:42   2893s] |        |         |          |          |          |            |        |            |         | _q_36__reg/D                                       |
[08/28 00:09:42   2893s] |  -4.442|   -4.442| -6208.525| -6229.164|    55.37%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:42   2893s] |        |         |          |          |          |            |        |            |         | _q_36__reg/D                                       |
[08/28 00:09:43   2893s] |  -4.442|   -4.442| -6207.993| -6228.631|    55.37%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:43   2893s] |        |         |          |          |          |            |        |            |         | _q_36__reg/D                                       |
[08/28 00:09:43   2894s] |  -4.442|   -4.442| -6207.925| -6228.563|    55.37%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:43   2894s] |        |         |          |          |          |            |        |            |         | _q_37__reg/D                                       |
[08/28 00:09:43   2895s] |  -4.442|   -4.442| -6207.898| -6228.537|    55.37%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:43   2895s] |        |         |          |          |          |            |        |            |         | _q_37__reg/D                                       |
[08/28 00:09:44   2896s] |  -4.442|   -4.442| -6205.786| -6226.424|    55.38%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:44   2896s] |        |         |          |          |          |            |        |            |         | _q_41__reg/D                                       |
[08/28 00:09:44   2897s] |  -4.442|   -4.442| -6205.768| -6226.406|    55.38%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:44   2897s] |        |         |          |          |          |            |        |            |         | _q_9__reg/D                                        |
[08/28 00:09:44   2897s] |  -4.442|   -4.442| -6205.756| -6226.395|    55.38%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:09:44   2897s] |        |         |          |          |          |            |        |            |         | _q_9__reg/D                                        |
[08/28 00:09:44   2897s] |  -4.442|   -4.442| -6204.104| -6224.742|    55.38%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_iRDA |
[08/28 00:09:44   2897s] |        |         |          |          |          |            |        |            |         | ddr_4__reg/D                                       |
[08/28 00:09:44   2898s] |  -4.442|   -4.442| -6202.127| -6222.766|    55.38%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_iRDA |
[08/28 00:09:44   2898s] |        |         |          |          |          |            |        |            |         | ddr_4__reg/D                                       |
[08/28 00:09:44   2898s] |  -4.442|   -4.442| -6202.057| -6222.695|    55.38%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_iRDA |
[08/28 00:09:44   2898s] |        |         |          |          |          |            |        |            |         | ddr_4__reg/D                                       |
[08/28 00:09:45   2899s] |  -4.442|   -4.442| -6198.960| -6219.599|    55.39%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i_counter_v |
[08/28 00:09:45   2899s] |        |         |          |          |          |            |        |            |         | alue_o_14__reg/D                                   |
[08/28 00:09:45   2900s] |  -4.442|   -4.442| -6198.728| -6219.366|    55.39%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i_counter_v |
[08/28 00:09:45   2900s] |        |         |          |          |          |            |        |            |         | alue_o_14__reg/D                                   |
[08/28 00:09:45   2900s] |  -4.442|   -4.442| -6198.649| -6219.288|    55.39%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_lo_i_counter_v |
[08/28 00:09:45   2900s] |        |         |          |          |          |            |        |            |         | alue_o_14__reg/D                                   |
[08/28 00:09:45   2901s] |  -4.442|   -4.442| -6196.092| -6216.730|    55.40%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_sba_state |
[08/28 00:09:45   2901s] |        |         |          |          |          |            |        |            |         | _q_0__reg/D                                        |
[08/28 00:09:45   2901s] |  -4.442|   -4.442| -6196.070| -6216.708|    55.40%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_sba_state |
[08/28 00:09:45   2901s] |        |         |          |          |          |            |        |            |         | _q_0__reg/D                                        |
[08/28 00:09:45   2901s] |  -4.442|   -4.442| -6193.911| -6214.549|    55.40%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_sba_state |
[08/28 00:09:45   2901s] |        |         |          |          |          |            |        |            |         | _q_0__reg/D                                        |
[08/28 00:09:46   2902s] |  -4.442|   -4.442| -6193.197| -6213.836|    55.41%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_sba_state |
[08/28 00:09:46   2902s] |        |         |          |          |          |            |        |            |         | _q_0__reg/D                                        |
[08/28 00:09:46   2903s] |  -4.442|   -4.442| -6185.952| -6206.591|    55.42%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_counter_val |
[08/28 00:09:46   2903s] |        |         |          |          |          |            |        |            |         | ue_o_30__reg/D                                     |
[08/28 00:09:46   2903s] |  -4.442|   -4.442| -6185.638| -6206.276|    55.42%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_counter_val |
[08/28 00:09:46   2903s] |        |         |          |          |          |            |        |            |         | ue_o_30__reg/D                                     |
[08/28 00:09:46   2905s] |  -4.442|   -4.442| -6180.159| -6200.798|    55.44%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_counter_val |
[08/28 00:09:46   2905s] |        |         |          |          |          |            |        |            |         | ue_o_30__reg/D                                     |
[08/28 00:09:47   2907s] |  -4.442|   -4.442| -6179.641| -6200.279|    55.45%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_counter_val |
[08/28 00:09:47   2907s] |        |         |          |          |          |            |        |            |         | ue_o_30__reg/D                                     |
[08/28 00:09:47   2908s] |  -4.442|   -4.442| -6175.340| -6195.978|    55.46%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_USAG |
[08/28 00:09:47   2908s] |        |         |          |          |          |            |        |            |         | E_0__reg/D                                         |
[08/28 00:09:47   2909s] |  -4.442|   -4.442| -6171.000| -6191.638|    55.46%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_USAG |
[08/28 00:09:47   2909s] |        |         |          |          |          |            |        |            |         | E_0__reg/D                                         |
[08/28 00:09:47   2910s] |  -4.442|   -4.442| -6170.998| -6191.636|    55.46%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_USAG |
[08/28 00:09:47   2910s] |        |         |          |          |          |            |        |            |         | E_0__reg/D                                         |
[08/28 00:09:48   2910s] |  -4.442|   -4.442| -6170.927| -6191.566|    55.46%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_RXFF_USAG |
[08/28 00:09:48   2910s] |        |         |          |          |          |            |        |            |         | E_0__reg/D                                         |
[08/28 00:09:48   2912s] |  -4.441|   -4.441| -6167.731| -6188.370|    55.46%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_130__re |
[08/28 00:09:48   2912s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/28 00:09:49   2913s] |  -4.441|   -4.441| -6167.397| -6188.036|    55.47%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_15__re |
[08/28 00:09:49   2913s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/28 00:09:49   2914s] |  -4.441|   -4.441| -6167.268| -6187.907|    55.47%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_15__re |
[08/28 00:09:49   2914s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/28 00:09:49   2915s] |  -4.441|   -4.441| -6167.075| -6187.714|    55.47%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_214__re |
[08/28 00:09:49   2915s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/28 00:09:49   2916s] |  -4.441|   -4.441| -6167.068| -6187.707|    55.48%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_214__re |
[08/28 00:09:49   2916s] |        |         |          |          |          |            |        |            |         | g/D                                                |
[08/28 00:09:50   2918s] |  -4.441|   -4.441| -6166.771| -6187.409|    55.48%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_compare_val |
[08/28 00:09:50   2918s] |        |         |          |          |          |            |        |            |         | ue_i_27__reg/D                                     |
[08/28 00:09:50   2919s] |  -4.441|   -4.441| -6166.441| -6187.080|    55.49%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_compare_val |
[08/28 00:09:50   2919s] |        |         |          |          |          |            |        |            |         | ue_i_27__reg/D                                     |
[08/28 00:09:51   2920s] |  -4.441|   -4.441| -6165.028| -6185.667|    55.50%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_compare_val |
[08/28 00:09:51   2920s] |        |         |          |          |          |            |        |            |         | ue_i_8__reg/D                                      |
[08/28 00:09:51   2920s] |  -4.441|   -4.441| -6162.883| -6183.522|    55.50%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_compare_val |
[08/28 00:09:51   2920s] |        |         |          |          |          |            |        |            |         | ue_i_8__reg/D                                      |
[08/28 00:09:51   2920s] |  -4.441|   -4.441| -6162.822| -6183.461|    55.50%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_compare_val |
[08/28 00:09:51   2920s] |        |         |          |          |          |            |        |            |         | ue_i_8__reg/D                                      |
[08/28 00:09:51   2921s] |  -4.441|   -4.441| -6162.106| -6182.745|    55.51%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_244__r |
[08/28 00:09:51   2921s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/28 00:09:51   2922s] |  -4.441|   -4.441| -6162.045| -6182.684|    55.51%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_244__r |
[08/28 00:09:51   2922s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/28 00:09:51   2922s] |  -4.441|   -4.441| -6161.823| -6182.462|    55.51%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_244__r |
[08/28 00:09:51   2922s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/28 00:09:51   2922s] |  -4.441|   -4.441| -6161.796| -6182.435|    55.51%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_244__r |
[08/28 00:09:51   2922s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/28 00:09:51   2922s] |  -4.441|   -4.441| -6161.754| -6182.393|    55.51%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_244__r |
[08/28 00:09:51   2922s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/28 00:09:51   2922s] |  -4.441|   -4.441| -6161.700| -6182.339|    55.51%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_244__r |
[08/28 00:09:51   2922s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/28 00:09:52   2923s] |  -4.441|   -4.441| -6160.947| -6181.585|    55.52%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_compare_val |
[08/28 00:09:52   2923s] |        |         |          |          |          |            |        |            |         | ue_i_2__reg/D                                      |
[08/28 00:09:52   2923s] |  -4.441|   -4.441| -6160.854| -6181.493|    55.52%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_compare_val |
[08/28 00:09:52   2923s] |        |         |          |          |          |            |        |            |         | ue_i_24__reg/D                                     |
[08/28 00:09:52   2923s] |  -4.441|   -4.441| -6160.026| -6180.665|    55.52%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_compare_val |
[08/28 00:09:52   2923s] |        |         |          |          |          |            |        |            |         | ue_i_24__reg/D                                     |
[08/28 00:09:52   2924s] |  -4.441|   -4.441| -6158.778| -6179.416|    55.53%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_203__r |
[08/28 00:09:52   2924s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/28 00:09:52   2925s] |  -4.441|   -4.441| -6158.692| -6179.331|    55.53%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_203__r |
[08/28 00:09:52   2925s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/28 00:09:52   2925s] |  -4.441|   -4.441| -6158.657| -6179.295|    55.53%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_203__r |
[08/28 00:09:52   2925s] |        |         |          |          |          |            |        |            |         | eg/D                                               |
[08/28 00:09:53   2926s] |  -4.441|   -4.441| -6158.421| -6179.060|    55.53%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_compare_val |
[08/28 00:09:53   2926s] |        |         |          |          |          |            |        |            |         | ue_i_20__reg/D                                     |
[08/28 00:09:53   2926s] |  -4.441|   -4.441| -6158.083| -6178.721|    55.53%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_counter_val |
[08/28 00:09:53   2926s] |        |         |          |          |          |            |        |            |         | ue_o_4__reg/D                                      |
[08/28 00:09:53   2927s] |  -4.441|   -4.441| -6155.117| -6175.755|    55.54%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_counter_val |
[08/28 00:09:53   2927s] |        |         |          |          |          |            |        |            |         | ue_o_4__reg/D                                      |
[08/28 00:09:53   2928s] |  -4.441|   -4.441| -6153.477| -6174.116|    55.54%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i_counter_v |
[08/28 00:09:53   2928s] |        |         |          |          |          |            |        |            |         | alue_o_11__reg/D                                   |
[08/28 00:09:53   2928s] |  -4.441|   -4.441| -6136.119| -6156.758|    55.54%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_csrs_cmde |
[08/28 00:09:53   2928s] |        |         |          |          |          |            |        |            |         | rr_q_0__reg/D                                      |
[08/28 00:09:54   2929s] |  -4.441|   -4.441| -6132.356| -6152.995|    55.54%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl/reg2hw_11__reg/D      |
[08/28 00:09:54   2929s] |  -4.441|   -4.441| -6129.345| -6149.984|    55.54%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl/reg2hw_11__reg/D      |
[08/28 00:09:54   2930s] |  -4.441|   -4.441| -6127.485| -6148.124|    55.54%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/prescaler_hi_i_counter_v |
[08/28 00:09:54   2930s] |        |         |          |          |          |            |        |            |         | alue_o_11__reg/D                                   |
[08/28 00:09:54   2931s] |  -4.441|   -4.441| -6126.528| -6147.167|    55.54%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl/reg2hw_29__reg/D      |
[08/28 00:09:54   2931s] |  -4.441|   -4.441| -6126.485| -6147.124|    55.54%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl/reg2hw_29__reg/D      |
[08/28 00:09:54   2932s] |  -4.441|   -4.441| -6126.452| -6147.090|    55.54%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl/reg2hw_29__reg/D      |
[08/28 00:09:55   2932s] |  -4.441|   -4.441| -6126.321| -6146.959|    55.55%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_iSCR_2__reg/D  |
[08/28 00:09:55   2932s] |  -4.441|   -4.441| -6126.233| -6146.872|    55.55%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_iSCR_2__reg/D  |
[08/28 00:09:55   2933s] |  -4.441|   -4.441| -6126.055| -6146.694|    55.55%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_iLSR_FE_reg/D  |
[08/28 00:09:55   2933s] |  -4.441|   -4.441| -6125.166| -6145.804|    55.55%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar_gen_mux_1__i_mux_gen |
[08/28 00:09:55   2933s] |        |         |          |          |          |            |        |            |         | _no_id_assign_i_fifo_usage_o_reg/D                 |
[08/28 00:09:55   2933s] |  -4.441|   -4.441| -6124.892| -6145.530|    55.55%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar_gen_mux_1__i_mux_gen |
[08/28 00:09:55   2933s] |        |         |          |          |          |            |        |            |         | _no_id_assign_i_fifo_usage_o_reg/D                 |
[08/28 00:09:55   2933s] |  -4.441|   -4.441| -6124.845| -6145.483|    55.55%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar_gen_mux_1__i_mux_gen |
[08/28 00:09:55   2933s] |        |         |          |          |          |            |        |            |         | _no_id_assign_i_fifo_usage_o_reg/D                 |
[08/28 00:09:55   2933s] |  -4.441|   -4.441| -6124.829| -6145.467|    55.55%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar_gen_mux_1__i_mux_gen |
[08/28 00:09:55   2933s] |        |         |          |          |          |            |        |            |         | _no_id_assign_i_fifo_usage_o_reg/D                 |
[08/28 00:09:55   2934s] |  -4.441|   -4.441| -6124.339| -6144.978|    55.55%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_iTimeoutCount_ |
[08/28 00:09:55   2934s] |        |         |          |          |          |            |        |            |         | 5__reg/D                                           |
[08/28 00:09:56   2936s] |  -4.441|   -4.441| -6123.071| -6143.710|    55.55%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar_gen_mux_1__i_mux_i_r |
[08/28 00:09:56   2936s] |        |         |          |          |          |            |        |            |         | r_arb_gen_arbiter_rr_q_0__reg/D                    |
[08/28 00:09:56   2936s] |  -4.441|   -4.441| -6122.848| -6143.486|    55.56%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar_gen_mux_1__i_mux_i_r |
[08/28 00:09:56   2936s] |        |         |          |          |          |            |        |            |         | r_arb_gen_arbiter_rr_q_0__reg/D                    |
[08/28 00:09:56   2936s] |  -4.441|   -4.441| -6122.124| -6142.763|    55.56%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar_gen_mux_1__i_mux_i_r |
[08/28 00:09:56   2936s] |        |         |          |          |          |            |        |            |         | r_arb_gen_arbiter_rr_q_0__reg/D                    |
[08/28 00:09:56   2936s] |  -4.441|   -4.441| -6122.095| -6142.733|    55.56%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_main_xbar_gen_mux_1__i_mux_i_r |
[08/28 00:09:56   2936s] |        |         |          |          |          |            |        |            |         | r_arb_gen_arbiter_rr_q_0__reg/D                    |
[08/28 00:09:57   2937s] |  -4.441|   -4.441| -6121.797| -6142.436|    55.56%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/all_periph_obi_rsp_103__reg/D    |
[08/28 00:09:57   2938s] |  -4.441|   -4.441| -6121.721| -6142.360|    55.56%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/all_periph_obi_rsp_103__reg/D    |
[08/28 00:09:57   2938s] |  -4.441|   -4.441| -6121.627| -6142.266|    55.56%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl/bootmode_qs_reg/D     |
[08/28 00:09:57   2939s] |  -4.441|   -4.441| -6121.615| -6142.253|    55.56%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_soc_ctrl/bootmode_qs_reg/D     |
[08/28 00:09:58   2940s] |  -4.441|   -4.441| -6121.605| -6142.244|    55.57%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_gen_r |
[08/28 00:09:58   2940s] |        |         |          |          |          |            |        |            |         | om_snd_scratch_i_debug_rom_addr_q_3__reg/D         |
[08/28 00:09:58   2941s] |  -4.441|   -4.441| -6121.566| -6142.205|    55.57%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_gen_r |
[08/28 00:09:58   2941s] |        |         |          |          |          |            |        |            |         | om_snd_scratch_i_debug_rom_addr_q_3__reg/D         |
[08/28 00:09:58   2941s] |  -4.441|   -4.441| -6121.538| -6142.176|    55.57%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_gen_r |
[08/28 00:09:58   2941s] |        |         |          |          |          |            |        |            |         | om_snd_scratch_i_debug_rom_addr_q_3__reg/D         |
[08/28 00:09:58   2941s] |  -4.441|   -4.441| -6121.529| -6142.168|    55.57%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_gen_r |
[08/28 00:09:58   2941s] |        |         |          |          |          |            |        |            |         | om_snd_scratch_i_debug_rom_addr_q_3__reg/D         |
[08/28 00:09:58   2941s] |  -4.441|   -4.441| -6121.462| -6142.100|    55.58%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_read_addr_q_4_ |
[08/28 00:09:58   2941s] |        |         |          |          |          |            |        |            |         | _reg/D                                             |
[08/28 00:09:58   2941s] |  -4.441|   -4.441| -6121.283| -6141.922|    55.58%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_word_ |
[08/28 00:09:58   2941s] |        |         |          |          |          |            |        |            |         | enable32_q_reg/D                                   |
[08/28 00:09:59   2942s] |  -4.441|   -4.441| -6121.241| -6141.879|    55.58%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_read_addr_q_6_ |
[08/28 00:09:59   2942s] |        |         |          |          |          |            |        |            |         | _reg/D                                             |
[08/28 00:09:59   2943s] |  -4.441|   -4.441| -6121.473| -6142.111|    55.58%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart_translate_r_valid_o_reg/D |
[08/28 00:09:59   2944s] |  -4.441|   -4.441| -6121.375| -6142.014|    55.58%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/s_addr_0__reg/D          |
[08/28 00:10:00   2945s] |  -4.430|   -4.430| -6102.438| -6123.076|    55.59%|   0:00:01.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_read_addr_q_9_ |
[08/28 00:10:00   2945s] |        |         |          |          |          |            |        |            |         | _reg/D                                             |
[08/28 00:10:00   2945s] |  -4.430|   -4.430| -6102.437| -6123.076|    55.59%|   0:00:00.0| 3531.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:10:00   2945s] |        |         |          |          |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:10:00   2945s] +--------+---------+----------+----------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:10:00   2945s] 
[08/28 00:10:00   2945s] *** Finish Core Optimize Step (cpu=0:06:09 real=0:01:51 mem=3531.4M) ***
[08/28 00:10:00   2945s] 
[08/28 00:10:00   2945s] *** Finished Optimize Step Cumulative (cpu=0:06:09 real=0:01:51 mem=3531.4M) ***
[08/28 00:10:00   2945s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -4.010 TNS -20.639; mem2reg* WNS -0.351 TNS -1.636; reg2mem* WNS 0.096 TNS 0.000; reg2reg* WNS -4.430 TNS -6102.437; HEPG WNS -4.430 TNS -6102.437; all paths WNS -4.430 TNS -6123.076
[08/28 00:10:00   2945s] ** GigaOpt Optimizer WNS Slack -4.430 TNS Slack -6123.076 Density 55.59
[08/28 00:10:00   2945s] Placement Snapshot: Density distribution:
[08/28 00:10:00   2945s] [1.00 -  +++]: 26 (3.23%)
[08/28 00:10:00   2945s] [0.95 - 1.00]: 15 (1.87%)
[08/28 00:10:00   2945s] [0.90 - 0.95]: 5 (0.62%)
[08/28 00:10:00   2945s] [0.85 - 0.90]: 6 (0.75%)
[08/28 00:10:00   2945s] [0.80 - 0.85]: 10 (1.24%)
[08/28 00:10:00   2945s] [0.75 - 0.80]: 15 (1.87%)
[08/28 00:10:00   2945s] [0.70 - 0.75]: 31 (3.86%)
[08/28 00:10:00   2945s] [0.65 - 0.70]: 36 (4.48%)
[08/28 00:10:00   2945s] [0.60 - 0.65]: 36 (4.48%)
[08/28 00:10:00   2945s] [0.55 - 0.60]: 56 (6.97%)
[08/28 00:10:00   2945s] [0.50 - 0.55]: 53 (6.59%)
[08/28 00:10:00   2945s] [0.45 - 0.50]: 63 (7.84%)
[08/28 00:10:00   2945s] [0.40 - 0.45]: 84 (10.45%)
[08/28 00:10:00   2945s] [0.35 - 0.40]: 114 (14.18%)
[08/28 00:10:00   2945s] [0.30 - 0.35]: 114 (14.18%)
[08/28 00:10:00   2945s] [0.25 - 0.30]: 85 (10.57%)
[08/28 00:10:00   2945s] [0.20 - 0.25]: 29 (3.61%)
[08/28 00:10:00   2945s] [0.15 - 0.20]: 11 (1.37%)
[08/28 00:10:00   2945s] [0.10 - 0.15]: 12 (1.49%)
[08/28 00:10:00   2945s] [0.05 - 0.10]: 1 (0.12%)
[08/28 00:10:00   2945s] [0.00 - 0.05]: 2 (0.25%)
[08/28 00:10:00   2945s] Begin: Area Reclaim Optimization
[08/28 00:10:00   2945s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:49:05.4/0:41:12.3 (1.2), mem = 3531.4M
[08/28 00:10:00   2946s] Reclaim Optimization WNS Slack -4.430  TNS Slack -6123.076 Density 55.59
[08/28 00:10:00   2946s] +----------+---------+--------+---------+------------+--------+
[08/28 00:10:00   2946s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/28 00:10:00   2946s] +----------+---------+--------+---------+------------+--------+
[08/28 00:10:00   2946s] |    55.59%|        -|  -4.430|-6123.076|   0:00:00.0| 3531.4M|
[08/28 00:10:01   2946s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:10:03   2954s] |    55.48%|      126|  -4.429|-6121.852|   0:00:03.0| 3531.4M|
[08/28 00:10:05   2962s] |    55.33%|      384|  -4.429|-6113.918|   0:00:02.0| 3531.4M|
[08/28 00:10:06   2962s] |    55.33%|        3|  -4.429|-6113.918|   0:00:01.0| 3531.4M|
[08/28 00:10:06   2963s] |    55.33%|        0|  -4.429|-6113.918|   0:00:00.0| 3531.4M|
[08/28 00:10:06   2963s] +----------+---------+--------+---------+------------+--------+
[08/28 00:10:06   2963s] Reclaim Optimization End WNS Slack -4.429  TNS Slack -6113.919 Density 55.33
[08/28 00:10:06   2963s] 
[08/28 00:10:06   2963s] ** Summary: Restruct = 0 Buffer Deletion = 109 Declone = 23 Resize = 325 **
[08/28 00:10:06   2963s] --------------------------------------------------------------
[08/28 00:10:06   2963s] |                                   | Total     | Sequential |
[08/28 00:10:06   2963s] --------------------------------------------------------------
[08/28 00:10:06   2963s] | Num insts resized                 |     322  |       3    |
[08/28 00:10:06   2963s] | Num insts undone                  |      62  |       0    |
[08/28 00:10:06   2963s] | Num insts Downsized               |     322  |       3    |
[08/28 00:10:06   2963s] | Num insts Samesized               |       0  |       0    |
[08/28 00:10:06   2963s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:10:06   2963s] | Num multiple commits+uncommits    |       3  |       -    |
[08/28 00:10:06   2963s] --------------------------------------------------------------
[08/28 00:10:06   2963s] End: Core Area Reclaim Optimization (cpu = 0:00:17.6) (real = 0:00:06.0) **
[08/28 00:10:06   2963s] *** AreaOpt [finish] : cpu/real = 0:00:17.7/0:00:06.1 (2.9), totSession cpu/real = 0:49:23.1/0:41:18.4 (1.2), mem = 3531.4M
[08/28 00:10:06   2963s] 
[08/28 00:10:06   2963s] =============================================================================================
[08/28 00:10:06   2963s]  Step TAT Report for AreaOpt #2
[08/28 00:10:06   2963s] =============================================================================================
[08/28 00:10:06   2963s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:10:06   2963s] ---------------------------------------------------------------------------------------------
[08/28 00:10:06   2963s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:10:06   2963s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:10:06   2963s] [ OptSingleIteration     ]      4   0:00:00.3  (   4.1 % )     0:00:04.8 /  0:00:16.3    3.4
[08/28 00:10:06   2963s] [ OptGetWeight           ]    395   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[08/28 00:10:06   2963s] [ OptEval                ]    395   0:00:01.2  (  19.9 % )     0:00:01.2 /  0:00:06.8    5.5
[08/28 00:10:06   2963s] [ OptCommit              ]    395   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.1
[08/28 00:10:06   2963s] [ IncrTimingUpdate       ]    122   0:00:02.4  (  39.9 % )     0:00:02.4 /  0:00:07.4    3.0
[08/28 00:10:06   2963s] [ PostCommitDelayCalc    ]    417   0:00:00.6  (  10.6 % )     0:00:00.6 /  0:00:01.7    2.6
[08/28 00:10:06   2963s] [ MISC                   ]          0:00:01.0  (  17.1 % )     0:00:01.0 /  0:00:01.1    1.0
[08/28 00:10:06   2963s] ---------------------------------------------------------------------------------------------
[08/28 00:10:06   2963s]  AreaOpt #2 TOTAL                   0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:17.7    2.9
[08/28 00:10:06   2963s] ---------------------------------------------------------------------------------------------
[08/28 00:10:06   2963s] 
[08/28 00:10:06   2963s] End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:06, mem=3445.41M, totSessionCpu=0:49:23).
[08/28 00:10:06   2963s] Placement Snapshot: Density distribution:
[08/28 00:10:06   2963s] [1.00 -  +++]: 26 (3.23%)
[08/28 00:10:06   2963s] [0.95 - 1.00]: 15 (1.87%)
[08/28 00:10:06   2963s] [0.90 - 0.95]: 5 (0.62%)
[08/28 00:10:06   2963s] [0.85 - 0.90]: 7 (0.87%)
[08/28 00:10:06   2963s] [0.80 - 0.85]: 10 (1.24%)
[08/28 00:10:06   2963s] [0.75 - 0.80]: 15 (1.87%)
[08/28 00:10:06   2963s] [0.70 - 0.75]: 32 (3.98%)
[08/28 00:10:06   2963s] [0.65 - 0.70]: 36 (4.48%)
[08/28 00:10:06   2963s] [0.60 - 0.65]: 38 (4.73%)
[08/28 00:10:06   2963s] [0.55 - 0.60]: 56 (6.97%)
[08/28 00:10:06   2963s] [0.50 - 0.55]: 54 (6.72%)
[08/28 00:10:06   2963s] [0.45 - 0.50]: 61 (7.59%)
[08/28 00:10:06   2963s] [0.40 - 0.45]: 85 (10.57%)
[08/28 00:10:06   2963s] [0.35 - 0.40]: 112 (13.93%)
[08/28 00:10:06   2963s] [0.30 - 0.35]: 115 (14.30%)
[08/28 00:10:06   2963s] [0.25 - 0.30]: 85 (10.57%)
[08/28 00:10:06   2963s] [0.20 - 0.25]: 27 (3.36%)
[08/28 00:10:06   2963s] [0.15 - 0.20]: 16 (1.99%)
[08/28 00:10:06   2963s] [0.10 - 0.15]: 6 (0.75%)
[08/28 00:10:06   2963s] [0.05 - 0.10]: 1 (0.12%)
[08/28 00:10:06   2963s] [0.00 - 0.05]: 2 (0.25%)
[08/28 00:10:06   2963s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.1
[08/28 00:10:06   2963s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.1
[08/28 00:10:06   2963s] ** GigaOpt Optimizer WNS Slack -4.429 TNS Slack -6113.919 Density 55.33
[08/28 00:10:06   2963s] 
[08/28 00:10:06   2963s] *** Finish pre-CTS Setup Fixing (cpu=0:06:28 real=0:01:57 mem=3445.4M) ***
[08/28 00:10:06   2963s] 
[08/28 00:10:06   2963s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3440238.1
[08/28 00:10:06   2963s] TotalInstCnt at PhyDesignMc Destruction: 33,914
[08/28 00:10:06   2963s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.7
[08/28 00:10:06   2963s] *** SetupOpt [finish] : cpu/real = 0:06:30.9/0:02:00.4 (3.2), totSession cpu/real = 0:49:23.5/0:41:18.8 (1.2), mem = 3217.0M
[08/28 00:10:06   2963s] 
[08/28 00:10:06   2963s] =============================================================================================
[08/28 00:10:06   2963s]  Step TAT Report for TnsOpt #1
[08/28 00:10:06   2963s] =============================================================================================
[08/28 00:10:06   2963s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:10:06   2963s] ---------------------------------------------------------------------------------------------
[08/28 00:10:06   2963s] [ AreaOpt                ]      1   0:00:01.0  (   0.9 % )     0:00:06.1 /  0:00:17.7    2.9
[08/28 00:10:06   2963s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:10:06   2963s] [ SlackTraversorInit     ]      3   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[08/28 00:10:06   2963s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:10:06   2963s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:10:06   2963s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.4    1.1
[08/28 00:10:06   2963s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:10:06   2963s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:10:06   2963s] [ TransformInit          ]      1   0:00:02.4  (   2.0 % )     0:00:02.4 /  0:00:02.3    1.0
[08/28 00:10:06   2963s] [ OptSingleIteration     ]    670   0:00:02.9  (   2.4 % )     0:01:46.2 /  0:06:02.6    3.4
[08/28 00:10:06   2963s] [ OptGetWeight           ]   1061   0:00:01.5  (   1.2 % )     0:00:01.5 /  0:00:01.4    1.0
[08/28 00:10:06   2963s] [ OptEval                ]   1061   0:00:41.7  (  34.6 % )     0:00:41.7 /  0:03:09.7    4.6
[08/28 00:10:06   2963s] [ OptCommit              ]   1061   0:00:03.4  (   2.8 % )     0:00:03.4 /  0:00:03.3    1.0
[08/28 00:10:06   2963s] [ IncrTimingUpdate       ]    720   0:00:28.8  (  23.9 % )     0:00:28.8 /  0:01:42.7    3.6
[08/28 00:10:06   2963s] [ PostCommitDelayCalc    ]   1083   0:00:04.4  (   3.7 % )     0:00:04.4 /  0:00:15.0    3.4
[08/28 00:10:06   2963s] [ SetupOptGetWorkingSet  ]   1774   0:00:22.6  (  18.8 % )     0:00:22.6 /  0:00:43.4    1.9
[08/28 00:10:06   2963s] [ SetupOptGetActiveNode  ]   1774   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.7
[08/28 00:10:06   2963s] [ SetupOptSlackGraph     ]    666   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:04.1    4.4
[08/28 00:10:06   2963s] [ MISC                   ]          0:00:09.2  (   7.7 % )     0:00:09.2 /  0:00:23.2    2.5
[08/28 00:10:06   2963s] ---------------------------------------------------------------------------------------------
[08/28 00:10:06   2963s]  TnsOpt #1 TOTAL                    0:02:00.4  ( 100.0 % )     0:02:00.4 /  0:06:30.9    3.2
[08/28 00:10:06   2963s] ---------------------------------------------------------------------------------------------
[08/28 00:10:06   2963s] 
[08/28 00:10:06   2963s] End: GigaOpt Optimization in TNS mode
[08/28 00:10:07   2964s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2897.0M
[08/28 00:10:07   2964s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.061, REAL:0.061, MEM:2897.0M
[08/28 00:10:07   2964s] 
[08/28 00:10:07   2964s] *** Start incrementalPlace ***
[08/28 00:10:07   2964s] User Input Parameters:
[08/28 00:10:07   2964s] - Congestion Driven    : On
[08/28 00:10:07   2964s] - Timing Driven        : On
[08/28 00:10:07   2964s] - Area-Violation Based : On
[08/28 00:10:07   2964s] - Start Rollback Level : -5
[08/28 00:10:07   2964s] - Legalized            : On
[08/28 00:10:07   2964s] - Window Based         : Off
[08/28 00:10:07   2964s] - eDen incr mode       : Off
[08/28 00:10:07   2964s] - Small incr mode      : Off
[08/28 00:10:07   2964s] 
[08/28 00:10:07   2964s] no activity file in design. spp won't run.
[08/28 00:10:07   2964s] Collecting buffer chain nets ...
[08/28 00:10:07   2964s] No Views given, use default active views for adaptive view pruning
[08/28 00:10:07   2964s] SKP will enable view:
[08/28 00:10:07   2964s]   func_view_wc
[08/28 00:10:07   2964s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2897.0M
[08/28 00:10:07   2964s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.042, REAL:0.043, MEM:2897.0M
[08/28 00:10:07   2964s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2897.0M
[08/28 00:10:07   2964s] Starting Early Global Route congestion estimation: mem = 2897.0M
[08/28 00:10:07   2964s] (I)       Started Loading and Dumping File ( Curr Mem: 2896.99 MB )
[08/28 00:10:07   2964s] (I)       Reading DB...
[08/28 00:10:07   2964s] (I)       Read data from FE... (mem=2897.0M)
[08/28 00:10:07   2964s] (I)       Read nodes and places... (mem=2897.0M)
[08/28 00:10:07   2964s] (I)       Done Read nodes and places (cpu=0.069s, mem=2911.9M)
[08/28 00:10:07   2964s] (I)       Read nets... (mem=2911.9M)
[08/28 00:10:08   2964s] (I)       Done Read nets (cpu=0.247s, mem=2919.4M)
[08/28 00:10:08   2964s] (I)       Done Read data from FE (cpu=0.316s, mem=2919.4M)
[08/28 00:10:08   2964s] (I)       before initializing RouteDB syMemory usage = 2919.4 MB
[08/28 00:10:08   2964s] (I)       == Non-default Options ==
[08/28 00:10:08   2964s] (I)       Maximum routing layer                              : 4
[08/28 00:10:08   2964s] (I)       Number threads                                     : 8
[08/28 00:10:08   2964s] (I)       Use non-blocking free Dbs wires                    : false
[08/28 00:10:08   2964s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:10:08   2964s] (I)       Use row-based GCell size
[08/28 00:10:08   2964s] (I)       GCell unit size  : 3780
[08/28 00:10:08   2964s] (I)       GCell multiplier : 1
[08/28 00:10:08   2964s] (I)       build grid graph
[08/28 00:10:08   2964s] (I)       build grid graph start
[08/28 00:10:08   2964s] [NR-eGR] Track table information for default rule: 
[08/28 00:10:08   2964s] [NR-eGR] Metal1 has no routable track
[08/28 00:10:08   2964s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:10:08   2964s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:10:08   2964s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:10:08   2964s] (I)       build grid graph end
[08/28 00:10:08   2964s] (I)       ===========================================================================
[08/28 00:10:08   2964s] (I)       == Report All Rule Vias ==
[08/28 00:10:08   2964s] (I)       ===========================================================================
[08/28 00:10:08   2964s] (I)        Via Rule : (Default)
[08/28 00:10:08   2964s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:10:08   2964s] (I)       ---------------------------------------------------------------------------
[08/28 00:10:08   2964s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:10:08   2964s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:10:08   2964s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:10:08   2964s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:10:08   2964s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:10:08   2964s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:10:08   2964s] (I)       ===========================================================================
[08/28 00:10:08   2964s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2919.36 MB )
[08/28 00:10:08   2965s] (I)       Num PG vias on layer 2 : 0
[08/28 00:10:08   2965s] (I)       Num PG vias on layer 3 : 0
[08/28 00:10:08   2965s] (I)       Num PG vias on layer 4 : 0
[08/28 00:10:08   2965s] [NR-eGR] Read 74957 PG shapes
[08/28 00:10:08   2965s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2919.36 MB )
[08/28 00:10:08   2965s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:10:08   2965s] [NR-eGR] #Instance Blockages : 7078
[08/28 00:10:08   2965s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:10:08   2965s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:10:08   2965s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:10:08   2965s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:10:08   2965s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:10:08   2965s] (I)       readDataFromPlaceDB
[08/28 00:10:08   2965s] (I)       Read net information..
[08/28 00:10:08   2965s] [NR-eGR] Read numTotalNets=34572  numIgnoredNets=48
[08/28 00:10:08   2965s] (I)       Read testcase time = 0.025 seconds
[08/28 00:10:08   2965s] 
[08/28 00:10:08   2965s] (I)       early_global_route_priority property id does not exist.
[08/28 00:10:08   2965s] (I)       Start initializing grid graph
[08/28 00:10:08   2965s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:10:08   2965s] (I)       End initializing grid graph
[08/28 00:10:08   2965s] (I)       Model blockages into capacity
[08/28 00:10:08   2965s] (I)       Read Num Blocks=103965  Num Prerouted Wires=0  Num CS=0
[08/28 00:10:08   2965s] (I)       Started Modeling ( Curr Mem: 2927.00 MB )
[08/28 00:10:08   2965s] (I)       Layer 1 (H) : #blockages 66310 : #preroutes 0
[08/28 00:10:08   2965s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:10:08   2965s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:10:08   2965s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2927.00 MB )
[08/28 00:10:08   2965s] (I)       -- layer congestion ratio --
[08/28 00:10:08   2965s] (I)       Layer 1 : 0.100000
[08/28 00:10:08   2965s] (I)       Layer 2 : 0.700000
[08/28 00:10:08   2965s] (I)       Layer 3 : 0.700000
[08/28 00:10:08   2965s] (I)       Layer 4 : 0.700000
[08/28 00:10:08   2965s] (I)       ----------------------------
[08/28 00:10:08   2965s] (I)       Number of ignored nets = 48
[08/28 00:10:08   2965s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:10:08   2965s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:10:08   2965s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:10:08   2965s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:10:08   2965s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:10:08   2965s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:10:08   2965s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:10:08   2965s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:10:08   2965s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:10:08   2965s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:10:08   2965s] (I)       Before initializing Early Global Route syMemory usage = 2927.0 MB
[08/28 00:10:08   2965s] (I)       Ndr track 0 does not exist
[08/28 00:10:08   2965s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:10:08   2965s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:10:08   2965s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:10:08   2965s] (I)       Site width          :   480  (dbu)
[08/28 00:10:08   2965s] (I)       Row height          :  3780  (dbu)
[08/28 00:10:08   2965s] (I)       GCell width         :  3780  (dbu)
[08/28 00:10:08   2965s] (I)       GCell height        :  3780  (dbu)
[08/28 00:10:08   2965s] (I)       Grid                :   487   487     4
[08/28 00:10:08   2965s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:10:08   2965s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:10:08   2965s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:10:08   2965s] (I)       Default wire width  :   160   200   200   200
[08/28 00:10:08   2965s] (I)       Default wire space  :   180   210   210   210
[08/28 00:10:08   2965s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:10:08   2965s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:10:08   2965s] (I)       First track coord   :     0   240   480   240
[08/28 00:10:08   2965s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:10:08   2965s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:10:08   2965s] (I)       Num of masks        :     1     1     1     1
[08/28 00:10:08   2965s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:10:08   2965s] (I)       --------------------------------------------------------
[08/28 00:10:08   2965s] 
[08/28 00:10:08   2965s] [NR-eGR] ============ Routing rule table ============
[08/28 00:10:08   2965s] [NR-eGR] Rule id: 0  Nets: 34524 
[08/28 00:10:08   2965s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:10:08   2965s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:10:08   2965s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:10:08   2965s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:10:08   2965s] [NR-eGR] ========================================
[08/28 00:10:08   2965s] [NR-eGR] 
[08/28 00:10:08   2965s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:10:08   2965s] (I)       blocked tracks on layer2 : = 874891 / 2133547 (41.01%)
[08/28 00:10:08   2965s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:10:08   2965s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:10:08   2965s] (I)       After initializing Early Global Route syMemory usage = 2936.5 MB
[08/28 00:10:08   2965s] (I)       Finished Loading and Dumping File ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 2936.50 MB )
[08/28 00:10:08   2965s] (I)       Reset routing kernel
[08/28 00:10:08   2965s] (I)       Started Global Routing ( Curr Mem: 2936.50 MB )
[08/28 00:10:08   2965s] (I)       ============= Initialization =============
[08/28 00:10:08   2965s] (I)       totalPins=123490  totalGlobalPin=118743 (96.16%)
[08/28 00:10:08   2965s] (I)       Started Net group 1 ( Curr Mem: 2936.50 MB )
[08/28 00:10:08   2965s] (I)       Started Build MST ( Curr Mem: 2936.50 MB )
[08/28 00:10:08   2965s] (I)       Generate topology with 8 threads
[08/28 00:10:08   2965s] (I)       Finished Build MST ( CPU: 0.10 sec, Real: 0.03 sec, Curr Mem: 2948.50 MB )
[08/28 00:10:08   2965s] (I)       total 2D Cap : 3730301 = (2633793 H, 1096508 V)
[08/28 00:10:08   2965s] [NR-eGR] Layer group 1: route 34524 net(s) in layer range [2, 4]
[08/28 00:10:08   2965s] (I)       
[08/28 00:10:08   2965s] (I)       ============  Phase 1a Route ============
[08/28 00:10:08   2965s] (I)       Started Phase 1a ( Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       Started Pattern routing ( Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       Finished Pattern routing ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 275
[08/28 00:10:08   2965s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       Usage: 452848 = (229818 H, 223030 V) = (8.73% H, 20.34% V) = (8.687e+05um H, 8.431e+05um V)
[08/28 00:10:08   2965s] (I)       Finished Phase 1a ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       
[08/28 00:10:08   2965s] (I)       ============  Phase 1b Route ============
[08/28 00:10:08   2965s] (I)       Started Phase 1b ( Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       Started Monotonic routing ( Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       Finished Monotonic routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       Usage: 453603 = (230315 H, 223288 V) = (8.74% H, 20.36% V) = (8.706e+05um H, 8.440e+05um V)
[08/28 00:10:08   2965s] (I)       Overflow of layer group 1: 0.81% H + 2.47% V. EstWL: 1.714619e+06um
[08/28 00:10:08   2965s] (I)       Finished Phase 1b ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       
[08/28 00:10:08   2965s] (I)       ============  Phase 1c Route ============
[08/28 00:10:08   2965s] (I)       Started Phase 1c ( Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       Started Two level routing ( Curr Mem: 2940.50 MB )
[08/28 00:10:08   2965s] (I)       Level2 Grid: 98 x 98
[08/28 00:10:08   2965s] (I)       Started Two Level Routing ( Curr Mem: 2940.50 MB )
[08/28 00:10:09   2965s] (I)       Finished Two Level Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:09   2965s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2940.50 MB )
[08/28 00:10:09   2965s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:09   2965s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:09   2965s] (I)       Finished Two level routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:09   2965s] (I)       Usage: 455336 = (231762 H, 223574 V) = (8.80% H, 20.39% V) = (8.761e+05um H, 8.451e+05um V)
[08/28 00:10:09   2965s] (I)       Finished Phase 1c ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:09   2965s] (I)       
[08/28 00:10:09   2965s] (I)       ============  Phase 1d Route ============
[08/28 00:10:09   2965s] (I)       Started Phase 1d ( Curr Mem: 2940.50 MB )
[08/28 00:10:09   2965s] (I)       Started Detoured routing ( Curr Mem: 2940.50 MB )
[08/28 00:10:09   2966s] (I)       Finished Detoured routing ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:09   2966s] (I)       Usage: 455344 = (231766 H, 223578 V) = (8.80% H, 20.39% V) = (8.761e+05um H, 8.451e+05um V)
[08/28 00:10:09   2966s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:09   2966s] (I)       
[08/28 00:10:09   2966s] (I)       ============  Phase 1e Route ============
[08/28 00:10:09   2966s] (I)       Started Phase 1e ( Curr Mem: 2940.50 MB )
[08/28 00:10:09   2966s] (I)       Started Route legalization ( Curr Mem: 2940.50 MB )
[08/28 00:10:09   2966s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2940.50 MB )
[08/28 00:10:09   2966s] (I)       Finished Legalize Blockage Violations ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:09   2966s] (I)       Finished Route legalization ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:09   2966s] (I)       Usage: 455344 = (231766 H, 223578 V) = (8.80% H, 20.39% V) = (8.761e+05um H, 8.451e+05um V)
[08/28 00:10:09   2966s] [NR-eGR] Early Global Route overflow of layer group 1: 0.49% H + 1.75% V. EstWL: 1.721200e+06um
[08/28 00:10:09   2966s] (I)       Finished Phase 1e ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:09   2966s] (I)       Started Layer assignment ( Curr Mem: 2940.50 MB )
[08/28 00:10:09   2966s] (I)       Current Layer assignment [Initialization] ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2940.50 MB )
[08/28 00:10:09   2966s] (I)       Running layer assignment with 8 threads
[08/28 00:10:09   2966s] (I)       Finished Layer assignment ( CPU: 0.86 sec, Real: 0.29 sec, Curr Mem: 2936.50 MB )
[08/28 00:10:09   2966s] (I)       Finished Net group 1 ( CPU: 1.68 sec, Real: 1.05 sec, Curr Mem: 2936.50 MB )
[08/28 00:10:09   2966s] (I)       
[08/28 00:10:09   2966s] (I)       ============  Phase 1l Route ============
[08/28 00:10:09   2966s] (I)       Started Phase 1l ( Curr Mem: 2936.50 MB )
[08/28 00:10:09   2966s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2936.50 MB )
[08/28 00:10:09   2966s] (I)       
[08/28 00:10:09   2966s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:10:09   2966s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:10:09   2966s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:10:09   2966s] [NR-eGR]       Layer              (1-9)           (10-18)           (19-27)           (28-37)    OverCon 
[08/28 00:10:09   2966s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:10:09   2966s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:10:09   2966s] [NR-eGR]  Metal2  (2)       339( 0.21%)        47( 0.03%)         2( 0.00%)         0( 0.00%)   ( 0.24%) 
[08/28 00:10:09   2966s] [NR-eGR]  Metal3  (3)      2218( 1.38%)        34( 0.02%)         1( 0.00%)        33( 0.02%)   ( 1.42%) 
[08/28 00:10:09   2966s] [NR-eGR]  Metal4  (4)        80( 0.05%)        42( 0.03%)         6( 0.00%)         0( 0.00%)   ( 0.08%) 
[08/28 00:10:09   2966s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:10:09   2966s] [NR-eGR] Total             2637( 0.55%)       123( 0.03%)         9( 0.00%)        33( 0.01%)   ( 0.58%) 
[08/28 00:10:09   2966s] [NR-eGR] 
[08/28 00:10:09   2966s] (I)       Finished Global Routing ( CPU: 1.72 sec, Real: 1.09 sec, Curr Mem: 2936.50 MB )
[08/28 00:10:09   2966s] (I)       total 2D Cap : 3750576 = (2652379 H, 1098197 V)
[08/28 00:10:09   2966s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.14% H + 1.42% V
[08/28 00:10:09   2966s] [NR-eGR] Overflow after Early Global Route 0.37% H + 1.85% V
[08/28 00:10:09   2966s] Early Global Route congestion estimation runtime: 2.33 seconds, mem = 2936.5M
[08/28 00:10:09   2966s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.327, REAL:1.699, MEM:2936.5M
[08/28 00:10:09   2966s] OPERPROF: Starting HotSpotCal at level 1, MEM:2936.5M
[08/28 00:10:09   2966s] [hotspot] +------------+---------------+---------------+
[08/28 00:10:09   2966s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:10:09   2966s] [hotspot] +------------+---------------+---------------+
[08/28 00:10:09   2967s] [hotspot] | normalized |         12.92 |         36.39 |
[08/28 00:10:09   2967s] [hotspot] +------------+---------------+---------------+
[08/28 00:10:09   2967s] Local HotSpot Analysis: normalized max congestion hotspot area = 12.92, normalized total congestion hotspot area = 36.39 (area is in unit of 4 std-cell row bins)
[08/28 00:10:09   2967s] [hotspot] max/total 12.92/36.39, big hotspot (>10) total 10.82
[08/28 00:10:09   2967s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:10:09   2967s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:10:09   2967s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:10:09   2967s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:10:09   2967s] [hotspot] |  1  |   998.16   998.16  1058.64  1058.64 |        6.36   |
[08/28 00:10:09   2967s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:10:09   2967s] [hotspot] |  2  |  1058.64   967.92  1119.12  1028.40 |        4.85   |
[08/28 00:10:09   2967s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:10:09   2967s] [hotspot] |  3  |   877.20   877.20   937.68   937.68 |        3.93   |
[08/28 00:10:09   2967s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:10:09   2967s] [hotspot] |  4  |  1240.08   816.72  1300.56   877.20 |        3.02   |
[08/28 00:10:09   2967s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:10:09   2967s] [hotspot] |  5  |   605.04   726.00   665.52   786.48 |        2.36   |
[08/28 00:10:09   2967s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:10:09   2967s] Top 5 hotspots total area: 20.52
[08/28 00:10:09   2967s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.020, MEM:2936.5M
[08/28 00:10:09   2967s] 
[08/28 00:10:09   2967s] === incrementalPlace Internal Loop 1 ===
[08/28 00:10:09   2967s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/28 00:10:09   2967s] OPERPROF: Starting IPInitSPData at level 1, MEM:2936.5M
[08/28 00:10:09   2967s] #spOpts: N=130 minPadR=1.1 
[08/28 00:10:09   2967s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2936.5M
[08/28 00:10:09   2967s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:10:09   2967s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.176, REAL:0.178, MEM:2936.5M
[08/28 00:10:09   2967s] OPERPROF:   Starting post-place ADS at level 2, MEM:2936.5M
[08/28 00:10:09   2967s] ADSU 0.561 -> 0.567. GS 30.240
[08/28 00:10:09   2967s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.113, REAL:0.114, MEM:2936.5M
[08/28 00:10:09   2967s] OPERPROF:   Starting spMPad at level 2, MEM:2936.5M
[08/28 00:10:09   2967s] OPERPROF:     Starting spContextMPad at level 3, MEM:2936.5M
[08/28 00:10:09   2967s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2936.5M
[08/28 00:10:09   2967s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.020, MEM:2936.5M
[08/28 00:10:09   2967s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2936.5M
[08/28 00:10:09   2967s] no activity file in design. spp won't run.
[08/28 00:10:09   2967s] [spp] 0
[08/28 00:10:09   2967s] [adp] 0:1:1:3
[08/28 00:10:10   2967s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.024, REAL:0.024, MEM:2936.5M
[08/28 00:10:10   2967s] SP #FI/SF FL/PI 1/0 33913/0
[08/28 00:10:10   2967s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.433, REAL:0.437, MEM:2936.5M
[08/28 00:10:10   2967s] PP off. flexM 0
[08/28 00:10:10   2967s] OPERPROF: Starting CDPad at level 1, MEM:2936.5M
[08/28 00:10:10   2967s] 3DP is on.
[08/28 00:10:10   2967s] 3DP OF M2 0.009, M4 0.006. Diff 0
[08/28 00:10:10   2967s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/28 00:10:10   2968s] CDPadU 0.782 -> 0.801. R=0.576, N=33913, GS=3.780
[08/28 00:10:10   2968s] OPERPROF: Finished CDPad at level 1, CPU:0.749, REAL:0.210, MEM:2942.0M
[08/28 00:10:10   2968s] OPERPROF: Starting InitSKP at level 1, MEM:2942.0M
[08/28 00:10:10   2968s] no activity file in design. spp won't run.
[08/28 00:10:11   2972s] no activity file in design. spp won't run.
[08/28 00:10:13   2977s] *** Finished SKP initialization (cpu=0:00:09.6, real=0:00:03.0)***
[08/28 00:10:13   2977s] OPERPROF: Finished InitSKP at level 1, CPU:9.623, REAL:3.299, MEM:3215.4M
[08/28 00:10:13   2977s] NP #FI/FS/SF FL/PI: 8107/64/0 33913/0
[08/28 00:10:13   2978s] no activity file in design. spp won't run.
[08/28 00:10:13   2978s] 
[08/28 00:10:13   2978s] AB Est...
[08/28 00:10:13   2978s] OPERPROF: Starting npPlace at level 1, MEM:3221.1M
[08/28 00:10:13   2978s] OPERPROF: Finished npPlace at level 1, CPU:0.173, REAL:0.096, MEM:3276.9M
[08/28 00:10:13   2978s] Iteration  4: Skipped, with CDP Off
[08/28 00:10:13   2978s] 
[08/28 00:10:13   2978s] AB Est...
[08/28 00:10:13   2978s] OPERPROF: Starting npPlace at level 1, MEM:3308.9M
[08/28 00:10:13   2978s] OPERPROF: Finished npPlace at level 1, CPU:0.149, REAL:0.070, MEM:3276.9M
[08/28 00:10:13   2978s] Iteration  5: Skipped, with CDP Off
[08/28 00:10:13   2978s] 
[08/28 00:10:13   2978s] AB Est...
[08/28 00:10:13   2978s] OPERPROF: Starting npPlace at level 1, MEM:3308.9M
[08/28 00:10:14   2978s] OPERPROF: Finished npPlace at level 1, CPU:0.177, REAL:0.079, MEM:3276.9M
[08/28 00:10:14   2979s] Iteration  6: Skipped, with CDP Off
[08/28 00:10:14   2979s] OPERPROF: Starting npPlace at level 1, MEM:3404.9M
[08/28 00:10:14   2979s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/28 00:10:14   2979s] No instances found in the vector
[08/28 00:10:14   2979s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3308.9M, DRC: 0)
[08/28 00:10:14   2979s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:10:14   2979s] Starting Early Global Route supply map. mem = 3336.8M
[08/28 00:10:14   2979s] Finished Early Global Route supply map. mem = 3346.3M
[08/28 00:10:34   3070s] Iteration  7: Total net bbox = 1.291e+06 (6.20e+05 6.72e+05)
[08/28 00:10:34   3070s]               Est.  stn bbox = 1.567e+06 (7.55e+05 8.12e+05)
[08/28 00:10:34   3070s]               cpu = 0:01:31 real = 0:00:20.0 mem = 3479.1M
[08/28 00:10:34   3070s] OPERPROF: Finished npPlace at level 1, CPU:91.076, REAL:20.656, MEM:3383.1M
[08/28 00:10:35   3070s] no activity file in design. spp won't run.
[08/28 00:10:35   3070s] NP #FI/FS/SF FL/PI: 8107/64/0 33913/0
[08/28 00:10:35   3070s] no activity file in design. spp won't run.
[08/28 00:10:35   3071s] OPERPROF: Starting npPlace at level 1, MEM:3351.1M
[08/28 00:10:35   3071s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/28 00:10:35   3071s] No instances found in the vector
[08/28 00:10:35   3071s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3255.1M, DRC: 0)
[08/28 00:10:35   3071s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:11:04   3205s] Iteration  8: Total net bbox = 1.320e+06 (6.36e+05 6.84e+05)
[08/28 00:11:04   3205s]               Est.  stn bbox = 1.603e+06 (7.75e+05 8.28e+05)
[08/28 00:11:04   3205s]               cpu = 0:02:14 real = 0:00:29.0 mem = 3466.1M
[08/28 00:11:04   3205s] OPERPROF: Finished npPlace at level 1, CPU:133.968, REAL:28.772, MEM:3370.1M
[08/28 00:11:04   3205s] no activity file in design. spp won't run.
[08/28 00:11:04   3205s] NP #FI/FS/SF FL/PI: 8107/64/0 33913/0
[08/28 00:11:04   3205s] no activity file in design. spp won't run.
[08/28 00:11:04   3205s] OPERPROF: Starting npPlace at level 1, MEM:3338.1M
[08/28 00:11:04   3205s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/28 00:11:04   3205s] No instances found in the vector
[08/28 00:11:04   3205s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3242.1M, DRC: 0)
[08/28 00:11:04   3205s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:11:49   3427s] Iteration  9: Total net bbox = 1.328e+06 (6.40e+05 6.88e+05)
[08/28 00:11:49   3427s]               Est.  stn bbox = 1.612e+06 (7.81e+05 8.31e+05)
[08/28 00:11:49   3427s]               cpu = 0:03:42 real = 0:00:45.0 mem = 3468.5M
[08/28 00:11:49   3427s] OPERPROF: Finished npPlace at level 1, CPU:221.883, REAL:44.745, MEM:3372.5M
[08/28 00:11:49   3427s] no activity file in design. spp won't run.
[08/28 00:11:49   3427s] NP #FI/FS/SF FL/PI: 8107/64/0 33913/0
[08/28 00:11:49   3427s] no activity file in design. spp won't run.
[08/28 00:11:49   3428s] OPERPROF: Starting npPlace at level 1, MEM:3340.5M
[08/28 00:11:49   3428s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/28 00:11:49   3428s] No instances found in the vector
[08/28 00:11:49   3428s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3244.5M, DRC: 0)
[08/28 00:11:49   3428s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:12:41   3674s] Iteration 10: Total net bbox = 1.365e+06 (6.62e+05 7.03e+05)
[08/28 00:12:41   3674s]               Est.  stn bbox = 1.646e+06 (8.02e+05 8.43e+05)
[08/28 00:12:41   3674s]               cpu = 0:04:06 real = 0:00:52.0 mem = 3472.9M
[08/28 00:12:41   3674s] OPERPROF: Finished npPlace at level 1, CPU:246.543, REAL:52.075, MEM:3376.9M
[08/28 00:12:41   3674s] no activity file in design. spp won't run.
[08/28 00:12:41   3674s] NP #FI/FS/SF FL/PI: 8107/64/0 33913/0
[08/28 00:12:42   3674s] no activity file in design. spp won't run.
[08/28 00:12:42   3675s] OPERPROF: Starting npPlace at level 1, MEM:3344.9M
[08/28 00:12:42   3675s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/28 00:12:42   3675s] No instances found in the vector
[08/28 00:12:42   3675s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3248.9M, DRC: 0)
[08/28 00:12:42   3675s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:12:56   3731s] Iteration 11: Total net bbox = 1.410e+06 (6.83e+05 7.27e+05)
[08/28 00:12:56   3731s]               Est.  stn bbox = 1.689e+06 (8.23e+05 8.66e+05)
[08/28 00:12:56   3731s]               cpu = 0:00:56.6 real = 0:00:14.0 mem = 3475.3M
[08/28 00:12:56   3731s] OPERPROF: Finished npPlace at level 1, CPU:56.692, REAL:14.652, MEM:3379.3M
[08/28 00:12:56   3732s] Move report: Timing Driven Placement moves 33913 insts, mean move: 21.98 um, max move: 525.84 um
[08/28 00:12:56   3732s] 	Max move on inst (i_croc_soc/i_croc/ictc_preCTS_FE_OFC4617_all_sbr_obi_rsp_142): (1480.80, 506.76) --> (1104.07, 655.86)
[08/28 00:12:56   3732s] no activity file in design. spp won't run.
[08/28 00:12:56   3732s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3251.3M
[08/28 00:12:56   3732s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3251.3M
[08/28 00:12:56   3732s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.009, REAL:0.009, MEM:3251.3M
[08/28 00:12:56   3732s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3251.3M
[08/28 00:12:56   3732s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:3251.3M
[08/28 00:12:56   3732s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.051, REAL:0.051, MEM:3251.3M
[08/28 00:12:56   3732s] 
[08/28 00:12:56   3732s] Finished Incremental Placement (cpu=0:12:45, real=0:02:47, mem=3251.3M)
[08/28 00:12:56   3732s] CongRepair sets shifter mode to gplace
[08/28 00:12:56   3732s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3251.3M
[08/28 00:12:56   3732s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3251.3M
[08/28 00:12:56   3732s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3251.3M
[08/28 00:12:56   3732s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:12:57   3732s] All LLGs are deleted
[08/28 00:12:57   3732s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3251.3M
[08/28 00:12:57   3732s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3251.3M
[08/28 00:12:57   3732s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3251.3M
[08/28 00:12:57   3732s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3251.3M
[08/28 00:12:57   3732s] Core basic site is CoreSite
[08/28 00:12:57   3732s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:12:57   3732s] Fast DP-INIT is on for default
[08/28 00:12:57   3732s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:12:57   3732s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.151, REAL:0.038, MEM:3251.3M
[08/28 00:12:57   3732s] OPERPROF:         Starting CMU at level 5, MEM:3251.3M
[08/28 00:12:57   3732s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:3251.3M
[08/28 00:12:57   3732s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.184, REAL:0.071, MEM:3251.3M
[08/28 00:12:57   3732s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3251.3MB).
[08/28 00:12:57   3732s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.231, REAL:0.119, MEM:3251.3M
[08/28 00:12:57   3732s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.231, REAL:0.119, MEM:3251.3M
[08/28 00:12:57   3732s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.7
[08/28 00:12:57   3732s] OPERPROF:   Starting RefinePlace at level 2, MEM:3251.3M
[08/28 00:12:57   3732s] *** Starting refinePlace (1:02:12 mem=3251.3M) ***
[08/28 00:12:57   3732s] Total net bbox length = 1.446e+06 (7.167e+05 7.298e+05) (ext = 3.430e+04)
[08/28 00:12:57   3732s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:12:57   3732s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3251.3M
[08/28 00:12:57   3732s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3251.3M
[08/28 00:12:57   3732s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3251.3M
[08/28 00:12:57   3732s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.002, REAL:0.002, MEM:3251.3M
[08/28 00:12:57   3732s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3251.3M
[08/28 00:12:57   3732s] Starting refinePlace ...
[08/28 00:12:57   3732s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:12:57   3732s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:12:57   3733s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:00.0, mem=3251.3MB) @(1:02:13 - 1:02:14).
[08/28 00:12:57   3733s] Move report: preRPlace moves 33913 insts, mean move: 1.51 um, max move: 24.22 um
[08/28 00:12:57   3733s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIFOMem_491__reg): (470.56, 1370.56) --> (492.96, 1372.38)
[08/28 00:12:57   3733s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:12:57   3733s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:12:57   3733s] tweakage running in 8 threads.
[08/28 00:12:57   3733s] Placement tweakage begins.
[08/28 00:12:57   3733s] wire length = 1.741e+06
[08/28 00:12:58   3735s] wire length = 1.685e+06
[08/28 00:12:58   3735s] Placement tweakage ends.
[08/28 00:12:58   3735s] Move report: tweak moves 5433 insts, mean move: 5.41 um, max move: 32.64 um
[08/28 00:12:58   3735s] 	Max move on inst (ictc_preCTS_FE_OFC834_soc_gpio_o_15): (774.24, 1485.78) --> (806.88, 1485.78)
[08/28 00:12:58   3735s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:01.0, mem=3251.3MB) @(1:02:14 - 1:02:16).
[08/28 00:12:58   3735s] 
[08/28 00:12:58   3735s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:12:59   3737s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:12:59   3737s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3251.3MB) @(1:02:16 - 1:02:17).
[08/28 00:12:59   3737s] Move report: Detail placement moves 33913 insts, mean move: 2.28 um, max move: 32.91 um
[08/28 00:12:59   3737s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OFC1879_2243): (1202.71, 1269.40) --> (1170.72, 1270.32)
[08/28 00:12:59   3737s] 	Runtime: CPU: 0:00:04.7 REAL: 0:00:02.0 MEM: 3251.3MB
[08/28 00:12:59   3737s] Statistics of distance of Instance movement in refine placement:
[08/28 00:12:59   3737s]   maximum (X+Y) =        32.91 um
[08/28 00:12:59   3737s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OFC1879_2243) with max move: (1202.71, 1269.4) -> (1170.72, 1270.32)
[08/28 00:12:59   3737s]   mean    (X+Y) =         2.28 um
[08/28 00:12:59   3737s] Summary Report:
[08/28 00:12:59   3737s] Instances move: 33913 (out of 33913 movable)
[08/28 00:12:59   3737s] Instances flipped: 0
[08/28 00:12:59   3737s] Mean displacement: 2.28 um
[08/28 00:12:59   3737s] Max displacement: 32.91 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OFC1879_2243) (1202.71, 1269.4) -> (1170.72, 1270.32)
[08/28 00:12:59   3737s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_4
[08/28 00:12:59   3737s] Total instances moved : 33913
[08/28 00:12:59   3737s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.760, REAL:2.500, MEM:3251.3M
[08/28 00:12:59   3737s] Total net bbox length = 1.408e+06 (6.746e+05 7.334e+05) (ext = 3.412e+04)
[08/28 00:12:59   3737s] Runtime: CPU: 0:00:04.8 REAL: 0:00:02.0 MEM: 3251.3MB
[08/28 00:12:59   3737s] [CPU] RefinePlace/total (cpu=0:00:04.8, real=0:00:02.0, mem=3251.3MB) @(1:02:12 - 1:02:17).
[08/28 00:12:59   3737s] *** Finished refinePlace (1:02:17 mem=3251.3M) ***
[08/28 00:12:59   3737s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.7
[08/28 00:12:59   3737s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.871, REAL:2.612, MEM:3251.3M
[08/28 00:12:59   3737s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.231, REAL:2.766, MEM:3251.3M
[08/28 00:12:59   3737s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3251.3M
[08/28 00:12:59   3737s] Starting Early Global Route congestion estimation: mem = 3251.3M
[08/28 00:12:59   3737s] (I)       Started Loading and Dumping File ( Curr Mem: 3251.34 MB )
[08/28 00:12:59   3737s] (I)       Reading DB...
[08/28 00:12:59   3737s] (I)       Read data from FE... (mem=3251.3M)
[08/28 00:12:59   3737s] (I)       Read nodes and places... (mem=3251.3M)
[08/28 00:12:59   3737s] (I)       Done Read nodes and places (cpu=0.066s, mem=3251.3M)
[08/28 00:12:59   3737s] (I)       Read nets... (mem=3251.3M)
[08/28 00:13:00   3737s] (I)       Done Read nets (cpu=0.211s, mem=3251.3M)
[08/28 00:13:00   3737s] (I)       Done Read data from FE (cpu=0.277s, mem=3251.3M)
[08/28 00:13:00   3737s] (I)       before initializing RouteDB syMemory usage = 3251.3 MB
[08/28 00:13:00   3737s] (I)       == Non-default Options ==
[08/28 00:13:00   3737s] (I)       Maximum routing layer                              : 4
[08/28 00:13:00   3737s] (I)       Number threads                                     : 8
[08/28 00:13:00   3737s] (I)       Use non-blocking free Dbs wires                    : false
[08/28 00:13:00   3737s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:13:00   3737s] (I)       Use row-based GCell size
[08/28 00:13:00   3737s] (I)       GCell unit size  : 3780
[08/28 00:13:00   3737s] (I)       GCell multiplier : 1
[08/28 00:13:00   3737s] (I)       build grid graph
[08/28 00:13:00   3737s] (I)       build grid graph start
[08/28 00:13:00   3737s] [NR-eGR] Track table information for default rule: 
[08/28 00:13:00   3737s] [NR-eGR] Metal1 has no routable track
[08/28 00:13:00   3737s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:13:00   3737s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:13:00   3737s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:13:00   3737s] (I)       build grid graph end
[08/28 00:13:00   3737s] (I)       ===========================================================================
[08/28 00:13:00   3737s] (I)       == Report All Rule Vias ==
[08/28 00:13:00   3737s] (I)       ===========================================================================
[08/28 00:13:00   3737s] (I)        Via Rule : (Default)
[08/28 00:13:00   3737s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:13:00   3737s] (I)       ---------------------------------------------------------------------------
[08/28 00:13:00   3737s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:13:00   3737s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:13:00   3737s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:13:00   3737s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:13:00   3737s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:13:00   3737s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:13:00   3737s] (I)       ===========================================================================
[08/28 00:13:00   3737s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3251.34 MB )
[08/28 00:13:00   3737s] (I)       Num PG vias on layer 2 : 0
[08/28 00:13:00   3737s] (I)       Num PG vias on layer 3 : 0
[08/28 00:13:00   3737s] (I)       Num PG vias on layer 4 : 0
[08/28 00:13:00   3737s] [NR-eGR] Read 74957 PG shapes
[08/28 00:13:00   3737s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:00   3737s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:13:00   3737s] [NR-eGR] #Instance Blockages : 7078
[08/28 00:13:00   3737s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:13:00   3737s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:13:00   3737s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:13:00   3737s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:13:00   3737s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:13:00   3737s] (I)       readDataFromPlaceDB
[08/28 00:13:00   3737s] (I)       Read net information..
[08/28 00:13:00   3737s] [NR-eGR] Read numTotalNets=34572  numIgnoredNets=48
[08/28 00:13:00   3737s] (I)       Read testcase time = 0.018 seconds
[08/28 00:13:00   3737s] 
[08/28 00:13:00   3737s] (I)       early_global_route_priority property id does not exist.
[08/28 00:13:00   3737s] (I)       Start initializing grid graph
[08/28 00:13:00   3737s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:13:00   3737s] (I)       End initializing grid graph
[08/28 00:13:00   3737s] (I)       Model blockages into capacity
[08/28 00:13:00   3737s] (I)       Read Num Blocks=103965  Num Prerouted Wires=0  Num CS=0
[08/28 00:13:00   3737s] (I)       Started Modeling ( Curr Mem: 3251.34 MB )
[08/28 00:13:00   3737s] (I)       Layer 1 (H) : #blockages 66310 : #preroutes 0
[08/28 00:13:00   3737s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:13:00   3737s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:13:00   3737s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:00   3737s] (I)       -- layer congestion ratio --
[08/28 00:13:00   3737s] (I)       Layer 1 : 0.100000
[08/28 00:13:00   3737s] (I)       Layer 2 : 0.700000
[08/28 00:13:00   3737s] (I)       Layer 3 : 0.700000
[08/28 00:13:00   3737s] (I)       Layer 4 : 0.700000
[08/28 00:13:00   3737s] (I)       ----------------------------
[08/28 00:13:00   3737s] (I)       Number of ignored nets = 48
[08/28 00:13:00   3737s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:13:00   3737s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:13:00   3737s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:13:00   3737s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:13:00   3737s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:13:00   3737s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:13:00   3737s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:13:00   3737s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:13:00   3737s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:13:00   3737s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:13:00   3737s] (I)       Before initializing Early Global Route syMemory usage = 3251.3 MB
[08/28 00:13:00   3737s] (I)       Ndr track 0 does not exist
[08/28 00:13:00   3737s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:13:00   3737s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:13:00   3737s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:13:00   3737s] (I)       Site width          :   480  (dbu)
[08/28 00:13:00   3737s] (I)       Row height          :  3780  (dbu)
[08/28 00:13:00   3737s] (I)       GCell width         :  3780  (dbu)
[08/28 00:13:00   3737s] (I)       GCell height        :  3780  (dbu)
[08/28 00:13:00   3737s] (I)       Grid                :   487   487     4
[08/28 00:13:00   3737s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:13:00   3737s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:13:00   3737s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:13:00   3737s] (I)       Default wire width  :   160   200   200   200
[08/28 00:13:00   3737s] (I)       Default wire space  :   180   210   210   210
[08/28 00:13:00   3737s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:13:00   3737s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:13:00   3737s] (I)       First track coord   :     0   240   480   240
[08/28 00:13:00   3737s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:13:00   3737s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:13:00   3737s] (I)       Num of masks        :     1     1     1     1
[08/28 00:13:00   3737s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:13:00   3737s] (I)       --------------------------------------------------------
[08/28 00:13:00   3737s] 
[08/28 00:13:00   3737s] [NR-eGR] ============ Routing rule table ============
[08/28 00:13:00   3737s] [NR-eGR] Rule id: 0  Nets: 34524 
[08/28 00:13:00   3737s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:13:00   3737s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:13:00   3737s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:13:00   3737s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:13:00   3737s] [NR-eGR] ========================================
[08/28 00:13:00   3737s] [NR-eGR] 
[08/28 00:13:00   3737s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:13:00   3737s] (I)       blocked tracks on layer2 : = 874889 / 2133547 (41.01%)
[08/28 00:13:00   3737s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:13:00   3737s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:13:00   3737s] (I)       After initializing Early Global Route syMemory usage = 3251.3 MB
[08/28 00:13:00   3737s] (I)       Finished Loading and Dumping File ( CPU: 0.51 sec, Real: 0.52 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:00   3737s] (I)       Reset routing kernel
[08/28 00:13:00   3737s] (I)       Started Global Routing ( Curr Mem: 3251.34 MB )
[08/28 00:13:00   3737s] (I)       ============= Initialization =============
[08/28 00:13:00   3737s] (I)       totalPins=123490  totalGlobalPin=121304 (98.23%)
[08/28 00:13:00   3737s] (I)       Started Net group 1 ( Curr Mem: 3251.34 MB )
[08/28 00:13:00   3737s] (I)       Started Build MST ( Curr Mem: 3251.34 MB )
[08/28 00:13:00   3737s] (I)       Generate topology with 8 threads
[08/28 00:13:00   3738s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 3263.34 MB )
[08/28 00:13:00   3738s] (I)       total 2D Cap : 3730275 = (2633767 H, 1096508 V)
[08/28 00:13:00   3738s] [NR-eGR] Layer group 1: route 34524 net(s) in layer range [2, 4]
[08/28 00:13:00   3738s] (I)       
[08/28 00:13:00   3738s] (I)       ============  Phase 1a Route ============
[08/28 00:13:00   3738s] (I)       Started Phase 1a ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Started Pattern routing ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Finished Pattern routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 278
[08/28 00:13:00   3738s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Usage: 453537 = (229080 H, 224457 V) = (8.70% H, 20.47% V) = (8.659e+05um H, 8.484e+05um V)
[08/28 00:13:00   3738s] (I)       Finished Phase 1a ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       
[08/28 00:13:00   3738s] (I)       ============  Phase 1b Route ============
[08/28 00:13:00   3738s] (I)       Started Phase 1b ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Started Monotonic routing ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Usage: 454282 = (229570 H, 224712 V) = (8.72% H, 20.49% V) = (8.678e+05um H, 8.494e+05um V)
[08/28 00:13:00   3738s] (I)       Overflow of layer group 1: 0.84% H + 2.34% V. EstWL: 1.717186e+06um
[08/28 00:13:00   3738s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       
[08/28 00:13:00   3738s] (I)       ============  Phase 1c Route ============
[08/28 00:13:00   3738s] (I)       Started Phase 1c ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Started Two level routing ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Level2 Grid: 98 x 98
[08/28 00:13:00   3738s] (I)       Started Two Level Routing ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Finished Two level routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Usage: 456276 = (231251 H, 225025 V) = (8.78% H, 20.52% V) = (8.741e+05um H, 8.506e+05um V)
[08/28 00:13:00   3738s] (I)       Finished Phase 1c ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       
[08/28 00:13:00   3738s] (I)       ============  Phase 1d Route ============
[08/28 00:13:00   3738s] (I)       Started Phase 1d ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Started Detoured routing ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Usage: 456276 = (231251 H, 225025 V) = (8.78% H, 20.52% V) = (8.741e+05um H, 8.506e+05um V)
[08/28 00:13:00   3738s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       
[08/28 00:13:00   3738s] (I)       ============  Phase 1e Route ============
[08/28 00:13:00   3738s] (I)       Started Phase 1e ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Started Route legalization ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Usage: 456276 = (231251 H, 225025 V) = (8.78% H, 20.52% V) = (8.741e+05um H, 8.506e+05um V)
[08/28 00:13:00   3738s] [NR-eGR] Early Global Route overflow of layer group 1: 0.45% H + 1.60% V. EstWL: 1.724723e+06um
[08/28 00:13:00   3738s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Started Layer assignment ( Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3255.34 MB )
[08/28 00:13:00   3738s] (I)       Running layer assignment with 8 threads
[08/28 00:13:01   3739s] (I)       Finished Layer assignment ( CPU: 0.62 sec, Real: 0.19 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:01   3739s] (I)       Finished Net group 1 ( CPU: 1.25 sec, Real: 0.78 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:01   3739s] (I)       
[08/28 00:13:01   3739s] (I)       ============  Phase 1l Route ============
[08/28 00:13:01   3739s] (I)       Started Phase 1l ( Curr Mem: 3251.34 MB )
[08/28 00:13:01   3739s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:01   3739s] (I)       
[08/28 00:13:01   3739s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:13:01   3739s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:13:01   3739s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:13:01   3739s] [NR-eGR]       Layer              (1-8)            (9-16)           (17-24)           (25-33)    OverCon 
[08/28 00:13:01   3739s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:13:01   3739s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:13:01   3739s] [NR-eGR]  Metal2  (2)       274( 0.17%)        52( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[08/28 00:13:01   3739s] [NR-eGR]  Metal3  (3)      1955( 1.21%)        67( 0.04%)         1( 0.00%)        33( 0.02%)   ( 1.28%) 
[08/28 00:13:01   3739s] [NR-eGR]  Metal4  (4)        94( 0.06%)        42( 0.03%)         3( 0.00%)         0( 0.00%)   ( 0.09%) 
[08/28 00:13:01   3739s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:13:01   3739s] [NR-eGR] Total             2323( 0.48%)       161( 0.03%)         4( 0.00%)        33( 0.01%)   ( 0.52%) 
[08/28 00:13:01   3739s] [NR-eGR] 
[08/28 00:13:01   3739s] (I)       Finished Global Routing ( CPU: 1.29 sec, Real: 0.81 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:01   3739s] (I)       total 2D Cap : 3750564 = (2652367 H, 1098197 V)
[08/28 00:13:01   3739s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.13% H + 1.28% V
[08/28 00:13:01   3739s] [NR-eGR] Overflow after Early Global Route 0.32% H + 1.64% V
[08/28 00:13:01   3739s] Early Global Route congestion estimation runtime: 1.83 seconds, mem = 3251.3M
[08/28 00:13:01   3739s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.835, REAL:1.362, MEM:3251.3M
[08/28 00:13:01   3739s] OPERPROF: Starting HotSpotCal at level 1, MEM:3251.3M
[08/28 00:13:01   3739s] [hotspot] +------------+---------------+---------------+
[08/28 00:13:01   3739s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:13:01   3739s] [hotspot] +------------+---------------+---------------+
[08/28 00:13:01   3739s] [hotspot] | normalized |          2.75 |         13.77 |
[08/28 00:13:01   3739s] [hotspot] +------------+---------------+---------------+
[08/28 00:13:01   3739s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.75, normalized total congestion hotspot area = 13.77 (area is in unit of 4 std-cell row bins)
[08/28 00:13:01   3739s] [hotspot] max/total 2.75/13.77, big hotspot (>10) total 0.00
[08/28 00:13:01   3739s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:13:01   3739s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:13:01   3739s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:13:01   3739s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:13:01   3739s] [hotspot] |  1  |   605.04   605.04   665.52   665.52 |        2.82   |
[08/28 00:13:01   3739s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:13:01   3739s] [hotspot] |  2  |  1119.12   907.44  1179.60   967.92 |        2.49   |
[08/28 00:13:01   3739s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:13:01   3739s] [hotspot] |  3  |   907.44   907.44   967.92   967.92 |        1.31   |
[08/28 00:13:01   3739s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:13:01   3739s] [hotspot] |  4  |   846.96   786.48   907.44   846.96 |        1.05   |
[08/28 00:13:01   3739s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:13:01   3739s] [hotspot] |  5  |  1179.60   907.44  1240.08   967.92 |        0.79   |
[08/28 00:13:01   3739s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:13:01   3739s] Top 5 hotspots total area: 8.46
[08/28 00:13:01   3739s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.018, MEM:3251.3M
[08/28 00:13:01   3739s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3251.3M
[08/28 00:13:01   3739s] Starting Early Global Route wiring: mem = 3251.3M
[08/28 00:13:01   3739s] (I)       ============= track Assignment ============
[08/28 00:13:01   3739s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3251.34 MB )
[08/28 00:13:01   3739s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:01   3739s] (I)       Started Track Assignment ( Curr Mem: 3251.34 MB )
[08/28 00:13:01   3739s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/28 00:13:01   3739s] (I)       Running track assignment with 8 threads
[08/28 00:13:01   3739s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:01   3739s] (I)       Run Multi-thread track assignment
[08/28 00:13:01   3740s] (I)       Finished Track Assignment ( CPU: 0.88 sec, Real: 0.15 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:01   3740s] [NR-eGR] Started Export DB wires ( Curr Mem: 3251.34 MB )
[08/28 00:13:01   3740s] [NR-eGR] Started Export all nets ( Curr Mem: 3251.34 MB )
[08/28 00:13:01   3740s] [NR-eGR] Finished Export all nets ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:01   3740s] [NR-eGR] Started Set wire vias ( Curr Mem: 3251.34 MB )
[08/28 00:13:01   3740s] [NR-eGR] Finished Set wire vias ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:01   3740s] [NR-eGR] Finished Export DB wires ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3251.34 MB )
[08/28 00:13:01   3740s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:13:01   3740s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 117326
[08/28 00:13:01   3740s] [NR-eGR] Metal2  (2H) length: 6.018314e+05um, number of vias: 200814
[08/28 00:13:01   3740s] [NR-eGR] Metal3  (3V) length: 8.750930e+05um, number of vias: 11668
[08/28 00:13:01   3740s] [NR-eGR] Metal4  (4H) length: 3.211802e+05um, number of vias: 0
[08/28 00:13:01   3740s] [NR-eGR] Total length: 1.798105e+06um, number of vias: 329808
[08/28 00:13:01   3740s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:13:01   3740s] [NR-eGR] Total eGR-routed clock nets wire length: 5.626954e+04um 
[08/28 00:13:01   3740s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:13:01   3740s] Early Global Route wiring runtime: 1.38 seconds, mem = 3251.3M
[08/28 00:13:01   3740s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.380, REAL:0.574, MEM:3251.3M
[08/28 00:13:01   3740s] 0 delay mode for cte disabled.
[08/28 00:13:01   3740s] SKP cleared!
[08/28 00:13:01   3740s] 
[08/28 00:13:01   3740s] *** Finished incrementalPlace (cpu=0:12:56, real=0:02:54)***
[08/28 00:13:01   3740s] All LLGs are deleted
[08/28 00:13:01   3740s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2963.3M
[08/28 00:13:01   3740s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.020, MEM:2963.3M
[08/28 00:13:01   3740s] Start to check current routing status for nets...
[08/28 00:13:02   3741s] All nets are already routed correctly.
[08/28 00:13:02   3741s] End to check current routing status for nets (mem=2963.3M)
[08/28 00:13:02   3741s] Extraction called for design 'croc_chip' of instances=42084 and nets=40679 using extraction engine 'preRoute' .
[08/28 00:13:02   3741s] PreRoute RC Extraction called for design croc_chip.
[08/28 00:13:02   3741s] RC Extraction called in multi-corner(1) mode.
[08/28 00:13:02   3741s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/28 00:13:02   3741s] Type 'man IMPEXT-6197' for more detail.
[08/28 00:13:02   3741s] RCMode: PreRoute
[08/28 00:13:02   3741s]       RC Corner Indexes            0   
[08/28 00:13:02   3741s] Capacitance Scaling Factor   : 1.00000 
[08/28 00:13:02   3741s] Resistance Scaling Factor    : 1.00000 
[08/28 00:13:02   3741s] Clock Cap. Scaling Factor    : 1.00000 
[08/28 00:13:02   3741s] Clock Res. Scaling Factor    : 1.00000 
[08/28 00:13:02   3741s] Shrink Factor                : 1.00000
[08/28 00:13:02   3741s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/28 00:13:02   3741s] LayerId::1 widthSet size::1
[08/28 00:13:02   3741s] LayerId::2 widthSet size::1
[08/28 00:13:02   3741s] LayerId::3 widthSet size::1
[08/28 00:13:02   3741s] LayerId::4 widthSet size::1
[08/28 00:13:02   3741s] LayerId::5 widthSet size::1
[08/28 00:13:02   3741s] LayerId::6 widthSet size::1
[08/28 00:13:02   3741s] LayerId::7 widthSet size::1
[08/28 00:13:02   3741s] Updating RC grid for preRoute extraction ...
[08/28 00:13:02   3741s] Initializing multi-corner resistance tables ...
[08/28 00:13:02   3741s] {RT default_rc_corner 0 4 4 0}
[08/28 00:13:02   3741s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291023 ; uaWl: 1.000000 ; uaWlH: 0.178622 ; aWlH: 0.000000 ; Pmax: 0.828700 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/28 00:13:02   3741s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2963.336M)
[08/28 00:13:04   3743s] Compute RC Scale Done ...
[08/28 00:13:04   3743s] **optDesign ... cpu = 0:36:08, real = 0:09:00, mem = 1853.5M, totSessionCpu=1:02:23 **
[08/28 00:13:04   3743s] #################################################################################
[08/28 00:13:04   3743s] # Design Stage: PreRoute
[08/28 00:13:04   3743s] # Design Name: croc_chip
[08/28 00:13:04   3743s] # Design Mode: 130nm
[08/28 00:13:04   3743s] # Analysis Mode: MMMC OCV 
[08/28 00:13:04   3743s] # Parasitics Mode: No SPEF/RCDB
[08/28 00:13:04   3743s] # Signoff Settings: SI Off 
[08/28 00:13:04   3743s] #################################################################################
[08/28 00:13:04   3745s] Topological Sorting (REAL = 0:00:00.0, MEM = 2868.7M, InitMEM = 2863.5M)
[08/28 00:13:04   3745s] Calculate early delays in OCV mode...
[08/28 00:13:04   3745s] Calculate late delays in OCV mode...
[08/28 00:13:04   3745s] Start delay calculation (fullDC) (8 T). (MEM=2868.73)
[08/28 00:13:05   3745s] End AAE Lib Interpolated Model. (MEM=2893.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 00:13:06   3754s] Total number of fetched objects 39433
[08/28 00:13:06   3754s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/28 00:13:06   3754s] End delay calculation. (MEM=3243.31 CPU=0:00:07.5 REAL=0:00:01.0)
[08/28 00:13:06   3754s] End delay calculation (fullDC). (MEM=3243.31 CPU=0:00:09.1 REAL=0:00:02.0)
[08/28 00:13:06   3754s] *** CDM Built up (cpu=0:00:11.4  real=0:00:02.0  mem= 3243.3M) ***
[08/28 00:13:07   3756s] *** Timing NOT met, worst failing slack is -4.952
[08/28 00:13:07   3756s] *** Check timing (0:00:00.0)
[08/28 00:13:07   3756s] Deleting Lib Analyzer.
[08/28 00:13:07   3756s] Begin: GigaOpt Optimization in WNS mode
[08/28 00:13:07   3756s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -ftns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 2 -effTgtSlackCoef 1 -nativePathGroupFlow -usefulSkew
[08/28 00:13:07   3756s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:13:07   3756s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:13:07   3756s] *info: 48 skip_routing nets excluded.
[08/28 00:13:07   3756s] Info: 48 io nets excluded
[08/28 00:13:07   3756s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:13:07   3756s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:02:36.7/0:44:19.3 (1.4), mem = 3243.3M
[08/28 00:13:07   3756s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.8
[08/28 00:13:07   3756s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:13:07   3756s] ### Creating PhyDesignMc. totSessionCpu=1:02:37 mem=3243.3M
[08/28 00:13:07   3756s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:13:07   3756s] OPERPROF: Starting DPlace-Init at level 1, MEM:3243.3M
[08/28 00:13:07   3756s] #spOpts: N=130 minPadR=1.1 
[08/28 00:13:07   3756s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3243.3M
[08/28 00:13:07   3756s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3243.3M
[08/28 00:13:07   3756s] Core basic site is CoreSite
[08/28 00:13:07   3756s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:13:07   3756s] Fast DP-INIT is on for default
[08/28 00:13:07   3756s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:13:07   3756s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.188, REAL:0.048, MEM:3275.3M
[08/28 00:13:07   3756s] OPERPROF:     Starting CMU at level 3, MEM:3275.3M
[08/28 00:13:07   3756s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3275.3M
[08/28 00:13:07   3756s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.233, REAL:0.094, MEM:3275.3M
[08/28 00:13:07   3756s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3275.3MB).
[08/28 00:13:07   3756s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.289, REAL:0.150, MEM:3275.3M
[08/28 00:13:07   3757s] TotalInstCnt at PhyDesignMc Initialization: 33,914
[08/28 00:13:07   3757s] ### Creating PhyDesignMc, finished. totSessionCpu=1:02:37 mem=3275.3M
[08/28 00:13:07   3757s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:13:07   3757s] 
[08/28 00:13:07   3757s] Creating Lib Analyzer ...
[08/28 00:13:07   3757s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:13:07   3757s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:13:07   3757s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:13:07   3757s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:13:07   3757s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:13:07   3757s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:13:07   3757s] 
[08/28 00:13:07   3757s] {RT default_rc_corner 0 4 4 0}
[08/28 00:13:08   3757s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:02:38 mem=3275.3M
[08/28 00:13:08   3757s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:02:38 mem=3275.3M
[08/28 00:13:08   3757s] Creating Lib Analyzer, finished. 
[08/28 00:13:08   3757s] 
[08/28 00:13:08   3757s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/28 00:13:08   3757s] ### Creating LA Mngr. totSessionCpu=1:02:38 mem=3275.3M
[08/28 00:13:08   3757s] ### Creating LA Mngr, finished. totSessionCpu=1:02:38 mem=3275.3M
[08/28 00:13:11   3761s] *info: 4 don't touch nets excluded
[08/28 00:13:11   3761s] *info: 48 io nets excluded
[08/28 00:13:11   3761s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:13:11   3761s] *info: 8 clock nets excluded
[08/28 00:13:11   3761s] *info: 2 special nets excluded.
[08/28 00:13:11   3761s] *info: 48 skip_routing nets excluded.
[08/28 00:13:11   3761s] *info: 32 multi-driver nets excluded.
[08/28 00:13:11   3761s] *info: 1278 no-driver nets excluded.
[08/28 00:13:12   3762s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3440238.2
[08/28 00:13:12   3762s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/28 00:13:12   3762s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/28 00:13:12   3762s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/28 00:13:12   3762s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/28 00:13:12   3762s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/28 00:13:12   3762s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/28 00:13:12   3763s] ** GigaOpt Optimizer WNS Slack -4.952 TNS Slack -7812.997 Density 55.33
[08/28 00:13:12   3763s] Optimizer WNS Pass 0
[08/28 00:13:12   3763s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -4.062 TNS -20.686; mem2reg* WNS -0.669 TNS -2.960; reg2mem* WNS -0.812 TNS -38.931; reg2reg* WNS -4.952 TNS -7753.381; HEPG WNS -4.952 TNS -7792.311; all paths WNS -4.952 TNS -7812.997
[08/28 00:13:12   3763s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:13:12   3763s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:13:12   3763s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:13:12   3763s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:13:12   3763s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:13:12   3763s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:13:12   3763s] |  -4.952|   -4.952|-7792.311|-7812.997|    55.33%|   0:00:00.0| 3483.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:12   3763s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:13   3764s] |  -4.860|   -4.860|-7530.165|-7550.851|    55.33%|   0:00:01.0| 3483.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:13   3764s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:13   3765s] |  -4.795|   -4.795|-7391.819|-7412.505|    55.33%|   0:00:00.0| 3483.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:13   3765s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:13   3766s] |  -4.710|   -4.710|-7088.250|-7108.936|    55.33%|   0:00:00.0| 3483.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:13   3766s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:13   3767s] |  -4.638|   -4.638|-7111.612|-7132.298|    55.33%|   0:00:00.0| 3483.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:13   3767s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:14   3767s] |  -4.575|   -4.575|-7026.127|-7046.813|    55.34%|   0:00:01.0| 3483.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:14   3767s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:14   3768s] |  -4.532|   -4.532|-6943.357|-6964.043|    55.34%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:14   3768s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:14   3769s] |  -4.491|   -4.491|-6911.653|-6932.339|    55.34%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:14   3769s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:14   3770s] |  -4.463|   -4.463|-6833.302|-6853.988|    55.35%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:14   3770s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:15   3771s] |  -4.436|   -4.436|-6761.650|-6782.336|    55.35%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:15   3771s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:15   3772s] |  -4.403|   -4.403|-6699.025|-6719.711|    55.35%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:15   3772s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:15   3772s] |  -4.381|   -4.381|-6642.280|-6662.966|    55.35%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:15   3772s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:15   3774s] |  -4.338|   -4.338|-6526.622|-6547.304|    55.36%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:15   3774s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:16   3774s] |  -4.321|   -4.321|-6479.811|-6500.493|    55.36%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:16   3774s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:16   3775s] |  -4.288|   -4.288|-6393.679|-6414.361|    55.36%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:16   3775s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:16   3776s] |  -4.261|   -4.261|-6325.817|-6346.499|    55.37%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:16   3776s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:16   3777s] |  -4.236|   -4.236|-6257.257|-6277.939|    55.37%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:16   3777s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:17   3778s] |  -4.215|   -4.215|-6255.619|-6276.300|    55.38%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:17   3778s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:17   3780s] |  -4.190|   -4.190|-6223.845|-6244.526|    55.39%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:17   3780s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1918__reg/D                          |
[08/28 00:13:17   3780s] |  -4.143|   -4.143|-6131.471|-6152.153|    55.39%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:17   3780s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:18   3781s] |  -4.079|   -4.079|-5955.436|-5976.118|    55.39%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:18   3781s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:18   3782s] |  -4.007|   -4.058|-5898.881|-5919.563|    55.39%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:18   3782s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:18   3783s] |  -3.944|   -4.058|-5894.514|-5915.196|    55.39%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:18   3783s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:18   3783s] |  -3.921|   -4.058|-5853.606|-5874.289|    55.40%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:18   3783s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1918__reg/D                          |
[08/28 00:13:18   3784s] |  -3.875|   -4.058|-5799.132|-5819.814|    55.40%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:18   3784s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1918__reg/D                          |
[08/28 00:13:19   3785s] |  -3.843|   -4.058|-5736.691|-5757.374|    55.41%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:19   3785s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/28 00:13:19   3786s] |  -3.814|   -4.058|-5724.965|-5745.647|    55.41%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:19   3786s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/28 00:13:19   3787s] |  -3.773|   -4.058|-5663.742|-5684.424|    55.42%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:19   3787s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:20   3789s] |  -3.728|   -4.058|-5592.671|-5613.354|    55.44%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:20   3789s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:20   3790s] |  -3.615|   -4.058|-5442.550|-5463.231|    55.46%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:20   3790s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:20   3791s] |  -3.609|   -4.058|-5456.259|-5476.940|    55.46%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:20   3791s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:21   3792s] |  -3.592|   -4.058|-5407.776|-5428.458|    55.47%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:21   3792s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1919__reg/D                          |
[08/28 00:13:21   3793s] |  -3.562|   -4.058|-5404.634|-5425.316|    55.47%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:21   3793s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1868__reg/D                          |
[08/28 00:13:21   3794s] |  -3.513|   -4.058|-5404.270|-5424.951|    55.48%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:21   3794s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1868__reg/D                          |
[08/28 00:13:21   3794s] |  -3.496|   -4.058|-5413.613|-5434.295|    55.48%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:21   3794s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1868__reg/D                          |
[08/28 00:13:21   3795s] |  -3.454|   -4.058|-5410.088|-5430.770|    55.49%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:21   3795s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:22   3796s] |  -3.435|   -4.058|-5413.232|-5433.914|    55.49%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:22   3796s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:22   3796s] |  -3.409|   -4.058|-5403.533|-5424.214|    55.49%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:22   3796s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:13:22   3797s] |  -3.388|   -4.058|-5348.958|-5369.640|    55.50%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:22   3797s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:13:22   3798s] |  -3.348|   -4.058|-5324.866|-5345.548|    55.51%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:22   3798s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:23   3799s] |  -3.318|   -4.058|-5272.566|-5293.248|    55.51%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:23   3799s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:23   3800s] |  -3.292|   -4.058|-5262.344|-5283.026|    55.52%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:23   3800s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/28 00:13:23   3801s] |  -3.240|   -4.058|-5257.657|-5278.338|    55.52%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:23   3801s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1868__reg/D                          |
[08/28 00:13:23   3802s] |  -3.218|   -4.058|-5247.731|-5268.413|    55.53%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:23   3802s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1868__reg/D                          |
[08/28 00:13:24   3804s] |  -3.186|   -4.058|-5204.212|-5224.894|    55.53%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:24   3804s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:24   3804s] |  -3.125|   -4.058|-5179.732|-5200.415|    55.53%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:24   3804s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:24   3805s] |  -3.085|   -4.058|-5164.473|-5185.154|    55.53%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:24   3805s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:25   3806s] |  -3.065|   -4.058|-5163.377|-5184.059|    55.53%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:25   3806s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1866__reg/D                          |
[08/28 00:13:25   3807s] |  -3.046|   -4.058|-5161.038|-5181.720|    55.53%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:25   3807s] |        |         |         |         |          |            |        |            |         | 75__reg/D                                          |
[08/28 00:13:25   3807s] |  -3.020|   -4.058|-5113.249|-5133.931|    55.54%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:25   3807s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/28 00:13:25   3808s] |  -3.012|   -4.058|-5097.520|-5118.202|    55.54%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:25   3808s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/28 00:13:26   3809s] |  -2.993|   -4.058|-5063.065|-5083.748|    55.55%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:26   3809s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:26   3810s] |  -2.957|   -4.058|-5005.786|-5026.468|    55.55%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:13:26   3810s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_15__reg/D           |
[08/28 00:13:26   3811s] |  -2.941|   -4.058|-4989.668|-5010.351|    55.56%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:13:26   3811s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_56__reg/D           |
[08/28 00:13:27   3813s] |  -2.923|   -4.058|-4967.746|-4988.428|    55.57%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:27   3813s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1897__reg/D                          |
[08/28 00:13:27   3814s] |  -2.912|   -4.058|-4939.576|-4960.258|    55.58%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:27   3814s] |        |         |         |         |          |            |        |            |         | 94__reg/D                                          |
[08/28 00:13:27   3815s] |  -2.906|   -4.058|-4960.559|-4981.241|    55.59%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:27   3815s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:28   3816s] |  -2.886|   -4.058|-4911.884|-4932.566|    55.60%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:28   3816s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:28   3817s] |  -2.869|   -4.058|-4869.991|-4890.672|    55.61%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:28   3817s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:28   3818s] |  -2.866|   -4.058|-4855.775|-4876.457|    55.62%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:28   3818s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:28   3819s] |  -2.847|   -4.058|-4810.029|-4830.711|    55.62%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:28   3819s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:29   3820s] |  -2.836|   -4.058|-4781.186|-4801.868|    55.63%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:29   3820s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:29   3821s] |  -2.782|   -4.110|-4640.169|-4660.903|    55.63%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:29   3821s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:29   3822s] |  -2.753|   -4.110|-4592.135|-4612.869|    55.64%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:29   3822s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/28 00:13:30   3824s] |  -2.741|   -4.110|-4571.535|-4592.269|    55.65%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:30   3824s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/28 00:13:30   3827s] |  -2.691|   -4.110|-4467.103|-4487.837|    55.66%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:30   3827s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1893__reg/D                          |
[08/28 00:13:31   3831s] |  -2.611|   -4.110|-4356.895|-4377.629|    55.69%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:31   3831s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/28 00:13:31   3832s] |  -2.577|   -4.110|-4303.798|-4324.532|    55.70%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:31   3832s] |        |         |         |         |          |            |        |            |         | 92__reg/D                                          |
[08/28 00:13:32   3833s] |  -2.559|   -4.110|-4244.629|-4265.363|    55.70%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:32   3833s] |        |         |         |         |          |            |        |            |         | 92__reg/D                                          |
[08/28 00:13:32   3835s] |  -2.541|   -4.110|-4301.681|-4322.415|    55.71%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:32   3835s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/28 00:13:32   3836s] |  -2.510|   -4.110|-4229.634|-4250.368|    55.72%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:32   3836s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/28 00:13:33   3838s] |  -2.487|   -4.110|-4214.737|-4235.471|    55.75%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:33   3838s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/28 00:13:33   3840s] |  -2.470|   -4.110|-4210.577|-4231.312|    55.76%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:33   3840s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1905__reg/D                          |
[08/28 00:13:33   3842s] |  -2.433|   -4.110|-4127.366|-4148.100|    55.77%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:13:33   3842s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_56__reg/D           |
[08/28 00:13:34   3844s] |  -2.425|   -4.072|-4117.751|-4138.448|    55.79%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:34   3844s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/28 00:13:34   3845s] |  -2.417|   -4.072|-4105.085|-4125.781|    55.80%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:34   3845s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1901__reg/D                          |
[08/28 00:13:34   3846s] |  -2.396|   -4.070|-4060.396|-4081.090|    55.81%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:13:34   3846s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_15__reg/D           |
[08/28 00:13:35   3848s] |  -2.376|   -4.070|-4033.263|-4053.957|    55.82%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:35   3848s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1890__reg/D                          |
[08/28 00:13:35   3851s] |  -2.361|   -4.019|-3991.527|-4012.170|    55.85%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:35   3851s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1890__reg/D                          |
[08/28 00:13:36   3853s] |  -2.339|   -4.019|-3958.081|-3978.725|    55.86%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:36   3853s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/28 00:13:36   3855s] |  -2.312|   -4.019|-3871.429|-3892.072|    55.88%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:36   3855s] |        |         |         |         |          |            |        |            |         | 93__reg/D                                          |
[08/28 00:13:37   3856s] |  -2.292|   -4.019|-3901.138|-3921.781|    55.88%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:37   3856s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/28 00:13:37   3857s] |  -2.255|   -4.019|-3821.454|-3842.097|    55.89%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:37   3857s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/28 00:13:37   3858s] |  -2.209|   -4.019|-3729.975|-3750.618|    55.89%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:37   3858s] |        |         |         |         |          |            |        |            |         | 67__reg/D                                          |
[08/28 00:13:37   3859s] |  -2.208|   -3.929|-3719.561|-3740.114|    55.89%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:37   3859s] |        |         |         |         |          |            |        |            |         | 67__reg/D                                          |
[08/28 00:13:38   3860s] |  -2.184|   -3.929|-3707.509|-3728.062|    55.90%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:38   3860s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/28 00:13:38   3861s] |  -2.183|   -3.929|-3681.072|-3701.625|    55.90%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:38   3861s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/28 00:13:38   3861s] |  -2.162|   -3.929|-3654.189|-3674.742|    55.90%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:38   3861s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/28 00:13:39   3863s] |  -2.152|   -3.929|-3653.911|-3674.465|    55.90%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:39   3863s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/28 00:13:39   3864s] |  -2.143|   -3.929|-3654.634|-3675.187|    55.90%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:39   3864s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1894__reg/D                          |
[08/28 00:13:39   3865s] |  -2.125|   -3.929|-3615.580|-3636.133|    55.90%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:39   3865s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:13:39   3866s] |  -2.109|   -3.929|-3571.740|-3592.293|    55.91%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:39   3866s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:13:40   3869s] |  -2.077|   -3.929|-3536.982|-3557.535|    55.92%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:40   3869s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:13:41   3874s] |  -2.050|   -3.929|-3589.950|-3610.503|    55.93%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:41   3874s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:41   3876s] |  -2.036|   -3.929|-3576.427|-3596.980|    55.94%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:41   3876s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:42   3878s] |  -2.005|   -3.929|-3492.353|-3512.906|    55.95%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:42   3878s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/28 00:13:42   3881s] |  -1.971|   -3.929|-3437.500|-3458.052|    55.97%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:13:42   3881s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_24__reg/D           |
[08/28 00:13:43   3886s] |  -1.951|   -3.930|-3365.440|-3385.994|    55.99%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:43   3886s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/28 00:13:44   3888s] |  -1.925|   -3.817|-3319.677|-3340.118|    56.00%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:44   3888s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:13:44   3890s] |  -1.903|   -3.817|-3294.450|-3314.892|    56.00%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:44   3890s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:13:44   3891s] |  -1.883|   -3.817|-3253.225|-3273.666|    56.01%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:44   3891s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:13:45   3894s] |  -1.862|   -3.814|-3197.211|-3217.649|    56.05%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:45   3894s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:13:45   3895s] |  -1.846|   -3.814|-3152.621|-3173.060|    56.05%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:45   3895s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:13:46   3899s] |  -1.826|   -3.814|-3120.690|-3141.128|    56.08%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:46   3899s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:13:46   3901s] |  -1.805|   -3.814|-3095.959|-3116.397|    56.08%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:46   3901s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:47   3902s] |  -1.782|   -3.814|-3066.277|-3086.715|    56.09%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:47   3902s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:47   3903s] |  -1.758|   -3.814|-3058.797|-3079.236|    56.09%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:13:47   3903s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:13:47   3905s] |  -1.749|   -3.814|-3045.573|-3066.012|    56.10%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:47   3905s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:48   3908s] |  -1.736|   -3.814|-3033.149|-3053.587|    56.10%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:48   3908s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:49   3911s] |  -1.711|   -3.814|-2957.057|-2977.496|    56.11%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:49   3911s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:49   3916s] |  -1.701|   -3.814|-2937.862|-2958.301|    56.13%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:49   3916s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:50   3919s] |  -1.680|   -3.815|-2906.513|-2926.953|    56.15%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:13:50   3919s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_59__reg/D           |
[08/28 00:13:51   3923s] |  -1.667|   -3.816|-2859.820|-2880.260|    56.18%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:51   3923s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:51   3924s] |  -1.643|   -3.816|-2820.596|-2841.036|    56.18%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:13:51   3924s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_59__reg/D           |
[08/28 00:13:52   3928s] |  -1.631|   -3.817|-2802.435|-2822.876|    56.20%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:13:52   3928s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_59__reg/D           |
[08/28 00:13:52   3929s] |  -1.619|   -3.817|-2793.787|-2814.228|    56.21%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:13:52   3929s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_59__reg/D           |
[08/28 00:13:52   3931s] |  -1.591|   -3.817|-2786.501|-2806.942|    56.21%|   0:00:00.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:52   3931s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:53   3933s] |  -1.565|   -3.818|-2746.710|-2767.152|    56.22%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:53   3933s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:54   3939s] |  -1.544|   -3.818|-2716.350|-2736.792|    56.25%|   0:00:01.0| 3502.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:54   3939s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:55   3944s] |  -1.515|   -3.818|-2668.736|-2689.177|    56.27%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:55   3944s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:55   3946s] |  -1.497|   -3.818|-2655.948|-2676.390|    56.29%|   0:00:00.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:13:55   3946s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/28 00:13:56   3949s] |  -1.484|   -3.765|-2632.542|-2652.930|    56.30%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:56   3949s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:56   3951s] |  -1.472|   -3.765|-2609.644|-2630.033|    56.31%|   0:00:00.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:56   3951s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:57   3953s] |  -1.464|   -3.765|-2589.712|-2610.101|    56.32%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:57   3953s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:57   3955s] |  -1.439|   -3.763|-2551.686|-2572.073|    56.33%|   0:00:00.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:57   3955s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:58   3959s] |  -1.423|   -3.763|-2514.868|-2535.256|    56.34%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:58   3959s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:59   3961s] |  -1.410|   -3.763|-2511.221|-2531.608|    56.35%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:59   3961s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:59   3963s] |  -1.407|   -3.765|-2477.187|-2497.576|    56.36%|   0:00:00.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:59   3963s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:13:59   3964s] |  -1.396|   -3.765|-2467.820|-2488.209|    56.37%|   0:00:00.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:13:59   3964s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:00   3967s] |  -1.380|   -3.765|-2456.148|-2476.538|    56.36%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:00   3967s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:01   3969s] |  -1.375|   -3.765|-2456.377|-2476.766|    56.37%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:01   3969s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:01   3971s] |  -1.351|   -3.765|-2416.060|-2436.449|    56.37%|   0:00:00.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:01   3971s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:02   3975s] |  -1.349|   -3.765|-2423.664|-2444.054|    56.39%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:02   3975s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:02   3977s] |  -1.334|   -3.756|-2393.562|-2413.942|    56.40%|   0:00:00.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:02   3977s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1900__reg/D                          |
[08/28 00:14:03   3980s] |  -1.313|   -3.756|-2354.896|-2375.276|    56.39%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:03   3980s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:04   3985s] |  -1.302|   -3.756|-2327.771|-2348.151|    56.40%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:04   3985s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1900__reg/D                          |
[08/28 00:14:04   3988s] |  -1.281|   -3.756|-2308.015|-2328.395|    56.41%|   0:00:00.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:14:04   3988s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:14:05   3993s] |  -1.259|   -3.756|-2272.962|-2293.342|    56.43%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:05   3993s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:06   3997s] |  -1.245|   -3.756|-2264.442|-2284.822|    56.46%|   0:00:01.0| 3540.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:06   3997s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:08   4006s] |  -1.237|   -3.756|-2279.682|-2300.062|    56.48%|   0:00:02.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:08   4006s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1907__reg/D                          |
[08/28 00:14:08   4008s] |  -1.232|   -3.756|-2270.191|-2290.571|    56.48%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:14:08   4008s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/28 00:14:08   4010s] |  -1.213|   -3.756|-2261.359|-2281.739|    56.48%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:08   4010s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/28 00:14:09   4013s] |  -1.204|   -3.756|-2238.750|-2259.130|    56.49%|   0:00:01.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:09   4013s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:10   4015s] |  -1.197|   -3.756|-2239.663|-2260.043|    56.49%|   0:00:01.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:10   4015s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:10   4016s] |  -1.189|   -3.756|-2249.030|-2269.410|    56.50%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:14:10   4016s] |        |         |         |         |          |            |        |            |         | 93__reg/D                                          |
[08/28 00:14:10   4018s] |  -1.176|   -3.756|-2244.343|-2264.723|    56.50%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:14:10   4018s] |        |         |         |         |          |            |        |            |         | 83__reg/D                                          |
[08/28 00:14:11   4021s] |  -1.171|   -3.756|-2113.971|-2134.351|    56.51%|   0:00:01.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:11   4021s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/28 00:14:11   4022s] |  -1.169|   -3.756|-2113.381|-2133.760|    56.51%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:11   4022s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:14:12   4023s] |  -1.169|   -3.756|-2112.669|-2133.049|    56.51%|   0:00:01.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:12   4023s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1896__reg/D                          |
[08/28 00:14:12   4023s] |  -1.157|   -3.756|-2112.636|-2133.016|    56.52%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:14:12   4023s] |        |         |         |         |          |            |        |            |         | 88__reg/D                                          |
[08/28 00:14:12   4026s] |  -1.147|   -3.756|-2112.199|-2132.579|    56.52%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:14:12   4026s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:13   4029s] |  -1.141|   -3.756|-2110.408|-2130.788|    56.53%|   0:00:01.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:13   4029s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:14   4031s] |  -1.138|   -3.756|-2114.596|-2134.976|    56.54%|   0:00:01.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:14   4031s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1905__reg/D                          |
[08/28 00:14:14   4034s] |  -1.136|   -3.756|-2093.558|-2113.938|    56.54%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:14   4034s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:15   4037s] |  -1.134|   -3.756|-2094.617|-2114.997|    56.54%|   0:00:01.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:15   4037s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_5__reg/D            |
[08/28 00:14:16   4039s] |  -1.127|   -3.756|-2094.688|-2115.068|    56.55%|   0:00:01.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:16   4039s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/28 00:14:16   4041s] |  -1.128|   -3.756|-2094.085|-2114.465|    56.55%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:16   4041s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1889__reg/D                          |
[08/28 00:14:16   4042s] |  -1.122|   -3.756|-2093.886|-2114.265|    56.55%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:16   4042s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:14:17   4044s] |  -1.122|   -3.756|-2090.971|-2111.351|    56.56%|   0:00:01.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:17   4044s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:14:17   4044s] |  -1.122|   -3.756|-2090.960|-2111.340|    56.56%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:17   4044s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:14:19   4055s] |  -1.122|   -3.631|-2079.594|-2099.848|    56.68%|   0:00:02.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:19   4055s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:14:20   4060s] |  -1.122|   -3.631|-2072.763|-2093.018|    56.74%|   0:00:01.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:20   4060s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:14:20   4060s] |  -1.122|   -3.631|-2072.736|-2092.991|    56.74%|   0:00:00.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:20   4060s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:14:22   4067s] |  -1.116|   -3.633|-2059.842|-2080.099|    56.80%|   0:00:02.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:22   4067s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:14:23   4074s] |  -1.116|   -3.633|-2059.885|-2080.142|    56.86%|   0:00:01.0| 3559.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:23   4074s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:14:23   4074s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:14:23   4074s] 
[08/28 00:14:23   4074s] *** Finish Core Optimize Step (cpu=0:05:11 real=0:01:11 mem=3559.6M) ***
[08/28 00:14:23   4074s] Active Path Group: mem2reg reg2mem  
[08/28 00:14:24   4074s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:14:24   4074s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:14:24   4074s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:14:24   4074s] |  -0.219|   -3.633|  -0.563|-2080.142|    56.86%|   0:00:01.0| 3559.6M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:14:24   4074s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:14:24   4076s] |   0.009|   -3.633|   0.000|-2080.120|    56.86%|   0:00:00.0| 3559.6M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:14:24   4076s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_28__reg/D                       |
[08/28 00:14:24   4076s] |   0.062|   -3.633|   0.000|-2080.120|    56.86%|   0:00:00.0| 3559.6M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:14:24   4076s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_18__reg/D                       |
[08/28 00:14:24   4076s] |   0.062|   -3.633|   0.000|-2080.120|    56.86%|   0:00:00.0| 3559.6M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:14:24   4076s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_18__reg/D                       |
[08/28 00:14:24   4076s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:14:24   4076s] 
[08/28 00:14:24   4076s] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:01.0 mem=3559.6M) ***
[08/28 00:14:24   4076s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:14:25   4076s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:14:25   4076s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:14:25   4076s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:14:25   4076s] |  -3.633|   -3.633| -20.257|-2080.120|    56.86%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:25   4078s] |  -3.342|   -3.342| -19.966|-2079.829|    56.87%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:25   4078s] |  -3.322|   -3.322| -19.946|-2079.809|    56.87%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:25   4079s] |  -3.297|   -3.297| -19.922|-2079.785|    56.87%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:26   4079s] |  -3.250|   -3.250| -19.874|-2079.737|    56.87%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:26   4079s] |  -3.204|   -3.204| -19.828|-2079.691|    56.88%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:26   4079s] |  -3.171|   -3.171| -19.795|-2079.659|    56.88%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:26   4080s] |  -3.129|   -3.129| -19.753|-2079.615|    56.88%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:26   4080s] |  -3.102|   -3.102| -19.726|-2079.587|    56.88%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:26   4081s] |  -3.081|   -3.081| -19.705|-2079.567|    56.89%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:26   4081s] |  -3.062|   -3.062| -19.686|-2079.547|    56.89%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:27   4082s] |  -3.044|   -3.044| -19.668|-2079.529|    56.89%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:27   4083s] |  -3.016|   -3.016| -19.640|-2079.501|    56.90%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:27   4083s] |  -2.986|   -2.986| -19.610|-2079.471|    56.90%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:27   4083s] |  -2.951|   -2.951| -19.575|-2079.437|    56.90%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:27   4084s] |  -2.949|   -2.949| -19.573|-2079.435|    56.90%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:28   4084s] |  -2.914|   -2.914| -19.538|-2079.399|    56.90%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:28   4085s] |  -2.895|   -2.895| -19.520|-2079.380|    56.91%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:28   4085s] |  -2.853|   -2.853| -19.477|-2079.338|    56.91%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:28   4085s] |  -2.806|   -2.806| -19.430|-2079.291|    56.91%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:28   4086s] |  -2.779|   -2.779| -19.403|-2079.264|    56.91%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:28   4086s] |  -2.757|   -2.757| -19.381|-2079.241|    56.91%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:28   4086s] |  -2.737|   -2.737| -19.361|-2079.222|    56.92%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:28   4086s] |  -2.707|   -2.707| -19.331|-2079.192|    56.92%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:28   4087s] |  -2.691|   -2.691| -19.316|-2079.177|    56.92%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:28   4087s] |  -2.675|   -2.675| -19.299|-2079.161|    56.92%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:29   4088s] |  -2.662|   -2.662| -19.286|-2079.147|    56.93%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:29   4088s] |  -2.637|   -2.637| -19.261|-2079.122|    56.93%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:29   4089s] |  -2.574|   -2.574| -19.198|-2080.073|    56.93%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:29   4089s] |  -2.430|   -2.430| -19.054|-2079.928|    56.93%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:29   4089s] |  -2.354|   -2.354| -18.978|-2079.852|    56.94%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:29   4090s] |  -2.325|   -2.325| -18.949|-2079.823|    56.94%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:29   4090s] |  -2.306|   -2.306| -18.930|-2079.804|    56.94%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:30   4091s] |  -2.288|   -2.288| -18.912|-2079.786|    56.94%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:30   4091s] |  -2.244|   -2.244| -18.868|-2079.742|    56.94%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:30   4092s] |  -2.220|   -2.220| -18.844|-2079.718|    56.95%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:30   4092s] |  -2.200|   -2.200| -18.824|-2079.698|    56.95%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:30   4093s] |  -2.150|   -2.150| -18.774|-2079.648|    56.95%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:30   4093s] |  -2.131|   -2.131| -18.755|-2079.629|    56.96%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:31   4093s] |  -2.080|   -2.080| -18.704|-2078.248|    56.96%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:31   4094s] |  -2.039|   -2.039| -18.663|-2078.207|    56.96%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:31   4094s] |  -2.017|   -2.017| -18.641|-2078.185|    56.96%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:31   4095s] |  -2.010|   -2.010| -18.635|-2078.178|    56.96%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:31   4095s] |  -1.956|   -1.956| -18.580|-2078.124|    56.96%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:31   4096s] |  -1.883|   -1.883| -18.507|-2078.051|    56.97%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:31   4096s] |  -1.854|   -1.854| -18.478|-2078.022|    56.96%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:32   4097s] |  -1.829|   -1.829| -18.453|-2077.997|    56.96%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:32   4097s] |  -1.779|   -1.779| -18.403|-2077.947|    56.96%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:32   4098s] |  -1.654|   -1.654| -18.278|-2077.833|    56.96%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:32   4100s] |  -1.650|   -1.650| -18.274|-2077.829|    56.96%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:32   4100s] |  -1.640|   -1.640| -18.264|-2077.818|    56.96%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:33   4101s] |  -1.636|   -1.636| -18.260|-2077.811|    56.97%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:33   4101s] |  -1.608|   -1.608| -18.232|-2077.783|    56.97%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:33   4102s] |  -1.603|   -1.603| -18.227|-2077.778|    56.97%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:33   4102s] |  -1.587|   -1.587| -18.212|-2077.763|    56.97%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:33   4103s] |  -1.578|   -1.578| -18.202|-2077.754|    56.98%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:33   4103s] |  -1.567|   -1.567| -18.191|-2077.743|    56.98%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:34   4105s] |  -1.549|   -1.549| -18.173|-2077.725|    56.99%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:34   4106s] |  -1.547|   -1.547| -18.171|-2077.723|    56.99%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:34   4107s] |  -1.539|   -1.539| -18.163|-2077.715|    56.99%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:34   4107s] |  -1.532|   -1.532| -18.156|-2077.708|    56.99%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:35   4108s] |  -1.520|   -1.520| -18.144|-2077.696|    56.99%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:35   4109s] |  -1.510|   -1.510| -18.134|-2077.686|    57.00%|   0:00:00.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:36   4114s] |  -1.510|   -1.510| -18.134|-2077.686|    57.03%|   0:00:01.0| 3559.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:14:36   4114s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:14:36   4114s] 
[08/28 00:14:36   4114s] *** Finish Core Optimize Step (cpu=0:00:37.7 real=0:00:12.0 mem=3559.6M) ***
[08/28 00:14:36   4114s] 
[08/28 00:14:36   4114s] *** Finished Optimize Step Cumulative (cpu=0:05:51 real=0:01:24 mem=3559.6M) ***
[08/28 00:14:36   4114s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -1.510 TNS -18.134; mem2reg* WNS 0.062 TNS 0.000; reg2mem* WNS 0.140 TNS 0.000; reg2reg* WNS -1.116 TNS -2059.553; HEPG WNS -1.116 TNS -2059.553; all paths WNS -1.510 TNS -2077.686
[08/28 00:14:36   4114s] ** GigaOpt Optimizer WNS Slack -1.510 TNS Slack -2077.686 Density 57.03
[08/28 00:14:36   4114s] Placement Snapshot: Density distribution:
[08/28 00:14:36   4114s] [1.00 -  +++]: 18 (2.24%)
[08/28 00:14:36   4114s] [0.95 - 1.00]: 15 (1.87%)
[08/28 00:14:36   4114s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:14:36   4114s] [0.85 - 0.90]: 6 (0.75%)
[08/28 00:14:36   4114s] [0.80 - 0.85]: 6 (0.75%)
[08/28 00:14:36   4114s] [0.75 - 0.80]: 15 (1.87%)
[08/28 00:14:36   4114s] [0.70 - 0.75]: 19 (2.36%)
[08/28 00:14:36   4114s] [0.65 - 0.70]: 36 (4.48%)
[08/28 00:14:36   4114s] [0.60 - 0.65]: 39 (4.85%)
[08/28 00:14:36   4114s] [0.55 - 0.60]: 41 (5.10%)
[08/28 00:14:36   4114s] [0.50 - 0.55]: 64 (7.96%)
[08/28 00:14:36   4114s] [0.45 - 0.50]: 55 (6.84%)
[08/28 00:14:36   4114s] [0.40 - 0.45]: 90 (11.19%)
[08/28 00:14:36   4114s] [0.35 - 0.40]: 146 (18.16%)
[08/28 00:14:36   4114s] [0.30 - 0.35]: 127 (15.80%)
[08/28 00:14:36   4114s] [0.25 - 0.30]: 85 (10.57%)
[08/28 00:14:36   4114s] [0.20 - 0.25]: 23 (2.86%)
[08/28 00:14:36   4114s] [0.15 - 0.20]: 9 (1.12%)
[08/28 00:14:36   4114s] [0.10 - 0.15]: 8 (1.00%)
[08/28 00:14:36   4114s] [0.05 - 0.10]: 0 (0.00%)
[08/28 00:14:36   4114s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:14:36   4114s] Begin: Area Reclaim Optimization
[08/28 00:14:36   4114s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:08:34.3/0:45:48.6 (1.5), mem = 3559.6M
[08/28 00:14:37   4115s] Reclaim Optimization WNS Slack -1.510  TNS Slack -2077.686 Density 57.03
[08/28 00:14:37   4115s] +----------+---------+--------+---------+------------+--------+
[08/28 00:14:37   4115s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/28 00:14:37   4115s] +----------+---------+--------+---------+------------+--------+
[08/28 00:14:37   4115s] |    57.03%|        -|  -1.510|-2077.686|   0:00:00.0| 3559.6M|
[08/28 00:14:37   4115s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:14:40   4126s] |    56.78%|      300|  -1.510|-2055.964|   0:00:03.0| 3559.6M|
[08/28 00:14:46   4147s] |    56.66%|      420|  -1.506|-2241.658|   0:00:06.0| 3559.6M|
[08/28 00:14:46   4147s] |    56.66%|        0|  -1.506|-2241.658|   0:00:00.0| 3559.6M|
[08/28 00:14:46   4148s] +----------+---------+--------+---------+------------+--------+
[08/28 00:14:46   4148s] Reclaim Optimization End WNS Slack -1.506  TNS Slack -2241.658 Density 56.66
[08/28 00:14:46   4148s] 
[08/28 00:14:46   4148s] ** Summary: Restruct = 0 Buffer Deletion = 264 Declone = 41 Resize = 302 **
[08/28 00:14:46   4148s] --------------------------------------------------------------
[08/28 00:14:46   4148s] |                                   | Total     | Sequential |
[08/28 00:14:46   4148s] --------------------------------------------------------------
[08/28 00:14:46   4148s] | Num insts resized                 |     302  |       7    |
[08/28 00:14:46   4148s] | Num insts undone                  |     118  |       0    |
[08/28 00:14:46   4148s] | Num insts Downsized               |     302  |       7    |
[08/28 00:14:46   4148s] | Num insts Samesized               |       0  |       0    |
[08/28 00:14:46   4148s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:14:46   4148s] | Num multiple commits+uncommits    |       0  |       -    |
[08/28 00:14:46   4148s] --------------------------------------------------------------
[08/28 00:14:46   4148s] End: Core Area Reclaim Optimization (cpu = 0:00:33.7) (real = 0:00:10.0) **
[08/28 00:14:46   4148s] *** AreaOpt [finish] : cpu/real = 0:00:33.7/0:00:10.4 (3.2), totSession cpu/real = 1:09:08.0/0:45:59.0 (1.5), mem = 3559.6M
[08/28 00:14:46   4148s] 
[08/28 00:14:46   4148s] =============================================================================================
[08/28 00:14:46   4148s]  Step TAT Report for AreaOpt #3
[08/28 00:14:46   4148s] =============================================================================================
[08/28 00:14:46   4148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:14:46   4148s] ---------------------------------------------------------------------------------------------
[08/28 00:14:46   4148s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:14:46   4148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:14:46   4148s] [ OptSingleIteration     ]      3   0:00:00.3  (   2.7 % )     0:00:09.1 /  0:00:32.4    3.6
[08/28 00:14:46   4148s] [ OptGetWeight           ]    446   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[08/28 00:14:46   4148s] [ OptEval                ]    446   0:00:01.5  (  14.0 % )     0:00:01.5 /  0:00:07.8    5.3
[08/28 00:14:46   4148s] [ OptCommit              ]    446   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.1
[08/28 00:14:46   4148s] [ IncrTimingUpdate       ]    227   0:00:06.3  (  60.0 % )     0:00:06.3 /  0:00:21.6    3.4
[08/28 00:14:46   4148s] [ PostCommitDelayCalc    ]    486   0:00:00.8  (   8.0 % )     0:00:00.8 /  0:00:02.5    3.0
[08/28 00:14:46   4148s] [ MISC                   ]          0:00:01.0  (   9.2 % )     0:00:01.0 /  0:00:01.0    1.0
[08/28 00:14:46   4148s] ---------------------------------------------------------------------------------------------
[08/28 00:14:46   4148s]  AreaOpt #3 TOTAL                   0:00:10.4  ( 100.0 % )     0:00:10.4 /  0:00:33.7    3.2
[08/28 00:14:46   4148s] ---------------------------------------------------------------------------------------------
[08/28 00:14:46   4148s] 
[08/28 00:14:46   4148s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:10, mem=3477.57M, totSessionCpu=1:09:08).
[08/28 00:14:46   4148s] Placement Snapshot: Density distribution:
[08/28 00:14:46   4148s] [1.00 -  +++]: 18 (2.24%)
[08/28 00:14:46   4148s] [0.95 - 1.00]: 15 (1.87%)
[08/28 00:14:46   4148s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:14:46   4148s] [0.85 - 0.90]: 6 (0.75%)
[08/28 00:14:46   4148s] [0.80 - 0.85]: 6 (0.75%)
[08/28 00:14:46   4148s] [0.75 - 0.80]: 15 (1.87%)
[08/28 00:14:46   4148s] [0.70 - 0.75]: 23 (2.86%)
[08/28 00:14:46   4148s] [0.65 - 0.70]: 37 (4.60%)
[08/28 00:14:46   4148s] [0.60 - 0.65]: 39 (4.85%)
[08/28 00:14:46   4148s] [0.55 - 0.60]: 41 (5.10%)
[08/28 00:14:46   4148s] [0.50 - 0.55]: 67 (8.33%)
[08/28 00:14:46   4148s] [0.45 - 0.50]: 52 (6.47%)
[08/28 00:14:46   4148s] [0.40 - 0.45]: 91 (11.32%)
[08/28 00:14:46   4148s] [0.35 - 0.40]: 146 (18.16%)
[08/28 00:14:46   4148s] [0.30 - 0.35]: 126 (15.67%)
[08/28 00:14:46   4148s] [0.25 - 0.30]: 83 (10.32%)
[08/28 00:14:46   4148s] [0.20 - 0.25]: 22 (2.74%)
[08/28 00:14:46   4148s] [0.15 - 0.20]: 7 (0.87%)
[08/28 00:14:46   4148s] [0.10 - 0.15]: 8 (1.00%)
[08/28 00:14:46   4148s] [0.05 - 0.10]: 0 (0.00%)
[08/28 00:14:46   4148s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:14:46   4148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.2
[08/28 00:14:47   4148s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF:       Starting CMU at level 4, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.062, REAL:0.063, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.118, REAL:0.119, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.118, REAL:0.119, MEM:3477.6M
[08/28 00:14:47   4148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.8
[08/28 00:14:47   4148s] OPERPROF: Starting RefinePlace at level 1, MEM:3477.6M
[08/28 00:14:47   4148s] *** Starting refinePlace (1:09:08 mem=3477.6M) ***
[08/28 00:14:47   4148s] Total net bbox length = 1.434e+06 (6.884e+05 7.459e+05) (ext = 3.411e+04)
[08/28 00:14:47   4148s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:14:47   4148s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:3477.6M
[08/28 00:14:47   4148s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:14:47   4148s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.019, REAL:0.019, MEM:3477.6M
[08/28 00:14:47   4148s] default core: bins with density > 0.750 =  9.99 % ( 96 / 961 )
[08/28 00:14:47   4148s] Density distribution unevenness ratio = 13.760%
[08/28 00:14:47   4148s] RPlace IncrNP Skipped
[08/28 00:14:47   4148s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3477.6MB) @(1:09:08 - 1:09:08).
[08/28 00:14:47   4148s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.026, REAL:0.027, MEM:3477.6M
[08/28 00:14:47   4148s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:14:47   4148s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3477.6MB
[08/28 00:14:47   4148s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:3477.6M
[08/28 00:14:47   4148s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3477.6M
[08/28 00:14:47   4148s] Starting refinePlace ...
[08/28 00:14:47   4148s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:14:47   4148s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:14:47   4149s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:00.0, mem=3507.9MB) @(1:09:09 - 1:09:10).
[08/28 00:14:47   4149s] Move report: preRPlace moves 3885 insts, mean move: 1.67 um, max move: 17.16 um
[08/28 00:14:47   4149s] 	Max move on inst (i_croc_soc/i_croc/i_timer/ictc_preCTS_FE_OCPC6149_1000): (671.52, 1009.50) --> (681.12, 1001.94)
[08/28 00:14:47   4149s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[08/28 00:14:47   4149s] Move report: Detail placement moves 3885 insts, mean move: 1.67 um, max move: 17.16 um
[08/28 00:14:47   4149s] 	Max move on inst (i_croc_soc/i_croc/i_timer/ictc_preCTS_FE_OCPC6149_1000): (671.52, 1009.50) --> (681.12, 1001.94)
[08/28 00:14:47   4149s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 3507.9MB
[08/28 00:14:47   4149s] Statistics of distance of Instance movement in refine placement:
[08/28 00:14:47   4149s]   maximum (X+Y) =        17.16 um
[08/28 00:14:47   4149s]   inst (i_croc_soc/i_croc/i_timer/ictc_preCTS_FE_OCPC6149_1000) with max move: (671.52, 1009.5) -> (681.12, 1001.94)
[08/28 00:14:47   4149s]   mean    (X+Y) =         1.67 um
[08/28 00:14:47   4149s] Summary Report:
[08/28 00:14:47   4149s] Instances move: 3885 (out of 35452 movable)
[08/28 00:14:47   4149s] Instances flipped: 0
[08/28 00:14:47   4149s] Mean displacement: 1.67 um
[08/28 00:14:47   4149s] Max displacement: 17.16 um (Instance: i_croc_soc/i_croc/i_timer/ictc_preCTS_FE_OCPC6149_1000) (671.52, 1009.5) -> (681.12, 1001.94)
[08/28 00:14:47   4149s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[08/28 00:14:47   4149s] Total instances moved : 3885
[08/28 00:14:47   4149s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.043, REAL:0.395, MEM:3507.9M
[08/28 00:14:47   4149s] Total net bbox length = 1.438e+06 (6.916e+05 7.469e+05) (ext = 3.411e+04)
[08/28 00:14:47   4149s] Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3507.9MB
[08/28 00:14:47   4149s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:00.0, mem=3507.9MB) @(1:09:08 - 1:09:10).
[08/28 00:14:47   4149s] *** Finished refinePlace (1:09:10 mem=3507.9M) ***
[08/28 00:14:47   4149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.8
[08/28 00:14:47   4149s] OPERPROF: Finished RefinePlace at level 1, CPU:1.204, REAL:0.557, MEM:3507.9M
[08/28 00:14:48   4150s] *** maximum move = 17.16 um ***
[08/28 00:14:48   4150s] *** Finished re-routing un-routed nets (3507.9M) ***
[08/28 00:14:48   4150s] OPERPROF: Starting DPlace-Init at level 1, MEM:3507.9M
[08/28 00:14:48   4150s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3507.9M
[08/28 00:14:48   4150s] OPERPROF:     Starting CMU at level 3, MEM:3507.9M
[08/28 00:14:48   4150s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3507.9M
[08/28 00:14:48   4150s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.042, REAL:0.042, MEM:3507.9M
[08/28 00:14:48   4150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.100, MEM:3507.9M
[08/28 00:14:48   4150s] 
[08/28 00:14:48   4150s] *** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=3507.9M) ***
[08/28 00:14:48   4150s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.2
[08/28 00:14:48   4150s] ** GigaOpt Optimizer WNS Slack -1.506 TNS Slack -2241.658 Density 56.66
[08/28 00:14:48   4150s] Skipped Place ECO bump recovery (WNS opt)
[08/28 00:14:48   4150s] Optimizer WNS Pass 1
[08/28 00:14:48   4150s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -1.506 TNS -18.130; mem2reg* WNS 0.025 TNS 0.000; reg2mem* WNS -0.021 TNS -0.035; reg2reg* WNS -1.185 TNS -2223.492; HEPG WNS -1.185 TNS -2223.528; all paths WNS -1.506 TNS -2241.658
[08/28 00:14:48   4150s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:14:48   4150s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:14:48   4150s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:14:49   4151s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:14:49   4151s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:14:49   4151s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:14:49   4151s] |  -1.185|   -1.506|-2223.528|-2241.658|    56.66%|   0:00:01.0| 3507.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:49   4151s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:14:49   4152s] |  -1.141|   -1.506|-2108.770|-2126.899|    56.66%|   0:00:00.0| 3507.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:49   4152s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:14:49   4153s] |  -1.110|   -1.506|-2046.685|-2064.815|    56.66%|   0:00:00.0| 3507.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:49   4153s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:14:50   4158s] |  -1.090|   -1.506|-1988.856|-2006.986|    56.67%|   0:00:01.0| 3507.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:50   4158s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:14:51   4160s] |  -1.082|   -1.506|-1964.296|-1982.425|    56.67%|   0:00:01.0| 3507.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:51   4160s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:14:51   4162s] |  -1.072|   -1.506|-1946.226|-1964.356|    56.67%|   0:00:00.0| 3527.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:51   4162s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:14:51   4164s] |  -1.054|   -1.506|-1906.003|-1924.133|    56.67%|   0:00:00.0| 3527.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:14:51   4164s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:14:52   4167s] |  -1.042|   -1.506|-1874.597|-1892.727|    56.67%|   0:00:01.0| 3527.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:14:52   4167s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/28 00:14:52   4168s] |  -1.022|   -1.506|-1825.490|-1843.619|    56.68%|   0:00:00.0| 3527.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:14:52   4168s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/28 00:14:53   4173s] |  -1.006|   -1.506|-1820.499|-1838.629|    56.70%|   0:00:01.0| 3565.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:14:53   4173s] |        |         |         |         |          |            |        |            |         | 84__reg/D                                          |
[08/28 00:14:55   4182s] |  -0.981|   -1.503|-1765.458|-1783.586|    56.70%|   0:00:02.0| 3565.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:14:55   4182s] |        |         |         |         |          |            |        |            |         | 84__reg/D                                          |
[08/28 00:14:56   4189s] |  -0.972|   -1.505|-1731.775|-1749.904|    56.74%|   0:00:01.0| 3565.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:14:56   4189s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/28 00:14:57   4193s] |  -0.954|   -1.505|-1703.804|-1721.933|    56.75%|   0:00:01.0| 3565.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:14:57   4193s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:57   4194s] |  -0.938|   -1.505|-1691.029|-1709.158|    56.75%|   0:00:00.0| 3565.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:57   4194s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1911__reg/D                          |
[08/28 00:14:58   4202s] |  -0.929|   -1.512|-1659.187|-1677.323|    56.77%|   0:00:01.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:14:58   4202s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:14:59   4207s] |  -0.928|   -1.512|-1656.059|-1674.196|    56.78%|   0:00:01.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:14:59   4207s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1911__reg/D                          |
[08/28 00:15:00   4211s] |  -0.921|   -1.512|-1643.635|-1661.772|    56.78%|   0:00:01.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:15:00   4211s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1911__reg/D                          |
[08/28 00:15:00   4213s] |  -0.918|   -1.512|-1636.900|-1655.037|    56.78%|   0:00:00.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:00   4213s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:01   4216s] |  -0.915|   -1.512|-1636.161|-1654.297|    56.79%|   0:00:01.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:15:01   4216s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1888__reg/D                          |
[08/28 00:15:02   4219s] |  -0.914|   -1.512|-1631.337|-1649.473|    56.79%|   0:00:01.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:02   4219s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:02   4219s] |  -0.914|   -1.512|-1631.328|-1649.464|    56.79%|   0:00:00.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:02   4219s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:04   4235s] |  -0.914|   -1.549|-1626.933|-1645.107|    56.90%|   0:00:02.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:04   4235s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:05   4240s] |  -0.914|   -1.542|-1629.900|-1648.066|    56.97%|   0:00:01.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:05   4240s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:06   4241s] |  -0.914|   -1.542|-1629.878|-1648.044|    56.97%|   0:00:01.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:06   4241s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:06   4243s] |  -0.914|   -1.538|-1625.950|-1644.112|    57.01%|   0:00:00.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:06   4243s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:07   4245s] |  -0.914|   -1.538|-1625.459|-1643.620|    57.03%|   0:00:01.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:07   4245s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:07   4245s] |  -0.914|   -1.538|-1625.459|-1643.620|    57.03%|   0:00:00.0| 3584.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:07   4245s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:07   4245s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:07   4245s] 
[08/28 00:15:07   4245s] *** Finish Core Optimize Step (cpu=0:01:35 real=0:00:19.0 mem=3584.2M) ***
[08/28 00:15:07   4245s] Active Path Group: mem2reg reg2mem  
[08/28 00:15:07   4245s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:07   4245s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:15:07   4245s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:07   4245s] |  -0.021|   -1.538|  -0.021|-1643.620|    57.03%|   0:00:00.0| 3584.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:15:07   4245s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_4__reg/D                        |
[08/28 00:15:07   4246s] |   0.025|   -1.538|   0.000|-1643.620|    57.03%|   0:00:00.0| 3584.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:15:07   4246s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_28__reg/D                       |
[08/28 00:15:07   4246s] |   0.032|   -1.538|   0.000|-1643.621|    57.03%|   0:00:00.0| 3584.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:15:07   4246s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_19__reg/D                       |
[08/28 00:15:07   4246s] |   0.060|   -1.538|   0.000|-1643.621|    57.03%|   0:00:00.0| 3584.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:15:07   4246s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_18__reg/D                       |
[08/28 00:15:07   4246s] |   0.060|   -1.538|   0.000|-1643.621|    57.03%|   0:00:00.0| 3584.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:15:07   4246s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_18__reg/D                       |
[08/28 00:15:07   4246s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:07   4246s] 
[08/28 00:15:07   4246s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=3584.2M) ***
[08/28 00:15:07   4246s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:15:07   4246s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:07   4246s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:15:07   4246s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:07   4246s] |  -1.538|   -1.538| -18.162|-1643.621|    57.03%|   0:00:00.0| 3584.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:08   4248s] |  -1.355|   -1.355| -17.979|-1643.421|    57.04%|   0:00:01.0| 3584.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:08   4249s] |  -1.344|   -1.344| -17.968|-1643.410|    57.04%|   0:00:00.0| 3584.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:09   4250s] |  -1.322|   -1.322| -17.946|-1643.388|    57.04%|   0:00:01.0| 3584.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:09   4251s] |  -1.312|   -1.312| -17.936|-1643.378|    57.04%|   0:00:00.0| 3584.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:09   4252s] |  -1.292|   -1.292| -17.916|-1643.358|    57.04%|   0:00:00.0| 3584.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:09   4254s] |  -1.288|   -1.288| -17.912|-1643.354|    57.04%|   0:00:00.0| 3584.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:09   4255s] |  -1.277|   -1.277| -17.901|-1643.343|    57.05%|   0:00:00.0| 3584.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:10   4257s] |  -1.273|   -1.273| -17.897|-1643.338|    57.05%|   0:00:01.0| 3584.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:11   4260s] |  -1.272|   -1.272| -17.897|-1643.339|    57.07%|   0:00:01.0| 3584.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:11   4260s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:11   4260s] 
[08/28 00:15:11   4260s] *** Finish Core Optimize Step (cpu=0:00:14.3 real=0:00:04.0 mem=3584.2M) ***
[08/28 00:15:11   4260s] 
[08/28 00:15:11   4260s] *** Finished Optimize Step Cumulative (cpu=0:01:50 real=0:00:23.0 mem=3584.2M) ***
[08/28 00:15:11   4260s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -1.272 TNS -17.897; mem2reg* WNS 0.060 TNS 0.000; reg2mem* WNS 0.186 TNS 0.000; reg2reg* WNS -0.914 TNS -1625.442; HEPG WNS -0.914 TNS -1625.442; all paths WNS -1.272 TNS -1643.339
[08/28 00:15:11   4260s] ** GigaOpt Optimizer WNS Slack -1.272 TNS Slack -1643.339 Density 57.07
[08/28 00:15:11   4260s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.3
[08/28 00:15:11   4261s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF:       Starting CMU at level 4, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.077, REAL:0.077, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.148, REAL:0.150, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.149, REAL:0.150, MEM:3584.2M
[08/28 00:15:11   4261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.9
[08/28 00:15:11   4261s] OPERPROF: Starting RefinePlace at level 1, MEM:3584.2M
[08/28 00:15:11   4261s] *** Starting refinePlace (1:11:01 mem=3584.2M) ***
[08/28 00:15:11   4261s] Total net bbox length = 1.445e+06 (6.945e+05 7.500e+05) (ext = 3.411e+04)
[08/28 00:15:11   4261s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:15:11   4261s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3584.2M
[08/28 00:15:11   4261s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:15:11   4261s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.023, REAL:0.023, MEM:3584.2M
[08/28 00:15:11   4261s] default core: bins with density > 0.750 = 10.72 % ( 103 / 961 )
[08/28 00:15:11   4261s] Density distribution unevenness ratio = 13.700%
[08/28 00:15:11   4261s] RPlace IncrNP Skipped
[08/28 00:15:11   4261s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3584.2MB) @(1:11:01 - 1:11:01).
[08/28 00:15:11   4261s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.031, REAL:0.031, MEM:3584.2M
[08/28 00:15:11   4261s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:15:11   4261s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3584.2MB
[08/28 00:15:11   4261s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3584.2M
[08/28 00:15:11   4261s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3584.2M
[08/28 00:15:11   4261s] Starting refinePlace ...
[08/28 00:15:12   4261s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:15:12   4261s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:15:12   4262s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=3571.2MB) @(1:11:01 - 1:11:03).
[08/28 00:15:12   4262s] Move report: preRPlace moves 1976 insts, mean move: 1.63 um, max move: 12.96 um
[08/28 00:15:12   4262s] 	Max move on inst (i_croc_soc/i_croc/all_periph_obi_rsp_134__reg): (719.04, 975.48) --> (732.00, 975.48)
[08/28 00:15:12   4262s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:15:12   4262s] Move report: Detail placement moves 1976 insts, mean move: 1.63 um, max move: 12.96 um
[08/28 00:15:12   4262s] 	Max move on inst (i_croc_soc/i_croc/all_periph_obi_rsp_134__reg): (719.04, 975.48) --> (732.00, 975.48)
[08/28 00:15:12   4262s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3571.2MB
[08/28 00:15:12   4262s] Statistics of distance of Instance movement in refine placement:
[08/28 00:15:12   4262s]   maximum (X+Y) =        12.96 um
[08/28 00:15:12   4262s]   inst (i_croc_soc/i_croc/all_periph_obi_rsp_134__reg) with max move: (719.04, 975.48) -> (732, 975.48)
[08/28 00:15:12   4262s]   mean    (X+Y) =         1.63 um
[08/28 00:15:12   4262s] Summary Report:
[08/28 00:15:12   4262s] Instances move: 1976 (out of 35915 movable)
[08/28 00:15:12   4262s] Instances flipped: 0
[08/28 00:15:12   4262s] Mean displacement: 1.63 um
[08/28 00:15:12   4262s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/all_periph_obi_rsp_134__reg) (719.04, 975.48) -> (732, 975.48)
[08/28 00:15:12   4262s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:15:12   4262s] Total instances moved : 1976
[08/28 00:15:12   4262s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.163, REAL:0.432, MEM:3571.2M
[08/28 00:15:12   4262s] Total net bbox length = 1.447e+06 (6.963e+05 7.505e+05) (ext = 3.411e+04)
[08/28 00:15:12   4262s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3571.2MB
[08/28 00:15:12   4262s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=3571.2MB) @(1:11:01 - 1:11:03).
[08/28 00:15:12   4262s] *** Finished refinePlace (1:11:03 mem=3571.2M) ***
[08/28 00:15:12   4262s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.9
[08/28 00:15:12   4262s] OPERPROF: Finished RefinePlace at level 1, CPU:1.355, REAL:0.626, MEM:3571.2M
[08/28 00:15:12   4263s] *** maximum move = 12.96 um ***
[08/28 00:15:12   4263s] *** Finished re-routing un-routed nets (3571.2M) ***
[08/28 00:15:12   4263s] OPERPROF: Starting DPlace-Init at level 1, MEM:3571.2M
[08/28 00:15:12   4263s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3571.2M
[08/28 00:15:12   4263s] OPERPROF:     Starting CMU at level 3, MEM:3571.2M
[08/28 00:15:12   4263s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3571.2M
[08/28 00:15:12   4263s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.045, MEM:3571.2M
[08/28 00:15:12   4263s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.108, REAL:0.109, MEM:3571.2M
[08/28 00:15:13   4263s] 
[08/28 00:15:13   4263s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=3571.2M) ***
[08/28 00:15:13   4263s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.3
[08/28 00:15:13   4263s] ** GigaOpt Optimizer WNS Slack -1.272 TNS Slack -1643.339 Density 57.07
[08/28 00:15:13   4263s] Optimizer WNS Pass 2
[08/28 00:15:13   4263s] OptDebug: Start of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -1.272 TNS -17.897; mem2reg* WNS 0.060 TNS 0.000; reg2mem* WNS 0.186 TNS 0.000; reg2reg* WNS -0.914 TNS -1625.442; HEPG WNS -0.914 TNS -1625.442; all paths WNS -1.272 TNS -1643.339
[08/28 00:15:13   4264s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:15:13   4264s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:15:13   4264s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:15:13   4264s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:13   4264s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:15:13   4264s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:13   4264s] |  -0.914|   -1.272|-1625.442|-1643.339|    57.07%|   0:00:00.0| 3571.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:13   4264s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:15   4270s] |  -0.917|   -1.273|-1599.424|-1617.321|    57.07%|   0:00:02.0| 3571.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:15:15   4270s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:15:15   4272s] |  -0.903|   -1.273|-1603.036|-1620.933|    57.07%|   0:00:00.0| 3571.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:15   4272s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:17   4285s] |  -0.890|   -1.273|-1590.453|-1608.350|    57.08%|   0:00:02.0| 3571.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:17   4285s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:18   4287s] |  -0.869|   -1.273|-1542.398|-1560.295|    57.08%|   0:00:01.0| 3571.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:15:18   4287s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:15:19   4295s] |  -0.859|   -1.273|-1531.772|-1549.669|    57.08%|   0:00:01.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:19   4295s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_60__reg/D           |
[08/28 00:15:20   4302s] |  -0.851|   -1.273|-1517.004|-1534.900|    57.09%|   0:00:01.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:20   4302s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:21   4306s] |  -0.848|   -1.434|-1509.673|-1527.731|    57.09%|   0:00:01.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:21   4306s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:21   4310s] |  -0.839|   -1.434|-1488.202|-1506.260|    57.10%|   0:00:00.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:21   4310s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:22   4313s] |  -0.834|   -1.434|-1476.741|-1494.799|    57.11%|   0:00:01.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:22   4313s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:22   4315s] |  -0.828|   -1.434|-1462.152|-1480.210|    57.12%|   0:00:00.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:22   4315s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:23   4316s] |  -0.816|   -1.434|-1433.500|-1451.558|    57.12%|   0:00:01.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:23   4316s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:23   4319s] |  -0.811|   -1.434|-1419.971|-1438.028|    57.12%|   0:00:00.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:23   4319s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:23   4320s] |  -0.806|   -1.434|-1408.272|-1426.329|    57.13%|   0:00:00.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:23   4320s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:24   4322s] |  -0.804|   -1.434|-1403.443|-1421.500|    57.14%|   0:00:01.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:24   4322s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:24   4325s] |  -0.795|   -1.434|-1383.815|-1401.872|    57.14%|   0:00:00.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:24   4325s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:25   4328s] |  -0.795|   -1.434|-1383.263|-1401.321|    57.15%|   0:00:01.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:25   4328s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:27   4341s] |  -0.796|   -1.432|-1370.935|-1388.991|    57.23%|   0:00:02.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:27   4341s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:28   4345s] |  -0.796|   -1.432|-1369.837|-1387.894|    57.27%|   0:00:01.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:28   4345s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:29   4347s] |  -0.796|   -1.432|-1369.447|-1387.503|    57.29%|   0:00:01.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:29   4347s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:29   4349s] |  -0.796|   -1.432|-1369.472|-1387.528|    57.30%|   0:00:00.0| 3590.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:29   4349s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:29   4349s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:29   4349s] 
[08/28 00:15:29   4349s] *** Finish Core Optimize Step (cpu=0:01:25 real=0:00:16.0 mem=3590.3M) ***
[08/28 00:15:29   4349s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:15:29   4349s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:29   4349s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:15:29   4349s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:29   4349s] |  -1.432|   -1.432| -18.056|-1387.528|    57.30%|   0:00:00.0| 3590.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:30   4349s] |  -1.349|   -1.349| -17.973|-1387.444|    57.30%|   0:00:01.0| 3590.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:30   4350s] |  -1.296|   -1.296| -17.920|-1387.391|    57.30%|   0:00:00.0| 3590.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:30   4350s] |  -1.262|   -1.262| -17.886|-1387.357|    57.30%|   0:00:00.0| 3590.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:31   4356s] |  -1.259|   -1.259| -17.883|-1387.354|    57.30%|   0:00:01.0| 3598.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:31   4360s] |  -1.258|   -1.258| -17.882|-1387.354|    57.30%|   0:00:00.0| 3598.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:32   4362s] |  -1.258|   -1.258| -17.882|-1387.356|    57.31%|   0:00:01.0| 3598.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:15:32   4362s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:32   4362s] 
[08/28 00:15:32   4362s] *** Finish Core Optimize Step (cpu=0:00:13.6 real=0:00:03.0 mem=3598.3M) ***
[08/28 00:15:32   4362s] 
[08/28 00:15:32   4362s] *** Finished Optimize Step Cumulative (cpu=0:01:39 real=0:00:19.0 mem=3598.3M) ***
[08/28 00:15:32   4362s] OptDebug: End of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -1.258 TNS -17.882; mem2reg* WNS 0.060 TNS 0.000; reg2mem* WNS 0.278 TNS 0.000; reg2reg* WNS -0.796 TNS -1369.474; HEPG WNS -0.796 TNS -1369.474; all paths WNS -1.258 TNS -1387.356
[08/28 00:15:32   4362s] ** GigaOpt Optimizer WNS Slack -1.258 TNS Slack -1387.356 Density 57.31
[08/28 00:15:32   4362s] Placement Snapshot: Density distribution:
[08/28 00:15:32   4362s] [1.00 -  +++]: 18 (2.24%)
[08/28 00:15:32   4362s] [0.95 - 1.00]: 15 (1.87%)
[08/28 00:15:32   4362s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:15:32   4362s] [0.85 - 0.90]: 6 (0.75%)
[08/28 00:15:32   4362s] [0.80 - 0.85]: 5 (0.62%)
[08/28 00:15:32   4362s] [0.75 - 0.80]: 16 (1.99%)
[08/28 00:15:32   4362s] [0.70 - 0.75]: 20 (2.49%)
[08/28 00:15:32   4362s] [0.65 - 0.70]: 34 (4.23%)
[08/28 00:15:32   4362s] [0.60 - 0.65]: 37 (4.60%)
[08/28 00:15:32   4362s] [0.55 - 0.60]: 40 (4.98%)
[08/28 00:15:32   4362s] [0.50 - 0.55]: 66 (8.21%)
[08/28 00:15:32   4362s] [0.45 - 0.50]: 51 (6.34%)
[08/28 00:15:32   4362s] [0.40 - 0.45]: 83 (10.32%)
[08/28 00:15:32   4362s] [0.35 - 0.40]: 150 (18.66%)
[08/28 00:15:32   4362s] [0.30 - 0.35]: 131 (16.29%)
[08/28 00:15:32   4362s] [0.25 - 0.30]: 83 (10.32%)
[08/28 00:15:32   4362s] [0.20 - 0.25]: 30 (3.73%)
[08/28 00:15:32   4362s] [0.15 - 0.20]: 8 (1.00%)
[08/28 00:15:32   4362s] [0.10 - 0.15]: 9 (1.12%)
[08/28 00:15:32   4362s] [0.05 - 0.10]: 0 (0.00%)
[08/28 00:15:32   4362s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:15:32   4362s] Begin: Area Reclaim Optimization
[08/28 00:15:32   4362s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:12:42.8/0:46:44.6 (1.6), mem = 3598.3M
[08/28 00:15:33   4363s] Reclaim Optimization WNS Slack -1.258  TNS Slack -1387.356 Density 57.31
[08/28 00:15:33   4363s] +----------+---------+--------+---------+------------+--------+
[08/28 00:15:33   4363s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/28 00:15:33   4363s] +----------+---------+--------+---------+------------+--------+
[08/28 00:15:33   4363s] |    57.31%|        -|  -1.258|-1387.356|   0:00:00.0| 3598.3M|
[08/28 00:15:33   4363s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:15:35   4371s] |    57.19%|      143|  -1.256|-1383.239|   0:00:02.0| 3598.3M|
[08/28 00:15:43   4399s] |    57.09%|      427|  -1.255|-1496.119|   0:00:08.0| 3598.3M|
[08/28 00:15:43   4399s] |    57.09%|        0|  -1.255|-1496.119|   0:00:00.0| 3598.3M|
[08/28 00:15:43   4399s] +----------+---------+--------+---------+------------+--------+
[08/28 00:15:43   4399s] Reclaim Optimization End WNS Slack -1.256  TNS Slack -1496.119 Density 57.09
[08/28 00:15:43   4399s] 
[08/28 00:15:43   4399s] ** Summary: Restruct = 0 Buffer Deletion = 125 Declone = 25 Resize = 279 **
[08/28 00:15:43   4399s] --------------------------------------------------------------
[08/28 00:15:43   4399s] |                                   | Total     | Sequential |
[08/28 00:15:43   4399s] --------------------------------------------------------------
[08/28 00:15:43   4399s] | Num insts resized                 |     279  |       0    |
[08/28 00:15:43   4399s] | Num insts undone                  |     148  |       0    |
[08/28 00:15:43   4399s] | Num insts Downsized               |     279  |       0    |
[08/28 00:15:43   4399s] | Num insts Samesized               |       0  |       0    |
[08/28 00:15:43   4399s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:15:43   4399s] | Num multiple commits+uncommits    |       0  |       -    |
[08/28 00:15:43   4399s] --------------------------------------------------------------
[08/28 00:15:43   4399s] End: Core Area Reclaim Optimization (cpu = 0:00:36.8) (real = 0:00:11.0) **
[08/28 00:15:43   4399s] *** AreaOpt [finish] : cpu/real = 0:00:36.8/0:00:10.9 (3.4), totSession cpu/real = 1:13:19.6/0:46:55.5 (1.6), mem = 3598.3M
[08/28 00:15:43   4399s] 
[08/28 00:15:43   4399s] =============================================================================================
[08/28 00:15:43   4399s]  Step TAT Report for AreaOpt #4
[08/28 00:15:43   4399s] =============================================================================================
[08/28 00:15:43   4399s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:15:43   4399s] ---------------------------------------------------------------------------------------------
[08/28 00:15:43   4399s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:15:43   4399s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:15:43   4399s] [ OptSingleIteration     ]      3   0:00:00.3  (   2.6 % )     0:00:09.6 /  0:00:35.5    3.7
[08/28 00:15:43   4399s] [ OptGetWeight           ]    382   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[08/28 00:15:43   4399s] [ OptEval                ]    382   0:00:01.4  (  12.9 % )     0:00:01.4 /  0:00:08.0    5.7
[08/28 00:15:43   4399s] [ OptCommit              ]    382   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    0.8
[08/28 00:15:43   4399s] [ IncrTimingUpdate       ]    195   0:00:07.0  (  64.7 % )     0:00:07.0 /  0:00:25.3    3.6
[08/28 00:15:43   4399s] [ PostCommitDelayCalc    ]    432   0:00:00.7  (   6.2 % )     0:00:00.7 /  0:00:01.8    2.7
[08/28 00:15:43   4399s] [ MISC                   ]          0:00:01.0  (   8.8 % )     0:00:01.0 /  0:00:01.0    1.0
[08/28 00:15:43   4399s] ---------------------------------------------------------------------------------------------
[08/28 00:15:43   4399s]  AreaOpt #4 TOTAL                   0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:36.8    3.4
[08/28 00:15:43   4399s] ---------------------------------------------------------------------------------------------
[08/28 00:15:43   4399s] 
[08/28 00:15:43   4399s] End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:11, mem=3511.34M, totSessionCpu=1:13:20).
[08/28 00:15:43   4399s] Placement Snapshot: Density distribution:
[08/28 00:15:43   4399s] [1.00 -  +++]: 18 (2.24%)
[08/28 00:15:43   4399s] [0.95 - 1.00]: 15 (1.87%)
[08/28 00:15:43   4399s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:15:43   4399s] [0.85 - 0.90]: 6 (0.75%)
[08/28 00:15:43   4399s] [0.80 - 0.85]: 6 (0.75%)
[08/28 00:15:43   4399s] [0.75 - 0.80]: 15 (1.87%)
[08/28 00:15:43   4399s] [0.70 - 0.75]: 22 (2.74%)
[08/28 00:15:43   4399s] [0.65 - 0.70]: 34 (4.23%)
[08/28 00:15:43   4399s] [0.60 - 0.65]: 37 (4.60%)
[08/28 00:15:43   4399s] [0.55 - 0.60]: 42 (5.22%)
[08/28 00:15:43   4399s] [0.50 - 0.55]: 65 (8.08%)
[08/28 00:15:43   4399s] [0.45 - 0.50]: 52 (6.47%)
[08/28 00:15:43   4399s] [0.40 - 0.45]: 84 (10.45%)
[08/28 00:15:43   4399s] [0.35 - 0.40]: 149 (18.53%)
[08/28 00:15:43   4399s] [0.30 - 0.35]: 128 (15.92%)
[08/28 00:15:43   4399s] [0.25 - 0.30]: 87 (10.82%)
[08/28 00:15:43   4399s] [0.20 - 0.25]: 26 (3.23%)
[08/28 00:15:43   4399s] [0.15 - 0.20]: 8 (1.00%)
[08/28 00:15:43   4399s] [0.10 - 0.15]: 8 (1.00%)
[08/28 00:15:43   4399s] [0.05 - 0.10]: 0 (0.00%)
[08/28 00:15:43   4399s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:15:43   4399s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.4
[08/28 00:15:43   4399s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3511.3M
[08/28 00:15:43   4399s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3511.3M
[08/28 00:15:43   4399s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3511.3M
[08/28 00:15:43   4399s] OPERPROF:       Starting CMU at level 4, MEM:3511.3M
[08/28 00:15:43   4399s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:3511.3M
[08/28 00:15:43   4399s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.066, REAL:0.066, MEM:3511.3M
[08/28 00:15:43   4399s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.122, REAL:0.122, MEM:3511.3M
[08/28 00:15:43   4399s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.122, REAL:0.123, MEM:3511.3M
[08/28 00:15:43   4399s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.10
[08/28 00:15:43   4399s] OPERPROF: Starting RefinePlace at level 1, MEM:3511.3M
[08/28 00:15:43   4399s] *** Starting refinePlace (1:13:20 mem=3511.3M) ***
[08/28 00:15:43   4399s] Total net bbox length = 1.452e+06 (6.987e+05 7.530e+05) (ext = 3.411e+04)
[08/28 00:15:43   4400s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:15:43   4400s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3511.3M
[08/28 00:15:43   4400s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:3511.3M
[08/28 00:15:43   4400s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:15:43   4400s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3511.3M
[08/28 00:15:43   4400s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3511.3M
[08/28 00:15:43   4400s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.019, REAL:0.019, MEM:3511.3M
[08/28 00:15:43   4400s] default core: bins with density > 0.750 = 10.61 % ( 102 / 961 )
[08/28 00:15:43   4400s] Density distribution unevenness ratio = 13.652%
[08/28 00:15:43   4400s] RPlace IncrNP Skipped
[08/28 00:15:43   4400s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3511.3MB) @(1:13:20 - 1:13:20).
[08/28 00:15:43   4400s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.026, REAL:0.026, MEM:3511.3M
[08/28 00:15:43   4400s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:15:43   4400s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3511.3MB
[08/28 00:15:43   4400s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3511.3M
[08/28 00:15:43   4400s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.003, MEM:3511.3M
[08/28 00:15:43   4400s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3511.3M
[08/28 00:15:43   4400s] Starting refinePlace ...
[08/28 00:15:43   4400s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:15:43   4400s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:15:44   4401s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=3524.8MB) @(1:13:20 - 1:13:21).
[08/28 00:15:44   4401s] Move report: preRPlace moves 1190 insts, mean move: 1.32 um, max move: 14.88 um
[08/28 00:15:44   4401s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg): (1289.76, 805.38) --> (1274.88, 805.38)
[08/28 00:15:44   4401s] 	Length: 30 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_2
[08/28 00:15:44   4401s] Move report: Detail placement moves 1190 insts, mean move: 1.32 um, max move: 14.88 um
[08/28 00:15:44   4401s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg): (1289.76, 805.38) --> (1274.88, 805.38)
[08/28 00:15:44   4401s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3524.8MB
[08/28 00:15:44   4401s] Statistics of distance of Instance movement in refine placement:
[08/28 00:15:44   4401s]   maximum (X+Y) =        14.88 um
[08/28 00:15:44   4401s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg) with max move: (1289.76, 805.38) -> (1274.88, 805.38)
[08/28 00:15:44   4401s]   mean    (X+Y) =         1.32 um
[08/28 00:15:44   4401s] Summary Report:
[08/28 00:15:44   4401s] Instances move: 1190 (out of 36028 movable)
[08/28 00:15:44   4401s] Instances flipped: 0
[08/28 00:15:44   4401s] Mean displacement: 1.32 um
[08/28 00:15:44   4401s] Max displacement: 14.88 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg) (1289.76, 805.38) -> (1274.88, 805.38)
[08/28 00:15:44   4401s] 	Length: 30 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_2
[08/28 00:15:44   4401s] Total instances moved : 1190
[08/28 00:15:44   4401s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.034, REAL:0.386, MEM:3524.8M
[08/28 00:15:44   4401s] Total net bbox length = 1.453e+06 (6.995e+05 7.531e+05) (ext = 3.411e+04)
[08/28 00:15:44   4401s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3524.8MB
[08/28 00:15:44   4401s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=3524.8MB) @(1:13:20 - 1:13:21).
[08/28 00:15:44   4401s] *** Finished refinePlace (1:13:21 mem=3524.8M) ***
[08/28 00:15:44   4401s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.10
[08/28 00:15:44   4401s] OPERPROF: Finished RefinePlace at level 1, CPU:1.200, REAL:0.553, MEM:3524.8M
[08/28 00:15:44   4401s] *** maximum move = 14.88 um ***
[08/28 00:15:44   4401s] *** Finished re-routing un-routed nets (3524.8M) ***
[08/28 00:15:44   4401s] OPERPROF: Starting DPlace-Init at level 1, MEM:3524.8M
[08/28 00:15:44   4401s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3524.8M
[08/28 00:15:44   4401s] OPERPROF:     Starting CMU at level 3, MEM:3524.8M
[08/28 00:15:44   4401s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3524.8M
[08/28 00:15:44   4401s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.039, MEM:3524.8M
[08/28 00:15:44   4401s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.092, MEM:3524.8M
[08/28 00:15:45   4402s] 
[08/28 00:15:45   4402s] *** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=3524.8M) ***
[08/28 00:15:45   4402s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.4
[08/28 00:15:45   4402s] ** GigaOpt Optimizer WNS Slack -1.256 TNS Slack -1496.119 Density 57.09
[08/28 00:15:45   4402s] Skipped Place ECO bump recovery (WNS opt)
[08/28 00:15:45   4402s] Optimizer WNS Pass 3
[08/28 00:15:45   4402s] OptDebug: Start of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -1.256 TNS -17.880; mem2reg* WNS 0.007 TNS 0.000; reg2mem* WNS 0.204 TNS 0.000; reg2reg* WNS -0.836 TNS -1478.240; HEPG WNS -0.836 TNS -1478.240; all paths WNS -1.256 TNS -1496.119
[08/28 00:15:45   4402s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:15:45   4402s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:15:45   4402s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:15:45   4402s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:45   4402s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:15:45   4402s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:15:45   4402s] |  -0.836|   -1.256|-1478.240|-1496.119|    57.09%|   0:00:00.0| 3524.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:45   4402s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:46   4403s] |  -0.779|   -1.255|-1339.213|-1357.093|    57.09%|   0:00:01.0| 3524.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:46   4403s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:47   4410s] |  -0.766|   -1.255|-1303.173|-1321.053|    57.09%|   0:00:01.0| 3562.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:47   4410s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:49   4420s] |  -0.750|   -1.255|-1275.342|-1293.222|    57.09%|   0:00:02.0| 3582.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:49   4420s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:50   4427s] |  -0.734|   -1.255|-1243.741|-1261.621|    57.10%|   0:00:01.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:50   4427s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:51   4435s] |  -0.720|   -1.256|-1217.116|-1234.996|    57.10%|   0:00:01.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:51   4435s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:15:52   4443s] |  -0.707|   -1.256|-1200.414|-1218.294|    57.10%|   0:00:01.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:15:52   4443s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:15:53   4451s] |  -0.705|   -1.256|-1196.119|-1213.998|    57.10%|   0:00:01.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:53   4451s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:15:54   4453s] |  -0.705|   -1.256|-1195.782|-1213.662|    57.11%|   0:00:01.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:54   4453s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:15:54   4453s] |  -0.705|   -1.256|-1194.875|-1212.755|    57.11%|   0:00:00.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:54   4453s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:15:58   4482s] |  -0.705|   -1.259|-1179.490|-1197.373|    57.13%|   0:00:04.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:15:58   4482s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:16:00   4489s] |  -0.705|   -1.369|-1167.592|-1185.585|    57.17%|   0:00:02.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:16:00   4489s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:16:00   4490s] |  -0.705|   -1.369|-1167.585|-1185.579|    57.17%|   0:00:00.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:16:00   4490s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:16:00   4493s] |  -0.705|   -1.369|-1167.058|-1185.052|    57.20%|   0:00:00.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:16:00   4493s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:16:01   4495s] |  -0.705|   -1.369|-1166.883|-1184.877|    57.21%|   0:00:01.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:16:01   4495s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:16:01   4495s] |  -0.705|   -1.369|-1166.883|-1184.877|    57.21%|   0:00:00.0| 3601.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:16:01   4495s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:16:01   4495s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:01   4495s] 
[08/28 00:16:01   4495s] *** Finish Core Optimize Step (cpu=0:01:33 real=0:00:16.0 mem=3601.1M) ***
[08/28 00:16:01   4495s] Active Path Group: mem2reg reg2mem  
[08/28 00:16:01   4495s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:01   4495s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:16:01   4495s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:01   4495s] |   0.007|   -1.369|   0.000|-1184.877|    57.21%|   0:00:00.0| 3601.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:16:01   4495s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_18__reg/D                       |
[08/28 00:16:01   4495s] |   0.036|   -1.369|   0.000|-1184.877|    57.21%|   0:00:00.0| 3601.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:16:01   4495s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_3__reg/D                        |
[08/28 00:16:02   4496s] |   0.070|   -1.369|   0.000|-1184.877|    57.21%|   0:00:01.0| 3601.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:16:02   4496s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_18__reg/D                       |
[08/28 00:16:02   4496s] |   0.070|   -1.369|   0.000|-1184.877|    57.21%|   0:00:00.0| 3601.1M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:16:02   4496s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_18__reg/D                       |
[08/28 00:16:02   4496s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:02   4496s] 
[08/28 00:16:02   4496s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=3601.1M) ***
[08/28 00:16:02   4496s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:16:02   4496s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:02   4496s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:16:02   4496s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:02   4496s] |  -1.369|   -1.369| -17.993|-1184.877|    57.21%|   0:00:00.0| 3601.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:05   4511s] |  -1.232|   -1.232| -17.856|-1184.738|    57.23%|   0:00:03.0| 3601.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:05   4512s] |  -1.223|   -1.223| -17.847|-1184.729|    57.23%|   0:00:00.0| 3601.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:05   4513s] |  -1.213|   -1.213| -17.837|-1184.719|    57.23%|   0:00:00.0| 3601.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:05   4513s] |  -1.204|   -1.204| -17.829|-1184.711|    57.23%|   0:00:00.0| 3601.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:06   4514s] |  -1.199|   -1.199| -17.823|-1184.705|    57.23%|   0:00:01.0| 3601.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:06   4515s] |  -1.193|   -1.193| -17.817|-1184.699|    57.24%|   0:00:00.0| 3601.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:06   4515s] |  -1.185|   -1.185| -17.809|-1184.691|    57.24%|   0:00:00.0| 3601.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:07   4518s] |  -1.185|   -1.185| -17.809|-1184.691|    57.26%|   0:00:01.0| 3601.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:07   4518s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:07   4518s] 
[08/28 00:16:07   4518s] *** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:05.0 mem=3601.1M) ***
[08/28 00:16:07   4518s] 
[08/28 00:16:07   4518s] *** Finished Optimize Step Cumulative (cpu=0:01:56 real=0:00:22.0 mem=3601.1M) ***
[08/28 00:16:07   4518s] OptDebug: End of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -1.185 TNS -17.809; mem2reg* WNS 0.070 TNS 0.000; reg2mem* WNS 0.314 TNS 0.000; reg2reg* WNS -0.705 TNS -1166.882; HEPG WNS -0.705 TNS -1166.882; all paths WNS -1.185 TNS -1184.691
[08/28 00:16:07   4518s] ** GigaOpt Optimizer WNS Slack -1.185 TNS Slack -1184.691 Density 57.26
[08/28 00:16:07   4518s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.5
[08/28 00:16:07   4519s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF:       Starting CMU at level 4, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.003, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.063, REAL:0.064, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.121, REAL:0.122, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.121, REAL:0.122, MEM:3601.1M
[08/28 00:16:07   4519s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.11
[08/28 00:16:07   4519s] OPERPROF: Starting RefinePlace at level 1, MEM:3601.1M
[08/28 00:16:07   4519s] *** Starting refinePlace (1:15:19 mem=3601.1M) ***
[08/28 00:16:07   4519s] Total net bbox length = 1.457e+06 (7.017e+05 7.557e+05) (ext = 3.411e+04)
[08/28 00:16:07   4519s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:16:07   4519s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:3601.1M
[08/28 00:16:07   4519s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:16:07   4519s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:3601.1M
[08/28 00:16:07   4519s] default core: bins with density > 0.750 = 11.24 % ( 108 / 961 )
[08/28 00:16:07   4519s] Density distribution unevenness ratio = 13.635%
[08/28 00:16:07   4519s] RPlace IncrNP Skipped
[08/28 00:16:07   4519s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3601.1MB) @(1:15:19 - 1:15:19).
[08/28 00:16:07   4519s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.024, REAL:0.025, MEM:3601.1M
[08/28 00:16:07   4519s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:16:07   4519s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3601.1MB
[08/28 00:16:07   4519s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.004, REAL:0.004, MEM:3601.1M
[08/28 00:16:07   4519s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3601.1M
[08/28 00:16:07   4519s] Starting refinePlace ...
[08/28 00:16:07   4519s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:16:07   4519s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:16:07   4520s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3587.1MB) @(1:15:19 - 1:15:20).
[08/28 00:16:07   4520s] Move report: preRPlace moves 1332 insts, mean move: 1.44 um, max move: 7.56 um
[08/28 00:16:07   4520s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC6354_i_ibex_id_stage_i_controller_i_instr_i_0____NOT__A_1_Y___OR__A_Y___OR__A_2_B___OR__Y_B): (1179.36, 956.58) --> (1179.36, 964.14)
[08/28 00:16:07   4520s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/28 00:16:07   4520s] Move report: Detail placement moves 1332 insts, mean move: 1.44 um, max move: 7.56 um
[08/28 00:16:07   4520s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC6354_i_ibex_id_stage_i_controller_i_instr_i_0____NOT__A_1_Y___OR__A_Y___OR__A_2_B___OR__Y_B): (1179.36, 956.58) --> (1179.36, 964.14)
[08/28 00:16:07   4520s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 3587.1MB
[08/28 00:16:08   4520s] Statistics of distance of Instance movement in refine placement:
[08/28 00:16:08   4520s]   maximum (X+Y) =         7.56 um
[08/28 00:16:08   4520s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC6354_i_ibex_id_stage_i_controller_i_instr_i_0____NOT__A_1_Y___OR__A_Y___OR__A_2_B___OR__Y_B) with max move: (1179.36, 956.58) -> (1179.36, 964.14)
[08/28 00:16:08   4520s]   mean    (X+Y) =         1.44 um
[08/28 00:16:08   4520s] Summary Report:
[08/28 00:16:08   4520s] Instances move: 1332 (out of 36214 movable)
[08/28 00:16:08   4520s] Instances flipped: 0
[08/28 00:16:08   4520s] Mean displacement: 1.44 um
[08/28 00:16:08   4520s] Max displacement: 7.56 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC6354_i_ibex_id_stage_i_controller_i_instr_i_0____NOT__A_1_Y___OR__A_Y___OR__A_2_B___OR__Y_B) (1179.36, 956.58) -> (1179.36, 964.14)
[08/28 00:16:08   4520s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/28 00:16:08   4520s] Total instances moved : 1332
[08/28 00:16:08   4520s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.973, REAL:0.381, MEM:3587.1M
[08/28 00:16:08   4520s] Total net bbox length = 1.459e+06 (7.026e+05 7.560e+05) (ext = 3.411e+04)
[08/28 00:16:08   4520s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3587.1MB
[08/28 00:16:08   4520s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3587.1MB) @(1:15:19 - 1:15:20).
[08/28 00:16:08   4520s] *** Finished refinePlace (1:15:20 mem=3587.1M) ***
[08/28 00:16:08   4520s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.11
[08/28 00:16:08   4520s] OPERPROF: Finished RefinePlace at level 1, CPU:1.131, REAL:0.540, MEM:3587.1M
[08/28 00:16:08   4520s] *** maximum move = 7.56 um ***
[08/28 00:16:08   4520s] *** Finished re-routing un-routed nets (3587.1M) ***
[08/28 00:16:08   4521s] OPERPROF: Starting DPlace-Init at level 1, MEM:3587.1M
[08/28 00:16:08   4521s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3587.1M
[08/28 00:16:08   4521s] OPERPROF:     Starting CMU at level 3, MEM:3587.1M
[08/28 00:16:08   4521s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3587.1M
[08/28 00:16:08   4521s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.056, MEM:3587.1M
[08/28 00:16:08   4521s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.134, REAL:0.135, MEM:3587.1M
[08/28 00:16:08   4521s] 
[08/28 00:16:08   4521s] *** Finish Physical Update (cpu=0:00:02.5 real=0:00:01.0 mem=3587.1M) ***
[08/28 00:16:08   4521s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.5
[08/28 00:16:09   4521s] ** GigaOpt Optimizer WNS Slack -1.185 TNS Slack -1184.691 Density 57.26
[08/28 00:16:09   4521s] Optimizer WNS Pass 4
[08/28 00:16:09   4521s] OptDebug: Start of Optimizer WNS Pass 4: in2out in2reg reg2out default* WNS -1.185 TNS -17.809; mem2reg* WNS 0.070 TNS 0.000; reg2mem* WNS 0.314 TNS 0.000; reg2reg* WNS -0.705 TNS -1166.882; HEPG WNS -0.705 TNS -1166.882; all paths WNS -1.185 TNS -1184.691
[08/28 00:16:09   4522s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:16:09   4522s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:16:09   4522s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:16:09   4522s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:09   4522s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:16:09   4522s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:09   4522s] |  -0.705|   -1.185|-1166.882|-1184.691|    57.26%|   0:00:00.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:16:09   4522s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:16:12   4538s] |  -0.698|   -1.185|-1147.625|-1165.434|    57.26%|   0:00:03.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:12   4538s] |        |         |         |         |          |            |        |            |         | 95__reg/D                                          |
[08/28 00:16:13   4544s] |  -0.702|   -1.185|-1135.583|-1153.392|    57.27%|   0:00:01.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:13   4544s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:13   4546s] |  -0.697|   -1.185|-1159.219|-1177.028|    57.27%|   0:00:00.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:13   4546s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:17   4575s] |  -0.696|   -1.189|-1153.026|-1170.839|    57.28%|   0:00:04.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:17   4575s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:19   4582s] |  -0.696|   -1.189|-1151.220|-1169.033|    57.30%|   0:00:02.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:19   4582s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:19   4582s] |  -0.696|   -1.189|-1151.207|-1169.021|    57.30%|   0:00:00.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:19   4582s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:19   4585s] |  -0.696|   -1.189|-1149.873|-1167.686|    57.31%|   0:00:00.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:19   4585s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:20   4586s] |  -0.696|   -1.189|-1149.867|-1167.681|    57.32%|   0:00:01.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:20   4586s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:20   4586s] Starting generalSmallTnsOpt
[08/28 00:16:20   4586s] |  -0.696|   -1.189|-1149.765|-1167.578|    57.32%|   0:00:00.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:16:20   4586s] |        |         |         |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:16:20   4587s] Ending generalSmallTnsOpt End
[08/28 00:16:20   4587s] Analyzing useful skew in preCTS mode ...
[08/28 00:16:20   4587s] The view delay ratios are: (func_view_wc 1) (func_view_bc 0.470388)
[08/28 00:16:20   4587s] skewClock is  advancing: -48.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:16:20   4587s] skewClock is  advancing: -49.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_1__reg/CLK
[08/28 00:16:20   4587s] skewClock is  advancing: -39.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:16:20   4587s] skewClock is  advancing: -27ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_15__reg/CLK
[08/28 00:16:20   4587s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:16:20   4587s] skewClock is  advancing: -18.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg/CLK
[08/28 00:16:20   4587s] skewClock is  advancing: -29.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:16:20   4587s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_1__reg/CLK
[08/28 00:16:20   4587s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_15__reg/CLK
[08/28 00:16:20   4587s] skewClock is  advancing: -14.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_22__reg/CLK
[08/28 00:16:20   4587s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:16:21   4588s] Finish useful skew analysis
[08/28 00:16:21   4588s] |  -0.637|   -1.189|-1013.836|-1031.649|    57.32%|   0:00:01.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:21   4588s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:22   4599s] |  -0.637|   -1.326|-1013.637|-1031.588|    57.34%|   0:00:01.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:22   4599s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:23   4602s] Starting generalSmallTnsOpt
[08/28 00:16:23   4602s] Ending generalSmallTnsOpt End
[08/28 00:16:23   4602s] Analyzing useful skew in preCTS mode ...
[08/28 00:16:23   4602s] skewClock is  advancing: -75.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_12__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -48.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_13__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -13.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_17__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -51.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_25__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -16ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_29__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -78ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_30__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -28ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_4__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -30.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_6__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -28.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_5__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -47ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_0__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -21.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_3__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -18ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_2__reg/CLK
[08/28 00:16:23   4602s] skewClock is  advancing: -10.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_1__reg/CLK
[08/28 00:16:23   4602s] Finish useful skew analysis
[08/28 00:16:24   4604s] |  -0.637|   -1.277|-1014.055|-1031.956|    57.37%|   0:00:02.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:24   4604s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:24   4604s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:24   4604s] 
[08/28 00:16:24   4604s] *** Finish Core Optimize Step (cpu=0:01:23 real=0:00:15.0 mem=3587.1M) ***
[08/28 00:16:24   4604s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:16:24   4605s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:24   4605s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:16:24   4605s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:24   4605s] |  -1.277|   -1.277| -17.901|-1031.956|    57.37%|   0:00:00.0| 3587.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:27   4617s] |  -1.155|   -1.155| -17.779|-1031.833|    57.37%|   0:00:03.0| 3587.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:28   4620s] Starting generalSmallTnsOpt
[08/28 00:16:28   4620s] Ending generalSmallTnsOpt End
[08/28 00:16:28   4620s] Analyzing useful skew in preCTS mode ...
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_134__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_127__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_190__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_141__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -33.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_28__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_197__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -72ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_13__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -40.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_0__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_176__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_183__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -19.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -24.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -138.5ps, i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_31__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -119.5ps, i_croc_soc/i_croc/i_timer/s_cfg_hi_reg_2__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_148__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_8__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_155__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_22__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_15__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -19.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg/CLK
[08/28 00:16:28   4620s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_15__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -13.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_4__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -12.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_31__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -19.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_6__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -15.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_2__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -21.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_26__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -18.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_25__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -28.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_27__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -15.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_1__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -26.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_12__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -20.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_30__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -20ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_17__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_timer/s_cfg_hi_reg_2__reg/CLK
[08/28 00:16:28   4621s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_31__reg/CLK
[08/28 00:16:28   4621s] Finish useful skew analysis
[08/28 00:16:28   4622s] |  -1.132|   -1.132| -17.756| -987.939|    57.39%|   0:00:01.0| 3587.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:28   4623s] |  -1.126|   -1.126| -17.750| -987.933|    57.39%|   0:00:00.0| 3587.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:29   4624s] |  -1.121|   -1.121| -17.745| -987.928|    57.39%|   0:00:01.0| 3587.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:29   4624s] |  -1.115|   -1.115| -17.739| -987.922|    57.40%|   0:00:00.0| 3587.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:29   4627s] Starting generalSmallTnsOpt
[08/28 00:16:29   4627s] Ending generalSmallTnsOpt End
[08/28 00:16:29   4627s] Analyzing useful skew in preCTS mode ...
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_204__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_211__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_113__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_43__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_1__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_218__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_120__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_57__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_64__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_50__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_71__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_36__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_78__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_29__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_169__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_106__reg/CLK
[08/28 00:16:29   4627s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_92__reg/CLK
[08/28 00:16:30   4627s] Finish useful skew analysis
[08/28 00:16:30   4627s] |  -1.115|   -1.115| -17.739| -987.922|    57.41%|   0:00:01.0| 3587.1M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:30   4627s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:30   4627s] 
[08/28 00:16:30   4627s] *** Finish Core Optimize Step (cpu=0:00:22.7 real=0:00:06.0 mem=3587.1M) ***
[08/28 00:16:30   4627s] 
[08/28 00:16:30   4627s] *** Finished Optimize Step Cumulative (cpu=0:01:46 real=0:00:21.0 mem=3587.1M) ***
[08/28 00:16:30   4627s] OptDebug: End of Optimizer WNS Pass 4: in2out in2reg reg2out default* WNS -1.115 TNS -17.739; mem2reg* WNS 0.048 TNS 0.000; reg2mem* WNS 0.380 TNS 0.000; reg2reg* WNS -0.617 TNS -970.183; HEPG WNS -0.617 TNS -970.183; all paths WNS -1.115 TNS -987.922
[08/28 00:16:30   4627s] ** GigaOpt Optimizer WNS Slack -1.115 TNS Slack -987.922 Density 57.41
[08/28 00:16:30   4627s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.6
[08/28 00:16:30   4627s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3587.1M
[08/28 00:16:30   4627s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3587.1M
[08/28 00:16:30   4628s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3587.1M
[08/28 00:16:30   4628s] OPERPROF:       Starting CMU at level 4, MEM:3587.1M
[08/28 00:16:30   4628s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.003, MEM:3587.1M
[08/28 00:16:30   4628s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.064, REAL:0.065, MEM:3587.1M
[08/28 00:16:30   4628s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.148, REAL:0.149, MEM:3587.1M
[08/28 00:16:30   4628s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.148, REAL:0.149, MEM:3587.1M
[08/28 00:16:30   4628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.12
[08/28 00:16:30   4628s] OPERPROF: Starting RefinePlace at level 1, MEM:3587.1M
[08/28 00:16:30   4628s] *** Starting refinePlace (1:17:08 mem=3587.1M) ***
[08/28 00:16:30   4628s] Total net bbox length = 1.461e+06 (7.039e+05 7.576e+05) (ext = 3.411e+04)
[08/28 00:16:30   4628s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:16:30   4628s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3587.1M
[08/28 00:16:30   4628s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:3587.1M
[08/28 00:16:30   4628s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:16:30   4628s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3587.1M
[08/28 00:16:30   4628s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3587.1M
[08/28 00:16:30   4628s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.022, MEM:3587.1M
[08/28 00:16:30   4628s] default core: bins with density > 0.750 = 11.45 % ( 110 / 961 )
[08/28 00:16:30   4628s] Density distribution unevenness ratio = 13.645%
[08/28 00:16:30   4628s] RPlace IncrNP Skipped
[08/28 00:16:30   4628s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3587.1MB) @(1:17:08 - 1:17:08).
[08/28 00:16:30   4628s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.028, REAL:0.028, MEM:3587.1M
[08/28 00:16:30   4628s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:16:30   4628s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3587.1MB
[08/28 00:16:30   4628s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3587.1M
[08/28 00:16:30   4628s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:3587.1M
[08/28 00:16:30   4628s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3587.1M
[08/28 00:16:30   4628s] Starting refinePlace ...
[08/28 00:16:30   4628s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:16:30   4628s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:16:30   4629s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3587.1MB) @(1:17:08 - 1:17:09).
[08/28 00:16:30   4629s] Move report: preRPlace moves 1211 insts, mean move: 1.88 um, max move: 15.36 um
[08/28 00:16:30   4629s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_837__reg): (1332.00, 722.22) --> (1316.64, 722.22)
[08/28 00:16:30   4629s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:16:30   4629s] Move report: Detail placement moves 1211 insts, mean move: 1.88 um, max move: 15.36 um
[08/28 00:16:30   4629s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_837__reg): (1332.00, 722.22) --> (1316.64, 722.22)
[08/28 00:16:30   4629s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 3587.1MB
[08/28 00:16:30   4629s] Statistics of distance of Instance movement in refine placement:
[08/28 00:16:30   4629s]   maximum (X+Y) =        15.36 um
[08/28 00:16:30   4629s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_837__reg) with max move: (1332, 722.22) -> (1316.64, 722.22)
[08/28 00:16:30   4629s]   mean    (X+Y) =         1.88 um
[08/28 00:16:30   4629s] Summary Report:
[08/28 00:16:30   4629s] Instances move: 1211 (out of 36385 movable)
[08/28 00:16:30   4629s] Instances flipped: 0
[08/28 00:16:30   4629s] Mean displacement: 1.88 um
[08/28 00:16:30   4629s] Max displacement: 15.36 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_837__reg) (1332, 722.22) -> (1316.64, 722.22)
[08/28 00:16:30   4629s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:16:30   4629s] Total instances moved : 1211
[08/28 00:16:30   4629s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.965, REAL:0.363, MEM:3587.1M
[08/28 00:16:30   4629s] Total net bbox length = 1.463e+06 (7.052e+05 7.578e+05) (ext = 3.411e+04)
[08/28 00:16:30   4629s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3587.1MB
[08/28 00:16:30   4629s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=3587.1MB) @(1:17:08 - 1:17:09).
[08/28 00:16:30   4629s] *** Finished refinePlace (1:17:09 mem=3587.1M) ***
[08/28 00:16:30   4629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.12
[08/28 00:16:30   4629s] OPERPROF: Finished RefinePlace at level 1, CPU:1.146, REAL:0.546, MEM:3587.1M
[08/28 00:16:31   4629s] *** maximum move = 15.36 um ***
[08/28 00:16:31   4629s] *** Finished re-routing un-routed nets (3587.1M) ***
[08/28 00:16:31   4629s] OPERPROF: Starting DPlace-Init at level 1, MEM:3587.1M
[08/28 00:16:31   4629s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3587.1M
[08/28 00:16:31   4629s] OPERPROF:     Starting CMU at level 3, MEM:3587.1M
[08/28 00:16:31   4629s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3587.1M
[08/28 00:16:31   4629s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.049, MEM:3587.1M
[08/28 00:16:31   4629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.112, REAL:0.114, MEM:3587.1M
[08/28 00:16:31   4630s] 
[08/28 00:16:31   4630s] *** Finish Physical Update (cpu=0:00:02.5 real=0:00:01.0 mem=3587.1M) ***
[08/28 00:16:31   4630s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.6
[08/28 00:16:32   4630s] ** GigaOpt Optimizer WNS Slack -1.115 TNS Slack -987.922 Density 57.41
[08/28 00:16:32   4630s] Optimizer WNS Pass 5
[08/28 00:16:32   4630s] OptDebug: Start of Optimizer WNS Pass 5: in2out in2reg reg2out default* WNS -1.115 TNS -17.739; mem2reg* WNS 0.048 TNS 0.000; reg2mem* WNS 0.380 TNS 0.000; reg2reg* WNS -0.617 TNS -970.183; HEPG WNS -0.617 TNS -970.183; all paths WNS -1.115 TNS -987.922
[08/28 00:16:32   4630s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:16:32   4630s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:16:32   4630s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:16:32   4630s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:32   4630s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:16:32   4630s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:32   4630s] |  -0.617|   -1.115|-970.183| -987.922|    57.41%|   0:00:00.0| 3587.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:32   4630s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:34   4644s] |  -0.614|   -1.115|-949.534| -967.274|    57.41%|   0:00:02.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:34   4644s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:35   4648s] |  -0.603|   -1.115|-934.250| -951.989|    57.41%|   0:00:01.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:35   4648s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:36   4656s] |  -0.596|   -1.115|-924.350| -942.089|    57.41%|   0:00:01.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:36   4656s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:37   4660s] |  -0.595|   -1.115|-923.368| -941.107|    57.41%|   0:00:01.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:37   4660s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:37   4661s] |  -0.591|   -1.115|-912.864| -930.603|    57.42%|   0:00:00.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:37   4661s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:38   4663s] |  -0.591|   -1.115|-909.823| -927.562|    57.42%|   0:00:01.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:38   4663s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:41   4686s] |  -0.587|   -1.227|-898.527| -916.378|    57.42%|   0:00:03.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:41   4686s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:41   4688s] |  -0.580|   -1.227|-882.869| -900.720|    57.42%|   0:00:00.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:41   4688s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:43   4698s] |  -0.579|   -1.227|-882.303| -900.154|    57.46%|   0:00:02.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:43   4698s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:44   4701s] |  -0.579|   -1.227|-882.298| -900.149|    57.47%|   0:00:01.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:44   4701s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:44   4701s] Starting generalSmallTnsOpt
[08/28 00:16:44   4702s] |  -0.579|   -1.227|-882.090| -899.941|    57.48%|   0:00:00.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:16:44   4702s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:16:45   4702s] Ending generalSmallTnsOpt End
[08/28 00:16:45   4702s] Analyzing useful skew in preCTS mode ...
[08/28 00:16:45   4702s] skewClock is  advancing: -20.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:16:45   4702s] skewClock is  advancing: -35.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:16:45   4702s] skewClock is  advancing: -42.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:16:45   4702s] skewClock is  advancing: -43.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_27__reg/CLK
[08/28 00:16:45   4703s] skewClock is  advancing: -18.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_3__reg/CLK
[08/28 00:16:45   4703s] skewClock is  advancing: -10.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:16:45   4703s] skewClock is  advancing: -12.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_12__reg/CLK
[08/28 00:16:45   4703s] skewClock is  advancing: -10.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:16:45   4703s] skewClock is  advancing: -13.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_0__reg/CLK
[08/28 00:16:45   4703s] skewClock is  advancing: -15.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_22__reg/CLK
[08/28 00:16:45   4703s] skewClock is  advancing: -10.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:16:45   4703s] skewClock is  advancing: -12.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg/CLK
[08/28 00:16:45   4703s] skewClock is  advancing: -10.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_27__reg/CLK
[08/28 00:16:45   4703s] skewClock is  advancing: -10.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_15__reg/CLK
[08/28 00:16:45   4703s] Finish useful skew analysis
[08/28 00:16:45   4705s] |  -0.549|   -1.227|-820.634| -838.485|    57.48%|   0:00:01.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:45   4705s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:46   4706s] |  -0.543|   -1.227|-809.305| -827.156|    57.48%|   0:00:01.0| 3606.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:46   4706s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:47   4710s] |  -0.538|   -1.227|-797.877| -815.728|    57.48%|   0:00:01.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:47   4710s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:47   4712s] |  -0.532|   -1.227|-786.183| -804.034|    57.49%|   0:00:00.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:47   4712s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:50   4730s] Starting generalSmallTnsOpt
[08/28 00:16:51   4730s] Ending generalSmallTnsOpt End
[08/28 00:16:51   4730s] Analyzing useful skew in preCTS mode ...
[08/28 00:16:51   4730s] skewClock is  advancing: -18.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_12__reg/CLK
[08/28 00:16:51   4730s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:16:51   4731s] skewClock is  advancing: -12.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_6__reg/CLK
[08/28 00:16:51   4731s] skewClock is  advancing: -10.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_25__reg/CLK
[08/28 00:16:51   4731s] skewClock is  advancing: -11.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_22__reg/CLK
[08/28 00:16:51   4731s] Finish useful skew analysis
[08/28 00:16:51   4731s] |  -0.530|   -1.227|-781.390| -799.241|    57.64%|   0:00:04.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:51   4731s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:52   4736s] Starting generalSmallTnsOpt
[08/28 00:16:52   4736s] Ending generalSmallTnsOpt End
[08/28 00:16:52   4736s] Analyzing useful skew in preCTS mode ...
[08/28 00:16:52   4736s] skewClock did not found any end points to delay or to advance
[08/28 00:16:52   4736s] skewClock did not found any end points to delay or to advance
[08/28 00:16:52   4736s] skewClock did not found any end points to delay or to advance
[08/28 00:16:52   4736s] skewClock did not found any end points to delay or to advance
[08/28 00:16:52   4736s] Finish useful skew analysis
[08/28 00:16:53   4738s] |  -0.530|   -1.227|-781.436| -799.287|    57.69%|   0:00:02.0| 3644.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:16:53   4738s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:16:53   4738s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:53   4738s] 
[08/28 00:16:53   4738s] *** Finish Core Optimize Step (cpu=0:01:48 real=0:00:21.0 mem=3644.3M) ***
[08/28 00:16:53   4738s] Active Path Group: mem2reg reg2mem  
[08/28 00:16:53   4738s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:53   4738s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:16:53   4738s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:53   4738s] |   0.015|   -1.227|   0.000| -799.287|    57.69%|   0:00:00.0| 3644.3M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:16:53   4738s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_18__reg/D                       |
[08/28 00:16:53   4739s] |   0.041|   -1.227|   0.000| -799.287|    57.69%|   0:00:00.0| 3644.3M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:16:53   4739s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_28__reg/D                       |
[08/28 00:16:53   4739s] |   0.041|   -1.227|   0.000| -799.287|    57.69%|   0:00:00.0| 3644.3M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:16:53   4739s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_28__reg/D                       |
[08/28 00:16:53   4739s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:53   4739s] 
[08/28 00:16:53   4739s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=3644.3M) ***
[08/28 00:16:53   4739s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:16:54   4739s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:54   4739s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:16:54   4739s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:54   4739s] |  -1.227|   -1.227| -17.851| -799.287|    57.69%|   0:00:01.0| 3644.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:56   4750s] |  -1.098|   -1.098| -17.722| -799.255|    57.70%|   0:00:02.0| 3644.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:56   4750s] Starting generalSmallTnsOpt
[08/28 00:16:56   4750s] Ending generalSmallTnsOpt End
[08/28 00:16:56   4750s] Analyzing useful skew in preCTS mode ...
[08/28 00:16:56   4750s] skewClock is  advancing: -12.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_4__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -29ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_29__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -26.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_5__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -37ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_3__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -48.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_1__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -18.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_25__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -12.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_valid_i_reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -17.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -11.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_27__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -15.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_30__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_12__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -85.1ps, i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_31__reg/CLK
[08/28 00:16:56   4750s] skewClock is  advancing: -87.1ps, i_croc_soc/i_croc/i_timer/s_cfg_hi_reg_2__reg/CLK
[08/28 00:16:56   4751s] skewClock is  advancing: -18.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_28__reg/CLK
[08/28 00:16:56   4751s] skewClock is  advancing: -11.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_6__reg/CLK
[08/28 00:16:56   4751s] skewClock is  advancing: -13ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_13__reg/CLK
[08/28 00:16:56   4751s] skewClock is  advancing: -12.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_0__reg/CLK
[08/28 00:16:56   4751s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_15__reg/CLK
[08/28 00:16:56   4751s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_31__reg/CLK
[08/28 00:16:56   4751s] skewClock is  advancing: -11.7ps, i_croc_soc/i_croc/i_timer/s_cfg_hi_reg_2__reg/CLK
[08/28 00:16:56   4751s] Finish useful skew analysis
[08/28 00:16:56   4751s] |  -1.085|   -1.085| -17.709| -774.754|    57.70%|   0:00:00.0| 3644.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:57   4752s] Starting generalSmallTnsOpt
[08/28 00:16:57   4752s] Ending generalSmallTnsOpt End
[08/28 00:16:57   4752s] Analyzing useful skew in preCTS mode ...
[08/28 00:16:57   4752s] skewClock did not found any end points to delay or to advance
[08/28 00:16:57   4752s] skewClock did not found any end points to delay or to advance
[08/28 00:16:57   4752s] skewClock did not found any end points to delay or to advance
[08/28 00:16:57   4752s] skewClock did not found any end points to delay or to advance
[08/28 00:16:57   4752s] Finish useful skew analysis
[08/28 00:16:57   4753s] |  -1.085|   -1.085| -17.709| -774.754|    57.71%|   0:00:01.0| 3644.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:16:57   4753s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:16:57   4753s] 
[08/28 00:16:57   4753s] *** Finish Core Optimize Step (cpu=0:00:14.4 real=0:00:04.0 mem=3644.3M) ***
[08/28 00:16:57   4753s] 
[08/28 00:16:57   4753s] *** Finished Optimize Step Cumulative (cpu=0:02:03 real=0:00:25.0 mem=3644.3M) ***
[08/28 00:16:57   4753s] OptDebug: End of Optimizer WNS Pass 5: in2out in2reg reg2out default* WNS -1.085 TNS -17.709; mem2reg* WNS 0.023 TNS 0.000; reg2mem* WNS 0.460 TNS 0.000; reg2reg* WNS -0.518 TNS -757.045; HEPG WNS -0.518 TNS -757.045; all paths WNS -1.085 TNS -774.754
[08/28 00:16:57   4753s] ** GigaOpt Optimizer WNS Slack -1.085 TNS Slack -774.754 Density 57.71
[08/28 00:16:57   4753s] Placement Snapshot: Density distribution:
[08/28 00:16:57   4753s] [1.00 -  +++]: 18 (2.24%)
[08/28 00:16:57   4753s] [0.95 - 1.00]: 15 (1.87%)
[08/28 00:16:57   4753s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:16:57   4753s] [0.85 - 0.90]: 6 (0.75%)
[08/28 00:16:57   4753s] [0.80 - 0.85]: 5 (0.62%)
[08/28 00:16:57   4753s] [0.75 - 0.80]: 16 (1.99%)
[08/28 00:16:57   4753s] [0.70 - 0.75]: 20 (2.49%)
[08/28 00:16:57   4753s] [0.65 - 0.70]: 33 (4.10%)
[08/28 00:16:57   4753s] [0.60 - 0.65]: 36 (4.48%)
[08/28 00:16:57   4753s] [0.55 - 0.60]: 40 (4.98%)
[08/28 00:16:57   4753s] [0.50 - 0.55]: 62 (7.71%)
[08/28 00:16:57   4753s] [0.45 - 0.50]: 57 (7.09%)
[08/28 00:16:57   4753s] [0.40 - 0.45]: 79 (9.83%)
[08/28 00:16:57   4753s] [0.35 - 0.40]: 137 (17.04%)
[08/28 00:16:57   4753s] [0.30 - 0.35]: 136 (16.92%)
[08/28 00:16:57   4753s] [0.25 - 0.30]: 86 (10.70%)
[08/28 00:16:57   4753s] [0.20 - 0.25]: 38 (4.73%)
[08/28 00:16:57   4753s] [0.15 - 0.20]: 9 (1.12%)
[08/28 00:16:57   4753s] [0.10 - 0.15]: 9 (1.12%)
[08/28 00:16:57   4753s] [0.05 - 0.10]: 0 (0.00%)
[08/28 00:16:57   4753s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:16:57   4753s] Begin: Area Reclaim Optimization
[08/28 00:16:57   4753s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:19:13.9/0:48:09.6 (1.6), mem = 3644.3M
[08/28 00:16:58   4754s] Reclaim Optimization WNS Slack -1.085  TNS Slack -774.754 Density 57.71
[08/28 00:16:58   4754s] +----------+---------+--------+--------+------------+--------+
[08/28 00:16:58   4754s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/28 00:16:58   4754s] +----------+---------+--------+--------+------------+--------+
[08/28 00:16:58   4754s] |    57.71%|        -|  -1.085|-774.754|   0:00:00.0| 3644.3M|
[08/28 00:16:58   4754s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:17:00   4763s] |    57.58%|      169|  -1.082|-793.840|   0:00:02.0| 3644.3M|
[08/28 00:17:08   4792s] |    57.48%|      431|  -1.080|-935.544|   0:00:08.0| 3644.3M|
[08/28 00:17:08   4793s] |    57.48%|        2|  -1.080|-935.544|   0:00:00.0| 3644.3M|
[08/28 00:17:08   4793s] |    57.48%|        0|  -1.080|-935.544|   0:00:00.0| 3644.3M|
[08/28 00:17:08   4793s] +----------+---------+--------+--------+------------+--------+
[08/28 00:17:08   4793s] Reclaim Optimization End WNS Slack -1.080  TNS Slack -935.544 Density 57.48
[08/28 00:17:08   4793s] 
[08/28 00:17:08   4793s] ** Summary: Restruct = 0 Buffer Deletion = 132 Declone = 45 Resize = 258 **
[08/28 00:17:08   4793s] --------------------------------------------------------------
[08/28 00:17:08   4793s] |                                   | Total     | Sequential |
[08/28 00:17:08   4793s] --------------------------------------------------------------
[08/28 00:17:08   4793s] | Num insts resized                 |     256  |       0    |
[08/28 00:17:08   4793s] | Num insts undone                  |     175  |       0    |
[08/28 00:17:08   4793s] | Num insts Downsized               |     256  |       0    |
[08/28 00:17:08   4793s] | Num insts Samesized               |       0  |       0    |
[08/28 00:17:08   4793s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:17:08   4793s] | Num multiple commits+uncommits    |       2  |       -    |
[08/28 00:17:08   4793s] --------------------------------------------------------------
[08/28 00:17:08   4793s] End: Core Area Reclaim Optimization (cpu = 0:00:39.6) (real = 0:00:11.0) **
[08/28 00:17:09   4793s] *** AreaOpt [finish] : cpu/real = 0:00:39.6/0:00:11.5 (3.4), totSession cpu/real = 1:19:53.5/0:48:21.1 (1.7), mem = 3644.3M
[08/28 00:17:09   4793s] 
[08/28 00:17:09   4793s] =============================================================================================
[08/28 00:17:09   4793s]  Step TAT Report for AreaOpt #5
[08/28 00:17:09   4793s] =============================================================================================
[08/28 00:17:09   4793s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:17:09   4793s] ---------------------------------------------------------------------------------------------
[08/28 00:17:09   4793s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:17:09   4793s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:17:09   4793s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.7 % )     0:00:10.2 /  0:00:38.3    3.8
[08/28 00:17:09   4793s] [ OptGetWeight           ]    506   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[08/28 00:17:09   4793s] [ OptEval                ]    506   0:00:01.6  (  13.8 % )     0:00:01.6 /  0:00:08.9    5.6
[08/28 00:17:09   4793s] [ OptCommit              ]    506   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/28 00:17:09   4793s] [ IncrTimingUpdate       ]    210   0:00:07.4  (  64.0 % )     0:00:07.4 /  0:00:26.9    3.7
[08/28 00:17:09   4793s] [ PostCommitDelayCalc    ]    561   0:00:00.7  (   5.9 % )     0:00:00.7 /  0:00:01.9    2.7
[08/28 00:17:09   4793s] [ MISC                   ]          0:00:01.0  (   8.9 % )     0:00:01.0 /  0:00:01.0    1.0
[08/28 00:17:09   4793s] ---------------------------------------------------------------------------------------------
[08/28 00:17:09   4793s]  AreaOpt #5 TOTAL                   0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:39.6    3.4
[08/28 00:17:09   4793s] ---------------------------------------------------------------------------------------------
[08/28 00:17:09   4793s] 
[08/28 00:17:09   4793s] End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:12, mem=3526.31M, totSessionCpu=1:19:53).
[08/28 00:17:09   4793s] Placement Snapshot: Density distribution:
[08/28 00:17:09   4793s] [1.00 -  +++]: 18 (2.24%)
[08/28 00:17:09   4793s] [0.95 - 1.00]: 15 (1.87%)
[08/28 00:17:09   4793s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:17:09   4793s] [0.85 - 0.90]: 6 (0.75%)
[08/28 00:17:09   4793s] [0.80 - 0.85]: 5 (0.62%)
[08/28 00:17:09   4793s] [0.75 - 0.80]: 17 (2.11%)
[08/28 00:17:09   4793s] [0.70 - 0.75]: 19 (2.36%)
[08/28 00:17:09   4793s] [0.65 - 0.70]: 35 (4.35%)
[08/28 00:17:09   4793s] [0.60 - 0.65]: 36 (4.48%)
[08/28 00:17:09   4793s] [0.55 - 0.60]: 39 (4.85%)
[08/28 00:17:09   4793s] [0.50 - 0.55]: 65 (8.08%)
[08/28 00:17:09   4793s] [0.45 - 0.50]: 55 (6.84%)
[08/28 00:17:09   4793s] [0.40 - 0.45]: 82 (10.20%)
[08/28 00:17:09   4793s] [0.35 - 0.40]: 139 (17.29%)
[08/28 00:17:09   4793s] [0.30 - 0.35]: 133 (16.54%)
[08/28 00:17:09   4793s] [0.25 - 0.30]: 87 (10.82%)
[08/28 00:17:09   4793s] [0.20 - 0.25]: 33 (4.10%)
[08/28 00:17:09   4793s] [0.15 - 0.20]: 10 (1.24%)
[08/28 00:17:09   4793s] [0.10 - 0.15]: 8 (1.00%)
[08/28 00:17:09   4793s] [0.05 - 0.10]: 0 (0.00%)
[08/28 00:17:09   4793s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:17:09   4793s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.7
[08/28 00:17:09   4793s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3526.3M
[08/28 00:17:09   4793s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3526.3M
[08/28 00:17:09   4793s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3526.3M
[08/28 00:17:09   4793s] OPERPROF:       Starting CMU at level 4, MEM:3526.3M
[08/28 00:17:09   4793s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3526.3M
[08/28 00:17:09   4793s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.083, REAL:0.084, MEM:3526.3M
[08/28 00:17:09   4793s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.161, MEM:3526.3M
[08/28 00:17:09   4793s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.161, MEM:3526.3M
[08/28 00:17:09   4793s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.13
[08/28 00:17:09   4793s] OPERPROF: Starting RefinePlace at level 1, MEM:3526.3M
[08/28 00:17:09   4793s] *** Starting refinePlace (1:19:54 mem=3526.3M) ***
[08/28 00:17:09   4793s] Total net bbox length = 1.467e+06 (7.068e+05 7.598e+05) (ext = 3.411e+04)
[08/28 00:17:09   4793s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:17:09   4793s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3526.3M
[08/28 00:17:09   4793s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3526.3M
[08/28 00:17:09   4793s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:17:09   4793s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3526.3M
[08/28 00:17:09   4793s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3526.3M
[08/28 00:17:09   4794s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.022, REAL:0.023, MEM:3526.3M
[08/28 00:17:09   4794s] default core: bins with density > 0.750 = 11.76 % ( 113 / 961 )
[08/28 00:17:09   4794s] Density distribution unevenness ratio = 13.656%
[08/28 00:17:09   4794s] RPlace IncrNP Skipped
[08/28 00:17:09   4794s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3526.3MB) @(1:19:54 - 1:19:54).
[08/28 00:17:09   4794s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.030, MEM:3526.3M
[08/28 00:17:09   4794s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:17:09   4794s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3526.3MB
[08/28 00:17:09   4794s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3526.3M
[08/28 00:17:09   4794s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3526.3M
[08/28 00:17:09   4794s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3526.3M
[08/28 00:17:09   4794s] Starting refinePlace ...
[08/28 00:17:09   4794s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:17:09   4794s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:17:09   4795s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:00.0, mem=3545.8MB) @(1:19:54 - 1:19:55).
[08/28 00:17:09   4795s] Move report: preRPlace moves 1482 insts, mean move: 1.57 um, max move: 12.96 um
[08/28 00:17:09   4795s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_46__reg): (1077.60, 1402.62) --> (1090.56, 1402.62)
[08/28 00:17:09   4795s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:17:09   4795s] Move report: Detail placement moves 1482 insts, mean move: 1.57 um, max move: 12.96 um
[08/28 00:17:09   4795s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_46__reg): (1077.60, 1402.62) --> (1090.56, 1402.62)
[08/28 00:17:09   4795s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 3545.8MB
[08/28 00:17:09   4795s] Statistics of distance of Instance movement in refine placement:
[08/28 00:17:09   4795s]   maximum (X+Y) =        12.96 um
[08/28 00:17:09   4795s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_46__reg) with max move: (1077.6, 1402.62) -> (1090.56, 1402.62)
[08/28 00:17:09   4795s]   mean    (X+Y) =         1.57 um
[08/28 00:17:09   4795s] Summary Report:
[08/28 00:17:09   4795s] Instances move: 1482 (out of 36516 movable)
[08/28 00:17:09   4795s] Instances flipped: 0
[08/28 00:17:09   4795s] Mean displacement: 1.57 um
[08/28 00:17:09   4795s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/mcycle_counter_i_counter_val_o_46__reg) (1077.6, 1402.62) -> (1090.56, 1402.62)
[08/28 00:17:09   4795s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:17:09   4795s] Total instances moved : 1482
[08/28 00:17:09   4795s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.024, REAL:0.387, MEM:3545.8M
[08/28 00:17:09   4795s] Total net bbox length = 1.468e+06 (7.079e+05 7.601e+05) (ext = 3.411e+04)
[08/28 00:17:09   4795s] Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3545.8MB
[08/28 00:17:09   4795s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:00.0, mem=3545.8MB) @(1:19:54 - 1:19:55).
[08/28 00:17:09   4795s] *** Finished refinePlace (1:19:55 mem=3545.8M) ***
[08/28 00:17:09   4795s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.13
[08/28 00:17:09   4795s] OPERPROF: Finished RefinePlace at level 1, CPU:1.195, REAL:0.559, MEM:3545.8M
[08/28 00:17:10   4795s] *** maximum move = 12.96 um ***
[08/28 00:17:10   4795s] *** Finished re-routing un-routed nets (3545.8M) ***
[08/28 00:17:10   4795s] OPERPROF: Starting DPlace-Init at level 1, MEM:3545.8M
[08/28 00:17:10   4795s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3545.8M
[08/28 00:17:10   4795s] OPERPROF:     Starting CMU at level 3, MEM:3545.8M
[08/28 00:17:10   4795s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3545.8M
[08/28 00:17:10   4795s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.043, MEM:3545.8M
[08/28 00:17:10   4795s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.101, MEM:3545.8M
[08/28 00:17:10   4796s] 
[08/28 00:17:10   4796s] *** Finish Physical Update (cpu=0:00:02.6 real=0:00:01.0 mem=3545.8M) ***
[08/28 00:17:10   4796s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.7
[08/28 00:17:11   4796s] ** GigaOpt Optimizer WNS Slack -1.080 TNS Slack -935.544 Density 57.48
[08/28 00:17:11   4796s] Skipped Place ECO bump recovery (WNS opt)
[08/28 00:17:11   4796s] Optimizer WNS Pass 6
[08/28 00:17:11   4796s] OptDebug: Start of Optimizer WNS Pass 6: in2out in2reg reg2out default* WNS -1.080 TNS -17.704; mem2reg* WNS 0.064 TNS 0.000; reg2mem* WNS 0.389 TNS 0.000; reg2reg* WNS -0.614 TNS -917.840; HEPG WNS -0.614 TNS -917.840; all paths WNS -1.080 TNS -935.544
[08/28 00:17:11   4796s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:17:11   4796s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:17:11   4796s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:17:11   4796s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:17:11   4796s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:17:11   4796s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:17:11   4796s] |  -0.614|   -1.080|-917.840| -935.544|    57.48%|   0:00:00.0| 3545.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:17:11   4796s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_128__reg/D                               |
[08/28 00:17:12   4797s] |  -0.589|   -1.080|-861.091| -878.795|    57.48%|   0:00:01.0| 3545.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:17:12   4797s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_128__reg/D                               |
[08/28 00:17:12   4798s] |  -0.569|   -1.080|-829.254| -846.958|    57.48%|   0:00:00.0| 3545.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:12   4798s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:12   4799s] |  -0.542|   -1.080|-780.936| -798.640|    57.48%|   0:00:00.0| 3545.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:12   4799s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:13   4804s] |  -0.524|   -1.090|-749.421| -767.136|    57.48%|   0:00:01.0| 3564.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:13   4804s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:15   4815s] |  -0.517|   -1.090|-743.141| -760.856|    57.49%|   0:00:02.0| 3622.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:17:15   4815s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:17:15   4819s] |  -0.510|   -1.090|-715.312| -733.027|    57.49%|   0:00:00.0| 3622.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:15   4819s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:17   4827s] |  -0.509|   -1.083|-709.026| -726.733|    57.49%|   0:00:02.0| 3622.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:17   4827s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:21   4854s] |  -0.509|   -1.128|-705.983| -723.735|    57.54%|   0:00:04.0| 3622.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:21   4854s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:22   4859s] |  -0.509|   -1.127|-705.582| -723.333|    57.55%|   0:00:01.0| 3622.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:22   4859s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:22   4859s] Starting generalSmallTnsOpt
[08/28 00:17:22   4860s] Ending generalSmallTnsOpt End
[08/28 00:17:22   4860s] Analyzing useful skew in preCTS mode ...
[08/28 00:17:22   4860s] skewClock is  advancing: -13.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:17:22   4860s] skewClock is  advancing: -15.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:17:22   4860s] skewClock is  advancing: -33.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_30__reg/CLK
[08/28 00:17:22   4860s] skewClock is  advancing: -12.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_22__reg/CLK
[08/28 00:17:22   4860s] skewClock is  advancing: -36.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:17:22   4861s] skewClock is  advancing: -15.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_2__reg/CLK
[08/28 00:17:22   4861s] skewClock is  advancing: -16.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_25__reg/CLK
[08/28 00:17:22   4861s] skewClock is  advancing: -12.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_12__reg/CLK
[08/28 00:17:22   4861s] skewClock is  advancing: -10.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg/CLK
[08/28 00:17:22   4861s] Finish useful skew analysis
[08/28 00:17:22   4861s] |  -0.493|   -1.113|-672.487| -690.225|    57.55%|   0:00:00.0| 3622.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:22   4861s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:24   4870s] |  -0.488|   -1.134|-661.003| -678.761|    57.56%|   0:00:02.0| 3641.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:24   4870s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:25   4877s] |  -0.488|   -1.134|-660.998| -678.756|    57.59%|   0:00:01.0| 3641.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:25   4877s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:26   4879s] |  -0.488|   -1.134|-660.985| -678.743|    57.59%|   0:00:01.0| 3641.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:26   4879s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:26   4879s] Starting generalSmallTnsOpt
[08/28 00:17:26   4879s] Ending generalSmallTnsOpt End
[08/28 00:17:26   4880s] Analyzing useful skew in preCTS mode ...
[08/28 00:17:26   4880s] skewClock is  advancing: -31.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:17:26   4880s] skewClock is  advancing: -26.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_13__reg/CLK
[08/28 00:17:26   4880s] skewClock is  advancing: -20.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_30__reg/CLK
[08/28 00:17:26   4880s] skewClock is  advancing: -12.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_valid_i_reg/CLK
[08/28 00:17:26   4880s] skewClock is  advancing: -31.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_12__reg/CLK
[08/28 00:17:26   4880s] Finish useful skew analysis
[08/28 00:17:27   4882s] |  -0.488|   -1.104|-661.107| -678.835|    57.60%|   0:00:01.0| 3641.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:27   4882s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:27   4882s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:17:27   4882s] 
[08/28 00:17:27   4882s] *** Finish Core Optimize Step (cpu=0:01:26 real=0:00:16.0 mem=3641.2M) ***
[08/28 00:17:27   4882s] Active Path Group: mem2reg reg2mem  
[08/28 00:17:27   4882s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:17:27   4882s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:17:27   4882s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:17:27   4882s] |   0.015|   -1.104|   0.000| -678.835|    57.60%|   0:00:00.0| 3641.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:17:27   4882s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:17:27   4882s] |   0.048|   -1.104|   0.000| -678.835|    57.60%|   0:00:00.0| 3641.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:17:27   4882s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:17:27   4882s] |   0.048|   -1.104|   0.000| -678.835|    57.60%|   0:00:00.0| 3641.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:17:27   4882s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:17:27   4882s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:17:27   4882s] 
[08/28 00:17:27   4882s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3641.2M) ***
[08/28 00:17:27   4882s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:17:27   4882s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:17:27   4882s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:17:27   4882s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:17:27   4882s] |  -1.104|   -1.104| -17.728| -678.835|    57.60%|   0:00:00.0| 3641.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:17:30   4896s] |  -1.020|   -1.020| -17.645| -677.699|    57.59%|   0:00:03.0| 3641.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:17:31   4899s] Starting generalSmallTnsOpt
[08/28 00:17:31   4899s] Ending generalSmallTnsOpt End
[08/28 00:17:31   4899s] Analyzing useful skew in preCTS mode ...
[08/28 00:17:31   4899s] skewClock is  advancing: -18.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_6__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_162__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_99__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -20ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_30__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -15.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_85__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_uart/i_apb_uart_UART_IIC_IIR_0__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -19.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_22__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -12.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_17__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -15.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -18.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_13__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -15.8ps, i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_31__reg/CLK
[08/28 00:17:31   4899s] skewClock is  advancing: -43.9ps, i_croc_soc/i_croc/i_timer/s_cfg_hi_reg_2__reg/CLK
[08/28 00:17:31   4900s] skewClock is  advancing: -10.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_23__reg/CLK
[08/28 00:17:31   4900s] skewClock is  advancing: -19.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_4__reg/CLK
[08/28 00:17:31   4900s] skewClock is  advancing: -12.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_31__reg/CLK
[08/28 00:17:31   4900s] skewClock is  advancing: -20.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:17:31   4900s] skewClock is  advancing: -12.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_26__reg/CLK
[08/28 00:17:31   4900s] skewClock is  advancing: -16.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_29__reg/CLK
[08/28 00:17:31   4900s] skewClock is  advancing: -20.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_12__reg/CLK
[08/28 00:17:31   4900s] skewClock is  advancing: -22.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_15__reg/CLK
[08/28 00:17:31   4900s] Finish useful skew analysis
[08/28 00:17:31   4901s] |  -1.017|   -1.017| -17.641| -644.625|    57.60%|   0:00:01.0| 3641.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:17:32   4902s] Starting generalSmallTnsOpt
[08/28 00:17:32   4902s] Ending generalSmallTnsOpt End
[08/28 00:17:32   4902s] Analyzing useful skew in preCTS mode ...
[08/28 00:17:32   4902s] skewClock is  advancing: -11.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_6__reg/CLK
[08/28 00:17:32   4902s] skewClock is  advancing: -30.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_5__reg/CLK
[08/28 00:17:32   4902s] skewClock is  advancing: -38.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_0__reg/CLK
[08/28 00:17:32   4902s] skewClock is  advancing: -13.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg/CLK
[08/28 00:17:32   4902s] skewClock is  advancing: -16.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_28__reg/CLK
[08/28 00:17:32   4902s] skewClock is  advancing: -15.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_valid_i_reg/CLK
[08/28 00:17:32   4902s] skewClock is  advancing: -10.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_22__reg/CLK
[08/28 00:17:32   4902s] skewClock is  advancing: -14ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:17:32   4902s] skewClock is  advancing: -12.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_13__reg/CLK
[08/28 00:17:32   4902s] skewClock is  advancing: -15.9ps, i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_31__reg/CLK
[08/28 00:17:32   4902s] skewClock is  advancing: -15.9ps, i_croc_soc/i_croc/i_timer/s_cfg_hi_reg_2__reg/CLK
[08/28 00:17:32   4902s] Finish useful skew analysis
[08/28 00:17:32   4903s] |  -1.017|   -1.017| -17.641| -644.902|    57.61%|   0:00:01.0| 3641.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:17:32   4903s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:17:32   4903s] 
[08/28 00:17:32   4903s] *** Finish Core Optimize Step (cpu=0:00:21.1 real=0:00:05.0 mem=3641.2M) ***
[08/28 00:17:32   4903s] 
[08/28 00:17:32   4903s] *** Finished Optimize Step Cumulative (cpu=0:01:47 real=0:00:21.0 mem=3641.2M) ***
[08/28 00:17:32   4903s] OptDebug: End of Optimizer WNS Pass 6: in2out in2reg reg2out default* WNS -1.017 TNS -17.641; mem2reg* WNS 0.027 TNS 0.000; reg2mem* WNS 0.500 TNS 0.000; reg2reg* WNS -0.472 TNS -627.261; HEPG WNS -0.472 TNS -627.261; all paths WNS -1.017 TNS -644.902
[08/28 00:17:32   4903s] ** GigaOpt Optimizer WNS Slack -1.017 TNS Slack -644.902 Density 57.61
[08/28 00:17:32   4903s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.8
[08/28 00:17:32   4904s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3641.2M
[08/28 00:17:32   4904s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3641.2M
[08/28 00:17:32   4904s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3641.2M
[08/28 00:17:32   4904s] OPERPROF:       Starting CMU at level 4, MEM:3641.2M
[08/28 00:17:32   4904s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3641.2M
[08/28 00:17:32   4904s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.075, REAL:0.076, MEM:3641.2M
[08/28 00:17:32   4904s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.141, MEM:3641.2M
[08/28 00:17:32   4904s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.141, MEM:3641.2M
[08/28 00:17:32   4904s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.14
[08/28 00:17:32   4904s] OPERPROF: Starting RefinePlace at level 1, MEM:3641.2M
[08/28 00:17:32   4904s] *** Starting refinePlace (1:21:44 mem=3641.2M) ***
[08/28 00:17:32   4904s] Total net bbox length = 1.471e+06 (7.090e+05 7.624e+05) (ext = 3.411e+04)
[08/28 00:17:32   4904s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:17:32   4904s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3641.2M
[08/28 00:17:32   4904s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.004, REAL:0.004, MEM:3641.2M
[08/28 00:17:32   4904s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:17:32   4904s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3641.2M
[08/28 00:17:32   4904s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3641.2M
[08/28 00:17:32   4904s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.022, REAL:0.023, MEM:3641.2M
[08/28 00:17:32   4904s] default core: bins with density > 0.750 = 12.38 % ( 119 / 961 )
[08/28 00:17:32   4904s] Density distribution unevenness ratio = 13.653%
[08/28 00:17:32   4904s] RPlace IncrNP Skipped
[08/28 00:17:32   4904s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3641.2MB) @(1:21:44 - 1:21:44).
[08/28 00:17:32   4904s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.031, REAL:0.031, MEM:3641.2M
[08/28 00:17:33   4904s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:17:33   4904s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3641.2MB
[08/28 00:17:33   4904s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3641.2M
[08/28 00:17:33   4904s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.004, REAL:0.004, MEM:3641.2M
[08/28 00:17:33   4904s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3641.2M
[08/28 00:17:33   4904s] Starting refinePlace ...
[08/28 00:17:33   4904s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:17:33   4904s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:17:33   4905s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:00.0, mem=3639.2MB) @(1:21:44 - 1:21:45).
[08/28 00:17:33   4905s] Move report: preRPlace moves 1220 insts, mean move: 1.66 um, max move: 12.96 um
[08/28 00:17:33   4905s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_10__reg): (1197.12, 850.74) --> (1210.08, 850.74)
[08/28 00:17:33   4905s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:17:33   4905s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:17:33   4905s] 
[08/28 00:17:33   4905s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:17:34   4907s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:17:34   4907s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=3639.2MB) @(1:21:45 - 1:21:47).
[08/28 00:17:34   4907s] Move report: Detail placement moves 1220 insts, mean move: 1.66 um, max move: 12.96 um
[08/28 00:17:34   4907s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_10__reg): (1197.12, 850.74) --> (1210.08, 850.74)
[08/28 00:17:34   4907s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 3639.2MB
[08/28 00:17:34   4907s] Statistics of distance of Instance movement in refine placement:
[08/28 00:17:34   4907s]   maximum (X+Y) =        12.96 um
[08/28 00:17:34   4907s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_10__reg) with max move: (1197.12, 850.74) -> (1210.08, 850.74)
[08/28 00:17:34   4907s]   mean    (X+Y) =         1.66 um
[08/28 00:17:34   4907s] Total instances flipped for legalization: 447
[08/28 00:17:34   4907s] Summary Report:
[08/28 00:17:34   4907s] Instances move: 1220 (out of 36653 movable)
[08/28 00:17:34   4907s] Instances flipped: 447
[08/28 00:17:34   4907s] Mean displacement: 1.66 um
[08/28 00:17:34   4907s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_10__reg) (1197.12, 850.74) -> (1210.08, 850.74)
[08/28 00:17:34   4907s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:17:34   4907s] Total instances moved : 1220
[08/28 00:17:34   4907s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.780, REAL:1.512, MEM:3639.2M
[08/28 00:17:34   4907s] Total net bbox length = 1.473e+06 (7.101e+05 7.625e+05) (ext = 3.411e+04)
[08/28 00:17:34   4907s] Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3639.2MB
[08/28 00:17:34   4907s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:02.0, mem=3639.2MB) @(1:21:44 - 1:21:47).
[08/28 00:17:34   4907s] *** Finished refinePlace (1:21:47 mem=3639.2M) ***
[08/28 00:17:34   4907s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.14
[08/28 00:17:34   4907s] OPERPROF: Finished RefinePlace at level 1, CPU:2.984, REAL:1.718, MEM:3639.2M
[08/28 00:17:34   4907s] *** maximum move = 12.96 um ***
[08/28 00:17:35   4907s] *** Finished re-routing un-routed nets (3639.2M) ***
[08/28 00:17:35   4907s] OPERPROF: Starting DPlace-Init at level 1, MEM:3639.2M
[08/28 00:17:35   4907s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3639.2M
[08/28 00:17:35   4907s] OPERPROF:     Starting CMU at level 3, MEM:3639.2M
[08/28 00:17:35   4907s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3639.2M
[08/28 00:17:35   4907s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.066, MEM:3639.2M
[08/28 00:17:35   4907s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.125, REAL:0.126, MEM:3639.2M
[08/28 00:17:35   4908s] 
[08/28 00:17:35   4908s] *** Finish Physical Update (cpu=0:00:04.4 real=0:00:03.0 mem=3639.2M) ***
[08/28 00:17:35   4908s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.8
[08/28 00:17:35   4908s] ** GigaOpt Optimizer WNS Slack -1.017 TNS Slack -644.902 Density 57.61
[08/28 00:17:35   4908s] 
[08/28 00:17:35   4908s] *** Finish pre-CTS Setup Fixing (cpu=0:19:06 real=0:04:23 mem=3639.2M) ***
[08/28 00:17:35   4908s] 
[08/28 00:17:35   4908s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3440238.2
[08/28 00:17:35   4908s] TotalInstCnt at PhyDesignMc Destruction: 36,654
[08/28 00:17:35   4908s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.8
[08/28 00:17:35   4908s] *** SetupOpt [finish] : cpu/real = 0:19:12.0/0:04:28.6 (4.3), totSession cpu/real = 1:21:48.7/0:48:47.9 (1.7), mem = 3431.3M
[08/28 00:17:35   4908s] 
[08/28 00:17:35   4908s] =============================================================================================
[08/28 00:17:35   4908s]  Step TAT Report for WnsOpt #1
[08/28 00:17:35   4908s] =============================================================================================
[08/28 00:17:35   4908s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:17:35   4908s] ---------------------------------------------------------------------------------------------
[08/28 00:17:35   4908s] [ SkewClock              ]     13   0:00:02.4  (   0.9 % )     0:00:02.4 /  0:00:05.5    2.3
[08/28 00:17:35   4908s] [ AreaOpt                ]      3   0:00:02.9  (   1.1 % )     0:00:32.8 /  0:01:50.1    3.4
[08/28 00:17:35   4908s] [ RefinePlace            ]      7   0:00:12.9  (   4.8 % )     0:00:12.9 /  0:00:19.7    1.5
[08/28 00:17:35   4908s] [ SlackTraversorInit     ]     11   0:00:03.2  (   1.2 % )     0:00:03.2 /  0:00:03.2    1.0
[08/28 00:17:35   4908s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 00:17:35   4908s] [ PowerInterfaceInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:17:35   4908s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.5    1.4
[08/28 00:17:35   4908s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:17:35   4908s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:17:35   4908s] [ TransformInit          ]      1   0:00:03.9  (   1.4 % )     0:00:03.9 /  0:00:05.0    1.3
[08/28 00:17:35   4908s] [ SmallTnsOpt            ]     13   0:00:00.0  (   0.0 % )     0:00:01.7 /  0:00:03.6    2.1
[08/28 00:17:35   4908s] [ OptSingleIteration     ]    579   0:00:03.4  (   1.3 % )     0:03:51.5 /  0:18:16.4    4.7
[08/28 00:17:35   4908s] [ OptGetWeight           ]   1903   0:00:05.4  (   2.0 % )     0:00:05.4 /  0:00:05.4    1.0
[08/28 00:17:35   4908s] [ OptEval                ]   1903   0:01:59.2  (  44.4 % )     0:01:59.2 /  0:12:33.0    6.3
[08/28 00:17:35   4908s] [ OptCommit              ]   1903   0:00:06.4  (   2.4 % )     0:00:06.4 /  0:00:06.4    1.0
[08/28 00:17:35   4908s] [ IncrTimingUpdate       ]   1188   0:01:06.8  (  24.9 % )     0:01:06.8 /  0:04:14.0    3.8
[08/28 00:17:35   4908s] [ PostCommitDelayCalc    ]   2055   0:00:07.7  (   2.9 % )     0:00:07.7 /  0:00:25.4    3.3
[08/28 00:17:35   4908s] [ SetupOptGetWorkingSet  ]   1628   0:00:21.9  (   8.2 % )     0:00:21.9 /  0:00:45.5    2.1
[08/28 00:17:35   4908s] [ SetupOptGetActiveNode  ]   1628   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.5
[08/28 00:17:35   4908s] [ SetupOptSlackGraph     ]    569   0:00:01.2  (   0.5 % )     0:00:01.2 /  0:00:05.1    4.2
[08/28 00:17:35   4908s] [ MISC                   ]          0:00:10.4  (   3.9 % )     0:00:10.4 /  0:00:16.6    1.6
[08/28 00:17:35   4908s] ---------------------------------------------------------------------------------------------
[08/28 00:17:35   4908s]  WnsOpt #1 TOTAL                    0:04:28.6  ( 100.0 % )     0:04:28.6 /  0:19:12.0    4.3
[08/28 00:17:35   4908s] ---------------------------------------------------------------------------------------------
[08/28 00:17:35   4908s] 
[08/28 00:17:35   4908s] End: GigaOpt Optimization in WNS mode
[08/28 00:17:35   4908s] *** Timing NOT met, worst failing slack is -1.017
[08/28 00:17:35   4908s] *** Check timing (0:00:00.0)
[08/28 00:17:35   4908s] *** Timing NOT met, worst failing slack is -1.017
[08/28 00:17:35   4908s] *** Check timing (0:00:00.0)
[08/28 00:17:35   4908s] Deleting Lib Analyzer.
[08/28 00:17:35   4908s] Begin: GigaOpt Optimization in TNS mode
[08/28 00:17:35   4908s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:17:35   4908s] ### Creating PhyDesignMc. totSessionCpu=1:21:49 mem=2993.3M
[08/28 00:17:35   4908s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:17:35   4908s] OPERPROF: Starting DPlace-Init at level 1, MEM:2993.3M
[08/28 00:17:35   4908s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:17:36   4908s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2993.3M
[08/28 00:17:36   4908s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:17:36   4908s] OPERPROF:     Starting CMU at level 3, MEM:2993.3M
[08/28 00:17:36   4908s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:2993.3M
[08/28 00:17:36   4908s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.043, MEM:2993.3M
[08/28 00:17:36   4908s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2993.3MB).
[08/28 00:17:36   4908s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.102, MEM:2993.3M
[08/28 00:17:36   4909s] TotalInstCnt at PhyDesignMc Initialization: 36,654
[08/28 00:17:36   4909s] ### Creating PhyDesignMc, finished. totSessionCpu=1:21:49 mem=2993.3M
[08/28 00:17:36   4909s] TotalInstCnt at PhyDesignMc Destruction: 36,654
[08/28 00:17:36   4909s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ftns -integratedAreaOpt -ipoTgtSlackCoef 2 -effTgtSlackCoef 1
[08/28 00:17:36   4909s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:17:36   4909s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:17:36   4909s] *info: 48 skip_routing nets excluded.
[08/28 00:17:36   4909s] Info: 48 io nets excluded
[08/28 00:17:36   4909s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:17:36   4909s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:21:49.6/0:48:48.7 (1.7), mem = 2993.3M
[08/28 00:17:36   4909s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.9
[08/28 00:17:36   4909s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:17:36   4909s] ### Creating PhyDesignMc. totSessionCpu=1:21:50 mem=2993.3M
[08/28 00:17:36   4909s] OPERPROF: Starting DPlace-Init at level 1, MEM:2993.3M
[08/28 00:17:36   4909s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:17:36   4909s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2993.3M
[08/28 00:17:36   4909s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:17:36   4909s] OPERPROF:     Starting CMU at level 3, MEM:2993.3M
[08/28 00:17:36   4909s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2993.3M
[08/28 00:17:36   4909s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.044, MEM:2993.3M
[08/28 00:17:36   4909s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2993.3MB).
[08/28 00:17:36   4909s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.102, MEM:2993.3M
[08/28 00:17:36   4909s] TotalInstCnt at PhyDesignMc Initialization: 36,654
[08/28 00:17:36   4909s] ### Creating PhyDesignMc, finished. totSessionCpu=1:21:50 mem=2993.3M
[08/28 00:17:36   4909s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:17:37   4910s] 
[08/28 00:17:37   4910s] Creating Lib Analyzer ...
[08/28 00:17:37   4910s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:17:37   4910s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:17:37   4910s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:17:37   4910s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:17:37   4910s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:17:37   4910s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:17:37   4910s] 
[08/28 00:17:37   4910s] {RT default_rc_corner 0 4 4 0}
[08/28 00:17:37   4910s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:21:50 mem=2995.3M
[08/28 00:17:37   4910s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:21:50 mem=2995.3M
[08/28 00:17:37   4910s] Creating Lib Analyzer, finished. 
[08/28 00:17:37   4910s] 
[08/28 00:17:37   4910s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/28 00:17:37   4910s] ### Creating LA Mngr. totSessionCpu=1:21:50 mem=2995.3M
[08/28 00:17:37   4910s] ### Creating LA Mngr, finished. totSessionCpu=1:21:50 mem=2995.3M
[08/28 00:17:39   4912s] *info: 4 don't touch nets excluded
[08/28 00:17:39   4912s] *info: 48 io nets excluded
[08/28 00:17:39   4912s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:17:39   4912s] *info: 8 clock nets excluded
[08/28 00:17:39   4912s] *info: 2 special nets excluded.
[08/28 00:17:39   4912s] *info: 48 skip_routing nets excluded.
[08/28 00:17:39   4912s] *info: 32 multi-driver nets excluded.
[08/28 00:17:39   4912s] *info: 1280 no-driver nets excluded.
[08/28 00:17:40   4913s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3440238.3
[08/28 00:17:40   4913s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/28 00:17:40   4913s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/28 00:17:40   4913s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/28 00:17:40   4913s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/28 00:17:40   4913s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/28 00:17:40   4913s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/28 00:17:40   4913s] ** GigaOpt Optimizer WNS Slack -1.017 TNS Slack -644.902 Density 57.61
[08/28 00:17:40   4913s] Optimizer TNS Opt
[08/28 00:17:40   4913s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -1.017 TNS -17.641; mem2reg* WNS 0.027 TNS 0.000; reg2mem* WNS 0.500 TNS 0.000; reg2reg* WNS -0.472 TNS -627.261; HEPG WNS -0.472 TNS -627.261; all paths WNS -1.017 TNS -644.902
[08/28 00:17:40   4913s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:17:40   4913s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:17:40   4913s] Active Path Group: mem2reg reg2reg  
[08/28 00:17:40   4913s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:17:40   4913s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:17:40   4913s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:17:40   4913s] |  -0.472|   -1.017|-627.261| -644.902|    57.61%|   0:00:00.0| 3204.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:40   4913s] |        |         |        |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:17:43   4931s] |  -0.468|   -1.017|-618.337| -635.978|    57.61%|   0:00:03.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:17:43   4931s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
[08/28 00:17:43   4932s] |  -0.468|   -1.017|-618.261| -635.903|    57.61%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:17:43   4932s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
[08/28 00:17:45   4945s] |  -0.468|   -1.017|-617.997| -635.638|    57.61%|   0:00:02.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:17:45   4945s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:17:45   4945s] |  -0.468|   -1.017|-617.978| -635.619|    57.61%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:17:45   4945s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:17:46   4950s] |  -0.464|   -1.017|-610.567| -628.208|    57.62%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:17:46   4950s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:17:47   4955s] |  -0.464|   -1.017|-610.231| -627.872|    57.62%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:17:47   4955s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:17:47   4955s] |  -0.464|   -1.017|-610.199| -627.840|    57.62%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:17:47   4955s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_20__reg/D           |
[08/28 00:17:50   4974s] |  -0.464|   -1.017|-524.154| -541.796|    57.64%|   0:00:03.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:17:50   4974s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/28 00:17:50   4974s] |  -0.464|   -1.017|-524.153| -541.794|    57.64%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:17:50   4974s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/28 00:17:50   4976s] |  -0.464|   -1.017|-523.684| -541.326|    57.64%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:17:50   4976s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/28 00:17:51   4980s] |  -0.464|   -1.017|-516.174| -533.815|    57.64%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:17:51   4980s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_30__reg/D           |
[08/28 00:17:51   4981s] |  -0.464|   -1.017|-516.067| -533.708|    57.64%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:17:51   4981s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_30__reg/D           |
[08/28 00:17:52   4983s] |  -0.464|   -1.017|-508.195| -525.836|    57.65%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:17:52   4983s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_11__reg/D                       |
[08/28 00:17:52   4983s] |  -0.464|   -1.017|-507.505| -525.146|    57.65%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:17:52   4983s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_11__reg/D                       |
[08/28 00:17:52   4984s] |  -0.464|   -1.017|-493.060| -510.701|    57.65%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:17:52   4984s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_11__reg/D                       |
[08/28 00:17:53   4988s] |  -0.464|   -1.017|-484.910| -502.552|    57.65%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:17:53   4988s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_33__reg/D           |
[08/28 00:17:53   4989s] |  -0.464|   -1.017|-482.505| -500.146|    57.66%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:17:53   4989s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_33__reg/D           |
[08/28 00:17:53   4989s] |  -0.464|   -1.017|-481.334| -498.975|    57.66%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:17:53   4989s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_33__reg/D           |
[08/28 00:17:54   4995s] |  -0.464|   -1.017|-401.501| -419.142|    57.67%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:54   4995s] |        |         |        |         |          |            |        |            |         | 122__reg/D                                         |
[08/28 00:17:54   4996s] |  -0.464|   -1.017|-401.341| -418.983|    57.67%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:54   4996s] |        |         |        |         |          |            |        |            |         | 122__reg/D                                         |
[08/28 00:17:55   4997s] |  -0.464|   -1.017|-383.719| -401.360|    57.68%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:55   4997s] |        |         |        |         |          |            |        |            |         | 122__reg/D                                         |
[08/28 00:17:55   4997s] |  -0.464|   -1.017|-383.561| -401.202|    57.68%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:55   4997s] |        |         |        |         |          |            |        |            |         | 122__reg/D                                         |
[08/28 00:17:56   5002s] |  -0.464|   -1.017|-350.473| -368.114|    57.69%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:56   5002s] |        |         |        |         |          |            |        |            |         | 110__reg/D                                         |
[08/28 00:17:56   5002s] |  -0.464|   -1.017|-350.465| -368.107|    57.69%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:56   5002s] |        |         |        |         |          |            |        |            |         | 110__reg/D                                         |
[08/28 00:17:56   5006s] |  -0.464|   -1.017|-333.694| -351.335|    57.70%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:56   5006s] |        |         |        |         |          |            |        |            |         | 110__reg/D                                         |
[08/28 00:17:57   5006s] |  -0.464|   -1.017|-333.633| -351.274|    57.70%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:57   5006s] |        |         |        |         |          |            |        |            |         | 110__reg/D                                         |
[08/28 00:17:57   5007s] |  -0.464|   -1.017|-331.083| -348.724|    57.71%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:17:57   5007s] |        |         |        |         |          |            |        |            |         | 110__reg/D                                         |
[08/28 00:17:58   5014s] |  -0.464|   -1.017|-323.968| -341.609|    57.72%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:17:58   5014s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1911__reg/D                          |
[08/28 00:17:58   5015s] |  -0.464|   -1.017|-323.951| -341.592|    57.72%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:17:58   5015s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1911__reg/D                          |
[08/28 00:17:59   5017s] |  -0.464|   -1.017|-321.320| -338.961|    57.73%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:17:59   5017s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1911__reg/D                          |
[08/28 00:18:00   5027s] |  -0.464|   -1.017|-250.087| -267.728|    57.74%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:18:00   5027s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1900__reg/D                          |
[08/28 00:18:00   5027s] |  -0.464|   -1.017|-249.924| -267.565|    57.74%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:18:00   5027s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1900__reg/D                          |
[08/28 00:18:01   5030s] |  -0.464|   -1.017|-247.156| -264.797|    57.74%|   0:00:01.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:18:01   5030s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1900__reg/D                          |
[08/28 00:18:01   5030s] |  -0.464|   -1.017|-246.935| -264.576|    57.74%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:18:01   5030s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1900__reg/D                          |
[08/28 00:18:01   5031s] |  -0.464|   -1.017|-246.453| -264.095|    57.74%|   0:00:00.0| 3631.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:18:01   5031s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1900__reg/D                          |
[08/28 00:18:05   5052s] |  -0.464|   -1.017|-229.474| -247.116|    57.79%|   0:00:04.0| 3612.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:18:05   5052s] |        |         |        |         |          |            |        |            |         | 71__reg/D                                          |
[08/28 00:18:05   5054s] |  -0.464|   -1.017|-227.291| -244.932|    57.79%|   0:00:00.0| 3612.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:18:05   5054s] |        |         |        |         |          |            |        |            |         | 71__reg/D                                          |
[08/28 00:18:06   5055s] |  -0.464|   -1.017|-226.845| -244.486|    57.80%|   0:00:01.0| 3612.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:18:06   5055s] |        |         |        |         |          |            |        |            |         | 71__reg/D                                          |
[08/28 00:18:08   5072s] |  -0.464|   -1.017|-220.138| -237.779|    57.80%|   0:00:02.0| 3675.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:08   5072s] |        |         |        |         |          |            |        |            |         | _q_10__reg/D                                       |
[08/28 00:18:08   5073s] |  -0.464|   -1.017|-220.035| -237.677|    57.80%|   0:00:00.0| 3675.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:08   5073s] |        |         |        |         |          |            |        |            |         | _q_20__reg/D                                       |
[08/28 00:18:09   5080s] |  -0.464|   -1.017|-215.873| -233.514|    57.82%|   0:00:01.0| 3675.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:09   5080s] |        |         |        |         |          |            |        |            |         | _q_62__reg/D                                       |
[08/28 00:18:10   5084s] |  -0.464|   -1.017|-213.078| -230.719|    57.84%|   0:00:01.0| 3675.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:10   5084s] |        |         |        |         |          |            |        |            |         | _q_62__reg/D                                       |
[08/28 00:18:10   5084s] |  -0.464|   -1.017|-212.779| -230.420|    57.84%|   0:00:00.0| 3675.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:10   5084s] |        |         |        |         |          |            |        |            |         | _q_62__reg/D                                       |
[08/28 00:18:12   5099s] |  -0.464|   -1.017|-204.048| -221.689|    57.87%|   0:00:02.0| 3694.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:12   5099s] |        |         |        |         |          |            |        |            |         | _q_56__reg/D                                       |
[08/28 00:18:12   5100s] |  -0.464|   -1.017|-203.927| -221.568|    57.87%|   0:00:00.0| 3694.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:12   5100s] |        |         |        |         |          |            |        |            |         | _q_56__reg/D                                       |
[08/28 00:18:13   5100s] |  -0.464|   -1.017|-203.344| -220.985|    57.88%|   0:00:01.0| 3694.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:13   5100s] |        |         |        |         |          |            |        |            |         | _q_56__reg/D                                       |
[08/28 00:18:13   5104s] |  -0.464|   -1.017|-194.568| -212.209|    57.89%|   0:00:00.0| 3694.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:13   5104s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_231__reg/D                               |
[08/28 00:18:13   5105s] |  -0.464|   -1.017|-194.283| -211.924|    57.89%|   0:00:00.0| 3694.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:13   5105s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_231__reg/D                               |
[08/28 00:18:14   5107s] |  -0.464|   -1.017|-193.648| -211.289|    57.90%|   0:00:01.0| 3694.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:14   5107s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_231__reg/D                               |
[08/28 00:18:14   5108s] |  -0.464|   -1.017|-192.391| -210.033|    57.90%|   0:00:00.0| 3694.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:14   5108s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_397__reg/D                               |
[08/28 00:18:16   5117s] |  -0.464|   -1.017|-188.560| -206.201|    57.92%|   0:00:02.0| 3714.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:18:16   5117s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/28 00:18:16   5118s] |  -0.464|   -1.017|-188.403| -206.044|    57.92%|   0:00:00.0| 3714.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:18:16   5118s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/28 00:18:16   5120s] |  -0.464|   -1.017|-187.576| -205.217|    57.93%|   0:00:00.0| 3714.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:18:16   5120s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/28 00:18:16   5120s] |  -0.464|   -1.017|-187.390| -205.031|    57.93%|   0:00:00.0| 3714.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:18:16   5120s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/28 00:18:18   5135s] |  -0.464|   -1.017|-161.915| -179.556|    57.96%|   0:00:02.0| 3714.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:18   5135s] |        |         |        |         |          |            |        |            |         | _q_8__reg/D                                        |
[08/28 00:18:18   5135s] |  -0.464|   -1.017|-161.784| -179.425|    57.97%|   0:00:00.0| 3714.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:18   5135s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_449__reg/D                               |
[08/28 00:18:20   5143s] |  -0.464|   -1.017|-157.296| -174.937|    57.98%|   0:00:02.0| 3714.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:20   5143s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_449__reg/D                               |
[08/28 00:18:20   5143s] |  -0.464|   -1.017|-157.160| -174.801|    57.98%|   0:00:00.0| 3714.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:20   5143s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_449__reg/D                               |
[08/28 00:18:20   5145s] |  -0.464|   -1.017|-156.486| -174.128|    57.99%|   0:00:00.0| 3714.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:20   5145s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_449__reg/D                               |
[08/28 00:18:23   5163s] |  -0.464|   -1.017|-147.938| -165.579|    58.00%|   0:00:03.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:23   5163s] |        |         |        |         |          |            |        |            |         | _q_48__reg/D                                       |
[08/28 00:18:23   5164s] |  -0.464|   -1.017|-147.566| -165.208|    58.00%|   0:00:00.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:23   5164s] |        |         |        |         |          |            |        |            |         | _q_49__reg/D                                       |
[08/28 00:18:24   5172s] |  -0.464|   -1.017|-146.829| -164.471|    58.01%|   0:00:01.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:24   5172s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_748__reg/D                               |
[08/28 00:18:25   5174s] |  -0.464|   -1.017|-144.494| -162.135|    58.03%|   0:00:01.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:25   5174s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_748__reg/D                               |
[08/28 00:18:25   5175s] |  -0.464|   -1.017|-144.176| -161.817|    58.03%|   0:00:00.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:25   5175s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_748__reg/D                               |
[08/28 00:18:27   5188s] |  -0.464|   -1.017|-139.716| -157.357|    58.05%|   0:00:02.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:27   5188s] |        |         |        |         |          |            |        |            |         | _q_19__reg/D                                       |
[08/28 00:18:27   5188s] |  -0.464|   -1.017|-139.380| -157.022|    58.05%|   0:00:00.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:27   5188s] |        |         |        |         |          |            |        |            |         | _q_14__reg/D                                       |
[08/28 00:18:27   5190s] |  -0.464|   -1.017|-132.864| -150.505|    58.06%|   0:00:00.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:27   5190s] |        |         |        |         |          |            |        |            |         | _q_19__reg/D                                       |
[08/28 00:18:27   5192s] |  -0.464|   -1.017|-129.685| -147.326|    58.06%|   0:00:00.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:27   5192s] |        |         |        |         |          |            |        |            |         | _q_12__reg/D                                       |
[08/28 00:18:28   5194s] |  -0.464|   -1.017|-129.382| -147.023|    58.07%|   0:00:01.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:28   5194s] |        |         |        |         |          |            |        |            |         | _q_19__reg/D                                       |
[08/28 00:18:28   5196s] |  -0.464|   -1.017|-128.677| -146.318|    58.08%|   0:00:00.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:28   5196s] |        |         |        |         |          |            |        |            |         | _q_19__reg/D                                       |
[08/28 00:18:28   5196s] |  -0.464|   -1.017|-128.673| -146.314|    58.08%|   0:00:00.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:18:28   5196s] |        |         |        |         |          |            |        |            |         | _q_19__reg/D                                       |
[08/28 00:18:30   5208s] |  -0.464|   -1.017|-128.335| -145.977|    58.10%|   0:00:02.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:30   5208s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_563__reg/D                               |
[08/28 00:18:31   5210s] |  -0.464|   -1.017|-128.306| -145.947|    58.11%|   0:00:01.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:31   5210s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_548__reg/D                               |
[08/28 00:18:31   5211s] |  -0.464|   -1.017|-128.306| -145.947|    58.11%|   0:00:00.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:18:31   5211s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_548__reg/D                               |
[08/28 00:18:33   5223s] |  -0.464|   -1.017|-128.049| -145.691|    58.13%|   0:00:02.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:18:33   5223s] |        |         |        |         |          |            |        |            |         | OMem_482__reg/D                                    |
[08/28 00:18:33   5223s] |  -0.464|   -1.017|-128.046| -145.687|    58.13%|   0:00:00.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:18:33   5223s] |        |         |        |         |          |            |        |            |         | OMem_482__reg/D                                    |
[08/28 00:18:34   5230s] |  -0.464|   -1.017|-123.208| -140.849|    58.15%|   0:00:01.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:18:34   5230s] |        |         |        |         |          |            |        |            |         | OMem_107__reg/D                                    |
[08/28 00:18:35   5232s] |  -0.464|   -1.017|-123.207| -140.849|    58.15%|   0:00:01.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:18:35   5232s] |        |         |        |         |          |            |        |            |         | OMem_107__reg/D                                    |
[08/28 00:18:35   5232s] |  -0.464|   -1.017|-123.207| -140.848|    58.15%|   0:00:00.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:18:35   5232s] |        |         |        |         |          |            |        |            |         | OMem_107__reg/D                                    |
[08/28 00:18:35   5233s] |  -0.464|   -1.017|-123.207| -140.848|    58.15%|   0:00:00.0| 3699.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:18:35   5233s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
[08/28 00:18:35   5233s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:18:35   5233s] 
[08/28 00:18:35   5233s] *** Finish Core Optimize Step (cpu=0:05:19 real=0:00:55.0 mem=3699.0M) ***
[08/28 00:18:35   5233s] 
[08/28 00:18:35   5233s] *** Finished Optimize Step Cumulative (cpu=0:05:19 real=0:00:55.0 mem=3699.0M) ***
[08/28 00:18:35   5233s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -1.017 TNS -17.641; mem2reg* WNS 0.027 TNS 0.000; reg2mem* WNS 0.540 TNS 0.000; reg2reg* WNS -0.464 TNS -123.207; HEPG WNS -0.464 TNS -123.207; all paths WNS -1.017 TNS -140.848
[08/28 00:18:35   5233s] ** GigaOpt Optimizer WNS Slack -1.017 TNS Slack -140.848 Density 58.15
[08/28 00:18:35   5233s] Placement Snapshot: Density distribution:
[08/28 00:18:35   5233s] [1.00 -  +++]: 18 (2.24%)
[08/28 00:18:35   5233s] [0.95 - 1.00]: 15 (1.87%)
[08/28 00:18:35   5233s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:18:35   5233s] [0.85 - 0.90]: 6 (0.75%)
[08/28 00:18:35   5233s] [0.80 - 0.85]: 6 (0.75%)
[08/28 00:18:35   5233s] [0.75 - 0.80]: 14 (1.74%)
[08/28 00:18:35   5233s] [0.70 - 0.75]: 21 (2.61%)
[08/28 00:18:35   5233s] [0.65 - 0.70]: 33 (4.10%)
[08/28 00:18:35   5233s] [0.60 - 0.65]: 31 (3.86%)
[08/28 00:18:35   5233s] [0.55 - 0.60]: 45 (5.60%)
[08/28 00:18:35   5233s] [0.50 - 0.55]: 61 (7.59%)
[08/28 00:18:35   5233s] [0.45 - 0.50]: 55 (6.84%)
[08/28 00:18:35   5233s] [0.40 - 0.45]: 75 (9.33%)
[08/28 00:18:35   5233s] [0.35 - 0.40]: 123 (15.30%)
[08/28 00:18:35   5233s] [0.30 - 0.35]: 138 (17.16%)
[08/28 00:18:35   5233s] [0.25 - 0.30]: 98 (12.19%)
[08/28 00:18:35   5233s] [0.20 - 0.25]: 44 (5.47%)
[08/28 00:18:35   5233s] [0.15 - 0.20]: 8 (1.00%)
[08/28 00:18:35   5233s] [0.10 - 0.15]: 11 (1.37%)
[08/28 00:18:35   5233s] [0.05 - 0.10]: 0 (0.00%)
[08/28 00:18:35   5233s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:18:35   5233s] Begin: Area Reclaim Optimization
[08/28 00:18:35   5233s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:27:13.1/0:49:47.8 (1.8), mem = 3699.0M
[08/28 00:18:36   5233s] Reclaim Optimization WNS Slack -1.017  TNS Slack -140.848 Density 58.15
[08/28 00:18:36   5233s] +----------+---------+--------+--------+------------+--------+
[08/28 00:18:36   5233s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/28 00:18:36   5233s] +----------+---------+--------+--------+------------+--------+
[08/28 00:18:36   5233s] |    58.15%|        -|  -1.017|-140.848|   0:00:00.0| 3699.0M|
[08/28 00:18:36   5233s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:18:38   5242s] |    58.05%|      121|  -1.017|-141.420|   0:00:02.0| 3699.0M|
[08/28 00:18:46   5271s] |    57.89%|      597|  -1.017|-227.304|   0:00:08.0| 3699.0M|
[08/28 00:18:46   5271s] |    57.89%|        1|  -1.017|-227.304|   0:00:00.0| 3699.0M|
[08/28 00:18:46   5271s] |    57.89%|        0|  -1.017|-227.304|   0:00:00.0| 3699.0M|
[08/28 00:18:46   5271s] +----------+---------+--------+--------+------------+--------+
[08/28 00:18:46   5271s] Reclaim Optimization End WNS Slack -1.017  TNS Slack -227.304 Density 57.89
[08/28 00:18:46   5271s] 
[08/28 00:18:46   5271s] ** Summary: Restruct = 0 Buffer Deletion = 78 Declone = 50 Resize = 417 **
[08/28 00:18:46   5271s] --------------------------------------------------------------
[08/28 00:18:46   5271s] |                                   | Total     | Sequential |
[08/28 00:18:46   5271s] --------------------------------------------------------------
[08/28 00:18:46   5271s] | Num insts resized                 |     416  |      13    |
[08/28 00:18:46   5271s] | Num insts undone                  |     181  |       0    |
[08/28 00:18:46   5271s] | Num insts Downsized               |     416  |      13    |
[08/28 00:18:46   5271s] | Num insts Samesized               |       0  |       0    |
[08/28 00:18:46   5271s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:18:46   5271s] | Num multiple commits+uncommits    |       1  |       -    |
[08/28 00:18:46   5271s] --------------------------------------------------------------
[08/28 00:18:46   5271s] End: Core Area Reclaim Optimization (cpu = 0:00:38.7) (real = 0:00:11.0) **
[08/28 00:18:46   5271s] *** AreaOpt [finish] : cpu/real = 0:00:38.7/0:00:11.2 (3.4), totSession cpu/real = 1:27:51.9/0:49:59.0 (1.8), mem = 3699.0M
[08/28 00:18:46   5271s] 
[08/28 00:18:46   5271s] =============================================================================================
[08/28 00:18:46   5271s]  Step TAT Report for AreaOpt #6
[08/28 00:18:46   5271s] =============================================================================================
[08/28 00:18:46   5271s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:18:46   5271s] ---------------------------------------------------------------------------------------------
[08/28 00:18:46   5271s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:18:46   5271s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:18:46   5271s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.6 % )     0:00:10.0 /  0:00:37.5    3.8
[08/28 00:18:46   5271s] [ OptGetWeight           ]    485   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[08/28 00:18:46   5271s] [ OptEval                ]    485   0:00:01.6  (  13.9 % )     0:00:01.6 /  0:00:08.9    5.7
[08/28 00:18:46   5271s] [ OptCommit              ]    485   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.3    1.2
[08/28 00:18:46   5271s] [ IncrTimingUpdate       ]    189   0:00:07.1  (  63.2 % )     0:00:07.1 /  0:00:25.7    3.6
[08/28 00:18:46   5271s] [ PostCommitDelayCalc    ]    542   0:00:00.8  (   6.9 % )     0:00:00.8 /  0:00:02.2    2.9
[08/28 00:18:46   5271s] [ MISC                   ]          0:00:01.0  (   8.8 % )     0:00:01.0 /  0:00:01.0    1.0
[08/28 00:18:46   5271s] ---------------------------------------------------------------------------------------------
[08/28 00:18:46   5271s]  AreaOpt #6 TOTAL                   0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:38.7    3.4
[08/28 00:18:46   5271s] ---------------------------------------------------------------------------------------------
[08/28 00:18:46   5271s] 
[08/28 00:18:46   5271s] End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:11, mem=3603.02M, totSessionCpu=1:27:52).
[08/28 00:18:46   5271s] Placement Snapshot: Density distribution:
[08/28 00:18:46   5271s] [1.00 -  +++]: 18 (2.24%)
[08/28 00:18:46   5271s] [0.95 - 1.00]: 15 (1.87%)
[08/28 00:18:46   5271s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:18:46   5271s] [0.85 - 0.90]: 6 (0.75%)
[08/28 00:18:46   5271s] [0.80 - 0.85]: 8 (1.00%)
[08/28 00:18:46   5271s] [0.75 - 0.80]: 12 (1.49%)
[08/28 00:18:46   5271s] [0.70 - 0.75]: 21 (2.61%)
[08/28 00:18:46   5271s] [0.65 - 0.70]: 35 (4.35%)
[08/28 00:18:46   5271s] [0.60 - 0.65]: 29 (3.61%)
[08/28 00:18:46   5271s] [0.55 - 0.60]: 46 (5.72%)
[08/28 00:18:46   5271s] [0.50 - 0.55]: 64 (7.96%)
[08/28 00:18:46   5271s] [0.45 - 0.50]: 52 (6.47%)
[08/28 00:18:46   5271s] [0.40 - 0.45]: 80 (9.95%)
[08/28 00:18:46   5271s] [0.35 - 0.40]: 129 (16.04%)
[08/28 00:18:46   5271s] [0.30 - 0.35]: 136 (16.92%)
[08/28 00:18:46   5271s] [0.25 - 0.30]: 89 (11.07%)
[08/28 00:18:46   5271s] [0.20 - 0.25]: 43 (5.35%)
[08/28 00:18:46   5271s] [0.15 - 0.20]: 10 (1.24%)
[08/28 00:18:46   5271s] [0.10 - 0.15]: 9 (1.12%)
[08/28 00:18:46   5271s] [0.05 - 0.10]: 0 (0.00%)
[08/28 00:18:46   5271s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:18:46   5271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.9
[08/28 00:18:47   5272s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF:       Starting CMU at level 4, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.063, REAL:0.063, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.117, REAL:0.118, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.117, REAL:0.118, MEM:3603.0M
[08/28 00:18:47   5272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.15
[08/28 00:18:47   5272s] OPERPROF: Starting RefinePlace at level 1, MEM:3603.0M
[08/28 00:18:47   5272s] *** Starting refinePlace (1:27:52 mem=3603.0M) ***
[08/28 00:18:47   5272s] Total net bbox length = 1.496e+06 (7.220e+05 7.737e+05) (ext = 3.411e+04)
[08/28 00:18:47   5272s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:18:47   5272s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3603.0M
[08/28 00:18:47   5272s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:18:47   5272s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:3603.0M
[08/28 00:18:47   5272s] default core: bins with density > 0.750 = 13.53 % ( 130 / 961 )
[08/28 00:18:47   5272s] Density distribution unevenness ratio = 13.737%
[08/28 00:18:47   5272s] RPlace IncrNP Skipped
[08/28 00:18:47   5272s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3603.0MB) @(1:27:52 - 1:27:52).
[08/28 00:18:47   5272s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.024, REAL:0.025, MEM:3603.0M
[08/28 00:18:47   5272s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:18:47   5272s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3603.0MB
[08/28 00:18:47   5272s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.002, MEM:3603.0M
[08/28 00:18:47   5272s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3603.0M
[08/28 00:18:47   5272s] Starting refinePlace ...
[08/28 00:18:47   5272s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:18:47   5272s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:18:47   5273s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:00.0, mem=3610.7MB) @(1:27:52 - 1:27:53).
[08/28 00:18:47   5273s] Move report: preRPlace moves 3284 insts, mean move: 2.40 um, max move: 16.74 um
[08/28 00:18:47   5273s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIFOMem_389__reg): (519.84, 1463.10) --> (532.80, 1466.88)
[08/28 00:18:47   5273s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:18:47   5273s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:18:47   5273s] 
[08/28 00:18:47   5273s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:18:48   5275s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:18:48   5275s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=3610.7MB) @(1:27:53 - 1:27:55).
[08/28 00:18:48   5275s] Move report: Detail placement moves 3284 insts, mean move: 2.40 um, max move: 16.74 um
[08/28 00:18:48   5275s] 	Max move on inst (i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIFOMem_389__reg): (519.84, 1463.10) --> (532.80, 1466.88)
[08/28 00:18:48   5275s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 3610.7MB
[08/28 00:18:48   5275s] Statistics of distance of Instance movement in refine placement:
[08/28 00:18:48   5275s]   maximum (X+Y) =        16.74 um
[08/28 00:18:48   5275s]   inst (i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIFOMem_389__reg) with max move: (519.84, 1463.1) -> (532.8, 1466.88)
[08/28 00:18:48   5275s]   mean    (X+Y) =         2.40 um
[08/28 00:18:48   5275s] Summary Report:
[08/28 00:18:48   5275s] Instances move: 3284 (out of 37208 movable)
[08/28 00:18:48   5275s] Instances flipped: 0
[08/28 00:18:48   5275s] Mean displacement: 2.40 um
[08/28 00:18:48   5275s] Max displacement: 16.74 um (Instance: i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIFOMem_389__reg) (519.84, 1463.1) -> (532.8, 1466.88)
[08/28 00:18:48   5275s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:18:48   5275s] Total instances moved : 3284
[08/28 00:18:48   5275s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.729, REAL:1.431, MEM:3610.7M
[08/28 00:18:48   5275s] Total net bbox length = 1.501e+06 (7.256e+05 7.754e+05) (ext = 3.411e+04)
[08/28 00:18:48   5275s] Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 3610.7MB
[08/28 00:18:48   5275s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:01.0, mem=3610.7MB) @(1:27:52 - 1:27:55).
[08/28 00:18:48   5275s] *** Finished refinePlace (1:27:55 mem=3610.7M) ***
[08/28 00:18:48   5275s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.15
[08/28 00:18:48   5275s] OPERPROF: Finished RefinePlace at level 1, CPU:2.892, REAL:1.595, MEM:3610.7M
[08/28 00:18:49   5275s] *** maximum move = 16.74 um ***
[08/28 00:18:49   5275s] *** Finished re-routing un-routed nets (3610.7M) ***
[08/28 00:18:49   5275s] OPERPROF: Starting DPlace-Init at level 1, MEM:3610.7M
[08/28 00:18:49   5275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3610.7M
[08/28 00:18:49   5275s] OPERPROF:     Starting CMU at level 3, MEM:3610.7M
[08/28 00:18:49   5275s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3610.7M
[08/28 00:18:49   5275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.077, MEM:3610.7M
[08/28 00:18:49   5275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.156, REAL:0.158, MEM:3610.7M
[08/28 00:18:49   5276s] 
[08/28 00:18:49   5276s] *** Finish Physical Update (cpu=0:00:04.3 real=0:00:03.0 mem=3610.7M) ***
[08/28 00:18:49   5276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.9
[08/28 00:18:50   5276s] ** GigaOpt Optimizer WNS Slack -1.017 TNS Slack -227.304 Density 57.89
[08/28 00:18:50   5276s] 
[08/28 00:18:50   5276s] *** Finish pre-CTS Setup Fixing (cpu=0:06:03 real=0:01:10 mem=3610.7M) ***
[08/28 00:18:50   5276s] 
[08/28 00:18:50   5276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3440238.3
[08/28 00:18:50   5276s] TotalInstCnt at PhyDesignMc Destruction: 37,209
[08/28 00:18:50   5276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.9
[08/28 00:18:50   5276s] *** SetupOpt [finish] : cpu/real = 0:06:07.3/0:01:13.6 (5.0), totSession cpu/real = 1:27:56.8/0:50:02.3 (1.8), mem = 3401.3M
[08/28 00:18:50   5276s] 
[08/28 00:18:50   5276s] =============================================================================================
[08/28 00:18:50   5276s]  Step TAT Report for TnsOpt #2
[08/28 00:18:50   5276s] =============================================================================================
[08/28 00:18:50   5276s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:18:50   5276s] ---------------------------------------------------------------------------------------------
[08/28 00:18:50   5276s] [ AreaOpt                ]      1   0:00:01.0  (   1.3 % )     0:00:11.2 /  0:00:38.7    3.4
[08/28 00:18:50   5276s] [ RefinePlace            ]      1   0:00:02.8  (   3.8 % )     0:00:02.8 /  0:00:04.3    1.5
[08/28 00:18:50   5276s] [ SlackTraversorInit     ]      3   0:00:00.9  (   1.2 % )     0:00:00.9 /  0:00:00.9    1.0
[08/28 00:18:50   5276s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.4    1.0
[08/28 00:18:50   5276s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:18:50   5276s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:18:50   5276s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:18:50   5276s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:18:50   5276s] [ TransformInit          ]      1   0:00:02.9  (   3.9 % )     0:00:02.9 /  0:00:02.8    1.0
[08/28 00:18:50   5276s] [ OptSingleIteration     ]    114   0:00:00.9  (   1.3 % )     0:01:03.1 /  0:05:52.0    5.6
[08/28 00:18:50   5276s] [ OptGetWeight           ]    595   0:00:01.0  (   1.3 % )     0:00:01.0 /  0:00:00.9    0.9
[08/28 00:18:50   5276s] [ OptEval                ]    595   0:00:40.9  (  55.5 % )     0:00:40.9 /  0:04:48.2    7.1
[08/28 00:18:50   5276s] [ OptCommit              ]    595   0:00:01.5  (   2.1 % )     0:00:01.5 /  0:00:01.5    1.0
[08/28 00:18:50   5276s] [ IncrTimingUpdate       ]    303   0:00:11.6  (  15.8 % )     0:00:11.6 /  0:00:41.0    3.5
[08/28 00:18:50   5276s] [ PostCommitDelayCalc    ]    653   0:00:02.5  (   3.4 % )     0:00:02.5 /  0:00:07.8    3.2
[08/28 00:18:50   5276s] [ SetupOptGetWorkingSet  ]    330   0:00:04.2  (   5.7 % )     0:00:04.2 /  0:00:09.2    2.2
[08/28 00:18:50   5276s] [ SetupOptGetActiveNode  ]    330   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[08/28 00:18:50   5276s] [ SetupOptSlackGraph     ]    110   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:02.2    4.6
[08/28 00:18:50   5276s] [ MISC                   ]          0:00:02.2  (   2.9 % )     0:00:02.2 /  0:00:05.4    2.5
[08/28 00:18:50   5276s] ---------------------------------------------------------------------------------------------
[08/28 00:18:50   5276s]  TnsOpt #2 TOTAL                    0:01:13.6  ( 100.0 % )     0:01:13.6 /  0:06:07.3    5.0
[08/28 00:18:50   5276s] ---------------------------------------------------------------------------------------------
[08/28 00:18:50   5276s] 
[08/28 00:18:50   5276s] End: GigaOpt Optimization in TNS mode
[08/28 00:18:50   5276s] 
[08/28 00:18:50   5276s] *** Start incrementalPlace ***
[08/28 00:18:50   5276s] User Input Parameters:
[08/28 00:18:50   5276s] - Congestion Driven    : On
[08/28 00:18:50   5276s] - Timing Driven        : On
[08/28 00:18:50   5276s] - Area-Violation Based : On
[08/28 00:18:50   5276s] - Start Rollback Level : -5
[08/28 00:18:50   5276s] - Legalized            : On
[08/28 00:18:50   5276s] - Window Based         : Off
[08/28 00:18:50   5276s] - eDen incr mode       : Off
[08/28 00:18:50   5276s] - Small incr mode      : Off
[08/28 00:18:50   5276s] 
[08/28 00:18:50   5276s] no activity file in design. spp won't run.
[08/28 00:18:50   5277s] Collecting buffer chain nets ...
[08/28 00:18:50   5277s] No Views given, use default active views for adaptive view pruning
[08/28 00:18:50   5277s] SKP will enable view:
[08/28 00:18:50   5277s]   func_view_wc
[08/28 00:18:50   5277s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3046.3M
[08/28 00:18:50   5277s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.042, REAL:0.042, MEM:3046.3M
[08/28 00:18:50   5277s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3046.3M
[08/28 00:18:50   5277s] Starting Early Global Route congestion estimation: mem = 3046.3M
[08/28 00:18:50   5277s] (I)       Started Loading and Dumping File ( Curr Mem: 3046.28 MB )
[08/28 00:18:50   5277s] (I)       Reading DB...
[08/28 00:18:50   5277s] (I)       Read data from FE... (mem=3046.3M)
[08/28 00:18:50   5277s] (I)       Read nodes and places... (mem=3046.3M)
[08/28 00:18:50   5277s] (I)       Done Read nodes and places (cpu=0.086s, mem=3061.2M)
[08/28 00:18:50   5277s] (I)       Read nets... (mem=3061.2M)
[08/28 00:18:50   5277s] (I)       Done Read nets (cpu=0.234s, mem=3068.7M)
[08/28 00:18:50   5277s] (I)       Done Read data from FE (cpu=0.320s, mem=3068.7M)
[08/28 00:18:50   5277s] (I)       before initializing RouteDB syMemory usage = 3068.7 MB
[08/28 00:18:50   5277s] (I)       == Non-default Options ==
[08/28 00:18:50   5277s] (I)       Maximum routing layer                              : 4
[08/28 00:18:50   5277s] (I)       Number threads                                     : 8
[08/28 00:18:50   5277s] (I)       Use non-blocking free Dbs wires                    : false
[08/28 00:18:50   5277s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:18:50   5277s] (I)       Use row-based GCell size
[08/28 00:18:50   5277s] (I)       GCell unit size  : 3780
[08/28 00:18:50   5277s] (I)       GCell multiplier : 1
[08/28 00:18:50   5277s] (I)       build grid graph
[08/28 00:18:50   5277s] (I)       build grid graph start
[08/28 00:18:50   5277s] [NR-eGR] Track table information for default rule: 
[08/28 00:18:50   5277s] [NR-eGR] Metal1 has no routable track
[08/28 00:18:50   5277s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:18:50   5277s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:18:50   5277s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:18:50   5277s] (I)       build grid graph end
[08/28 00:18:50   5277s] (I)       ===========================================================================
[08/28 00:18:50   5277s] (I)       == Report All Rule Vias ==
[08/28 00:18:50   5277s] (I)       ===========================================================================
[08/28 00:18:50   5277s] (I)        Via Rule : (Default)
[08/28 00:18:50   5277s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:18:50   5277s] (I)       ---------------------------------------------------------------------------
[08/28 00:18:50   5277s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:18:50   5277s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:18:50   5277s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:18:50   5277s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:18:50   5277s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:18:50   5277s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:18:50   5277s] (I)       ===========================================================================
[08/28 00:18:50   5277s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3068.66 MB )
[08/28 00:18:50   5277s] (I)       Num PG vias on layer 2 : 0
[08/28 00:18:50   5277s] (I)       Num PG vias on layer 3 : 0
[08/28 00:18:50   5277s] (I)       Num PG vias on layer 4 : 0
[08/28 00:18:50   5277s] [NR-eGR] Read 74957 PG shapes
[08/28 00:18:50   5277s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3068.66 MB )
[08/28 00:18:50   5277s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:18:50   5277s] [NR-eGR] #Instance Blockages : 7070
[08/28 00:18:50   5277s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:18:50   5277s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:18:50   5277s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:18:50   5277s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:18:50   5277s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:18:50   5277s] (I)       readDataFromPlaceDB
[08/28 00:18:50   5277s] (I)       Read net information..
[08/28 00:18:50   5277s] [NR-eGR] Read numTotalNets=37867  numIgnoredNets=48
[08/28 00:18:50   5277s] (I)       Read testcase time = 0.026 seconds
[08/28 00:18:50   5277s] 
[08/28 00:18:50   5277s] (I)       early_global_route_priority property id does not exist.
[08/28 00:18:50   5277s] (I)       Start initializing grid graph
[08/28 00:18:50   5277s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:18:50   5277s] (I)       End initializing grid graph
[08/28 00:18:50   5277s] (I)       Model blockages into capacity
[08/28 00:18:50   5277s] (I)       Read Num Blocks=103957  Num Prerouted Wires=0  Num CS=0
[08/28 00:18:50   5277s] (I)       Started Modeling ( Curr Mem: 3077.03 MB )
[08/28 00:18:50   5277s] (I)       Layer 1 (H) : #blockages 66302 : #preroutes 0
[08/28 00:18:50   5277s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:18:50   5277s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:18:50   5277s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3077.03 MB )
[08/28 00:18:50   5277s] (I)       -- layer congestion ratio --
[08/28 00:18:50   5277s] (I)       Layer 1 : 0.100000
[08/28 00:18:50   5277s] (I)       Layer 2 : 0.700000
[08/28 00:18:50   5277s] (I)       Layer 3 : 0.700000
[08/28 00:18:50   5277s] (I)       Layer 4 : 0.700000
[08/28 00:18:50   5277s] (I)       ----------------------------
[08/28 00:18:51   5277s] (I)       Number of ignored nets = 48
[08/28 00:18:51   5277s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:18:51   5277s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:18:51   5277s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:18:51   5277s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:18:51   5277s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:18:51   5277s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:18:51   5277s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:18:51   5277s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:18:51   5277s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:18:51   5277s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:18:51   5277s] (I)       Before initializing Early Global Route syMemory usage = 3077.0 MB
[08/28 00:18:51   5277s] (I)       Ndr track 0 does not exist
[08/28 00:18:51   5277s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:18:51   5277s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:18:51   5277s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:18:51   5277s] (I)       Site width          :   480  (dbu)
[08/28 00:18:51   5277s] (I)       Row height          :  3780  (dbu)
[08/28 00:18:51   5277s] (I)       GCell width         :  3780  (dbu)
[08/28 00:18:51   5277s] (I)       GCell height        :  3780  (dbu)
[08/28 00:18:51   5277s] (I)       Grid                :   487   487     4
[08/28 00:18:51   5277s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:18:51   5277s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:18:51   5277s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:18:51   5277s] (I)       Default wire width  :   160   200   200   200
[08/28 00:18:51   5277s] (I)       Default wire space  :   180   210   210   210
[08/28 00:18:51   5277s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:18:51   5277s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:18:51   5277s] (I)       First track coord   :     0   240   480   240
[08/28 00:18:51   5277s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:18:51   5277s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:18:51   5277s] (I)       Num of masks        :     1     1     1     1
[08/28 00:18:51   5277s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:18:51   5277s] (I)       --------------------------------------------------------
[08/28 00:18:51   5277s] 
[08/28 00:18:51   5277s] [NR-eGR] ============ Routing rule table ============
[08/28 00:18:51   5277s] [NR-eGR] Rule id: 0  Nets: 37819 
[08/28 00:18:51   5277s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:18:51   5277s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:18:51   5277s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:18:51   5277s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:18:51   5277s] [NR-eGR] ========================================
[08/28 00:18:51   5277s] [NR-eGR] 
[08/28 00:18:51   5277s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:18:51   5277s] (I)       blocked tracks on layer2 : = 874945 / 2133547 (41.01%)
[08/28 00:18:51   5277s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:18:51   5277s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:18:51   5277s] (I)       After initializing Early Global Route syMemory usage = 3086.5 MB
[08/28 00:18:51   5277s] (I)       Finished Loading and Dumping File ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 3086.53 MB )
[08/28 00:18:51   5277s] (I)       Reset routing kernel
[08/28 00:18:51   5277s] (I)       Started Global Routing ( Curr Mem: 3086.53 MB )
[08/28 00:18:51   5277s] (I)       ============= Initialization =============
[08/28 00:18:51   5277s] (I)       totalPins=130968  totalGlobalPin=127340 (97.23%)
[08/28 00:18:51   5277s] (I)       Started Net group 1 ( Curr Mem: 3086.53 MB )
[08/28 00:18:51   5277s] (I)       Started Build MST ( Curr Mem: 3086.53 MB )
[08/28 00:18:51   5277s] (I)       Generate topology with 8 threads
[08/28 00:18:51   5277s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 3098.53 MB )
[08/28 00:18:51   5277s] (I)       total 2D Cap : 3730256 = (2633748 H, 1096508 V)
[08/28 00:18:51   5277s] [NR-eGR] Layer group 1: route 37819 net(s) in layer range [2, 4]
[08/28 00:18:51   5277s] (I)       
[08/28 00:18:51   5277s] (I)       ============  Phase 1a Route ============
[08/28 00:18:51   5277s] (I)       Started Phase 1a ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5277s] (I)       Started Pattern routing ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5277s] (I)       Finished Pattern routing ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5277s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 278
[08/28 00:18:51   5278s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Usage: 475589 = (241372 H, 234217 V) = (9.16% H, 21.36% V) = (9.124e+05um H, 8.853e+05um V)
[08/28 00:18:51   5278s] (I)       Finished Phase 1a ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       
[08/28 00:18:51   5278s] (I)       ============  Phase 1b Route ============
[08/28 00:18:51   5278s] (I)       Started Phase 1b ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Started Monotonic routing ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Finished Monotonic routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Usage: 476471 = (241917 H, 234554 V) = (9.19% H, 21.39% V) = (9.144e+05um H, 8.866e+05um V)
[08/28 00:18:51   5278s] (I)       Overflow of layer group 1: 0.83% H + 2.86% V. EstWL: 1.801060e+06um
[08/28 00:18:51   5278s] (I)       Finished Phase 1b ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       
[08/28 00:18:51   5278s] (I)       ============  Phase 1c Route ============
[08/28 00:18:51   5278s] (I)       Started Phase 1c ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Started Two level routing ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Level2 Grid: 98 x 98
[08/28 00:18:51   5278s] (I)       Started Two Level Routing ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Usage: 478211 = (243377 H, 234834 V) = (9.24% H, 21.42% V) = (9.200e+05um H, 8.877e+05um V)
[08/28 00:18:51   5278s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       
[08/28 00:18:51   5278s] (I)       ============  Phase 1d Route ============
[08/28 00:18:51   5278s] (I)       Started Phase 1d ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Started Detoured routing ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Usage: 478211 = (243377 H, 234834 V) = (9.24% H, 21.42% V) = (9.200e+05um H, 8.877e+05um V)
[08/28 00:18:51   5278s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       
[08/28 00:18:51   5278s] (I)       ============  Phase 1e Route ============
[08/28 00:18:51   5278s] (I)       Started Phase 1e ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Started Route legalization ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Usage: 478211 = (243377 H, 234834 V) = (9.24% H, 21.42% V) = (9.200e+05um H, 8.877e+05um V)
[08/28 00:18:51   5278s] [NR-eGR] Early Global Route overflow of layer group 1: 0.50% H + 2.09% V. EstWL: 1.807638e+06um
[08/28 00:18:51   5278s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Started Layer assignment ( Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Current Layer assignment [Initialization] ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3090.53 MB )
[08/28 00:18:51   5278s] (I)       Running layer assignment with 8 threads
[08/28 00:18:51   5279s] (I)       Finished Layer assignment ( CPU: 0.75 sec, Real: 0.24 sec, Curr Mem: 3086.53 MB )
[08/28 00:18:51   5279s] (I)       Finished Net group 1 ( CPU: 1.42 sec, Real: 0.84 sec, Curr Mem: 3086.53 MB )
[08/28 00:18:51   5279s] (I)       
[08/28 00:18:51   5279s] (I)       ============  Phase 1l Route ============
[08/28 00:18:51   5279s] (I)       Started Phase 1l ( Curr Mem: 3086.53 MB )
[08/28 00:18:51   5279s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3086.53 MB )
[08/28 00:18:51   5279s] (I)       
[08/28 00:18:51   5279s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:18:51   5279s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:18:51   5279s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:18:51   5279s] [NR-eGR]       Layer              (1-8)            (9-16)           (17-24)           (25-32)    OverCon 
[08/28 00:18:51   5279s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:18:51   5279s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:18:51   5279s] [NR-eGR]  Metal2  (2)       314( 0.19%)        66( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[08/28 00:18:51   5279s] [NR-eGR]  Metal3  (3)      2782( 1.73%)        35( 0.02%)        34( 0.02%)        33( 0.02%)   ( 1.79%) 
[08/28 00:18:51   5279s] [NR-eGR]  Metal4  (4)        70( 0.04%)        55( 0.03%)         3( 0.00%)         0( 0.00%)   ( 0.08%) 
[08/28 00:18:51   5279s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:18:51   5279s] [NR-eGR] Total             3166( 0.65%)       156( 0.03%)        37( 0.01%)        33( 0.01%)   ( 0.70%) 
[08/28 00:18:51   5279s] [NR-eGR] 
[08/28 00:18:51   5279s] (I)       Finished Global Routing ( CPU: 1.46 sec, Real: 0.88 sec, Curr Mem: 3086.53 MB )
[08/28 00:18:51   5279s] (I)       total 2D Cap : 3750528 = (2652331 H, 1098197 V)
[08/28 00:18:51   5279s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.15% H + 1.79% V
[08/28 00:18:51   5279s] [NR-eGR] Overflow after Early Global Route 0.37% H + 2.29% V
[08/28 00:18:51   5279s] Early Global Route congestion estimation runtime: 2.01 seconds, mem = 3086.5M
[08/28 00:18:51   5279s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.015, REAL:1.447, MEM:3086.5M
[08/28 00:18:51   5279s] OPERPROF: Starting HotSpotCal at level 1, MEM:3086.5M
[08/28 00:18:51   5279s] [hotspot] +------------+---------------+---------------+
[08/28 00:18:51   5279s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:18:51   5279s] [hotspot] +------------+---------------+---------------+
[08/28 00:18:51   5279s] [hotspot] | normalized |         43.28 |         89.70 |
[08/28 00:18:51   5279s] [hotspot] +------------+---------------+---------------+
[08/28 00:18:51   5279s] Local HotSpot Analysis: normalized max congestion hotspot area = 43.28, normalized total congestion hotspot area = 89.70 (area is in unit of 4 std-cell row bins)
[08/28 00:18:51   5279s] [hotspot] max/total 43.28/89.70, big hotspot (>10) total 66.36
[08/28 00:18:51   5279s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:18:51   5279s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:18:51   5279s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:18:51   5279s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:18:51   5279s] [hotspot] |  1  |   846.96   907.44   967.92  1028.40 |       40.66   |
[08/28 00:18:51   5279s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:18:51   5279s] [hotspot] |  2  |  1179.60   907.44  1240.08   967.92 |       14.69   |
[08/28 00:18:51   5279s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:18:51   5279s] [hotspot] |  3  |   877.20  1028.40   937.68  1088.88 |        5.44   |
[08/28 00:18:51   5279s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:18:51   5279s] [hotspot] |  4  |  1119.12   907.44  1179.60   967.92 |        4.52   |
[08/28 00:18:51   5279s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:18:51   5279s] [hotspot] |  5  |   605.04   605.04   665.52   665.52 |        2.82   |
[08/28 00:18:51   5279s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:18:51   5279s] Top 5 hotspots total area: 68.13
[08/28 00:18:51   5279s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.027, REAL:0.017, MEM:3086.5M
[08/28 00:18:51   5279s] 
[08/28 00:18:51   5279s] === incrementalPlace Internal Loop 1 ===
[08/28 00:18:51   5279s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/28 00:18:51   5279s] OPERPROF: Starting IPInitSPData at level 1, MEM:3086.5M
[08/28 00:18:51   5279s] #spOpts: N=130 minPadR=1.1 
[08/28 00:18:52   5279s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3086.5M
[08/28 00:18:52   5279s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:18:52   5279s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.141, MEM:3086.5M
[08/28 00:18:52   5279s] OPERPROF:   Starting post-place ADS at level 2, MEM:3086.5M
[08/28 00:18:52   5279s] ADSU 0.587 -> 0.594. GS 30.240
[08/28 00:18:52   5279s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.104, REAL:0.105, MEM:3086.5M
[08/28 00:18:52   5279s] OPERPROF:   Starting spMPad at level 2, MEM:3086.5M
[08/28 00:18:52   5279s] OPERPROF:     Starting spContextMPad at level 3, MEM:3086.5M
[08/28 00:18:52   5279s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3086.5M
[08/28 00:18:52   5279s] OPERPROF:   Finished spMPad at level 2, CPU:0.022, REAL:0.022, MEM:3086.5M
[08/28 00:18:52   5279s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3086.5M
[08/28 00:18:52   5279s] no activity file in design. spp won't run.
[08/28 00:18:52   5279s] [spp] 0
[08/28 00:18:52   5279s] [adp] 0:1:1:3
[08/28 00:18:52   5279s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.024, REAL:0.024, MEM:3086.5M
[08/28 00:18:52   5279s] SP #FI/SF FL/PI 1/0 37208/0
[08/28 00:18:52   5279s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.393, REAL:0.396, MEM:3086.5M
[08/28 00:18:52   5279s] PP off. flexM 0
[08/28 00:18:52   5279s] OPERPROF: Starting CDPad at level 1, MEM:3086.5M
[08/28 00:18:52   5279s] 3DP is on.
[08/28 00:18:52   5279s] 3DP OF M2 0.009, M4 0.006. Diff 0
[08/28 00:18:52   5279s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/28 00:18:52   5280s] CDPadU 0.798 -> 0.843. R=0.604, N=37208, GS=3.780
[08/28 00:18:52   5280s] OPERPROF: Finished CDPad at level 1, CPU:0.743, REAL:0.212, MEM:3089.3M
[08/28 00:18:52   5280s] OPERPROF: Starting InitSKP at level 1, MEM:3089.3M
[08/28 00:18:52   5280s] no activity file in design. spp won't run.
[08/28 00:18:53   5284s] no activity file in design. spp won't run.
[08/28 00:18:55   5289s] *** Finished SKP initialization (cpu=0:00:09.3, real=0:00:03.0)***
[08/28 00:18:55   5289s] OPERPROF: Finished InitSKP at level 1, CPU:9.249, REAL:3.154, MEM:3365.6M
[08/28 00:18:55   5289s] NP #FI/FS/SF FL/PI: 8107/64/0 37208/0
[08/28 00:18:55   5289s] no activity file in design. spp won't run.
[08/28 00:18:55   5289s] 
[08/28 00:18:55   5289s] AB Est...
[08/28 00:18:55   5289s] OPERPROF: Starting npPlace at level 1, MEM:3375.6M
[08/28 00:18:56   5290s] OPERPROF: Finished npPlace at level 1, CPU:0.201, REAL:0.108, MEM:3436.3M
[08/28 00:18:56   5290s] Iteration  4: Skipped, with CDP Off
[08/28 00:18:56   5290s] 
[08/28 00:18:56   5290s] AB Est...
[08/28 00:18:56   5290s] OPERPROF: Starting npPlace at level 1, MEM:3468.3M
[08/28 00:18:56   5290s] OPERPROF: Finished npPlace at level 1, CPU:0.157, REAL:0.073, MEM:3436.3M
[08/28 00:18:56   5290s] Iteration  5: Skipped, with CDP Off
[08/28 00:18:56   5290s] 
[08/28 00:18:56   5290s] AB Est...
[08/28 00:18:56   5290s] OPERPROF: Starting npPlace at level 1, MEM:3468.3M
[08/28 00:18:56   5290s] OPERPROF: Finished npPlace at level 1, CPU:0.169, REAL:0.079, MEM:3436.3M
[08/28 00:18:56   5290s] Iteration  6: Skipped, with CDP Off
[08/28 00:18:56   5291s] OPERPROF: Starting npPlace at level 1, MEM:3564.3M
[08/28 00:18:56   5291s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/28 00:18:56   5291s] No instances found in the vector
[08/28 00:18:56   5291s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3468.3M, DRC: 0)
[08/28 00:18:56   5291s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:18:56   5291s] Starting Early Global Route supply map. mem = 3499.0M
[08/28 00:18:57   5291s] Finished Early Global Route supply map. mem = 3508.5M
[08/28 00:19:11   5370s] Iteration  7: Total net bbox = 1.346e+06 (6.34e+05 7.12e+05)
[08/28 00:19:11   5370s]               Est.  stn bbox = 1.623e+06 (7.66e+05 8.57e+05)
[08/28 00:19:11   5370s]               cpu = 0:01:20 real = 0:00:15.0 mem = 3637.6M
[08/28 00:19:11   5370s] OPERPROF: Finished npPlace at level 1, CPU:79.672, REAL:14.443, MEM:3511.6M
[08/28 00:19:11   5370s] no activity file in design. spp won't run.
[08/28 00:19:11   5370s] NP #FI/FS/SF FL/PI: 8107/64/0 37208/0
[08/28 00:19:11   5371s] no activity file in design. spp won't run.
[08/28 00:19:11   5371s] OPERPROF: Starting npPlace at level 1, MEM:3479.6M
[08/28 00:19:11   5371s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/28 00:19:11   5371s] No instances found in the vector
[08/28 00:19:11   5371s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3387.6M, DRC: 0)
[08/28 00:19:11   5371s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:19:41   5512s] Iteration  8: Total net bbox = 1.357e+06 (6.44e+05 7.14e+05)
[08/28 00:19:41   5512s]               Est.  stn bbox = 1.638e+06 (7.79e+05 8.59e+05)
[08/28 00:19:41   5512s]               cpu = 0:02:21 real = 0:00:30.0 mem = 3626.8M
[08/28 00:19:41   5512s] OPERPROF: Finished npPlace at level 1, CPU:141.070, REAL:30.473, MEM:3530.8M
[08/28 00:19:42   5512s] no activity file in design. spp won't run.
[08/28 00:19:42   5512s] NP #FI/FS/SF FL/PI: 8107/64/0 37208/0
[08/28 00:19:42   5512s] no activity file in design. spp won't run.
[08/28 00:19:42   5513s] OPERPROF: Starting npPlace at level 1, MEM:3498.8M
[08/28 00:19:42   5513s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/28 00:19:42   5513s] No instances found in the vector
[08/28 00:19:42   5513s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3402.8M, DRC: 0)
[08/28 00:19:42   5513s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:20:07   5671s] Iteration  9: Total net bbox = 1.360e+06 (6.46e+05 7.14e+05)
[08/28 00:20:07   5671s]               Est.  stn bbox = 1.640e+06 (7.82e+05 8.58e+05)
[08/28 00:20:07   5671s]               cpu = 0:02:39 real = 0:00:25.0 mem = 3629.4M
[08/28 00:20:07   5671s] OPERPROF: Finished npPlace at level 1, CPU:158.689, REAL:25.179, MEM:3533.4M
[08/28 00:20:07   5672s] no activity file in design. spp won't run.
[08/28 00:20:07   5672s] NP #FI/FS/SF FL/PI: 8107/64/0 37208/0
[08/28 00:20:07   5672s] no activity file in design. spp won't run.
[08/28 00:20:08   5672s] OPERPROF: Starting npPlace at level 1, MEM:3501.4M
[08/28 00:20:08   5672s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/28 00:20:08   5672s] No instances found in the vector
[08/28 00:20:08   5672s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3405.4M, DRC: 0)
[08/28 00:20:08   5672s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:20:59   5916s] Iteration 10: Total net bbox = 1.399e+06 (6.70e+05 7.29e+05)
[08/28 00:20:59   5916s]               Est.  stn bbox = 1.675e+06 (8.05e+05 8.69e+05)
[08/28 00:20:59   5916s]               cpu = 0:04:04 real = 0:00:51.0 mem = 3632.1M
[08/28 00:20:59   5916s] OPERPROF: Finished npPlace at level 1, CPU:244.142, REAL:51.228, MEM:3536.1M
[08/28 00:20:59   5916s] no activity file in design. spp won't run.
[08/28 00:20:59   5916s] NP #FI/FS/SF FL/PI: 8107/64/0 37208/0
[08/28 00:20:59   5917s] no activity file in design. spp won't run.
[08/28 00:20:59   5917s] OPERPROF: Starting npPlace at level 1, MEM:3504.1M
[08/28 00:20:59   5917s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/28 00:20:59   5917s] No instances found in the vector
[08/28 00:20:59   5917s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3408.1M, DRC: 0)
[08/28 00:20:59   5917s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:21:04   5935s] Iteration 11: Total net bbox = 1.448e+06 (6.91e+05 7.57e+05)
[08/28 00:21:04   5935s]               Est.  stn bbox = 1.723e+06 (8.26e+05 8.97e+05)
[08/28 00:21:04   5935s]               cpu = 0:00:18.3 real = 0:00:05.0 mem = 3635.7M
[08/28 00:21:04   5935s] OPERPROF: Finished npPlace at level 1, CPU:18.359, REAL:4.397, MEM:3539.7M
[08/28 00:21:04   5935s] Move report: Timing Driven Placement moves 37208 insts, mean move: 33.59 um, max move: 643.32 um
[08/28 00:21:04   5935s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC6231_FE_OFN1532_2060_dup): (1152.48, 828.06) --> (889.92, 1208.82)
[08/28 00:21:04   5936s] no activity file in design. spp won't run.
[08/28 00:21:04   5936s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.012, REAL:0.012, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.075, REAL:0.075, MEM:3411.7M
[08/28 00:21:04   5936s] 
[08/28 00:21:04   5936s] Finished Incremental Placement (cpu=0:10:57, real=0:02:13, mem=3411.7M)
[08/28 00:21:04   5936s] CongRepair sets shifter mode to gplace
[08/28 00:21:04   5936s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3411.7M
[08/28 00:21:04   5936s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:21:04   5936s] All LLGs are deleted
[08/28 00:21:04   5936s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3411.7M
[08/28 00:21:04   5936s] Core basic site is CoreSite
[08/28 00:21:04   5936s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:21:04   5936s] Fast DP-INIT is on for default
[08/28 00:21:04   5936s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:21:04   5936s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.203, REAL:0.064, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:         Starting CMU at level 5, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.005, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.255, REAL:0.117, MEM:3411.7M
[08/28 00:21:04   5936s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3411.7MB).
[08/28 00:21:04   5936s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.350, REAL:0.212, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.350, REAL:0.212, MEM:3411.7M
[08/28 00:21:04   5936s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.16
[08/28 00:21:04   5936s] OPERPROF:   Starting RefinePlace at level 2, MEM:3411.7M
[08/28 00:21:04   5936s] *** Starting refinePlace (1:38:56 mem=3411.7M) ***
[08/28 00:21:04   5936s] Total net bbox length = 1.488e+06 (7.272e+05 7.604e+05) (ext = 3.394e+04)
[08/28 00:21:04   5936s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:21:04   5936s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.003, REAL:0.003, MEM:3411.7M
[08/28 00:21:04   5936s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3411.7M
[08/28 00:21:04   5936s] Starting refinePlace ...
[08/28 00:21:04   5936s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:21:04   5936s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:21:05   5937s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3411.7MB) @(1:38:57 - 1:38:58).
[08/28 00:21:05   5937s] Move report: preRPlace moves 37208 insts, mean move: 1.53 um, max move: 23.62 um
[08/28 00:21:05   5937s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_92__reg): (552.89, 1155.93) --> (575.52, 1156.92)
[08/28 00:21:05   5937s] 	Length: 30 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_2
[08/28 00:21:05   5937s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:21:05   5937s] tweakage running in 8 threads.
[08/28 00:21:05   5937s] Placement tweakage begins.
[08/28 00:21:05   5938s] wire length = 1.779e+06
[08/28 00:21:06   5940s] wire length = 1.722e+06
[08/28 00:21:06   5940s] Placement tweakage ends.
[08/28 00:21:06   5940s] Move report: tweak moves 5658 insts, mean move: 5.05 um, max move: 34.56 um
[08/28 00:21:06   5940s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/ictc_preCTS_FE_OCPC6833_3685): (373.44, 828.06) --> (408.00, 828.06)
[08/28 00:21:06   5940s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.8, real=0:00:01.0, mem=3411.7MB) @(1:38:58 - 1:39:01).
[08/28 00:21:07   5940s] 
[08/28 00:21:07   5940s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:21:08   5942s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:21:08   5942s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=3411.7MB) @(1:39:01 - 1:39:03).
[08/28 00:21:08   5942s] Move report: Detail placement moves 37208 insts, mean move: 2.18 um, max move: 43.12 um
[08/28 00:21:08   5942s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_11__reg): (475.15, 1154.65) --> (516.00, 1156.92)
[08/28 00:21:08   5942s] 	Runtime: CPU: 0:00:05.9 REAL: 0:00:04.0 MEM: 3411.7MB
[08/28 00:21:08   5942s] Statistics of distance of Instance movement in refine placement:
[08/28 00:21:08   5942s]   maximum (X+Y) =        43.12 um
[08/28 00:21:08   5942s]   inst (i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_11__reg) with max move: (475.152, 1154.65) -> (516, 1156.92)
[08/28 00:21:08   5942s]   mean    (X+Y) =         2.18 um
[08/28 00:21:08   5942s] Summary Report:
[08/28 00:21:08   5942s] Instances move: 37208 (out of 37208 movable)
[08/28 00:21:08   5942s] Instances flipped: 0
[08/28 00:21:08   5942s] Mean displacement: 2.18 um
[08/28 00:21:08   5942s] Max displacement: 43.12 um (Instance: i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_11__reg) (475.152, 1154.65) -> (516, 1156.92)
[08/28 00:21:08   5942s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:21:08   5942s] Total instances moved : 37208
[08/28 00:21:08   5942s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:5.925, REAL:3.344, MEM:3411.7M
[08/28 00:21:08   5942s] Total net bbox length = 1.451e+06 (6.863e+05 7.644e+05) (ext = 3.390e+04)
[08/28 00:21:08   5942s] Runtime: CPU: 0:00:06.1 REAL: 0:00:04.0 MEM: 3411.7MB
[08/28 00:21:08   5942s] [CPU] RefinePlace/total (cpu=0:00:06.1, real=0:00:04.0, mem=3411.7MB) @(1:38:56 - 1:39:03).
[08/28 00:21:08   5942s] *** Finished refinePlace (1:39:03 mem=3411.7M) ***
[08/28 00:21:08   5942s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.16
[08/28 00:21:08   5942s] OPERPROF:   Finished RefinePlace at level 2, CPU:6.137, REAL:3.557, MEM:3411.7M
[08/28 00:21:08   5942s] OPERPROF: Finished RefinePlace2 at level 1, CPU:6.621, REAL:3.809, MEM:3411.7M
[08/28 00:21:08   5942s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3411.7M
[08/28 00:21:08   5942s] Starting Early Global Route congestion estimation: mem = 3411.7M
[08/28 00:21:08   5942s] (I)       Started Loading and Dumping File ( Curr Mem: 3411.70 MB )
[08/28 00:21:08   5942s] (I)       Reading DB...
[08/28 00:21:08   5942s] (I)       Read data from FE... (mem=3411.7M)
[08/28 00:21:08   5942s] (I)       Read nodes and places... (mem=3411.7M)
[08/28 00:21:08   5942s] (I)       Done Read nodes and places (cpu=0.095s, mem=3411.7M)
[08/28 00:21:08   5942s] (I)       Read nets... (mem=3411.7M)
[08/28 00:21:08   5943s] (I)       Done Read nets (cpu=0.257s, mem=3411.7M)
[08/28 00:21:08   5943s] (I)       Done Read data from FE (cpu=0.353s, mem=3411.7M)
[08/28 00:21:08   5943s] (I)       before initializing RouteDB syMemory usage = 3411.7 MB
[08/28 00:21:08   5943s] (I)       == Non-default Options ==
[08/28 00:21:08   5943s] (I)       Maximum routing layer                              : 4
[08/28 00:21:08   5943s] (I)       Number threads                                     : 8
[08/28 00:21:08   5943s] (I)       Use non-blocking free Dbs wires                    : false
[08/28 00:21:08   5943s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:21:08   5943s] (I)       Use row-based GCell size
[08/28 00:21:08   5943s] (I)       GCell unit size  : 3780
[08/28 00:21:08   5943s] (I)       GCell multiplier : 1
[08/28 00:21:08   5943s] (I)       build grid graph
[08/28 00:21:08   5943s] (I)       build grid graph start
[08/28 00:21:08   5943s] [NR-eGR] Track table information for default rule: 
[08/28 00:21:08   5943s] [NR-eGR] Metal1 has no routable track
[08/28 00:21:08   5943s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:21:08   5943s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:21:08   5943s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:21:08   5943s] (I)       build grid graph end
[08/28 00:21:08   5943s] (I)       ===========================================================================
[08/28 00:21:08   5943s] (I)       == Report All Rule Vias ==
[08/28 00:21:08   5943s] (I)       ===========================================================================
[08/28 00:21:08   5943s] (I)        Via Rule : (Default)
[08/28 00:21:08   5943s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:21:08   5943s] (I)       ---------------------------------------------------------------------------
[08/28 00:21:08   5943s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:21:08   5943s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:21:08   5943s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:21:08   5943s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:21:08   5943s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:21:08   5943s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:21:08   5943s] (I)       ===========================================================================
[08/28 00:21:08   5943s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3411.70 MB )
[08/28 00:21:08   5943s] (I)       Num PG vias on layer 2 : 0
[08/28 00:21:08   5943s] (I)       Num PG vias on layer 3 : 0
[08/28 00:21:08   5943s] (I)       Num PG vias on layer 4 : 0
[08/28 00:21:08   5943s] [NR-eGR] Read 74957 PG shapes
[08/28 00:21:08   5943s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:08   5943s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:21:08   5943s] [NR-eGR] #Instance Blockages : 7070
[08/28 00:21:08   5943s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:21:08   5943s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:21:08   5943s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:21:08   5943s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:21:08   5943s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:21:08   5943s] (I)       readDataFromPlaceDB
[08/28 00:21:08   5943s] (I)       Read net information..
[08/28 00:21:08   5943s] [NR-eGR] Read numTotalNets=37867  numIgnoredNets=48
[08/28 00:21:08   5943s] (I)       Read testcase time = 0.026 seconds
[08/28 00:21:08   5943s] 
[08/28 00:21:08   5943s] (I)       early_global_route_priority property id does not exist.
[08/28 00:21:08   5943s] (I)       Start initializing grid graph
[08/28 00:21:08   5943s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:21:08   5943s] (I)       End initializing grid graph
[08/28 00:21:08   5943s] (I)       Model blockages into capacity
[08/28 00:21:08   5943s] (I)       Read Num Blocks=103957  Num Prerouted Wires=0  Num CS=0
[08/28 00:21:08   5943s] (I)       Started Modeling ( Curr Mem: 3411.70 MB )
[08/28 00:21:08   5943s] (I)       Layer 1 (H) : #blockages 66302 : #preroutes 0
[08/28 00:21:08   5943s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:21:08   5943s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:21:08   5943s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:08   5943s] (I)       -- layer congestion ratio --
[08/28 00:21:08   5943s] (I)       Layer 1 : 0.100000
[08/28 00:21:08   5943s] (I)       Layer 2 : 0.700000
[08/28 00:21:08   5943s] (I)       Layer 3 : 0.700000
[08/28 00:21:08   5943s] (I)       Layer 4 : 0.700000
[08/28 00:21:08   5943s] (I)       ----------------------------
[08/28 00:21:08   5943s] (I)       Number of ignored nets = 48
[08/28 00:21:08   5943s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:21:08   5943s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:21:08   5943s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:21:08   5943s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:21:08   5943s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:21:08   5943s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:21:08   5943s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:21:08   5943s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:21:08   5943s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:21:08   5943s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:21:08   5943s] (I)       Before initializing Early Global Route syMemory usage = 3411.7 MB
[08/28 00:21:08   5943s] (I)       Ndr track 0 does not exist
[08/28 00:21:08   5943s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:21:08   5943s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:21:08   5943s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:21:08   5943s] (I)       Site width          :   480  (dbu)
[08/28 00:21:08   5943s] (I)       Row height          :  3780  (dbu)
[08/28 00:21:08   5943s] (I)       GCell width         :  3780  (dbu)
[08/28 00:21:08   5943s] (I)       GCell height        :  3780  (dbu)
[08/28 00:21:08   5943s] (I)       Grid                :   487   487     4
[08/28 00:21:08   5943s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:21:08   5943s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:21:08   5943s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:21:08   5943s] (I)       Default wire width  :   160   200   200   200
[08/28 00:21:08   5943s] (I)       Default wire space  :   180   210   210   210
[08/28 00:21:08   5943s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:21:08   5943s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:21:08   5943s] (I)       First track coord   :     0   240   480   240
[08/28 00:21:08   5943s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:21:08   5943s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:21:08   5943s] (I)       Num of masks        :     1     1     1     1
[08/28 00:21:08   5943s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:21:08   5943s] (I)       --------------------------------------------------------
[08/28 00:21:08   5943s] 
[08/28 00:21:08   5943s] [NR-eGR] ============ Routing rule table ============
[08/28 00:21:08   5943s] [NR-eGR] Rule id: 0  Nets: 37819 
[08/28 00:21:08   5943s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:21:08   5943s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:21:08   5943s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:21:08   5943s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:21:08   5943s] [NR-eGR] ========================================
[08/28 00:21:08   5943s] [NR-eGR] 
[08/28 00:21:08   5943s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:21:08   5943s] (I)       blocked tracks on layer2 : = 874920 / 2133547 (41.01%)
[08/28 00:21:08   5943s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:21:08   5943s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:21:08   5943s] (I)       After initializing Early Global Route syMemory usage = 3411.7 MB
[08/28 00:21:08   5943s] (I)       Finished Loading and Dumping File ( CPU: 0.60 sec, Real: 0.61 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:08   5943s] (I)       Reset routing kernel
[08/28 00:21:08   5943s] (I)       Started Global Routing ( Curr Mem: 3411.70 MB )
[08/28 00:21:08   5943s] (I)       ============= Initialization =============
[08/28 00:21:08   5943s] (I)       totalPins=130968  totalGlobalPin=128085 (97.80%)
[08/28 00:21:08   5943s] (I)       Started Net group 1 ( Curr Mem: 3411.70 MB )
[08/28 00:21:08   5943s] (I)       Started Build MST ( Curr Mem: 3411.70 MB )
[08/28 00:21:08   5943s] (I)       Generate topology with 8 threads
[08/28 00:21:08   5943s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3423.70 MB )
[08/28 00:21:08   5943s] (I)       total 2D Cap : 3730344 = (2633836 H, 1096508 V)
[08/28 00:21:08   5943s] [NR-eGR] Layer group 1: route 37819 net(s) in layer range [2, 4]
[08/28 00:21:08   5943s] (I)       
[08/28 00:21:08   5943s] (I)       ============  Phase 1a Route ============
[08/28 00:21:08   5943s] (I)       Started Phase 1a ( Curr Mem: 3415.70 MB )
[08/28 00:21:08   5943s] (I)       Started Pattern routing ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Finished Pattern routing ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 279
[08/28 00:21:09   5943s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Usage: 463354 = (232097 H, 231257 V) = (8.81% H, 21.09% V) = (8.773e+05um H, 8.742e+05um V)
[08/28 00:21:09   5943s] (I)       Finished Phase 1a ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       
[08/28 00:21:09   5943s] (I)       ============  Phase 1b Route ============
[08/28 00:21:09   5943s] (I)       Started Phase 1b ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Started Monotonic routing ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Usage: 464046 = (232574 H, 231472 V) = (8.83% H, 21.11% V) = (8.791e+05um H, 8.750e+05um V)
[08/28 00:21:09   5943s] (I)       Overflow of layer group 1: 0.80% H + 2.23% V. EstWL: 1.754094e+06um
[08/28 00:21:09   5943s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       
[08/28 00:21:09   5943s] (I)       ============  Phase 1c Route ============
[08/28 00:21:09   5943s] (I)       Started Phase 1c ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Started Two level routing ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Level2 Grid: 98 x 98
[08/28 00:21:09   5943s] (I)       Started Two Level Routing ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Usage: 465648 = (233961 H, 231687 V) = (8.88% H, 21.13% V) = (8.844e+05um H, 8.758e+05um V)
[08/28 00:21:09   5943s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       
[08/28 00:21:09   5943s] (I)       ============  Phase 1d Route ============
[08/28 00:21:09   5943s] (I)       Started Phase 1d ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Started Detoured routing ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Usage: 465648 = (233961 H, 231687 V) = (8.88% H, 21.13% V) = (8.844e+05um H, 8.758e+05um V)
[08/28 00:21:09   5943s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       
[08/28 00:21:09   5943s] (I)       ============  Phase 1e Route ============
[08/28 00:21:09   5943s] (I)       Started Phase 1e ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Started Route legalization ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5943s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5944s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5944s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5944s] (I)       Usage: 465648 = (233961 H, 231687 V) = (8.88% H, 21.13% V) = (8.844e+05um H, 8.758e+05um V)
[08/28 00:21:09   5944s] [NR-eGR] Early Global Route overflow of layer group 1: 0.53% H + 1.54% V. EstWL: 1.760149e+06um
[08/28 00:21:09   5944s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5944s] (I)       Started Layer assignment ( Curr Mem: 3415.70 MB )
[08/28 00:21:09   5944s] (I)       Current Layer assignment [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3415.70 MB )
[08/28 00:21:09   5944s] (I)       Running layer assignment with 8 threads
[08/28 00:21:09   5944s] (I)       Finished Layer assignment ( CPU: 0.84 sec, Real: 0.27 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:09   5944s] (I)       Finished Net group 1 ( CPU: 1.49 sec, Real: 0.87 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:09   5944s] (I)       
[08/28 00:21:09   5944s] (I)       ============  Phase 1l Route ============
[08/28 00:21:09   5944s] (I)       Started Phase 1l ( Curr Mem: 3411.70 MB )
[08/28 00:21:09   5944s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:09   5944s] (I)       
[08/28 00:21:09   5944s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:21:09   5944s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:21:09   5944s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:21:09   5944s] [NR-eGR]       Layer             (1-10)           (11-20)           (21-30)           (31-40)    OverCon 
[08/28 00:21:09   5944s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:21:09   5944s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:21:09   5944s] [NR-eGR]  Metal2  (2)       292( 0.18%)        56( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.22%) 
[08/28 00:21:09   5944s] [NR-eGR]  Metal3  (3)      1810( 1.12%)        34( 0.02%)         1( 0.00%)        33( 0.02%)   ( 1.17%) 
[08/28 00:21:09   5944s] [NR-eGR]  Metal4  (4)        94( 0.06%)        53( 0.03%)         3( 0.00%)         0( 0.00%)   ( 0.09%) 
[08/28 00:21:09   5944s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:21:09   5944s] [NR-eGR] Total             2196( 0.45%)       143( 0.03%)         4( 0.00%)        33( 0.01%)   ( 0.49%) 
[08/28 00:21:09   5944s] [NR-eGR] 
[08/28 00:21:09   5944s] (I)       Finished Global Routing ( CPU: 1.53 sec, Real: 0.91 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:09   5944s] (I)       total 2D Cap : 3750561 = (2652364 H, 1098197 V)
[08/28 00:21:09   5944s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.16% H + 1.17% V
[08/28 00:21:09   5944s] [NR-eGR] Overflow after Early Global Route 0.41% H + 1.56% V
[08/28 00:21:09   5944s] Early Global Route congestion estimation runtime: 2.18 seconds, mem = 3411.7M
[08/28 00:21:09   5944s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.177, REAL:1.562, MEM:3411.7M
[08/28 00:21:09   5944s] OPERPROF: Starting HotSpotCal at level 1, MEM:3411.7M
[08/28 00:21:09   5944s] [hotspot] +------------+---------------+---------------+
[08/28 00:21:09   5944s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:21:09   5944s] [hotspot] +------------+---------------+---------------+
[08/28 00:21:09   5944s] [hotspot] | normalized |          4.07 |          7.21 |
[08/28 00:21:09   5944s] [hotspot] +------------+---------------+---------------+
[08/28 00:21:09   5944s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.07, normalized total congestion hotspot area = 7.21 (area is in unit of 4 std-cell row bins)
[08/28 00:21:09   5944s] [hotspot] max/total 4.07/7.21, big hotspot (>10) total 0.00
[08/28 00:21:09   5944s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:21:09   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:09   5944s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:21:09   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:09   5944s] [hotspot] |  1  |   605.04   726.00   665.52   786.48 |        3.02   |
[08/28 00:21:09   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:09   5944s] [hotspot] |  2  |   605.04   635.28   665.52   695.76 |        1.57   |
[08/28 00:21:09   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:09   5944s] [hotspot] |  3  |   514.32   635.28   574.80   695.76 |        0.52   |
[08/28 00:21:09   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:09   5944s] [hotspot] |  4  |   574.80   877.20   635.28   937.68 |        0.52   |
[08/28 00:21:09   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:09   5944s] [hotspot] |  5  |   453.84   665.52   514.32   726.00 |        0.26   |
[08/28 00:21:09   5944s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:09   5944s] Top 5 hotspots total area: 5.90
[08/28 00:21:09   5944s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.033, REAL:0.024, MEM:3411.7M
[08/28 00:21:09   5944s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3411.7M
[08/28 00:21:09   5944s] Starting Early Global Route wiring: mem = 3411.7M
[08/28 00:21:09   5945s] (I)       ============= track Assignment ============
[08/28 00:21:09   5945s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3411.70 MB )
[08/28 00:21:09   5945s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:09   5945s] (I)       Started Track Assignment ( Curr Mem: 3411.70 MB )
[08/28 00:21:09   5945s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/28 00:21:09   5945s] (I)       Running track assignment with 8 threads
[08/28 00:21:09   5945s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:09   5945s] (I)       Run Multi-thread track assignment
[08/28 00:21:10   5946s] (I)       Finished Track Assignment ( CPU: 1.07 sec, Real: 0.19 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:10   5946s] [NR-eGR] Started Export DB wires ( Curr Mem: 3411.70 MB )
[08/28 00:21:10   5946s] [NR-eGR] Started Export all nets ( Curr Mem: 3411.70 MB )
[08/28 00:21:10   5946s] [NR-eGR] Finished Export all nets ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:10   5946s] [NR-eGR] Started Set wire vias ( Curr Mem: 3411.70 MB )
[08/28 00:21:10   5946s] [NR-eGR] Finished Set wire vias ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:10   5946s] [NR-eGR] Finished Export DB wires ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 3411.70 MB )
[08/28 00:21:10   5946s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:21:10   5946s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 124812
[08/28 00:21:10   5946s] [NR-eGR] Metal2  (2H) length: 6.137760e+05um, number of vias: 208104
[08/28 00:21:10   5946s] [NR-eGR] Metal3  (3V) length: 9.012970e+05um, number of vias: 11702
[08/28 00:21:10   5946s] [NR-eGR] Metal4  (4H) length: 3.213710e+05um, number of vias: 0
[08/28 00:21:10   5946s] [NR-eGR] Total length: 1.836444e+06um, number of vias: 344618
[08/28 00:21:10   5946s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:21:10   5946s] [NR-eGR] Total eGR-routed clock nets wire length: 5.598292e+04um 
[08/28 00:21:10   5946s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:21:10   5946s] Early Global Route wiring runtime: 1.75 seconds, mem = 3411.7M
[08/28 00:21:10   5946s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.746, REAL:0.750, MEM:3411.7M
[08/28 00:21:10   5946s] 0 delay mode for cte disabled.
[08/28 00:21:10   5946s] SKP cleared!
[08/28 00:21:10   5946s] 
[08/28 00:21:10   5946s] *** Finished incrementalPlace (cpu=0:11:10, real=0:02:20)***
[08/28 00:21:10   5946s] All LLGs are deleted
[08/28 00:21:10   5946s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3123.7M
[08/28 00:21:10   5946s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.024, REAL:0.025, MEM:3123.7M
[08/28 00:21:10   5946s] Start to check current routing status for nets...
[08/28 00:21:10   5947s] All nets are already routed correctly.
[08/28 00:21:10   5947s] End to check current routing status for nets (mem=3123.7M)
[08/28 00:21:10   5947s] Extraction called for design 'croc_chip' of instances=45379 and nets=43976 using extraction engine 'preRoute' .
[08/28 00:21:10   5947s] PreRoute RC Extraction called for design croc_chip.
[08/28 00:21:10   5947s] RC Extraction called in multi-corner(1) mode.
[08/28 00:21:10   5947s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/28 00:21:10   5947s] Type 'man IMPEXT-6197' for more detail.
[08/28 00:21:10   5947s] RCMode: PreRoute
[08/28 00:21:10   5947s]       RC Corner Indexes            0   
[08/28 00:21:10   5947s] Capacitance Scaling Factor   : 1.00000 
[08/28 00:21:10   5947s] Resistance Scaling Factor    : 1.00000 
[08/28 00:21:10   5947s] Clock Cap. Scaling Factor    : 1.00000 
[08/28 00:21:10   5947s] Clock Res. Scaling Factor    : 1.00000 
[08/28 00:21:10   5947s] Shrink Factor                : 1.00000
[08/28 00:21:10   5947s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/28 00:21:11   5947s] LayerId::1 widthSet size::1
[08/28 00:21:11   5947s] LayerId::2 widthSet size::1
[08/28 00:21:11   5947s] LayerId::3 widthSet size::1
[08/28 00:21:11   5947s] LayerId::4 widthSet size::1
[08/28 00:21:11   5947s] LayerId::5 widthSet size::1
[08/28 00:21:11   5947s] LayerId::6 widthSet size::1
[08/28 00:21:11   5947s] LayerId::7 widthSet size::1
[08/28 00:21:11   5947s] Updating RC grid for preRoute extraction ...
[08/28 00:21:11   5947s] Initializing multi-corner resistance tables ...
[08/28 00:21:11   5947s] {RT default_rc_corner 0 4 4 0}
[08/28 00:21:11   5947s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.292393 ; uaWl: 1.000000 ; uaWlH: 0.174996 ; aWlH: 0.000000 ; Pmax: 0.828100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/28 00:21:11   5947s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3123.703M)
[08/28 00:21:13   5949s] Compute RC Scale Done ...
[08/28 00:21:13   5949s] **optDesign ... cpu = 1:12:54, real = 0:17:09, mem = 1913.1M, totSessionCpu=1:39:10 **
[08/28 00:21:13   5949s] #################################################################################
[08/28 00:21:13   5949s] # Design Stage: PreRoute
[08/28 00:21:13   5949s] # Design Name: croc_chip
[08/28 00:21:13   5949s] # Design Mode: 130nm
[08/28 00:21:13   5949s] # Analysis Mode: MMMC OCV 
[08/28 00:21:13   5949s] # Parasitics Mode: No SPEF/RCDB
[08/28 00:21:13   5949s] # Signoff Settings: SI Off 
[08/28 00:21:13   5949s] #################################################################################
[08/28 00:21:14   5951s] Topological Sorting (REAL = 0:00:00.0, MEM = 3022.6M, InitMEM = 3016.9M)
[08/28 00:21:14   5952s] Calculate early delays in OCV mode...
[08/28 00:21:14   5952s] Calculate late delays in OCV mode...
[08/28 00:21:14   5952s] Start delay calculation (fullDC) (8 T). (MEM=3022.61)
[08/28 00:21:14   5952s] End AAE Lib Interpolated Model. (MEM=3047.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 00:21:16   5961s] Total number of fetched objects 42728
[08/28 00:21:16   5961s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/28 00:21:16   5961s] End delay calculation. (MEM=3394.25 CPU=0:00:07.7 REAL=0:00:01.0)
[08/28 00:21:16   5961s] End delay calculation (fullDC). (MEM=3394.25 CPU=0:00:09.5 REAL=0:00:02.0)
[08/28 00:21:16   5961s] *** CDM Built up (cpu=0:00:12.1  real=0:00:03.0  mem= 3394.2M) ***
[08/28 00:21:17   5965s] Deleting Lib Analyzer.
[08/28 00:21:17   5965s] Begin: GigaOpt DRV Optimization
[08/28 00:21:17   5965s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[08/28 00:21:17   5965s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:21:17   5965s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:21:17   5965s] *info: 48 skip_routing nets excluded.
[08/28 00:21:17   5965s] Info: 48 io nets excluded
[08/28 00:21:17   5965s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:21:17   5965s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:39:25.5/0:52:29.7 (1.9), mem = 3426.2M
[08/28 00:21:17   5965s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.10
[08/28 00:21:17   5965s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:21:17   5965s] ### Creating PhyDesignMc. totSessionCpu=1:39:26 mem=3426.2M
[08/28 00:21:17   5965s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:21:17   5965s] OPERPROF: Starting DPlace-Init at level 1, MEM:3426.2M
[08/28 00:21:17   5965s] #spOpts: N=130 minPadR=1.1 
[08/28 00:21:17   5965s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3426.2M
[08/28 00:21:17   5965s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3426.2M
[08/28 00:21:17   5965s] Core basic site is CoreSite
[08/28 00:21:17   5965s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:21:17   5965s] Fast DP-INIT is on for default
[08/28 00:21:17   5965s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:21:17   5965s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.216, REAL:0.064, MEM:3426.2M
[08/28 00:21:17   5965s] OPERPROF:     Starting CMU at level 3, MEM:3426.2M
[08/28 00:21:17   5965s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3426.2M
[08/28 00:21:17   5965s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.269, REAL:0.117, MEM:3426.2M
[08/28 00:21:17   5965s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3426.2MB).
[08/28 00:21:17   5965s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.209, MEM:3426.2M
[08/28 00:21:18   5966s] TotalInstCnt at PhyDesignMc Initialization: 37,209
[08/28 00:21:18   5966s] ### Creating PhyDesignMc, finished. totSessionCpu=1:39:26 mem=3426.2M
[08/28 00:21:18   5966s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:21:18   5966s] 
[08/28 00:21:18   5966s] Creating Lib Analyzer ...
[08/28 00:21:18   5966s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:21:18   5966s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:21:18   5966s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:21:18   5966s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:21:18   5966s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:21:18   5966s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:21:18   5966s] 
[08/28 00:21:18   5966s] {RT default_rc_corner 0 4 4 0}
[08/28 00:21:18   5966s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:39:27 mem=3426.2M
[08/28 00:21:18   5966s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:39:27 mem=3426.2M
[08/28 00:21:18   5966s] Creating Lib Analyzer, finished. 
[08/28 00:21:18   5966s] 
[08/28 00:21:18   5966s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/28 00:21:18   5966s] ### Creating LA Mngr. totSessionCpu=1:39:27 mem=3426.2M
[08/28 00:21:18   5966s] ### Creating LA Mngr, finished. totSessionCpu=1:39:27 mem=3426.2M
[08/28 00:21:21   5970s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:21:21   5970s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/28 00:21:21   5970s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:21:21   5970s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/28 00:21:21   5970s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:21:21   5970s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:21:21   5971s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:21:21   5971s] Info: violation cost 625.203613 (cap = 0.001884, tran = 625.201721, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:21:21   5971s] |   339|  1458|    -5.06|    40|    72|   -15.02|  1460|  1460|     0|     0|    -3.52| -7440.48|       0|       0|       0|  57.89|          |         |
[08/28 00:21:22   5976s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:21:22   5976s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:21:22   5976s] Info: violation cost 137.930939 (cap = 0.000000, tran = 137.930939, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:21:22   5976s] |    50|   250|    -5.06|    39|    71|   -15.02|  1467|  1467|     0|     0|    -3.35| -6787.01|     229|      28|      76|  58.14| 0:00:01.0|  3634.2M|
[08/28 00:21:22   5976s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:21:22   5976s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:21:22   5976s] Info: violation cost 137.929443 (cap = 0.000000, tran = 137.929443, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:21:22   5976s] |    49|   249|    -5.06|    39|    71|   -15.02|  1467|  1467|     0|     0|    -3.35| -6787.01|       1|       0|       0|  58.14| 0:00:00.0|  3634.2M|
[08/28 00:21:22   5977s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:21:22   5977s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:21:22   5977s] Info: violation cost 23.982750 (cap = 0.000000, tran = 23.982750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:21:22   5977s] |    54|   144|    -5.06|    39|    71|   -15.02|  1474|  1474|     0|     0|    -3.35| -6787.01|      12|       2|       0|  58.16| 0:00:00.0|  3634.2M|
[08/28 00:21:22   5977s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:21:23   5977s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:21:23   5977s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:21:23   5977s] |    48|   112|    -5.06|    39|    71|   -15.02|  1474|  1474|     0|     0|    -3.35| -6787.01|       0|       2|       5|  58.16| 0:00:01.0|  3634.2M|
[08/28 00:21:23   5977s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:21:23   5977s] 
[08/28 00:21:23   5977s] ###############################################################################
[08/28 00:21:23   5977s] #
[08/28 00:21:23   5977s] #  Large fanout net report:  
[08/28 00:21:23   5977s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/28 00:21:23   5977s] #     - current density: 58.16
[08/28 00:21:23   5977s] #
[08/28 00:21:23   5977s] #  List of high fanout nets:
[08/28 00:21:23   5977s] #
[08/28 00:21:23   5977s] ###############################################################################
[08/28 00:21:23   5977s] 
[08/28 00:21:23   5977s] 
[08/28 00:21:23   5977s] =======================================================================
[08/28 00:21:23   5977s]                 Reasons for remaining drv violations
[08/28 00:21:23   5977s] =======================================================================
[08/28 00:21:23   5977s] *info: Total 48 net(s) have violations which can't be fixed by DRV optimization.
[08/28 00:21:23   5977s] 
[08/28 00:21:23   5977s] MultiBuffering failure reasons
[08/28 00:21:23   5977s] ------------------------------------------------
[08/28 00:21:23   5977s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/28 00:21:23   5977s] *info:    16 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/28 00:21:23   5977s] 
[08/28 00:21:23   5977s] 
[08/28 00:21:23   5977s] *** Finish DRV Fixing (cpu=0:00:07.4 real=0:00:03.0 mem=3634.2M) ***
[08/28 00:21:23   5977s] 
[08/28 00:21:23   5977s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3634.2M
[08/28 00:21:23   5977s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3634.2M
[08/28 00:21:23   5977s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3634.2M
[08/28 00:21:23   5977s] OPERPROF:       Starting CMU at level 4, MEM:3634.2M
[08/28 00:21:23   5977s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.004, MEM:3634.2M
[08/28 00:21:23   5977s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.071, REAL:0.071, MEM:3634.2M
[08/28 00:21:23   5977s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.131, REAL:0.132, MEM:3634.2M
[08/28 00:21:23   5977s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.132, REAL:0.133, MEM:3634.2M
[08/28 00:21:23   5977s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.17
[08/28 00:21:23   5977s] OPERPROF: Starting RefinePlace at level 1, MEM:3634.2M
[08/28 00:21:23   5977s] *** Starting refinePlace (1:39:38 mem=3634.2M) ***
[08/28 00:21:23   5977s] Total net bbox length = 1.469e+06 (7.018e+05 7.669e+05) (ext = 3.389e+04)
[08/28 00:21:23   5977s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:21:23   5977s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3634.2M
[08/28 00:21:23   5977s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3634.2M
[08/28 00:21:23   5977s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3634.2M
[08/28 00:21:23   5977s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3634.2M
[08/28 00:21:23   5977s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3634.2M
[08/28 00:21:23   5977s] Starting refinePlace ...
[08/28 00:21:23   5978s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:21:23   5978s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:21:23   5979s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=3634.2MB) @(1:39:38 - 1:39:39).
[08/28 00:21:23   5979s] Move report: preRPlace moves 505 insts, mean move: 1.49 um, max move: 13.44 um
[08/28 00:21:23   5979s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_43__reg): (599.04, 835.62) --> (612.48, 835.62)
[08/28 00:21:23   5979s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:21:23   5979s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:21:24   5979s] 
[08/28 00:21:24   5979s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:21:25   5980s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:21:25   5980s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=3634.2MB) @(1:39:39 - 1:39:41).
[08/28 00:21:25   5980s] Move report: Detail placement moves 505 insts, mean move: 1.49 um, max move: 13.44 um
[08/28 00:21:25   5980s] 	Max move on inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_43__reg): (599.04, 835.62) --> (612.48, 835.62)
[08/28 00:21:25   5980s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 3634.2MB
[08/28 00:21:25   5981s] Statistics of distance of Instance movement in refine placement:
[08/28 00:21:25   5981s]   maximum (X+Y) =        13.44 um
[08/28 00:21:25   5981s]   inst (i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_43__reg) with max move: (599.04, 835.62) -> (612.48, 835.62)
[08/28 00:21:25   5981s]   mean    (X+Y) =         1.49 um
[08/28 00:21:25   5981s] Summary Report:
[08/28 00:21:25   5981s] Instances move: 505 (out of 37482 movable)
[08/28 00:21:25   5981s] Instances flipped: 0
[08/28 00:21:25   5981s] Mean displacement: 1.49 um
[08/28 00:21:25   5981s] Max displacement: 13.44 um (Instance: i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_43__reg) (599.04, 835.62) -> (612.48, 835.62)
[08/28 00:21:25   5981s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:21:25   5981s] Total instances moved : 505
[08/28 00:21:25   5981s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.108, REAL:1.717, MEM:3634.2M
[08/28 00:21:25   5981s] Total net bbox length = 1.469e+06 (7.023e+05 7.669e+05) (ext = 3.389e+04)
[08/28 00:21:25   5981s] Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 3634.2MB
[08/28 00:21:25   5981s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:02.0, mem=3634.2MB) @(1:39:38 - 1:39:41).
[08/28 00:21:25   5981s] *** Finished refinePlace (1:39:41 mem=3634.2M) ***
[08/28 00:21:25   5981s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.17
[08/28 00:21:25   5981s] OPERPROF: Finished RefinePlace at level 1, CPU:3.252, REAL:1.863, MEM:3634.2M
[08/28 00:21:25   5981s] *** maximum move = 13.44 um ***
[08/28 00:21:25   5981s] *** Finished re-routing un-routed nets (3634.2M) ***
[08/28 00:21:25   5981s] OPERPROF: Starting DPlace-Init at level 1, MEM:3634.2M
[08/28 00:21:25   5981s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3634.2M
[08/28 00:21:25   5981s] OPERPROF:     Starting CMU at level 3, MEM:3634.2M
[08/28 00:21:25   5981s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3634.2M
[08/28 00:21:25   5981s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.066, MEM:3634.2M
[08/28 00:21:25   5981s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.131, REAL:0.132, MEM:3634.2M
[08/28 00:21:26   5982s] 
[08/28 00:21:26   5982s] *** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=3634.2M) ***
[08/28 00:21:26   5982s] TotalInstCnt at PhyDesignMc Destruction: 37,483
[08/28 00:21:26   5982s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.10
[08/28 00:21:26   5982s] *** DrvOpt [finish] : cpu/real = 0:00:16.9/0:00:08.6 (2.0), totSession cpu/real = 1:39:42.3/0:52:38.2 (1.9), mem = 3426.2M
[08/28 00:21:26   5982s] 
[08/28 00:21:26   5982s] =============================================================================================
[08/28 00:21:26   5982s]  Step TAT Report for DrvOpt #4
[08/28 00:21:26   5982s] =============================================================================================
[08/28 00:21:26   5982s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:21:26   5982s] ---------------------------------------------------------------------------------------------
[08/28 00:21:26   5982s] [ RefinePlace            ]      1   0:00:03.1  (  34.9 % )     0:00:03.1 /  0:00:04.7    1.5
[08/28 00:21:26   5982s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:21:26   5982s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 00:21:26   5982s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:21:26   5982s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   6.1 % )     0:00:00.5 /  0:00:00.7    1.3
[08/28 00:21:26   5982s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.5 % )     0:00:00.6 /  0:00:00.7    1.1
[08/28 00:21:26   5982s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:21:26   5982s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:01.7 /  0:00:05.7    3.3
[08/28 00:21:26   5982s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:21:26   5982s] [ OptEval                ]      6   0:00:00.7  (   8.3 % )     0:00:00.7 /  0:00:02.6    3.6
[08/28 00:21:26   5982s] [ OptCommit              ]      6   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/28 00:21:26   5982s] [ IncrTimingUpdate       ]      6   0:00:00.5  (   6.0 % )     0:00:00.5 /  0:00:02.0    3.8
[08/28 00:21:26   5982s] [ PostCommitDelayCalc    ]      7   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.9    3.4
[08/28 00:21:26   5982s] [ DrvFindVioNets         ]      5   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.6    5.0
[08/28 00:21:26   5982s] [ DrvComputeSummary      ]      5   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.5    3.5
[08/28 00:21:26   5982s] [ MISC                   ]          0:00:02.3  (  26.1 % )     0:00:02.3 /  0:00:03.9    1.7
[08/28 00:21:26   5982s] ---------------------------------------------------------------------------------------------
[08/28 00:21:26   5982s]  DrvOpt #4 TOTAL                    0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:17.0    1.9
[08/28 00:21:26   5982s] ---------------------------------------------------------------------------------------------
[08/28 00:21:26   5982s] 
[08/28 00:21:26   5982s] End: GigaOpt DRV Optimization
[08/28 00:21:26   5982s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/28 00:21:26   5982s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3055.2M
[08/28 00:21:26   5982s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.053, REAL:0.053, MEM:3055.2M
[08/28 00:21:27   5984s] 
------------------------------------------------------------
     Summary (cpu=0.28min real=0.15min mem=3055.2M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.345  | -3.345  | -0.625  | -1.378  |   N/A   |  6.752  | -0.283  | -1.062  |
|           TNS (ns):| -6787.0 | -6662.3 | -15.784 | -2.178  |   N/A   |  0.000  | -0.994  |-106.781 |
|    Violating Paths:|  3339   |  3058   |   32    |    2    |   N/A   |    0    |    7    |   247   |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.121   |    170 (170)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (91)      |
|   max_fanout   |   1473 (1473)    |    -66     |   1476 (1476)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.163%
Routing Overflow: 0.41% H and 1.56% V
------------------------------------------------------------
**optDesign ... cpu = 1:13:29, real = 0:17:23, mem = 2103.8M, totSessionCpu=1:39:44 **
[08/28 00:21:27   5984s] OPERPROF: Starting HotSpotCal at level 1, MEM:3053.2M
[08/28 00:21:27   5984s] [hotspot] +------------+---------------+---------------+
[08/28 00:21:27   5984s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:21:27   5984s] [hotspot] +------------+---------------+---------------+
[08/28 00:21:27   5984s] [hotspot] | normalized |          4.07 |          8.52 |
[08/28 00:21:27   5984s] [hotspot] +------------+---------------+---------------+
[08/28 00:21:27   5984s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.07, normalized total congestion hotspot area = 8.52 (area is in unit of 4 std-cell row bins)
[08/28 00:21:27   5984s] [hotspot] max/total 4.07/8.52, big hotspot (>10) total 0.00
[08/28 00:21:27   5984s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:21:27   5984s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:27   5984s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:21:27   5984s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:27   5984s] [hotspot] |  1  |   605.04   726.00   665.52   786.48 |        3.02   |
[08/28 00:21:27   5984s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:27   5984s] [hotspot] |  2  |   605.04   635.28   665.52   695.76 |        1.57   |
[08/28 00:21:27   5984s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:27   5984s] [hotspot] |  3  |   514.32   635.28   574.80   695.76 |        0.52   |
[08/28 00:21:27   5984s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:27   5984s] [hotspot] |  4  |   574.80   877.20   635.28   937.68 |        0.52   |
[08/28 00:21:27   5984s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:27   5984s] [hotspot] |  5  |   453.84   665.52   514.32   726.00 |        0.26   |
[08/28 00:21:27   5984s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:21:27   5984s] Top 5 hotspots total area: 5.90
[08/28 00:21:27   5984s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.037, REAL:0.023, MEM:3054.7M
[08/28 00:21:27   5984s] *** Timing NOT met, worst failing slack is -3.345
[08/28 00:21:27   5984s] *** Check timing (0:00:00.0)
[08/28 00:21:27   5984s] Deleting Lib Analyzer.
[08/28 00:21:27   5984s] Begin: GigaOpt Optimization in WNS mode
[08/28 00:21:27   5984s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[08/28 00:21:27   5984s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:21:27   5984s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:21:27   5984s] *info: 48 skip_routing nets excluded.
[08/28 00:21:27   5984s] Info: 48 io nets excluded
[08/28 00:21:27   5984s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:21:27   5984s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:39:44.5/0:52:39.4 (1.9), mem = 3054.7M
[08/28 00:21:27   5984s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.11
[08/28 00:21:27   5984s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:21:27   5984s] ### Creating PhyDesignMc. totSessionCpu=1:39:45 mem=3054.7M
[08/28 00:21:27   5984s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:21:27   5984s] OPERPROF: Starting DPlace-Init at level 1, MEM:3054.7M
[08/28 00:21:27   5984s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:21:27   5984s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3054.7M
[08/28 00:21:27   5984s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:21:27   5984s] OPERPROF:     Starting CMU at level 3, MEM:3054.7M
[08/28 00:21:27   5984s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3054.7M
[08/28 00:21:27   5984s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.046, MEM:3054.7M
[08/28 00:21:27   5984s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3054.7MB).
[08/28 00:21:27   5984s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.104, REAL:0.105, MEM:3054.7M
[08/28 00:21:27   5984s] TotalInstCnt at PhyDesignMc Initialization: 37,483
[08/28 00:21:27   5984s] ### Creating PhyDesignMc, finished. totSessionCpu=1:39:45 mem=3054.7M
[08/28 00:21:27   5984s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:21:27   5985s] 
[08/28 00:21:27   5985s] Creating Lib Analyzer ...
[08/28 00:21:27   5985s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:21:27   5985s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:21:27   5985s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:21:27   5985s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:21:27   5985s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:21:27   5985s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:21:27   5985s] 
[08/28 00:21:27   5985s] {RT default_rc_corner 0 4 4 0}
[08/28 00:21:28   5985s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:39:46 mem=3054.7M
[08/28 00:21:28   5985s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:39:46 mem=3054.7M
[08/28 00:21:28   5985s] Creating Lib Analyzer, finished. 
[08/28 00:21:28   5985s] 
[08/28 00:21:28   5985s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/28 00:21:28   5985s] ### Creating LA Mngr. totSessionCpu=1:39:46 mem=3054.7M
[08/28 00:21:28   5985s] ### Creating LA Mngr, finished. totSessionCpu=1:39:46 mem=3054.7M
[08/28 00:21:30   5988s] *info: 4 don't touch nets excluded
[08/28 00:21:30   5988s] *info: 48 io nets excluded
[08/28 00:21:31   5988s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:21:31   5988s] *info: 8 clock nets excluded
[08/28 00:21:31   5988s] *info: 2 special nets excluded.
[08/28 00:21:31   5988s] *info: 48 skip_routing nets excluded.
[08/28 00:21:31   5988s] *info: 32 multi-driver nets excluded.
[08/28 00:21:31   5988s] *info: 1280 no-driver nets excluded.
[08/28 00:21:31   5989s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3440238.4
[08/28 00:21:31   5989s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/28 00:21:31   5989s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/28 00:21:31   5989s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/28 00:21:31   5989s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/28 00:21:31   5989s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/28 00:21:31   5989s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/28 00:21:32   5989s] ** GigaOpt Optimizer WNS Slack -3.345 TNS Slack -6787.013 Density 58.16
[08/28 00:21:32   5989s] Optimizer WNS Pass 0
[08/28 00:21:32   5989s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -1.378 TNS -17.962; mem2reg* WNS -0.283 TNS -0.994; reg2mem* WNS -1.062 TNS -106.781; reg2reg* WNS -3.345 TNS -6662.270; HEPG WNS -3.345 TNS -6769.051; all paths WNS -3.345 TNS -6787.013
[08/28 00:21:32   5989s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:21:32   5989s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:21:32   5989s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:21:32   5989s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:21:32   5989s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:21:32   5989s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:21:32   5989s] |  -3.345|   -3.345|-6769.051|-6787.013|    58.16%|   0:00:00.0| 3264.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:21:32   5989s] |        |         |         |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:21:33   5990s] |  -3.279|   -3.279|-6570.117|-6588.080|    58.17%|   0:00:01.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:21:33   5990s] |        |         |         |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:21:33   5991s] |  -3.189|   -3.189|-6274.470|-6292.432|    58.17%|   0:00:00.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:21:33   5991s] |        |         |         |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:21:33   5992s] |  -3.101|   -3.101|-6148.078|-6166.041|    58.17%|   0:00:00.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:21:33   5992s] |        |         |         |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:21:34   5993s] |  -3.043|   -3.043|-6024.009|-6041.971|    58.18%|   0:00:00.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:21:34   5993s] |        |         |         |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:21:34   5994s] |  -2.974|   -2.974|-5863.408|-5881.370|    58.18%|   0:00:00.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:21:34   5994s] |        |         |         |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:21:34   5995s] |  -2.945|   -2.945|-5798.392|-5816.355|    58.18%|   0:00:00.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:21:34   5995s] |        |         |         |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:21:34   5996s] |  -2.874|   -2.874|-5798.303|-5816.266|    58.18%|   0:00:00.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:21:34   5996s] |        |         |         |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:21:35   5996s] |  -2.830|   -2.830|-5780.263|-5798.226|    58.18%|   0:00:01.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:35   5996s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/28 00:21:35   5997s] |  -2.797|   -2.797|-5678.199|-5696.161|    58.18%|   0:00:00.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:35   5997s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/28 00:21:35   5998s] |  -2.754|   -2.754|-5554.355|-5572.317|    58.18%|   0:00:00.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:35   5998s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/28 00:21:35   5999s] |  -2.711|   -2.711|-5467.833|-5485.796|    58.19%|   0:00:00.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:35   5999s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:36   6000s] |  -2.684|   -2.684|-5386.793|-5404.756|    58.19%|   0:00:01.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:36   6000s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:36   6001s] |  -2.644|   -2.644|-5329.836|-5347.799|    58.19%|   0:00:00.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:36   6001s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:36   6002s] |  -2.619|   -2.619|-5256.391|-5274.354|    58.19%|   0:00:00.0| 3569.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:36   6002s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:37   6003s] |  -2.590|   -2.590|-5171.624|-5189.586|    58.20%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:37   6003s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:37   6004s] |  -2.518|   -2.518|-4964.417|-4982.379|    58.20%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:37   6004s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:37   6005s] |  -2.367|   -2.367|-4550.915|-4568.877|    58.20%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:37   6005s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:37   6006s] |  -2.296|   -2.296|-4501.204|-4519.166|    58.20%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:37   6006s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:38   6007s] |  -2.264|   -2.264|-4413.626|-4431.589|    58.20%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:38   6007s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:38   6007s] |  -2.241|   -2.241|-4354.119|-4372.081|    58.20%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:38   6007s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:38   6008s] |  -2.210|   -2.210|-4267.588|-4285.551|    58.20%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:38   6008s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:38   6009s] |  -2.181|   -2.181|-4190.890|-4208.853|    58.21%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:38   6009s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:39   6010s] |  -2.161|   -2.161|-4136.481|-4154.444|    58.22%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:39   6010s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:39   6011s] |  -2.138|   -2.138|-4074.338|-4092.300|    58.22%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:39   6011s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:39   6012s] |  -2.130|   -2.130|-4056.325|-4074.287|    58.23%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:39   6012s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:39   6013s] |  -2.080|   -2.080|-3952.416|-3970.379|    58.23%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:39   6013s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:40   6015s] |  -2.051|   -2.051|-3887.830|-3905.793|    58.24%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:40   6015s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:41   6018s] |  -2.019|   -2.019|-3813.694|-3831.657|    58.25%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:41   6018s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:41   6019s] |  -1.982|   -1.982|-3777.184|-3795.252|    58.25%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:41   6019s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:41   6020s] |  -1.936|   -1.936|-3654.364|-3672.431|    58.26%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:41   6020s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:41   6021s] |  -1.897|   -1.897|-3617.591|-3635.658|    58.27%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:41   6021s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:42   6022s] |  -1.873|   -1.873|-3552.885|-3570.953|    58.27%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:42   6022s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:42   6023s] |  -1.854|   -1.854|-3513.175|-3531.243|    58.28%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:42   6023s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:42   6024s] |  -1.837|   -1.837|-3482.905|-3500.972|    58.28%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:42   6024s] |        |         |         |         |          |            |        |            |         | 75__reg/D                                          |
[08/28 00:21:43   6025s] |  -1.829|   -1.829|-3463.173|-3481.240|    58.29%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:43   6025s] |        |         |         |         |          |            |        |            |         | 75__reg/D                                          |
[08/28 00:21:43   6026s] |  -1.819|   -1.819|-3436.093|-3454.160|    58.30%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:43   6026s] |        |         |         |         |          |            |        |            |         | 75__reg/D                                          |
[08/28 00:21:43   6027s] |  -1.787|   -1.787|-3357.953|-3376.021|    58.31%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:43   6027s] |        |         |         |         |          |            |        |            |         | 75__reg/D                                          |
[08/28 00:21:44   6029s] |  -1.769|   -1.769|-3339.573|-3357.640|    58.34%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:44   6029s] |        |         |         |         |          |            |        |            |         | 75__reg/D                                          |
[08/28 00:21:44   6030s] |  -1.747|   -1.747|-3277.920|-3295.988|    58.34%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:44   6030s] |        |         |         |         |          |            |        |            |         | 75__reg/D                                          |
[08/28 00:21:45   6033s] |  -1.694|   -1.694|-3226.040|-3244.107|    58.34%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:21:45   6033s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_6__reg/D            |
[08/28 00:21:45   6034s] |  -1.685|   -1.685|-3222.547|-3240.615|    58.35%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:21:45   6034s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_39__reg/D           |
[08/28 00:21:45   6036s] |  -1.673|   -1.673|-3220.928|-3238.988|    58.36%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:21:45   6036s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_39__reg/D           |
[08/28 00:21:46   6037s] |  -1.652|   -1.652|-3201.973|-3220.033|    58.36%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:21:46   6037s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_6__reg/D            |
[08/28 00:21:46   6039s] |  -1.631|   -1.631|-3153.901|-3171.961|    58.37%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:21:46   6039s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_39__reg/D           |
[08/28 00:21:47   6041s] |  -1.609|   -1.609|-3128.495|-3146.560|    58.38%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:21:47   6041s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_39__reg/D           |
[08/28 00:21:47   6043s] |  -1.594|   -1.594|-3071.887|-3089.931|    58.38%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:21:47   6043s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_39__reg/D           |
[08/28 00:21:47   6045s] |  -1.572|   -1.572|-3013.196|-3031.239|    58.38%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:21:47   6045s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_39__reg/D           |
[08/28 00:21:48   6047s] |  -1.545|   -1.662|-2959.009|-2977.255|    58.40%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:21:48   6047s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_3__reg/D            |
[08/28 00:21:48   6050s] |  -1.515|   -1.662|-2903.045|-2921.291|    58.41%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:21:48   6050s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_39__reg/D           |
[08/28 00:21:49   6052s] |  -1.494|   -1.662|-2847.486|-2865.732|    58.41%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:21:49   6052s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_39__reg/D           |
[08/28 00:21:50   6056s] |  -1.474|   -1.662|-2803.802|-2822.048|    58.44%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:50   6056s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/28 00:21:50   6061s] |  -1.444|   -1.662|-2724.466|-2742.712|    58.45%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:50   6061s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:51   6063s] |  -1.426|   -1.662|-2676.894|-2695.140|    58.46%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:51   6063s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:51   6065s] |  -1.424|   -1.662|-2674.163|-2692.409|    58.47%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:51   6065s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:52   6067s] |  -1.408|   -1.662|-2632.917|-2651.164|    58.48%|   0:00:01.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:52   6067s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:52   6069s] |  -1.385|   -1.662|-2575.756|-2594.002|    58.50%|   0:00:00.0| 3588.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:52   6069s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:53   6074s] |  -1.343|   -1.662|-2486.750|-2504.996|    58.52%|   0:00:01.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:21:53   6074s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:21:54   6077s] |  -1.321|   -1.662|-2310.416|-2328.663|    58.54%|   0:00:01.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:21:54   6077s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:21:55   6079s] |  -1.305|   -1.662|-2242.587|-2260.833|    58.54%|   0:00:01.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:21:55   6079s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:21:55   6083s] |  -1.294|   -1.662|-2248.952|-2267.199|    58.56%|   0:00:00.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:55   6083s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/28 00:21:56   6084s] |  -1.278|   -1.662|-2238.154|-2256.400|    58.55%|   0:00:01.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:21:56   6084s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:21:56   6086s] |  -1.272|   -1.662|-2243.250|-2261.496|    58.56%|   0:00:00.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:21:56   6086s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:21:56   6087s] |  -1.270|   -1.662|-2376.349|-2394.595|    58.57%|   0:00:00.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:21:56   6087s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:21:57   6088s] |  -1.250|   -1.662|-2367.691|-2385.938|    58.57%|   0:00:01.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:57   6088s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:57   6091s] |  -1.239|   -1.662|-2324.371|-2342.617|    58.58%|   0:00:00.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:57   6091s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:58   6094s] |  -1.227|   -1.662|-2313.802|-2332.049|    58.58%|   0:00:01.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:58   6094s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:58   6096s] |  -1.208|   -1.662|-2265.754|-2284.000|    58.59%|   0:00:00.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:58   6096s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:21:59   6099s] |  -1.193|   -1.662|-2220.702|-2238.948|    58.61%|   0:00:01.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:21:59   6099s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/28 00:22:00   6103s] |  -1.182|   -1.662|-2185.736|-2203.982|    58.60%|   0:00:01.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:22:00   6103s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:22:00   6106s] |  -1.161|   -1.662|-2141.976|-2160.222|    58.60%|   0:00:00.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:00   6106s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:02   6111s] |  -1.134|   -1.662|-2106.818|-2125.064|    58.62%|   0:00:02.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:22:02   6111s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1892__reg/D                          |
[08/28 00:22:02   6114s] |  -1.112|   -1.662|-2069.190|-2087.437|    58.66%|   0:00:00.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:22:02   6114s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:22:03   6117s] |  -1.097|   -1.662|-2092.854|-2111.100|    58.67%|   0:00:01.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:22:03   6117s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:22:04   6118s] |  -1.073|   -1.662|-2039.893|-2058.139|    58.68%|   0:00:01.0| 3607.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:22:04   6118s] |        |         |         |         |          |            |        |            |         | i/mhpmcounter_1908__reg/D                          |
[08/28 00:22:04   6122s] |  -1.059|   -1.662|-2008.504|-2026.750|    58.68%|   0:00:00.0| 3626.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:04   6122s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/28 00:22:05   6123s] |  -1.041|   -1.662|-1964.337|-1982.584|    58.70%|   0:00:01.0| 3626.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:05   6123s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:05   6126s] |  -1.035|   -1.662|-1958.326|-1976.572|    58.70%|   0:00:00.0| 3626.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:22:05   6126s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:22:06   6131s] |  -1.027|   -1.662|-1950.253|-1968.499|    58.72%|   0:00:01.0| 3626.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:06   6131s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:07   6135s] |  -1.026|   -1.662|-1956.983|-1975.229|    58.73%|   0:00:01.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:07   6135s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:08   6136s] |  -1.023|   -1.662|-1939.905|-1958.151|    58.74%|   0:00:01.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:08   6136s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:08   6138s] |  -1.015|   -1.662|-1926.619|-1944.865|    58.74%|   0:00:00.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:08   6138s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:08   6139s] |  -1.015|   -1.662|-1922.948|-1941.194|    58.74%|   0:00:00.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:08   6139s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:08   6140s] |  -1.013|   -1.662|-1918.208|-1936.454|    58.74%|   0:00:00.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:08   6140s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:09   6141s] |  -1.008|   -1.662|-1905.648|-1923.894|    58.74%|   0:00:01.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:09   6141s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:09   6142s] |  -1.006|   -1.662|-1901.412|-1919.658|    58.75%|   0:00:00.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:09   6142s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:12   6155s] |  -1.006|   -1.660|-1893.934|-1912.178|    58.87%|   0:00:03.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:12   6155s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:13   6160s] |  -1.005|   -1.660|-1893.350|-1911.595|    58.92%|   0:00:01.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:13   6160s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:13   6160s] |  -1.005|   -1.660|-1893.339|-1911.583|    58.92%|   0:00:00.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:13   6160s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:13   6164s] |  -1.005|   -1.660|-1849.833|-1868.078|    58.94%|   0:00:00.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:13   6164s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:14   6165s] |  -1.005|   -1.660|-1843.639|-1861.883|    58.95%|   0:00:01.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:14   6165s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:14   6166s] |  -1.005|   -1.660|-1843.632|-1861.877|    58.96%|   0:00:00.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:14   6166s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:14   6166s] |  -1.004|   -1.660|-1843.632|-1861.877|    58.96%|   0:00:00.0| 3645.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:14   6166s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:14   6166s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:14   6166s] 
[08/28 00:22:14   6166s] *** Finish Core Optimize Step (cpu=0:02:57 real=0:00:42.0 mem=3645.7M) ***
[08/28 00:22:14   6166s] Active Path Group: mem2reg reg2mem  
[08/28 00:22:15   6166s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:15   6166s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:22:15   6166s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:15   6166s] |  -0.264|   -1.660|  -0.973|-1861.877|    58.96%|   0:00:01.0| 3645.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:22:15   6166s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:22:15   6169s] |   0.000|   -1.660|   0.000|-1861.872|    58.97%|   0:00:00.0| 3645.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:22:15   6169s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:22:16   6169s] |   0.038|   -1.660|   0.000|-1861.872|    58.97%|   0:00:01.0| 3645.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:22:16   6169s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:22:16   6170s] |   0.058|   -1.660|   0.000|-1861.872|    58.97%|   0:00:00.0| 3645.7M|          NA|       NA| NA                                                 |
[08/28 00:22:16   6170s] |   0.058|   -1.660|   0.000|-1861.872|    58.97%|   0:00:00.0| 3645.7M|func_view_wc|       NA| NA                                                 |
[08/28 00:22:16   6170s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:16   6170s] 
[08/28 00:22:16   6170s] *** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:02.0 mem=3645.7M) ***
[08/28 00:22:16   6170s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:22:16   6170s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:16   6170s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:22:16   6170s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:16   6170s] |  -1.660|   -1.660| -18.244|-1861.872|    58.97%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:16   6170s] |  -1.391|   -1.391| -17.976|-1861.603|    58.97%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:16   6171s] |  -1.327|   -1.327| -17.911|-1861.538|    58.98%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:16   6171s] |  -1.307|   -1.307| -17.891|-1861.518|    58.97%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:16   6171s] |  -1.269|   -1.269| -17.853|-1861.480|    58.98%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:17   6172s] |  -1.236|   -1.236| -17.820|-1861.448|    58.98%|   0:00:01.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:17   6173s] |  -1.209|   -1.209| -17.793|-1861.420|    58.98%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:17   6173s] |  -1.187|   -1.187| -17.771|-1861.399|    58.98%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:17   6173s] |  -1.138|   -1.138| -17.722|-1861.349|    58.98%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:17   6174s] |  -1.111|   -1.111| -17.695|-1861.322|    58.98%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:17   6174s] |  -1.089|   -1.089| -17.674|-1861.301|    58.99%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:18   6176s] |  -1.072|   -1.072| -17.656|-1861.283|    58.99%|   0:00:01.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:18   6177s] |  -1.054|   -1.054| -17.638|-1861.265|    58.99%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:18   6179s] |  -1.047|   -1.047| -17.631|-1861.258|    58.99%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:18   6179s] |  -1.037|   -1.037| -17.621|-1861.249|    58.99%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:19   6180s] |  -1.026|   -1.026| -17.610|-1861.237|    58.99%|   0:00:01.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:19   6181s] |  -1.013|   -1.013| -17.597|-1861.224|    58.99%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:19   6182s] |  -1.004|   -1.005| -17.588|-1861.215|    58.99%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:19   6183s] |  -0.998|   -1.005| -17.583|-1861.210|    58.99%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:20   6184s] |  -0.992|   -1.005| -17.576|-1861.206|    58.99%|   0:00:01.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:20   6184s] |  -0.985|   -1.005| -17.569|-1861.199|    58.98%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:20   6185s] |  -0.980|   -1.005| -17.565|-1861.155|    58.99%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:20   6186s] |  -0.978|   -1.005| -17.562|-1861.153|    58.99%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:20   6187s] |  -0.977|   -1.005| -17.561|-1861.152|    59.00%|   0:00:00.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:21   6188s] |  -0.969|   -1.005| -17.553|-1861.144|    59.00%|   0:00:01.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:22   6190s] |  -0.969|   -1.004| -17.553|-1861.142|    59.02%|   0:00:01.0| 3645.7M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:22   6190s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:22   6190s] 
[08/28 00:22:22   6190s] *** Finish Core Optimize Step (cpu=0:00:20.7 real=0:00:06.0 mem=3645.7M) ***
[08/28 00:22:22   6190s] 
[08/28 00:22:22   6190s] *** Finished Optimize Step Cumulative (cpu=0:03:21 real=0:00:50.0 mem=3645.7M) ***
[08/28 00:22:22   6190s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -0.969 TNS -17.553; mem2reg* WNS 0.070 TNS 0.000; reg2mem* WNS 0.223 TNS 0.000; reg2reg* WNS -1.004 TNS -1843.589; HEPG WNS -1.004 TNS -1843.589; all paths WNS -1.004 TNS -1861.142
[08/28 00:22:22   6190s] ** GigaOpt Optimizer WNS Slack -1.004 TNS Slack -1861.142 Density 59.02
[08/28 00:22:22   6190s] Placement Snapshot: Density distribution:
[08/28 00:22:22   6190s] [1.00 -  +++]: 5 (0.62%)
[08/28 00:22:22   6190s] [0.95 - 1.00]: 6 (0.75%)
[08/28 00:22:22   6190s] [0.90 - 0.95]: 3 (0.37%)
[08/28 00:22:22   6190s] [0.85 - 0.90]: 2 (0.25%)
[08/28 00:22:22   6190s] [0.80 - 0.85]: 4 (0.50%)
[08/28 00:22:22   6190s] [0.75 - 0.80]: 16 (1.99%)
[08/28 00:22:22   6190s] [0.70 - 0.75]: 21 (2.61%)
[08/28 00:22:22   6190s] [0.65 - 0.70]: 27 (3.36%)
[08/28 00:22:22   6190s] [0.60 - 0.65]: 37 (4.60%)
[08/28 00:22:22   6190s] [0.55 - 0.60]: 63 (7.84%)
[08/28 00:22:22   6190s] [0.50 - 0.55]: 63 (7.84%)
[08/28 00:22:22   6190s] [0.45 - 0.50]: 50 (6.22%)
[08/28 00:22:22   6190s] [0.40 - 0.45]: 90 (11.19%)
[08/28 00:22:22   6190s] [0.35 - 0.40]: 136 (16.92%)
[08/28 00:22:22   6190s] [0.30 - 0.35]: 158 (19.65%)
[08/28 00:22:22   6190s] [0.25 - 0.30]: 83 (10.32%)
[08/28 00:22:22   6190s] [0.20 - 0.25]: 24 (2.99%)
[08/28 00:22:22   6190s] [0.15 - 0.20]: 6 (0.75%)
[08/28 00:22:22   6190s] [0.10 - 0.15]: 9 (1.12%)
[08/28 00:22:22   6190s] [0.05 - 0.10]: 1 (0.12%)
[08/28 00:22:22   6190s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:22:22   6190s] Begin: Area Reclaim Optimization
[08/28 00:22:22   6190s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:43:10.8/0:53:34.2 (1.9), mem = 3645.7M
[08/28 00:22:22   6191s] Reclaim Optimization WNS Slack -1.004  TNS Slack -1861.142 Density 59.02
[08/28 00:22:22   6191s] +----------+---------+--------+---------+------------+--------+
[08/28 00:22:22   6191s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[08/28 00:22:22   6191s] +----------+---------+--------+---------+------------+--------+
[08/28 00:22:22   6191s] |    59.02%|        -|  -1.004|-1861.142|   0:00:00.0| 3645.7M|
[08/28 00:22:22   6191s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:22:27   6204s] |    58.62%|      481|  -1.005|-1803.321|   0:00:05.0| 3645.7M|
[08/28 00:22:29   6212s] |    58.54%|      216|  -1.005|-1803.453|   0:00:02.0| 3645.7M|
[08/28 00:22:30   6212s] |    58.54%|        3|  -1.005|-1803.453|   0:00:01.0| 3645.7M|
[08/28 00:22:30   6212s] |    58.54%|        0|  -1.005|-1803.453|   0:00:00.0| 3645.7M|
[08/28 00:22:30   6212s] +----------+---------+--------+---------+------------+--------+
[08/28 00:22:30   6212s] Reclaim Optimization End WNS Slack -1.005  TNS Slack -1803.453 Density 58.54
[08/28 00:22:30   6212s] 
[08/28 00:22:30   6212s] ** Summary: Restruct = 0 Buffer Deletion = 453 Declone = 30 Resize = 173 **
[08/28 00:22:30   6212s] --------------------------------------------------------------
[08/28 00:22:30   6212s] |                                   | Total     | Sequential |
[08/28 00:22:30   6212s] --------------------------------------------------------------
[08/28 00:22:30   6212s] | Num insts resized                 |     171  |      17    |
[08/28 00:22:30   6212s] | Num insts undone                  |      45  |       0    |
[08/28 00:22:30   6212s] | Num insts Downsized               |     171  |      17    |
[08/28 00:22:30   6212s] | Num insts Samesized               |       0  |       0    |
[08/28 00:22:30   6212s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:22:30   6212s] | Num multiple commits+uncommits    |       4  |       -    |
[08/28 00:22:30   6212s] --------------------------------------------------------------
[08/28 00:22:30   6212s] End: Core Area Reclaim Optimization (cpu = 0:00:22.1) (real = 0:00:08.0) **
[08/28 00:22:30   6212s] *** AreaOpt [finish] : cpu/real = 0:00:22.1/0:00:08.2 (2.7), totSession cpu/real = 1:43:32.9/0:53:42.4 (1.9), mem = 3645.7M
[08/28 00:22:30   6212s] 
[08/28 00:22:30   6212s] =============================================================================================
[08/28 00:22:30   6212s]  Step TAT Report for AreaOpt #7
[08/28 00:22:30   6212s] =============================================================================================
[08/28 00:22:30   6212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:22:30   6212s] ---------------------------------------------------------------------------------------------
[08/28 00:22:30   6212s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:22:30   6212s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:22:30   6212s] [ OptSingleIteration     ]      4   0:00:00.3  (   4.2 % )     0:00:06.7 /  0:00:20.6    3.1
[08/28 00:22:30   6212s] [ OptGetWeight           ]    571   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[08/28 00:22:30   6212s] [ OptEval                ]    571   0:00:01.6  (  19.9 % )     0:00:01.6 /  0:00:08.3    5.1
[08/28 00:22:30   6212s] [ OptCommit              ]    571   0:00:00.4  (   4.8 % )     0:00:00.4 /  0:00:00.4    1.1
[08/28 00:22:30   6212s] [ IncrTimingUpdate       ]    230   0:00:03.7  (  45.6 % )     0:00:03.7 /  0:00:10.2    2.7
[08/28 00:22:30   6212s] [ PostCommitDelayCalc    ]    596   0:00:00.6  (   7.6 % )     0:00:00.6 /  0:00:01.4    2.2
[08/28 00:22:30   6212s] [ MISC                   ]          0:00:01.1  (  13.8 % )     0:00:01.1 /  0:00:01.1    1.0
[08/28 00:22:30   6212s] ---------------------------------------------------------------------------------------------
[08/28 00:22:30   6212s]  AreaOpt #7 TOTAL                   0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:22.1    2.7
[08/28 00:22:30   6212s] ---------------------------------------------------------------------------------------------
[08/28 00:22:30   6212s] 
[08/28 00:22:30   6212s] End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:08, mem=3594.73M, totSessionCpu=1:43:33).
[08/28 00:22:30   6212s] Placement Snapshot: Density distribution:
[08/28 00:22:30   6212s] [1.00 -  +++]: 5 (0.62%)
[08/28 00:22:30   6212s] [0.95 - 1.00]: 7 (0.87%)
[08/28 00:22:30   6212s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:22:30   6212s] [0.85 - 0.90]: 2 (0.25%)
[08/28 00:22:30   6212s] [0.80 - 0.85]: 5 (0.62%)
[08/28 00:22:30   6212s] [0.75 - 0.80]: 16 (1.99%)
[08/28 00:22:30   6212s] [0.70 - 0.75]: 21 (2.61%)
[08/28 00:22:30   6212s] [0.65 - 0.70]: 34 (4.23%)
[08/28 00:22:30   6212s] [0.60 - 0.65]: 45 (5.60%)
[08/28 00:22:30   6212s] [0.55 - 0.60]: 55 (6.84%)
[08/28 00:22:30   6212s] [0.50 - 0.55]: 60 (7.46%)
[08/28 00:22:30   6212s] [0.45 - 0.50]: 52 (6.47%)
[08/28 00:22:30   6212s] [0.40 - 0.45]: 91 (11.32%)
[08/28 00:22:30   6212s] [0.35 - 0.40]: 135 (16.79%)
[08/28 00:22:30   6212s] [0.30 - 0.35]: 158 (19.65%)
[08/28 00:22:30   6212s] [0.25 - 0.30]: 77 (9.58%)
[08/28 00:22:30   6212s] [0.20 - 0.25]: 25 (3.11%)
[08/28 00:22:30   6212s] [0.15 - 0.20]: 6 (0.75%)
[08/28 00:22:30   6212s] [0.10 - 0.15]: 7 (0.87%)
[08/28 00:22:30   6212s] [0.05 - 0.10]: 1 (0.12%)
[08/28 00:22:30   6212s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:22:30   6212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.10
[08/28 00:22:30   6213s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF:       Starting CMU at level 4, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.093, REAL:0.094, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.183, REAL:0.184, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.183, REAL:0.185, MEM:3594.7M
[08/28 00:22:30   6213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.18
[08/28 00:22:30   6213s] OPERPROF: Starting RefinePlace at level 1, MEM:3594.7M
[08/28 00:22:30   6213s] *** Starting refinePlace (1:43:33 mem=3594.7M) ***
[08/28 00:22:30   6213s] Total net bbox length = 1.488e+06 (7.127e+05 7.750e+05) (ext = 3.394e+04)
[08/28 00:22:30   6213s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:22:30   6213s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:3594.7M
[08/28 00:22:30   6213s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:22:30   6213s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.030, MEM:3594.7M
[08/28 00:22:30   6213s] default core: bins with density > 0.750 = 10.41 % ( 100 / 961 )
[08/28 00:22:30   6213s] Density distribution unevenness ratio = 11.863%
[08/28 00:22:30   6213s] RPlace IncrNP Skipped
[08/28 00:22:30   6213s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3594.7MB) @(1:43:33 - 1:43:34).
[08/28 00:22:30   6213s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.041, REAL:0.042, MEM:3594.7M
[08/28 00:22:30   6213s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:22:30   6213s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3594.7MB
[08/28 00:22:30   6213s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.005, REAL:0.005, MEM:3594.7M
[08/28 00:22:30   6213s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3594.7M
[08/28 00:22:30   6213s] Starting refinePlace ...
[08/28 00:22:31   6213s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:22:31   6213s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:22:31   6214s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3602.6MB) @(1:43:34 - 1:43:35).
[08/28 00:22:31   6214s] Move report: preRPlace moves 2566 insts, mean move: 1.52 um, max move: 15.36 um
[08/28 00:22:31   6214s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_46__reg): (1371.84, 846.96) --> (1356.48, 846.96)
[08/28 00:22:31   6214s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:22:31   6214s] Move report: Detail placement moves 2566 insts, mean move: 1.52 um, max move: 15.36 um
[08/28 00:22:31   6214s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_46__reg): (1371.84, 846.96) --> (1356.48, 846.96)
[08/28 00:22:31   6214s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3602.6MB
[08/28 00:22:31   6214s] Statistics of distance of Instance movement in refine placement:
[08/28 00:22:31   6214s]   maximum (X+Y) =        15.36 um
[08/28 00:22:31   6214s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_46__reg) with max move: (1371.84, 846.96) -> (1356.48, 846.96)
[08/28 00:22:31   6214s]   mean    (X+Y) =         1.52 um
[08/28 00:22:31   6214s] Summary Report:
[08/28 00:22:31   6214s] Instances move: 2566 (out of 37954 movable)
[08/28 00:22:31   6214s] Instances flipped: 0
[08/28 00:22:31   6214s] Mean displacement: 1.52 um
[08/28 00:22:31   6214s] Max displacement: 15.36 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_46__reg) (1371.84, 846.96) -> (1356.48, 846.96)
[08/28 00:22:31   6214s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:22:31   6214s] Total instances moved : 2566
[08/28 00:22:31   6214s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.190, REAL:0.531, MEM:3602.6M
[08/28 00:22:31   6214s] Total net bbox length = 1.490e+06 (7.145e+05 7.755e+05) (ext = 3.394e+04)
[08/28 00:22:31   6214s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3602.6MB
[08/28 00:22:31   6214s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=3602.6MB) @(1:43:33 - 1:43:35).
[08/28 00:22:31   6214s] *** Finished refinePlace (1:43:35 mem=3602.6M) ***
[08/28 00:22:31   6214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.18
[08/28 00:22:31   6214s] OPERPROF: Finished RefinePlace at level 1, CPU:1.459, REAL:0.802, MEM:3602.6M
[08/28 00:22:31   6215s] *** maximum move = 15.36 um ***
[08/28 00:22:31   6215s] *** Finished re-routing un-routed nets (3602.6M) ***
[08/28 00:22:31   6215s] OPERPROF: Starting DPlace-Init at level 1, MEM:3602.6M
[08/28 00:22:32   6215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3602.6M
[08/28 00:22:32   6215s] OPERPROF:     Starting CMU at level 3, MEM:3602.6M
[08/28 00:22:32   6215s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3602.6M
[08/28 00:22:32   6215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.065, MEM:3602.6M
[08/28 00:22:32   6215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.158, REAL:0.160, MEM:3602.6M
[08/28 00:22:32   6215s] 
[08/28 00:22:32   6215s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3602.6M) ***
[08/28 00:22:32   6215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.10
[08/28 00:22:32   6216s] ** GigaOpt Optimizer WNS Slack -1.005 TNS Slack -1803.453 Density 58.54
[08/28 00:22:32   6216s] Skipped Place ECO bump recovery (WNS opt)
[08/28 00:22:32   6216s] Optimizer WNS Pass 1
[08/28 00:22:32   6216s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -0.969 TNS -17.553; mem2reg* WNS 0.026 TNS 0.000; reg2mem* WNS 0.312 TNS 0.000; reg2reg* WNS -1.005 TNS -1785.900; HEPG WNS -1.005 TNS -1785.900; all paths WNS -1.005 TNS -1803.453
[08/28 00:22:32   6216s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:22:32   6216s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:22:32   6216s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:22:33   6216s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:33   6216s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:22:33   6216s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:33   6216s] |  -1.005|   -1.005|-1785.900|-1803.453|    58.54%|   0:00:01.0| 3602.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:33   6216s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:34   6219s] |  -0.999|   -0.999|-1768.270|-1785.823|    58.54%|   0:00:01.0| 3602.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:34   6219s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:34   6222s] |  -0.991|   -0.991|-1745.111|-1762.664|    58.54%|   0:00:00.0| 3602.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:34   6222s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:34   6224s] |  -0.987|   -0.987|-1736.079|-1753.632|    58.54%|   0:00:00.0| 3602.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:34   6224s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:35   6225s] |  -0.963|   -0.969|-1674.531|-1692.084|    58.54%|   0:00:01.0| 3602.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:35   6225s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:35   6226s] |  -0.948|   -0.969|-1630.093|-1647.647|    58.54%|   0:00:00.0| 3602.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:35   6226s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:36   6228s] |  -0.946|   -0.969|-1625.018|-1642.571|    58.55%|   0:00:01.0| 3621.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:36   6228s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:36   6229s] |  -0.932|   -0.969|-1593.145|-1610.698|    58.55%|   0:00:00.0| 3621.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:36   6229s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:37   6235s] |  -0.916|   -0.969|-1573.960|-1591.514|    58.55%|   0:00:01.0| 3621.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:22:37   6235s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_25__reg/D           |
[08/28 00:22:38   6240s] |  -0.901|   -0.969|-1546.018|-1563.571|    58.55%|   0:00:01.0| 3621.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:38   6240s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:38   6241s] |  -0.888|   -0.969|-1539.618|-1557.171|    58.56%|   0:00:00.0| 3621.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:38   6241s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:40   6250s] |  -0.879|   -0.969|-1500.142|-1517.695|    58.56%|   0:00:02.0| 3659.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:22:40   6250s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:22:40   6252s] |  -0.859|   -0.969|-1455.510|-1473.064|    58.56%|   0:00:00.0| 3659.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:22:40   6252s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:22:41   6255s] |  -0.848|   -0.969|-1450.795|-1468.349|    58.58%|   0:00:01.0| 3659.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:22:41   6255s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:22:41   6257s] |  -0.840|   -0.969|-1428.831|-1446.384|    58.58%|   0:00:00.0| 3659.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:22:41   6257s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:22:42   6260s] |  -0.824|   -0.969|-1399.637|-1417.190|    58.59%|   0:00:01.0| 3659.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:22:42   6260s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:22:43   6268s] |  -0.817|   -1.032|-1379.552|-1397.168|    58.60%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:22:43   6268s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_25__reg/D           |
[08/28 00:22:44   6270s] |  -0.803|   -1.032|-1358.048|-1375.665|    58.61%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:44   6270s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:45   6277s] |  -0.796|   -1.032|-1338.008|-1355.624|    58.63%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:45   6277s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:46   6280s] |  -0.778|   -0.986|-1310.337|-1327.907|    58.64%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:22:46   6280s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_25__reg/D           |
[08/28 00:22:47   6287s] |  -0.773|   -0.993|-1302.858|-1320.435|    58.65%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:47   6287s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:48   6290s] |  -0.771|   -0.993|-1296.317|-1313.894|    58.66%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:48   6290s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:48   6291s] |  -0.764|   -0.993|-1278.508|-1296.085|    58.67%|   0:00:00.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:48   6291s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:49   6294s] |  -0.760|   -0.993|-1268.840|-1286.417|    58.68%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:49   6294s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:49   6296s] |  -0.756|   -0.993|-1257.502|-1275.079|    58.68%|   0:00:00.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:49   6296s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:50   6298s] |  -0.753|   -0.993|-1249.683|-1267.260|    58.69%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:50   6298s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:50   6301s] |  -0.750|   -0.993|-1242.437|-1260.014|    58.69%|   0:00:00.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:50   6301s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:51   6302s] |  -0.750|   -0.993|-1242.387|-1259.964|    58.69%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:51   6302s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:52   6311s] |  -0.750|   -1.047|-1250.268|-1267.900|    58.76%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:52   6311s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:54   6319s] |  -0.750|   -1.047|-1254.554|-1272.185|    58.84%|   0:00:02.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:22:54   6319s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:22:54   6319s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:54   6319s] 
[08/28 00:22:54   6319s] *** Finish Core Optimize Step (cpu=0:01:43 real=0:00:22.0 mem=3717.0M) ***
[08/28 00:22:54   6319s] Active Path Group: mem2reg reg2mem  
[08/28 00:22:55   6319s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:55   6319s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:22:55   6319s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:55   6319s] |   0.025|   -1.047|   0.000|-1272.185|    58.84%|   0:00:01.0| 3717.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:22:55   6319s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:22:55   6320s] |   0.058|   -1.047|   0.000|-1272.185|    58.84%|   0:00:00.0| 3717.0M|          NA|       NA| NA                                                 |
[08/28 00:22:55   6320s] |   0.058|   -1.047|   0.000|-1272.185|    58.84%|   0:00:00.0| 3717.0M|func_view_wc|       NA| NA                                                 |
[08/28 00:22:55   6320s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:55   6320s] 
[08/28 00:22:55   6320s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=3717.0M) ***
[08/28 00:22:55   6320s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:22:55   6320s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:55   6320s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:22:55   6320s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:55   6320s] |  -1.047|   -1.047| -17.631|-1272.185|    58.84%|   0:00:00.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:55   6320s] |  -0.993|   -0.993| -17.577|-1272.131|    58.84%|   0:00:00.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:56   6322s] |  -0.972|   -0.972| -17.556|-1272.105|    58.84%|   0:00:01.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:56   6323s] |  -0.947|   -0.947| -17.531|-1272.080|    58.84%|   0:00:00.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:56   6325s] |  -0.945|   -0.945| -17.530|-1272.079|    58.84%|   0:00:00.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:56   6326s] |  -0.938|   -0.938| -17.522|-1272.072|    58.84%|   0:00:00.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:57   6330s] |  -0.938|   -0.938| -17.522|-1272.071|    58.84%|   0:00:01.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:58   6331s] |  -0.938|   -0.938| -17.522|-1272.081|    58.85%|   0:00:01.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:22:58   6331s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:22:58   6331s] 
[08/28 00:22:58   6331s] *** Finish Core Optimize Step (cpu=0:00:11.4 real=0:00:03.0 mem=3717.0M) ***
[08/28 00:22:58   6331s] 
[08/28 00:22:58   6331s] *** Finished Optimize Step Cumulative (cpu=0:01:55 real=0:00:26.0 mem=3717.0M) ***
[08/28 00:22:58   6331s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -0.938 TNS -17.522; mem2reg* WNS 0.081 TNS 0.000; reg2mem* WNS 0.476 TNS 0.000; reg2reg* WNS -0.750 TNS -1254.559; HEPG WNS -0.750 TNS -1254.559; all paths WNS -0.938 TNS -1272.081
[08/28 00:22:58   6331s] ** GigaOpt Optimizer WNS Slack -0.938 TNS Slack -1272.081 Density 58.85
[08/28 00:22:58   6331s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.11
[08/28 00:22:58   6331s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3717.0M
[08/28 00:22:58   6331s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3717.0M
[08/28 00:22:58   6331s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3717.0M
[08/28 00:22:58   6332s] OPERPROF:       Starting CMU at level 4, MEM:3717.0M
[08/28 00:22:58   6332s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3717.0M
[08/28 00:22:58   6332s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.090, MEM:3717.0M
[08/28 00:22:58   6332s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.172, REAL:0.174, MEM:3717.0M
[08/28 00:22:58   6332s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.172, REAL:0.174, MEM:3717.0M
[08/28 00:22:58   6332s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.19
[08/28 00:22:58   6332s] OPERPROF: Starting RefinePlace at level 1, MEM:3717.0M
[08/28 00:22:58   6332s] *** Starting refinePlace (1:45:32 mem=3717.0M) ***
[08/28 00:22:58   6332s] Total net bbox length = 1.494e+06 (7.168e+05 7.773e+05) (ext = 3.386e+04)
[08/28 00:22:58   6332s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:22:58   6332s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3717.0M
[08/28 00:22:58   6332s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3717.0M
[08/28 00:22:58   6332s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:22:58   6332s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3717.0M
[08/28 00:22:58   6332s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3717.0M
[08/28 00:22:58   6332s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.021, MEM:3717.0M
[08/28 00:22:58   6332s] default core: bins with density > 0.750 = 10.93 % ( 105 / 961 )
[08/28 00:22:58   6332s] Density distribution unevenness ratio = 11.705%
[08/28 00:22:58   6332s] RPlace IncrNP Skipped
[08/28 00:22:58   6332s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3717.0MB) @(1:45:32 - 1:45:32).
[08/28 00:22:58   6332s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.029, REAL:0.029, MEM:3717.0M
[08/28 00:22:58   6332s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:22:58   6332s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3717.0MB
[08/28 00:22:58   6332s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3717.0M
[08/28 00:22:58   6332s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3717.0M
[08/28 00:22:58   6332s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3717.0M
[08/28 00:22:58   6332s] Starting refinePlace ...
[08/28 00:22:58   6332s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:22:58   6332s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:22:59   6333s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3717.0MB) @(1:45:32 - 1:45:33).
[08/28 00:22:59   6333s] Move report: preRPlace moves 1437 insts, mean move: 1.69 um, max move: 12.96 um
[08/28 00:22:59   6333s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_39__reg): (1369.44, 1062.42) --> (1356.48, 1062.42)
[08/28 00:22:59   6333s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:22:59   6333s] Move report: Detail placement moves 1437 insts, mean move: 1.69 um, max move: 12.96 um
[08/28 00:22:59   6333s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_39__reg): (1369.44, 1062.42) --> (1356.48, 1062.42)
[08/28 00:22:59   6333s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3717.0MB
[08/28 00:22:59   6333s] Statistics of distance of Instance movement in refine placement:
[08/28 00:22:59   6333s]   maximum (X+Y) =        12.96 um
[08/28 00:22:59   6333s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_39__reg) with max move: (1369.44, 1062.42) -> (1356.48, 1062.42)
[08/28 00:22:59   6333s]   mean    (X+Y) =         1.69 um
[08/28 00:22:59   6333s] Summary Report:
[08/28 00:22:59   6333s] Instances move: 1437 (out of 38243 movable)
[08/28 00:22:59   6333s] Instances flipped: 0
[08/28 00:22:59   6333s] Mean displacement: 1.69 um
[08/28 00:22:59   6333s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_39__reg) (1369.44, 1062.42) -> (1356.48, 1062.42)
[08/28 00:22:59   6333s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:22:59   6333s] Total instances moved : 1437
[08/28 00:22:59   6333s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.216, REAL:0.480, MEM:3717.0M
[08/28 00:22:59   6333s] Total net bbox length = 1.496e+06 (7.181e+05 7.775e+05) (ext = 3.386e+04)
[08/28 00:22:59   6333s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3717.0MB
[08/28 00:22:59   6333s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=3717.0MB) @(1:45:32 - 1:45:33).
[08/28 00:22:59   6333s] *** Finished refinePlace (1:45:33 mem=3717.0M) ***
[08/28 00:22:59   6333s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.19
[08/28 00:22:59   6333s] OPERPROF: Finished RefinePlace at level 1, CPU:1.452, REAL:0.719, MEM:3717.0M
[08/28 00:22:59   6334s] *** maximum move = 12.96 um ***
[08/28 00:22:59   6334s] *** Finished re-routing un-routed nets (3717.0M) ***
[08/28 00:22:59   6334s] OPERPROF: Starting DPlace-Init at level 1, MEM:3717.0M
[08/28 00:22:59   6334s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3717.0M
[08/28 00:22:59   6334s] OPERPROF:     Starting CMU at level 3, MEM:3717.0M
[08/28 00:22:59   6334s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:3717.0M
[08/28 00:22:59   6334s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.072, REAL:0.073, MEM:3717.0M
[08/28 00:23:00   6334s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.195, REAL:0.197, MEM:3717.0M
[08/28 00:23:00   6334s] 
[08/28 00:23:00   6334s] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=3717.0M) ***
[08/28 00:23:00   6334s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.11
[08/28 00:23:00   6335s] ** GigaOpt Optimizer WNS Slack -0.938 TNS Slack -1272.081 Density 58.85
[08/28 00:23:00   6335s] Optimizer WNS Pass 2
[08/28 00:23:00   6335s] OptDebug: Start of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -0.938 TNS -17.522; mem2reg* WNS 0.081 TNS 0.000; reg2mem* WNS 0.476 TNS 0.000; reg2reg* WNS -0.750 TNS -1254.559; HEPG WNS -0.750 TNS -1254.559; all paths WNS -0.938 TNS -1272.081
[08/28 00:23:00   6335s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:23:00   6335s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:23:00   6335s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:23:01   6335s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:01   6335s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:23:01   6335s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:01   6335s] |  -0.750|   -0.938|-1254.559|-1272.081|    58.85%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:01   6335s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:03   6350s] |  -0.732|   -0.938|-1214.923|-1232.445|    58.85%|   0:00:02.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:03   6350s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:04   6356s] |  -0.729|   -0.938|-1208.762|-1226.285|    58.86%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:04   6356s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:05   6357s] |  -0.717|   -0.938|-1176.761|-1194.283|    58.85%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:05   6357s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:06   6362s] |  -0.714|   -0.955|-1171.879|-1189.418|    58.86%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:06   6362s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:06   6364s] |  -0.713|   -0.955|-1168.653|-1186.193|    58.86%|   0:00:00.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:06   6364s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:12   6395s] |  -0.722|   -0.959|-1181.982|-1199.525|    58.88%|   0:00:06.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:12   6395s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:12   6395s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:12   6395s] 
[08/28 00:23:12   6395s] *** Finish Core Optimize Step (cpu=0:01:00 real=0:00:12.0 mem=3717.0M) ***
[08/28 00:23:12   6395s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:23:12   6395s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:12   6395s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:23:12   6395s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:12   6395s] |  -0.959|   -0.959| -17.543|-1199.525|    58.88%|   0:00:00.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:23:13   6400s] |  -0.950|   -0.950| -17.534|-1199.516|    58.88%|   0:00:01.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:23:13   6400s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:13   6400s] 
[08/28 00:23:13   6400s] *** Finish Core Optimize Step (cpu=0:00:05.5 real=0:00:01.0 mem=3717.0M) ***
[08/28 00:23:13   6401s] 
[08/28 00:23:13   6401s] *** Finished Optimize Step Cumulative (cpu=0:01:06 real=0:00:13.0 mem=3717.0M) ***
[08/28 00:23:13   6401s] OptDebug: End of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -0.950 TNS -17.534; mem2reg* WNS 0.081 TNS 0.000; reg2mem* WNS 0.495 TNS 0.000; reg2reg* WNS -0.722 TNS -1181.982; HEPG WNS -0.722 TNS -1181.982; all paths WNS -0.950 TNS -1199.516
[08/28 00:23:13   6401s] ** GigaOpt Optimizer WNS Slack -0.950 TNS Slack -1199.516 Density 58.88
[08/28 00:23:13   6401s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.12
[08/28 00:23:13   6401s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3717.0M
[08/28 00:23:13   6401s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3717.0M
[08/28 00:23:13   6401s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3717.0M
[08/28 00:23:13   6401s] OPERPROF:       Starting CMU at level 4, MEM:3717.0M
[08/28 00:23:13   6401s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3717.0M
[08/28 00:23:13   6401s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.092, REAL:0.093, MEM:3717.0M
[08/28 00:23:13   6401s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.176, REAL:0.178, MEM:3717.0M
[08/28 00:23:13   6401s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.176, REAL:0.178, MEM:3717.0M
[08/28 00:23:13   6401s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.20
[08/28 00:23:13   6401s] OPERPROF: Starting RefinePlace at level 1, MEM:3717.0M
[08/28 00:23:13   6401s] *** Starting refinePlace (1:46:41 mem=3717.0M) ***
[08/28 00:23:14   6401s] Total net bbox length = 1.499e+06 (7.197e+05 7.789e+05) (ext = 3.386e+04)
[08/28 00:23:14   6401s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:23:14   6401s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3717.0M
[08/28 00:23:14   6401s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3717.0M
[08/28 00:23:14   6401s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:23:14   6401s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3717.0M
[08/28 00:23:14   6401s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3717.0M
[08/28 00:23:14   6401s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.022, REAL:0.022, MEM:3717.0M
[08/28 00:23:14   6401s] default core: bins with density > 0.750 = 11.03 % ( 106 / 961 )
[08/28 00:23:14   6401s] Density distribution unevenness ratio = 11.707%
[08/28 00:23:14   6401s] RPlace IncrNP Skipped
[08/28 00:23:14   6401s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3717.0MB) @(1:46:42 - 1:46:42).
[08/28 00:23:14   6401s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.033, REAL:0.033, MEM:3717.0M
[08/28 00:23:14   6401s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:23:14   6401s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3717.0MB
[08/28 00:23:14   6401s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3717.0M
[08/28 00:23:14   6401s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3717.0M
[08/28 00:23:14   6401s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3717.0M
[08/28 00:23:14   6401s] Starting refinePlace ...
[08/28 00:23:14   6401s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:23:14   6401s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:23:14   6402s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=3717.0MB) @(1:46:42 - 1:46:43).
[08/28 00:23:14   6402s] Move report: preRPlace moves 595 insts, mean move: 1.34 um, max move: 5.76 um
[08/28 00:23:14   6402s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_4802_): (1330.08, 1296.78) --> (1324.32, 1296.78)
[08/28 00:23:14   6402s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[08/28 00:23:14   6402s] Move report: Detail placement moves 595 insts, mean move: 1.34 um, max move: 5.76 um
[08/28 00:23:14   6402s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_4802_): (1330.08, 1296.78) --> (1324.32, 1296.78)
[08/28 00:23:14   6402s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3717.0MB
[08/28 00:23:14   6402s] Statistics of distance of Instance movement in refine placement:
[08/28 00:23:14   6402s]   maximum (X+Y) =         5.76 um
[08/28 00:23:14   6402s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_4802_) with max move: (1330.08, 1296.78) -> (1324.32, 1296.78)
[08/28 00:23:14   6402s]   mean    (X+Y) =         1.34 um
[08/28 00:23:14   6402s] Summary Report:
[08/28 00:23:14   6402s] Instances move: 595 (out of 38313 movable)
[08/28 00:23:14   6402s] Instances flipped: 0
[08/28 00:23:14   6402s] Mean displacement: 1.34 um
[08/28 00:23:14   6402s] Max displacement: 5.76 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_4802_) (1330.08, 1296.78) -> (1324.32, 1296.78)
[08/28 00:23:14   6402s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_mux2_1
[08/28 00:23:14   6402s] Total instances moved : 595
[08/28 00:23:14   6402s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.221, REAL:0.513, MEM:3717.0M
[08/28 00:23:14   6402s] Total net bbox length = 1.499e+06 (7.201e+05 7.790e+05) (ext = 3.386e+04)
[08/28 00:23:14   6402s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3717.0MB
[08/28 00:23:14   6402s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=3717.0MB) @(1:46:41 - 1:46:43).
[08/28 00:23:14   6402s] *** Finished refinePlace (1:46:43 mem=3717.0M) ***
[08/28 00:23:14   6402s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.20
[08/28 00:23:14   6402s] OPERPROF: Finished RefinePlace at level 1, CPU:1.474, REAL:0.768, MEM:3717.0M
[08/28 00:23:15   6403s] *** maximum move = 5.76 um ***
[08/28 00:23:15   6403s] *** Finished re-routing un-routed nets (3717.0M) ***
[08/28 00:23:15   6403s] OPERPROF: Starting DPlace-Init at level 1, MEM:3717.0M
[08/28 00:23:15   6403s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3717.0M
[08/28 00:23:15   6403s] OPERPROF:     Starting CMU at level 3, MEM:3717.0M
[08/28 00:23:15   6403s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3717.0M
[08/28 00:23:15   6403s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.062, REAL:0.062, MEM:3717.0M
[08/28 00:23:15   6403s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.151, REAL:0.152, MEM:3717.0M
[08/28 00:23:15   6404s] 
[08/28 00:23:15   6404s] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=3717.0M) ***
[08/28 00:23:15   6404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.12
[08/28 00:23:16   6404s] ** GigaOpt Optimizer WNS Slack -0.950 TNS Slack -1199.516 Density 58.88
[08/28 00:23:16   6404s] Optimizer WNS Pass 3
[08/28 00:23:16   6404s] OptDebug: Start of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -0.950 TNS -17.534; mem2reg* WNS 0.081 TNS 0.000; reg2mem* WNS 0.495 TNS 0.000; reg2reg* WNS -0.722 TNS -1181.982; HEPG WNS -0.722 TNS -1181.982; all paths WNS -0.950 TNS -1199.516
[08/28 00:23:16   6404s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:23:16   6404s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:23:16   6404s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:23:16   6404s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:16   6404s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:23:16   6404s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:16   6405s] |  -0.722|   -0.950|-1181.982|-1199.516|    58.88%|   0:00:00.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:16   6405s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:18   6411s] |  -0.699|   -0.950|-1147.501|-1165.035|    58.89%|   0:00:02.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:18   6411s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:18   6414s] |  -0.704|   -0.950|-1132.142|-1149.677|    58.89%|   0:00:00.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:18   6414s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:19   6415s] |  -0.690|   -0.950|-1100.181|-1117.716|    58.89%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:19   6415s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:19   6418s] |  -0.675|   -0.950|-1067.849|-1085.383|    58.90%|   0:00:00.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:19   6418s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:23:21   6434s] |  -0.655|   -0.950|-1053.674|-1071.208|    58.91%|   0:00:02.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:21   6434s] |        |         |         |         |          |            |        |            |         | 81__reg/D                                          |
[08/28 00:23:22   6438s] |  -0.643|   -0.950|-1027.884|-1045.419|    58.91%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:22   6438s] |        |         |         |         |          |            |        |            |         | 81__reg/D                                          |
[08/28 00:23:23   6445s] |  -0.638|   -0.950|-1019.789|-1037.323|    58.91%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:23   6445s] |        |         |         |         |          |            |        |            |         | 90__reg/D                                          |
[08/28 00:23:24   6450s] |  -0.635|   -0.950|-1015.201|-1032.736|    58.92%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:23:24   6450s] |        |         |         |         |          |            |        |            |         | 90__reg/D                                          |
[08/28 00:23:24   6451s] |  -0.635|   -0.950|-1015.151|-1032.686|    58.92%|   0:00:00.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:23:24   6451s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
[08/28 00:23:25   6452s] |  -0.635|   -0.950|-1015.148|-1032.682|    58.92%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:23:25   6452s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
[08/28 00:23:28   6475s] |  -0.634|   -0.993| -995.026|-1012.604|    58.93%|   0:00:03.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:23:28   6475s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
[08/28 00:23:30   6486s] Starting generalSmallTnsOpt
[08/28 00:23:31   6486s] Ending generalSmallTnsOpt End
[08/28 00:23:31   6486s] Analyzing useful skew in preCTS mode ...
[08/28 00:23:31   6486s] skewClock is  advancing: -36.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_5__reg/CLK
[08/28 00:23:31   6486s] skewClock is  advancing: -13ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_13__reg/CLK
[08/28 00:23:31   6486s] skewClock is  advancing: -19.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:23:31   6486s] skewClock is  advancing: -32.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_30__reg/CLK
[08/28 00:23:31   6486s] skewClock is  advancing: -18.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_12__reg/CLK
[08/28 00:23:31   6486s] skewClock is  advancing: -12.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:23:31   6487s] skewClock is  advancing: -10.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_31__reg/CLK
[08/28 00:23:31   6487s] skewClock is  advancing: -13.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_3__reg/CLK
[08/28 00:23:31   6487s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_22__reg/CLK
[08/28 00:23:31   6487s] skewClock is  advancing: -10.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:23:31   6487s] Finish useful skew analysis
[08/28 00:23:31   6487s] |  -0.621|   -0.993| -968.076| -985.654|    58.97%|   0:00:03.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:23:31   6487s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
[08/28 00:23:32   6492s] |  -0.621|   -1.063| -963.634| -981.281|    58.99%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:23:32   6492s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
[08/28 00:23:33   6495s] |  -0.621|   -1.063| -961.887| -979.534|    59.01%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:23:33   6495s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
[08/28 00:23:33   6495s] Starting generalSmallTnsOpt
[08/28 00:23:33   6495s] Ending generalSmallTnsOpt End
[08/28 00:23:33   6495s] Analyzing useful skew in preCTS mode ...
[08/28 00:23:33   6495s] skewClock did not found any end points to delay or to advance
[08/28 00:23:33   6495s] skewClock did not found any end points to delay or to advance
[08/28 00:23:33   6495s] skewClock did not found any end points to delay or to advance
[08/28 00:23:33   6495s] skewClock did not found any end points to delay or to advance
[08/28 00:23:33   6495s] Finish useful skew analysis
[08/28 00:23:34   6497s] |  -0.621|   -1.063| -961.895| -979.543|    59.02%|   0:00:01.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:23:34   6497s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
[08/28 00:23:34   6497s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:34   6497s] 
[08/28 00:23:34   6497s] *** Finish Core Optimize Step (cpu=0:01:33 real=0:00:18.0 mem=3717.0M) ***
[08/28 00:23:34   6497s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:23:34   6497s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:34   6497s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:23:34   6497s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:34   6497s] |  -1.063|   -1.063| -17.647| -979.543|    59.02%|   0:00:00.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:23:34   6500s] |  -0.996|   -0.996| -17.580| -979.475|    59.02%|   0:00:00.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:23:35   6501s] |  -0.954|   -0.954| -17.538| -979.434|    59.02%|   0:00:01.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:23:35   6502s] |  -0.930|   -0.930| -17.515| -979.654|    59.02%|   0:00:00.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:23:35   6503s] |  -0.911|   -0.911| -17.495| -979.634|    59.02%|   0:00:00.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:23:36   6505s] |  -0.904|   -0.904| -17.488| -979.628|    59.02%|   0:00:01.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:23:36   6508s] Starting generalSmallTnsOpt
[08/28 00:23:36   6508s] Ending generalSmallTnsOpt End
[08/28 00:23:36   6508s] Analyzing useful skew in preCTS mode ...
[08/28 00:23:36   6508s] skewClock is  advancing: -14.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_5__reg/CLK
[08/28 00:23:36   6508s] skewClock is  advancing: -12.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_13__reg/CLK
[08/28 00:23:36   6508s] skewClock is  advancing: -18.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_29__reg/CLK
[08/28 00:23:36   6508s] skewClock is  advancing: -12.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:23:36   6508s] skewClock is  advancing: -12.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_12__reg/CLK
[08/28 00:23:37   6509s] Finish useful skew analysis
[08/28 00:23:37   6509s] |  -0.904|   -0.904| -17.488| -979.699|    59.02%|   0:00:01.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:23:37   6509s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:37   6509s] 
[08/28 00:23:37   6509s] *** Finish Core Optimize Step (cpu=0:00:11.3 real=0:00:03.0 mem=3717.0M) ***
[08/28 00:23:37   6509s] 
[08/28 00:23:37   6509s] *** Finished Optimize Step Cumulative (cpu=0:01:44 real=0:00:21.0 mem=3717.0M) ***
[08/28 00:23:37   6509s] OptDebug: End of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -0.904 TNS -17.488; mem2reg* WNS 0.058 TNS 0.000; reg2mem* WNS 0.503 TNS 0.000; reg2reg* WNS -0.621 TNS -962.210; HEPG WNS -0.621 TNS -962.210; all paths WNS -0.904 TNS -979.699
[08/28 00:23:37   6509s] ** GigaOpt Optimizer WNS Slack -0.904 TNS Slack -979.699 Density 59.02
[08/28 00:23:37   6509s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.13
[08/28 00:23:37   6509s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF:       Starting CMU at level 4, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.076, REAL:0.076, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.144, REAL:0.145, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.144, REAL:0.145, MEM:3717.0M
[08/28 00:23:37   6509s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.21
[08/28 00:23:37   6509s] OPERPROF: Starting RefinePlace at level 1, MEM:3717.0M
[08/28 00:23:37   6509s] *** Starting refinePlace (1:48:30 mem=3717.0M) ***
[08/28 00:23:37   6509s] Total net bbox length = 1.503e+06 (7.220e+05 7.814e+05) (ext = 3.386e+04)
[08/28 00:23:37   6509s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:23:37   6509s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3717.0M
[08/28 00:23:37   6509s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:23:37   6509s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.021, MEM:3717.0M
[08/28 00:23:37   6509s] default core: bins with density > 0.750 = 11.34 % ( 109 / 961 )
[08/28 00:23:37   6509s] Density distribution unevenness ratio = 11.638%
[08/28 00:23:37   6509s] RPlace IncrNP Skipped
[08/28 00:23:37   6509s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3717.0MB) @(1:48:30 - 1:48:30).
[08/28 00:23:37   6509s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.030, MEM:3717.0M
[08/28 00:23:37   6509s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:23:37   6509s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3717.0MB
[08/28 00:23:37   6509s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3717.0M
[08/28 00:23:37   6509s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3717.0M
[08/28 00:23:37   6509s] Starting refinePlace ...
[08/28 00:23:37   6509s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:23:37   6509s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:23:37   6510s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:00.0, mem=3717.0MB) @(1:48:30 - 1:48:31).
[08/28 00:23:37   6510s] Move report: preRPlace moves 1137 insts, mean move: 1.50 um, max move: 9.12 um
[08/28 00:23:37   6510s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7589_2060): (1165.92, 801.60) --> (1175.04, 801.60)
[08/28 00:23:37   6510s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[08/28 00:23:37   6510s] Move report: Detail placement moves 1137 insts, mean move: 1.50 um, max move: 9.12 um
[08/28 00:23:37   6510s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7589_2060): (1165.92, 801.60) --> (1175.04, 801.60)
[08/28 00:23:37   6510s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3717.0MB
[08/28 00:23:37   6510s] Statistics of distance of Instance movement in refine placement:
[08/28 00:23:37   6510s]   maximum (X+Y) =         9.12 um
[08/28 00:23:37   6510s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7589_2060) with max move: (1165.92, 801.6) -> (1175.04, 801.6)
[08/28 00:23:37   6510s]   mean    (X+Y) =         1.50 um
[08/28 00:23:37   6510s] Summary Report:
[08/28 00:23:37   6510s] Instances move: 1137 (out of 38461 movable)
[08/28 00:23:37   6510s] Instances flipped: 0
[08/28 00:23:37   6510s] Mean displacement: 1.50 um
[08/28 00:23:37   6510s] Max displacement: 9.12 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7589_2060) (1165.92, 801.6) -> (1175.04, 801.6)
[08/28 00:23:37   6510s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[08/28 00:23:37   6510s] Total instances moved : 1137
[08/28 00:23:37   6510s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.121, REAL:0.444, MEM:3717.0M
[08/28 00:23:38   6510s] Total net bbox length = 1.505e+06 (7.230e+05 7.817e+05) (ext = 3.386e+04)
[08/28 00:23:38   6510s] Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 3717.0MB
[08/28 00:23:38   6510s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:00.0, mem=3717.0MB) @(1:48:30 - 1:48:31).
[08/28 00:23:38   6510s] *** Finished refinePlace (1:48:31 mem=3717.0M) ***
[08/28 00:23:38   6510s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.21
[08/28 00:23:38   6510s] OPERPROF: Finished RefinePlace at level 1, CPU:1.313, REAL:0.638, MEM:3717.0M
[08/28 00:23:38   6511s] *** maximum move = 9.12 um ***
[08/28 00:23:38   6511s] *** Finished re-routing un-routed nets (3717.0M) ***
[08/28 00:23:38   6511s] OPERPROF: Starting DPlace-Init at level 1, MEM:3717.0M
[08/28 00:23:38   6511s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3717.0M
[08/28 00:23:38   6511s] OPERPROF:     Starting CMU at level 3, MEM:3717.0M
[08/28 00:23:38   6511s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3717.0M
[08/28 00:23:38   6511s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.052, REAL:0.053, MEM:3717.0M
[08/28 00:23:38   6511s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.129, REAL:0.130, MEM:3717.0M
[08/28 00:23:38   6511s] 
[08/28 00:23:38   6511s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:01.0 mem=3717.0M) ***
[08/28 00:23:38   6511s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.13
[08/28 00:23:39   6512s] ** GigaOpt Optimizer WNS Slack -0.904 TNS Slack -979.699 Density 59.02
[08/28 00:23:39   6512s] Optimizer WNS Pass 4
[08/28 00:23:39   6512s] OptDebug: Start of Optimizer WNS Pass 4: in2out in2reg reg2out default* WNS -0.904 TNS -17.488; mem2reg* WNS 0.058 TNS 0.000; reg2mem* WNS 0.503 TNS 0.000; reg2reg* WNS -0.621 TNS -962.210; HEPG WNS -0.621 TNS -962.210; all paths WNS -0.904 TNS -979.699
[08/28 00:23:39   6512s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:23:39   6512s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:23:39   6512s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:23:39   6512s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:39   6512s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:23:39   6512s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:39   6512s] |  -0.621|   -0.904|-962.210| -979.699|    59.02%|   0:00:00.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:23:39   6512s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
[08/28 00:23:42   6530s] |  -0.609|   -0.904|-938.285| -955.774|    59.02%|   0:00:03.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:23:42   6530s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
[08/28 00:23:46   6555s] Starting generalSmallTnsOpt
[08/28 00:23:46   6556s] Ending generalSmallTnsOpt End
[08/28 00:23:47   6556s] Analyzing useful skew in preCTS mode ...
[08/28 00:23:47   6556s] skewClock is  advancing: -11.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_17__reg/CLK
[08/28 00:23:47   6556s] skewClock is  advancing: -27.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_19__reg/CLK
[08/28 00:23:47   6556s] Finish useful skew analysis
[08/28 00:23:48   6559s] |  -0.610|   -0.923|-940.966| -958.474|    59.06%|   0:00:06.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:23:48   6559s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
[08/28 00:23:48   6559s] |  -0.611|   -0.923|-940.966| -958.473|    59.06%|   0:00:00.0| 3717.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:23:48   6559s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
[08/28 00:23:48   6559s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:48   6559s] 
[08/28 00:23:48   6559s] *** Finish Core Optimize Step (cpu=0:00:47.3 real=0:00:09.0 mem=3717.0M) ***
[08/28 00:23:48   6559s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:23:48   6560s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:48   6560s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:23:48   6560s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:48   6560s] |  -0.923|   -0.923| -17.507| -958.473|    59.06%|   0:00:00.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:23:49   6566s] Starting generalSmallTnsOpt
[08/28 00:23:49   6566s] Ending generalSmallTnsOpt End
[08/28 00:23:49   6566s] Analyzing useful skew in preCTS mode ...
[08/28 00:23:49   6566s] skewClock is  advancing: -21ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_30__reg/CLK
[08/28 00:23:49   6566s] skewClock is  advancing: -15.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:23:49   6567s] skewClock is  advancing: -17.7ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_28__reg/CLK
[08/28 00:23:49   6567s] skewClock is  advancing: -14.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:23:49   6567s] Finish useful skew analysis
[08/28 00:23:50   6567s] |  -0.895|   -0.895| -17.480| -920.357|    59.07%|   0:00:02.0| 3717.0M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:23:50   6567s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:23:50   6567s] 
[08/28 00:23:50   6567s] *** Finish Core Optimize Step (cpu=0:00:07.9 real=0:00:02.0 mem=3717.0M) ***
[08/28 00:23:50   6567s] 
[08/28 00:23:50   6567s] *** Finished Optimize Step Cumulative (cpu=0:00:55.3 real=0:00:11.0 mem=3717.0M) ***
[08/28 00:23:50   6567s] OptDebug: End of Optimizer WNS Pass 4: in2out in2reg reg2out default* WNS -0.895 TNS -17.480; mem2reg* WNS 0.058 TNS 0.000; reg2mem* WNS 0.522 TNS 0.000; reg2reg* WNS -0.595 TNS -902.878; HEPG WNS -0.595 TNS -902.878; all paths WNS -0.895 TNS -920.357
[08/28 00:23:50   6567s] ** GigaOpt Optimizer WNS Slack -0.895 TNS Slack -920.357 Density 59.07
[08/28 00:23:50   6567s] Placement Snapshot: Density distribution:
[08/28 00:23:50   6567s] [1.00 -  +++]: 5 (0.62%)
[08/28 00:23:50   6567s] [0.95 - 1.00]: 7 (0.87%)
[08/28 00:23:50   6567s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:23:50   6567s] [0.85 - 0.90]: 2 (0.25%)
[08/28 00:23:50   6567s] [0.80 - 0.85]: 5 (0.62%)
[08/28 00:23:50   6567s] [0.75 - 0.80]: 15 (1.87%)
[08/28 00:23:50   6567s] [0.70 - 0.75]: 21 (2.61%)
[08/28 00:23:50   6567s] [0.65 - 0.70]: 27 (3.36%)
[08/28 00:23:50   6567s] [0.60 - 0.65]: 48 (5.97%)
[08/28 00:23:50   6567s] [0.55 - 0.60]: 50 (6.22%)
[08/28 00:23:50   6567s] [0.50 - 0.55]: 60 (7.46%)
[08/28 00:23:50   6567s] [0.45 - 0.50]: 57 (7.09%)
[08/28 00:23:50   6567s] [0.40 - 0.45]: 91 (11.32%)
[08/28 00:23:50   6567s] [0.35 - 0.40]: 137 (17.04%)
[08/28 00:23:50   6567s] [0.30 - 0.35]: 152 (18.91%)
[08/28 00:23:50   6567s] [0.25 - 0.30]: 82 (10.20%)
[08/28 00:23:50   6567s] [0.20 - 0.25]: 28 (3.48%)
[08/28 00:23:50   6567s] [0.15 - 0.20]: 7 (0.87%)
[08/28 00:23:50   6567s] [0.10 - 0.15]: 7 (0.87%)
[08/28 00:23:50   6567s] [0.05 - 0.10]: 1 (0.12%)
[08/28 00:23:50   6567s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:23:50   6567s] Begin: Area Reclaim Optimization
[08/28 00:23:50   6567s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:49:27.9/0:55:02.2 (2.0), mem = 3717.0M
[08/28 00:23:50   6568s] Reclaim Optimization WNS Slack -0.895  TNS Slack -920.357 Density 59.07
[08/28 00:23:50   6568s] +----------+---------+--------+--------+------------+--------+
[08/28 00:23:50   6568s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/28 00:23:50   6568s] +----------+---------+--------+--------+------------+--------+
[08/28 00:23:50   6568s] |    59.07%|        -|  -0.895|-920.357|   0:00:00.0| 3717.0M|
[08/28 00:23:50   6568s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:23:53   6577s] |    58.96%|      143|  -0.895|-909.740|   0:00:03.0| 3717.0M|
[08/28 00:23:55   6585s] |    58.92%|      169|  -0.895|-934.086|   0:00:02.0| 3717.0M|
[08/28 00:23:55   6585s] |    58.92%|        0|  -0.895|-934.086|   0:00:00.0| 3717.0M|
[08/28 00:23:55   6585s] +----------+---------+--------+--------+------------+--------+
[08/28 00:23:55   6585s] Reclaim Optimization End WNS Slack -0.895  TNS Slack -934.086 Density 58.92
[08/28 00:23:55   6585s] 
[08/28 00:23:55   6585s] ** Summary: Restruct = 0 Buffer Deletion = 118 Declone = 28 Resize = 93 **
[08/28 00:23:55   6585s] --------------------------------------------------------------
[08/28 00:23:55   6585s] |                                   | Total     | Sequential |
[08/28 00:23:55   6585s] --------------------------------------------------------------
[08/28 00:23:55   6585s] | Num insts resized                 |      93  |       1    |
[08/28 00:23:55   6585s] | Num insts undone                  |      76  |       0    |
[08/28 00:23:55   6585s] | Num insts Downsized               |      93  |       1    |
[08/28 00:23:55   6585s] | Num insts Samesized               |       0  |       0    |
[08/28 00:23:55   6585s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:23:55   6585s] | Num multiple commits+uncommits    |       0  |       -    |
[08/28 00:23:55   6585s] --------------------------------------------------------------
[08/28 00:23:55   6585s] End: Core Area Reclaim Optimization (cpu = 0:00:17.6) (real = 0:00:05.0) **
[08/28 00:23:55   6585s] *** AreaOpt [finish] : cpu/real = 0:00:17.6/0:00:05.8 (3.0), totSession cpu/real = 1:49:45.5/0:55:08.0 (2.0), mem = 3717.0M
[08/28 00:23:55   6585s] 
[08/28 00:23:55   6585s] =============================================================================================
[08/28 00:23:55   6585s]  Step TAT Report for AreaOpt #8
[08/28 00:23:55   6585s] =============================================================================================
[08/28 00:23:55   6585s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:23:55   6585s] ---------------------------------------------------------------------------------------------
[08/28 00:23:55   6585s] [ SlackTraversorInit     ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:23:55   6585s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:23:55   6585s] [ OptSingleIteration     ]      3   0:00:00.2  (   4.3 % )     0:00:04.6 /  0:00:16.3    3.6
[08/28 00:23:55   6585s] [ OptGetWeight           ]    372   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[08/28 00:23:55   6585s] [ OptEval                ]    372   0:00:01.4  (  24.8 % )     0:00:01.4 /  0:00:08.2    5.7
[08/28 00:23:55   6585s] [ OptCommit              ]    372   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.2    1.1
[08/28 00:23:55   6585s] [ IncrTimingUpdate       ]    127   0:00:02.4  (  41.2 % )     0:00:02.4 /  0:00:06.9    2.9
[08/28 00:23:55   6585s] [ PostCommitDelayCalc    ]    396   0:00:00.4  (   6.1 % )     0:00:00.4 /  0:00:00.8    2.1
[08/28 00:23:55   6585s] [ MISC                   ]          0:00:00.9  (  15.9 % )     0:00:00.9 /  0:00:01.0    1.1
[08/28 00:23:55   6585s] ---------------------------------------------------------------------------------------------
[08/28 00:23:55   6585s]  AreaOpt #8 TOTAL                   0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:17.6    3.0
[08/28 00:23:55   6585s] ---------------------------------------------------------------------------------------------
[08/28 00:23:55   6585s] 
[08/28 00:23:55   6585s] End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:05, mem=3599.03M, totSessionCpu=1:49:45).
[08/28 00:23:55   6585s] Placement Snapshot: Density distribution:
[08/28 00:23:55   6585s] [1.00 -  +++]: 5 (0.62%)
[08/28 00:23:55   6585s] [0.95 - 1.00]: 7 (0.87%)
[08/28 00:23:55   6585s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:23:55   6585s] [0.85 - 0.90]: 3 (0.37%)
[08/28 00:23:55   6585s] [0.80 - 0.85]: 4 (0.50%)
[08/28 00:23:55   6585s] [0.75 - 0.80]: 15 (1.87%)
[08/28 00:23:55   6585s] [0.70 - 0.75]: 21 (2.61%)
[08/28 00:23:55   6585s] [0.65 - 0.70]: 30 (3.73%)
[08/28 00:23:55   6585s] [0.60 - 0.65]: 47 (5.85%)
[08/28 00:23:55   6585s] [0.55 - 0.60]: 51 (6.34%)
[08/28 00:23:55   6585s] [0.50 - 0.55]: 59 (7.34%)
[08/28 00:23:55   6585s] [0.45 - 0.50]: 55 (6.84%)
[08/28 00:23:55   6585s] [0.40 - 0.45]: 91 (11.32%)
[08/28 00:23:55   6585s] [0.35 - 0.40]: 139 (17.29%)
[08/28 00:23:55   6585s] [0.30 - 0.35]: 153 (19.03%)
[08/28 00:23:55   6585s] [0.25 - 0.30]: 83 (10.32%)
[08/28 00:23:55   6585s] [0.20 - 0.25]: 25 (3.11%)
[08/28 00:23:55   6585s] [0.15 - 0.20]: 6 (0.75%)
[08/28 00:23:55   6585s] [0.10 - 0.15]: 7 (0.87%)
[08/28 00:23:55   6585s] [0.05 - 0.10]: 1 (0.12%)
[08/28 00:23:55   6585s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:23:55   6585s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.14
[08/28 00:23:56   6585s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3599.0M
[08/28 00:23:56   6585s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3599.0M
[08/28 00:23:56   6585s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3599.0M
[08/28 00:23:56   6585s] OPERPROF:       Starting CMU at level 4, MEM:3599.0M
[08/28 00:23:56   6585s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3599.0M
[08/28 00:23:56   6585s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.081, REAL:0.081, MEM:3599.0M
[08/28 00:23:56   6585s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.155, REAL:0.157, MEM:3599.0M
[08/28 00:23:56   6585s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.156, REAL:0.157, MEM:3599.0M
[08/28 00:23:56   6585s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.22
[08/28 00:23:56   6585s] OPERPROF: Starting RefinePlace at level 1, MEM:3599.0M
[08/28 00:23:56   6585s] *** Starting refinePlace (1:49:46 mem=3599.0M) ***
[08/28 00:23:56   6585s] Total net bbox length = 1.506e+06 (7.237e+05 7.821e+05) (ext = 3.386e+04)
[08/28 00:23:56   6585s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:23:56   6585s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3599.0M
[08/28 00:23:56   6585s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3599.0M
[08/28 00:23:56   6585s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:23:56   6585s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3599.0M
[08/28 00:23:56   6585s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3599.0M
[08/28 00:23:56   6586s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.021, MEM:3599.0M
[08/28 00:23:56   6586s] default core: bins with density > 0.750 = 10.93 % ( 105 / 961 )
[08/28 00:23:56   6586s] Density distribution unevenness ratio = 11.699%
[08/28 00:23:56   6586s] RPlace IncrNP Skipped
[08/28 00:23:56   6586s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3599.0MB) @(1:49:46 - 1:49:46).
[08/28 00:23:56   6586s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.029, REAL:0.029, MEM:3599.0M
[08/28 00:23:56   6586s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:23:56   6586s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3599.0MB
[08/28 00:23:56   6586s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3599.0M
[08/28 00:23:56   6586s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3599.0M
[08/28 00:23:56   6586s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3599.0M
[08/28 00:23:56   6586s] Starting refinePlace ...
[08/28 00:23:56   6586s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:23:56   6586s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:23:56   6587s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:00.0, mem=3606.9MB) @(1:49:46 - 1:49:47).
[08/28 00:23:56   6587s] Move report: preRPlace moves 351 insts, mean move: 1.31 um, max move: 6.18 um
[08/28 00:23:56   6587s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7500_FE_OFN1531_2060_dup): (1187.04, 824.28) --> (1184.64, 820.50)
[08/28 00:23:56   6587s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_8
[08/28 00:23:56   6587s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:23:57   6587s] 
[08/28 00:23:57   6587s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:23:58   6589s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:23:58   6589s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=3606.9MB) @(1:49:47 - 1:49:49).
[08/28 00:23:58   6589s] Move report: Detail placement moves 351 insts, mean move: 1.31 um, max move: 6.18 um
[08/28 00:23:58   6589s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7500_FE_OFN1531_2060_dup): (1187.04, 824.28) --> (1184.64, 820.50)
[08/28 00:23:58   6589s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 3606.9MB
[08/28 00:23:58   6589s] Statistics of distance of Instance movement in refine placement:
[08/28 00:23:58   6589s]   maximum (X+Y) =         6.18 um
[08/28 00:23:58   6589s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7500_FE_OFN1531_2060_dup) with max move: (1187.04, 824.28) -> (1184.64, 820.5)
[08/28 00:23:58   6589s]   mean    (X+Y) =         1.31 um
[08/28 00:23:58   6589s] Total instances flipped for legalization: 299
[08/28 00:23:58   6589s] Summary Report:
[08/28 00:23:58   6589s] Instances move: 351 (out of 38362 movable)
[08/28 00:23:58   6589s] Instances flipped: 299
[08/28 00:23:58   6589s] Mean displacement: 1.31 um
[08/28 00:23:58   6589s] Max displacement: 6.18 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC7500_FE_OFN1531_2060_dup) (1187.04, 824.28) -> (1184.64, 820.5)
[08/28 00:23:58   6589s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_8
[08/28 00:23:58   6589s] Total instances moved : 351
[08/28 00:23:58   6589s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.087, REAL:1.752, MEM:3606.9M
[08/28 00:23:58   6589s] Total net bbox length = 1.506e+06 (7.239e+05 7.822e+05) (ext = 3.386e+04)
[08/28 00:23:58   6589s] Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 3606.9MB
[08/28 00:23:58   6589s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:02.0, mem=3606.9MB) @(1:49:46 - 1:49:49).
[08/28 00:23:58   6589s] *** Finished refinePlace (1:49:49 mem=3606.9M) ***
[08/28 00:23:58   6589s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.22
[08/28 00:23:58   6589s] OPERPROF: Finished RefinePlace at level 1, CPU:3.292, REAL:1.959, MEM:3606.9M
[08/28 00:23:58   6589s] *** maximum move = 6.18 um ***
[08/28 00:23:58   6589s] *** Finished re-routing un-routed nets (3606.9M) ***
[08/28 00:23:58   6589s] OPERPROF: Starting DPlace-Init at level 1, MEM:3606.9M
[08/28 00:23:58   6589s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3606.9M
[08/28 00:23:58   6589s] OPERPROF:     Starting CMU at level 3, MEM:3606.9M
[08/28 00:23:58   6589s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3606.9M
[08/28 00:23:58   6589s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.074, MEM:3606.9M
[08/28 00:23:58   6589s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.147, REAL:0.148, MEM:3606.9M
[08/28 00:23:59   6590s] 
[08/28 00:23:59   6590s] *** Finish Physical Update (cpu=0:00:04.8 real=0:00:04.0 mem=3606.9M) ***
[08/28 00:23:59   6590s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.14
[08/28 00:23:59   6590s] ** GigaOpt Optimizer WNS Slack -0.895 TNS Slack -934.086 Density 58.92
[08/28 00:23:59   6590s] 
[08/28 00:23:59   6590s] *** Finish pre-CTS Setup Fixing (cpu=0:10:02 real=0:02:28 mem=3606.9M) ***
[08/28 00:23:59   6590s] 
[08/28 00:23:59   6590s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3440238.4
[08/28 00:23:59   6590s] TotalInstCnt at PhyDesignMc Destruction: 38,363
[08/28 00:23:59   6590s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.11
[08/28 00:23:59   6590s] *** SetupOpt [finish] : cpu/real = 0:10:06.4/0:02:32.4 (4.0), totSession cpu/real = 1:49:51.0/0:55:11.8 (2.0), mem = 3397.5M
[08/28 00:23:59   6590s] 
[08/28 00:23:59   6590s] =============================================================================================
[08/28 00:23:59   6590s]  Step TAT Report for WnsOpt #2
[08/28 00:23:59   6590s] =============================================================================================
[08/28 00:23:59   6590s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:23:59   6590s] ---------------------------------------------------------------------------------------------
[08/28 00:23:59   6590s] [ SkewClock              ]      5   0:00:00.9  (   0.6 % )     0:00:00.9 /  0:00:01.8    2.0
[08/28 00:23:59   6590s] [ AreaOpt                ]      2   0:00:02.1  (   1.3 % )     0:00:14.0 /  0:00:39.6    2.8
[08/28 00:23:59   6590s] [ RefinePlace            ]      5   0:00:11.6  (   7.6 % )     0:00:11.6 /  0:00:17.0    1.5
[08/28 00:23:59   6590s] [ SlackTraversorInit     ]      8   0:00:02.6  (   1.7 % )     0:00:02.6 /  0:00:02.6    1.0
[08/28 00:23:59   6590s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 00:23:59   6590s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:23:59   6590s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.5    1.1
[08/28 00:23:59   6590s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[08/28 00:23:59   6590s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:23:59   6590s] [ TransformInit          ]      1   0:00:03.6  (   2.3 % )     0:00:03.6 /  0:00:03.5    1.0
[08/28 00:23:59   6590s] [ SmallTnsOpt            ]      5   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.9    1.9
[08/28 00:23:59   6590s] [ OptSingleIteration     ]    295   0:00:01.9  (   1.2 % )     0:02:03.5 /  0:09:28.2    4.6
[08/28 00:23:59   6590s] [ OptGetWeight           ]   1231   0:00:03.6  (   2.4 % )     0:00:03.6 /  0:00:03.5    1.0
[08/28 00:23:59   6590s] [ OptEval                ]   1231   0:01:02.5  (  41.0 % )     0:01:02.5 /  0:06:37.4    6.4
[08/28 00:23:59   6590s] [ OptCommit              ]   1231   0:00:03.3  (   2.2 % )     0:00:03.3 /  0:00:03.4    1.0
[08/28 00:23:59   6590s] [ IncrTimingUpdate       ]    635   0:00:35.1  (  23.0 % )     0:00:35.1 /  0:02:05.0    3.6
[08/28 00:23:59   6590s] [ PostCommitDelayCalc    ]   1285   0:00:03.6  (   2.4 % )     0:00:03.6 /  0:00:10.5    2.9
[08/28 00:23:59   6590s] [ SetupOptGetWorkingSet  ]    821   0:00:12.8  (   8.4 % )     0:00:12.8 /  0:00:24.1    1.9
[08/28 00:23:59   6590s] [ SetupOptGetActiveNode  ]    821   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.3
[08/28 00:23:59   6590s] [ SetupOptSlackGraph     ]    288   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:02.6    3.9
[08/28 00:23:59   6590s] [ MISC                   ]          0:00:07.1  (   4.6 % )     0:00:07.1 /  0:00:09.9    1.4
[08/28 00:23:59   6590s] ---------------------------------------------------------------------------------------------
[08/28 00:23:59   6590s]  WnsOpt #2 TOTAL                    0:02:32.4  ( 100.0 % )     0:02:32.4 /  0:10:06.4    4.0
[08/28 00:23:59   6590s] ---------------------------------------------------------------------------------------------
[08/28 00:23:59   6590s] 
[08/28 00:23:59   6590s] End: GigaOpt Optimization in WNS mode
[08/28 00:23:59   6591s] *** Timing NOT met, worst failing slack is -0.895
[08/28 00:23:59   6591s] *** Check timing (0:00:00.0)
[08/28 00:23:59   6591s] Deleting Lib Analyzer.
[08/28 00:23:59   6591s] Begin: GigaOpt Optimization in TNS mode
[08/28 00:23:59   6591s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:23:59   6591s] ### Creating PhyDesignMc. totSessionCpu=1:49:51 mem=3058.5M
[08/28 00:23:59   6591s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:23:59   6591s] OPERPROF: Starting DPlace-Init at level 1, MEM:3058.5M
[08/28 00:23:59   6591s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:23:59   6591s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3058.5M
[08/28 00:23:59   6591s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:23:59   6591s] OPERPROF:     Starting CMU at level 3, MEM:3058.5M
[08/28 00:23:59   6591s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3058.5M
[08/28 00:23:59   6591s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.052, MEM:3058.5M
[08/28 00:24:00   6591s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3058.5MB).
[08/28 00:24:00   6591s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.135, REAL:0.136, MEM:3058.5M
[08/28 00:24:00   6591s] TotalInstCnt at PhyDesignMc Initialization: 38,363
[08/28 00:24:00   6591s] ### Creating PhyDesignMc, finished. totSessionCpu=1:49:51 mem=3058.5M
[08/28 00:24:00   6591s] TotalInstCnt at PhyDesignMc Destruction: 38,363
[08/28 00:24:00   6591s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -pgMode all -nativePathGroupFlow -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[08/28 00:24:00   6591s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:24:00   6591s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:24:00   6591s] *info: 48 skip_routing nets excluded.
[08/28 00:24:00   6591s] Info: 48 io nets excluded
[08/28 00:24:00   6592s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:24:00   6592s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:49:52.0/0:55:12.8 (2.0), mem = 3058.5M
[08/28 00:24:00   6592s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.12
[08/28 00:24:00   6592s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:24:00   6592s] ### Creating PhyDesignMc. totSessionCpu=1:49:52 mem=3058.5M
[08/28 00:24:00   6592s] OPERPROF: Starting DPlace-Init at level 1, MEM:3058.5M
[08/28 00:24:00   6592s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:24:00   6592s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3058.5M
[08/28 00:24:00   6592s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:24:00   6592s] OPERPROF:     Starting CMU at level 3, MEM:3058.5M
[08/28 00:24:00   6592s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3058.5M
[08/28 00:24:00   6592s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.072, MEM:3058.5M
[08/28 00:24:00   6592s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3058.5MB).
[08/28 00:24:00   6592s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.152, REAL:0.153, MEM:3058.5M
[08/28 00:24:01   6592s] TotalInstCnt at PhyDesignMc Initialization: 38,363
[08/28 00:24:01   6592s] ### Creating PhyDesignMc, finished. totSessionCpu=1:49:52 mem=3058.5M
[08/28 00:24:01   6592s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:24:01   6592s] 
[08/28 00:24:01   6592s] Creating Lib Analyzer ...
[08/28 00:24:01   6592s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:24:01   6592s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:24:01   6592s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:24:01   6592s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:24:01   6592s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:24:01   6592s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:24:01   6592s] 
[08/28 00:24:01   6592s] {RT default_rc_corner 0 4 4 0}
[08/28 00:24:01   6592s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:49:53 mem=3062.5M
[08/28 00:24:01   6592s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:49:53 mem=3062.5M
[08/28 00:24:01   6592s] Creating Lib Analyzer, finished. 
[08/28 00:24:01   6592s] 
[08/28 00:24:01   6592s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/28 00:24:01   6592s] ### Creating LA Mngr. totSessionCpu=1:49:53 mem=3062.5M
[08/28 00:24:01   6592s] ### Creating LA Mngr, finished. totSessionCpu=1:49:53 mem=3062.5M
[08/28 00:24:03   6594s] *info: 4 don't touch nets excluded
[08/28 00:24:03   6594s] *info: 48 io nets excluded
[08/28 00:24:03   6594s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:24:03   6594s] *info: 8 clock nets excluded
[08/28 00:24:03   6594s] *info: 2 special nets excluded.
[08/28 00:24:03   6594s] *info: 48 skip_routing nets excluded.
[08/28 00:24:03   6595s] *info: 32 multi-driver nets excluded.
[08/28 00:24:03   6595s] *info: 1282 no-driver nets excluded.
[08/28 00:24:04   6595s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3440238.5
[08/28 00:24:04   6595s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/28 00:24:04   6595s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/28 00:24:04   6595s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/28 00:24:04   6595s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/28 00:24:04   6595s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/28 00:24:04   6595s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/28 00:24:04   6596s] ** GigaOpt Optimizer WNS Slack -0.895 TNS Slack -934.086 Density 58.92
[08/28 00:24:04   6596s] Optimizer TNS Opt
[08/28 00:24:04   6596s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.895 TNS -17.480; mem2reg* WNS 0.058 TNS 0.000; reg2mem* WNS 0.512 TNS 0.000; reg2reg* WNS -0.605 TNS -916.607; HEPG WNS -0.605 TNS -916.607; all paths WNS -0.895 TNS -934.086
[08/28 00:24:05   6596s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:24:05   6596s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:24:05   6596s] Active Path Group: reg2reg  
[08/28 00:24:05   6596s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:24:05   6596s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:24:05   6596s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:24:05   6596s] |  -0.605|   -0.895|-916.607| -934.086|    58.92%|   0:00:00.0| 3272.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:05   6596s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:24:07   6607s] |  -0.583|   -0.895|-862.892| -880.372|    58.91%|   0:00:02.0| 3643.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:07   6607s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:24:09   6618s] |  -0.583|   -0.895|-859.354| -876.834|    58.91%|   0:00:02.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:09   6618s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:24:09   6620s] |  -0.574|   -0.895|-838.214| -855.694|    58.91%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:09   6620s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:24:10   6626s] |  -0.570|   -0.895|-826.834| -844.314|    58.91%|   0:00:01.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:10   6626s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:24:10   6627s] |  -0.570|   -0.895|-826.804| -844.284|    58.91%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:10   6627s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:24:12   6635s] |  -0.570|   -0.895|-822.256| -839.735|    58.90%|   0:00:02.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:24:12   6635s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_6__reg/D            |
[08/28 00:24:12   6635s] |  -0.570|   -0.895|-822.234| -839.714|    58.90%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:24:12   6635s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_6__reg/D            |
[08/28 00:24:12   6637s] |  -0.570|   -0.895|-822.055| -839.534|    58.91%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:24:12   6637s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_6__reg/D            |
[08/28 00:24:12   6638s] |  -0.570|   -0.895|-821.966| -839.445|    58.91%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:24:12   6638s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_6__reg/D            |
[08/28 00:24:14   6650s] |  -0.570|   -0.895|-800.098| -817.577|    58.93%|   0:00:02.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:24:14   6650s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:24:14   6651s] |  -0.570|   -0.895|-800.090| -817.570|    58.93%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:24:14   6651s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:24:15   6651s] |  -0.570|   -0.895|-799.007| -816.487|    58.94%|   0:00:01.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:24:15   6651s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:24:15   6651s] |  -0.570|   -0.895|-798.964| -816.443|    58.94%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:24:15   6651s] |        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:24:15   6655s] |  -0.570|   -0.895|-771.879| -789.359|    58.94%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:15   6655s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_5__reg/D                        |
[08/28 00:24:15   6655s] |  -0.570|   -0.895|-771.866| -789.346|    58.94%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:15   6655s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_5__reg/D                        |
[08/28 00:24:16   6655s] |  -0.570|   -0.895|-771.669| -789.149|    58.94%|   0:00:01.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:16   6655s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_5__reg/D                        |
[08/28 00:24:16   6656s] |  -0.570|   -0.895|-771.657| -789.137|    58.95%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:16   6656s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_5__reg/D                        |
[08/28 00:24:17   6660s] |  -0.570|   -0.895|-731.816| -749.295|    58.96%|   0:00:01.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:17   6660s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_30__reg/D                       |
[08/28 00:24:17   6661s] |  -0.570|   -0.895|-731.463| -748.943|    58.96%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:17   6661s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_30__reg/D                       |
[08/28 00:24:17   6661s] |  -0.570|   -0.895|-731.434| -748.914|    58.96%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:24:17   6661s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_30__reg/D                       |
[08/28 00:24:18   6668s] |  -0.570|   -0.895|-696.154| -713.633|    58.98%|   0:00:01.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:24:18   6668s] |        |         |        |         |          |            |        |            |         | 100__reg/D                                         |
[08/28 00:24:18   6668s] |  -0.570|   -0.895|-695.091| -712.571|    58.98%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:24:18   6668s] |        |         |        |         |          |            |        |            |         | 100__reg/D                                         |
[08/28 00:24:19   6669s] |  -0.570|   -0.895|-688.112| -705.592|    58.99%|   0:00:01.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:24:19   6669s] |        |         |        |         |          |            |        |            |         | 100__reg/D                                         |
[08/28 00:24:19   6670s] |  -0.570|   -0.895|-687.917| -705.397|    59.00%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:24:19   6670s] |        |         |        |         |          |            |        |            |         | 100__reg/D                                         |
[08/28 00:24:21   6685s] |  -0.570|   -0.895|-671.232| -688.711|    59.00%|   0:00:02.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:21   6685s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_273__reg/D                               |
[08/28 00:24:22   6691s] |  -0.570|   -0.895|-646.435| -663.914|    59.00%|   0:00:01.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:24:22   6691s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1879__reg/D                          |
[08/28 00:24:22   6691s] |  -0.570|   -0.895|-645.476| -662.955|    59.00%|   0:00:00.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:24:22   6691s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1879__reg/D                          |
[08/28 00:24:23   6692s] |  -0.570|   -0.895|-640.875| -658.354|    59.01%|   0:00:01.0| 3700.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:24:23   6692s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1879__reg/D                          |
[08/28 00:24:24   6700s] |  -0.570|   -0.895|-605.883| -623.362|    59.03%|   0:00:01.0| 3661.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:24   6700s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_286__reg/D                               |
[08/28 00:24:25   6702s] |  -0.570|   -0.895|-600.011| -617.490|    59.04%|   0:00:01.0| 3661.7M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:24:25   6702s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1886__reg/D                          |
[08/28 00:24:26   6705s] |  -0.570|   -0.895|-593.701| -611.180|    59.07%|   0:00:01.0| 3680.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:24:26   6705s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1886__reg/D                          |
[08/28 00:24:26   6707s] |  -0.570|   -0.895|-589.008| -606.487|    59.07%|   0:00:00.0| 3680.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:24:26   6707s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1886__reg/D                          |
[08/28 00:24:27   6710s] |  -0.570|   -0.895|-586.024| -603.504|    59.08%|   0:00:01.0| 3718.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:24:27   6710s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1886__reg/D                          |
[08/28 00:24:27   6710s] |  -0.570|   -0.895|-585.998| -603.478|    59.08%|   0:00:00.0| 3718.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:24:27   6710s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1886__reg/D                          |
[08/28 00:24:28   6720s] |  -0.570|   -0.895|-558.976| -576.455|    59.09%|   0:00:01.0| 3738.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:28   6720s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_585__reg/D                               |
[08/28 00:24:29   6721s] |  -0.570|   -0.895|-556.300| -573.779|    59.09%|   0:00:01.0| 3738.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:29   6721s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_191__reg/D                               |
[08/28 00:24:31   6736s] |  -0.570|   -0.895|-548.202| -565.681|    59.11%|   0:00:02.0| 3784.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:31   6736s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_987__reg/D                               |
[08/28 00:24:31   6736s] |  -0.570|   -0.895|-548.037| -565.517|    59.11%|   0:00:00.0| 3784.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:31   6736s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_969__reg/D                               |
[08/28 00:24:32   6741s] |  -0.570|   -0.895|-546.116| -563.596|    59.14%|   0:00:01.0| 3784.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:32   6741s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_969__reg/D                               |
[08/28 00:24:32   6741s] |  -0.570|   -0.895|-545.560| -563.040|    59.14%|   0:00:00.0| 3784.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:32   6741s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_730__reg/D                               |
[08/28 00:24:32   6744s] |  -0.570|   -0.895|-544.344| -561.823|    59.15%|   0:00:00.0| 3784.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:32   6744s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_730__reg/D                               |
[08/28 00:24:32   6744s] |  -0.570|   -0.895|-544.315| -561.795|    59.15%|   0:00:00.0| 3784.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:32   6744s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_730__reg/D                               |
[08/28 00:24:33   6744s] |  -0.570|   -0.895|-544.235| -561.714|    59.16%|   0:00:01.0| 3784.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:33   6744s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_730__reg/D                               |
[08/28 00:24:34   6756s] |  -0.570|   -0.895|-541.300| -558.779|    59.19%|   0:00:01.0| 3784.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:24:34   6756s] |        |         |        |         |          |            |        |            |         | _q_40__reg/D                                       |
[08/28 00:24:36   6758s] |  -0.570|   -0.895|-541.167| -558.646|    59.19%|   0:00:02.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:24:36   6758s] |        |         |        |         |          |            |        |            |         | _q_27__reg/D                                       |
[08/28 00:24:37   6763s] |  -0.570|   -0.895|-540.587| -558.066|    59.21%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:24:37   6763s] |        |         |        |         |          |            |        |            |         | _q_27__reg/D                                       |
[08/28 00:24:38   6764s] |  -0.570|   -0.895|-540.495| -557.974|    59.21%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:24:38   6764s] |        |         |        |         |          |            |        |            |         | _q_18__reg/D                                       |
[08/28 00:24:39   6767s] |  -0.570|   -0.895|-539.884| -557.364|    59.21%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:39   6767s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_594__reg/D                               |
[08/28 00:24:39   6772s] |  -0.570|   -0.895|-539.289| -556.768|    59.23%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:24:39   6772s] |        |         |        |         |          |            |        |            |         | _q_21__reg/D                                       |
[08/28 00:24:40   6773s] |  -0.570|   -0.895|-539.230| -556.709|    59.23%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:24:40   6773s] |        |         |        |         |          |            |        |            |         | _q_21__reg/D                                       |
[08/28 00:24:41   6777s] |  -0.570|   -0.895|-538.858| -556.338|    59.23%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:24:41   6777s] |        |         |        |         |          |            |        |            |         | _q_21__reg/D                                       |
[08/28 00:24:44   6800s] |  -0.570|   -0.895|-518.143| -535.622|    59.27%|   0:00:03.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:44   6800s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_263__reg/D                               |
[08/28 00:24:44   6801s] |  -0.570|   -0.895|-518.059| -535.539|    59.27%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:44   6801s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_263__reg/D                               |
[08/28 00:24:46   6810s] |  -0.570|   -0.895|-517.969| -535.449|    59.28%|   0:00:02.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:46   6810s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_682__reg/D                               |
[08/28 00:24:46   6810s] |  -0.570|   -0.895|-517.509| -534.989|    59.28%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:46   6810s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_674__reg/D                               |
[08/28 00:24:46   6811s] |  -0.570|   -0.895|-517.265| -534.744|    59.29%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:46   6811s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_603__reg/D                               |
[08/28 00:24:47   6819s] |  -0.570|   -0.895|-513.773| -531.253|    59.31%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:47   6819s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_682__reg/D                               |
[08/28 00:24:47   6819s] |  -0.570|   -0.895|-513.344| -530.824|    59.31%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:47   6819s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_482__reg/D                               |
[08/28 00:24:48   6824s] |  -0.570|   -0.895|-510.477| -527.956|    59.30%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:48   6824s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_482__reg/D                               |
[08/28 00:24:49   6827s] |  -0.570|   -0.895|-510.413| -527.893|    59.32%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:49   6827s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_482__reg/D                               |
[08/28 00:24:49   6827s] |  -0.570|   -0.895|-510.297| -527.776|    59.32%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:49   6827s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_482__reg/D                               |
[08/28 00:24:51   6839s] |  -0.570|   -0.895|-489.907| -507.387|    59.34%|   0:00:02.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:24:51   6839s] |        |         |        |         |          |            |        |            |         | 54__reg/D                                          |
[08/28 00:24:51   6840s] |  -0.570|   -0.895|-489.888| -507.367|    59.34%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:24:51   6840s] |        |         |        |         |          |            |        |            |         | 33__reg/D                                          |
[08/28 00:24:52   6846s] |  -0.570|   -0.895|-486.568| -504.047|    59.36%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:24:52   6846s] |        |         |        |         |          |            |        |            |         | 33__reg/D                                          |
[08/28 00:24:52   6847s] |  -0.570|   -0.895|-486.409| -503.889|    59.36%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:52   6847s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_343__reg/D                               |
[08/28 00:24:52   6849s] |  -0.570|   -0.895|-486.019| -503.499|    59.37%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:52   6849s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_343__reg/D                               |
[08/28 00:24:53   6849s] |  -0.570|   -0.895|-485.999| -503.478|    59.37%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:53   6849s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_343__reg/D                               |
[08/28 00:24:55   6865s] |  -0.570|   -0.895|-466.751| -484.231|    59.40%|   0:00:02.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:24:55   6865s] |        |         |        |         |          |            |        |            |         | 51__reg/D                                          |
[08/28 00:24:55   6865s] |  -0.570|   -0.895|-466.587| -484.066|    59.40%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:24:55   6865s] |        |         |        |         |          |            |        |            |         | 51__reg/D                                          |
[08/28 00:24:56   6871s] |  -0.570|   -0.895|-462.296| -479.775|    59.41%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:56   6871s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_766__reg/D                               |
[08/28 00:24:56   6872s] |  -0.570|   -0.895|-462.086| -479.566|    59.41%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:24:56   6872s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_766__reg/D                               |
[08/28 00:24:58   6885s] |  -0.570|   -0.895|-452.469| -469.948|    59.44%|   0:00:02.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:24:58   6885s] |        |         |        |         |          |            |        |            |         | _q_4__reg/D                                        |
[08/28 00:24:59   6886s] |  -0.570|   -0.895|-452.355| -469.834|    59.44%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:24:59   6886s] |        |         |        |         |          |            |        |            |         | _q_4__reg/D                                        |
[08/28 00:25:00   6888s] |  -0.570|   -0.895|-450.054| -467.533|    59.45%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:25:00   6888s] |        |         |        |         |          |            |        |            |         | _q_36__reg/D                                       |
[08/28 00:25:00   6889s] |  -0.570|   -0.895|-450.036| -467.516|    59.45%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:25:00   6889s] |        |         |        |         |          |            |        |            |         | _q_36__reg/D                                       |
[08/28 00:25:01   6896s] |  -0.570|   -0.895|-445.061| -462.541|    59.46%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:01   6896s] |        |         |        |         |          |            |        |            |         | OMem_323__reg/D                                    |
[08/28 00:25:01   6898s] |  -0.570|   -0.895|-443.291| -460.770|    59.47%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:01   6898s] |        |         |        |         |          |            |        |            |         | OMem_323__reg/D                                    |
[08/28 00:25:02   6898s] |  -0.570|   -0.895|-443.245| -460.725|    59.47%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:02   6898s] |        |         |        |         |          |            |        |            |         | OMem_323__reg/D                                    |
[08/28 00:25:03   6908s] |  -0.570|   -0.895|-436.715| -454.195|    59.49%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:25:03   6908s] |        |         |        |         |          |            |        |            |         | _q_54__reg/D                                       |
[08/28 00:25:04   6910s] |  -0.570|   -0.895|-436.635| -454.115|    59.49%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:04   6910s] |        |         |        |         |          |            |        |            |         | OMem_460__reg/D                                    |
[08/28 00:25:04   6911s] |  -0.570|   -0.895|-435.462| -452.941|    59.50%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:04   6911s] |        |         |        |         |          |            |        |            |         | OMem_460__reg/D                                    |
[08/28 00:25:05   6920s] |  -0.570|   -0.895|-432.441| -449.920|    59.53%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:25:05   6920s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_372__reg/D                               |
[08/28 00:25:06   6922s] |  -0.570|   -0.895|-432.427| -449.907|    59.53%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:25:06   6922s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_354__reg/D                               |
[08/28 00:25:06   6922s] |  -0.570|   -0.895|-432.188| -449.668|    59.53%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_state |
[08/28 00:25:06   6922s] |        |         |        |         |          |            |        |            |         | _q_0__reg/D                                        |
[08/28 00:25:06   6923s] |  -0.570|   -0.895|-431.522| -449.001|    59.53%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_state |
[08/28 00:25:06   6923s] |        |         |        |         |          |            |        |            |         | _q_0__reg/D                                        |
[08/28 00:25:07   6923s] |  -0.570|   -0.895|-431.488| -448.967|    59.53%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_state |
[08/28 00:25:07   6923s] |        |         |        |         |          |            |        |            |         | _q_0__reg/D                                        |
[08/28 00:25:07   6927s] |  -0.570|   -0.895|-428.165| -445.645|    59.53%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:25:07   6927s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_237__reg/D                               |
[08/28 00:25:08   6927s] |  -0.570|   -0.895|-428.086| -445.565|    59.53%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:25:08   6927s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_244__reg/D                               |
[08/28 00:25:08   6928s] |  -0.570|   -0.895|-428.018| -445.498|    59.53%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:25:08   6928s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_244__reg/D                               |
[08/28 00:25:08   6928s] |  -0.570|   -0.895|-427.928| -445.407|    59.53%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:25:08   6928s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_237__reg/D                               |
[08/28 00:25:08   6929s] |  -0.570|   -0.895|-426.162| -443.641|    59.53%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:25:08   6929s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_237__reg/D                               |
[08/28 00:25:08   6930s] |  -0.570|   -0.895|-426.139| -443.619|    59.53%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:25:08   6930s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_237__reg/D                               |
[08/28 00:25:09   6932s] |  -0.570|   -0.895|-425.693| -443.172|    59.53%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:25:09   6932s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_237__reg/D                               |
[08/28 00:25:10   6936s] |  -0.570|   -0.895|-425.580| -443.060|    59.54%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:10   6936s] |        |         |        |         |          |            |        |            |         | OMem_57__reg/D                                     |
[08/28 00:25:10   6937s] |  -0.570|   -0.895|-425.464| -442.943|    59.54%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:10   6937s] |        |         |        |         |          |            |        |            |         | OMem_57__reg/D                                     |
[08/28 00:25:11   6939s] |  -0.570|   -0.895|-424.535| -442.015|    59.55%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:11   6939s] |        |         |        |         |          |            |        |            |         | OMem_57__reg/D                                     |
[08/28 00:25:11   6939s] |  -0.570|   -0.895|-424.493| -441.973|    59.55%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:11   6939s] |        |         |        |         |          |            |        |            |         | OMem_57__reg/D                                     |
[08/28 00:25:11   6943s] |  -0.570|   -0.895|-424.205| -441.685|    59.56%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:11   6943s] |        |         |        |         |          |            |        |            |         | OMem_119__reg/D                                    |
[08/28 00:25:11   6943s] |  -0.570|   -0.895|-424.123| -441.603|    59.56%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:11   6943s] |        |         |        |         |          |            |        |            |         | OMem_119__reg/D                                    |
[08/28 00:25:12   6944s] |  -0.570|   -0.895|-424.032| -441.511|    59.56%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:12   6944s] |        |         |        |         |          |            |        |            |         | OMem_119__reg/D                                    |
[08/28 00:25:12   6945s] |  -0.570|   -0.895|-424.011| -441.491|    59.56%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:12   6945s] |        |         |        |         |          |            |        |            |         | OMem_119__reg/D                                    |
[08/28 00:25:13   6949s] |  -0.570|   -0.895|-422.982| -440.461|    59.57%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_73__re |
[08/28 00:25:13   6949s] |        |         |        |         |          |            |        |            |         | g/D                                                |
[08/28 00:25:13   6950s] |  -0.570|   -0.895|-422.329| -439.809|    59.58%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:13   6950s] |        |         |        |         |          |            |        |            |         | OMem_95__reg/D                                     |
[08/28 00:25:14   6954s] |  -0.570|   -0.895|-422.299| -439.779|    59.58%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:14   6954s] |        |         |        |         |          |            |        |            |         | OMem_95__reg/D                                     |
[08/28 00:25:14   6954s] |  -0.570|   -0.895|-422.273| -439.752|    59.58%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:14   6954s] |        |         |        |         |          |            |        |            |         | OMem_95__reg/D                                     |
[08/28 00:25:14   6957s] |  -0.570|   -0.895|-421.941| -439.421|    59.59%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_new_reg_30__re |
[08/28 00:25:14   6957s] |        |         |        |         |          |            |        |            |         | g/D                                                |
[08/28 00:25:14   6958s] |  -0.570|   -0.895|-421.941| -439.420|    59.59%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:14   6958s] |        |         |        |         |          |            |        |            |         | OMem_7__reg/D                                      |
[08/28 00:25:15   6959s] |  -0.570|   -0.895|-421.931| -439.411|    59.59%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:15   6959s] |        |         |        |         |          |            |        |            |         | OMem_7__reg/D                                      |
[08/28 00:25:15   6959s] |  -0.570|   -0.895|-421.926| -439.405|    59.59%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:25:15   6959s] |        |         |        |         |          |            |        |            |         | OMem_7__reg/D                                      |
[08/28 00:25:16   6963s] |  -0.570|   -0.895|-421.834| -439.314|    59.60%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_95__reg |
[08/28 00:25:16   6963s] |        |         |        |         |          |            |        |            |         | /D                                                 |
[08/28 00:25:16   6963s] |  -0.570|   -0.895|-421.572| -439.052|    59.61%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_207__re |
[08/28 00:25:16   6963s] |        |         |        |         |          |            |        |            |         | g/D                                                |
[08/28 00:25:16   6963s] |  -0.570|   -0.895|-421.542| -439.022|    59.61%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_207__re |
[08/28 00:25:16   6963s] |        |         |        |         |          |            |        |            |         | g/D                                                |
[08/28 00:25:16   6964s] |  -0.570|   -0.895|-421.496| -438.975|    59.61%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_207__re |
[08/28 00:25:16   6964s] |        |         |        |         |          |            |        |            |         | g/D                                                |
[08/28 00:25:16   6964s] |  -0.570|   -0.895|-421.418| -438.897|    59.62%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_207__re |
[08/28 00:25:16   6964s] |        |         |        |         |          |            |        |            |         | g/D                                                |
[08/28 00:25:17   6967s] |  -0.570|   -0.895|-421.178| -438.657|    59.64%|   0:00:01.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_gpio/i_reg_file_reg2hw_95__reg |
[08/28 00:25:17   6967s] |        |         |        |         |          |            |        |            |         | /D                                                 |
[08/28 00:25:17   6967s] |  -0.570|   -0.895|-421.178| -438.657|    59.64%|   0:00:00.0| 3803.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:25:17   6967s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
[08/28 00:25:17   6967s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:25:17   6967s] 
[08/28 00:25:17   6967s] *** Finish Core Optimize Step (cpu=0:06:11 real=0:01:12 mem=3803.2M) ***
[08/28 00:25:18   6967s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:25:18   6967s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:25:18   6967s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:25:18   6967s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:25:18   6967s] |  -0.895|   -0.895| -17.480| -438.657|    59.64%|   0:00:00.0| 3803.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:25:18   6969s] |  -0.895|   -0.895| -17.015| -438.193|    59.64%|   0:00:00.0| 3803.2M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios_21__i_sync/reg_ |
[08/28 00:25:18   6969s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/28 00:25:18   6969s] |  -0.895|   -0.895| -16.897| -438.075|    59.64%|   0:00:00.0| 3803.2M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios_19__i_sync/reg_ |
[08/28 00:25:18   6969s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/28 00:25:18   6969s] |  -0.895|   -0.895| -16.866| -438.043|    59.64%|   0:00:00.0| 3803.2M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios_28__i_sync/reg_ |
[08/28 00:25:18   6969s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/28 00:25:18   6969s] |  -0.895|   -0.895| -16.833| -438.010|    59.64%|   0:00:00.0| 3803.2M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios_28__i_sync/reg_ |
[08/28 00:25:18   6969s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/28 00:25:18   6969s] |  -0.895|   -0.895| -16.819| -437.997|    59.64%|   0:00:00.0| 3803.2M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios_28__i_sync/reg_ |
[08/28 00:25:18   6969s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/28 00:25:19   6969s] |  -0.895|   -0.895| -16.819| -437.997|    59.65%|   0:00:01.0| 3803.2M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:25:19   6969s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:25:19   6969s] 
[08/28 00:25:19   6969s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:01.0 mem=3803.2M) ***
[08/28 00:25:19   6970s] 
[08/28 00:25:19   6970s] *** Finished Optimize Step Cumulative (cpu=0:06:14 real=0:01:14 mem=3803.2M) ***
[08/28 00:25:19   6970s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.895 TNS -16.819; mem2reg* WNS 0.057 TNS 0.000; reg2mem* WNS 0.537 TNS 0.000; reg2reg* WNS -0.570 TNS -421.178; HEPG WNS -0.570 TNS -421.178; all paths WNS -0.895 TNS -437.997
[08/28 00:25:19   6970s] ** GigaOpt Optimizer WNS Slack -0.895 TNS Slack -437.997 Density 59.65
[08/28 00:25:19   6970s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.15
[08/28 00:25:19   6970s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:       Starting CMU at level 4, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.074, REAL:0.075, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.144, REAL:0.145, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.144, REAL:0.145, MEM:3803.2M
[08/28 00:25:19   6970s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.23
[08/28 00:25:19   6970s] OPERPROF: Starting RefinePlace at level 1, MEM:3803.2M
[08/28 00:25:19   6970s] *** Starting refinePlace (1:56:10 mem=3803.2M) ***
[08/28 00:25:19   6970s] Total net bbox length = 1.533e+06 (7.391e+05 7.938e+05) (ext = 3.164e+04)
[08/28 00:25:19   6970s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:25:19   6970s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3803.2M
[08/28 00:25:19   6970s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:25:19   6970s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.021, MEM:3803.2M
[08/28 00:25:19   6970s] default core: bins with density > 0.750 = 14.05 % ( 135 / 961 )
[08/28 00:25:19   6970s] Density distribution unevenness ratio = 11.868%
[08/28 00:25:19   6970s] RPlace IncrNP: Rollback Lev = -3
[08/28 00:25:19   6970s] RPlace: Density =1.006329, incremental np is triggered.
[08/28 00:25:19   6970s] OPERPROF:     Starting spMPad at level 3, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:       Starting spContextMPad at level 4, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:3803.2M
[08/28 00:25:19   6970s] OPERPROF:     Finished spMPad at level 3, CPU:0.009, REAL:0.009, MEM:3803.2M
[08/28 00:25:19   6970s] nrCritNet: 1.98% ( 883 / 44622 ) cutoffSlk: -588.1ps stdDelay: 38.4ps
[08/28 00:25:19   6970s] incrNP running in 8 threads.
[08/28 00:25:19   6970s] OPERPROF:     Starting npMain at level 3, MEM:3803.2M
[08/28 00:25:19   6970s] incrNP th 1.000, 0.100
[08/28 00:25:19   6971s] limitMaxMove -1, priorityInstMaxMove 7
[08/28 00:25:19   6971s] SP #FI/SF FL/PI 1/39006 76/50
[08/28 00:25:19   6971s] OPERPROF:       Starting npPlace at level 4, MEM:3899.2M
[08/28 00:25:20   6971s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/28 00:25:20   6971s] No instances found in the vector
[08/28 00:25:20   6971s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3803.2M, DRC: 0)
[08/28 00:25:20   6971s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:25:20   6971s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/28 00:25:20   6971s] No instances found in the vector
[08/28 00:25:20   6971s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4027.2M, DRC: 0)
[08/28 00:25:20   6971s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:25:20   6971s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/28 00:25:20   6971s] No instances found in the vector
[08/28 00:25:20   6971s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4027.2M, DRC: 0)
[08/28 00:25:20   6971s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:25:20   6972s] OPERPROF:       Finished npPlace at level 4, CPU:1.656, REAL:0.904, MEM:3931.2M
[08/28 00:25:21   6973s] OPERPROF:     Finished npMain at level 3, CPU:2.273, REAL:1.231, MEM:3803.2M
[08/28 00:25:21   6973s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3803.2M
[08/28 00:25:21   6973s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.035, REAL:0.035, MEM:3803.2M
[08/28 00:25:21   6973s] default core: bins with density > 0.750 = 13.84 % ( 133 / 961 )
[08/28 00:25:21   6973s] Density distribution unevenness ratio = 11.869%
[08/28 00:25:21   6973s] RPlace postIncrNP: Density = 1.006329 -> 0.969231.
[08/28 00:25:21   6973s] RPlace postIncrNP Info: Density distribution changes:
[08/28 00:25:21   6973s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[08/28 00:25:21   6973s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[08/28 00:25:21   6973s] [1.00 - 1.05] :	 1 (0.10%) -> 0 (0.00%)
[08/28 00:25:21   6973s] [0.95 - 1.00] :	 2 (0.21%) -> 2 (0.21%)
[08/28 00:25:21   6973s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[08/28 00:25:21   6973s] [0.85 - 0.90] :	 8 (0.83%) -> 9 (0.94%)
[08/28 00:25:21   6973s] [0.80 - 0.85] :	 23 (2.39%) -> 24 (2.50%)
[08/28 00:25:21   6973s] [CPU] RefinePlace/IncrNP (cpu=0:00:02.6, real=0:00:02.0, mem=3803.2MB) @(1:56:11 - 1:56:13).
[08/28 00:25:21   6973s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:2.638, REAL:1.600, MEM:3803.2M
[08/28 00:25:21   6973s] Move report: incrNP moves 122 insts, mean move: 5.68 um, max move: 17.22 um
[08/28 00:25:21   6973s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_07628_): (695.04, 1466.88) --> (708.48, 1470.66)
[08/28 00:25:21   6973s] Move report: Timing Driven Placement moves 122 insts, mean move: 5.68 um, max move: 17.22 um
[08/28 00:25:21   6973s] 	Max move on inst (i_croc_soc/i_croc/i_uart/_07628_): (695.04, 1466.88) --> (708.48, 1470.66)
[08/28 00:25:21   6973s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 3803.2MB
[08/28 00:25:21   6973s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3803.2M
[08/28 00:25:21   6973s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3803.2M
[08/28 00:25:21   6973s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3803.2M
[08/28 00:25:21   6973s] Starting refinePlace ...
[08/28 00:25:21   6973s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:25:21   6973s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:25:21   6974s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=3803.2MB) @(1:56:13 - 1:56:14).
[08/28 00:25:21   6974s] Move report: preRPlace moves 4666 insts, mean move: 2.65 um, max move: 22.98 um
[08/28 00:25:21   6974s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC7837_3003): (1412.64, 983.04) --> (1393.44, 979.26)
[08/28 00:25:21   6974s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[08/28 00:25:21   6974s] wireLenOptFixPriorityInst 5270 inst fixed
[08/28 00:25:21   6974s] tweakage running in 8 threads.
[08/28 00:25:21   6974s] Placement tweakage begins.
[08/28 00:25:21   6974s] wire length = 1.812e+06
[08/28 00:25:23   6976s] wire length = 1.795e+06
[08/28 00:25:23   6976s] Placement tweakage ends.
[08/28 00:25:23   6976s] Move report: tweak moves 5359 insts, mean move: 4.14 um, max move: 27.84 um
[08/28 00:25:23   6976s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_preCTS_FE_OFC7761_gen_512x32xBx1_rdata64_25): (811.68, 642.84) --> (839.52, 642.84)
[08/28 00:25:23   6976s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.4, real=0:00:02.0, mem=3803.2MB) @(1:56:14 - 1:56:17).
[08/28 00:25:23   6976s] 
[08/28 00:25:23   6976s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:25:24   6978s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:25:24   6978s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3803.2MB) @(1:56:17 - 1:56:19).
[08/28 00:25:24   6978s] Move report: Detail placement moves 8213 insts, mean move: 3.71 um, max move: 27.84 um
[08/28 00:25:24   6978s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_preCTS_FE_OFC7761_gen_512x32xBx1_rdata64_25): (811.68, 642.84) --> (839.52, 642.84)
[08/28 00:25:24   6978s] 	Runtime: CPU: 0:00:05.5 REAL: 0:00:03.0 MEM: 3803.2MB
[08/28 00:25:24   6978s] Statistics of distance of Instance movement in refine placement:
[08/28 00:25:24   6978s]   maximum (X+Y) =        28.20 um
[08/28 00:25:24   6978s]   inst (i_croc_soc/i_croc/i_gpio/_1028_) with max move: (748.8, 1485.78) -> (769.44, 1478.22)
[08/28 00:25:24   6978s]   mean    (X+Y) =         3.74 um
[08/28 00:25:24   6978s] Total instances flipped for legalization: 1958
[08/28 00:25:24   6978s] Summary Report:
[08/28 00:25:24   6978s] Instances move: 8287 (out of 39132 movable)
[08/28 00:25:24   6978s] Instances flipped: 1958
[08/28 00:25:24   6978s] Mean displacement: 3.74 um
[08/28 00:25:24   6978s] Max displacement: 28.20 um (Instance: i_croc_soc/i_croc/i_gpio/_1028_) (748.8, 1485.78) -> (769.44, 1478.22)
[08/28 00:25:24   6978s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nor2_1
[08/28 00:25:24   6978s] Total instances moved : 8287
[08/28 00:25:24   6978s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.537, REAL:3.232, MEM:3803.2M
[08/28 00:25:24   6978s] Total net bbox length = 1.528e+06 (7.315e+05 7.964e+05) (ext = 3.165e+04)
[08/28 00:25:24   6978s] Runtime: CPU: 0:00:08.3 REAL: 0:00:05.0 MEM: 3803.2MB
[08/28 00:25:24   6978s] [CPU] RefinePlace/total (cpu=0:00:08.3, real=0:00:05.0, mem=3803.2MB) @(1:56:10 - 1:56:19).
[08/28 00:25:24   6978s] *** Finished refinePlace (1:56:19 mem=3803.2M) ***
[08/28 00:25:24   6978s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.23
[08/28 00:25:24   6978s] OPERPROF: Finished RefinePlace at level 1, CPU:8.358, REAL:5.015, MEM:3803.2M
[08/28 00:25:24   6979s] *** maximum move = 28.20 um ***
[08/28 00:25:24   6979s] *** Finished re-routing un-routed nets (3803.2M) ***
[08/28 00:25:24   6979s] OPERPROF: Starting DPlace-Init at level 1, MEM:3803.2M
[08/28 00:25:25   6979s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3803.2M
[08/28 00:25:25   6979s] OPERPROF:     Starting CMU at level 3, MEM:3803.2M
[08/28 00:25:25   6979s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3803.2M
[08/28 00:25:25   6979s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.065, MEM:3803.2M
[08/28 00:25:25   6979s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.135, REAL:0.136, MEM:3803.2M
[08/28 00:25:25   6979s] 
[08/28 00:25:25   6979s] *** Finish Physical Update (cpu=0:00:09.8 real=0:00:06.0 mem=3803.2M) ***
[08/28 00:25:25   6979s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.15
[08/28 00:25:25   6980s] ** GigaOpt Optimizer WNS Slack -0.895 TNS Slack -437.997 Density 59.65
[08/28 00:25:25   6980s] 
[08/28 00:25:25   6980s] *** Finish pre-CTS Setup Fixing (cpu=0:06:24 real=0:01:21 mem=3803.2M) ***
[08/28 00:25:25   6980s] 
[08/28 00:25:25   6980s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3440238.5
[08/28 00:25:25   6980s] TotalInstCnt at PhyDesignMc Destruction: 39,133
[08/28 00:25:25   6980s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.12
[08/28 00:25:25   6980s] *** SetupOpt [finish] : cpu/real = 0:06:28.5/0:01:25.2 (4.6), totSession cpu/real = 1:56:20.5/0:56:38.0 (2.1), mem = 3129.8M
[08/28 00:25:25   6980s] 
[08/28 00:25:25   6980s] =============================================================================================
[08/28 00:25:25   6980s]  Step TAT Report for TnsOpt #3
[08/28 00:25:25   6980s] =============================================================================================
[08/28 00:25:25   6980s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:25:25   6980s] ---------------------------------------------------------------------------------------------
[08/28 00:25:25   6980s] [ RefinePlace            ]      1   0:00:06.3  (   7.4 % )     0:00:06.3 /  0:00:09.8    1.6
[08/28 00:25:25   6980s] [ SlackTraversorInit     ]      2   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[08/28 00:25:25   6980s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:25:25   6980s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:25:25   6980s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.1
[08/28 00:25:25   6980s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:25:25   6980s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:25:25   6980s] [ TransformInit          ]      1   0:00:03.0  (   3.5 % )     0:00:03.0 /  0:00:03.0    1.0
[08/28 00:25:25   6980s] [ OptSingleIteration     ]    173   0:00:00.9  (   1.1 % )     0:01:11.3 /  0:06:07.4    5.2
[08/28 00:25:25   6980s] [ OptGetWeight           ]    173   0:00:01.2  (   1.4 % )     0:00:01.2 /  0:00:01.1    0.9
[08/28 00:25:25   6980s] [ OptEval                ]    173   0:00:51.8  (  60.8 % )     0:00:51.8 /  0:05:24.3    6.3
[08/28 00:25:25   6980s] [ OptCommit              ]    173   0:00:01.7  (   2.1 % )     0:00:01.7 /  0:00:01.7    1.0
[08/28 00:25:25   6980s] [ IncrTimingUpdate       ]    177   0:00:05.9  (   6.9 % )     0:00:05.9 /  0:00:17.2    2.9
[08/28 00:25:25   6980s] [ PostCommitDelayCalc    ]    174   0:00:02.5  (   3.0 % )     0:00:02.5 /  0:00:07.4    2.9
[08/28 00:25:25   6980s] [ SetupOptGetWorkingSet  ]    519   0:00:06.6  (   7.7 % )     0:00:06.6 /  0:00:12.2    1.9
[08/28 00:25:25   6980s] [ SetupOptGetActiveNode  ]    519   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:25:25   6980s] [ SetupOptSlackGraph     ]    173   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:02.5    4.0
[08/28 00:25:25   6980s] [ MISC                   ]          0:00:03.2  (   3.7 % )     0:00:03.2 /  0:00:06.8    2.1
[08/28 00:25:25   6980s] ---------------------------------------------------------------------------------------------
[08/28 00:25:25   6980s]  TnsOpt #3 TOTAL                    0:01:25.2  ( 100.0 % )     0:01:25.2 /  0:06:28.5    4.6
[08/28 00:25:25   6980s] ---------------------------------------------------------------------------------------------
[08/28 00:25:25   6980s] 
[08/28 00:25:25   6980s] End: GigaOpt Optimization in TNS mode
[08/28 00:25:26   6980s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/28 00:25:26   6980s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:25:26   6980s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:25:26   6980s] *info: 48 skip_routing nets excluded.
[08/28 00:25:26   6980s] Info: 48 io nets excluded
[08/28 00:25:26   6981s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:25:26   6981s] ### Creating LA Mngr. totSessionCpu=1:56:21 mem=3117.8M
[08/28 00:25:26   6981s] ### Creating LA Mngr, finished. totSessionCpu=1:56:21 mem=3117.8M
[08/28 00:25:26   6981s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:25:26   6981s] ### Creating PhyDesignMc. totSessionCpu=1:56:21 mem=3325.8M
[08/28 00:25:26   6981s] OPERPROF: Starting DPlace-Init at level 1, MEM:3325.8M
[08/28 00:25:26   6981s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:25:26   6981s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3325.8M
[08/28 00:25:26   6981s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:25:26   6981s] OPERPROF:     Starting CMU at level 3, MEM:3325.8M
[08/28 00:25:26   6981s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3325.8M
[08/28 00:25:26   6981s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.053, MEM:3325.8M
[08/28 00:25:26   6981s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3325.8MB).
[08/28 00:25:26   6981s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.152, REAL:0.153, MEM:3325.8M
[08/28 00:25:26   6981s] TotalInstCnt at PhyDesignMc Initialization: 39,133
[08/28 00:25:26   6981s] ### Creating PhyDesignMc, finished. totSessionCpu=1:56:21 mem=3325.8M
[08/28 00:25:26   6981s] Begin: Area Reclaim Optimization
[08/28 00:25:26   6981s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:56:21.5/0:56:38.9 (2.1), mem = 3325.8M
[08/28 00:25:26   6981s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.13
[08/28 00:25:27   6981s] 
[08/28 00:25:27   6981s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/28 00:25:27   6981s] ### Creating LA Mngr. totSessionCpu=1:56:22 mem=3325.8M
[08/28 00:25:27   6981s] ### Creating LA Mngr, finished. totSessionCpu=1:56:22 mem=3325.8M
[08/28 00:25:27   6982s] Reclaim Optimization WNS Slack -0.895  TNS Slack -437.997 Density 59.65
[08/28 00:25:27   6982s] +----------+---------+--------+--------+------------+--------+
[08/28 00:25:27   6982s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/28 00:25:27   6982s] +----------+---------+--------+--------+------------+--------+
[08/28 00:25:27   6982s] |    59.65%|        -|  -0.895|-437.997|   0:00:00.0| 3325.8M|
[08/28 00:25:27   6982s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:25:28   6982s] |    59.65%|        0|  -0.895|-437.997|   0:00:01.0| 3325.8M|
[08/28 00:25:30   6991s] |    59.57%|       89|  -0.895|-437.935|   0:00:02.0| 3631.0M|
[08/28 00:25:41   7027s] |    59.27%|     1053|  -0.882|-520.746|   0:00:11.0| 3631.0M|
[08/28 00:25:41   7028s] |    59.26%|       12|  -0.882|-520.742|   0:00:00.0| 3631.0M|
[08/28 00:25:41   7028s] |    59.26%|        0|  -0.882|-520.742|   0:00:00.0| 3631.0M|
[08/28 00:25:41   7028s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:25:42   7028s] |    59.26%|        0|  -0.882|-520.742|   0:00:01.0| 3631.0M|
[08/28 00:25:42   7029s] +----------+---------+--------+--------+------------+--------+
[08/28 00:25:42   7029s] Reclaim Optimization End WNS Slack -0.882  TNS Slack -520.742 Density 59.26
[08/28 00:25:42   7029s] 
[08/28 00:25:42   7029s] ** Summary: Restruct = 0 Buffer Deletion = 62 Declone = 36 Resize = 775 **
[08/28 00:25:42   7029s] --------------------------------------------------------------
[08/28 00:25:42   7029s] |                                   | Total     | Sequential |
[08/28 00:25:42   7029s] --------------------------------------------------------------
[08/28 00:25:42   7029s] | Num insts resized                 |     770  |      18    |
[08/28 00:25:42   7029s] | Num insts undone                  |     290  |       0    |
[08/28 00:25:42   7029s] | Num insts Downsized               |     770  |      18    |
[08/28 00:25:42   7029s] | Num insts Samesized               |       0  |       0    |
[08/28 00:25:42   7029s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:25:42   7029s] | Num multiple commits+uncommits    |       5  |       -    |
[08/28 00:25:42   7029s] --------------------------------------------------------------
[08/28 00:25:42   7029s] End: Core Area Reclaim Optimization (cpu = 0:00:47.6) (real = 0:00:16.0) **
[08/28 00:25:42   7029s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3631.0M
[08/28 00:25:42   7029s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3631.0M
[08/28 00:25:42   7029s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3631.0M
[08/28 00:25:42   7029s] OPERPROF:       Starting CMU at level 4, MEM:3631.0M
[08/28 00:25:42   7029s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3631.0M
[08/28 00:25:42   7029s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.071, REAL:0.071, MEM:3631.0M
[08/28 00:25:42   7029s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.137, REAL:0.138, MEM:3631.0M
[08/28 00:25:42   7029s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.138, REAL:0.139, MEM:3631.0M
[08/28 00:25:42   7029s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.24
[08/28 00:25:42   7029s] OPERPROF: Starting RefinePlace at level 1, MEM:3631.0M
[08/28 00:25:42   7029s] *** Starting refinePlace (1:57:09 mem=3631.0M) ***
[08/28 00:25:42   7029s] Total net bbox length = 1.527e+06 (7.312e+05 7.960e+05) (ext = 3.165e+04)
[08/28 00:25:42   7029s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:25:42   7029s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3631.0M
[08/28 00:25:42   7029s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3631.0M
[08/28 00:25:42   7029s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3631.0M
[08/28 00:25:42   7029s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.002, REAL:0.003, MEM:3631.0M
[08/28 00:25:42   7029s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3631.0M
[08/28 00:25:42   7029s] Starting refinePlace ...
[08/28 00:25:42   7029s] 
[08/28 00:25:42   7029s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:25:43   7031s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:25:43   7031s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3631.0MB) @(1:57:09 - 1:57:11).
[08/28 00:25:43   7031s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:25:43   7031s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3631.0MB
[08/28 00:25:43   7031s] Statistics of distance of Instance movement in refine placement:
[08/28 00:25:43   7031s]   maximum (X+Y) =         0.00 um
[08/28 00:25:43   7031s]   mean    (X+Y) =         0.00 um
[08/28 00:25:43   7031s] Summary Report:
[08/28 00:25:43   7031s] Instances move: 0 (out of 39034 movable)
[08/28 00:25:43   7031s] Instances flipped: 0
[08/28 00:25:43   7031s] Mean displacement: 0.00 um
[08/28 00:25:43   7031s] Max displacement: 0.00 um 
[08/28 00:25:43   7031s] Total instances moved : 0
[08/28 00:25:43   7031s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.888, REAL:1.209, MEM:3631.0M
[08/28 00:25:43   7031s] Total net bbox length = 1.527e+06 (7.312e+05 7.960e+05) (ext = 3.165e+04)
[08/28 00:25:43   7031s] Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3631.0MB
[08/28 00:25:43   7031s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:01.0, mem=3631.0MB) @(1:57:09 - 1:57:11).
[08/28 00:25:43   7031s] *** Finished refinePlace (1:57:11 mem=3631.0M) ***
[08/28 00:25:43   7031s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.24
[08/28 00:25:43   7031s] OPERPROF: Finished RefinePlace at level 1, CPU:2.042, REAL:1.363, MEM:3631.0M
[08/28 00:25:44   7032s] *** maximum move = 0.00 um ***
[08/28 00:25:44   7032s] *** Finished re-routing un-routed nets (3631.0M) ***
[08/28 00:25:44   7032s] OPERPROF: Starting DPlace-Init at level 1, MEM:3631.0M
[08/28 00:25:44   7032s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3631.0M
[08/28 00:25:44   7032s] OPERPROF:     Starting CMU at level 3, MEM:3631.0M
[08/28 00:25:44   7032s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3631.0M
[08/28 00:25:44   7032s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.075, REAL:0.076, MEM:3631.0M
[08/28 00:25:44   7032s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.166, REAL:0.167, MEM:3631.0M
[08/28 00:25:44   7032s] 
[08/28 00:25:44   7032s] *** Finish Physical Update (cpu=0:00:03.7 real=0:00:02.0 mem=3631.0M) ***
[08/28 00:25:44   7032s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.13
[08/28 00:25:44   7032s] *** AreaOpt [finish] : cpu/real = 0:00:51.3/0:00:18.1 (2.8), totSession cpu/real = 1:57:12.8/0:56:57.0 (2.1), mem = 3631.0M
[08/28 00:25:44   7032s] 
[08/28 00:25:44   7032s] =============================================================================================
[08/28 00:25:44   7032s]  Step TAT Report for AreaOpt #9
[08/28 00:25:44   7032s] =============================================================================================
[08/28 00:25:44   7032s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:25:44   7032s] ---------------------------------------------------------------------------------------------
[08/28 00:25:44   7032s] [ RefinePlace            ]      1   0:00:02.8  (  15.5 % )     0:00:02.8 /  0:00:03.7    1.3
[08/28 00:25:44   7032s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:25:44   7032s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   20.5
[08/28 00:25:44   7032s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.1
[08/28 00:25:44   7032s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:25:44   7032s] [ OptSingleIteration     ]      6   0:00:00.4  (   2.2 % )     0:00:13.2 /  0:00:45.5    3.5
[08/28 00:25:44   7032s] [ OptGetWeight           ]    468   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[08/28 00:25:44   7032s] [ OptEval                ]    468   0:00:01.8  (  10.2 % )     0:00:01.8 /  0:00:10.8    5.9
[08/28 00:25:44   7032s] [ OptCommit              ]    468   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.2
[08/28 00:25:44   7032s] [ IncrTimingUpdate       ]    219   0:00:09.5  (  52.4 % )     0:00:09.5 /  0:00:30.5    3.2
[08/28 00:25:44   7032s] [ PostCommitDelayCalc    ]    535   0:00:01.2  (   6.4 % )     0:00:01.2 /  0:00:03.3    2.9
[08/28 00:25:44   7032s] [ MISC                   ]          0:00:01.6  (   8.9 % )     0:00:01.6 /  0:00:01.6    1.0
[08/28 00:25:44   7032s] ---------------------------------------------------------------------------------------------
[08/28 00:25:44   7032s]  AreaOpt #9 TOTAL                   0:00:18.1  ( 100.0 % )     0:00:18.1 /  0:00:51.3    2.8
[08/28 00:25:44   7032s] ---------------------------------------------------------------------------------------------
[08/28 00:25:44   7032s] 
[08/28 00:25:44   7032s] TotalInstCnt at PhyDesignMc Destruction: 39,035
[08/28 00:25:44   7032s] End: Area Reclaim Optimization (cpu=0:00:51, real=0:00:18, mem=3119.07M, totSessionCpu=1:57:13).
[08/28 00:25:45   7033s] GigaOpt: WNS changes during reclaim: -0.215 -> -0.227 (bump 0.012, threshold 0.384) 1
[08/28 00:25:45   7033s] GigaOpt: TNS changes during reclaim: -437.997 -> -520.742 (bump -875.994, threshold 2.0) 1
[08/28 00:25:45   7033s] GigaOpt: TNS changes during reclaim: -437.997 -> -520.742 (bump 82.745, threshold 192.0) 1
[08/28 00:25:45   7033s] GigaOpt: TNS changes during reclaim: -421.178 -> -503.936 (bump -842.356, threshold 2.0) 1
[08/28 00:25:45   7033s] GigaOpt: TNS changes during reclaim: -437.997 -> -520.742 (bump 82.758, threshold 192.0) 1
[08/28 00:25:45   7033s] Begin: GigaOpt postEco DRV Optimization
[08/28 00:25:45   7033s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preCTS
[08/28 00:25:45   7033s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:25:45   7033s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:25:45   7033s] *info: 48 skip_routing nets excluded.
[08/28 00:25:45   7033s] Info: 48 io nets excluded
[08/28 00:25:46   7033s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:25:46   7033s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:57:14.0/0:56:58.1 (2.1), mem = 3119.1M
[08/28 00:25:46   7033s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.14
[08/28 00:25:46   7033s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:25:46   7033s] ### Creating PhyDesignMc. totSessionCpu=1:57:14 mem=3119.1M
[08/28 00:25:46   7033s] OPERPROF: Starting DPlace-Init at level 1, MEM:3119.1M
[08/28 00:25:46   7033s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:25:46   7034s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3119.1M
[08/28 00:25:46   7034s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:25:46   7034s] OPERPROF:     Starting CMU at level 3, MEM:3119.1M
[08/28 00:25:46   7034s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3119.1M
[08/28 00:25:46   7034s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:3119.1M
[08/28 00:25:46   7034s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3119.1MB).
[08/28 00:25:46   7034s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.116, REAL:0.117, MEM:3119.1M
[08/28 00:25:46   7034s] TotalInstCnt at PhyDesignMc Initialization: 39,035
[08/28 00:25:46   7034s] ### Creating PhyDesignMc, finished. totSessionCpu=1:57:14 mem=3119.1M
[08/28 00:25:46   7034s] 
[08/28 00:25:46   7034s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/28 00:25:46   7034s] ### Creating LA Mngr. totSessionCpu=1:57:15 mem=3119.1M
[08/28 00:25:46   7034s] ### Creating LA Mngr, finished. totSessionCpu=1:57:15 mem=3119.1M
[08/28 00:25:47   7036s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:25:47   7036s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/28 00:25:47   7036s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:25:47   7036s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/28 00:25:47   7036s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:25:47   7036s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:25:47   7037s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:25:47   7037s] Info: violation cost 12.761997 (cap = 0.000000, tran = 12.761997, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:25:47   7037s] |    62|   240|    -5.06|    39|    71|   -15.02|  1509|  1509|     0|     0|    -0.88|  -520.74|       0|       0|       0|  59.26|          |         |
[08/28 00:25:48   7038s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:25:48   7038s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:25:48   7038s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:25:48   7038s] |    47|   110|    -5.06|    39|    71|   -15.02|  1512|  1512|     0|     0|    -0.88|  -520.45|      11|       0|       7|  59.27| 0:00:01.0|  3679.6M|
[08/28 00:25:48   7038s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:25:48   7038s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:25:48   7038s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:25:48   7039s] |    47|   110|    -5.06|    39|    71|   -15.02|  1512|  1512|     0|     0|    -0.88|  -520.45|       0|       0|       0|  59.27| 0:00:00.0|  3679.6M|
[08/28 00:25:48   7039s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:25:48   7039s] 
[08/28 00:25:48   7039s] ###############################################################################
[08/28 00:25:48   7039s] #
[08/28 00:25:48   7039s] #  Large fanout net report:  
[08/28 00:25:48   7039s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/28 00:25:48   7039s] #     - current density: 59.27
[08/28 00:25:48   7039s] #
[08/28 00:25:48   7039s] #  List of high fanout nets:
[08/28 00:25:48   7039s] #
[08/28 00:25:48   7039s] ###############################################################################
[08/28 00:25:48   7039s] 
[08/28 00:25:48   7039s] 
[08/28 00:25:48   7039s] =======================================================================
[08/28 00:25:48   7039s]                 Reasons for remaining drv violations
[08/28 00:25:48   7039s] =======================================================================
[08/28 00:25:48   7039s] *info: Total 47 net(s) have violations which can't be fixed by DRV optimization.
[08/28 00:25:48   7039s] 
[08/28 00:25:48   7039s] MultiBuffering failure reasons
[08/28 00:25:48   7039s] ------------------------------------------------
[08/28 00:25:48   7039s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/28 00:25:48   7039s] *info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/28 00:25:48   7039s] 
[08/28 00:25:48   7039s] 
[08/28 00:25:48   7039s] *** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:01.0 mem=3679.6M) ***
[08/28 00:25:48   7039s] 
[08/28 00:25:48   7039s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3679.6M
[08/28 00:25:48   7039s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3679.6M
[08/28 00:25:48   7039s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3679.6M
[08/28 00:25:48   7039s] OPERPROF:       Starting CMU at level 4, MEM:3679.6M
[08/28 00:25:48   7039s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3679.6M
[08/28 00:25:48   7039s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.071, REAL:0.072, MEM:3679.6M
[08/28 00:25:48   7039s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.138, REAL:0.139, MEM:3679.6M
[08/28 00:25:48   7039s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.138, REAL:0.139, MEM:3679.6M
[08/28 00:25:48   7039s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.25
[08/28 00:25:48   7039s] OPERPROF: Starting RefinePlace at level 1, MEM:3679.6M
[08/28 00:25:48   7039s] *** Starting refinePlace (1:57:19 mem=3679.6M) ***
[08/28 00:25:48   7039s] Total net bbox length = 1.529e+06 (7.328e+05 7.961e+05) (ext = 3.165e+04)
[08/28 00:25:48   7039s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:25:48   7039s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3679.6M
[08/28 00:25:48   7039s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3679.6M
[08/28 00:25:48   7039s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3679.6M
[08/28 00:25:48   7039s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.004, REAL:0.004, MEM:3679.6M
[08/28 00:25:48   7039s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3679.6M
[08/28 00:25:48   7039s] Starting refinePlace ...
[08/28 00:25:48   7039s] 
[08/28 00:25:48   7039s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:25:49   7041s] Move report: legalization moves 11 insts, mean move: 2.42 um, max move: 5.22 um
[08/28 00:25:49   7041s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/gen_gpios_21__i_sync/ictc_preCTS_FE_OFC8211_reg_q_0): (1190.88, 1444.20) --> (1189.44, 1440.42)
[08/28 00:25:49   7041s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:01.0, mem=3679.6MB) @(1:57:19 - 1:57:21).
[08/28 00:25:49   7041s] Move report: Detail placement moves 11 insts, mean move: 2.42 um, max move: 5.22 um
[08/28 00:25:49   7041s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/gen_gpios_21__i_sync/ictc_preCTS_FE_OFC8211_reg_q_0): (1190.88, 1444.20) --> (1189.44, 1440.42)
[08/28 00:25:49   7041s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3679.6MB
[08/28 00:25:49   7041s] Statistics of distance of Instance movement in refine placement:
[08/28 00:25:49   7041s]   maximum (X+Y) =         5.22 um
[08/28 00:25:49   7041s]   inst (i_croc_soc/i_croc/i_gpio/gen_gpios_21__i_sync/ictc_preCTS_FE_OFC8211_reg_q_0) with max move: (1190.88, 1444.2) -> (1189.44, 1440.42)
[08/28 00:25:49   7041s]   mean    (X+Y) =         2.42 um
[08/28 00:25:49   7041s] Summary Report:
[08/28 00:25:49   7041s] Instances move: 11 (out of 39045 movable)
[08/28 00:25:49   7041s] Instances flipped: 0
[08/28 00:25:49   7041s] Mean displacement: 2.42 um
[08/28 00:25:49   7041s] Max displacement: 5.22 um (Instance: i_croc_soc/i_croc/i_gpio/gen_gpios_21__i_sync/ictc_preCTS_FE_OFC8211_reg_q_0) (1190.88, 1444.2) -> (1189.44, 1440.42)
[08/28 00:25:49   7041s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/28 00:25:49   7041s] Total instances moved : 11
[08/28 00:25:49   7041s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.967, REAL:1.271, MEM:3679.6M
[08/28 00:25:50   7041s] Total net bbox length = 1.529e+06 (7.328e+05 7.961e+05) (ext = 3.165e+04)
[08/28 00:25:50   7041s] Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 3679.6MB
[08/28 00:25:50   7041s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:01.0, mem=3679.6MB) @(1:57:19 - 1:57:21).
[08/28 00:25:50   7041s] *** Finished refinePlace (1:57:21 mem=3679.6M) ***
[08/28 00:25:50   7041s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.25
[08/28 00:25:50   7041s] OPERPROF: Finished RefinePlace at level 1, CPU:2.130, REAL:1.434, MEM:3679.6M
[08/28 00:25:50   7042s] *** maximum move = 5.22 um ***
[08/28 00:25:50   7042s] *** Finished re-routing un-routed nets (3679.6M) ***
[08/28 00:25:50   7042s] OPERPROF: Starting DPlace-Init at level 1, MEM:3679.6M
[08/28 00:25:50   7042s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3679.6M
[08/28 00:25:50   7042s] OPERPROF:     Starting CMU at level 3, MEM:3679.6M
[08/28 00:25:50   7042s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3679.6M
[08/28 00:25:50   7042s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.089, REAL:0.090, MEM:3679.6M
[08/28 00:25:50   7042s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.188, REAL:0.190, MEM:3679.6M
[08/28 00:25:51   7042s] 
[08/28 00:25:51   7042s] *** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=3679.6M) ***
[08/28 00:25:51   7042s] TotalInstCnt at PhyDesignMc Destruction: 39,046
[08/28 00:25:51   7042s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.14
[08/28 00:25:51   7042s] *** DrvOpt [finish] : cpu/real = 0:00:08.8/0:00:05.1 (1.7), totSession cpu/real = 1:57:22.8/0:57:03.2 (2.1), mem = 3471.6M
[08/28 00:25:51   7042s] 
[08/28 00:25:51   7042s] =============================================================================================
[08/28 00:25:51   7042s]  Step TAT Report for DrvOpt #5
[08/28 00:25:51   7042s] =============================================================================================
[08/28 00:25:51   7042s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:25:51   7042s] ---------------------------------------------------------------------------------------------
[08/28 00:25:51   7042s] [ RefinePlace            ]      1   0:00:02.7  (  51.1 % )     0:00:02.7 /  0:00:03.6    1.3
[08/28 00:25:51   7042s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:25:51   7042s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:25:51   7042s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   6.8 % )     0:00:00.4 /  0:00:00.4    1.1
[08/28 00:25:51   7042s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.2
[08/28 00:25:51   7042s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:25:51   7042s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:01.3    3.3
[08/28 00:25:51   7042s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:25:51   7042s] [ OptEval                ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.3    3.9
[08/28 00:25:51   7042s] [ OptCommit              ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[08/28 00:25:51   7042s] [ IncrTimingUpdate       ]      2   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.9    3.5
[08/28 00:25:51   7042s] [ PostCommitDelayCalc    ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    3.5
[08/28 00:25:51   7042s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.5    5.3
[08/28 00:25:51   7042s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.3    3.8
[08/28 00:25:51   7042s] [ MISC                   ]          0:00:01.2  (  23.2 % )     0:00:01.2 /  0:00:02.4    2.0
[08/28 00:25:51   7042s] ---------------------------------------------------------------------------------------------
[08/28 00:25:51   7042s]  DrvOpt #5 TOTAL                    0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:09.0    1.7
[08/28 00:25:51   7042s] ---------------------------------------------------------------------------------------------
[08/28 00:25:51   7042s] 
[08/28 00:25:51   7042s] End: GigaOpt postEco DRV Optimization
[08/28 00:25:51   7043s] 
[08/28 00:25:51   7043s] Active setup views:
[08/28 00:25:51   7043s]  func_view_wc
[08/28 00:25:51   7043s]   Dominating endpoints: 0
[08/28 00:25:51   7043s]   Dominating TNS: -0.000
[08/28 00:25:51   7043s] 
[08/28 00:25:51   7043s] Extraction called for design 'croc_chip' of instances=47216 and nets=45815 using extraction engine 'preRoute' .
[08/28 00:25:51   7043s] PreRoute RC Extraction called for design croc_chip.
[08/28 00:25:51   7043s] RC Extraction called in multi-corner(1) mode.
[08/28 00:25:51   7043s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/28 00:25:51   7043s] Type 'man IMPEXT-6197' for more detail.
[08/28 00:25:51   7043s] RCMode: PreRoute
[08/28 00:25:51   7043s]       RC Corner Indexes            0   
[08/28 00:25:51   7043s] Capacitance Scaling Factor   : 1.00000 
[08/28 00:25:51   7043s] Resistance Scaling Factor    : 1.00000 
[08/28 00:25:51   7043s] Clock Cap. Scaling Factor    : 1.00000 
[08/28 00:25:51   7043s] Clock Res. Scaling Factor    : 1.00000 
[08/28 00:25:51   7043s] Shrink Factor                : 1.00000
[08/28 00:25:51   7043s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/28 00:25:51   7043s] RC Grid backup saved.
[08/28 00:25:52   7043s] LayerId::1 widthSet size::1
[08/28 00:25:52   7043s] LayerId::2 widthSet size::1
[08/28 00:25:52   7043s] LayerId::3 widthSet size::1
[08/28 00:25:52   7043s] LayerId::4 widthSet size::1
[08/28 00:25:52   7043s] LayerId::5 widthSet size::1
[08/28 00:25:52   7043s] LayerId::6 widthSet size::1
[08/28 00:25:52   7043s] LayerId::7 widthSet size::1
[08/28 00:25:52   7043s] Skipped RC grid update for preRoute extraction.
[08/28 00:25:52   7043s] Initializing multi-corner resistance tables ...
[08/28 00:25:52   7043s] {RT default_rc_corner 0 4 4 0}
[08/28 00:25:52   7043s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.292393 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.828100 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/28 00:25:52   7044s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3447.023M)
[08/28 00:25:52   7044s] Skewing Data Summary (End_of_FINAL)
[08/28 00:25:53   7046s] --------------------------------------------------
[08/28 00:25:53   7046s]  Total skewed count:61   (Analysis view: func_view_wc)
[08/28 00:25:53   7046s]  Advancing count:61, Max:-300.0(ps) Min:-10.2(ps) Total:-13437.9(ps)
[08/28 00:25:53   7046s]  Delaying  count:0
[08/28 00:25:53   7046s] --------------------------------------------------
[08/28 00:25:53   7046s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3447.02 MB )
[08/28 00:25:53   7046s] (I)       Started Loading and Dumping File ( Curr Mem: 3447.02 MB )
[08/28 00:25:53   7046s] (I)       Reading DB...
[08/28 00:25:53   7046s] (I)       Read data from FE... (mem=3447.0M)
[08/28 00:25:53   7046s] (I)       Read nodes and places... (mem=3447.0M)
[08/28 00:25:53   7046s] (I)       Done Read nodes and places (cpu=0.080s, mem=3447.0M)
[08/28 00:25:53   7046s] (I)       Read nets... (mem=3447.0M)
[08/28 00:25:53   7046s] (I)       Done Read nets (cpu=0.212s, mem=3447.0M)
[08/28 00:25:53   7046s] (I)       Done Read data from FE (cpu=0.292s, mem=3447.0M)
[08/28 00:25:53   7046s] (I)       before initializing RouteDB syMemory usage = 3447.0 MB
[08/28 00:25:53   7046s] (I)       == Non-default Options ==
[08/28 00:25:53   7046s] (I)       Build term to term wires                           : false
[08/28 00:25:53   7046s] (I)       Maximum routing layer                              : 4
[08/28 00:25:53   7046s] (I)       Number threads                                     : 8
[08/28 00:25:53   7046s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:25:53   7046s] (I)       Use row-based GCell size
[08/28 00:25:53   7046s] (I)       GCell unit size  : 3780
[08/28 00:25:53   7046s] (I)       GCell multiplier : 1
[08/28 00:25:53   7046s] (I)       build grid graph
[08/28 00:25:53   7046s] (I)       build grid graph start
[08/28 00:25:53   7046s] [NR-eGR] Track table information for default rule: 
[08/28 00:25:53   7046s] [NR-eGR] Metal1 has no routable track
[08/28 00:25:53   7046s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:25:53   7046s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:25:53   7046s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:25:53   7046s] (I)       build grid graph end
[08/28 00:25:53   7046s] (I)       ===========================================================================
[08/28 00:25:53   7046s] (I)       == Report All Rule Vias ==
[08/28 00:25:53   7046s] (I)       ===========================================================================
[08/28 00:25:53   7046s] (I)        Via Rule : (Default)
[08/28 00:25:53   7046s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:25:53   7046s] (I)       ---------------------------------------------------------------------------
[08/28 00:25:53   7046s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:25:53   7046s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:25:53   7046s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:25:53   7046s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:25:53   7046s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:25:53   7046s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:25:53   7046s] (I)       ===========================================================================
[08/28 00:25:53   7046s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3447.02 MB )
[08/28 00:25:53   7046s] (I)       Num PG vias on layer 2 : 0
[08/28 00:25:53   7046s] (I)       Num PG vias on layer 3 : 0
[08/28 00:25:53   7046s] (I)       Num PG vias on layer 4 : 0
[08/28 00:25:53   7046s] [NR-eGR] Read 74957 PG shapes
[08/28 00:25:53   7046s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3447.02 MB )
[08/28 00:25:53   7046s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:25:53   7046s] [NR-eGR] #Instance Blockages : 7036
[08/28 00:25:53   7046s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:25:53   7046s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:25:53   7046s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:25:53   7046s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:25:53   7046s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:25:53   7046s] (I)       readDataFromPlaceDB
[08/28 00:25:53   7046s] (I)       Read net information..
[08/28 00:25:53   7046s] [NR-eGR] Read numTotalNets=39704  numIgnoredNets=48
[08/28 00:25:53   7046s] (I)       Read testcase time = 0.025 seconds
[08/28 00:25:53   7046s] 
[08/28 00:25:53   7046s] (I)       early_global_route_priority property id does not exist.
[08/28 00:25:53   7046s] (I)       Start initializing grid graph
[08/28 00:25:53   7046s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:25:53   7046s] (I)       End initializing grid graph
[08/28 00:25:53   7046s] (I)       Model blockages into capacity
[08/28 00:25:53   7046s] (I)       Read Num Blocks=103923  Num Prerouted Wires=0  Num CS=0
[08/28 00:25:53   7046s] (I)       Started Modeling ( Curr Mem: 3447.02 MB )
[08/28 00:25:53   7046s] (I)       Layer 1 (H) : #blockages 66268 : #preroutes 0
[08/28 00:25:53   7046s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:25:53   7046s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:25:53   7046s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3447.02 MB )
[08/28 00:25:53   7046s] (I)       -- layer congestion ratio --
[08/28 00:25:53   7046s] (I)       Layer 1 : 0.100000
[08/28 00:25:53   7046s] (I)       Layer 2 : 0.700000
[08/28 00:25:53   7046s] (I)       Layer 3 : 0.700000
[08/28 00:25:53   7046s] (I)       Layer 4 : 0.700000
[08/28 00:25:53   7046s] (I)       ----------------------------
[08/28 00:25:53   7046s] (I)       Number of ignored nets = 48
[08/28 00:25:53   7046s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:25:53   7046s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:25:53   7046s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:25:53   7046s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:25:53   7046s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:25:53   7046s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:25:53   7046s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:25:53   7046s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:25:53   7046s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:25:53   7046s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:25:53   7046s] (I)       Before initializing Early Global Route syMemory usage = 3447.0 MB
[08/28 00:25:53   7046s] (I)       Ndr track 0 does not exist
[08/28 00:25:53   7046s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:25:53   7046s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:25:53   7046s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:25:53   7046s] (I)       Site width          :   480  (dbu)
[08/28 00:25:53   7046s] (I)       Row height          :  3780  (dbu)
[08/28 00:25:53   7046s] (I)       GCell width         :  3780  (dbu)
[08/28 00:25:53   7046s] (I)       GCell height        :  3780  (dbu)
[08/28 00:25:53   7046s] (I)       Grid                :   487   487     4
[08/28 00:25:53   7046s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:25:53   7046s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:25:53   7046s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:25:53   7046s] (I)       Default wire width  :   160   200   200   200
[08/28 00:25:53   7046s] (I)       Default wire space  :   180   210   210   210
[08/28 00:25:53   7046s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:25:53   7046s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:25:53   7046s] (I)       First track coord   :     0   240   480   240
[08/28 00:25:53   7046s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:25:53   7046s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:25:53   7046s] (I)       Num of masks        :     1     1     1     1
[08/28 00:25:53   7046s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:25:53   7046s] (I)       --------------------------------------------------------
[08/28 00:25:53   7046s] 
[08/28 00:25:53   7046s] [NR-eGR] ============ Routing rule table ============
[08/28 00:25:53   7046s] [NR-eGR] Rule id: 0  Nets: 39656 
[08/28 00:25:53   7046s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:25:53   7046s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:25:53   7046s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:25:53   7046s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:25:53   7046s] [NR-eGR] ========================================
[08/28 00:25:53   7046s] [NR-eGR] 
[08/28 00:25:53   7046s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:25:53   7046s] (I)       blocked tracks on layer2 : = 875019 / 2133547 (41.01%)
[08/28 00:25:53   7046s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:25:53   7046s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:25:53   7046s] (I)       After initializing Early Global Route syMemory usage = 3447.0 MB
[08/28 00:25:53   7046s] (I)       Finished Loading and Dumping File ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 3447.02 MB )
[08/28 00:25:53   7046s] (I)       Reset routing kernel
[08/28 00:25:53   7046s] (I)       Started Global Routing ( Curr Mem: 3447.02 MB )
[08/28 00:25:53   7046s] (I)       ============= Initialization =============
[08/28 00:25:53   7046s] (I)       totalPins=135240  totalGlobalPin=130642 (96.60%)
[08/28 00:25:53   7046s] (I)       Started Net group 1 ( Curr Mem: 3447.02 MB )
[08/28 00:25:53   7046s] (I)       Started Build MST ( Curr Mem: 3447.02 MB )
[08/28 00:25:53   7046s] (I)       Generate topology with 8 threads
[08/28 00:25:54   7046s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.03 sec, Curr Mem: 3467.02 MB )
[08/28 00:25:54   7046s] (I)       total 2D Cap : 3730316 = (2633808 H, 1096508 V)
[08/28 00:25:54   7047s] [NR-eGR] Layer group 1: route 39656 net(s) in layer range [2, 4]
[08/28 00:25:54   7047s] (I)       
[08/28 00:25:54   7047s] (I)       ============  Phase 1a Route ============
[08/28 00:25:54   7047s] (I)       Started Phase 1a ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Started Pattern routing ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Finished Pattern routing ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 279
[08/28 00:25:54   7047s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Usage: 480757 = (241831 H, 238926 V) = (9.18% H, 21.79% V) = (9.141e+05um H, 9.031e+05um V)
[08/28 00:25:54   7047s] (I)       Finished Phase 1a ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       
[08/28 00:25:54   7047s] (I)       ============  Phase 1b Route ============
[08/28 00:25:54   7047s] (I)       Started Phase 1b ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Started Monotonic routing ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Usage: 481474 = (242301 H, 239173 V) = (9.20% H, 21.81% V) = (9.159e+05um H, 9.041e+05um V)
[08/28 00:25:54   7047s] (I)       Overflow of layer group 1: 0.87% H + 2.43% V. EstWL: 1.819972e+06um
[08/28 00:25:54   7047s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       
[08/28 00:25:54   7047s] (I)       ============  Phase 1c Route ============
[08/28 00:25:54   7047s] (I)       Started Phase 1c ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Started Two level routing ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Level2 Grid: 98 x 98
[08/28 00:25:54   7047s] (I)       Started Two Level Routing ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Finished Two level routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Usage: 483028 = (243632 H, 239396 V) = (9.25% H, 21.83% V) = (9.209e+05um H, 9.049e+05um V)
[08/28 00:25:54   7047s] (I)       Finished Phase 1c ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       
[08/28 00:25:54   7047s] (I)       ============  Phase 1d Route ============
[08/28 00:25:54   7047s] (I)       Started Phase 1d ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Started Detoured routing ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Finished Detoured routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Usage: 483058 = (243646 H, 239412 V) = (9.25% H, 21.83% V) = (9.210e+05um H, 9.050e+05um V)
[08/28 00:25:54   7047s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       
[08/28 00:25:54   7047s] (I)       ============  Phase 1e Route ============
[08/28 00:25:54   7047s] (I)       Started Phase 1e ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Started Route legalization ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Usage: 483070 = (243654 H, 239416 V) = (9.25% H, 21.83% V) = (9.210e+05um H, 9.050e+05um V)
[08/28 00:25:54   7047s] [NR-eGR] Early Global Route overflow of layer group 1: 0.59% H + 1.76% V. EstWL: 1.826005e+06um
[08/28 00:25:54   7047s] (I)       Finished Phase 1e ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Started Layer assignment ( Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Current Layer assignment [Initialization] ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 3455.02 MB )
[08/28 00:25:54   7047s] (I)       Running layer assignment with 8 threads
[08/28 00:25:54   7048s] (I)       Finished Layer assignment ( CPU: 0.86 sec, Real: 0.28 sec, Curr Mem: 3448.50 MB )
[08/28 00:25:54   7048s] (I)       Finished Net group 1 ( CPU: 1.62 sec, Real: 0.97 sec, Curr Mem: 3448.50 MB )
[08/28 00:25:54   7048s] (I)       
[08/28 00:25:54   7048s] (I)       ============  Phase 1l Route ============
[08/28 00:25:54   7048s] (I)       Started Phase 1l ( Curr Mem: 3448.50 MB )
[08/28 00:25:54   7048s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3448.50 MB )
[08/28 00:25:54   7048s] (I)       
[08/28 00:25:54   7048s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:25:54   7048s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:25:54   7048s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:25:54   7048s] [NR-eGR]       Layer              (1-9)           (10-18)           (19-27)           (28-37)    OverCon 
[08/28 00:25:54   7048s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:25:54   7048s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:25:54   7048s] [NR-eGR]  Metal2  (2)       324( 0.20%)        80( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.25%) 
[08/28 00:25:54   7048s] [NR-eGR]  Metal3  (3)      2116( 1.31%)        34( 0.02%)        34( 0.02%)        33( 0.02%)   ( 1.38%) 
[08/28 00:25:54   7048s] [NR-eGR]  Metal4  (4)       104( 0.06%)        57( 0.04%)        12( 0.01%)         0( 0.00%)   ( 0.11%) 
[08/28 00:25:54   7048s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:25:54   7048s] [NR-eGR] Total             2544( 0.53%)       171( 0.04%)        46( 0.01%)        33( 0.01%)   ( 0.58%) 
[08/28 00:25:54   7048s] [NR-eGR] 
[08/28 00:25:54   7048s] (I)       Finished Global Routing ( CPU: 1.65 sec, Real: 1.00 sec, Curr Mem: 3448.50 MB )
[08/28 00:25:54   7048s] (I)       total 2D Cap : 3750549 = (2652352 H, 1098197 V)
[08/28 00:25:55   7048s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.17% H + 1.38% V
[08/28 00:25:55   7048s] [NR-eGR] Overflow after Early Global Route 0.47% H + 1.81% V
[08/28 00:25:55   7048s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.22 sec, Real: 1.58 sec, Curr Mem: 3448.50 MB )
[08/28 00:25:55   7048s] OPERPROF: Starting HotSpotCal at level 1, MEM:3448.5M
[08/28 00:25:55   7048s] [hotspot] +------------+---------------+---------------+
[08/28 00:25:55   7048s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:25:55   7048s] [hotspot] +------------+---------------+---------------+
[08/28 00:25:55   7048s] [hotspot] | normalized |          9.97 |         19.67 |
[08/28 00:25:55   7048s] [hotspot] +------------+---------------+---------------+
[08/28 00:25:55   7048s] Local HotSpot Analysis: normalized max congestion hotspot area = 9.97, normalized total congestion hotspot area = 19.67 (area is in unit of 4 std-cell row bins)
[08/28 00:25:55   7048s] [hotspot] max/total 9.97/19.67, big hotspot (>10) total 6.56
[08/28 00:25:55   7048s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:25:55   7048s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:25:55   7048s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:25:55   7048s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:25:55   7048s] [hotspot] |  1  |  1421.52   544.56  1482.00   605.04 |        6.56   |
[08/28 00:25:55   7048s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:25:55   7048s] [hotspot] |  2  |   605.04   605.04   665.52   665.52 |        3.08   |
[08/28 00:25:55   7048s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:25:55   7048s] [hotspot] |  3  |   605.04   695.76   665.52   756.24 |        1.31   |
[08/28 00:25:55   7048s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:25:55   7048s] [hotspot] |  4  |   605.04   756.24   665.52   816.72 |        0.79   |
[08/28 00:25:55   7048s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:25:55   7048s] [hotspot] |  5  |   453.84   786.48   514.32   846.96 |        0.79   |
[08/28 00:25:55   7048s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:25:55   7048s] Top 5 hotspots total area: 12.52
[08/28 00:25:55   7048s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.021, MEM:3448.5M
[08/28 00:25:55   7048s] Starting delay calculation for Setup views
[08/28 00:25:55   7048s] #################################################################################
[08/28 00:25:55   7048s] # Design Stage: PreRoute
[08/28 00:25:55   7048s] # Design Name: croc_chip
[08/28 00:25:55   7048s] # Design Mode: 130nm
[08/28 00:25:55   7048s] # Analysis Mode: MMMC OCV 
[08/28 00:25:55   7048s] # Parasitics Mode: No SPEF/RCDB
[08/28 00:25:55   7048s] # Signoff Settings: SI Off 
[08/28 00:25:55   7048s] #################################################################################
[08/28 00:25:55   7049s] Topological Sorting (REAL = 0:00:00.0, MEM = 3446.5M, InitMEM = 3446.5M)
[08/28 00:25:55   7050s] Calculate early delays in OCV mode...
[08/28 00:25:55   7050s] Calculate late delays in OCV mode...
[08/28 00:25:55   7050s] Start delay calculation (fullDC) (8 T). (MEM=3446.5)
[08/28 00:25:55   7050s] End AAE Lib Interpolated Model. (MEM=3471.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 00:25:57   7058s] Total number of fetched objects 44565
[08/28 00:25:57   7059s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/28 00:25:57   7059s] End delay calculation. (MEM=3439.64 CPU=0:00:07.2 REAL=0:00:01.0)
[08/28 00:25:57   7059s] End delay calculation (fullDC). (MEM=3439.64 CPU=0:00:09.0 REAL=0:00:02.0)
[08/28 00:25:57   7059s] *** CDM Built up (cpu=0:00:10.5  real=0:00:02.0  mem= 3439.6M) ***
[08/28 00:25:57   7061s] *** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:02.0 totSessionCpu=1:57:41 mem=3439.6M)
[08/28 00:25:57   7061s] Reported timing to dir ./timingReports
[08/28 00:25:57   7061s] **optDesign ... cpu = 1:31:26, real = 0:21:53, mem = 2146.9M, totSessionCpu=1:57:41 **
[08/28 00:25:57   7061s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3084.6M
[08/28 00:25:57   7061s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.047, MEM:3084.6M
[08/28 00:26:00   7064s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.882  | -0.607  | -0.563  | -0.882  |   N/A   |  6.752  | -0.022  |  0.264  |
|           TNS (ns):|-516.559 |-499.753 | -15.124 | -1.682  |   N/A   |  0.000  | -0.029  |  0.000  |
|    Violating Paths:|  2103   |  2069   |   32    |    2    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.121   |    170 (170)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (89)      |
|   max_fanout   |   1511 (1511)    |    -62     |   1514 (1514)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.273%
Routing Overflow: 0.47% H and 1.81% V
------------------------------------------------------------
**optDesign ... cpu = 1:31:29, real = 0:21:56, mem = 2140.8M, totSessionCpu=1:57:45 **
[08/28 00:26:00   7064s] *** Finished optDesign ***
[08/28 00:26:00   7064s] 
[08/28 00:26:00   7064s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  1:31:49 real=  0:22:04)
[08/28 00:26:00   7064s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.3 real=0:00:03.1)
[08/28 00:26:00   7064s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:44 real=0:00:28.2)
[08/28 00:26:00   7064s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:16 real=0:00:26.7)
[08/28 00:26:00   7064s] 	OPT_RUNTIME:            rePlace (count =  3): (cpu=  0:36:50 real=  0:08:06)
[08/28 00:26:00   7064s] 	OPT_RUNTIME:                tns (count =  3): (cpu=  0:19:07 real=  0:04:40)
[08/28 00:26:00   7064s] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:29:19 real=  0:07:01)
[08/28 00:26:00   7064s] Info: pop threads available for lower-level modules during optimization.
[08/28 00:26:00   7064s] Deleting Lib Analyzer.
[08/28 00:26:00   7064s] clean pInstBBox. size 0
[08/28 00:26:00   7064s]  *** Writing scheduling file: 'scheduling_file.cts.3440238' ***
[08/28 00:26:00   7064s] All LLGs are deleted
[08/28 00:26:00   7064s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3114.8M
[08/28 00:26:00   7064s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:3114.8M
[08/28 00:26:00   7064s] Deleting Cell Server ...
[08/28 00:26:00   7064s] #optDebug: fT-D <X 1 0 0 0>
[08/28 00:26:00   7064s] VSMManager cleared!
[08/28 00:26:00   7064s] **place_opt_design ... cpu = 1:52:48, real = 0:27:54, mem = 3059.8M **
[08/28 00:26:00   7064s] *** Finished GigaPlace ***
[08/28 00:26:00   7064s] 
[08/28 00:26:00   7064s] *** Summary of all messages that are not suppressed in this session:
[08/28 00:26:00   7064s] Severity  ID               Count  Summary                                  
[08/28 00:26:00   7064s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[08/28 00:26:00   7064s] WARNING   IMPESI-3194        696  Unable to interpolate for instance '%s' ...
[08/28 00:26:00   7064s] WARNING   IMPESI-3199        696  Unable to find proper library binding be...
[08/28 00:26:00   7064s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[08/28 00:26:00   7064s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[08/28 00:26:00   7064s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[08/28 00:26:00   7064s] *** Message Summary: 1402 warning(s), 0 error(s)
[08/28 00:26:00   7064s] 
[08/28 00:26:00   7064s] 
[08/28 00:26:00   7064s] =============================================================================================
[08/28 00:26:00   7064s]  Final TAT Report for place_opt_design
[08/28 00:26:00   7064s] =============================================================================================
[08/28 00:26:00   7064s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:26:00   7064s] ---------------------------------------------------------------------------------------------
[08/28 00:26:00   7064s] [ WnsOpt                 ]      2   0:05:46.5  (  20.7 % )     0:07:01.0 /  0:29:18.5    4.2
[08/28 00:26:00   7064s] [ TnsOpt                 ]      3   0:04:12.8  (  15.1 % )     0:04:39.2 /  0:19:06.6    4.1
[08/28 00:26:00   7064s] [ GlobalOpt              ]      1   0:00:28.0  (   1.7 % )     0:00:28.0 /  0:01:43.7    3.7
[08/28 00:26:00   7064s] [ DrvOpt                 ]      5   0:00:28.8  (   1.7 % )     0:00:34.6 /  0:01:29.4    2.6
[08/28 00:26:00   7064s] [ SimplifyNetlist        ]      1   0:00:03.1  (   0.2 % )     0:00:03.1 /  0:00:05.3    1.7
[08/28 00:26:00   7064s] [ SkewClock              ]     18   0:00:03.3  (   0.2 % )     0:00:03.3 /  0:00:07.3    2.2
[08/28 00:26:00   7064s] [ AreaOpt                ]      9   0:01:26.9  (   5.2 % )     0:01:29.7 /  0:04:40.8    3.1
[08/28 00:26:00   7064s] [ ViewPruning            ]      9   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[08/28 00:26:00   7064s] [ IncrReplace            ]      3   0:08:05.7  (  29.0 % )     0:08:05.7 /  0:36:50.0    4.5
[08/28 00:26:00   7064s] [ RefinePlace            ]     18   0:00:42.1  (   2.5 % )     0:00:42.1 /  0:01:02.8    1.5
[08/28 00:26:00   7064s] [ TimingUpdate           ]      6   0:00:00.8  (   0.0 % )     0:00:08.0 /  0:00:36.3    4.5
[08/28 00:26:00   7064s] [ FullDelayCalc          ]      3   0:00:07.2  (   0.4 % )     0:00:07.2 /  0:00:32.2    4.5
[08/28 00:26:00   7064s] [ OptSummaryReport       ]      4   0:00:00.7  (   0.0 % )     0:00:10.9 /  0:00:35.8    3.3
[08/28 00:26:00   7064s] [ TimingReport           ]      4   0:00:00.7  (   0.0 % )     0:00:00.7 /  0:00:01.9    2.7
[08/28 00:26:00   7064s] [ DrvReport              ]      4   0:00:02.9  (   0.2 % )     0:00:02.9 /  0:00:04.8    1.6
[08/28 00:26:00   7064s] [ GenerateReports        ]      2   0:00:01.3  (   0.1 % )     0:00:01.3 /  0:00:04.3    3.4
[08/28 00:26:00   7064s] [ MISC                   ]          0:06:22.5  (  22.8 % )     0:06:22.5 /  0:22:10.9    3.5
[08/28 00:26:00   7064s] ---------------------------------------------------------------------------------------------
[08/28 00:26:00   7064s]  place_opt_design TOTAL             0:27:54.1  ( 100.0 % )     0:27:54.1 /  1:52:48.3    4.0
[08/28 00:26:00   7064s] ---------------------------------------------------------------------------------------------
[08/28 00:26:00   7064s] 
[08/28 00:26:00   7064s] OPERPROF: Starting checkPlace at level 1, MEM:3059.8M
[08/28 00:26:00   7064s] #spOpts: N=130 
[08/28 00:26:00   7064s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3059.8M
[08/28 00:26:00   7064s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3059.8M
[08/28 00:26:00   7064s] Core basic site is CoreSite
[08/28 00:26:00   7064s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:26:00   7065s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 00:26:00   7065s] SiteArray: use 3,092,480 bytes
[08/28 00:26:00   7065s] SiteArray: current memory after site array memory allocation 3061.3M
[08/28 00:26:00   7065s] SiteArray: FP blocked sites are writable
[08/28 00:26:00   7065s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:26:00   7065s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3061.3M
[08/28 00:26:00   7065s] Process 60361 wires and vias for routing blockage analysis
[08/28 00:26:00   7065s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.258, REAL:0.038, MEM:3061.3M
[08/28 00:26:00   7065s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.501, REAL:0.105, MEM:3061.3M
[08/28 00:26:00   7065s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.512, REAL:0.115, MEM:3061.3M
[08/28 00:26:00   7065s] Begin checking placement ... (start mem=3059.8M, init mem=3061.3M)
[08/28 00:26:00   7065s] 
[08/28 00:26:00   7065s] Running CheckPlace using 8 threads!...
[08/28 00:26:01   7066s] 
[08/28 00:26:01   7066s] ...checkPlace MT is done!
[08/28 00:26:01   7066s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3061.3M
[08/28 00:26:01   7066s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.024, REAL:0.024, MEM:3061.3M
[08/28 00:26:01   7066s] Pre-route DRC Violation:	187
[08/28 00:26:01   7066s] *info: Placed = 47152          (Fixed = 8107)
[08/28 00:26:01   7066s] *info: Unplaced = 0           
[08/28 00:26:01   7066s] Placement Density:59.27%(630489/1063707)
[08/28 00:26:01   7066s] Placement Density (including fixed std cells):59.92%(647759/1080976)
[08/28 00:26:01   7066s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3061.3M
[08/28 00:26:01   7066s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.018, REAL:0.018, MEM:3061.3M
[08/28 00:26:01   7066s] Finished checkPlace (total: cpu=0:00:01.7, real=0:00:01.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=3061.3M)
[08/28 00:26:01   7066s] OPERPROF: Finished checkPlace at level 1, CPU:1.729, REAL:0.545, MEM:3061.3M
[08/28 00:26:01   7066s] OPERPROF: Starting DPlace-Init at level 1, MEM:3061.3M
[08/28 00:26:01   7066s] #spOpts: N=130 
[08/28 00:26:01   7066s] All LLGs are deleted
[08/28 00:26:01   7066s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3061.3M
[08/28 00:26:01   7066s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3061.3M
[08/28 00:26:01   7066s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3061.3M
[08/28 00:26:01   7066s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3061.3M
[08/28 00:26:01   7066s] Core basic site is CoreSite
[08/28 00:26:01   7066s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:26:01   7066s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 00:26:01   7066s] SiteArray: use 3,092,480 bytes
[08/28 00:26:01   7066s] SiteArray: current memory after site array memory allocation 3061.3M
[08/28 00:26:01   7066s] SiteArray: FP blocked sites are writable
[08/28 00:26:01   7066s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:26:01   7066s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3061.3M
[08/28 00:26:01   7066s] Process 60361 wires and vias for routing blockage analysis
[08/28 00:26:01   7066s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.208, REAL:0.032, MEM:3061.3M
[08/28 00:26:01   7066s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.354, REAL:0.079, MEM:3061.3M
[08/28 00:26:01   7066s] OPERPROF:     Starting CMU at level 3, MEM:3061.3M
[08/28 00:26:01   7066s] OPERPROF:     Finished CMU at level 3, CPU:0.013, REAL:0.010, MEM:3061.3M
[08/28 00:26:01   7066s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.419, REAL:0.141, MEM:3061.3M
[08/28 00:26:01   7067s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=3061.3MB).
[08/28 00:26:01   7067s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.509, REAL:0.232, MEM:3061.3M
[08/28 00:26:01   7067s] Options: No distance constraint, Max Fan-out = 10.
[08/28 00:26:01   7067s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3061.3M
[08/28 00:26:01   7067s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.002, REAL:0.002, MEM:3061.3M
[08/28 00:26:01   7067s] INFO: Total Number of Tie Cells (sg13g2_tiehi) placed: 0  
[08/28 00:26:01   7067s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3061.3M
[08/28 00:26:01   7067s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.003, REAL:0.003, MEM:3061.3M
[08/28 00:26:01   7067s] INFO: Total Number of Tie Cells (sg13g2_tielo) placed: 0  
[08/28 00:26:01   7067s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3061.3M
[08/28 00:26:01   7067s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.018, REAL:0.018, MEM:3061.3M
[08/28 00:26:01   7067s] All LLGs are deleted
[08/28 00:26:01   7067s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3061.3M
[08/28 00:26:01   7067s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3061.3M
[08/28 00:26:01   7067s] #% Begin save design ... (date=08/28 00:26:01, mem=2079.7M)
[08/28 00:26:01   7067s] % Begin Save ccopt configuration ... (date=08/28 00:26:01, mem=2079.7M)
[08/28 00:26:01   7067s] % End Save ccopt configuration ... (date=08/28 00:26:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2079.7M, current mem=2079.7M)
[08/28 00:26:02   7067s] % Begin Save netlist data ... (date=08/28 00:26:01, mem=2079.7M)
[08/28 00:26:02   7067s] Writing Binary DB to SAVED/02_place_opt.invs.dat/vbin/croc_chip.v.bin in multi-threaded mode...
[08/28 00:26:02   7068s] % End Save netlist data ... (date=08/28 00:26:02, total cpu=0:00:00.2, real=0:00:00.0, peak res=2079.7M, current mem=2078.7M)
[08/28 00:26:02   7068s] Saving symbol-table file in separate thread ...
[08/28 00:26:02   7068s] Saving congestion map file in separate thread ...
[08/28 00:26:02   7068s] Saving congestion map file SAVED/02_place_opt.invs.dat/croc_chip.route.congmap.gz ...
[08/28 00:26:02   7068s] % Begin Save AAE data ... (date=08/28 00:26:02, mem=2079.5M)
[08/28 00:26:02   7068s] Saving AAE Data ...
[08/28 00:26:02   7068s] % End Save AAE data ... (date=08/28 00:26:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2079.5M, current mem=2079.5M)
[08/28 00:26:02   7068s] Saving scheduling_file.cts.3440238 in SAVED/02_place_opt.invs.dat/scheduling_file.cts
[08/28 00:26:02   7068s] Saving preference file SAVED/02_place_opt.invs.dat/gui.pref.tcl ...
[08/28 00:26:02   7068s] Saving mode setting ...
[08/28 00:26:02   7068s] Saving global file ...
[08/28 00:26:02   7068s] Saving Drc markers ...
[08/28 00:26:02   7068s] ... 1191 markers are saved ...
[08/28 00:26:02   7068s] ... 0 geometry drc markers are saved ...
[08/28 00:26:02   7068s] ... 0 antenna drc markers are saved ...
[08/28 00:26:02   7068s] Saving special route data file in separate thread ...
[08/28 00:26:02   7068s] Saving PG file in separate thread ...
[08/28 00:26:02   7068s] Saving placement file in separate thread ...
[08/28 00:26:02   7068s] Saving route file in separate thread ...
[08/28 00:26:02   7068s] Saving property file in separate thread ...
[08/28 00:26:02   7068s] Saving PG file SAVED/02_place_opt.invs.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Aug 28 00:26:02 2025)
[08/28 00:26:02   7068s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/28 00:26:02   7068s] Saving property file SAVED/02_place_opt.invs.dat/croc_chip.prop
[08/28 00:26:02   7068s] Save Adaptive View Pruning View Names to Binary file
[08/28 00:26:02   7068s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3148.9M) ***
[08/28 00:26:02   7068s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3148.9M) ***
[08/28 00:26:02   7068s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:26:02   7068s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3140.9M) ***
[08/28 00:26:02   7068s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:26:02   7068s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:26:03   7068s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3124.9M) ***
[08/28 00:26:03   7068s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[08/28 00:26:03   7068s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:26:03   7069s] Saving rc congestion map SAVED/02_place_opt.invs.dat/croc_chip.congmap.gz ...
[08/28 00:26:03   7069s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:26:03   7069s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:26:03   7069s] % Begin Save power constraints data ... (date=08/28 00:26:03, mem=2081.1M)
[08/28 00:26:03   7069s] % End Save power constraints data ... (date=08/28 00:26:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2081.1M, current mem=2081.1M)
[08/28 00:26:09   7073s] Generated self-contained design 02_place_opt.invs.dat
[08/28 00:26:09   7074s] #% End save design ... (date=08/28 00:26:09, total cpu=0:00:06.5, real=0:00:08.0, peak res=2081.9M, current mem=2081.9M)
[08/28 00:26:09   7074s] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 00:26:09   7074s] 
[08/28 00:26:09   7074s] #optDebug: fT-S <1 1 0 0 0>
[08/28 00:26:09   7074s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:26:09   7074s] All LLGs are deleted
[08/28 00:26:09   7074s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3062.9M
[08/28 00:26:09   7074s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3062.9M
[08/28 00:26:09   7074s] Start to check current routing status for nets...
[08/28 00:26:09   7074s] All nets are already routed correctly.
[08/28 00:26:09   7074s] End to check current routing status for nets (mem=3062.9M)
[08/28 00:26:09   7074s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3062.9M
[08/28 00:26:09   7074s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3062.9M
[08/28 00:26:09   7074s] Fast DP-INIT is on for default
[08/28 00:26:09   7074s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.142, REAL:0.047, MEM:3062.9M
[08/28 00:26:10   7074s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.183, REAL:0.089, MEM:3062.9M
[08/28 00:26:10   7074s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3062.9M
[08/28 00:26:10   7074s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3062.9M
[08/28 00:26:12   7083s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.882  | -0.607  | -0.563  | -0.882  |   N/A   |  6.752  | -0.022  |  0.264  |
|           TNS (ns):|-516.559 |-499.753 | -15.124 | -1.682  |   N/A   |  0.000  | -0.029  |  0.000  |
|    Violating Paths:|  2103   |  2069   |   32    |    2    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.121   |    170 (170)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (89)      |
|   max_fanout   |   1511 (1511)    |    -62     |   1514 (1514)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.273%
Routing Overflow: 0.47% H and 1.81% V
------------------------------------------------------------
Reported timing to dir ./rpt/02_place_opt/02_place_opt_setup
[08/28 00:26:12   7083s] Total CPU time: 9.71 sec
[08/28 00:26:12   7083s] Total Real time: 3.0 sec
[08/28 00:26:12   7083s] Total Memory Usage: 3058.066406 Mbytes
[08/28 00:26:12   7083s] 
[08/28 00:26:12   7083s] =============================================================================================
[08/28 00:26:12   7083s]  Final TAT Report for timeDesign
[08/28 00:26:12   7083s] =============================================================================================
[08/28 00:26:12   7083s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:26:12   7083s] ---------------------------------------------------------------------------------------------
[08/28 00:26:12   7083s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:26:12   7083s] [ TimingUpdate           ]      1   0:00:00.5  (  15.7 % )     0:00:00.5 /  0:00:02.2    4.3
[08/28 00:26:12   7083s] [ OptSummaryReport       ]      1   0:00:00.2  (   6.0 % )     0:00:02.9 /  0:00:09.4    3.2
[08/28 00:26:12   7083s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    2.5
[08/28 00:26:12   7083s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:01.1    2.6
[08/28 00:26:12   7083s] [ GenerateReports        ]      1   0:00:01.6  (  48.6 % )     0:00:01.6 /  0:00:05.2    3.3
[08/28 00:26:12   7083s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:26:12   7083s] [ GenerateDrvReportData  ]      1   0:00:00.4  (  12.9 % )     0:00:00.4 /  0:00:01.1    2.6
[08/28 00:26:12   7083s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.5    2.5
[08/28 00:26:12   7083s] [ MISC                   ]          0:00:00.3  (  10.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:26:12   7083s] ---------------------------------------------------------------------------------------------
[08/28 00:26:12   7083s]  timeDesign TOTAL                   0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:09.7    3.0
[08/28 00:26:12   7083s] ---------------------------------------------------------------------------------------------
[08/28 00:26:12   7083s] 
[08/28 00:26:12   7083s] Info: pop threads available for lower-level modules during optimization.
[08/28 00:30:35   7113s] -checkType setup                           # enums={setup hold}, default=setup, user setting
[08/28 00:30:41   7117s] Parsing file top.mtarpt...
[08/28 00:30:42   7119s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:30:42   7119s] Summary for sequential cells identification: 
[08/28 00:30:42   7119s]   Identified SBFF number: 3
[08/28 00:30:42   7119s]   Identified MBFF number: 0
[08/28 00:30:42   7119s]   Identified SB Latch number: 0
[08/28 00:30:42   7119s]   Identified MB Latch number: 0
[08/28 00:30:42   7119s]   Not identified SBFF number: 0
[08/28 00:30:42   7119s]   Not identified MBFF number: 0
[08/28 00:30:42   7119s]   Not identified SB Latch number: 0
[08/28 00:30:42   7119s]   Not identified MB Latch number: 0
[08/28 00:30:42   7119s]   Number of sequential cells which are not FFs: 7
[08/28 00:30:42   7119s]  Visiting view : func_view_wc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Visiting view : func_view_bc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Setting StdDelay to 37.70
[08/28 00:30:42   7119s] Creating Cell Server, finished. 
[08/28 00:30:42   7119s] 
[08/28 00:30:42   7119s] Deleting Cell Server ...
[08/28 00:30:42   7119s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:30:42   7119s] Summary for sequential cells identification: 
[08/28 00:30:42   7119s]   Identified SBFF number: 3
[08/28 00:30:42   7119s]   Identified MBFF number: 0
[08/28 00:30:42   7119s]   Identified SB Latch number: 0
[08/28 00:30:42   7119s]   Identified MB Latch number: 0
[08/28 00:30:42   7119s]   Not identified SBFF number: 0
[08/28 00:30:42   7119s]   Not identified MBFF number: 0
[08/28 00:30:42   7119s]   Not identified SB Latch number: 0
[08/28 00:30:42   7119s]   Not identified MB Latch number: 0
[08/28 00:30:42   7119s]   Number of sequential cells which are not FFs: 7
[08/28 00:30:42   7119s]  Visiting view : func_view_wc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Visiting view : func_view_bc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Setting StdDelay to 37.70
[08/28 00:30:42   7119s] Creating Cell Server, finished. 
[08/28 00:30:42   7119s] 
[08/28 00:30:42   7119s] Deleting Cell Server ...
[08/28 00:30:42   7119s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:30:42   7119s] Summary for sequential cells identification: 
[08/28 00:30:42   7119s]   Identified SBFF number: 3
[08/28 00:30:42   7119s]   Identified MBFF number: 0
[08/28 00:30:42   7119s]   Identified SB Latch number: 0
[08/28 00:30:42   7119s]   Identified MB Latch number: 0
[08/28 00:30:42   7119s]   Not identified SBFF number: 0
[08/28 00:30:42   7119s]   Not identified MBFF number: 0
[08/28 00:30:42   7119s]   Not identified SB Latch number: 0
[08/28 00:30:42   7119s]   Not identified MB Latch number: 0
[08/28 00:30:42   7119s]   Number of sequential cells which are not FFs: 7
[08/28 00:30:42   7119s]  Visiting view : func_view_wc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Visiting view : func_view_bc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Setting StdDelay to 37.70
[08/28 00:30:42   7119s] Creating Cell Server, finished. 
[08/28 00:30:42   7119s] 
[08/28 00:30:42   7119s] Deleting Cell Server ...
[08/28 00:30:42   7119s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:30:42   7119s] Summary for sequential cells identification: 
[08/28 00:30:42   7119s]   Identified SBFF number: 3
[08/28 00:30:42   7119s]   Identified MBFF number: 0
[08/28 00:30:42   7119s]   Identified SB Latch number: 0
[08/28 00:30:42   7119s]   Identified MB Latch number: 0
[08/28 00:30:42   7119s]   Not identified SBFF number: 0
[08/28 00:30:42   7119s]   Not identified MBFF number: 0
[08/28 00:30:42   7119s]   Not identified SB Latch number: 0
[08/28 00:30:42   7119s]   Not identified MB Latch number: 0
[08/28 00:30:42   7119s]   Number of sequential cells which are not FFs: 7
[08/28 00:30:42   7119s]  Visiting view : func_view_wc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Visiting view : func_view_bc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Setting StdDelay to 37.70
[08/28 00:30:42   7119s] Creating Cell Server, finished. 
[08/28 00:30:42   7119s] 
[08/28 00:30:42   7119s] Deleting Cell Server ...
[08/28 00:30:42   7119s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:30:42   7119s] Summary for sequential cells identification: 
[08/28 00:30:42   7119s]   Identified SBFF number: 3
[08/28 00:30:42   7119s]   Identified MBFF number: 0
[08/28 00:30:42   7119s]   Identified SB Latch number: 0
[08/28 00:30:42   7119s]   Identified MB Latch number: 0
[08/28 00:30:42   7119s]   Not identified SBFF number: 0
[08/28 00:30:42   7119s]   Not identified MBFF number: 0
[08/28 00:30:42   7119s]   Not identified SB Latch number: 0
[08/28 00:30:42   7119s]   Not identified MB Latch number: 0
[08/28 00:30:42   7119s]   Number of sequential cells which are not FFs: 7
[08/28 00:30:42   7119s]  Visiting view : func_view_wc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Visiting view : func_view_bc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Setting StdDelay to 37.70
[08/28 00:30:42   7119s] Creating Cell Server, finished. 
[08/28 00:30:42   7119s] 
[08/28 00:30:42   7119s] Deleting Cell Server ...
[08/28 00:30:42   7119s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:30:42   7119s] Summary for sequential cells identification: 
[08/28 00:30:42   7119s]   Identified SBFF number: 3
[08/28 00:30:42   7119s]   Identified MBFF number: 0
[08/28 00:30:42   7119s]   Identified SB Latch number: 0
[08/28 00:30:42   7119s]   Identified MB Latch number: 0
[08/28 00:30:42   7119s]   Not identified SBFF number: 0
[08/28 00:30:42   7119s]   Not identified MBFF number: 0
[08/28 00:30:42   7119s]   Not identified SB Latch number: 0
[08/28 00:30:42   7119s]   Not identified MB Latch number: 0
[08/28 00:30:42   7119s]   Number of sequential cells which are not FFs: 7
[08/28 00:30:42   7119s]  Visiting view : func_view_wc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Visiting view : func_view_bc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Setting StdDelay to 37.70
[08/28 00:30:42   7119s] Creating Cell Server, finished. 
[08/28 00:30:42   7119s] 
[08/28 00:30:42   7119s] Deleting Cell Server ...
[08/28 00:30:42   7119s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:30:42   7119s] Summary for sequential cells identification: 
[08/28 00:30:42   7119s]   Identified SBFF number: 3
[08/28 00:30:42   7119s]   Identified MBFF number: 0
[08/28 00:30:42   7119s]   Identified SB Latch number: 0
[08/28 00:30:42   7119s]   Identified MB Latch number: 0
[08/28 00:30:42   7119s]   Not identified SBFF number: 0
[08/28 00:30:42   7119s]   Not identified MBFF number: 0
[08/28 00:30:42   7119s]   Not identified SB Latch number: 0
[08/28 00:30:42   7119s]   Not identified MB Latch number: 0
[08/28 00:30:42   7119s]   Number of sequential cells which are not FFs: 7
[08/28 00:30:42   7119s]  Visiting view : func_view_wc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Visiting view : func_view_bc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Setting StdDelay to 37.70
[08/28 00:30:42   7119s] Creating Cell Server, finished. 
[08/28 00:30:42   7119s] 
[08/28 00:30:42   7119s] Deleting Cell Server ...
[08/28 00:30:42   7119s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:30:42   7119s] Summary for sequential cells identification: 
[08/28 00:30:42   7119s]   Identified SBFF number: 3
[08/28 00:30:42   7119s]   Identified MBFF number: 0
[08/28 00:30:42   7119s]   Identified SB Latch number: 0
[08/28 00:30:42   7119s]   Identified MB Latch number: 0
[08/28 00:30:42   7119s]   Not identified SBFF number: 0
[08/28 00:30:42   7119s]   Not identified MBFF number: 0
[08/28 00:30:42   7119s]   Not identified SB Latch number: 0
[08/28 00:30:42   7119s]   Not identified MB Latch number: 0
[08/28 00:30:42   7119s]   Number of sequential cells which are not FFs: 7
[08/28 00:30:42   7119s]  Visiting view : func_view_wc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Visiting view : func_view_bc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Setting StdDelay to 37.70
[08/28 00:30:42   7119s] Creating Cell Server, finished. 
[08/28 00:30:42   7119s] 
[08/28 00:30:42   7119s] Deleting Cell Server ...
[08/28 00:30:42   7119s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:30:42   7119s] Summary for sequential cells identification: 
[08/28 00:30:42   7119s]   Identified SBFF number: 3
[08/28 00:30:42   7119s]   Identified MBFF number: 0
[08/28 00:30:42   7119s]   Identified SB Latch number: 0
[08/28 00:30:42   7119s]   Identified MB Latch number: 0
[08/28 00:30:42   7119s]   Not identified SBFF number: 0
[08/28 00:30:42   7119s]   Not identified MBFF number: 0
[08/28 00:30:42   7119s]   Not identified SB Latch number: 0
[08/28 00:30:42   7119s]   Not identified MB Latch number: 0
[08/28 00:30:42   7119s]   Number of sequential cells which are not FFs: 7
[08/28 00:30:42   7119s]  Visiting view : func_view_wc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Visiting view : func_view_bc
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[08/28 00:30:42   7119s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:30:42   7119s]  Setting StdDelay to 37.70
[08/28 00:30:42   7119s] Creating Cell Server, finished. 
[08/28 00:30:42   7119s] 
[08/28 00:30:42   7119s] Deleting Cell Server ...
[08/28 00:32:41   7134s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2168.6M, totSessionCpu=1:58:55 **
[08/28 00:32:41   7134s] Executing: place_opt_design -opt
[08/28 00:32:41   7134s] *** Starting GigaPlace ***
[08/28 00:32:41   7134s] **INFO: User settings:
[08/28 00:32:41   7134s] setDesignMode -bottomRoutingLayer               Metal2
[08/28 00:32:41   7134s] setDesignMode -congEffort                       high
[08/28 00:32:41   7134s] setDesignMode -flowEffort                       standard
[08/28 00:32:41   7134s] setDesignMode -process                          130
[08/28 00:32:41   7134s] setDesignMode -topRoutingLayer                  Metal4
[08/28 00:32:41   7134s] setExtractRCMode -coupling_c_th                 0.4
[08/28 00:32:41   7134s] setExtractRCMode -defViaCap                     true
[08/28 00:32:41   7134s] setExtractRCMode -engine                        preRoute
[08/28 00:32:41   7134s] setExtractRCMode -layerIndependent              1
[08/28 00:32:41   7134s] setExtractRCMode -relative_c_th                 1
[08/28 00:32:41   7134s] setExtractRCMode -total_c_th                    0
[08/28 00:32:41   7134s] setDelayCalMode -enable_high_fanout             true
[08/28 00:32:41   7134s] setDelayCalMode -eng_copyNetPropToNewNet        true
[08/28 00:32:41   7134s] setDelayCalMode -ignoreNetLoad                  false
[08/28 00:32:41   7134s] setOptMode -activeHoldViews                     { func_view_bc }
[08/28 00:32:41   7134s] setOptMode -activeSetupViews                    { func_view_wc }
[08/28 00:32:41   7134s] setOptMode -addInstancePrefix                   ictc_preCTS_
[08/28 00:32:41   7134s] setOptMode -autoSetupViews                      { func_view_wc}
[08/28 00:32:41   7134s] setOptMode -autoTDGRSetupViews                  { func_view_wc}
[08/28 00:32:41   7134s] setOptMode -drcMargin                           0
[08/28 00:32:41   7134s] setOptMode -expExtremeCongestionAwareBuffering  true
[08/28 00:32:41   7134s] setOptMode -fixDrc                              true
[08/28 00:32:41   7134s] setOptMode -optimizeFF                          true
[08/28 00:32:41   7134s] setOptMode -setupTargetSlack                    0
[08/28 00:32:41   7134s] setPlaceMode -place_opt_post_place_tcl          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
[08/28 00:32:41   7134s] setAnalysisMode -analysisType                   onChipVariation
[08/28 00:32:41   7134s] setAnalysisMode -checkType                      setup
[08/28 00:32:41   7134s] setAnalysisMode -clkSrcPath                     false
[08/28 00:32:41   7134s] setAnalysisMode -clockPropagation               forcedIdeal
[08/28 00:32:41   7134s] setAnalysisMode -usefulSkew                     true
[08/28 00:32:41   7134s] 
[08/28 00:32:41   7134s] #optDebug: fT-E <X 2 3 1 0>
[08/28 00:32:41   7134s] OPERPROF: Starting DPlace-Init at level 1, MEM:3060.1M
[08/28 00:32:41   7134s] #spOpts: N=130 mergeVia=F 
[08/28 00:32:41   7134s] All LLGs are deleted
[08/28 00:32:41   7134s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3060.1M
[08/28 00:32:41   7134s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3057.1M
[08/28 00:32:41   7134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3057.1M
[08/28 00:32:41   7134s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3057.1M
[08/28 00:32:41   7134s] Core basic site is CoreSite
[08/28 00:32:41   7134s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:32:41   7135s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 00:32:41   7135s] SiteArray: use 3,092,480 bytes
[08/28 00:32:41   7135s] SiteArray: current memory after site array memory allocation 3061.6M
[08/28 00:32:41   7135s] SiteArray: FP blocked sites are writable
[08/28 00:32:41   7135s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:32:41   7135s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3061.6M
[08/28 00:32:41   7135s] Process 60361 wires and vias for routing blockage analysis
[08/28 00:32:41   7135s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.221, REAL:0.031, MEM:3061.6M
[08/28 00:32:41   7135s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.452, REAL:0.096, MEM:3061.6M
[08/28 00:32:41   7135s] OPERPROF:     Starting CMU at level 3, MEM:3061.6M
[08/28 00:32:41   7135s] OPERPROF:     Finished CMU at level 3, CPU:0.014, REAL:0.014, MEM:3061.6M
[08/28 00:32:41   7135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.515, REAL:0.159, MEM:3061.6M
[08/28 00:32:41   7135s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:00.0, mem=3061.6MB).
[08/28 00:32:41   7135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.671, REAL:0.317, MEM:3061.6M
[08/28 00:32:41   7135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3061.6M
[08/28 00:32:41   7135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3061.6M
[08/28 00:32:41   7135s] All LLGs are deleted
[08/28 00:32:41   7135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3061.6M
[08/28 00:32:41   7135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3061.6M
[08/28 00:32:41   7135s] VSMManager cleared!
[08/28 00:32:41   7135s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2171.3M, totSessionCpu=1:58:56 **
[08/28 00:32:41   7135s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/28 00:32:41   7135s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:32:41   7135s] GigaOpt running with 8 threads.
[08/28 00:32:41   7135s] Info: 8 threads available for lower-level modules during optimization.
[08/28 00:32:41   7135s] OPERPROF: Starting DPlace-Init at level 1, MEM:3061.6M
[08/28 00:32:41   7135s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:32:41   7135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3061.6M
[08/28 00:32:41   7135s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3061.6M
[08/28 00:32:41   7135s] Core basic site is CoreSite
[08/28 00:32:41   7135s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:32:41   7135s] Fast DP-INIT is on for default
[08/28 00:32:41   7135s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:32:41   7135s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.146, REAL:0.048, MEM:3061.6M
[08/28 00:32:41   7135s] OPERPROF:     Starting CMU at level 3, MEM:3061.6M
[08/28 00:32:41   7135s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3061.6M
[08/28 00:32:41   7135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.188, REAL:0.091, MEM:3061.6M
[08/28 00:32:41   7136s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3061.6MB).
[08/28 00:32:41   7136s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.173, MEM:3061.6M
[08/28 00:32:41   7136s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:32:41   7136s] Summary for sequential cells identification: 
[08/28 00:32:41   7136s]   Identified SBFF number: 3
[08/28 00:32:41   7136s]   Identified MBFF number: 0
[08/28 00:32:41   7136s]   Identified SB Latch number: 0
[08/28 00:32:41   7136s]   Identified MB Latch number: 0
[08/28 00:32:41   7136s]   Not identified SBFF number: 0
[08/28 00:32:41   7136s]   Not identified MBFF number: 0
[08/28 00:32:41   7136s]   Not identified SB Latch number: 0
[08/28 00:32:41   7136s]   Not identified MB Latch number: 0
[08/28 00:32:41   7136s]   Number of sequential cells which are not FFs: 7
[08/28 00:32:41   7136s]  Visiting view : func_view_wc
[08/28 00:32:41   7136s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[08/28 00:32:41   7136s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:32:41   7136s]  Visiting view : func_view_bc
[08/28 00:32:41   7136s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[08/28 00:32:41   7136s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:32:41   7136s]  Setting StdDelay to 38.40
[08/28 00:32:41   7136s] Creating Cell Server, finished. 
[08/28 00:32:41   7136s] 
[08/28 00:32:41   7136s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:32:41   7136s] 
[08/28 00:32:41   7136s] Creating Lib Analyzer ...
[08/28 00:32:41   7136s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:32:41   7136s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:32:41   7136s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:32:41   7136s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:32:41   7136s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:32:41   7136s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:32:41   7136s] 
[08/28 00:32:41   7136s] {RT default_rc_corner 0 4 4 0}
[08/28 00:32:42   7136s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:58:56 mem=3067.6M
[08/28 00:32:42   7136s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:58:56 mem=3067.6M
[08/28 00:32:42   7136s] Creating Lib Analyzer, finished. 
[08/28 00:32:42   7136s] #optDebug: fT-S <1 2 3 1 0>
[08/28 00:32:42   7136s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2176.7M, totSessionCpu=1:58:57 **
[08/28 00:32:42   7136s] *** optDesign -preCTS ***
[08/28 00:32:42   7136s] DRC Margin: user margin 0.0; extra margin 0.2
[08/28 00:32:42   7136s] Setup Target Slack: user slack 0; extra slack 0.0
[08/28 00:32:42   7136s] Hold Target Slack: user slack 0
[08/28 00:32:42   7136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3067.6M
[08/28 00:32:42   7136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.048, REAL:0.048, MEM:3067.6M
[08/28 00:32:42   7136s] Multi-VT timing optimization disabled based on library information.
[08/28 00:32:42   7136s] Deleting Cell Server ...
[08/28 00:32:42   7136s] Deleting Lib Analyzer.
[08/28 00:32:42   7136s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:32:42   7136s] Summary for sequential cells identification: 
[08/28 00:32:42   7136s]   Identified SBFF number: 3
[08/28 00:32:42   7136s]   Identified MBFF number: 0
[08/28 00:32:42   7136s]   Identified SB Latch number: 0
[08/28 00:32:42   7136s]   Identified MB Latch number: 0
[08/28 00:32:42   7136s]   Not identified SBFF number: 0
[08/28 00:32:42   7136s]   Not identified MBFF number: 0
[08/28 00:32:42   7136s]   Not identified SB Latch number: 0
[08/28 00:32:42   7136s]   Not identified MB Latch number: 0
[08/28 00:32:42   7136s]   Number of sequential cells which are not FFs: 7
[08/28 00:32:42   7136s]  Visiting view : func_view_wc
[08/28 00:32:42   7136s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[08/28 00:32:42   7136s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:32:42   7136s]  Visiting view : func_view_bc
[08/28 00:32:42   7136s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[08/28 00:32:42   7136s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:32:42   7136s]  Setting StdDelay to 38.40
[08/28 00:32:42   7136s] Creating Cell Server, finished. 
[08/28 00:32:42   7136s] 
[08/28 00:32:42   7136s] Deleting Cell Server ...
[08/28 00:32:42   7136s] 
[08/28 00:32:42   7136s] Creating Lib Analyzer ...
[08/28 00:32:42   7136s] Creating Cell Server ...(0, 0, 0, 0)
[08/28 00:32:42   7136s] Summary for sequential cells identification: 
[08/28 00:32:42   7136s]   Identified SBFF number: 3
[08/28 00:32:42   7136s]   Identified MBFF number: 0
[08/28 00:32:42   7136s]   Identified SB Latch number: 0
[08/28 00:32:42   7136s]   Identified MB Latch number: 0
[08/28 00:32:42   7136s]   Not identified SBFF number: 0
[08/28 00:32:42   7136s]   Not identified MBFF number: 0
[08/28 00:32:42   7136s]   Not identified SB Latch number: 0
[08/28 00:32:42   7136s]   Not identified MB Latch number: 0
[08/28 00:32:42   7136s]   Number of sequential cells which are not FFs: 7
[08/28 00:32:42   7136s]  Visiting view : func_view_wc
[08/28 00:32:42   7136s]    : PowerDomain = none : Weighted F : unweighted  = 38.40 (1.000) with rcCorner = 0
[08/28 00:32:42   7136s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[08/28 00:32:42   7136s]  Visiting view : func_view_bc
[08/28 00:32:42   7136s]    : PowerDomain = none : Weighted F : unweighted  = 17.60 (1.000) with rcCorner = 0
[08/28 00:32:42   7136s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[08/28 00:32:42   7136s]  Setting StdDelay to 38.40
[08/28 00:32:42   7136s] Creating Cell Server, finished. 
[08/28 00:32:42   7136s] 
[08/28 00:32:42   7136s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:32:42   7136s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:32:42   7136s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:32:42   7136s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:32:42   7136s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:32:42   7136s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:32:42   7136s] 
[08/28 00:32:42   7136s] {RT default_rc_corner 0 4 4 0}
[08/28 00:32:42   7137s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:58:57 mem=3067.6M
[08/28 00:32:42   7137s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:58:57 mem=3067.6M
[08/28 00:32:42   7137s] Creating Lib Analyzer, finished. 
[08/28 00:32:42   7137s] All LLGs are deleted
[08/28 00:32:42   7137s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3067.6M
[08/28 00:32:42   7137s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.004, REAL:0.004, MEM:3067.6M
[08/28 00:32:43   7137s] ### Creating LA Mngr. totSessionCpu=1:58:57 mem=3067.6M
[08/28 00:32:43   7137s] ### Creating LA Mngr, finished. totSessionCpu=1:58:57 mem=3067.6M
[08/28 00:32:43   7137s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3067.57 MB )
[08/28 00:32:43   7137s] (I)       Started Loading and Dumping File ( Curr Mem: 3067.57 MB )
[08/28 00:32:43   7137s] (I)       Reading DB...
[08/28 00:32:43   7137s] (I)       Read data from FE... (mem=3067.6M)
[08/28 00:32:43   7137s] (I)       Read nodes and places... (mem=3067.6M)
[08/28 00:32:43   7137s] (I)       Done Read nodes and places (cpu=0.069s, mem=3082.4M)
[08/28 00:32:43   7137s] (I)       Read nets... (mem=3082.4M)
[08/28 00:32:43   7137s] (I)       Done Read nets (cpu=0.200s, mem=3099.4M)
[08/28 00:32:43   7137s] (I)       Done Read data from FE (cpu=0.269s, mem=3099.4M)
[08/28 00:32:43   7137s] (I)       before initializing RouteDB syMemory usage = 3099.4 MB
[08/28 00:32:43   7137s] (I)       == Non-default Options ==
[08/28 00:32:43   7137s] (I)       Maximum routing layer                              : 4
[08/28 00:32:43   7137s] (I)       Spread congestion away from blockages              : true
[08/28 00:32:43   7137s] (I)       Number threads                                     : 8
[08/28 00:32:43   7137s] (I)       Overflow penalty cost                              : 10
[08/28 00:32:43   7137s] (I)       Source-to-sink ratio                               : 0.300000
[08/28 00:32:43   7137s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:32:43   7137s] (I)       Use row-based GCell size
[08/28 00:32:43   7137s] (I)       GCell unit size  : 3780
[08/28 00:32:43   7137s] (I)       GCell multiplier : 1
[08/28 00:32:43   7137s] (I)       build grid graph
[08/28 00:32:43   7137s] (I)       build grid graph start
[08/28 00:32:43   7137s] [NR-eGR] Track table information for default rule: 
[08/28 00:32:43   7137s] [NR-eGR] Metal1 has no routable track
[08/28 00:32:43   7137s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:32:43   7137s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:32:43   7137s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:32:43   7137s] (I)       build grid graph end
[08/28 00:32:43   7137s] (I)       ===========================================================================
[08/28 00:32:43   7137s] (I)       == Report All Rule Vias ==
[08/28 00:32:43   7137s] (I)       ===========================================================================
[08/28 00:32:43   7137s] (I)        Via Rule : (Default)
[08/28 00:32:43   7137s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:32:43   7137s] (I)       ---------------------------------------------------------------------------
[08/28 00:32:43   7137s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:32:43   7137s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:32:43   7137s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:32:43   7137s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:32:43   7137s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:32:43   7137s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:32:43   7137s] (I)       ===========================================================================
[08/28 00:32:43   7137s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3099.45 MB )
[08/28 00:32:43   7137s] (I)       Num PG vias on layer 2 : 0
[08/28 00:32:43   7137s] (I)       Num PG vias on layer 3 : 0
[08/28 00:32:43   7137s] (I)       Num PG vias on layer 4 : 0
[08/28 00:32:43   7137s] [NR-eGR] Read 74957 PG shapes
[08/28 00:32:43   7137s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3099.45 MB )
[08/28 00:32:43   7137s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:32:43   7137s] [NR-eGR] #Instance Blockages : 7036
[08/28 00:32:43   7137s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:32:43   7137s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:32:43   7137s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:32:43   7137s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:32:43   7137s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:32:43   7137s] (I)       readDataFromPlaceDB
[08/28 00:32:43   7137s] (I)       Read net information..
[08/28 00:32:43   7137s] [NR-eGR] Read numTotalNets=39704  numIgnoredNets=48
[08/28 00:32:43   7137s] (I)       Read testcase time = 0.022 seconds
[08/28 00:32:43   7137s] 
[08/28 00:32:43   7137s] (I)       early_global_route_priority property id does not exist.
[08/28 00:32:43   7137s] (I)       Start initializing grid graph
[08/28 00:32:43   7137s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:32:43   7137s] (I)       End initializing grid graph
[08/28 00:32:43   7137s] (I)       Model blockages into capacity
[08/28 00:32:43   7137s] (I)       Read Num Blocks=103923  Num Prerouted Wires=0  Num CS=0
[08/28 00:32:43   7137s] (I)       Started Modeling ( Curr Mem: 3108.23 MB )
[08/28 00:32:43   7137s] (I)       Layer 1 (H) : #blockages 66268 : #preroutes 0
[08/28 00:32:43   7137s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:32:43   7137s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:32:43   7137s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3108.23 MB )
[08/28 00:32:43   7137s] (I)       -- layer congestion ratio --
[08/28 00:32:43   7137s] (I)       Layer 1 : 0.100000
[08/28 00:32:43   7137s] (I)       Layer 2 : 0.700000
[08/28 00:32:43   7137s] (I)       Layer 3 : 0.700000
[08/28 00:32:43   7137s] (I)       Layer 4 : 0.700000
[08/28 00:32:43   7137s] (I)       ----------------------------
[08/28 00:32:43   7137s] (I)       Number of ignored nets = 48
[08/28 00:32:43   7137s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:32:43   7137s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:32:43   7137s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:32:43   7137s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:32:43   7137s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:32:43   7137s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:32:43   7137s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:32:43   7137s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:32:43   7137s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:32:43   7137s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:32:43   7137s] (I)       Before initializing Early Global Route syMemory usage = 3108.2 MB
[08/28 00:32:43   7137s] (I)       Ndr track 0 does not exist
[08/28 00:32:43   7137s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:32:43   7137s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:32:43   7137s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:32:43   7137s] (I)       Site width          :   480  (dbu)
[08/28 00:32:43   7137s] (I)       Row height          :  3780  (dbu)
[08/28 00:32:43   7137s] (I)       GCell width         :  3780  (dbu)
[08/28 00:32:43   7137s] (I)       GCell height        :  3780  (dbu)
[08/28 00:32:43   7137s] (I)       Grid                :   487   487     4
[08/28 00:32:43   7137s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:32:43   7137s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:32:43   7137s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:32:43   7137s] (I)       Default wire width  :   160   200   200   200
[08/28 00:32:43   7137s] (I)       Default wire space  :   180   210   210   210
[08/28 00:32:43   7137s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:32:43   7137s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:32:43   7137s] (I)       First track coord   :     0   240   480   240
[08/28 00:32:43   7137s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:32:43   7137s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:32:43   7137s] (I)       Num of masks        :     1     1     1     1
[08/28 00:32:43   7137s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:32:43   7137s] (I)       --------------------------------------------------------
[08/28 00:32:43   7137s] 
[08/28 00:32:43   7137s] [NR-eGR] ============ Routing rule table ============
[08/28 00:32:43   7137s] [NR-eGR] Rule id: 0  Nets: 39656 
[08/28 00:32:43   7137s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:32:43   7137s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:32:43   7137s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:32:43   7137s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:32:43   7137s] [NR-eGR] ========================================
[08/28 00:32:43   7137s] [NR-eGR] 
[08/28 00:32:43   7137s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:32:43   7137s] (I)       blocked tracks on layer2 : = 875019 / 2133547 (41.01%)
[08/28 00:32:43   7137s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:32:43   7137s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:32:43   7137s] (I)       After initializing Early Global Route syMemory usage = 3117.7 MB
[08/28 00:32:43   7137s] (I)       Finished Loading and Dumping File ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 3117.73 MB )
[08/28 00:32:43   7137s] (I)       Reset routing kernel
[08/28 00:32:43   7137s] (I)       Started Global Routing ( Curr Mem: 3117.73 MB )
[08/28 00:32:43   7137s] (I)       ============= Initialization =============
[08/28 00:32:43   7137s] (I)       totalPins=135240  totalGlobalPin=130642 (96.60%)
[08/28 00:32:43   7137s] (I)       Started Net group 1 ( Curr Mem: 3117.73 MB )
[08/28 00:32:43   7137s] (I)       Started Build MST ( Curr Mem: 3117.73 MB )
[08/28 00:32:43   7137s] (I)       Generate topology with 8 threads
[08/28 00:32:43   7137s] (I)       Finished Build MST ( CPU: 0.11 sec, Real: 0.03 sec, Curr Mem: 3141.73 MB )
[08/28 00:32:43   7138s] (I)       total 2D Cap : 3730316 = (2633808 H, 1096508 V)
[08/28 00:32:43   7138s] (I)       #blocked areas for congestion spreading : 135
[08/28 00:32:43   7138s] [NR-eGR] Layer group 1: route 39656 net(s) in layer range [2, 4]
[08/28 00:32:43   7138s] (I)       
[08/28 00:32:43   7138s] (I)       ============  Phase 1a Route ============
[08/28 00:32:43   7138s] (I)       Started Phase 1a ( Curr Mem: 3137.73 MB )
[08/28 00:32:43   7138s] (I)       Started Pattern routing ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Finished Pattern routing ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 279
[08/28 00:32:44   7138s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Usage: 484149 = (244338 H, 239811 V) = (9.28% H, 21.87% V) = (9.236e+05um H, 9.065e+05um V)
[08/28 00:32:44   7138s] (I)       Finished Phase 1a ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       
[08/28 00:32:44   7138s] (I)       ============  Phase 1b Route ============
[08/28 00:32:44   7138s] (I)       Started Phase 1b ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Started Monotonic routing ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Finished Monotonic routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Usage: 485023 = (244940 H, 240083 V) = (9.30% H, 21.90% V) = (9.259e+05um H, 9.075e+05um V)
[08/28 00:32:44   7138s] (I)       Overflow of layer group 1: 0.89% H + 2.43% V. EstWL: 1.833387e+06um
[08/28 00:32:44   7138s] (I)       Finished Phase 1b ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       
[08/28 00:32:44   7138s] (I)       ============  Phase 1c Route ============
[08/28 00:32:44   7138s] (I)       Started Phase 1c ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Started Two level routing ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Level2 Grid: 98 x 98
[08/28 00:32:44   7138s] (I)       Started Two Level Routing ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Finished Two Level Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Finished Two level routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Usage: 486512 = (246236 H, 240276 V) = (9.35% H, 21.91% V) = (9.308e+05um H, 9.082e+05um V)
[08/28 00:32:44   7138s] (I)       Finished Phase 1c ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       
[08/28 00:32:44   7138s] (I)       ============  Phase 1d Route ============
[08/28 00:32:44   7138s] (I)       Started Phase 1d ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Started Detoured routing ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Finished Detoured routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Usage: 486512 = (246236 H, 240276 V) = (9.35% H, 21.91% V) = (9.308e+05um H, 9.082e+05um V)
[08/28 00:32:44   7138s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       
[08/28 00:32:44   7138s] (I)       ============  Phase 1e Route ============
[08/28 00:32:44   7138s] (I)       Started Phase 1e ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Started Route legalization ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Finished Legalize Blockage Violations ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Finished Route legalization ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Usage: 486518 = (246238 H, 240280 V) = (9.35% H, 21.91% V) = (9.308e+05um H, 9.083e+05um V)
[08/28 00:32:44   7138s] [NR-eGR] Early Global Route overflow of layer group 1: 0.63% H + 1.75% V. EstWL: 1.839038e+06um
[08/28 00:32:44   7138s] (I)       Finished Phase 1e ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Started Layer assignment ( Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Current Layer assignment [Initialization] ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3137.73 MB )
[08/28 00:32:44   7138s] (I)       Running layer assignment with 8 threads
[08/28 00:32:44   7139s] (I)       Finished Layer assignment ( CPU: 0.72 sec, Real: 0.29 sec, Curr Mem: 3133.73 MB )
[08/28 00:32:44   7139s] (I)       Finished Net group 1 ( CPU: 1.52 sec, Real: 1.01 sec, Curr Mem: 3133.73 MB )
[08/28 00:32:44   7139s] (I)       
[08/28 00:32:44   7139s] (I)       ============  Phase 1l Route ============
[08/28 00:32:44   7139s] (I)       Started Phase 1l ( Curr Mem: 3133.73 MB )
[08/28 00:32:44   7139s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3133.73 MB )
[08/28 00:32:44   7139s] (I)       
[08/28 00:32:44   7139s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:32:44   7139s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:32:44   7139s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:32:44   7139s] [NR-eGR]       Layer              (1-9)           (10-19)           (20-29)           (30-39)    OverCon 
[08/28 00:32:44   7139s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:32:44   7139s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:32:44   7139s] [NR-eGR]  Metal2  (2)       345( 0.21%)        84( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[08/28 00:32:44   7139s] [NR-eGR]  Metal3  (3)      2069( 1.28%)        68( 0.04%)        34( 0.02%)        33( 0.02%)   ( 1.37%) 
[08/28 00:32:44   7139s] [NR-eGR]  Metal4  (4)       112( 0.07%)        62( 0.04%)        12( 0.01%)         0( 0.00%)   ( 0.12%) 
[08/28 00:32:44   7139s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:32:44   7139s] [NR-eGR] Total             2526( 0.52%)       214( 0.04%)        46( 0.01%)        33( 0.01%)   ( 0.58%) 
[08/28 00:32:44   7139s] [NR-eGR] 
[08/28 00:32:44   7139s] (I)       Finished Global Routing ( CPU: 1.56 sec, Real: 1.04 sec, Curr Mem: 3133.73 MB )
[08/28 00:32:44   7139s] (I)       total 2D Cap : 3750549 = (2652352 H, 1098197 V)
[08/28 00:32:44   7139s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.19% H + 1.37% V
[08/28 00:32:44   7139s] [NR-eGR] Overflow after Early Global Route 0.51% H + 1.79% V
[08/28 00:32:44   7139s] (I)       ============= track Assignment ============
[08/28 00:32:44   7139s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3133.73 MB )
[08/28 00:32:44   7139s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3133.73 MB )
[08/28 00:32:44   7139s] (I)       Started Track Assignment ( Curr Mem: 3133.73 MB )
[08/28 00:32:44   7139s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/28 00:32:44   7139s] (I)       Running track assignment with 8 threads
[08/28 00:32:44   7139s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3133.73 MB )
[08/28 00:32:44   7139s] (I)       Run Multi-thread track assignment
[08/28 00:32:45   7140s] (I)       Finished Track Assignment ( CPU: 1.18 sec, Real: 0.22 sec, Curr Mem: 3133.73 MB )
[08/28 00:32:45   7140s] [NR-eGR] Started Export DB wires ( Curr Mem: 3117.73 MB )
[08/28 00:32:45   7140s] [NR-eGR] Started Export all nets ( Curr Mem: 3117.73 MB )
[08/28 00:32:45   7140s] [NR-eGR] Finished Export all nets ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 3117.73 MB )
[08/28 00:32:45   7140s] [NR-eGR] Started Set wire vias ( Curr Mem: 3117.73 MB )
[08/28 00:32:45   7141s] [NR-eGR] Finished Set wire vias ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3117.73 MB )
[08/28 00:32:45   7141s] [NR-eGR] Finished Export DB wires ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 3117.73 MB )
[08/28 00:32:45   7141s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:32:45   7141s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 129108
[08/28 00:32:45   7141s] [NR-eGR] Metal2  (2H) length: 6.253198e+05um, number of vias: 212264
[08/28 00:32:45   7141s] [NR-eGR] Metal3  (3V) length: 9.351798e+05um, number of vias: 13886
[08/28 00:32:45   7141s] [NR-eGR] Metal4  (4H) length: 3.574998e+05um, number of vias: 0
[08/28 00:32:45   7141s] [NR-eGR] Total length: 1.917999e+06um, number of vias: 355258
[08/28 00:32:45   7141s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:32:45   7141s] [NR-eGR] Total eGR-routed clock nets wire length: 6.019942e+04um 
[08/28 00:32:45   7141s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:32:45   7141s] Saved RC grid cleaned up.
[08/28 00:32:45   7141s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.15 sec, Real: 2.56 sec, Curr Mem: 3094.59 MB )
[08/28 00:32:45   7141s] ### Creating LA Mngr. totSessionCpu=1:59:02 mem=3094.6M
[08/28 00:32:45   7141s] LayerId::1 widthSet size::1
[08/28 00:32:45   7141s] LayerId::2 widthSet size::1
[08/28 00:32:45   7141s] LayerId::3 widthSet size::1
[08/28 00:32:45   7141s] LayerId::4 widthSet size::1
[08/28 00:32:45   7141s] LayerId::5 widthSet size::1
[08/28 00:32:45   7141s] LayerId::6 widthSet size::1
[08/28 00:32:45   7141s] LayerId::7 widthSet size::1
[08/28 00:32:45   7141s] Updating RC grid for preRoute extraction ...
[08/28 00:32:45   7141s] Initializing multi-corner resistance tables ...
[08/28 00:32:45   7141s] {RT default_rc_corner 0 4 4 0}
[08/28 00:32:46   7141s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.294280 ; uaWl: 1.000000 ; uaWlH: 0.186392 ; aWlH: 0.000000 ; Pmax: 0.830000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/28 00:32:46   7142s] ### Creating LA Mngr, finished. totSessionCpu=1:59:02 mem=3094.6M
[08/28 00:32:46   7142s] Extraction called for design 'croc_chip' of instances=47216 and nets=45815 using extraction engine 'preRoute' .
[08/28 00:32:46   7142s] PreRoute RC Extraction called for design croc_chip.
[08/28 00:32:46   7142s] RC Extraction called in multi-corner(1) mode.
[08/28 00:32:46   7142s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/28 00:32:46   7142s] Type 'man IMPEXT-6197' for more detail.
[08/28 00:32:46   7142s] RCMode: PreRoute
[08/28 00:32:46   7142s]       RC Corner Indexes            0   
[08/28 00:32:46   7142s] Capacitance Scaling Factor   : 1.00000 
[08/28 00:32:46   7142s] Resistance Scaling Factor    : 1.00000 
[08/28 00:32:46   7142s] Clock Cap. Scaling Factor    : 1.00000 
[08/28 00:32:46   7142s] Clock Res. Scaling Factor    : 1.00000 
[08/28 00:32:46   7142s] Shrink Factor                : 1.00000
[08/28 00:32:46   7142s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/28 00:32:46   7142s] LayerId::1 widthSet size::1
[08/28 00:32:46   7142s] LayerId::2 widthSet size::1
[08/28 00:32:46   7142s] LayerId::3 widthSet size::1
[08/28 00:32:46   7142s] LayerId::4 widthSet size::1
[08/28 00:32:46   7142s] LayerId::5 widthSet size::1
[08/28 00:32:46   7142s] LayerId::6 widthSet size::1
[08/28 00:32:46   7142s] LayerId::7 widthSet size::1
[08/28 00:32:46   7142s] Updating RC grid for preRoute extraction ...
[08/28 00:32:46   7142s] Initializing multi-corner resistance tables ...
[08/28 00:32:46   7142s] {RT default_rc_corner 0 4 4 0}
[08/28 00:32:46   7142s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.294280 ; uaWl: 1.000000 ; uaWlH: 0.186392 ; aWlH: 0.000000 ; Pmax: 0.830000 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/28 00:32:46   7142s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3094.586M)
[08/28 00:32:47   7142s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3094.6M
[08/28 00:32:47   7142s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3094.6M
[08/28 00:32:47   7143s] Fast DP-INIT is on for default
[08/28 00:32:47   7143s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.239, REAL:0.067, MEM:3094.6M
[08/28 00:32:47   7143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.282, REAL:0.110, MEM:3094.6M
[08/28 00:32:47   7143s] Starting delay calculation for Setup views
[08/28 00:32:47   7143s] #################################################################################
[08/28 00:32:47   7143s] # Design Stage: PreRoute
[08/28 00:32:47   7143s] # Design Name: croc_chip
[08/28 00:32:47   7143s] # Design Mode: 130nm
[08/28 00:32:47   7143s] # Analysis Mode: MMMC OCV 
[08/28 00:32:47   7143s] # Parasitics Mode: No SPEF/RCDB
[08/28 00:32:47   7143s] # Signoff Settings: SI Off 
[08/28 00:32:47   7143s] #################################################################################
[08/28 00:32:48   7145s] Topological Sorting (REAL = 0:00:01.0, MEM = 3092.6M, InitMEM = 3092.6M)
[08/28 00:32:48   7145s] Calculate early delays in OCV mode...
[08/28 00:32:48   7145s] Calculate late delays in OCV mode...
[08/28 00:32:48   7145s] Start delay calculation (fullDC) (8 T). (MEM=3092.59)
[08/28 00:32:48   7146s] End AAE Lib Interpolated Model. (MEM=3117.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 00:32:49   7147s] Type 'man IMPESI-3194' for more detail.
[08/28 00:32:49   7147s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio22_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 00:32:49   7147s] Type 'man IMPESI-3199' for more detail.
[08/28 00:32:50   7154s] Total number of fetched objects 44565
[08/28 00:32:50   7155s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/28 00:32:50   7155s] End delay calculation. (MEM=3448.21 CPU=0:00:07.5 REAL=0:00:01.0)
[08/28 00:32:50   7155s] End delay calculation (fullDC). (MEM=3448.21 CPU=0:00:09.6 REAL=0:00:02.0)
[08/28 00:32:50   7155s] *** CDM Built up (cpu=0:00:11.9  real=0:00:03.0  mem= 3448.2M) ***
[08/28 00:32:50   7156s] *** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:03.0 totSessionCpu=1:59:16 mem=3448.2M)
[08/28 00:32:51   7157s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.927  |
|           TNS (ns):|-974.964 |
|    Violating Paths:|  2521   |
|          All Paths:|  10633  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.124   |    170 (170)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (89)      |
|   max_fanout   |   1511 (1511)    |    -62     |   1514 (1514)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.273%
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:10, mem = 2187.6M, totSessionCpu=1:59:18 **
[08/28 00:32:51   7157s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/28 00:32:51   7157s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:32:51   7157s] ### Creating PhyDesignMc. totSessionCpu=1:59:18 mem=3069.7M
[08/28 00:32:51   7157s] OPERPROF: Starting DPlace-Init at level 1, MEM:3069.7M
[08/28 00:32:51   7157s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:32:51   7157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3069.7M
[08/28 00:32:51   7157s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:32:51   7157s] OPERPROF:     Starting CMU at level 3, MEM:3069.7M
[08/28 00:32:51   7157s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:3069.7M
[08/28 00:32:51   7157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.074, REAL:0.074, MEM:3069.7M
[08/28 00:32:51   7157s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3069.7MB).
[08/28 00:32:51   7157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.164, REAL:0.166, MEM:3069.7M
[08/28 00:32:51   7158s] TotalInstCnt at PhyDesignMc Initialization: 39,046
[08/28 00:32:51   7158s] ### Creating PhyDesignMc, finished. totSessionCpu=1:59:18 mem=3069.7M
[08/28 00:32:51   7158s] TotalInstCnt at PhyDesignMc Destruction: 39,046
[08/28 00:32:51   7158s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:32:51   7158s] ### Creating PhyDesignMc. totSessionCpu=1:59:18 mem=3071.2M
[08/28 00:32:51   7158s] OPERPROF: Starting DPlace-Init at level 1, MEM:3071.2M
[08/28 00:32:51   7158s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:32:51   7158s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3071.2M
[08/28 00:32:51   7158s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:32:51   7158s] OPERPROF:     Starting CMU at level 3, MEM:3071.2M
[08/28 00:32:51   7158s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3071.2M
[08/28 00:32:51   7158s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.054, MEM:3071.2M
[08/28 00:32:51   7158s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3071.2MB).
[08/28 00:32:51   7158s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.167, REAL:0.124, MEM:3071.2M
[08/28 00:32:52   7158s] TotalInstCnt at PhyDesignMc Initialization: 39,046
[08/28 00:32:52   7158s] ### Creating PhyDesignMc, finished. totSessionCpu=1:59:19 mem=3071.2M
[08/28 00:32:52   7158s] TotalInstCnt at PhyDesignMc Destruction: 39,046
[08/28 00:32:52   7158s] *** Starting optimizing excluded clock nets MEM= 3071.2M) ***
[08/28 00:32:52   7158s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3071.2M) ***
[08/28 00:32:52   7158s] The useful skew maximum allowed delay is: 0.3
[08/28 00:32:53   7160s] Deleting Lib Analyzer.
[08/28 00:32:53   7160s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:32:53   7160s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:32:53   7160s] *info: 48 skip_routing nets excluded.
[08/28 00:32:53   7160s] Info: 48 io nets excluded
[08/28 00:32:53   7160s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:32:53   7160s] ### Creating LA Mngr. totSessionCpu=1:59:20 mem=3071.2M
[08/28 00:32:53   7160s] ### Creating LA Mngr, finished. totSessionCpu=1:59:20 mem=3071.2M
[08/28 00:32:53   7160s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/28 00:32:53   7160s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:20.3/1:04:05.4 (1.9), mem = 3071.2M
[08/28 00:32:53   7160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.15
[08/28 00:32:53   7160s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:32:53   7160s] ### Creating PhyDesignMc. totSessionCpu=1:59:20 mem=3091.3M
[08/28 00:32:53   7160s] OPERPROF: Starting DPlace-Init at level 1, MEM:3091.3M
[08/28 00:32:53   7160s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:32:53   7160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3091.3M
[08/28 00:32:53   7160s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:32:53   7160s] OPERPROF:     Starting CMU at level 3, MEM:3091.3M
[08/28 00:32:53   7160s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3091.3M
[08/28 00:32:53   7160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.049, MEM:3091.3M
[08/28 00:32:53   7160s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3091.3MB).
[08/28 00:32:53   7160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.115, REAL:0.116, MEM:3091.3M
[08/28 00:32:53   7160s] TotalInstCnt at PhyDesignMc Initialization: 39,046
[08/28 00:32:53   7160s] ### Creating PhyDesignMc, finished. totSessionCpu=1:59:21 mem=3091.3M
[08/28 00:32:53   7160s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:32:53   7160s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:32:53   7160s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:32:54   7161s] 
[08/28 00:32:54   7161s] Creating Lib Analyzer ...
[08/28 00:32:54   7161s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:32:54   7161s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:32:54   7161s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:32:54   7161s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:32:54   7161s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:32:54   7161s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:32:54   7161s] 
[08/28 00:32:54   7161s] {RT default_rc_corner 0 4 4 0}
[08/28 00:32:54   7161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:59:21 mem=3160.0M
[08/28 00:32:54   7161s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:59:21 mem=3160.0M
[08/28 00:32:54   7161s] Creating Lib Analyzer, finished. 
[08/28 00:32:54   7161s] 
[08/28 00:32:54   7161s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/28 00:32:55   7163s] 
[08/28 00:32:55   7163s] Netlist preparation processing... 
[08/28 00:32:55   7163s] Removed 0 instance
[08/28 00:32:55   7163s] *info: Marking 0 isolation instances dont touch
[08/28 00:32:55   7163s] *info: Marking 0 level shifter instances dont touch
[08/28 00:32:55   7163s] TotalInstCnt at PhyDesignMc Destruction: 39,046
[08/28 00:32:55   7163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.15
[08/28 00:32:55   7163s] *** AreaOpt [finish] : cpu/real = 0:00:03.5/0:00:02.6 (1.3), totSession cpu/real = 1:59:23.8/1:04:08.0 (1.9), mem = 3446.2M
[08/28 00:32:55   7163s] 
[08/28 00:32:55   7163s] =============================================================================================
[08/28 00:32:55   7163s]  Step TAT Report for SimplifyNetlist #2
[08/28 00:32:55   7163s] =============================================================================================
[08/28 00:32:55   7163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:32:55   7163s] ---------------------------------------------------------------------------------------------
[08/28 00:32:55   7163s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  11.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:32:55   7163s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:32:55   7163s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  13.4 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 00:32:55   7163s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.7 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:32:55   7163s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.2    1.1
[08/28 00:32:55   7163s] [ PostCommitDelayCalc    ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.4    3.4
[08/28 00:32:55   7163s] [ MISC                   ]          0:00:01.7  (  60.3 % )     0:00:01.7 /  0:00:02.3    1.3
[08/28 00:32:55   7163s] ---------------------------------------------------------------------------------------------
[08/28 00:32:55   7163s]  SimplifyNetlist #2 TOTAL           0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:03.7    1.3
[08/28 00:32:55   7163s] ---------------------------------------------------------------------------------------------
[08/28 00:32:55   7163s] 
[08/28 00:32:56   7164s] Deleting Lib Analyzer.
[08/28 00:32:56   7164s] Begin: GigaOpt high fanout net optimization
[08/28 00:32:56   7164s] GigaOpt HFN: use maxLocalDensity 1.2
[08/28 00:32:56   7164s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/28 00:32:56   7164s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:32:56   7164s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:32:56   7164s] *info: 48 skip_routing nets excluded.
[08/28 00:32:56   7164s] Info: 48 io nets excluded
[08/28 00:32:56   7164s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:32:56   7164s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:25.0/1:04:09.0 (1.9), mem = 3126.2M
[08/28 00:32:56   7164s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.16
[08/28 00:32:56   7164s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:32:56   7164s] ### Creating PhyDesignMc. totSessionCpu=1:59:25 mem=3126.2M
[08/28 00:32:56   7164s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:32:56   7164s] OPERPROF: Starting DPlace-Init at level 1, MEM:3126.2M
[08/28 00:32:56   7164s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:32:57   7165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3126.2M
[08/28 00:32:57   7165s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:32:57   7165s] OPERPROF:     Starting CMU at level 3, MEM:3126.2M
[08/28 00:32:57   7165s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3126.2M
[08/28 00:32:57   7165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.064, MEM:3126.2M
[08/28 00:32:57   7165s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3126.2MB).
[08/28 00:32:57   7165s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.129, REAL:0.130, MEM:3126.2M
[08/28 00:32:57   7165s] TotalInstCnt at PhyDesignMc Initialization: 39,046
[08/28 00:32:57   7165s] ### Creating PhyDesignMc, finished. totSessionCpu=1:59:25 mem=3126.2M
[08/28 00:32:57   7165s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:32:57   7165s] 
[08/28 00:32:57   7165s] Creating Lib Analyzer ...
[08/28 00:32:57   7165s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:32:57   7165s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:32:57   7165s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:32:57   7165s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:32:57   7165s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:32:57   7165s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:32:57   7165s] 
[08/28 00:32:57   7165s] {RT default_rc_corner 0 4 4 0}
[08/28 00:32:57   7165s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:59:26 mem=3126.2M
[08/28 00:32:57   7165s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:59:26 mem=3126.2M
[08/28 00:32:57   7165s] Creating Lib Analyzer, finished. 
[08/28 00:32:57   7165s] 
[08/28 00:32:57   7165s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/28 00:32:58   7167s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:32:58   7167s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:32:58   7167s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:32:58   7167s] TotalInstCnt at PhyDesignMc Destruction: 39,046
[08/28 00:32:58   7167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.16
[08/28 00:32:58   7167s] *** DrvOpt [finish] : cpu/real = 0:00:03.0/0:00:01.9 (1.6), totSession cpu/real = 1:59:28.0/1:04:10.9 (1.9), mem = 3126.2M
[08/28 00:32:58   7167s] 
[08/28 00:32:58   7167s] =============================================================================================
[08/28 00:32:58   7167s]  Step TAT Report for DrvOpt #6
[08/28 00:32:58   7167s] =============================================================================================
[08/28 00:32:58   7167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:32:58   7167s] ---------------------------------------------------------------------------------------------
[08/28 00:32:58   7167s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  14.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:32:58   7167s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   41.0
[08/28 00:32:58   7167s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  18.3 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 00:32:58   7167s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.9 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:32:58   7167s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:32:58   7167s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    4.9
[08/28 00:32:58   7167s] [ MISC                   ]          0:00:01.2  (  58.4 % )     0:00:01.2 /  0:00:02.2    1.8
[08/28 00:32:58   7167s] ---------------------------------------------------------------------------------------------
[08/28 00:32:58   7167s]  DrvOpt #6 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:03.2    1.5
[08/28 00:32:58   7167s] ---------------------------------------------------------------------------------------------
[08/28 00:32:58   7167s] 
[08/28 00:32:58   7167s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/28 00:32:58   7167s] End: GigaOpt high fanout net optimization
[08/28 00:32:58   7167s] Begin: GigaOpt DRV Optimization
[08/28 00:32:58   7167s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/28 00:32:58   7168s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:32:58   7168s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:32:58   7168s] *info: 48 skip_routing nets excluded.
[08/28 00:32:58   7168s] Info: 48 io nets excluded
[08/28 00:32:59   7168s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:32:59   7168s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:28.2/1:04:11.1 (1.9), mem = 3126.2M
[08/28 00:32:59   7168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.17
[08/28 00:32:59   7168s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:32:59   7168s] ### Creating PhyDesignMc. totSessionCpu=1:59:28 mem=3126.2M
[08/28 00:32:59   7168s] OPERPROF: Starting DPlace-Init at level 1, MEM:3126.2M
[08/28 00:32:59   7168s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:32:59   7168s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3126.2M
[08/28 00:32:59   7168s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:32:59   7168s] OPERPROF:     Starting CMU at level 3, MEM:3126.2M
[08/28 00:32:59   7168s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:3126.2M
[08/28 00:32:59   7168s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.078, MEM:3126.2M
[08/28 00:32:59   7168s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3126.2MB).
[08/28 00:32:59   7168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.158, REAL:0.160, MEM:3126.2M
[08/28 00:32:59   7168s] TotalInstCnt at PhyDesignMc Initialization: 39,046
[08/28 00:32:59   7168s] ### Creating PhyDesignMc, finished. totSessionCpu=1:59:29 mem=3126.2M
[08/28 00:32:59   7168s] 
[08/28 00:32:59   7168s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/28 00:33:01   7171s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:33:01   7171s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/28 00:33:01   7171s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:33:01   7171s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/28 00:33:01   7171s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:33:01   7171s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:33:01   7171s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:33:01   7171s] Info: violation cost 7.487750 (cap = 0.000000, tran = 7.487750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:33:01   7171s] |   104|   390|    -5.06|    39|    71|   -15.02|  1512|  1512|     0|     0|    -0.93|  -974.96|       0|       0|       0|  59.27|          |         |
[08/28 00:33:01   7172s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:33:01   7172s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:33:01   7172s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:33:01   7172s] |    47|   110|    -5.06|    39|    71|   -15.02|  1509|  1509|     0|     0|    -0.93|  -969.26|      38|       0|      21|  59.30| 0:00:00.0|  3671.1M|
[08/28 00:33:01   7172s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:33:01   7172s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:33:01   7172s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:33:01   7172s] |    47|   110|    -5.06|    39|    71|   -15.02|  1509|  1509|     0|     0|    -0.93|  -969.26|       0|       0|       0|  59.30| 0:00:00.0|  3671.1M|
[08/28 00:33:01   7172s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:33:01   7172s] 
[08/28 00:33:01   7172s] ###############################################################################
[08/28 00:33:01   7172s] #
[08/28 00:33:01   7172s] #  Large fanout net report:  
[08/28 00:33:01   7172s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/28 00:33:01   7172s] #     - current density: 59.30
[08/28 00:33:01   7172s] #
[08/28 00:33:01   7172s] #  List of high fanout nets:
[08/28 00:33:01   7172s] #
[08/28 00:33:01   7172s] ###############################################################################
[08/28 00:33:01   7172s] 
[08/28 00:33:01   7172s] 
[08/28 00:33:01   7172s] =======================================================================
[08/28 00:33:01   7172s]                 Reasons for remaining drv violations
[08/28 00:33:01   7172s] =======================================================================
[08/28 00:33:01   7172s] *info: Total 47 net(s) have violations which can't be fixed by DRV optimization.
[08/28 00:33:01   7172s] 
[08/28 00:33:01   7172s] MultiBuffering failure reasons
[08/28 00:33:01   7172s] ------------------------------------------------
[08/28 00:33:01   7172s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/28 00:33:01   7172s] *info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/28 00:33:01   7172s] 
[08/28 00:33:01   7172s] 
[08/28 00:33:01   7172s] *** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=3671.1M) ***
[08/28 00:33:01   7172s] 
[08/28 00:33:01   7172s] TotalInstCnt at PhyDesignMc Destruction: 39,084
[08/28 00:33:01   7172s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.17
[08/28 00:33:01   7172s] *** DrvOpt [finish] : cpu/real = 0:00:04.6/0:00:02.5 (1.8), totSession cpu/real = 1:59:32.7/1:04:13.6 (1.9), mem = 3463.2M
[08/28 00:33:01   7172s] 
[08/28 00:33:01   7172s] =============================================================================================
[08/28 00:33:01   7172s]  Step TAT Report for DrvOpt #7
[08/28 00:33:01   7172s] =============================================================================================
[08/28 00:33:01   7172s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:33:01   7172s] ---------------------------------------------------------------------------------------------
[08/28 00:33:01   7172s] [ SlackTraversorInit     ]      1   0:00:00.3  (  11.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:33:01   7172s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:33:01   7172s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (  19.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:33:01   7172s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.2
[08/28 00:33:01   7172s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:33:01   7172s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.7    2.9
[08/28 00:33:01   7172s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:33:01   7172s] [ OptEval                ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    5.9
[08/28 00:33:01   7172s] [ OptCommit              ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/28 00:33:01   7172s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.4    2.7
[08/28 00:33:01   7172s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.2    4.0
[08/28 00:33:01   7172s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.5    5.2
[08/28 00:33:01   7172s] [ DrvComputeSummary      ]      3   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.3    3.6
[08/28 00:33:01   7172s] [ MISC                   ]          0:00:01.3  (  47.0 % )     0:00:01.3 /  0:00:02.2    1.8
[08/28 00:33:01   7172s] ---------------------------------------------------------------------------------------------
[08/28 00:33:01   7172s]  DrvOpt #7 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:04.7    1.8
[08/28 00:33:01   7172s] ---------------------------------------------------------------------------------------------
[08/28 00:33:01   7172s] 
[08/28 00:33:01   7172s] End: GigaOpt DRV Optimization
[08/28 00:33:01   7172s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/28 00:33:01   7172s] **optDesign ... cpu = 0:00:37, real = 0:00:20, mem = 2257.0M, totSessionCpu=1:59:33 **
[08/28 00:33:02   7173s] 
[08/28 00:33:02   7173s] Active setup views:
[08/28 00:33:02   7173s]  func_view_wc
[08/28 00:33:02   7173s]   Dominating endpoints: 0
[08/28 00:33:02   7173s]   Dominating TNS: -0.000
[08/28 00:33:02   7173s] 
[08/28 00:33:02   7173s] Deleting Lib Analyzer.
[08/28 00:33:02   7173s] Begin: GigaOpt Global Optimization
[08/28 00:33:02   7173s] *info: use new DP (enabled)
[08/28 00:33:02   7173s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/28 00:33:02   7173s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:33:02   7173s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:33:02   7173s] *info: 48 skip_routing nets excluded.
[08/28 00:33:02   7173s] Info: 48 io nets excluded
[08/28 00:33:02   7173s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:33:02   7173s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:33.5/1:04:14.4 (1.9), mem = 3130.7M
[08/28 00:33:02   7173s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.18
[08/28 00:33:02   7173s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:33:02   7173s] ### Creating PhyDesignMc. totSessionCpu=1:59:34 mem=3130.7M
[08/28 00:33:02   7173s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:33:02   7173s] OPERPROF: Starting DPlace-Init at level 1, MEM:3130.7M
[08/28 00:33:02   7173s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:33:02   7173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3130.7M
[08/28 00:33:02   7173s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:33:02   7173s] OPERPROF:     Starting CMU at level 3, MEM:3130.7M
[08/28 00:33:02   7173s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3130.7M
[08/28 00:33:02   7173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.071, MEM:3130.7M
[08/28 00:33:02   7173s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3130.7MB).
[08/28 00:33:02   7173s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.142, REAL:0.143, MEM:3130.7M
[08/28 00:33:02   7173s] TotalInstCnt at PhyDesignMc Initialization: 39,084
[08/28 00:33:02   7173s] ### Creating PhyDesignMc, finished. totSessionCpu=1:59:34 mem=3132.2M
[08/28 00:33:02   7173s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:33:02   7174s] 
[08/28 00:33:02   7174s] Creating Lib Analyzer ...
[08/28 00:33:02   7174s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:33:02   7174s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:33:02   7174s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:33:02   7174s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:33:02   7174s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:33:02   7174s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:33:02   7174s] 
[08/28 00:33:02   7174s] {RT default_rc_corner 0 4 4 0}
[08/28 00:33:03   7174s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:59:34 mem=3132.2M
[08/28 00:33:03   7174s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:59:34 mem=3132.2M
[08/28 00:33:03   7174s] Creating Lib Analyzer, finished. 
[08/28 00:33:03   7174s] 
[08/28 00:33:03   7174s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/28 00:33:05   7176s] *info: 4 don't touch nets excluded
[08/28 00:33:05   7176s] *info: 48 io nets excluded
[08/28 00:33:05   7176s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:33:05   7176s] *info: 8 clock nets excluded
[08/28 00:33:05   7176s] *info: 2 special nets excluded.
[08/28 00:33:05   7176s] *info: 48 skip_routing nets excluded.
[08/28 00:33:05   7176s] *info: 32 multi-driver nets excluded.
[08/28 00:33:05   7176s] *info: 1282 no-driver nets excluded.
[08/28 00:33:06   7177s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:33:06   7177s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:33:06   7177s] ** GigaOpt Global Opt WNS Slack -0.927  TNS Slack -969.257 
[08/28 00:33:06   7177s] +--------+--------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:33:06   7177s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:33:06   7177s] +--------+--------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:33:06   7177s] |  -0.927|-969.257|    59.30%|   0:00:00.0| 3341.6M|func_view_wc|  default| status_o                                           |
[08/28 00:33:09   7189s] |  -0.927|-1016.523|    59.16%|   0:00:03.0| 3721.9M|func_view_wc|  default| status_o                                           |
[08/28 00:33:10   7194s] |  -0.927|-1014.727|    59.18%|   0:00:01.0| 3727.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:10   7195s] |  -0.927|-1014.727|    59.18%|   0:00:00.0| 3727.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:11   7200s] |  -0.927|-1007.386|    59.23%|   0:00:01.0| 3729.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:14   7213s] |  -0.927|-998.452|    59.10%|   0:00:03.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:14   7215s] |  -0.927|-998.175|    59.11%|   0:00:00.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:15   7216s] |  -0.927|-998.175|    59.11%|   0:00:01.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:15   7217s] |  -0.927|-992.716|    59.13%|   0:00:00.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:17   7225s] |  -0.927|-920.336|    59.08%|   0:00:02.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:17   7227s] |  -0.927|-916.339|    59.09%|   0:00:00.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:17   7228s] |  -0.927|-916.339|    59.09%|   0:00:00.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:18   7229s] |  -0.927|-916.263|    59.10%|   0:00:01.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:19   7234s] |  -0.927|-915.834|    59.07%|   0:00:01.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:20   7235s] |  -0.927|-915.835|    59.07%|   0:00:01.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:20   7236s] |  -0.927|-915.835|    59.07%|   0:00:00.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:20   7237s] |  -0.927|-916.414|    59.09%|   0:00:00.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:21   7241s] |  -0.927|-916.414|    59.06%|   0:00:01.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:22   7242s] |  -0.927|-916.414|    59.07%|   0:00:01.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:22   7243s] |  -0.927|-916.414|    59.07%|   0:00:00.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:22   7244s] |  -0.927|-916.383|    59.07%|   0:00:00.0| 3770.2M|func_view_wc|  default| status_o                                           |
[08/28 00:33:22   7244s] +--------+--------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:33:22   7244s] 
[08/28 00:33:22   7244s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:07 real=0:00:16.0 mem=3770.2M) ***
[08/28 00:33:22   7244s] 
[08/28 00:33:22   7244s] *** Finish pre-CTS Setup Fixing (cpu=0:01:07 real=0:00:16.0 mem=3770.2M) ***
[08/28 00:33:22   7244s] ** GigaOpt Global Opt End WNS Slack -0.927  TNS Slack -916.384 
[08/28 00:33:22   7244s] TotalInstCnt at PhyDesignMc Destruction: 38,724
[08/28 00:33:22   7244s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.18
[08/28 00:33:22   7244s] *** SetupOpt [finish] : cpu/real = 0:01:11.1/0:00:20.5 (3.5), totSession cpu/real = 2:00:44.6/1:04:34.8 (1.9), mem = 3560.8M
[08/28 00:33:22   7244s] 
[08/28 00:33:22   7244s] =============================================================================================
[08/28 00:33:22   7244s]  Step TAT Report for GlobalOpt #2
[08/28 00:33:22   7244s] =============================================================================================
[08/28 00:33:22   7244s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:33:22   7244s] ---------------------------------------------------------------------------------------------
[08/28 00:33:22   7244s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:33:22   7244s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:33:22   7244s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:33:22   7244s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 00:33:22   7244s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.1
[08/28 00:33:22   7244s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:33:22   7244s] [ TransformInit          ]      1   0:00:02.8  (  13.5 % )     0:00:02.8 /  0:00:02.7    1.0
[08/28 00:33:22   7244s] [ OptSingleIteration     ]     20   0:00:00.2  (   0.9 % )     0:00:15.9 /  0:01:06.4    4.2
[08/28 00:33:22   7244s] [ OptGetWeight           ]     20   0:00:02.9  (  13.9 % )     0:00:02.9 /  0:00:02.8    1.0
[08/28 00:33:22   7244s] [ OptEval                ]     20   0:00:05.0  (  24.4 % )     0:00:05.0 /  0:00:38.4    7.7
[08/28 00:33:22   7244s] [ OptCommit              ]     20   0:00:00.5  (   2.6 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:33:22   7244s] [ IncrTimingUpdate       ]     15   0:00:01.9  (   9.2 % )     0:00:01.9 /  0:00:05.3    2.8
[08/28 00:33:22   7244s] [ PostCommitDelayCalc    ]     20   0:00:00.7  (   3.3 % )     0:00:00.7 /  0:00:02.4    3.6
[08/28 00:33:22   7244s] [ SetupOptGetWorkingSet  ]     20   0:00:01.9  (   9.1 % )     0:00:01.9 /  0:00:06.3    3.4
[08/28 00:33:22   7244s] [ SetupOptGetActiveNode  ]     20   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:02.0    5.9
[08/28 00:33:22   7244s] [ SetupOptSlackGraph     ]     20   0:00:02.6  (  12.5 % )     0:00:02.6 /  0:00:08.4    3.3
[08/28 00:33:22   7244s] [ MISC                   ]          0:00:00.7  (   3.4 % )     0:00:00.7 /  0:00:00.8    1.2
[08/28 00:33:22   7244s] ---------------------------------------------------------------------------------------------
[08/28 00:33:22   7244s]  GlobalOpt #2 TOTAL                 0:00:20.5  ( 100.0 % )     0:00:20.5 /  0:01:11.1    3.5
[08/28 00:33:22   7244s] ---------------------------------------------------------------------------------------------
[08/28 00:33:22   7244s] 
[08/28 00:33:22   7244s] End: GigaOpt Global Optimization
[08/28 00:33:22   7244s] *** Timing NOT met, worst failing slack is -0.927
[08/28 00:33:22   7244s] *** Check timing (0:00:00.1)
[08/28 00:33:22   7244s] Deleting Lib Analyzer.
[08/28 00:33:22   7244s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/28 00:33:22   7244s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:33:23   7244s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:33:23   7244s] *info: 48 skip_routing nets excluded.
[08/28 00:33:23   7244s] Info: 48 io nets excluded
[08/28 00:33:23   7245s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:33:23   7245s] ### Creating LA Mngr. totSessionCpu=2:00:45 mem=3182.8M
[08/28 00:33:23   7245s] ### Creating LA Mngr, finished. totSessionCpu=2:00:45 mem=3182.8M
[08/28 00:33:23   7245s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/28 00:33:23   7245s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:33:23   7245s] ### Creating PhyDesignMc. totSessionCpu=2:00:45 mem=3390.8M
[08/28 00:33:23   7245s] OPERPROF: Starting DPlace-Init at level 1, MEM:3390.8M
[08/28 00:33:23   7245s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:33:23   7245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3390.8M
[08/28 00:33:23   7245s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:33:23   7245s] OPERPROF:     Starting CMU at level 3, MEM:3388.8M
[08/28 00:33:23   7245s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3388.8M
[08/28 00:33:23   7245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.065, MEM:3388.8M
[08/28 00:33:23   7245s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3388.8MB).
[08/28 00:33:23   7245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.135, REAL:0.136, MEM:3388.8M
[08/28 00:33:23   7245s] TotalInstCnt at PhyDesignMc Initialization: 38,724
[08/28 00:33:23   7245s] ### Creating PhyDesignMc, finished. totSessionCpu=2:00:45 mem=3388.8M
[08/28 00:33:23   7245s] Begin: Area Reclaim Optimization
[08/28 00:33:23   7245s] 
[08/28 00:33:23   7245s] Creating Lib Analyzer ...
[08/28 00:33:23   7245s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:33:23   7245s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:33:23   7245s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:33:23   7245s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:33:23   7245s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:33:23   7245s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:33:23   7245s] 
[08/28 00:33:23   7245s] {RT default_rc_corner 0 4 4 0}
[08/28 00:33:23   7245s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:00:46 mem=3392.8M
[08/28 00:33:23   7245s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:00:46 mem=3392.8M
[08/28 00:33:23   7245s] Creating Lib Analyzer, finished. 
[08/28 00:33:23   7245s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:45.7/1:04:35.9 (1.9), mem = 3392.8M
[08/28 00:33:23   7245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.19
[08/28 00:33:23   7245s] 
[08/28 00:33:23   7245s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/28 00:33:24   7246s] Reclaim Optimization WNS Slack -0.927  TNS Slack -916.384 Density 59.07
[08/28 00:33:24   7246s] +----------+---------+--------+--------+------------+--------+
[08/28 00:33:24   7246s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/28 00:33:24   7246s] +----------+---------+--------+--------+------------+--------+
[08/28 00:33:24   7246s] |    59.07%|        -|  -0.927|-916.384|   0:00:00.0| 3392.8M|
[08/28 00:33:25   7251s] |    59.07%|        2|  -0.927|-916.383|   0:00:01.0| 3698.0M|
[08/28 00:33:25   7252s] |    59.07%|        1|  -0.927|-916.383|   0:00:00.0| 3698.0M|
[08/28 00:33:25   7252s] |    59.07%|        1|  -0.927|-916.383|   0:00:00.0| 3698.0M|
[08/28 00:33:26   7252s] |    59.07%|        1|  -0.927|-916.383|   0:00:01.0| 3698.0M|
[08/28 00:33:26   7253s] |    59.07%|        1|  -0.927|-916.383|   0:00:00.0| 3698.0M|
[08/28 00:33:26   7253s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:33:26   7253s] |    59.07%|        0|  -0.927|-916.383|   0:00:00.0| 3698.0M|
[08/28 00:33:29   7262s] |    59.00%|       97|  -0.924|-919.263|   0:00:03.0| 3698.0M|
[08/28 00:33:36   7283s] |    58.91%|      475|  -0.921|-931.495|   0:00:07.0| 3698.0M|
[08/28 00:33:37   7284s] |    58.90%|        8|  -0.921|-931.495|   0:00:01.0| 3698.0M|
[08/28 00:33:37   7284s] |    58.90%|        0|  -0.921|-931.495|   0:00:00.0| 3698.0M|
[08/28 00:33:37   7284s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:33:37   7284s] |    58.90%|        0|  -0.921|-931.495|   0:00:00.0| 3698.0M|
[08/28 00:33:37   7284s] +----------+---------+--------+--------+------------+--------+
[08/28 00:33:37   7284s] Reclaim Optimization End WNS Slack -0.921  TNS Slack -931.495 Density 58.90
[08/28 00:33:37   7284s] 
[08/28 00:33:37   7284s] ** Summary: Restruct = 6 Buffer Deletion = 73 Declone = 31 Resize = 237 **
[08/28 00:33:37   7284s] --------------------------------------------------------------
[08/28 00:33:37   7284s] |                                   | Total     | Sequential |
[08/28 00:33:37   7284s] --------------------------------------------------------------
[08/28 00:33:37   7284s] | Num insts resized                 |     232  |       2    |
[08/28 00:33:37   7284s] | Num insts undone                  |     246  |       0    |
[08/28 00:33:37   7284s] | Num insts Downsized               |     232  |       2    |
[08/28 00:33:37   7284s] | Num insts Samesized               |       0  |       0    |
[08/28 00:33:37   7284s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:33:37   7284s] | Num multiple commits+uncommits    |       5  |       -    |
[08/28 00:33:37   7284s] --------------------------------------------------------------
[08/28 00:33:37   7284s] End: Core Area Reclaim Optimization (cpu = 0:00:39.5) (real = 0:00:14.0) **
[08/28 00:33:37   7284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.19
[08/28 00:33:37   7284s] *** AreaOpt [finish] : cpu/real = 0:00:39.2/0:00:13.7 (2.9), totSession cpu/real = 2:01:25.0/1:04:49.6 (1.9), mem = 3698.0M
[08/28 00:33:37   7284s] 
[08/28 00:33:37   7284s] =============================================================================================
[08/28 00:33:37   7284s]  Step TAT Report for AreaOpt #10
[08/28 00:33:37   7284s] =============================================================================================
[08/28 00:33:37   7284s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:33:37   7284s] ---------------------------------------------------------------------------------------------
[08/28 00:33:37   7284s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.3    1.0
[08/28 00:33:37   7284s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:33:37   7284s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:33:37   7284s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.1
[08/28 00:33:37   7284s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:33:37   7284s] [ OptSingleIteration     ]     11   0:00:00.7  (   4.7 % )     0:00:11.3 /  0:00:36.8    3.3
[08/28 00:33:37   7284s] [ OptGetWeight           ]   1002   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.4
[08/28 00:33:37   7284s] [ OptEval                ]   1002   0:00:02.5  (  18.1 % )     0:00:02.5 /  0:00:15.0    5.9
[08/28 00:33:37   7284s] [ OptCommit              ]   1002   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.1    0.9
[08/28 00:33:37   7284s] [ IncrTimingUpdate       ]    204   0:00:07.0  (  49.8 % )     0:00:07.0 /  0:00:18.6    2.7
[08/28 00:33:37   7284s] [ PostCommitDelayCalc    ]   1069   0:00:00.9  (   6.5 % )     0:00:00.9 /  0:00:02.3    2.5
[08/28 00:33:37   7284s] [ MISC                   ]          0:00:02.0  (  14.4 % )     0:00:02.0 /  0:00:02.0    1.0
[08/28 00:33:37   7284s] ---------------------------------------------------------------------------------------------
[08/28 00:33:37   7284s]  AreaOpt #10 TOTAL                  0:00:14.0  ( 100.0 % )     0:00:14.0 /  0:00:39.6    2.8
[08/28 00:33:37   7284s] ---------------------------------------------------------------------------------------------
[08/28 00:33:37   7284s] 
[08/28 00:33:37   7284s] Executing incremental physical updates
[08/28 00:33:37   7284s] Executing incremental physical updates
[08/28 00:33:37   7285s] TotalInstCnt at PhyDesignMc Destruction: 38,620
[08/28 00:33:37   7285s] End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:14, mem=3184.07M, totSessionCpu=2:01:25).
[08/28 00:33:38   7285s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3184.1M
[08/28 00:33:38   7285s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.062, REAL:0.063, MEM:3184.1M
[08/28 00:33:38   7285s] **INFO: Flow update: Design is easy to close.
[08/28 00:33:38   7285s] 
[08/28 00:33:38   7285s] *** Start incrementalPlace ***
[08/28 00:33:38   7285s] User Input Parameters:
[08/28 00:33:38   7285s] - Congestion Driven    : On
[08/28 00:33:38   7285s] - Timing Driven        : On
[08/28 00:33:38   7285s] - Area-Violation Based : On
[08/28 00:33:38   7285s] - Start Rollback Level : -5
[08/28 00:33:38   7285s] - Legalized            : On
[08/28 00:33:38   7285s] - Window Based         : Off
[08/28 00:33:38   7285s] - eDen incr mode       : Off
[08/28 00:33:38   7285s] - Small incr mode      : Off
[08/28 00:33:38   7285s] 
[08/28 00:33:38   7285s] no activity file in design. spp won't run.
[08/28 00:33:38   7285s] Collecting buffer chain nets ...
[08/28 00:33:38   7285s] No Views given, use default active views for adaptive view pruning
[08/28 00:33:38   7285s] SKP will enable view:
[08/28 00:33:38   7285s]   func_view_wc
[08/28 00:33:38   7285s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3184.1M
[08/28 00:33:38   7285s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.036, REAL:0.036, MEM:3184.1M
[08/28 00:33:38   7285s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3184.1M
[08/28 00:33:38   7285s] Starting Early Global Route congestion estimation: mem = 3184.1M
[08/28 00:33:38   7285s] (I)       Started Loading and Dumping File ( Curr Mem: 3184.07 MB )
[08/28 00:33:38   7285s] (I)       Reading DB...
[08/28 00:33:38   7285s] (I)       Read data from FE... (mem=3184.1M)
[08/28 00:33:38   7285s] (I)       Read nodes and places... (mem=3184.1M)
[08/28 00:33:38   7286s] (I)       Done Read nodes and places (cpu=0.068s, mem=3198.9M)
[08/28 00:33:38   7286s] (I)       Read nets... (mem=3198.9M)
[08/28 00:33:38   7286s] (I)       Done Read nets (cpu=0.189s, mem=3214.4M)
[08/28 00:33:38   7286s] (I)       Done Read data from FE (cpu=0.257s, mem=3214.4M)
[08/28 00:33:38   7286s] (I)       before initializing RouteDB syMemory usage = 3214.4 MB
[08/28 00:33:38   7286s] (I)       == Non-default Options ==
[08/28 00:33:38   7286s] (I)       Maximum routing layer                              : 4
[08/28 00:33:38   7286s] (I)       Number threads                                     : 8
[08/28 00:33:38   7286s] (I)       Source-to-sink ratio                               : 0.300000
[08/28 00:33:38   7286s] (I)       Use non-blocking free Dbs wires                    : false
[08/28 00:33:38   7286s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:33:38   7286s] (I)       Use row-based GCell size
[08/28 00:33:38   7286s] (I)       GCell unit size  : 3780
[08/28 00:33:38   7286s] (I)       GCell multiplier : 1
[08/28 00:33:38   7286s] (I)       build grid graph
[08/28 00:33:38   7286s] (I)       build grid graph start
[08/28 00:33:38   7286s] [NR-eGR] Track table information for default rule: 
[08/28 00:33:38   7286s] [NR-eGR] Metal1 has no routable track
[08/28 00:33:38   7286s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:33:38   7286s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:33:38   7286s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:33:38   7286s] (I)       build grid graph end
[08/28 00:33:38   7286s] (I)       ===========================================================================
[08/28 00:33:38   7286s] (I)       == Report All Rule Vias ==
[08/28 00:33:38   7286s] (I)       ===========================================================================
[08/28 00:33:38   7286s] (I)        Via Rule : (Default)
[08/28 00:33:38   7286s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:33:38   7286s] (I)       ---------------------------------------------------------------------------
[08/28 00:33:38   7286s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:33:38   7286s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:33:38   7286s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:33:38   7286s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:33:38   7286s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:33:38   7286s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:33:38   7286s] (I)       ===========================================================================
[08/28 00:33:38   7286s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3214.45 MB )
[08/28 00:33:38   7286s] (I)       Num PG vias on layer 2 : 0
[08/28 00:33:38   7286s] (I)       Num PG vias on layer 3 : 0
[08/28 00:33:38   7286s] (I)       Num PG vias on layer 4 : 0
[08/28 00:33:38   7286s] [NR-eGR] Read 74957 PG shapes
[08/28 00:33:38   7286s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3214.45 MB )
[08/28 00:33:38   7286s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:33:38   7286s] [NR-eGR] #Instance Blockages : 7040
[08/28 00:33:38   7286s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:33:38   7286s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:33:38   7286s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:33:38   7286s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:33:38   7286s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:33:38   7286s] (I)       readDataFromPlaceDB
[08/28 00:33:38   7286s] (I)       Read net information..
[08/28 00:33:38   7286s] [NR-eGR] Read numTotalNets=39278  numIgnoredNets=48
[08/28 00:33:38   7286s] (I)       Read testcase time = 0.018 seconds
[08/28 00:33:38   7286s] 
[08/28 00:33:38   7286s] (I)       early_global_route_priority property id does not exist.
[08/28 00:33:38   7286s] (I)       Start initializing grid graph
[08/28 00:33:38   7286s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:33:38   7286s] (I)       End initializing grid graph
[08/28 00:33:38   7286s] (I)       Model blockages into capacity
[08/28 00:33:38   7286s] (I)       Read Num Blocks=103927  Num Prerouted Wires=0  Num CS=0
[08/28 00:33:38   7286s] (I)       Started Modeling ( Curr Mem: 3223.14 MB )
[08/28 00:33:38   7286s] (I)       Layer 1 (H) : #blockages 66272 : #preroutes 0
[08/28 00:33:38   7286s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:33:38   7286s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:33:38   7286s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3223.14 MB )
[08/28 00:33:38   7286s] (I)       -- layer congestion ratio --
[08/28 00:33:38   7286s] (I)       Layer 1 : 0.100000
[08/28 00:33:38   7286s] (I)       Layer 2 : 0.700000
[08/28 00:33:38   7286s] (I)       Layer 3 : 0.700000
[08/28 00:33:38   7286s] (I)       Layer 4 : 0.700000
[08/28 00:33:38   7286s] (I)       ----------------------------
[08/28 00:33:38   7286s] (I)       Number of ignored nets = 48
[08/28 00:33:38   7286s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:33:38   7286s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:33:38   7286s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:33:38   7286s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:33:38   7286s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:33:38   7286s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:33:38   7286s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:33:38   7286s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:33:38   7286s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:33:38   7286s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:33:38   7286s] (I)       Before initializing Early Global Route syMemory usage = 3223.1 MB
[08/28 00:33:38   7286s] (I)       Ndr track 0 does not exist
[08/28 00:33:38   7286s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:33:38   7286s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:33:38   7286s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:33:38   7286s] (I)       Site width          :   480  (dbu)
[08/28 00:33:38   7286s] (I)       Row height          :  3780  (dbu)
[08/28 00:33:38   7286s] (I)       GCell width         :  3780  (dbu)
[08/28 00:33:38   7286s] (I)       GCell height        :  3780  (dbu)
[08/28 00:33:38   7286s] (I)       Grid                :   487   487     4
[08/28 00:33:38   7286s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:33:38   7286s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:33:38   7286s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:33:38   7286s] (I)       Default wire width  :   160   200   200   200
[08/28 00:33:38   7286s] (I)       Default wire space  :   180   210   210   210
[08/28 00:33:38   7286s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:33:38   7286s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:33:38   7286s] (I)       First track coord   :     0   240   480   240
[08/28 00:33:38   7286s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:33:38   7286s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:33:38   7286s] (I)       Num of masks        :     1     1     1     1
[08/28 00:33:38   7286s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:33:38   7286s] (I)       --------------------------------------------------------
[08/28 00:33:38   7286s] 
[08/28 00:33:38   7286s] [NR-eGR] ============ Routing rule table ============
[08/28 00:33:38   7286s] [NR-eGR] Rule id: 0  Nets: 39230 
[08/28 00:33:38   7286s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:33:38   7286s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:33:38   7286s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:33:38   7286s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:33:38   7286s] [NR-eGR] ========================================
[08/28 00:33:38   7286s] [NR-eGR] 
[08/28 00:33:38   7286s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:33:38   7286s] (I)       blocked tracks on layer2 : = 875025 / 2133547 (41.01%)
[08/28 00:33:38   7286s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:33:38   7286s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:33:38   7286s] (I)       After initializing Early Global Route syMemory usage = 3232.6 MB
[08/28 00:33:38   7286s] (I)       Finished Loading and Dumping File ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 3232.64 MB )
[08/28 00:33:38   7286s] (I)       Reset routing kernel
[08/28 00:33:38   7286s] (I)       Started Global Routing ( Curr Mem: 3232.64 MB )
[08/28 00:33:38   7286s] (I)       ============= Initialization =============
[08/28 00:33:38   7286s] (I)       totalPins=134379  totalGlobalPin=129631 (96.47%)
[08/28 00:33:38   7286s] (I)       Started Net group 1 ( Curr Mem: 3232.64 MB )
[08/28 00:33:38   7286s] (I)       Started Build MST ( Curr Mem: 3232.64 MB )
[08/28 00:33:38   7286s] (I)       Generate topology with 8 threads
[08/28 00:33:38   7286s] (I)       Finished Build MST ( CPU: 0.10 sec, Real: 0.03 sec, Curr Mem: 3244.64 MB )
[08/28 00:33:38   7286s] (I)       total 2D Cap : 3730314 = (2633806 H, 1096508 V)
[08/28 00:33:38   7286s] [NR-eGR] Layer group 1: route 39230 net(s) in layer range [2, 4]
[08/28 00:33:38   7286s] (I)       
[08/28 00:33:38   7286s] (I)       ============  Phase 1a Route ============
[08/28 00:33:38   7286s] (I)       Started Phase 1a ( Curr Mem: 3236.64 MB )
[08/28 00:33:38   7286s] (I)       Started Pattern routing ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Finished Pattern routing ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 273
[08/28 00:33:39   7286s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Usage: 483020 = (243950 H, 239070 V) = (9.26% H, 21.80% V) = (9.221e+05um H, 9.037e+05um V)
[08/28 00:33:39   7286s] (I)       Finished Phase 1a ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       
[08/28 00:33:39   7286s] (I)       ============  Phase 1b Route ============
[08/28 00:33:39   7286s] (I)       Started Phase 1b ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Started Monotonic routing ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Usage: 483911 = (244545 H, 239366 V) = (9.28% H, 21.83% V) = (9.244e+05um H, 9.048e+05um V)
[08/28 00:33:39   7286s] (I)       Overflow of layer group 1: 0.88% H + 2.43% V. EstWL: 1.829184e+06um
[08/28 00:33:39   7286s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       
[08/28 00:33:39   7286s] (I)       ============  Phase 1c Route ============
[08/28 00:33:39   7286s] (I)       Started Phase 1c ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Started Two level routing ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Level2 Grid: 98 x 98
[08/28 00:33:39   7286s] (I)       Started Two Level Routing ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Finished Two level routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Usage: 485581 = (246019 H, 239562 V) = (9.34% H, 21.85% V) = (9.300e+05um H, 9.055e+05um V)
[08/28 00:33:39   7286s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       
[08/28 00:33:39   7286s] (I)       ============  Phase 1d Route ============
[08/28 00:33:39   7286s] (I)       Started Phase 1d ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7286s] (I)       Started Detoured routing ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7287s] (I)       Finished Detoured routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7287s] (I)       Usage: 485940 = (246195 H, 239745 V) = (9.35% H, 21.86% V) = (9.306e+05um H, 9.062e+05um V)
[08/28 00:33:39   7287s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7287s] (I)       
[08/28 00:33:39   7287s] (I)       ============  Phase 1e Route ============
[08/28 00:33:39   7287s] (I)       Started Phase 1e ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7287s] (I)       Started Route legalization ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7287s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7287s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7287s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7287s] (I)       Usage: 485940 = (246195 H, 239745 V) = (9.35% H, 21.86% V) = (9.306e+05um H, 9.062e+05um V)
[08/28 00:33:39   7287s] [NR-eGR] Early Global Route overflow of layer group 1: 0.45% H + 1.78% V. EstWL: 1.836853e+06um
[08/28 00:33:39   7287s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7287s] (I)       Started Layer assignment ( Curr Mem: 3236.64 MB )
[08/28 00:33:39   7287s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3236.64 MB )
[08/28 00:33:39   7287s] (I)       Running layer assignment with 8 threads
[08/28 00:33:39   7287s] (I)       Finished Layer assignment ( CPU: 0.77 sec, Real: 0.25 sec, Curr Mem: 3232.64 MB )
[08/28 00:33:39   7287s] (I)       Finished Net group 1 ( CPU: 1.44 sec, Real: 0.85 sec, Curr Mem: 3232.64 MB )
[08/28 00:33:39   7287s] (I)       
[08/28 00:33:39   7287s] (I)       ============  Phase 1l Route ============
[08/28 00:33:39   7287s] (I)       Started Phase 1l ( Curr Mem: 3232.64 MB )
[08/28 00:33:39   7287s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3232.64 MB )
[08/28 00:33:39   7287s] (I)       
[08/28 00:33:39   7287s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:33:39   7287s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:33:39   7287s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:33:39   7287s] [NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-25)    OverCon 
[08/28 00:33:39   7287s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:33:39   7287s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:33:39   7287s] [NR-eGR]  Metal2  (2)       342( 0.21%)        56( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.25%) 
[08/28 00:33:39   7287s] [NR-eGR]  Metal3  (3)      2108( 1.31%)         5( 0.00%)        99( 0.06%)        32( 0.02%)   ( 1.39%) 
[08/28 00:33:39   7287s] [NR-eGR]  Metal4  (4)       101( 0.06%)        40( 0.02%)         3( 0.00%)         0( 0.00%)   ( 0.09%) 
[08/28 00:33:39   7287s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:33:39   7287s] [NR-eGR] Total             2551( 0.53%)       101( 0.02%)       102( 0.02%)        32( 0.01%)   ( 0.58%) 
[08/28 00:33:39   7287s] [NR-eGR] 
[08/28 00:33:39   7287s] (I)       Finished Global Routing ( CPU: 1.46 sec, Real: 0.87 sec, Curr Mem: 3232.64 MB )
[08/28 00:33:39   7287s] (I)       total 2D Cap : 3750539 = (2652342 H, 1098197 V)
[08/28 00:33:39   7287s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.16% H + 1.40% V
[08/28 00:33:39   7287s] [NR-eGR] Overflow after Early Global Route 0.35% H + 1.82% V
[08/28 00:33:39   7287s] Early Global Route congestion estimation runtime: 1.95 seconds, mem = 3232.6M
[08/28 00:33:39   7287s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.950, REAL:1.363, MEM:3232.6M
[08/28 00:33:39   7287s] OPERPROF: Starting HotSpotCal at level 1, MEM:3232.6M
[08/28 00:33:39   7287s] [hotspot] +------------+---------------+---------------+
[08/28 00:33:39   7287s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:33:39   7287s] [hotspot] +------------+---------------+---------------+
[08/28 00:33:39   7287s] [hotspot] | normalized |         18.75 |         34.36 |
[08/28 00:33:39   7287s] [hotspot] +------------+---------------+---------------+
[08/28 00:33:39   7287s] Local HotSpot Analysis: normalized max congestion hotspot area = 18.75, normalized total congestion hotspot area = 34.36 (area is in unit of 4 std-cell row bins)
[08/28 00:33:39   7287s] [hotspot] max/total 18.75/34.36, big hotspot (>10) total 16.39
[08/28 00:33:39   7287s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:33:39   7287s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:33:39   7287s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:33:39   7287s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:33:39   7287s] [hotspot] |  1  |  1421.52   544.56  1482.00   665.52 |       16.39   |
[08/28 00:33:39   7287s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:33:39   7287s] [hotspot] |  2  |   605.04   726.00   665.52   786.48 |        3.67   |
[08/28 00:33:39   7287s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:33:39   7287s] [hotspot] |  3  |   453.84   786.48   514.32   846.96 |        1.84   |
[08/28 00:33:39   7287s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:33:39   7287s] [hotspot] |  4  |  1421.52   484.08  1482.00   544.56 |        1.57   |
[08/28 00:33:39   7287s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:33:39   7287s] [hotspot] |  5  |   514.32   635.28   574.80   695.76 |        1.05   |
[08/28 00:33:39   7287s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:33:39   7287s] Top 5 hotspots total area: 24.52
[08/28 00:33:39   7287s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.018, MEM:3232.6M
[08/28 00:33:39   7287s] 
[08/28 00:33:39   7287s] === incrementalPlace Internal Loop 1 ===
[08/28 00:33:39   7287s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/28 00:33:39   7287s] OPERPROF: Starting IPInitSPData at level 1, MEM:3232.6M
[08/28 00:33:39   7287s] #spOpts: N=130 minPadR=1.1 
[08/28 00:33:39   7287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3232.6M
[08/28 00:33:39   7287s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:33:39   7288s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.154, REAL:0.155, MEM:3232.6M
[08/28 00:33:39   7288s] OPERPROF:   Starting post-place ADS at level 2, MEM:3232.6M
[08/28 00:33:40   7288s] ADSU 0.597 -> 0.607. GS 30.240
[08/28 00:33:40   7288s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.123, REAL:0.124, MEM:3232.6M
[08/28 00:33:40   7288s] OPERPROF:   Starting spMPad at level 2, MEM:3232.6M
[08/28 00:33:40   7288s] OPERPROF:     Starting spContextMPad at level 3, MEM:3232.6M
[08/28 00:33:40   7288s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3232.6M
[08/28 00:33:40   7288s] OPERPROF:   Finished spMPad at level 2, CPU:0.027, REAL:0.028, MEM:3232.6M
[08/28 00:33:40   7288s] OPERPROF:   Starting spInitNetWt at level 2, MEM:3232.6M
[08/28 00:33:40   7288s] no activity file in design. spp won't run.
[08/28 00:33:40   7288s] [spp] 0
[08/28 00:33:40   7288s] [adp] 0:1:1:3
[08/28 00:33:40   7288s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.026, REAL:0.026, MEM:3232.6M
[08/28 00:33:40   7288s] SP #FI/SF FL/PI 1/0 38619/0
[08/28 00:33:40   7288s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.438, REAL:0.441, MEM:3232.6M
[08/28 00:33:40   7288s] PP off. flexM 0
[08/28 00:33:40   7288s] OPERPROF: Starting CDPad at level 1, MEM:3232.6M
[08/28 00:33:40   7288s] 3DP is on.
[08/28 00:33:40   7288s] 3DP OF M2 0.007, M4 0.004. Diff 0
[08/28 00:33:40   7288s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[08/28 00:33:40   7289s] CDPadU 0.829 -> 0.855. R=0.617, N=38619, GS=3.780
[08/28 00:33:40   7289s] OPERPROF: Finished CDPad at level 1, CPU:0.782, REAL:0.241, MEM:3232.6M
[08/28 00:33:40   7289s] OPERPROF: Starting InitSKP at level 1, MEM:3232.6M
[08/28 00:33:40   7289s] no activity file in design. spp won't run.
[08/28 00:33:41   7292s] no activity file in design. spp won't run.
[08/28 00:33:43   7297s] *** Finished SKP initialization (cpu=0:00:08.1, real=0:00:03.0)***
[08/28 00:33:43   7297s] OPERPROF: Finished InitSKP at level 1, CPU:8.103, REAL:3.114, MEM:3500.2M
[08/28 00:33:43   7297s] NP #FI/FS/SF FL/PI: 8107/64/0 38619/0
[08/28 00:33:43   7297s] no activity file in design. spp won't run.
[08/28 00:33:43   7297s] 
[08/28 00:33:43   7297s] AB Est...
[08/28 00:33:43   7297s] OPERPROF: Starting npPlace at level 1, MEM:3512.5M
[08/28 00:33:43   7297s] OPERPROF: Finished npPlace at level 1, CPU:0.169, REAL:0.097, MEM:3575.4M
[08/28 00:33:43   7297s] Iteration  4: Skipped, with CDP Off
[08/28 00:33:43   7297s] 
[08/28 00:33:43   7297s] AB Est...
[08/28 00:33:43   7297s] OPERPROF: Starting npPlace at level 1, MEM:3607.4M
[08/28 00:33:43   7297s] OPERPROF: Finished npPlace at level 1, CPU:0.164, REAL:0.089, MEM:3575.4M
[08/28 00:33:44   7298s] Iteration  5: Skipped, with CDP Off
[08/28 00:33:44   7298s] 
[08/28 00:33:44   7298s] AB Est...
[08/28 00:33:44   7298s] OPERPROF: Starting npPlace at level 1, MEM:3607.4M
[08/28 00:33:44   7298s] OPERPROF: Finished npPlace at level 1, CPU:0.183, REAL:0.084, MEM:3575.4M
[08/28 00:33:44   7298s] Iteration  6: Skipped, with CDP Off
[08/28 00:33:44   7298s] OPERPROF: Starting npPlace at level 1, MEM:3703.4M
[08/28 00:33:44   7298s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/28 00:33:44   7298s] No instances found in the vector
[08/28 00:33:44   7298s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3607.4M, DRC: 0)
[08/28 00:33:44   7298s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:33:44   7298s] Starting Early Global Route supply map. mem = 3639.2M
[08/28 00:33:44   7299s] Finished Early Global Route supply map. mem = 3656.7M
[08/28 00:34:03   7387s] Iteration  7: Total net bbox = 1.362e+06 (6.37e+05 7.25e+05)
[08/28 00:34:03   7387s]               Est.  stn bbox = 1.639e+06 (7.67e+05 8.72e+05)
[08/28 00:34:03   7387s]               cpu = 0:01:29 real = 0:00:19.0 mem = 3815.3M
[08/28 00:34:03   7387s] OPERPROF: Finished npPlace at level 1, CPU:89.061, REAL:18.841, MEM:3719.3M
[08/28 00:34:03   7388s] no activity file in design. spp won't run.
[08/28 00:34:03   7388s] NP #FI/FS/SF FL/PI: 8107/64/0 38619/0
[08/28 00:34:03   7388s] no activity file in design. spp won't run.
[08/28 00:34:03   7388s] OPERPROF: Starting npPlace at level 1, MEM:3687.3M
[08/28 00:34:03   7388s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/28 00:34:03   7388s] No instances found in the vector
[08/28 00:34:03   7388s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3591.3M, DRC: 0)
[08/28 00:34:03   7388s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:34:17   7461s] Iteration  8: Total net bbox = 1.365e+06 (6.45e+05 7.20e+05)
[08/28 00:34:17   7461s]               Est.  stn bbox = 1.642e+06 (7.78e+05 8.64e+05)
[08/28 00:34:17   7461s]               cpu = 0:01:12 real = 0:00:14.0 mem = 3796.3M
[08/28 00:34:17   7461s] OPERPROF: Finished npPlace at level 1, CPU:72.351, REAL:13.822, MEM:3700.3M
[08/28 00:34:17   7461s] no activity file in design. spp won't run.
[08/28 00:34:17   7461s] NP #FI/FS/SF FL/PI: 8107/64/0 38619/0
[08/28 00:34:17   7461s] no activity file in design. spp won't run.
[08/28 00:34:18   7461s] OPERPROF: Starting npPlace at level 1, MEM:3668.3M
[08/28 00:34:18   7461s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/28 00:34:18   7461s] No instances found in the vector
[08/28 00:34:18   7461s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3572.3M, DRC: 0)
[08/28 00:34:18   7461s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:34:46   7626s] Iteration  9: Total net bbox = 1.368e+06 (6.47e+05 7.21e+05)
[08/28 00:34:46   7626s]               Est.  stn bbox = 1.646e+06 (7.81e+05 8.65e+05)
[08/28 00:34:46   7626s]               cpu = 0:02:45 real = 0:00:28.0 mem = 3800.5M
[08/28 00:34:46   7626s] OPERPROF: Finished npPlace at level 1, CPU:165.039, REAL:28.035, MEM:3704.5M
[08/28 00:34:46   7627s] no activity file in design. spp won't run.
[08/28 00:34:46   7627s] NP #FI/FS/SF FL/PI: 8107/64/0 38619/0
[08/28 00:34:46   7627s] no activity file in design. spp won't run.
[08/28 00:34:46   7627s] OPERPROF: Starting npPlace at level 1, MEM:3672.5M
[08/28 00:34:46   7627s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/28 00:34:46   7627s] No instances found in the vector
[08/28 00:34:46   7627s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3576.5M, DRC: 0)
[08/28 00:34:46   7627s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:35:14   7778s] Iteration 10: Total net bbox = 1.412e+06 (6.72e+05 7.39e+05)
[08/28 00:35:14   7778s]               Est.  stn bbox = 1.687e+06 (8.06e+05 8.81e+05)
[08/28 00:35:14   7778s]               cpu = 0:02:31 real = 0:00:28.0 mem = 3804.6M
[08/28 00:35:14   7778s] OPERPROF: Finished npPlace at level 1, CPU:150.901, REAL:27.373, MEM:3708.6M
[08/28 00:35:14   7778s] no activity file in design. spp won't run.
[08/28 00:35:14   7778s] NP #FI/FS/SF FL/PI: 8107/64/0 38619/0
[08/28 00:35:14   7778s] no activity file in design. spp won't run.
[08/28 00:35:14   7779s] OPERPROF: Starting npPlace at level 1, MEM:3676.6M
[08/28 00:35:14   7779s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/28 00:35:14   7779s] No instances found in the vector
[08/28 00:35:14   7779s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3580.6M, DRC: 0)
[08/28 00:35:14   7779s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:35:19   7797s] Iteration 11: Total net bbox = 1.466e+06 (6.97e+05 7.68e+05)
[08/28 00:35:19   7797s]               Est.  stn bbox = 1.740e+06 (8.30e+05 9.10e+05)
[08/28 00:35:19   7797s]               cpu = 0:00:17.8 real = 0:00:05.0 mem = 3808.8M
[08/28 00:35:19   7797s] OPERPROF: Finished npPlace at level 1, CPU:17.869, REAL:4.501, MEM:3712.8M
[08/28 00:35:19   7797s] Move report: Timing Driven Placement moves 38619 insts, mean move: 23.30 um, max move: 575.50 um
[08/28 00:35:19   7797s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_preCTS_FE_OFC8218_FE_OFN6288_n): (634.08, 544.56) --> (1020.89, 355.87)
[08/28 00:35:19   7797s] no activity file in design. spp won't run.
[08/28 00:35:19   7797s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.011, REAL:0.011, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.072, REAL:0.073, MEM:3584.8M
[08/28 00:35:19   7797s] 
[08/28 00:35:19   7797s] Finished Incremental Placement (cpu=0:08:29, real=0:01:40, mem=3584.8M)
[08/28 00:35:19   7797s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/28 00:35:19   7797s] Type 'man IMPSP-9025' for more detail.
[08/28 00:35:19   7797s] CongRepair sets shifter mode to gplace
[08/28 00:35:19   7797s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3584.8M
[08/28 00:35:19   7797s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:35:19   7797s] All LLGs are deleted
[08/28 00:35:19   7797s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3584.8M
[08/28 00:35:19   7797s] Core basic site is CoreSite
[08/28 00:35:19   7797s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:35:19   7797s] Fast DP-INIT is on for default
[08/28 00:35:19   7797s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:35:19   7797s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.168, REAL:0.054, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:         Starting CMU at level 5, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:         Finished CMU at level 5, CPU:0.007, REAL:0.007, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.235, REAL:0.122, MEM:3584.8M
[08/28 00:35:19   7797s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3584.8MB).
[08/28 00:35:19   7797s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.330, REAL:0.218, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.330, REAL:0.218, MEM:3584.8M
[08/28 00:35:19   7797s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.26
[08/28 00:35:19   7797s] OPERPROF:   Starting RefinePlace at level 2, MEM:3584.8M
[08/28 00:35:19   7797s] *** Starting refinePlace (2:09:58 mem=3584.8M) ***
[08/28 00:35:19   7797s] Total net bbox length = 1.505e+06 (7.331e+05 7.719e+05) (ext = 3.385e+04)
[08/28 00:35:19   7797s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:35:19   7797s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.005, REAL:0.005, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.005, REAL:0.006, MEM:3584.8M
[08/28 00:35:19   7797s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3584.8M
[08/28 00:35:19   7797s] Starting refinePlace ...
[08/28 00:35:19   7798s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:35:19   7798s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:35:20   7799s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3584.8MB) @(2:09:58 - 2:09:59).
[08/28 00:35:20   7799s] Move report: preRPlace moves 38619 insts, mean move: 1.51 um, max move: 17.02 um
[08/28 00:35:20   7799s] 	Max move on inst (i_croc_soc/i_croc/i_dmi_jtag/address_q_6__reg): (436.77, 438.05) --> (453.12, 438.72)
[08/28 00:35:20   7799s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:35:20   7799s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:35:20   7799s] tweakage running in 8 threads.
[08/28 00:35:20   7799s] Placement tweakage begins.
[08/28 00:35:20   7799s] wire length = 1.794e+06
[08/28 00:35:21   7802s] wire length = 1.737e+06
[08/28 00:35:21   7802s] Placement tweakage ends.
[08/28 00:35:21   7802s] Move report: tweak moves 5867 insts, mean move: 4.80 um, max move: 36.48 um
[08/28 00:35:21   7802s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/ictc_preCTS_FE_OFC678_gen_gpios_7__serial_d): (374.40, 1160.70) --> (410.88, 1160.70)
[08/28 00:35:21   7802s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.1, real=0:00:01.0, mem=3584.8MB) @(2:09:59 - 2:10:02).
[08/28 00:35:22   7802s] 
[08/28 00:35:22   7802s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:35:23   7804s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:35:23   7804s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=3584.8MB) @(2:10:02 - 2:10:04).
[08/28 00:35:23   7804s] Move report: Detail placement moves 38619 insts, mean move: 2.14 um, max move: 37.80 um
[08/28 00:35:23   7804s] 	Max move on inst (i_croc_soc/i_croc/i_gpio/ictc_preCTS_FE_OFC678_gen_gpios_7__serial_d): (374.60, 1159.18) --> (410.88, 1160.70)
[08/28 00:35:23   7804s] 	Runtime: CPU: 0:00:06.3 REAL: 0:00:04.0 MEM: 3584.8MB
[08/28 00:35:23   7804s] Statistics of distance of Instance movement in refine placement:
[08/28 00:35:23   7804s]   maximum (X+Y) =        37.80 um
[08/28 00:35:23   7804s]   inst (i_croc_soc/i_croc/i_gpio/ictc_preCTS_FE_OFC678_gen_gpios_7__serial_d) with max move: (374.597, 1159.18) -> (410.88, 1160.7)
[08/28 00:35:23   7804s]   mean    (X+Y) =         2.14 um
[08/28 00:35:23   7804s] Summary Report:
[08/28 00:35:23   7804s] Instances move: 38619 (out of 38619 movable)
[08/28 00:35:23   7804s] Instances flipped: 0
[08/28 00:35:23   7804s] Mean displacement: 2.14 um
[08/28 00:35:23   7804s] Max displacement: 37.80 um (Instance: i_croc_soc/i_croc/i_gpio/ictc_preCTS_FE_OFC678_gen_gpios_7__serial_d) (374.597, 1159.18) -> (410.88, 1160.7)
[08/28 00:35:23   7804s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/28 00:35:23   7804s] Total instances moved : 38619
[08/28 00:35:23   7804s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.301, REAL:3.515, MEM:3584.8M
[08/28 00:35:23   7804s] Total net bbox length = 1.467e+06 (6.911e+05 7.756e+05) (ext = 3.362e+04)
[08/28 00:35:23   7804s] Runtime: CPU: 0:00:06.5 REAL: 0:00:04.0 MEM: 3584.8MB
[08/28 00:35:23   7804s] [CPU] RefinePlace/total (cpu=0:00:06.5, real=0:00:04.0, mem=3584.8MB) @(2:09:58 - 2:10:04).
[08/28 00:35:23   7804s] *** Finished refinePlace (2:10:04 mem=3584.8M) ***
[08/28 00:35:23   7804s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.26
[08/28 00:35:23   7804s] OPERPROF:   Finished RefinePlace at level 2, CPU:6.540, REAL:3.757, MEM:3584.8M
[08/28 00:35:23   7804s] OPERPROF: Finished RefinePlace2 at level 1, CPU:7.034, REAL:4.024, MEM:3584.8M
[08/28 00:35:23   7804s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3584.8M
[08/28 00:35:23   7804s] Starting Early Global Route congestion estimation: mem = 3584.8M
[08/28 00:35:23   7804s] (I)       Started Loading and Dumping File ( Curr Mem: 3584.75 MB )
[08/28 00:35:23   7804s] (I)       Reading DB...
[08/28 00:35:23   7804s] (I)       Read data from FE... (mem=3584.8M)
[08/28 00:35:23   7804s] (I)       Read nodes and places... (mem=3584.8M)
[08/28 00:35:23   7804s] (I)       Done Read nodes and places (cpu=0.088s, mem=3584.8M)
[08/28 00:35:23   7804s] (I)       Read nets... (mem=3584.8M)
[08/28 00:35:23   7804s] (I)       Done Read nets (cpu=0.172s, mem=3584.8M)
[08/28 00:35:23   7804s] (I)       Done Read data from FE (cpu=0.261s, mem=3584.8M)
[08/28 00:35:23   7804s] (I)       before initializing RouteDB syMemory usage = 3584.8 MB
[08/28 00:35:23   7804s] (I)       == Non-default Options ==
[08/28 00:35:23   7804s] (I)       Maximum routing layer                              : 4
[08/28 00:35:23   7804s] (I)       Number threads                                     : 8
[08/28 00:35:23   7804s] (I)       Source-to-sink ratio                               : 0.300000
[08/28 00:35:23   7804s] (I)       Use non-blocking free Dbs wires                    : false
[08/28 00:35:23   7804s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:35:23   7804s] (I)       Use row-based GCell size
[08/28 00:35:23   7804s] (I)       GCell unit size  : 3780
[08/28 00:35:23   7804s] (I)       GCell multiplier : 1
[08/28 00:35:23   7804s] (I)       build grid graph
[08/28 00:35:23   7804s] (I)       build grid graph start
[08/28 00:35:23   7804s] [NR-eGR] Track table information for default rule: 
[08/28 00:35:23   7804s] [NR-eGR] Metal1 has no routable track
[08/28 00:35:23   7804s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:35:23   7804s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:35:23   7804s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:35:23   7804s] (I)       build grid graph end
[08/28 00:35:23   7804s] (I)       ===========================================================================
[08/28 00:35:23   7804s] (I)       == Report All Rule Vias ==
[08/28 00:35:23   7804s] (I)       ===========================================================================
[08/28 00:35:23   7804s] (I)        Via Rule : (Default)
[08/28 00:35:23   7804s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:35:23   7804s] (I)       ---------------------------------------------------------------------------
[08/28 00:35:23   7804s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:35:23   7804s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:35:23   7804s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:35:23   7804s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:35:23   7804s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:35:23   7804s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:35:23   7804s] (I)       ===========================================================================
[08/28 00:35:23   7804s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3584.75 MB )
[08/28 00:35:23   7804s] (I)       Num PG vias on layer 2 : 0
[08/28 00:35:23   7804s] (I)       Num PG vias on layer 3 : 0
[08/28 00:35:23   7804s] (I)       Num PG vias on layer 4 : 0
[08/28 00:35:23   7804s] [NR-eGR] Read 74957 PG shapes
[08/28 00:35:23   7804s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:23   7804s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:35:23   7804s] [NR-eGR] #Instance Blockages : 7040
[08/28 00:35:23   7804s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:35:23   7804s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:35:23   7804s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:35:23   7804s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:35:23   7804s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:35:23   7804s] (I)       readDataFromPlaceDB
[08/28 00:35:23   7804s] (I)       Read net information..
[08/28 00:35:23   7804s] [NR-eGR] Read numTotalNets=39278  numIgnoredNets=48
[08/28 00:35:23   7804s] (I)       Read testcase time = 0.016 seconds
[08/28 00:35:23   7804s] 
[08/28 00:35:23   7804s] (I)       early_global_route_priority property id does not exist.
[08/28 00:35:23   7804s] (I)       Start initializing grid graph
[08/28 00:35:23   7804s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:35:23   7804s] (I)       End initializing grid graph
[08/28 00:35:23   7804s] (I)       Model blockages into capacity
[08/28 00:35:23   7804s] (I)       Read Num Blocks=103927  Num Prerouted Wires=0  Num CS=0
[08/28 00:35:23   7804s] (I)       Started Modeling ( Curr Mem: 3584.75 MB )
[08/28 00:35:23   7804s] (I)       Layer 1 (H) : #blockages 66272 : #preroutes 0
[08/28 00:35:23   7804s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:35:23   7804s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:35:23   7804s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:23   7804s] (I)       -- layer congestion ratio --
[08/28 00:35:23   7804s] (I)       Layer 1 : 0.100000
[08/28 00:35:23   7804s] (I)       Layer 2 : 0.700000
[08/28 00:35:23   7804s] (I)       Layer 3 : 0.700000
[08/28 00:35:23   7804s] (I)       Layer 4 : 0.700000
[08/28 00:35:23   7804s] (I)       ----------------------------
[08/28 00:35:23   7804s] (I)       Number of ignored nets = 48
[08/28 00:35:23   7804s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:35:23   7804s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:35:23   7804s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:35:23   7804s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:35:23   7804s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:35:23   7804s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:35:23   7804s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:35:23   7804s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:35:23   7804s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:35:23   7804s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:35:23   7804s] (I)       Before initializing Early Global Route syMemory usage = 3584.8 MB
[08/28 00:35:23   7804s] (I)       Ndr track 0 does not exist
[08/28 00:35:23   7804s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:35:23   7804s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:35:23   7804s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:35:23   7804s] (I)       Site width          :   480  (dbu)
[08/28 00:35:23   7804s] (I)       Row height          :  3780  (dbu)
[08/28 00:35:23   7804s] (I)       GCell width         :  3780  (dbu)
[08/28 00:35:23   7804s] (I)       GCell height        :  3780  (dbu)
[08/28 00:35:23   7804s] (I)       Grid                :   487   487     4
[08/28 00:35:23   7804s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:35:23   7804s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:35:23   7804s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:35:23   7804s] (I)       Default wire width  :   160   200   200   200
[08/28 00:35:23   7804s] (I)       Default wire space  :   180   210   210   210
[08/28 00:35:23   7804s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:35:23   7804s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:35:23   7804s] (I)       First track coord   :     0   240   480   240
[08/28 00:35:23   7804s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:35:23   7804s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:35:23   7804s] (I)       Num of masks        :     1     1     1     1
[08/28 00:35:23   7804s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:35:23   7804s] (I)       --------------------------------------------------------
[08/28 00:35:23   7804s] 
[08/28 00:35:23   7804s] [NR-eGR] ============ Routing rule table ============
[08/28 00:35:23   7804s] [NR-eGR] Rule id: 0  Nets: 39230 
[08/28 00:35:23   7804s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:35:23   7804s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:35:23   7804s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:35:23   7804s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:35:23   7804s] [NR-eGR] ========================================
[08/28 00:35:23   7804s] [NR-eGR] 
[08/28 00:35:23   7804s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:35:23   7804s] (I)       blocked tracks on layer2 : = 875056 / 2133547 (41.01%)
[08/28 00:35:23   7804s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:35:23   7804s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:35:23   7804s] (I)       After initializing Early Global Route syMemory usage = 3584.8 MB
[08/28 00:35:23   7804s] (I)       Finished Loading and Dumping File ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:23   7804s] (I)       Reset routing kernel
[08/28 00:35:23   7804s] (I)       Started Global Routing ( Curr Mem: 3584.75 MB )
[08/28 00:35:23   7804s] (I)       ============= Initialization =============
[08/28 00:35:23   7804s] (I)       totalPins=134379  totalGlobalPin=131110 (97.57%)
[08/28 00:35:23   7804s] (I)       Started Net group 1 ( Curr Mem: 3584.75 MB )
[08/28 00:35:23   7804s] (I)       Started Build MST ( Curr Mem: 3584.75 MB )
[08/28 00:35:23   7804s] (I)       Generate topology with 8 threads
[08/28 00:35:23   7804s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 3596.75 MB )
[08/28 00:35:23   7804s] (I)       total 2D Cap : 3730254 = (2633746 H, 1096508 V)
[08/28 00:35:23   7805s] [NR-eGR] Layer group 1: route 39230 net(s) in layer range [2, 4]
[08/28 00:35:23   7805s] (I)       
[08/28 00:35:23   7805s] (I)       ============  Phase 1a Route ============
[08/28 00:35:23   7805s] (I)       Started Phase 1a ( Curr Mem: 3588.75 MB )
[08/28 00:35:23   7805s] (I)       Started Pattern routing ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Finished Pattern routing ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 293
[08/28 00:35:24   7805s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Usage: 472735 = (237447 H, 235288 V) = (9.02% H, 21.46% V) = (8.975e+05um H, 8.894e+05um V)
[08/28 00:35:24   7805s] (I)       Finished Phase 1a ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       
[08/28 00:35:24   7805s] (I)       ============  Phase 1b Route ============
[08/28 00:35:24   7805s] (I)       Started Phase 1b ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Started Monotonic routing ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Finished Monotonic routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Usage: 473589 = (238051 H, 235538 V) = (9.04% H, 21.48% V) = (8.998e+05um H, 8.903e+05um V)
[08/28 00:35:24   7805s] (I)       Overflow of layer group 1: 0.85% H + 2.35% V. EstWL: 1.790166e+06um
[08/28 00:35:24   7805s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       
[08/28 00:35:24   7805s] (I)       ============  Phase 1c Route ============
[08/28 00:35:24   7805s] (I)       Started Phase 1c ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Started Two level routing ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Level2 Grid: 98 x 98
[08/28 00:35:24   7805s] (I)       Started Two Level Routing ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Usage: 475189 = (239410 H, 235779 V) = (9.09% H, 21.50% V) = (9.050e+05um H, 8.912e+05um V)
[08/28 00:35:24   7805s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       
[08/28 00:35:24   7805s] (I)       ============  Phase 1d Route ============
[08/28 00:35:24   7805s] (I)       Started Phase 1d ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Started Detoured routing ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Finished Detoured routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Usage: 475189 = (239410 H, 235779 V) = (9.09% H, 21.50% V) = (9.050e+05um H, 8.912e+05um V)
[08/28 00:35:24   7805s] (I)       Finished Phase 1d ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       
[08/28 00:35:24   7805s] (I)       ============  Phase 1e Route ============
[08/28 00:35:24   7805s] (I)       Started Phase 1e ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Started Route legalization ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Usage: 475189 = (239410 H, 235779 V) = (9.09% H, 21.50% V) = (9.050e+05um H, 8.912e+05um V)
[08/28 00:35:24   7805s] [NR-eGR] Early Global Route overflow of layer group 1: 0.62% H + 1.59% V. EstWL: 1.796214e+06um
[08/28 00:35:24   7805s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Started Layer assignment ( Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Current Layer assignment [Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3588.75 MB )
[08/28 00:35:24   7805s] (I)       Running layer assignment with 8 threads
[08/28 00:35:24   7806s] (I)       Finished Layer assignment ( CPU: 0.82 sec, Real: 0.25 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:24   7806s] (I)       Finished Net group 1 ( CPU: 1.49 sec, Real: 0.86 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:24   7806s] (I)       
[08/28 00:35:24   7806s] (I)       ============  Phase 1l Route ============
[08/28 00:35:24   7806s] (I)       Started Phase 1l ( Curr Mem: 3584.75 MB )
[08/28 00:35:24   7806s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:24   7806s] (I)       
[08/28 00:35:24   7806s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:35:24   7806s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:35:24   7806s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:35:24   7806s] [NR-eGR]       Layer             (1-10)           (11-21)           (22-31)           (32-42)    OverCon 
[08/28 00:35:24   7806s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:35:24   7806s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:35:24   7806s] [NR-eGR]  Metal2  (2)       294( 0.18%)        72( 0.04%)        12( 0.01%)         0( 0.00%)   ( 0.23%) 
[08/28 00:35:24   7806s] [NR-eGR]  Metal3  (3)      1770( 1.10%)        36( 0.02%)        34( 0.02%)        33( 0.02%)   ( 1.16%) 
[08/28 00:35:24   7806s] [NR-eGR]  Metal4  (4)       115( 0.07%)        70( 0.04%)         4( 0.00%)         0( 0.00%)   ( 0.12%) 
[08/28 00:35:24   7806s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:35:24   7806s] [NR-eGR] Total             2179( 0.45%)       178( 0.04%)        50( 0.01%)        33( 0.01%)   ( 0.50%) 
[08/28 00:35:24   7806s] [NR-eGR] 
[08/28 00:35:24   7806s] (I)       Finished Global Routing ( CPU: 1.53 sec, Real: 0.90 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:24   7806s] (I)       total 2D Cap : 3750587 = (2652390 H, 1098197 V)
[08/28 00:35:24   7806s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.16% H + 1.17% V
[08/28 00:35:24   7806s] [NR-eGR] Overflow after Early Global Route 0.50% H + 1.58% V
[08/28 00:35:24   7806s] Early Global Route congestion estimation runtime: 2.04 seconds, mem = 3584.8M
[08/28 00:35:24   7806s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.041, REAL:1.420, MEM:3584.8M
[08/28 00:35:24   7806s] OPERPROF: Starting HotSpotCal at level 1, MEM:3584.8M
[08/28 00:35:24   7806s] [hotspot] +------------+---------------+---------------+
[08/28 00:35:24   7806s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:35:24   7806s] [hotspot] +------------+---------------+---------------+
[08/28 00:35:24   7806s] [hotspot] | normalized |          9.05 |         19.02 |
[08/28 00:35:24   7806s] [hotspot] +------------+---------------+---------------+
[08/28 00:35:24   7806s] Local HotSpot Analysis: normalized max congestion hotspot area = 9.05, normalized total congestion hotspot area = 19.02 (area is in unit of 4 std-cell row bins)
[08/28 00:35:24   7806s] [hotspot] max/total 9.05/19.02, big hotspot (>10) total 13.11
[08/28 00:35:24   7806s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:35:24   7806s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:24   7806s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:35:24   7806s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:24   7806s] [hotspot] |  1  |   605.04   605.04   665.52   665.52 |        8.52   |
[08/28 00:35:24   7806s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:24   7806s] [hotspot] |  2  |  1421.52   605.04  1482.00   665.52 |        6.56   |
[08/28 00:35:24   7806s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:24   7806s] [hotspot] |  3  |   726.00   907.44   786.48   967.92 |        1.05   |
[08/28 00:35:24   7806s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:24   7806s] [hotspot] |  4  |   453.84   786.48   514.32   846.96 |        0.79   |
[08/28 00:35:24   7806s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:24   7806s] [hotspot] |  5  |  1179.60  1270.32  1240.08  1330.80 |        0.52   |
[08/28 00:35:24   7806s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:24   7806s] Top 5 hotspots total area: 17.44
[08/28 00:35:24   7806s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.021, MEM:3584.8M
[08/28 00:35:24   7806s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3584.8M
[08/28 00:35:24   7806s] Starting Early Global Route wiring: mem = 3584.8M
[08/28 00:35:24   7806s] (I)       ============= track Assignment ============
[08/28 00:35:24   7806s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3584.75 MB )
[08/28 00:35:24   7806s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:24   7806s] (I)       Started Track Assignment ( Curr Mem: 3584.75 MB )
[08/28 00:35:24   7806s] (I)       Initialize Track Assignment ( max pin layer : 8 )
[08/28 00:35:24   7806s] (I)       Running track assignment with 8 threads
[08/28 00:35:24   7806s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:24   7806s] (I)       Run Multi-thread track assignment
[08/28 00:35:25   7807s] (I)       Finished Track Assignment ( CPU: 1.02 sec, Real: 0.18 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:25   7807s] [NR-eGR] Started Export DB wires ( Curr Mem: 3584.75 MB )
[08/28 00:35:25   7807s] [NR-eGR] Started Export all nets ( Curr Mem: 3584.75 MB )
[08/28 00:35:25   7807s] [NR-eGR] Finished Export all nets ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:25   7807s] [NR-eGR] Started Set wire vias ( Curr Mem: 3584.75 MB )
[08/28 00:35:25   7807s] [NR-eGR] Finished Set wire vias ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:25   7807s] [NR-eGR] Finished Export DB wires ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 3584.75 MB )
[08/28 00:35:25   7807s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:35:25   7807s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 128243
[08/28 00:35:25   7807s] [NR-eGR] Metal2  (2H) length: 6.313165e+05um, number of vias: 212248
[08/28 00:35:25   7807s] [NR-eGR] Metal3  (3V) length: 9.176348e+05um, number of vias: 12002
[08/28 00:35:25   7807s] [NR-eGR] Metal4  (4H) length: 3.254655e+05um, number of vias: 0
[08/28 00:35:25   7807s] [NR-eGR] Total length: 1.874417e+06um, number of vias: 352493
[08/28 00:35:25   7807s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:35:25   7808s] [NR-eGR] Total eGR-routed clock nets wire length: 5.945490e+04um 
[08/28 00:35:25   7808s] [NR-eGR] --------------------------------------------------------------------------
[08/28 00:35:25   7808s] Early Global Route wiring runtime: 1.64 seconds, mem = 3584.8M
[08/28 00:35:25   7808s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.644, REAL:0.701, MEM:3584.8M
[08/28 00:35:25   7808s] 0 delay mode for cte disabled.
[08/28 00:35:25   7808s] SKP cleared!
[08/28 00:35:25   7808s] 
[08/28 00:35:25   7808s] *** Finished incrementalPlace (cpu=0:08:42, real=0:01:47)***
[08/28 00:35:25   7808s] All LLGs are deleted
[08/28 00:35:25   7808s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3296.8M
[08/28 00:35:25   7808s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.024, REAL:0.025, MEM:3296.8M
[08/28 00:35:25   7808s] Start to check current routing status for nets...
[08/28 00:35:25   7808s] All nets are already routed correctly.
[08/28 00:35:25   7808s] End to check current routing status for nets (mem=3296.8M)
[08/28 00:35:25   7808s] Extraction called for design 'croc_chip' of instances=46790 and nets=45389 using extraction engine 'preRoute' .
[08/28 00:35:25   7808s] PreRoute RC Extraction called for design croc_chip.
[08/28 00:35:25   7808s] RC Extraction called in multi-corner(1) mode.
[08/28 00:35:25   7808s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/28 00:35:25   7808s] Type 'man IMPEXT-6197' for more detail.
[08/28 00:35:25   7808s] RCMode: PreRoute
[08/28 00:35:25   7808s]       RC Corner Indexes            0   
[08/28 00:35:25   7808s] Capacitance Scaling Factor   : 1.00000 
[08/28 00:35:25   7808s] Resistance Scaling Factor    : 1.00000 
[08/28 00:35:25   7808s] Clock Cap. Scaling Factor    : 1.00000 
[08/28 00:35:25   7808s] Clock Res. Scaling Factor    : 1.00000 
[08/28 00:35:25   7808s] Shrink Factor                : 1.00000
[08/28 00:35:25   7808s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/28 00:35:26   7808s] LayerId::1 widthSet size::1
[08/28 00:35:26   7808s] LayerId::2 widthSet size::1
[08/28 00:35:26   7808s] LayerId::3 widthSet size::1
[08/28 00:35:26   7808s] LayerId::4 widthSet size::1
[08/28 00:35:26   7808s] LayerId::5 widthSet size::1
[08/28 00:35:26   7808s] LayerId::6 widthSet size::1
[08/28 00:35:26   7808s] LayerId::7 widthSet size::1
[08/28 00:35:26   7808s] Updating RC grid for preRoute extraction ...
[08/28 00:35:26   7808s] Initializing multi-corner resistance tables ...
[08/28 00:35:26   7808s] {RT default_rc_corner 0 4 4 0}
[08/28 00:35:26   7808s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.294550 ; uaWl: 1.000000 ; uaWlH: 0.173636 ; aWlH: 0.000000 ; Pmax: 0.827900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/28 00:35:26   7809s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3296.750M)
[08/28 00:35:28   7810s] Compute RC Scale Done ...
[08/28 00:35:28   7810s] **optDesign ... cpu = 0:11:15, real = 0:02:47, mem = 2089.8M, totSessionCpu=2:10:11 **
[08/28 00:35:28   7811s] #################################################################################
[08/28 00:35:28   7811s] # Design Stage: PreRoute
[08/28 00:35:28   7811s] # Design Name: croc_chip
[08/28 00:35:28   7811s] # Design Mode: 130nm
[08/28 00:35:28   7811s] # Analysis Mode: MMMC OCV 
[08/28 00:35:28   7811s] # Parasitics Mode: No SPEF/RCDB
[08/28 00:35:28   7811s] # Signoff Settings: SI Off 
[08/28 00:35:28   7811s] #################################################################################
[08/28 00:35:28   7813s] Topological Sorting (REAL = 0:00:00.0, MEM = 3204.9M, InitMEM = 3199.0M)
[08/28 00:35:29   7813s] Calculate early delays in OCV mode...
[08/28 00:35:29   7813s] Calculate late delays in OCV mode...
[08/28 00:35:29   7813s] Start delay calculation (fullDC) (8 T). (MEM=3204.88)
[08/28 00:35:29   7813s] End AAE Lib Interpolated Model. (MEM=3230.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 00:35:30   7822s] Total number of fetched objects 44139
[08/28 00:35:30   7822s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/28 00:35:30   7822s] End delay calculation. (MEM=3557.5 CPU=0:00:07.5 REAL=0:00:01.0)
[08/28 00:35:30   7822s] End delay calculation (fullDC). (MEM=3557.5 CPU=0:00:09.3 REAL=0:00:01.0)
[08/28 00:35:30   7822s] *** CDM Built up (cpu=0:00:11.6  real=0:00:02.0  mem= 3557.5M) ***
[08/28 00:35:32   7825s] Deleting Lib Analyzer.
[08/28 00:35:32   7825s] Begin: GigaOpt DRV Optimization
[08/28 00:35:32   7825s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[08/28 00:35:32   7825s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:35:32   7825s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:35:32   7825s] *info: 48 skip_routing nets excluded.
[08/28 00:35:32   7825s] Info: 48 io nets excluded
[08/28 00:35:32   7825s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:35:32   7825s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:25.8/1:06:44.3 (2.0), mem = 3589.5M
[08/28 00:35:32   7825s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.20
[08/28 00:35:32   7825s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:35:32   7825s] ### Creating PhyDesignMc. totSessionCpu=2:10:26 mem=3589.5M
[08/28 00:35:32   7825s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:35:32   7825s] OPERPROF: Starting DPlace-Init at level 1, MEM:3589.5M
[08/28 00:35:32   7825s] #spOpts: N=130 minPadR=1.1 
[08/28 00:35:32   7825s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3589.5M
[08/28 00:35:32   7825s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3589.5M
[08/28 00:35:32   7825s] Core basic site is CoreSite
[08/28 00:35:32   7825s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:35:32   7826s] Fast DP-INIT is on for default
[08/28 00:35:32   7826s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 00:35:32   7826s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.216, REAL:0.056, MEM:3589.5M
[08/28 00:35:32   7826s] OPERPROF:     Starting CMU at level 3, MEM:3589.5M
[08/28 00:35:32   7826s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3589.5M
[08/28 00:35:32   7826s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.258, REAL:0.097, MEM:3589.5M
[08/28 00:35:32   7826s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3589.5MB).
[08/28 00:35:32   7826s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.342, REAL:0.183, MEM:3589.5M
[08/28 00:35:32   7826s] TotalInstCnt at PhyDesignMc Initialization: 38,620
[08/28 00:35:32   7826s] ### Creating PhyDesignMc, finished. totSessionCpu=2:10:26 mem=3589.5M
[08/28 00:35:32   7826s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:35:32   7826s] 
[08/28 00:35:32   7826s] Creating Lib Analyzer ...
[08/28 00:35:32   7826s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:35:32   7826s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:35:32   7826s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:35:32   7826s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:35:32   7826s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:35:32   7826s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:35:32   7826s] 
[08/28 00:35:32   7826s] {RT default_rc_corner 0 4 4 0}
[08/28 00:35:33   7826s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:10:27 mem=3589.5M
[08/28 00:35:33   7826s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:10:27 mem=3589.5M
[08/28 00:35:33   7826s] Creating Lib Analyzer, finished. 
[08/28 00:35:33   7826s] 
[08/28 00:35:33   7826s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/28 00:35:33   7826s] ### Creating LA Mngr. totSessionCpu=2:10:27 mem=3589.5M
[08/28 00:35:33   7826s] ### Creating LA Mngr, finished. totSessionCpu=2:10:27 mem=3589.5M
[08/28 00:35:35   7830s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:35:35   7830s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/28 00:35:35   7830s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:35:35   7830s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/28 00:35:35   7830s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:35:35   7830s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:35:35   7830s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:35:35   7830s] Info: violation cost 86.954239 (cap = 0.000000, tran = 86.954239, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:35:35   7831s] |   192|   608|    -5.06|    39|    71|   -15.02|  1521|  1521|     0|     0|    -1.79| -3539.52|       0|       0|       0|  58.90|          |         |
[08/28 00:35:36   7832s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:35:36   7832s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:35:36   7832s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:35:36   7832s] |    48|   112|    -5.06|    39|    71|   -15.02|  1520|  1520|     0|     0|    -1.79| -3537.53|     103|      30|      29|  59.03| 0:00:01.0|  3797.4M|
[08/28 00:35:36   7832s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:35:36   7832s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:35:36   7832s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:35:36   7833s] |    48|   112|    -5.06|    39|    71|   -15.02|  1520|  1520|     0|     0|    -1.79| -3537.53|       0|       0|       0|  59.03| 0:00:00.0|  3797.4M|
[08/28 00:35:36   7833s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:35:36   7833s] 
[08/28 00:35:36   7833s] ###############################################################################
[08/28 00:35:36   7833s] #
[08/28 00:35:36   7833s] #  Large fanout net report:  
[08/28 00:35:36   7833s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/28 00:35:36   7833s] #     - current density: 59.03
[08/28 00:35:36   7833s] #
[08/28 00:35:36   7833s] #  List of high fanout nets:
[08/28 00:35:36   7833s] #
[08/28 00:35:36   7833s] ###############################################################################
[08/28 00:35:36   7833s] 
[08/28 00:35:36   7833s] 
[08/28 00:35:36   7833s] =======================================================================
[08/28 00:35:36   7833s]                 Reasons for remaining drv violations
[08/28 00:35:36   7833s] =======================================================================
[08/28 00:35:36   7833s] *info: Total 48 net(s) have violations which can't be fixed by DRV optimization.
[08/28 00:35:36   7833s] 
[08/28 00:35:36   7833s] MultiBuffering failure reasons
[08/28 00:35:36   7833s] ------------------------------------------------
[08/28 00:35:36   7833s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/28 00:35:36   7833s] *info:    16 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/28 00:35:36   7833s] 
[08/28 00:35:36   7833s] 
[08/28 00:35:36   7833s] *** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:01.0 mem=3797.4M) ***
[08/28 00:35:36   7833s] 
[08/28 00:35:36   7833s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3797.4M
[08/28 00:35:36   7833s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3797.4M
[08/28 00:35:36   7833s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3797.4M
[08/28 00:35:36   7833s] OPERPROF:       Starting CMU at level 4, MEM:3797.4M
[08/28 00:35:36   7833s] OPERPROF:       Finished CMU at level 4, CPU:0.007, REAL:0.007, MEM:3797.4M
[08/28 00:35:36   7833s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.098, REAL:0.099, MEM:3797.4M
[08/28 00:35:36   7833s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.192, REAL:0.194, MEM:3797.4M
[08/28 00:35:36   7833s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.193, REAL:0.195, MEM:3797.4M
[08/28 00:35:36   7833s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.27
[08/28 00:35:36   7833s] OPERPROF: Starting RefinePlace at level 1, MEM:3797.4M
[08/28 00:35:36   7833s] *** Starting refinePlace (2:10:33 mem=3797.4M) ***
[08/28 00:35:36   7833s] Total net bbox length = 1.483e+06 (7.071e+05 7.758e+05) (ext = 3.362e+04)
[08/28 00:35:36   7833s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:35:36   7833s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3797.4M
[08/28 00:35:36   7833s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3797.4M
[08/28 00:35:36   7833s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3797.4M
[08/28 00:35:36   7833s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3797.4M
[08/28 00:35:36   7833s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3797.4M
[08/28 00:35:36   7833s] Starting refinePlace ...
[08/28 00:35:36   7833s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:35:36   7833s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:35:37   7834s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=3797.4MB) @(2:10:34 - 2:10:35).
[08/28 00:35:37   7834s] Move report: preRPlace moves 210 insts, mean move: 1.47 um, max move: 10.98 um
[08/28 00:35:37   7834s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_preCTS_FE_OFC7277_FE_OFN4721_FE_OFN530_08): (1450.56, 506.76) --> (1457.76, 510.54)
[08/28 00:35:37   7834s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[08/28 00:35:37   7834s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:35:37   7834s] 
[08/28 00:35:37   7834s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:35:38   7836s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:35:38   7836s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3797.4MB) @(2:10:35 - 2:10:37).
[08/28 00:35:38   7836s] Move report: Detail placement moves 210 insts, mean move: 1.47 um, max move: 10.98 um
[08/28 00:35:38   7836s] 	Max move on inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_preCTS_FE_OFC7277_FE_OFN4721_FE_OFN530_08): (1450.56, 506.76) --> (1457.76, 510.54)
[08/28 00:35:38   7836s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 3797.4MB
[08/28 00:35:38   7836s] Statistics of distance of Instance movement in refine placement:
[08/28 00:35:38   7836s]   maximum (X+Y) =        10.98 um
[08/28 00:35:38   7836s]   inst (i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_preCTS_FE_OFC7277_FE_OFN4721_FE_OFN530_08) with max move: (1450.56, 506.76) -> (1457.76, 510.54)
[08/28 00:35:38   7836s]   mean    (X+Y) =         1.47 um
[08/28 00:35:38   7836s] Summary Report:
[08/28 00:35:38   7836s] Instances move: 210 (out of 38752 movable)
[08/28 00:35:38   7836s] Instances flipped: 0
[08/28 00:35:38   7836s] Mean displacement: 1.47 um
[08/28 00:35:38   7836s] Max displacement: 10.98 um (Instance: i_croc_soc/i_croc/gen_sram_bank_0__i_sram/ictc_preCTS_FE_OFC7277_FE_OFN4721_FE_OFN530_08) (1450.56, 506.76) -> (1457.76, 510.54)
[08/28 00:35:38   7836s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_2
[08/28 00:35:38   7836s] Total instances moved : 210
[08/28 00:35:38   7836s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.995, REAL:1.692, MEM:3797.4M
[08/28 00:35:38   7836s] Total net bbox length = 1.483e+06 (7.073e+05 7.758e+05) (ext = 3.362e+04)
[08/28 00:35:38   7836s] Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 3797.4MB
[08/28 00:35:38   7836s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:02.0, mem=3797.4MB) @(2:10:33 - 2:10:37).
[08/28 00:35:38   7836s] *** Finished refinePlace (2:10:37 mem=3797.4M) ***
[08/28 00:35:38   7836s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.27
[08/28 00:35:38   7836s] OPERPROF: Finished RefinePlace at level 1, CPU:3.174, REAL:1.872, MEM:3797.4M
[08/28 00:35:38   7837s] *** maximum move = 10.98 um ***
[08/28 00:35:38   7837s] *** Finished re-routing un-routed nets (3797.4M) ***
[08/28 00:35:38   7837s] OPERPROF: Starting DPlace-Init at level 1, MEM:3797.4M
[08/28 00:35:38   7837s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3797.4M
[08/28 00:35:38   7837s] OPERPROF:     Starting CMU at level 3, MEM:3797.4M
[08/28 00:35:38   7837s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3797.4M
[08/28 00:35:38   7837s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.058, MEM:3797.4M
[08/28 00:35:38   7837s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.121, MEM:3797.4M
[08/28 00:35:39   7837s] 
[08/28 00:35:39   7837s] *** Finish Physical Update (cpu=0:00:04.5 real=0:00:03.0 mem=3797.4M) ***
[08/28 00:35:39   7837s] TotalInstCnt at PhyDesignMc Destruction: 38,753
[08/28 00:35:39   7837s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.20
[08/28 00:35:39   7837s] *** DrvOpt [finish] : cpu/real = 0:00:11.9/0:00:07.0 (1.7), totSession cpu/real = 2:10:37.7/1:06:51.3 (2.0), mem = 3589.5M
[08/28 00:35:39   7837s] 
[08/28 00:35:39   7837s] =============================================================================================
[08/28 00:35:39   7837s]  Step TAT Report for DrvOpt #8
[08/28 00:35:39   7837s] =============================================================================================
[08/28 00:35:39   7837s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:35:39   7837s] ---------------------------------------------------------------------------------------------
[08/28 00:35:39   7837s] [ RefinePlace            ]      1   0:00:03.0  (  42.1 % )     0:00:03.0 /  0:00:04.5    1.5
[08/28 00:35:39   7837s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:35:39   7837s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:35:39   7837s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:35:39   7837s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   6.3 % )     0:00:00.4 /  0:00:00.6    1.4
[08/28 00:35:39   7837s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.4 % )     0:00:00.6 /  0:00:00.6    1.0
[08/28 00:35:39   7837s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:35:39   7837s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:01.7    3.5
[08/28 00:35:39   7837s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:35:39   7837s] [ OptEval                ]      4   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.7    6.1
[08/28 00:35:39   7837s] [ OptCommit              ]      4   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/28 00:35:39   7837s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.6    3.1
[08/28 00:35:39   7837s] [ PostCommitDelayCalc    ]      4   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.3    3.5
[08/28 00:35:39   7837s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.5    5.1
[08/28 00:35:39   7837s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.3    3.8
[08/28 00:35:39   7837s] [ MISC                   ]          0:00:02.2  (  31.2 % )     0:00:02.2 /  0:00:03.7    1.6
[08/28 00:35:39   7837s] ---------------------------------------------------------------------------------------------
[08/28 00:35:39   7837s]  DrvOpt #8 TOTAL                    0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:12.1    1.7
[08/28 00:35:39   7837s] ---------------------------------------------------------------------------------------------
[08/28 00:35:39   7837s] 
[08/28 00:35:39   7837s] End: GigaOpt DRV Optimization
[08/28 00:35:39   7837s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/28 00:35:39   7837s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3246.5M
[08/28 00:35:39   7837s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.043, REAL:0.043, MEM:3246.5M
[08/28 00:35:39   7839s] 
------------------------------------------------------------
     Summary (cpu=0.20min real=0.12min mem=3246.5M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.785  | -1.785  | -0.576  | -1.116  |   N/A   |  6.774  | -0.040  | -0.760  |
|           TNS (ns):| -3537.5 | -3502.5 | -15.499 | -1.910  |   N/A   |  0.000  | -0.040  | -17.598 |
|    Violating Paths:|  2803   |  2697   |   32    |    2    |   N/A   |    0    |    1    |   72    |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.122   |    170 (170)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (89)      |
|   max_fanout   |   1519 (1519)    |    -62     |   1522 (1522)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.028%
Routing Overflow: 0.50% H and 1.58% V
------------------------------------------------------------
**optDesign ... cpu = 0:11:44, real = 0:02:58, mem = 2277.3M, totSessionCpu=2:10:39 **
[08/28 00:35:39   7839s] OPERPROF: Starting HotSpotCal at level 1, MEM:3245.5M
[08/28 00:35:39   7839s] [hotspot] +------------+---------------+---------------+
[08/28 00:35:39   7839s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:35:39   7839s] [hotspot] +------------+---------------+---------------+
[08/28 00:35:39   7839s] [hotspot] | normalized |         12.33 |         24.26 |
[08/28 00:35:39   7839s] [hotspot] +------------+---------------+---------------+
[08/28 00:35:39   7839s] Local HotSpot Analysis: normalized max congestion hotspot area = 12.33, normalized total congestion hotspot area = 24.26 (area is in unit of 4 std-cell row bins)
[08/28 00:35:39   7839s] [hotspot] max/total 12.33/24.26, big hotspot (>10) total 16.39
[08/28 00:35:39   7839s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:35:39   7839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:39   7839s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:35:39   7839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:39   7839s] [hotspot] |  1  |  1421.52   574.80  1482.00   665.52 |        9.84   |
[08/28 00:35:39   7839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:39   7839s] [hotspot] |  2  |   605.04   605.04   665.52   665.52 |        8.52   |
[08/28 00:35:39   7839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:39   7839s] [hotspot] |  3  |   726.00   907.44   786.48   967.92 |        1.05   |
[08/28 00:35:39   7839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:39   7839s] [hotspot] |  4  |   453.84   786.48   514.32   846.96 |        0.79   |
[08/28 00:35:39   7839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:39   7839s] [hotspot] |  5  |  1179.60  1270.32  1240.08  1330.80 |        0.52   |
[08/28 00:35:39   7839s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:35:39   7839s] Top 5 hotspots total area: 20.72
[08/28 00:35:39   7839s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.021, MEM:3246.9M
[08/28 00:35:39   7839s] *** Timing NOT met, worst failing slack is -1.785
[08/28 00:35:39   7839s] *** Check timing (0:00:00.0)
[08/28 00:35:39   7839s] Deleting Lib Analyzer.
[08/28 00:35:39   7839s] Begin: GigaOpt Optimization in WNS mode
[08/28 00:35:39   7839s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[08/28 00:35:40   7839s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:35:40   7839s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:35:40   7839s] *info: 48 skip_routing nets excluded.
[08/28 00:35:40   7839s] Info: 48 io nets excluded
[08/28 00:35:40   7839s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:35:40   7839s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:39.6/1:06:52.3 (2.0), mem = 3246.9M
[08/28 00:35:40   7839s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.21
[08/28 00:35:40   7839s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:35:40   7839s] ### Creating PhyDesignMc. totSessionCpu=2:10:40 mem=3246.9M
[08/28 00:35:40   7839s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:35:40   7839s] OPERPROF: Starting DPlace-Init at level 1, MEM:3246.9M
[08/28 00:35:40   7839s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:35:40   7839s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3246.9M
[08/28 00:35:40   7839s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:35:40   7839s] OPERPROF:     Starting CMU at level 3, MEM:3246.9M
[08/28 00:35:40   7839s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3246.9M
[08/28 00:35:40   7839s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.047, MEM:3246.9M
[08/28 00:35:40   7839s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3246.9MB).
[08/28 00:35:40   7839s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.111, REAL:0.112, MEM:3246.9M
[08/28 00:35:40   7840s] TotalInstCnt at PhyDesignMc Initialization: 38,753
[08/28 00:35:40   7840s] ### Creating PhyDesignMc, finished. totSessionCpu=2:10:40 mem=3246.9M
[08/28 00:35:40   7840s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:35:40   7840s] 
[08/28 00:35:40   7840s] Creating Lib Analyzer ...
[08/28 00:35:40   7840s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:35:40   7840s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:35:40   7840s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:35:40   7840s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:35:40   7840s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:35:40   7840s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:35:40   7840s] 
[08/28 00:35:40   7840s] {RT default_rc_corner 0 4 4 0}
[08/28 00:35:41   7840s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:10:41 mem=3246.9M
[08/28 00:35:41   7840s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:10:41 mem=3246.9M
[08/28 00:35:41   7840s] Creating Lib Analyzer, finished. 
[08/28 00:35:41   7840s] 
[08/28 00:35:41   7840s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/28 00:35:41   7840s] ### Creating LA Mngr. totSessionCpu=2:10:41 mem=3246.9M
[08/28 00:35:41   7840s] ### Creating LA Mngr, finished. totSessionCpu=2:10:41 mem=3246.9M
[08/28 00:35:42   7842s] *info: 4 don't touch nets excluded
[08/28 00:35:42   7842s] *info: 48 io nets excluded
[08/28 00:35:42   7842s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:35:42   7842s] *info: 8 clock nets excluded
[08/28 00:35:42   7842s] *info: 2 special nets excluded.
[08/28 00:35:42   7842s] *info: 48 skip_routing nets excluded.
[08/28 00:35:42   7842s] *info: 32 multi-driver nets excluded.
[08/28 00:35:42   7842s] *info: 1282 no-driver nets excluded.
[08/28 00:35:43   7843s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3440238.6
[08/28 00:35:44   7845s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/28 00:35:44   7845s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/28 00:35:44   7845s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/28 00:35:44   7845s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/28 00:35:44   7845s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/28 00:35:44   7845s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/28 00:35:44   7847s] ** GigaOpt Optimizer WNS Slack -1.785 TNS Slack -3537.533 Density 59.03
[08/28 00:35:44   7847s] Optimizer WNS Pass 0
[08/28 00:35:44   7847s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -1.116 TNS -17.409; mem2reg* WNS -0.040 TNS -0.040; reg2mem* WNS -0.760 TNS -17.598; reg2reg* WNS -1.785 TNS -3502.526; HEPG WNS -1.785 TNS -3520.124; all paths WNS -1.785 TNS -3537.533
[08/28 00:35:45   7847s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:35:45   7847s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:35:45   7847s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:35:45   7847s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:35:45   7847s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:35:45   7847s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:35:45   7847s] |  -1.785|   -1.785|-3520.124|-3537.533|    59.03%|   0:00:00.0| 3456.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:35:45   7847s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:35:46   7848s] |  -1.747|   -1.747|-3401.444|-3418.853|    59.03%|   0:00:01.0| 3761.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:35:46   7848s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:35:46   7849s] |  -1.717|   -1.717|-3401.379|-3418.788|    59.03%|   0:00:00.0| 3761.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:35:46   7849s] |        |         |         |         |          |            |        |            |         | 71__reg/D                                          |
[08/28 00:35:46   7850s] |  -1.654|   -1.654|-3270.966|-3288.375|    59.03%|   0:00:00.0| 3761.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:35:46   7850s] |        |         |         |         |          |            |        |            |         | 71__reg/D                                          |
[08/28 00:35:46   7851s] |  -1.633|   -1.633|-3212.462|-3229.871|    59.04%|   0:00:00.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:35:46   7851s] |        |         |         |         |          |            |        |            |         | 71__reg/D                                          |
[08/28 00:35:47   7852s] |  -1.573|   -1.573|-3052.885|-3070.294|    59.04%|   0:00:01.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:35:47   7852s] |        |         |         |         |          |            |        |            |         | 71__reg/D                                          |
[08/28 00:35:47   7854s] |  -1.541|   -1.541|-2984.546|-3001.955|    59.04%|   0:00:00.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:47   7854s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:48   7856s] |  -1.390|   -1.390|-2586.906|-2604.315|    59.05%|   0:00:01.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:48   7856s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:48   7857s] |  -1.355|   -1.355|-2497.304|-2514.713|    59.05%|   0:00:00.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:48   7857s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:48   7859s] |  -1.337|   -1.337|-2439.878|-2457.287|    59.05%|   0:00:00.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:48   7859s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:49   7860s] |  -1.306|   -1.306|-2359.919|-2377.328|    59.05%|   0:00:01.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:49   7860s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:49   7861s] |  -1.264|   -1.264|-2264.340|-2281.749|    59.05%|   0:00:00.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:35:49   7861s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:35:49   7862s] |  -1.222|   -1.222|-2181.621|-2199.030|    59.05%|   0:00:00.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:35:49   7862s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:35:49   7863s] |  -1.205|   -1.205|-2144.049|-2161.458|    59.05%|   0:00:00.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:35:49   7863s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:35:50   7864s] |  -1.189|   -1.189|-2144.033|-2161.442|    59.06%|   0:00:01.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:35:50   7864s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:35:50   7865s] |  -1.163|   -1.163|-2077.033|-2094.442|    59.06%|   0:00:00.0| 3803.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_lo_i_target_reac |
[08/28 00:35:50   7865s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:35:51   7868s] |  -1.139|   -1.139|-2027.961|-2045.370|    59.06%|   0:00:01.0| 3842.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:51   7868s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:51   7870s] |  -1.108|   -1.116|-1946.448|-1963.858|    59.06%|   0:00:00.0| 3880.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:51   7870s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:52   7873s] |  -1.090|   -1.116|-1891.763|-1909.172|    59.05%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:52   7873s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:53   7874s] |  -1.066|   -1.116|-1825.590|-1843.000|    59.05%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:53   7874s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:53   7875s] |  -1.054|   -1.116|-1798.818|-1816.227|    59.05%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:53   7875s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:53   7877s] |  -1.018|   -1.116|-1759.548|-1776.957|    59.06%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:53   7877s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:54   7880s] |  -1.005|   -1.116|-1722.087|-1739.496|    59.07%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:54   7880s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:54   7880s] |  -0.985|   -1.116|-1665.447|-1682.856|    59.07%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:54   7880s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:54   7881s] |  -0.973|   -1.116|-1634.557|-1651.966|    59.07%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:54   7881s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:55   7883s] |  -0.961|   -1.116|-1606.189|-1623.598|    59.08%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:55   7883s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:55   7885s] |  -0.944|   -1.116|-1562.867|-1580.276|    59.08%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:35:55   7885s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:35:56   7887s] |  -0.916|   -1.132|-1545.894|-1563.319|    59.09%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:35:56   7887s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:35:56   7889s] |  -0.909|   -1.132|-1475.186|-1492.611|    59.09%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:35:56   7889s] |        |         |         |         |          |            |        |            |         | 66__reg/D                                          |
[08/28 00:35:57   7896s] |  -0.887|   -1.132|-1442.142|-1459.567|    59.09%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:35:57   7896s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:35:58   7899s] |  -0.869|   -1.132|-1398.704|-1416.129|    59.09%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
[08/28 00:35:58   7899s] |        |         |         |         |          |            |        |            |         | hed_o_reg/D                                        |
[08/28 00:35:59   7902s] |  -0.858|   -1.132|-1391.082|-1408.507|    59.09%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:35:59   7902s] |        |         |         |         |          |            |        |            |         | 72__reg/D                                          |
[08/28 00:36:00   7908s] |  -0.840|   -1.132|-1360.798|-1378.223|    59.10%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:00   7908s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:36:01   7913s] |  -0.826|   -1.134|-1326.293|-1343.719|    59.11%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:01   7913s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_51__reg/D           |
[08/28 00:36:02   7916s] |  -0.809|   -1.134|-1308.124|-1325.551|    59.11%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:02   7916s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_40__reg/D           |
[08/28 00:36:02   7919s] |  -0.802|   -1.134|-1296.773|-1314.199|    59.14%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:02   7919s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:03   7922s] |  -0.790|   -1.134|-1278.920|-1296.347|    59.15%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:03   7922s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:04   7927s] |  -0.789|   -1.132|-1277.039|-1294.464|    59.16%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:04   7927s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:04   7929s] |  -0.789|   -1.132|-1277.006|-1294.431|    59.16%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:04   7929s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:07   7941s] |  -0.789|   -1.149|-1261.370|-1278.812|    59.22%|   0:00:03.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:07   7941s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:08   7945s] |  -0.789|   -1.149|-1256.773|-1274.215|    59.25%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:08   7945s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:08   7946s] |  -0.783|   -1.149|-1243.925|-1261.367|    59.25%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:08   7946s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:09   7948s] |  -0.780|   -1.149|-1237.763|-1255.205|    59.25%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:09   7948s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:09   7951s] |  -0.770|   -1.149|-1207.001|-1224.443|    59.25%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:09   7951s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:09   7952s] |  -0.762|   -1.149|-1190.738|-1208.180|    59.25%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:09   7952s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:10   7954s] |  -0.759|   -1.149|-1185.060|-1202.502|    59.25%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:10   7954s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:10   7956s] |  -0.759|   -1.149|-1179.010|-1196.452|    59.25%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:10   7956s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:12   7961s] |  -0.759|   -1.149|-1178.882|-1196.324|    59.29%|   0:00:02.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:12   7961s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:13   7965s] |  -0.759|   -1.149|-1180.364|-1197.806|    59.32%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:13   7965s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:13   7965s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:13   7965s] 
[08/28 00:36:13   7965s] *** Finish Core Optimize Step (cpu=0:01:58 real=0:00:28.0 mem=3962.5M) ***
[08/28 00:36:13   7965s] Active Path Group: mem2reg reg2mem  
[08/28 00:36:13   7965s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:13   7965s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:36:13   7965s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:13   7965s] |  -0.102|   -1.149|  -0.151|-1197.806|    59.32%|   0:00:00.0| 3962.5M|func_view_wc|  reg2mem| i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x |
[08/28 00:36:13   7965s] |        |         |        |         |          |            |        |            |         | 32xBx1_i_cut/A_WEN                                 |
[08/28 00:36:14   7966s] |   0.024|   -1.149|   0.000|-1197.449|    59.32%|   0:00:01.0| 3962.5M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:36:14   7966s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_29__reg/D                       |
[08/28 00:36:14   7967s] |   0.058|   -1.149|   0.000|-1197.449|    59.32%|   0:00:00.0| 3962.5M|          NA|       NA| NA                                                 |
[08/28 00:36:14   7967s] |   0.058|   -1.149|   0.000|-1197.449|    59.32%|   0:00:00.0| 3962.5M|func_view_wc|       NA| NA                                                 |
[08/28 00:36:14   7967s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:14   7967s] 
[08/28 00:36:14   7967s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=3962.5M) ***
[08/28 00:36:14   7967s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:36:14   7967s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:14   7967s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:36:14   7967s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:14   7967s] |  -1.149|   -1.149| -17.442|-1197.449|    59.32%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:15   7970s] |  -0.991|   -0.991| -17.284|-1197.291|    59.33%|   0:00:01.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:15   7971s] |  -0.966|   -0.966| -17.259|-1197.266|    59.33%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:15   7971s] |  -0.952|   -0.952| -17.244|-1197.252|    59.34%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:16   7973s] |  -0.935|   -0.935| -17.228|-1197.235|    59.34%|   0:00:01.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:16   7974s] |  -0.933|   -0.933| -17.226|-1197.234|    59.34%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:16   7975s] |  -0.922|   -0.922| -17.215|-1197.222|    59.34%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:16   7976s] |  -0.914|   -0.914| -17.206|-1197.214|    59.34%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:17   7978s] |  -0.911|   -0.911| -17.203|-1197.211|    59.35%|   0:00:01.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:17   7979s] |  -0.898|   -0.898| -17.191|-1197.199|    59.35%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:17   7980s] |  -0.888|   -0.888| -17.181|-1197.180|    59.35%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:18   7981s] |  -0.879|   -0.879| -17.172|-1197.171|    59.35%|   0:00:01.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:18   7983s] |  -0.864|   -0.864| -17.157|-1197.156|    59.36%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:18   7984s] |  -0.853|   -0.853| -17.146|-1197.145|    59.36%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:18   7985s] |  -0.839|   -0.839| -17.132|-1197.131|    59.36%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:19   7987s] |  -0.832|   -0.832| -17.125|-1197.124|    59.36%|   0:00:01.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:19   7989s] |  -0.831|   -0.831| -17.124|-1197.123|    59.36%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:19   7990s] |  -0.828|   -0.828| -17.121|-1197.120|    59.37%|   0:00:00.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:20   7991s] |  -0.828|   -0.828| -17.121|-1197.120|    59.37%|   0:00:01.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:21   7995s] |  -0.828|   -0.828| -17.120|-1197.115|    59.39%|   0:00:01.0| 3962.5M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:21   7995s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:21   7995s] 
[08/28 00:36:21   7995s] *** Finish Core Optimize Step (cpu=0:00:28.2 real=0:00:07.0 mem=3962.5M) ***
[08/28 00:36:21   7995s] 
[08/28 00:36:21   7995s] *** Finished Optimize Step Cumulative (cpu=0:02:28 real=0:00:36.0 mem=3962.5M) ***
[08/28 00:36:21   7995s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -0.828 TNS -17.120; mem2reg* WNS 0.064 TNS 0.000; reg2mem* WNS 0.095 TNS 0.000; reg2reg* WNS -0.759 TNS -1179.995; HEPG WNS -0.759 TNS -1179.995; all paths WNS -0.828 TNS -1197.115
[08/28 00:36:21   7995s] ** GigaOpt Optimizer WNS Slack -0.828 TNS Slack -1197.115 Density 59.39
[08/28 00:36:21   7995s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.16
[08/28 00:36:21   7995s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3962.5M
[08/28 00:36:21   7995s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3962.5M
[08/28 00:36:21   7995s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3962.5M
[08/28 00:36:21   7995s] OPERPROF:       Starting CMU at level 4, MEM:3962.5M
[08/28 00:36:21   7995s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3962.5M
[08/28 00:36:21   7995s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.083, REAL:0.084, MEM:3962.5M
[08/28 00:36:21   7995s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.159, REAL:0.161, MEM:3962.5M
[08/28 00:36:21   7995s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.159, REAL:0.161, MEM:3962.5M
[08/28 00:36:21   7995s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.28
[08/28 00:36:21   7995s] OPERPROF: Starting RefinePlace at level 1, MEM:3962.5M
[08/28 00:36:21   7995s] *** Starting refinePlace (2:13:16 mem=3962.5M) ***
[08/28 00:36:21   7996s] Total net bbox length = 1.497e+06 (7.138e+05 7.835e+05) (ext = 3.362e+04)
[08/28 00:36:21   7996s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:36:21   7996s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3962.5M
[08/28 00:36:21   7996s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3962.5M
[08/28 00:36:21   7996s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3962.5M
[08/28 00:36:21   7996s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3962.5M
[08/28 00:36:21   7996s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.025, REAL:0.025, MEM:3962.5M
[08/28 00:36:21   7996s] default core: bins with density > 0.750 =  9.99 % ( 96 / 961 )
[08/28 00:36:21   7996s] Density distribution unevenness ratio = 11.072%
[08/28 00:36:21   7996s] RPlace IncrNP Skipped
[08/28 00:36:21   7996s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3962.5MB) @(2:13:16 - 2:13:16).
[08/28 00:36:21   7996s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.033, REAL:0.033, MEM:3962.5M
[08/28 00:36:21   7996s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3962.5M
[08/28 00:36:21   7996s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.004, REAL:0.004, MEM:3962.5M
[08/28 00:36:21   7996s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3962.5M
[08/28 00:36:21   7996s] Starting refinePlace ...
[08/28 00:36:21   7996s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:36:21   7996s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:36:22   7997s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=3962.5MB) @(2:13:16 - 2:13:17).
[08/28 00:36:22   7997s] Move report: preRPlace moves 2084 insts, mean move: 1.52 um, max move: 12.96 um
[08/28 00:36:22   7997s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_43__reg): (1369.44, 809.16) --> (1356.48, 809.16)
[08/28 00:36:22   7997s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:36:22   7997s] Move report: Detail placement moves 2084 insts, mean move: 1.52 um, max move: 12.96 um
[08/28 00:36:22   7997s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_43__reg): (1369.44, 809.16) --> (1356.48, 809.16)
[08/28 00:36:22   7997s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3962.5MB
[08/28 00:36:22   7997s] Statistics of distance of Instance movement in refine placement:
[08/28 00:36:22   7997s]   maximum (X+Y) =        12.96 um
[08/28 00:36:22   7997s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_43__reg) with max move: (1369.44, 809.16) -> (1356.48, 809.16)
[08/28 00:36:22   7997s]   mean    (X+Y) =         1.52 um
[08/28 00:36:22   7997s] Summary Report:
[08/28 00:36:22   7997s] Instances move: 2084 (out of 39218 movable)
[08/28 00:36:22   7997s] Instances flipped: 0
[08/28 00:36:22   7997s] Mean displacement: 1.52 um
[08/28 00:36:22   7997s] Max displacement: 12.96 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_43__reg) (1369.44, 809.16) -> (1356.48, 809.16)
[08/28 00:36:22   7997s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:36:22   7997s] Total instances moved : 2084
[08/28 00:36:22   7997s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.222, REAL:0.487, MEM:3962.5M
[08/28 00:36:22   7997s] Total net bbox length = 1.500e+06 (7.155e+05 7.840e+05) (ext = 3.362e+04)
[08/28 00:36:22   7997s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3962.5MB
[08/28 00:36:22   7997s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=3962.5MB) @(2:13:16 - 2:13:17).
[08/28 00:36:22   7997s] *** Finished refinePlace (2:13:17 mem=3962.5M) ***
[08/28 00:36:22   7997s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.28
[08/28 00:36:22   7997s] OPERPROF: Finished RefinePlace at level 1, CPU:1.420, REAL:0.685, MEM:3962.5M
[08/28 00:36:22   7997s] *** maximum move = 12.96 um ***
[08/28 00:36:22   7998s] *** Finished re-routing un-routed nets (3962.5M) ***
[08/28 00:36:22   7998s] OPERPROF: Starting DPlace-Init at level 1, MEM:3962.5M
[08/28 00:36:22   7998s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3962.5M
[08/28 00:36:22   7998s] OPERPROF:     Starting CMU at level 3, MEM:3962.5M
[08/28 00:36:22   7998s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3962.5M
[08/28 00:36:22   7998s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:3962.5M
[08/28 00:36:22   7998s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.115, REAL:0.116, MEM:3962.5M
[08/28 00:36:23   7998s] 
[08/28 00:36:23   7998s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=3962.5M) ***
[08/28 00:36:23   7998s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.16
[08/28 00:36:23   7998s] ** GigaOpt Optimizer WNS Slack -0.828 TNS Slack -1197.115 Density 59.39
[08/28 00:36:23   7998s] Optimizer WNS Pass 1
[08/28 00:36:23   7998s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -0.828 TNS -17.120; mem2reg* WNS 0.064 TNS 0.000; reg2mem* WNS 0.095 TNS 0.000; reg2reg* WNS -0.759 TNS -1179.995; HEPG WNS -0.759 TNS -1179.995; all paths WNS -0.828 TNS -1197.115
[08/28 00:36:23   7999s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:36:23   7999s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:36:23   7999s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:36:23   7999s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:23   7999s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:36:23   7999s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:23   7999s] |  -0.759|   -0.828|-1179.995|-1197.115|    59.39%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:23   7999s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:24   8004s] |  -0.734|   -0.828|-1105.760|-1122.880|    59.39%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:24   8004s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:25   8007s] |  -0.723|   -0.828|-1095.375|-1112.495|    59.39%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:36:25   8007s] |        |         |         |         |          |            |        |            |         | 85__reg/D                                          |
[08/28 00:36:27   8017s] |  -0.716|   -0.828|-1087.236|-1104.356|    59.39%|   0:00:02.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:27   8017s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:28   8023s] |  -0.706|   -0.828|-1065.095|-1082.215|    59.40%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:28   8023s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:30   8034s] |  -0.706|   -0.828|-1063.340|-1080.460|    59.40%|   0:00:02.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:30   8034s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:30   8036s] |  -0.701|   -0.828|-1051.636|-1068.757|    59.41%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:30   8036s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:31   8039s] |  -0.698|   -0.828|-1045.630|-1062.751|    59.41%|   0:00:01.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:31   8039s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:31   8040s] |  -0.696|   -0.828|-1040.996|-1058.117|    59.41%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:31   8040s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:31   8041s] |  -0.696|   -0.828|-1039.821|-1056.941|    59.41%|   0:00:00.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:31   8041s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:34   8060s] |  -0.694|   -0.871|-1016.327|-1033.491|    59.44%|   0:00:03.0| 3962.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:34   8060s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:35   8065s] |  -0.691|   -0.871|-1009.790|-1026.953|    59.46%|   0:00:01.0| 3962.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:35   8065s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:36   8068s] |  -0.691|   -0.871|-1009.789|-1026.953|    59.47%|   0:00:01.0| 3962.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:36   8068s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:37   8070s] |  -0.691|   -0.871|-1009.789|-1026.953|    59.47%|   0:00:01.0| 3962.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:37   8070s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:37   8070s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:37   8070s] 
[08/28 00:36:37   8070s] *** Finish Core Optimize Step (cpu=0:01:11 real=0:00:14.0 mem=3962.6M) ***
[08/28 00:36:37   8070s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:36:37   8070s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:37   8070s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:36:37   8070s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:37   8070s] |  -0.871|   -0.871| -17.163|-1026.953|    59.47%|   0:00:00.0| 3962.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:40   8085s] |  -0.807|   -0.807| -17.099|-1026.899|    59.48%|   0:00:03.0| 3962.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:40   8086s] |  -0.807|   -0.807| -17.099|-1026.899|    59.49%|   0:00:00.0| 3962.6M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:40   8086s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:40   8086s] 
[08/28 00:36:40   8086s] *** Finish Core Optimize Step (cpu=0:00:15.7 real=0:00:03.0 mem=3962.6M) ***
[08/28 00:36:40   8086s] 
[08/28 00:36:40   8086s] *** Finished Optimize Step Cumulative (cpu=0:01:27 real=0:00:17.0 mem=3962.6M) ***
[08/28 00:36:40   8086s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS -0.807 TNS -17.099; mem2reg* WNS 0.062 TNS 0.000; reg2mem* WNS 0.140 TNS 0.000; reg2reg* WNS -0.691 TNS -1009.800; HEPG WNS -0.691 TNS -1009.800; all paths WNS -0.807 TNS -1026.899
[08/28 00:36:40   8086s] ** GigaOpt Optimizer WNS Slack -0.807 TNS Slack -1026.899 Density 59.49
[08/28 00:36:40   8086s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.17
[08/28 00:36:40   8086s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3962.6M
[08/28 00:36:40   8086s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3962.6M
[08/28 00:36:40   8086s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF:       Starting CMU at level 4, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.081, REAL:0.082, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.157, REAL:0.158, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.157, REAL:0.159, MEM:3962.6M
[08/28 00:36:41   8086s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.29
[08/28 00:36:41   8086s] OPERPROF: Starting RefinePlace at level 1, MEM:3962.6M
[08/28 00:36:41   8086s] *** Starting refinePlace (2:14:47 mem=3962.6M) ***
[08/28 00:36:41   8086s] Total net bbox length = 1.504e+06 (7.181e+05 7.858e+05) (ext = 3.362e+04)
[08/28 00:36:41   8086s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:36:41   8086s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.025, REAL:0.025, MEM:3962.6M
[08/28 00:36:41   8086s] default core: bins with density > 0.750 = 10.41 % ( 100 / 961 )
[08/28 00:36:41   8086s] Density distribution unevenness ratio = 11.038%
[08/28 00:36:41   8086s] RPlace IncrNP Skipped
[08/28 00:36:41   8086s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3962.6MB) @(2:14:47 - 2:14:47).
[08/28 00:36:41   8086s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.033, REAL:0.034, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.004, REAL:0.004, MEM:3962.6M
[08/28 00:36:41   8086s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3962.6M
[08/28 00:36:41   8086s] Starting refinePlace ...
[08/28 00:36:41   8086s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:36:41   8086s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:36:41   8087s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=3962.6MB) @(2:14:47 - 2:14:48).
[08/28 00:36:41   8087s] Move report: preRPlace moves 908 insts, mean move: 1.68 um, max move: 19.20 um
[08/28 00:36:41   8087s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC9201_FE_OFN1531_2060): (1243.20, 828.06) --> (1262.40, 828.06)
[08/28 00:36:41   8087s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_2
[08/28 00:36:41   8087s] Move report: Detail placement moves 908 insts, mean move: 1.68 um, max move: 19.20 um
[08/28 00:36:41   8087s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC9201_FE_OFN1531_2060): (1243.20, 828.06) --> (1262.40, 828.06)
[08/28 00:36:41   8087s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3962.6MB
[08/28 00:36:41   8087s] Statistics of distance of Instance movement in refine placement:
[08/28 00:36:41   8087s]   maximum (X+Y) =        19.20 um
[08/28 00:36:41   8087s]   inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC9201_FE_OFN1531_2060) with max move: (1243.2, 828.06) -> (1262.4, 828.06)
[08/28 00:36:41   8087s]   mean    (X+Y) =         1.68 um
[08/28 00:36:41   8087s] Summary Report:
[08/28 00:36:41   8087s] Instances move: 908 (out of 39347 movable)
[08/28 00:36:41   8087s] Instances flipped: 0
[08/28 00:36:41   8087s] Mean displacement: 1.68 um
[08/28 00:36:41   8087s] Max displacement: 19.20 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC9201_FE_OFN1531_2060) (1243.2, 828.06) -> (1262.4, 828.06)
[08/28 00:36:41   8087s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_2
[08/28 00:36:41   8087s] Total instances moved : 908
[08/28 00:36:41   8087s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.218, REAL:0.496, MEM:3962.6M
[08/28 00:36:41   8087s] Total net bbox length = 1.505e+06 (7.190e+05 7.859e+05) (ext = 3.362e+04)
[08/28 00:36:41   8087s] Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 3962.6MB
[08/28 00:36:41   8087s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:00.0, mem=3962.6MB) @(2:14:47 - 2:14:48).
[08/28 00:36:41   8087s] *** Finished refinePlace (2:14:48 mem=3962.6M) ***
[08/28 00:36:41   8087s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.29
[08/28 00:36:41   8087s] OPERPROF: Finished RefinePlace at level 1, CPU:1.416, REAL:0.696, MEM:3962.6M
[08/28 00:36:42   8088s] *** maximum move = 19.20 um ***
[08/28 00:36:42   8088s] *** Finished re-routing un-routed nets (3962.6M) ***
[08/28 00:36:42   8088s] OPERPROF: Starting DPlace-Init at level 1, MEM:3962.6M
[08/28 00:36:42   8088s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3962.6M
[08/28 00:36:42   8088s] OPERPROF:     Starting CMU at level 3, MEM:3962.6M
[08/28 00:36:42   8088s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3962.6M
[08/28 00:36:42   8088s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.046, REAL:0.046, MEM:3962.6M
[08/28 00:36:42   8088s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.116, REAL:0.117, MEM:3962.6M
[08/28 00:36:42   8089s] 
[08/28 00:36:42   8089s] *** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=3962.6M) ***
[08/28 00:36:42   8089s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.17
[08/28 00:36:42   8089s] ** GigaOpt Optimizer WNS Slack -0.807 TNS Slack -1026.899 Density 59.49
[08/28 00:36:42   8089s] Optimizer WNS Pass 2
[08/28 00:36:42   8089s] OptDebug: Start of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -0.807 TNS -17.099; mem2reg* WNS 0.062 TNS 0.000; reg2mem* WNS 0.140 TNS 0.000; reg2reg* WNS -0.691 TNS -1009.800; HEPG WNS -0.691 TNS -1009.800; all paths WNS -0.807 TNS -1026.899
[08/28 00:36:43   8089s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:36:43   8089s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:36:43   8089s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:36:43   8089s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:43   8089s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:36:43   8089s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:43   8089s] |  -0.691|   -0.807|-1009.800|-1026.899|    59.49%|   0:00:00.0| 3962.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:43   8089s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:46   8107s] |  -0.674|   -0.807| -969.301| -986.400|    59.49%|   0:00:03.0| 3962.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:46   8107s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:47   8111s] |  -0.670|   -0.807| -960.184| -977.283|    59.49%|   0:00:01.0| 3962.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:47   8111s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:50   8132s] Starting generalSmallTnsOpt
[08/28 00:36:50   8132s] Ending generalSmallTnsOpt End
[08/28 00:36:50   8133s] Analyzing useful skew in preCTS mode ...
[08/28 00:36:50   8133s] The view delay ratios are: (func_view_wc 1) (func_view_bc 0.470388)
[08/28 00:36:50   8133s] Restoring previous 'useful skew' info from scheduling_file.cts.3440238 ...
[08/28 00:36:50   8133s] skewClock is  advancing: -10.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_4__reg/CLK
[08/28 00:36:50   8133s] skewClock is  advancing: -26.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:36:50   8133s] skewClock is  advancing: -71.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:36:50   8133s] skewClock is  advancing: -47.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg/CLK
[08/28 00:36:50   8133s] skewClock is  advancing: -23.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_15__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -25.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_31__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -14.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_5__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -13.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_6__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -28.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_4__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -30.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_22__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -21.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_2__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -23.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -30.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_13__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -16.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_26__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -19.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_28__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -22.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_1__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -37.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_29__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -28.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -10.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_valid_i_reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -28.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -19.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_21__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -32.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_17__reg/CLK
[08/28 00:36:51   8133s] skewClock is  advancing: -28.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_15__reg/CLK
[08/28 00:36:51   8133s] Finish useful skew analysis
[08/28 00:36:52   8137s] |  -0.586|   -0.807| -766.753| -783.853|    59.52%|   0:00:05.0| 4000.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:52   8137s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:53   8144s] Starting generalSmallTnsOpt
[08/28 00:36:54   8144s] |  -0.586|   -0.926| -766.556| -783.775|    59.55%|   0:00:02.0| 4000.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:36:54   8144s] |        |         |         |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:36:54   8145s] Ending generalSmallTnsOpt End
[08/28 00:36:54   8145s] Analyzing useful skew in preCTS mode ...
[08/28 00:36:54   8145s] skewClock is  advancing: -25.6ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_12__reg/CLK
[08/28 00:36:54   8145s] skewClock is  advancing: -32ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_27__reg/CLK
[08/28 00:36:54   8145s] skewClock is  advancing: -16.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_5__reg/CLK
[08/28 00:36:54   8145s] skewClock is  advancing: -22.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:36:54   8145s] skewClock is  advancing: -18.3ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg/CLK
[08/28 00:36:54   8145s] skewClock is  advancing: -11.8ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_4__reg/CLK
[08/28 00:36:54   8145s] skewClock is  advancing: -10.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_19__reg/CLK
[08/28 00:36:54   8145s] Finish useful skew analysis
[08/28 00:36:54   8145s] |  -0.579|   -0.902| -752.731| -769.925|    59.55%|   0:00:00.0| 4000.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:54   8145s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:55   8147s] |  -0.579|   -0.902| -752.697| -769.892|    59.55%|   0:00:01.0| 4000.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:55   8147s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:55   8148s] Starting generalSmallTnsOpt
[08/28 00:36:55   8148s] Ending generalSmallTnsOpt End
[08/28 00:36:55   8148s] Analyzing useful skew in preCTS mode ...
[08/28 00:36:55   8148s] skewClock did not found any end points to delay or to advance
[08/28 00:36:55   8148s] skewClock did not found any end points to delay or to advance
[08/28 00:36:55   8148s] skewClock did not found any end points to delay or to advance
[08/28 00:36:55   8148s] skewClock did not found any end points to delay or to advance
[08/28 00:36:55   8148s] Finish useful skew analysis
[08/28 00:36:56   8149s] |  -0.579|   -0.902| -752.697| -769.892|    59.56%|   0:00:01.0| 4000.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:36:56   8149s] |        |         |         |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:36:56   8149s] +--------+---------+---------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:56   8149s] 
[08/28 00:36:56   8149s] *** Finish Core Optimize Step (cpu=0:00:59.8 real=0:00:13.0 mem=4000.8M) ***
[08/28 00:36:56   8149s] Active Path Group: mem2reg reg2mem  
[08/28 00:36:56   8149s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:56   8149s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:36:56   8149s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:56   8149s] |  -0.045|   -0.902|  -0.056| -769.892|    59.56%|   0:00:00.0| 4000.8M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:36:56   8149s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:36:56   8150s] |   0.030|   -0.902|   0.000| -769.892|    59.56%|   0:00:00.0| 4000.8M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:36:56   8150s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:36:56   8150s] |   0.055|   -0.902|   0.000| -769.892|    59.56%|   0:00:00.0| 4000.8M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:36:56   8150s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:36:56   8150s] |   0.055|   -0.902|   0.000| -769.892|    59.56%|   0:00:00.0| 4000.8M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:36:56   8150s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:36:56   8150s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:56   8150s] 
[08/28 00:36:56   8150s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:00.0 mem=4000.8M) ***
[08/28 00:36:56   8150s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:36:56   8150s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:56   8150s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:36:56   8150s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:56   8150s] |  -0.902|   -0.902| -17.195| -769.892|    59.56%|   0:00:00.0| 4000.8M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:59   8162s] Starting generalSmallTnsOpt
[08/28 00:36:59   8162s] |  -0.794|   -0.794| -17.085| -769.781|    59.56%|   0:00:03.0| 4000.8M|func_view_wc|  default| i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/Q            |
[08/28 00:36:59   8162s] Ending generalSmallTnsOpt End
[08/28 00:36:59   8162s] Analyzing useful skew in preCTS mode ...
[08/28 00:36:59   8162s] skewClock is  advancing: -300ps, i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK
[08/28 00:36:59   8162s] skewClock is  advancing: -45.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_2__reg/CLK
[08/28 00:36:59   8162s] skewClock is  advancing: -10ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_28__reg/CLK
[08/28 00:36:59   8162s] Finish useful skew analysis
[08/28 00:36:59   8163s] |  -0.792|   -0.792| -16.785| -769.537|    59.56%|   0:00:00.0| 4000.8M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:59   8163s] Starting generalSmallTnsOpt
[08/28 00:36:59   8163s] Ending generalSmallTnsOpt End
[08/28 00:36:59   8163s] Analyzing useful skew in preCTS mode ...
[08/28 00:36:59   8163s] skewClock did not found any end points to delay or to advance
[08/28 00:36:59   8163s] skewClock did not found any end points to delay or to advance
[08/28 00:36:59   8163s] skewClock did not found any end points to delay or to advance
[08/28 00:36:59   8163s] skewClock did not found any end points to delay or to advance
[08/28 00:36:59   8163s] Finish useful skew analysis
[08/28 00:36:59   8164s] |  -0.792|   -0.792| -16.785| -769.537|    59.57%|   0:00:00.0| 4000.8M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:36:59   8164s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:36:59   8164s] 
[08/28 00:36:59   8164s] *** Finish Core Optimize Step (cpu=0:00:13.5 real=0:00:03.0 mem=4000.8M) ***
[08/28 00:36:59   8164s] 
[08/28 00:36:59   8164s] *** Finished Optimize Step Cumulative (cpu=0:01:15 real=0:00:16.0 mem=4000.8M) ***
[08/28 00:36:59   8164s] OptDebug: End of Optimizer WNS Pass 2: in2out in2reg reg2out default* WNS -0.792 TNS -16.785; mem2reg* WNS 0.055 TNS 0.000; reg2mem* WNS 0.252 TNS 0.000; reg2reg* WNS -0.579 TNS -752.751; HEPG WNS -0.579 TNS -752.751; all paths WNS -0.792 TNS -769.537
[08/28 00:36:59   8164s] ** GigaOpt Optimizer WNS Slack -0.792 TNS Slack -769.537 Density 59.57
[08/28 00:36:59   8164s] Placement Snapshot: Density distribution:
[08/28 00:36:59   8164s] [1.00 -  +++]: 2 (0.25%)
[08/28 00:36:59   8164s] [0.95 - 1.00]: 8 (1.00%)
[08/28 00:36:59   8164s] [0.90 - 0.95]: 1 (0.12%)
[08/28 00:36:59   8164s] [0.85 - 0.90]: 2 (0.25%)
[08/28 00:36:59   8164s] [0.80 - 0.85]: 6 (0.75%)
[08/28 00:36:59   8164s] [0.75 - 0.80]: 9 (1.12%)
[08/28 00:36:59   8164s] [0.70 - 0.75]: 24 (2.99%)
[08/28 00:36:59   8164s] [0.65 - 0.70]: 27 (3.36%)
[08/28 00:36:59   8164s] [0.60 - 0.65]: 47 (5.85%)
[08/28 00:36:59   8164s] [0.55 - 0.60]: 39 (4.85%)
[08/28 00:36:59   8164s] [0.50 - 0.55]: 62 (7.71%)
[08/28 00:36:59   8164s] [0.45 - 0.50]: 52 (6.47%)
[08/28 00:36:59   8164s] [0.40 - 0.45]: 111 (13.81%)
[08/28 00:36:59   8164s] [0.35 - 0.40]: 147 (18.28%)
[08/28 00:36:59   8164s] [0.30 - 0.35]: 138 (17.16%)
[08/28 00:36:59   8164s] [0.25 - 0.30]: 94 (11.69%)
[08/28 00:36:59   8164s] [0.20 - 0.25]: 20 (2.49%)
[08/28 00:36:59   8164s] [0.15 - 0.20]: 7 (0.87%)
[08/28 00:36:59   8164s] [0.10 - 0.15]: 7 (0.87%)
[08/28 00:36:59   8164s] [0.05 - 0.10]: 1 (0.12%)
[08/28 00:36:59   8164s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:36:59   8164s] Begin: Area Reclaim Optimization
[08/28 00:36:59   8164s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:16:04.1/1:08:12.0 (2.0), mem = 4000.8M
[08/28 00:37:00   8164s] Reclaim Optimization WNS Slack -0.792  TNS Slack -769.537 Density 59.57
[08/28 00:37:00   8164s] +----------+---------+--------+--------+------------+--------+
[08/28 00:37:00   8164s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/28 00:37:00   8164s] +----------+---------+--------+--------+------------+--------+
[08/28 00:37:00   8164s] |    59.57%|        -|  -0.792|-769.537|   0:00:00.0| 4000.8M|
[08/28 00:37:00   8164s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:37:04   8176s] |    59.28%|      372|  -0.789|-764.727|   0:00:04.0| 4000.8M|
[08/28 00:37:06   8182s] |    59.23%|      206|  -0.789|-765.303|   0:00:02.0| 4000.8M|
[08/28 00:37:06   8183s] |    59.23%|        2|  -0.789|-765.303|   0:00:00.0| 4000.8M|
[08/28 00:37:06   8183s] |    59.23%|        0|  -0.789|-765.303|   0:00:00.0| 4000.8M|
[08/28 00:37:07   8183s] +----------+---------+--------+--------+------------+--------+
[08/28 00:37:07   8183s] Reclaim Optimization End WNS Slack -0.788  TNS Slack -765.303 Density 59.23
[08/28 00:37:07   8183s] 
[08/28 00:37:07   8183s] ** Summary: Restruct = 0 Buffer Deletion = 344 Declone = 30 Resize = 139 **
[08/28 00:37:07   8183s] --------------------------------------------------------------
[08/28 00:37:07   8183s] |                                   | Total     | Sequential |
[08/28 00:37:07   8183s] --------------------------------------------------------------
[08/28 00:37:07   8183s] | Num insts resized                 |     137  |       1    |
[08/28 00:37:07   8183s] | Num insts undone                  |      69  |       0    |
[08/28 00:37:07   8183s] | Num insts Downsized               |     137  |       1    |
[08/28 00:37:07   8183s] | Num insts Samesized               |       0  |       0    |
[08/28 00:37:07   8183s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:37:07   8183s] | Num multiple commits+uncommits    |       2  |       -    |
[08/28 00:37:07   8183s] --------------------------------------------------------------
[08/28 00:37:07   8183s] End: Core Area Reclaim Optimization (cpu = 0:00:19.2) (real = 0:00:08.0) **
[08/28 00:37:07   8183s] *** AreaOpt [finish] : cpu/real = 0:00:19.2/0:00:07.1 (2.7), totSession cpu/real = 2:16:23.3/1:08:19.1 (2.0), mem = 4000.8M
[08/28 00:37:07   8183s] 
[08/28 00:37:07   8183s] =============================================================================================
[08/28 00:37:07   8183s]  Step TAT Report for AreaOpt #11
[08/28 00:37:07   8183s] =============================================================================================
[08/28 00:37:07   8183s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:37:07   8183s] ---------------------------------------------------------------------------------------------
[08/28 00:37:07   8183s] [ SlackTraversorInit     ]      1   0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:37:07   8183s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:37:07   8183s] [ OptSingleIteration     ]      4   0:00:00.3  (   4.1 % )     0:00:05.7 /  0:00:17.8    3.1
[08/28 00:37:07   8183s] [ OptGetWeight           ]    469   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[08/28 00:37:07   8183s] [ OptEval                ]    469   0:00:01.6  (  21.8 % )     0:00:01.6 /  0:00:08.5    5.5
[08/28 00:37:07   8183s] [ OptCommit              ]    469   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.4    1.2
[08/28 00:37:07   8183s] [ IncrTimingUpdate       ]    184   0:00:02.9  (  41.3 % )     0:00:02.9 /  0:00:07.3    2.5
[08/28 00:37:07   8183s] [ PostCommitDelayCalc    ]    497   0:00:00.5  (   7.5 % )     0:00:00.5 /  0:00:01.2    2.2
[08/28 00:37:07   8183s] [ MISC                   ]          0:00:01.1  (  15.3 % )     0:00:01.1 /  0:00:01.1    1.0
[08/28 00:37:07   8183s] ---------------------------------------------------------------------------------------------
[08/28 00:37:07   8183s]  AreaOpt #11 TOTAL                  0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:19.2    2.7
[08/28 00:37:07   8183s] ---------------------------------------------------------------------------------------------
[08/28 00:37:07   8183s] 
[08/28 00:37:07   8183s] End: Area Reclaim Optimization (cpu=0:00:19, real=0:00:08, mem=3880.76M, totSessionCpu=2:16:23).
[08/28 00:37:07   8183s] Placement Snapshot: Density distribution:
[08/28 00:37:07   8183s] [1.00 -  +++]: 2 (0.25%)
[08/28 00:37:07   8183s] [0.95 - 1.00]: 8 (1.00%)
[08/28 00:37:07   8183s] [0.90 - 0.95]: 2 (0.25%)
[08/28 00:37:07   8183s] [0.85 - 0.90]: 1 (0.12%)
[08/28 00:37:07   8183s] [0.80 - 0.85]: 6 (0.75%)
[08/28 00:37:07   8183s] [0.75 - 0.80]: 10 (1.24%)
[08/28 00:37:07   8183s] [0.70 - 0.75]: 25 (3.11%)
[08/28 00:37:07   8183s] [0.65 - 0.70]: 32 (3.98%)
[08/28 00:37:07   8183s] [0.60 - 0.65]: 47 (5.85%)
[08/28 00:37:07   8183s] [0.55 - 0.60]: 34 (4.23%)
[08/28 00:37:07   8183s] [0.50 - 0.55]: 65 (8.08%)
[08/28 00:37:07   8183s] [0.45 - 0.50]: 50 (6.22%)
[08/28 00:37:07   8183s] [0.40 - 0.45]: 115 (14.30%)
[08/28 00:37:07   8183s] [0.35 - 0.40]: 143 (17.79%)
[08/28 00:37:07   8183s] [0.30 - 0.35]: 138 (17.16%)
[08/28 00:37:07   8183s] [0.25 - 0.30]: 91 (11.32%)
[08/28 00:37:07   8183s] [0.20 - 0.25]: 21 (2.61%)
[08/28 00:37:07   8183s] [0.15 - 0.20]: 7 (0.87%)
[08/28 00:37:07   8183s] [0.10 - 0.15]: 7 (0.87%)
[08/28 00:37:07   8183s] [0.05 - 0.10]: 0 (0.00%)
[08/28 00:37:07   8183s] [0.00 - 0.05]: 0 (0.00%)
[08/28 00:37:07   8183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.18
[08/28 00:37:07   8183s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:       Starting CMU at level 4, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.076, REAL:0.077, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.144, REAL:0.145, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.144, REAL:0.145, MEM:3880.8M
[08/28 00:37:07   8183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.30
[08/28 00:37:07   8183s] OPERPROF: Starting RefinePlace at level 1, MEM:3880.8M
[08/28 00:37:07   8183s] *** Starting refinePlace (2:16:24 mem=3880.8M) ***
[08/28 00:37:07   8183s] Total net bbox length = 1.507e+06 (7.200e+05 7.870e+05) (ext = 3.362e+04)
[08/28 00:37:07   8183s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:37:07   8183s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.022, MEM:3880.8M
[08/28 00:37:07   8183s] default core: bins with density > 0.750 =  9.89 % ( 95 / 961 )
[08/28 00:37:07   8183s] Density distribution unevenness ratio = 11.160%
[08/28 00:37:07   8183s] RPlace IncrNP Skipped
[08/28 00:37:07   8183s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3880.8MB) @(2:16:24 - 2:16:24).
[08/28 00:37:07   8183s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.028, REAL:0.029, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3880.8M
[08/28 00:37:07   8183s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3880.8M
[08/28 00:37:07   8183s] Starting refinePlace ...
[08/28 00:37:07   8183s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:37:07   8183s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:37:07   8184s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=3886.1MB) @(2:16:24 - 2:16:25).
[08/28 00:37:07   8184s] Move report: preRPlace moves 543 insts, mean move: 1.35 um, max move: 6.66 um
[08/28 00:37:07   8184s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_preCTS_FE_RC_12995_0): (1100.16, 1425.30) --> (1103.04, 1421.52)
[08/28 00:37:07   8184s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_1
[08/28 00:37:07   8184s] Move report: Detail placement moves 543 insts, mean move: 1.35 um, max move: 6.66 um
[08/28 00:37:07   8184s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_preCTS_FE_RC_12995_0): (1100.16, 1425.30) --> (1103.04, 1421.52)
[08/28 00:37:07   8184s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3886.1MB
[08/28 00:37:07   8184s] Statistics of distance of Instance movement in refine placement:
[08/28 00:37:07   8184s]   maximum (X+Y) =         6.66 um
[08/28 00:37:07   8184s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_preCTS_FE_RC_12995_0) with max move: (1100.16, 1425.3) -> (1103.04, 1421.52)
[08/28 00:37:07   8184s]   mean    (X+Y) =         1.35 um
[08/28 00:37:07   8184s] Summary Report:
[08/28 00:37:07   8184s] Instances move: 543 (out of 39067 movable)
[08/28 00:37:07   8184s] Instances flipped: 0
[08/28 00:37:07   8184s] Mean displacement: 1.35 um
[08/28 00:37:07   8184s] Max displacement: 6.66 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/ictc_preCTS_FE_RC_12995_0) (1100.16, 1425.3) -> (1103.04, 1421.52)
[08/28 00:37:07   8184s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_nand2_1
[08/28 00:37:07   8184s] Total instances moved : 543
[08/28 00:37:07   8184s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.210, REAL:0.461, MEM:3886.1M
[08/28 00:37:07   8185s] Total net bbox length = 1.507e+06 (7.204e+05 7.871e+05) (ext = 3.362e+04)
[08/28 00:37:07   8185s] Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 3886.1MB
[08/28 00:37:07   8185s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:00.0, mem=3886.1MB) @(2:16:24 - 2:16:25).
[08/28 00:37:07   8185s] *** Finished refinePlace (2:16:25 mem=3886.1M) ***
[08/28 00:37:07   8185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.30
[08/28 00:37:07   8185s] OPERPROF: Finished RefinePlace at level 1, CPU:1.390, REAL:0.643, MEM:3886.1M
[08/28 00:37:08   8185s] *** maximum move = 6.66 um ***
[08/28 00:37:08   8185s] *** Finished re-routing un-routed nets (3886.1M) ***
[08/28 00:37:08   8185s] OPERPROF: Starting DPlace-Init at level 1, MEM:3886.1M
[08/28 00:37:08   8185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3886.1M
[08/28 00:37:08   8185s] OPERPROF:     Starting CMU at level 3, MEM:3886.1M
[08/28 00:37:08   8185s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.008, MEM:3886.1M
[08/28 00:37:08   8185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.066, REAL:0.066, MEM:3886.1M
[08/28 00:37:08   8185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.161, REAL:0.162, MEM:3886.1M
[08/28 00:37:09   8186s] 
[08/28 00:37:09   8186s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3886.1M) ***
[08/28 00:37:09   8186s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.18
[08/28 00:37:09   8186s] ** GigaOpt Optimizer WNS Slack -0.788 TNS Slack -765.303 Density 59.23
[08/28 00:37:09   8186s] Skipped Place ECO bump recovery (WNS opt)
[08/28 00:37:09   8186s] Optimizer WNS Pass 3
[08/28 00:37:09   8186s] OptDebug: Start of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -0.788 TNS -16.781; mem2reg* WNS 0.019 TNS 0.000; reg2mem* WNS 0.246 TNS 0.000; reg2reg* WNS -0.579 TNS -748.522; HEPG WNS -0.579 TNS -748.522; all paths WNS -0.788 TNS -765.303
[08/28 00:37:09   8186s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:37:09   8186s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:37:09   8186s] Active Path Group: mem2reg reg2mem reg2reg  
[08/28 00:37:09   8186s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:37:09   8186s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:37:09   8186s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:37:09   8186s] |  -0.579|   -0.788|-748.522| -765.303|    59.23%|   0:00:00.0| 3886.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:09   8186s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:11   8194s] |  -0.572|   -0.789|-731.286| -748.067|    59.23%|   0:00:02.0| 3905.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:11   8194s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:12   8203s] |  -0.563|   -0.789|-711.951| -728.732|    59.23%|   0:00:01.0| 3924.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:12   8203s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:13   8205s] |  -0.557|   -0.789|-698.647| -715.429|    59.23%|   0:00:01.0| 3924.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:13   8205s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:13   8208s] |  -0.545|   -0.789|-673.376| -690.157|    59.24%|   0:00:00.0| 3924.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:13   8208s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:15   8215s] |  -0.540|   -0.789|-662.976| -679.757|    59.24%|   0:00:02.0| 3924.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:15   8215s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:15   8217s] |  -0.539|   -0.789|-659.951| -676.732|    59.25%|   0:00:00.0| 3924.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:15   8217s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:16   8221s] |  -0.528|   -0.789|-636.898| -653.679|    59.25%|   0:00:01.0| 3924.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:16   8221s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:17   8227s] |  -0.528|   -0.789|-636.039| -652.820|    59.26%|   0:00:01.0| 3924.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:17   8227s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:17   8227s] |  -0.526|   -0.789|-631.318| -648.100|    59.26%|   0:00:00.0| 3924.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:17   8227s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:22   8255s] Starting generalSmallTnsOpt
[08/28 00:37:22   8256s] Ending generalSmallTnsOpt End
[08/28 00:37:22   8256s] Analyzing useful skew in preCTS mode ...
[08/28 00:37:22   8256s] skewClock is  advancing: -15.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_28__reg/CLK
[08/28 00:37:22   8256s] skewClock is  advancing: -10.5ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_14__reg/CLK
[08/28 00:37:22   8256s] skewClock is  advancing: -10.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_22__reg/CLK
[08/28 00:37:22   8256s] skewClock is  advancing: -12.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_27__reg/CLK
[08/28 00:37:22   8256s] skewClock is  advancing: -11.2ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_29__reg/CLK
[08/28 00:37:22   8256s] skewClock is  advancing: -25.1ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_valid_i_reg/CLK
[08/28 00:37:22   8256s] skewClock is  advancing: -21ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_16__reg/CLK
[08/28 00:37:22   8256s] skewClock is  advancing: -15.9ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_17__reg/CLK
[08/28 00:37:22   8256s] skewClock is  advancing: -11ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_15__reg/CLK
[08/28 00:37:22   8256s] Finish useful skew analysis
[08/28 00:37:23   8258s] |  -0.526|   -0.814|-631.744| -648.552|    59.33%|   0:00:06.0| 3924.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:23   8258s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:23   8258s] |  -0.526|   -0.815|-631.744| -648.552|    59.33%|   0:00:00.0| 3924.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:23   8258s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:23   8258s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:37:23   8258s] 
[08/28 00:37:23   8258s] *** Finish Core Optimize Step (cpu=0:01:12 real=0:00:14.0 mem=3924.3M) ***
[08/28 00:37:23   8258s] Active Path Group: mem2reg reg2mem  
[08/28 00:37:23   8259s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:37:23   8259s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:37:23   8259s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:37:23   8259s] |   0.019|   -0.815|   0.000| -648.552|    59.33%|   0:00:00.0| 3924.3M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:37:23   8259s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
[08/28 00:37:23   8259s] |   0.039|   -0.814|   0.000| -648.552|    59.33%|   0:00:00.0| 3924.3M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:37:23   8259s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_28__reg/D                       |
[08/28 00:37:23   8259s] |   0.039|   -0.815|   0.000| -648.552|    59.33%|   0:00:00.0| 3924.3M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:37:23   8259s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_28__reg/D                       |
[08/28 00:37:23   8259s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:37:23   8259s] 
[08/28 00:37:23   8259s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=3924.3M) ***
[08/28 00:37:23   8259s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:37:23   8259s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:37:23   8259s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:37:23   8259s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:37:23   8259s] |  -0.815|   -0.815| -16.807| -648.552|    59.33%|   0:00:00.0| 3924.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:37:25   8269s] Starting generalSmallTnsOpt
[08/28 00:37:25   8269s] Ending generalSmallTnsOpt End
[08/28 00:37:25   8269s] Analyzing useful skew in preCTS mode ...
[08/28 00:37:25   8269s] skewClock is  advancing: -14.4ps, i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_controller_i_instr_i_20__reg/CLK
[08/28 00:37:25   8269s] skewClock is  advancing: -13.2ps, i_croc_soc/i_croc/i_timer/s_cfg_lo_reg_31__reg/CLK
[08/28 00:37:25   8270s] Finish useful skew analysis
[08/28 00:37:25   8270s] |  -0.787|   -0.787| -16.780| -648.539|    59.34%|   0:00:02.0| 3924.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:37:25   8270s] |  -0.787|   -0.787| -16.780| -648.539|    59.34%|   0:00:00.0| 3924.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:37:25   8270s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:37:25   8270s] 
[08/28 00:37:25   8270s] *** Finish Core Optimize Step (cpu=0:00:11.0 real=0:00:02.0 mem=3924.3M) ***
[08/28 00:37:26   8270s] 
[08/28 00:37:26   8270s] *** Finished Optimize Step Cumulative (cpu=0:01:24 real=0:00:17.0 mem=3924.3M) ***
[08/28 00:37:26   8270s] OptDebug: End of Optimizer WNS Pass 3: in2out in2reg reg2out default* WNS -0.787 TNS -16.780; mem2reg* WNS 0.039 TNS 0.000; reg2mem* WNS 0.300 TNS 0.000; reg2reg* WNS -0.526 TNS -631.759; HEPG WNS -0.526 TNS -631.759; all paths WNS -0.787 TNS -648.539
[08/28 00:37:26   8270s] ** GigaOpt Optimizer WNS Slack -0.787 TNS Slack -648.539 Density 59.34
[08/28 00:37:26   8270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.19
[08/28 00:37:26   8270s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:       Starting CMU at level 4, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.076, REAL:0.077, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.152, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.151, REAL:0.152, MEM:3924.3M
[08/28 00:37:26   8270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.31
[08/28 00:37:26   8270s] OPERPROF: Starting RefinePlace at level 1, MEM:3924.3M
[08/28 00:37:26   8270s] *** Starting refinePlace (2:17:51 mem=3924.3M) ***
[08/28 00:37:26   8270s] Total net bbox length = 1.510e+06 (7.217e+05 7.886e+05) (ext = 3.362e+04)
[08/28 00:37:26   8270s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:37:26   8270s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.022, MEM:3924.3M
[08/28 00:37:26   8270s] default core: bins with density > 0.750 = 10.30 % ( 99 / 961 )
[08/28 00:37:26   8270s] Density distribution unevenness ratio = 11.110%
[08/28 00:37:26   8270s] RPlace IncrNP Skipped
[08/28 00:37:26   8270s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3924.3MB) @(2:17:51 - 2:17:51).
[08/28 00:37:26   8270s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.029, REAL:0.029, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.004, REAL:0.004, MEM:3924.3M
[08/28 00:37:26   8270s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3924.3M
[08/28 00:37:26   8270s] Starting refinePlace ...
[08/28 00:37:26   8271s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:37:26   8271s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:37:26   8272s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:00.0, mem=3924.3MB) @(2:17:51 - 2:17:52).
[08/28 00:37:26   8272s] Move report: preRPlace moves 633 insts, mean move: 1.34 um, max move: 10.98 um
[08/28 00:37:26   8272s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC9513_FE_OFN662_i_ibex_id_stage_i_controller_i_instr_i_21): (1280.64, 1058.64) --> (1273.44, 1062.42)
[08/28 00:37:26   8272s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/28 00:37:26   8272s] wireLenOptFixPriorityInst 0 inst fixed
[08/28 00:37:27   8272s] 
[08/28 00:37:27   8272s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:37:28   8274s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:37:28   8274s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:02.0, mem=3924.3MB) @(2:17:52 - 2:17:54).
[08/28 00:37:28   8274s] Move report: Detail placement moves 633 insts, mean move: 1.34 um, max move: 10.98 um
[08/28 00:37:28   8274s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC9513_FE_OFN662_i_ibex_id_stage_i_controller_i_instr_i_21): (1280.64, 1058.64) --> (1273.44, 1062.42)
[08/28 00:37:28   8274s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 3924.3MB
[08/28 00:37:28   8274s] Statistics of distance of Instance movement in refine placement:
[08/28 00:37:28   8274s]   maximum (X+Y) =        10.98 um
[08/28 00:37:28   8274s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC9513_FE_OFN662_i_ibex_id_stage_i_controller_i_instr_i_21) with max move: (1280.64, 1058.64) -> (1273.44, 1062.42)
[08/28 00:37:28   8274s]   mean    (X+Y) =         1.34 um
[08/28 00:37:28   8274s] Total instances flipped for legalization: 181
[08/28 00:37:28   8274s] Summary Report:
[08/28 00:37:28   8274s] Instances move: 633 (out of 39176 movable)
[08/28 00:37:28   8274s] Instances flipped: 181
[08/28 00:37:28   8274s] Mean displacement: 1.34 um
[08/28 00:37:28   8274s] Max displacement: 10.98 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC9513_FE_OFN662_i_ibex_id_stage_i_controller_i_instr_i_21) (1280.64, 1058.64) -> (1273.44, 1062.42)
[08/28 00:37:28   8274s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[08/28 00:37:28   8274s] Total instances moved : 633
[08/28 00:37:28   8274s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.278, REAL:1.838, MEM:3924.3M
[08/28 00:37:28   8274s] Total net bbox length = 1.511e+06 (7.222e+05 7.888e+05) (ext = 3.362e+04)
[08/28 00:37:28   8274s] Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 3924.3MB
[08/28 00:37:28   8274s] [CPU] RefinePlace/total (cpu=0:00:03.4, real=0:00:02.0, mem=3924.3MB) @(2:17:51 - 2:17:54).
[08/28 00:37:28   8274s] *** Finished refinePlace (2:17:54 mem=3924.3M) ***
[08/28 00:37:28   8274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.31
[08/28 00:37:28   8274s] OPERPROF: Finished RefinePlace at level 1, CPU:3.471, REAL:2.032, MEM:3924.3M
[08/28 00:37:28   8274s] *** maximum move = 10.98 um ***
[08/28 00:37:28   8274s] *** Finished re-routing un-routed nets (3924.3M) ***
[08/28 00:37:28   8275s] OPERPROF: Starting DPlace-Init at level 1, MEM:3924.3M
[08/28 00:37:29   8275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3924.3M
[08/28 00:37:29   8275s] OPERPROF:     Starting CMU at level 3, MEM:3924.3M
[08/28 00:37:29   8275s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3924.3M
[08/28 00:37:29   8275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.101, REAL:0.102, MEM:3924.3M
[08/28 00:37:29   8275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.206, REAL:0.209, MEM:3924.3M
[08/28 00:37:29   8275s] 
[08/28 00:37:29   8275s] *** Finish Physical Update (cpu=0:00:05.3 real=0:00:03.0 mem=3924.3M) ***
[08/28 00:37:29   8275s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.19
[08/28 00:37:29   8276s] ** GigaOpt Optimizer WNS Slack -0.787 TNS Slack -648.539 Density 59.34
[08/28 00:37:30   8276s] 
[08/28 00:37:30   8276s] *** Finish pre-CTS Setup Fixing (cpu=0:07:13 real=0:01:47 mem=3924.3M) ***
[08/28 00:37:30   8276s] 
[08/28 00:37:30   8276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3440238.6
[08/28 00:37:30   8276s] TotalInstCnt at PhyDesignMc Destruction: 39,177
[08/28 00:37:30   8276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.21
[08/28 00:37:30   8276s] *** SetupOpt [finish] : cpu/real = 0:07:16.7/0:01:50.0 (4.0), totSession cpu/real = 2:17:56.3/1:08:42.2 (2.0), mem = 3714.9M
[08/28 00:37:30   8276s] 
[08/28 00:37:30   8276s] =============================================================================================
[08/28 00:37:30   8276s]  Step TAT Report for WnsOpt #3
[08/28 00:37:30   8276s] =============================================================================================
[08/28 00:37:30   8276s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:37:30   8276s] ---------------------------------------------------------------------------------------------
[08/28 00:37:30   8276s] [ SkewClock              ]      7   0:00:01.2  (   1.1 % )     0:00:01.2 /  0:00:02.2    1.9
[08/28 00:37:30   8276s] [ AreaOpt                ]      1   0:00:01.1  (   1.0 % )     0:00:07.1 /  0:00:19.2    2.7
[08/28 00:37:30   8276s] [ RefinePlace            ]      4   0:00:09.3  (   8.5 % )     0:00:09.3 /  0:00:14.0    1.5
[08/28 00:37:30   8276s] [ SlackTraversorInit     ]      6   0:00:02.2  (   2.0 % )     0:00:02.2 /  0:00:02.8    1.3
[08/28 00:37:30   8276s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:37:30   8276s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:37:30   8276s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.1
[08/28 00:37:30   8276s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:37:30   8276s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:37:30   8276s] [ TransformInit          ]      1   0:00:02.8  (   2.5 % )     0:00:02.8 /  0:00:02.7    1.0
[08/28 00:37:30   8276s] [ SmallTnsOpt            ]      7   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:01.6    1.9
[08/28 00:37:30   8276s] [ OptSingleIteration     ]    219   0:00:01.1  (   1.0 % )     0:01:26.7 /  0:06:42.9    4.6
[08/28 00:37:30   8276s] [ OptGetWeight           ]    684   0:00:02.7  (   2.5 % )     0:00:02.7 /  0:00:02.7    1.0
[08/28 00:37:30   8276s] [ OptEval                ]    684   0:00:48.0  (  43.6 % )     0:00:48.0 /  0:05:04.7    6.3
[08/28 00:37:30   8276s] [ OptCommit              ]    684   0:00:02.3  (   2.1 % )     0:00:02.3 /  0:00:02.4    1.0
[08/28 00:37:30   8276s] [ IncrTimingUpdate       ]    393   0:00:20.3  (  18.5 % )     0:00:20.3 /  0:01:07.1    3.3
[08/28 00:37:30   8276s] [ PostCommitDelayCalc    ]    716   0:00:02.4  (   2.2 % )     0:00:02.4 /  0:00:06.9    2.8
[08/28 00:37:30   8276s] [ SetupOptGetWorkingSet  ]    609   0:00:09.4  (   8.5 % )     0:00:09.4 /  0:00:16.6    1.8
[08/28 00:37:30   8276s] [ SetupOptGetActiveNode  ]    609   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[08/28 00:37:30   8276s] [ SetupOptSlackGraph     ]    215   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:01.8    3.8
[08/28 00:37:30   8276s] [ MISC                   ]          0:00:05.8  (   5.3 % )     0:00:05.8 /  0:00:09.5    1.6
[08/28 00:37:30   8276s] ---------------------------------------------------------------------------------------------
[08/28 00:37:30   8276s]  WnsOpt #3 TOTAL                    0:01:50.0  ( 100.0 % )     0:01:50.0 /  0:07:16.7    4.0
[08/28 00:37:30   8276s] ---------------------------------------------------------------------------------------------
[08/28 00:37:30   8276s] 
[08/28 00:37:30   8276s] End: GigaOpt Optimization in WNS mode
[08/28 00:37:30   8276s] *** Timing NOT met, worst failing slack is -0.787
[08/28 00:37:30   8276s] *** Check timing (0:00:00.0)
[08/28 00:37:30   8276s] Deleting Lib Analyzer.
[08/28 00:37:30   8276s] Begin: GigaOpt Optimization in TNS mode
[08/28 00:37:30   8276s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:37:30   8276s] ### Creating PhyDesignMc. totSessionCpu=2:17:57 mem=3332.9M
[08/28 00:37:30   8276s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/28 00:37:30   8276s] OPERPROF: Starting DPlace-Init at level 1, MEM:3332.9M
[08/28 00:37:30   8276s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:37:30   8276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3332.9M
[08/28 00:37:30   8276s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:37:30   8276s] OPERPROF:     Starting CMU at level 3, MEM:3332.9M
[08/28 00:37:30   8276s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3332.9M
[08/28 00:37:30   8276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.058, MEM:3332.9M
[08/28 00:37:30   8276s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3332.9MB).
[08/28 00:37:30   8276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.168, REAL:0.169, MEM:3332.9M
[08/28 00:37:30   8276s] TotalInstCnt at PhyDesignMc Initialization: 39,177
[08/28 00:37:30   8276s] ### Creating PhyDesignMc, finished. totSessionCpu=2:17:57 mem=3332.9M
[08/28 00:37:30   8277s] TotalInstCnt at PhyDesignMc Destruction: 39,177
[08/28 00:37:31   8277s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.92 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -pgMode all -nativePathGroupFlow -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[08/28 00:37:31   8277s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:37:31   8277s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:37:31   8277s] *info: 48 skip_routing nets excluded.
[08/28 00:37:31   8277s] Info: 48 io nets excluded
[08/28 00:37:31   8277s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:37:31   8277s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:57.5/1:08:43.3 (2.0), mem = 3332.9M
[08/28 00:37:31   8277s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.22
[08/28 00:37:31   8277s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:37:31   8277s] ### Creating PhyDesignMc. totSessionCpu=2:17:58 mem=3332.9M
[08/28 00:37:31   8277s] OPERPROF: Starting DPlace-Init at level 1, MEM:3332.9M
[08/28 00:37:31   8277s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:37:31   8277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3332.9M
[08/28 00:37:31   8277s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:37:31   8277s] OPERPROF:     Starting CMU at level 3, MEM:3332.9M
[08/28 00:37:31   8277s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3332.9M
[08/28 00:37:31   8277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.054, REAL:0.054, MEM:3332.9M
[08/28 00:37:31   8277s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3332.9MB).
[08/28 00:37:31   8277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.128, REAL:0.130, MEM:3332.9M
[08/28 00:37:31   8277s] TotalInstCnt at PhyDesignMc Initialization: 39,177
[08/28 00:37:31   8277s] ### Creating PhyDesignMc, finished. totSessionCpu=2:17:58 mem=3332.9M
[08/28 00:37:31   8277s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:37:31   8278s] 
[08/28 00:37:31   8278s] Creating Lib Analyzer ...
[08/28 00:37:31   8278s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 00:37:31   8278s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[08/28 00:37:31   8278s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/28 00:37:31   8278s] Total number of usable buffers from Lib Analyzer: 4 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8)
[08/28 00:37:31   8278s] Total number of usable inverters from Lib Analyzer: 4 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8)
[08/28 00:37:31   8278s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[08/28 00:37:31   8278s] 
[08/28 00:37:31   8278s] {RT default_rc_corner 0 4 4 0}
[08/28 00:37:32   8278s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:17:58 mem=3334.9M
[08/28 00:37:32   8278s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:17:58 mem=3334.9M
[08/28 00:37:32   8278s] Creating Lib Analyzer, finished. 
[08/28 00:37:32   8278s] 
[08/28 00:37:32   8278s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[08/28 00:37:32   8278s] ### Creating LA Mngr. totSessionCpu=2:17:58 mem=3334.9M
[08/28 00:37:32   8278s] ### Creating LA Mngr, finished. totSessionCpu=2:17:58 mem=3334.9M
[08/28 00:37:34   8280s] *info: 4 don't touch nets excluded
[08/28 00:37:34   8280s] *info: 48 io nets excluded
[08/28 00:37:34   8280s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:37:34   8280s] *info: 8 clock nets excluded
[08/28 00:37:34   8280s] *info: 2 special nets excluded.
[08/28 00:37:34   8280s] *info: 48 skip_routing nets excluded.
[08/28 00:37:34   8280s] *info: 32 multi-driver nets excluded.
[08/28 00:37:34   8280s] *info: 1283 no-driver nets excluded.
[08/28 00:37:35   8281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3440238.7
[08/28 00:37:35   8281s] PathGroup :  in2out  TargetSlack : 0.0384 
[08/28 00:37:35   8281s] PathGroup :  in2reg  TargetSlack : 0.0384 
[08/28 00:37:35   8281s] PathGroup :  mem2reg  TargetSlack : 0.0384 
[08/28 00:37:35   8281s] PathGroup :  reg2mem  TargetSlack : 0.0384 
[08/28 00:37:35   8281s] PathGroup :  reg2out  TargetSlack : 0.0384 
[08/28 00:37:35   8281s] PathGroup :  reg2reg  TargetSlack : 0.0384 
[08/28 00:37:35   8282s] ** GigaOpt Optimizer WNS Slack -0.787 TNS Slack -648.539 Density 59.34
[08/28 00:37:35   8282s] Optimizer TNS Opt
[08/28 00:37:35   8282s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.787 TNS -16.780; mem2reg* WNS 0.039 TNS 0.000; reg2mem* WNS 0.300 TNS 0.000; reg2reg* WNS -0.526 TNS -631.759; HEPG WNS -0.526 TNS -631.759; all paths WNS -0.787 TNS -648.539
[08/28 00:37:36   8282s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[08/28 00:37:36   8282s] Info: End MT loop @oiCellDelayCachingJob.
[08/28 00:37:36   8282s] Active Path Group: reg2reg  
[08/28 00:37:36   8282s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:37:36   8282s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:37:36   8282s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:37:36   8282s] |  -0.526|   -0.787|-631.759| -648.539|    59.34%|   0:00:00.0| 3544.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:36   8282s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:38   8297s] |  -0.519|   -0.787|-619.707| -636.487|    59.34%|   0:00:02.0| 3925.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:38   8297s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:39   8300s] |  -0.519|   -0.787|-619.691| -636.471|    59.34%|   0:00:01.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:39   8300s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:37:40   8307s] |  -0.519|   -0.789|-555.317| -572.098|    59.35%|   0:00:01.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:40   8307s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_23__reg/D           |
[08/28 00:37:40   8307s] |  -0.519|   -0.789|-555.267| -572.048|    59.35%|   0:00:00.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:40   8307s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_23__reg/D           |
[08/28 00:37:40   8309s] |  -0.519|   -0.789|-555.267| -572.048|    59.33%|   0:00:00.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:40   8309s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_23__reg/D           |
[08/28 00:37:42   8317s] |  -0.519|   -0.789|-536.656| -553.438|    59.34%|   0:00:02.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:37:42   8317s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_17__reg/D                       |
[08/28 00:37:42   8317s] |  -0.519|   -0.789|-536.576| -553.357|    59.34%|   0:00:00.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:37:42   8317s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_17__reg/D                       |
[08/28 00:37:42   8320s] |  -0.519|   -0.789|-536.464| -553.246|    59.34%|   0:00:00.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:37:42   8320s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_17__reg/D                       |
[08/28 00:37:43   8324s] |  -0.519|   -0.789|-526.961| -543.743|    59.35%|   0:00:01.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:43   8324s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_62__reg/D           |
[08/28 00:37:43   8324s] |  -0.519|   -0.789|-526.881| -543.663|    59.35%|   0:00:00.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:43   8324s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_62__reg/D           |
[08/28 00:37:44   8325s] |  -0.519|   -0.789|-526.752| -543.533|    59.35%|   0:00:01.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:44   8325s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_62__reg/D           |
[08/28 00:37:44   8325s] |  -0.519|   -0.789|-526.737| -543.518|    59.35%|   0:00:00.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:44   8325s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_62__reg/D           |
[08/28 00:37:44   8325s] |  -0.519|   -0.789|-526.710| -543.491|    59.35%|   0:00:00.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:37:44   8325s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_62__reg/D           |
[08/28 00:37:46   8336s] |  -0.519|   -0.789|-522.035| -538.816|    59.37%|   0:00:02.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:37:46   8336s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/28 00:37:46   8336s] |  -0.519|   -0.789|-521.981| -538.762|    59.37%|   0:00:00.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:37:46   8336s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/28 00:37:47   8339s] |  -0.519|   -0.789|-520.282| -537.063|    59.38%|   0:00:01.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:37:47   8339s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/28 00:37:47   8341s] |  -0.519|   -0.789|-519.953| -536.734|    59.39%|   0:00:00.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:37:47   8341s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1899__reg/D                          |
[08/28 00:37:49   8350s] |  -0.519|   -0.789|-498.913| -515.694|    59.40%|   0:00:02.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:37:49   8350s] |        |         |        |         |          |            |        |            |         | 68__reg/D                                          |
[08/28 00:37:51   8361s] |  -0.519|   -0.789|-492.422| -509.204|    59.42%|   0:00:02.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:37:51   8361s] |        |         |        |         |          |            |        |            |         | 68__reg/D                                          |
[08/28 00:37:51   8362s] |  -0.519|   -0.789|-492.333| -509.115|    59.42%|   0:00:00.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:37:51   8362s] |        |         |        |         |          |            |        |            |         | 68__reg/D                                          |
[08/28 00:37:52   8366s] |  -0.519|   -0.789|-475.104| -491.885|    59.43%|   0:00:01.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:37:52   8366s] |        |         |        |         |          |            |        |            |         | 114__reg/D                                         |
[08/28 00:37:53   8366s] |  -0.519|   -0.789|-474.818| -491.599|    59.43%|   0:00:01.0| 3944.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:37:53   8366s] |        |         |        |         |          |            |        |            |         | 114__reg/D                                         |
[08/28 00:37:55   8379s] |  -0.519|   -0.789|-449.681| -466.462|    59.43%|   0:00:02.0| 3996.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:37:55   8379s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_8__reg/D                        |
[08/28 00:37:55   8379s] |  -0.519|   -0.789|-449.650| -466.431|    59.43%|   0:00:00.0| 3996.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:37:55   8379s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_8__reg/D                        |
[08/28 00:37:57   8390s] |  -0.519|   -0.789|-434.685| -451.466|    59.44%|   0:00:02.0| 4053.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:37:57   8390s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_8__reg/D                        |
[08/28 00:37:58   8391s] |  -0.519|   -0.789|-434.477| -451.258|    59.45%|   0:00:01.0| 4053.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
[08/28 00:37:58   8391s] |        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_8__reg/D                        |
[08/28 00:38:01   8411s] |  -0.519|   -0.789|-420.168| -436.949|    59.46%|   0:00:03.0| 4131.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:38:01   8411s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1871__reg/D                          |
[08/28 00:38:01   8412s] |  -0.519|   -0.789|-420.010| -436.791|    59.46%|   0:00:00.0| 4131.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:38:01   8412s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1871__reg/D                          |
[08/28 00:38:02   8414s] |  -0.519|   -0.789|-419.344| -436.125|    59.47%|   0:00:01.0| 4131.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:38:02   8414s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1871__reg/D                          |
[08/28 00:38:02   8414s] |  -0.519|   -0.789|-419.326| -436.107|    59.47%|   0:00:00.0| 4131.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:38:02   8414s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1871__reg/D                          |
[08/28 00:38:02   8414s] |  -0.519|   -0.789|-419.005| -435.786|    59.48%|   0:00:00.0| 4131.2M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
[08/28 00:38:02   8414s] |        |         |        |         |          |            |        |            |         | i/mhpmcounter_1871__reg/D                          |
[08/28 00:38:05   8433s] |  -0.519|   -0.794|-392.444| -409.231|    59.49%|   0:00:03.0| 4150.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:05   8433s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_544__reg/D                               |
[08/28 00:38:05   8434s] |  -0.519|   -0.794|-392.154| -408.941|    59.49%|   0:00:00.0| 4150.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:05   8434s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_544__reg/D                               |
[08/28 00:38:06   8438s] |  -0.519|   -0.794|-374.932| -391.719|    59.52%|   0:00:01.0| 4150.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:06   8438s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_896__reg/D                               |
[08/28 00:38:06   8440s] |  -0.519|   -0.794|-369.523| -386.310|    59.52%|   0:00:00.0| 4150.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:06   8440s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_544__reg/D                               |
[08/28 00:38:09   8457s] |  -0.519|   -0.794|-353.081| -369.867|    59.53%|   0:00:03.0| 4150.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:09   8457s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_823__reg/D                               |
[08/28 00:38:09   8458s] |  -0.519|   -0.794|-352.850| -369.637|    59.53%|   0:00:00.0| 4150.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:09   8458s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_823__reg/D                               |
[08/28 00:38:11   8464s] |  -0.519|   -0.794|-351.681| -368.467|    59.55%|   0:00:02.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:11   8464s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_823__reg/D                               |
[08/28 00:38:11   8464s] |  -0.519|   -0.794|-351.617| -368.404|    59.55%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:11   8464s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_823__reg/D                               |
[08/28 00:38:11   8465s] |  -0.519|   -0.794|-351.339| -368.125|    59.56%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:11   8465s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_823__reg/D                               |
[08/28 00:38:13   8479s] |  -0.519|   -0.794|-330.622| -347.409|    59.57%|   0:00:02.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:13   8479s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_160__reg/D                               |
[08/28 00:38:14   8483s] |  -0.519|   -0.794|-330.519| -347.306|    59.58%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:14   8483s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_32__reg/D                                |
[08/28 00:38:15   8486s] |  -0.519|   -0.794|-330.045| -346.831|    59.58%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:15   8486s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_32__reg/D                                |
[08/28 00:38:17   8504s] |  -0.519|   -0.794|-322.457| -339.244|    59.60%|   0:00:02.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:38:17   8504s] |        |         |        |         |          |            |        |            |         | 24__reg/D                                          |
[08/28 00:38:17   8505s] |  -0.519|   -0.794|-322.221| -339.008|    59.60%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:38:17   8505s] |        |         |        |         |          |            |        |            |         | 24__reg/D                                          |
[08/28 00:38:18   8507s] |  -0.519|   -0.794|-312.814| -329.600|    59.61%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:38:18   8507s] |        |         |        |         |          |            |        |            |         | 14__reg/D                                          |
[08/28 00:38:18   8510s] |  -0.519|   -0.794|-309.997| -326.784|    59.62%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:38:18   8510s] |        |         |        |         |          |            |        |            |         | 14__reg/D                                          |
[08/28 00:38:21   8525s] |  -0.519|   -0.794|-303.744| -320.531|    59.63%|   0:00:03.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:21   8525s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_130__reg/D                               |
[08/28 00:38:21   8526s] |  -0.519|   -0.794|-302.957| -319.744|    59.63%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:38:21   8526s] |        |         |        |         |          |            |        |            |         | _q_19__reg/D                                       |
[08/28 00:38:22   8529s] |  -0.519|   -0.794|-301.612| -318.399|    59.65%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:22   8529s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_527__reg/D                               |
[08/28 00:38:22   8532s] |  -0.519|   -0.794|-295.071| -311.857|    59.66%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:22   8532s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_668__reg/D                               |
[08/28 00:38:24   8545s] |  -0.519|   -0.794|-290.804| -307.591|    59.68%|   0:00:02.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:38:24   8545s] |        |         |        |         |          |            |        |            |         | _q_32__reg/D                                       |
[08/28 00:38:24   8545s] |  -0.519|   -0.794|-290.785| -307.572|    59.68%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:38:24   8545s] |        |         |        |         |          |            |        |            |         | _q_55__reg/D                                       |
[08/28 00:38:25   8547s] |  -0.519|   -0.794|-289.448| -306.235|    59.69%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/i_dm_mem_rdata |
[08/28 00:38:25   8547s] |        |         |        |         |          |            |        |            |         | _q_19__reg/D                                       |
[08/28 00:38:25   8547s] |  -0.519|   -0.794|-289.441| -306.228|    59.69%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:25   8547s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_899__reg/D                               |
[08/28 00:38:26   8556s] |  -0.519|   -0.794|-288.719| -305.506|    59.69%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:26   8556s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_370__reg/D                               |
[08/28 00:38:26   8556s] |  -0.519|   -0.794|-288.615| -305.402|    59.69%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:26   8556s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_370__reg/D                               |
[08/28 00:38:27   8558s] |  -0.519|   -0.794|-288.064| -304.851|    59.70%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:27   8558s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_370__reg/D                               |
[08/28 00:38:28   8568s] |  -0.519|   -0.794|-280.702| -297.488|    59.70%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:28   8568s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_110__reg/D                               |
[08/28 00:38:28   8568s] |  -0.519|   -0.794|-280.683| -297.470|    59.70%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:28   8568s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_110__reg/D                               |
[08/28 00:38:29   8571s] |  -0.519|   -0.794|-278.840| -295.626|    59.70%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:38:29   8571s] |        |         |        |         |          |            |        |            |         | 51__reg/D                                          |
[08/28 00:38:29   8572s] |  -0.519|   -0.794|-273.951| -290.738|    59.70%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_dm_top_i_dm_top/data_csrs_mem_ |
[08/28 00:38:29   8572s] |        |         |        |         |          |            |        |            |         | 51__reg/D                                          |
[08/28 00:38:30   8577s] |  -0.519|   -0.794|-272.776| -289.562|    59.72%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:30   8577s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_312__reg/D                               |
[08/28 00:38:30   8577s] |  -0.519|   -0.794|-272.404| -289.190|    59.72%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:38:30   8577s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_busy_1__reg/D                 |
[08/28 00:38:31   8578s] |  -0.519|   -0.794|-272.212| -288.999|    59.72%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:38:31   8578s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_busy_1__reg/D                 |
[08/28 00:38:31   8578s] |  -0.519|   -0.794|-272.185| -288.972|    59.72%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:38:31   8578s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_busy_1__reg/D                 |
[08/28 00:38:31   8579s] |  -0.519|   -0.794|-272.152| -288.939|    59.72%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:38:31   8579s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_busy_1__reg/D                 |
[08/28 00:38:32   8586s] |  -0.519|   -0.794|-270.896| -287.683|    59.73%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:32   8586s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_254__reg/D                               |
[08/28 00:38:33   8589s] |  -0.519|   -0.794|-270.002| -286.789|    59.73%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
[08/28 00:38:33   8589s] |        |         |        |         |          |            |        |            |         | 32__reg/D                                          |
[08/28 00:38:33   8590s] |  -0.519|   -0.794|-269.969| -286.756|    59.73%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:33   8590s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_254__reg/D                               |
[08/28 00:38:33   8591s] |  -0.519|   -0.794|-269.944| -286.730|    59.73%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:33   8591s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_254__reg/D                               |
[08/28 00:38:34   8591s] |  -0.519|   -0.794|-269.925| -286.712|    59.73%|   0:00:01.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
[08/28 00:38:34   8591s] |        |         |        |         |          |            |        |            |         | _i/rf_reg_254__reg/D                               |
[08/28 00:38:36   8604s] |  -0.519|   -0.794|-270.380| -287.167|    59.75%|   0:00:02.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
[08/28 00:38:36   8604s] |        |         |        |         |          |            |        |            |         | OMem_90__reg/D                                     |
[08/28 00:38:36   8604s] |  -0.519|   -0.794|-270.380| -287.167|    59.75%|   0:00:00.0| 4147.3M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
[08/28 00:38:36   8604s] |        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_58__reg/D           |
[08/28 00:38:36   8604s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:38:36   8604s] 
[08/28 00:38:36   8604s] *** Finish Core Optimize Step (cpu=0:05:22 real=0:01:00.0 mem=4147.3M) ***
[08/28 00:38:36   8604s] Active Path Group: in2out in2reg reg2out default 
[08/28 00:38:37   8604s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:38:37   8604s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
[08/28 00:38:37   8604s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:38:37   8604s] |  -0.794|   -0.794| -16.787| -287.167|    59.75%|   0:00:01.0| 4147.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:38:37   8609s] |  -0.780|   -0.780| -16.540| -286.920|    59.76%|   0:00:00.0| 4147.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios_14__i_sync/reg_ |
[08/28 00:38:37   8609s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/28 00:38:38   8609s] |  -0.780|   -0.780| -16.475| -286.855|    59.76%|   0:00:01.0| 4147.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios_13__i_sync/reg_ |
[08/28 00:38:38   8609s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/28 00:38:38   8609s] |  -0.780|   -0.780| -16.448| -286.828|    59.76%|   0:00:00.0| 4147.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios_13__i_sync/reg_ |
[08/28 00:38:38   8609s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/28 00:38:38   8609s] |  -0.780|   -0.780| -16.430| -286.810|    59.76%|   0:00:00.0| 4147.3M|func_view_wc|   in2reg| i_croc_soc/i_croc/i_gpio/gen_gpios_13__i_sync/reg_ |
[08/28 00:38:38   8609s] |        |         |        |         |          |            |        |            |         | q_0__reg/D                                         |
[08/28 00:38:38   8609s] |  -0.780|   -0.780| -16.430| -286.810|    59.76%|   0:00:00.0| 4147.3M|func_view_wc|  reg2out| status_o                                           |
[08/28 00:38:38   8609s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
[08/28 00:38:38   8609s] 
[08/28 00:38:38   8609s] *** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:02.0 mem=4147.3M) ***
[08/28 00:38:38   8609s] 
[08/28 00:38:38   8609s] *** Finished Optimize Step Cumulative (cpu=0:05:27 real=0:01:02 mem=4147.3M) ***
[08/28 00:38:38   8609s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.780 TNS -16.430; mem2reg* WNS 0.039 TNS 0.000; reg2mem* WNS 0.292 TNS 0.000; reg2reg* WNS -0.519 TNS -270.380; HEPG WNS -0.519 TNS -270.380; all paths WNS -0.780 TNS -286.810
[08/28 00:38:38   8609s] ** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -286.810 Density 59.76
[08/28 00:38:38   8609s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3440238.20
[08/28 00:38:38   8610s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:       Starting CMU at level 4, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.073, REAL:0.073, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.139, REAL:0.140, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.139, REAL:0.140, MEM:4147.3M
[08/28 00:38:38   8610s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.32
[08/28 00:38:38   8610s] OPERPROF: Starting RefinePlace at level 1, MEM:4147.3M
[08/28 00:38:38   8610s] *** Starting refinePlace (2:23:30 mem=4147.3M) ***
[08/28 00:38:38   8610s] Total net bbox length = 1.538e+06 (7.370e+05 8.006e+05) (ext = 3.239e+04)
[08/28 00:38:38   8610s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:38:38   8610s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.021, MEM:4147.3M
[08/28 00:38:38   8610s] default core: bins with density > 0.750 = 11.65 % ( 112 / 961 )
[08/28 00:38:38   8610s] Density distribution unevenness ratio = 11.128%
[08/28 00:38:38   8610s] RPlace IncrNP: Rollback Lev = -3
[08/28 00:38:38   8610s] RPlace: Density =1.191139, incremental np is triggered.
[08/28 00:38:38   8610s] OPERPROF:     Starting spMPad at level 3, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:       Starting spContextMPad at level 4, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:4147.3M
[08/28 00:38:38   8610s] OPERPROF:     Finished spMPad at level 3, CPU:0.009, REAL:0.009, MEM:4147.3M
[08/28 00:38:38   8610s] nrCritNet: 1.99% ( 899 / 45184 ) cutoffSlk: -520.5ps stdDelay: 38.4ps
[08/28 00:38:38   8610s] incrNP running in 8 threads.
[08/28 00:38:38   8610s] OPERPROF:     Starting npMain at level 3, MEM:4147.3M
[08/28 00:38:38   8610s] incrNP th 1.000, 0.100
[08/28 00:38:39   8610s] limitMaxMove -1, priorityInstMaxMove 3
[08/28 00:38:39   8610s] SP #FI/SF FL/PI 1/39024 585/85
[08/28 00:38:39   8610s] OPERPROF:       Starting npPlace at level 4, MEM:4243.3M
[08/28 00:38:39   8611s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/28 00:38:39   8611s] No instances found in the vector
[08/28 00:38:39   8611s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4147.3M, DRC: 0)
[08/28 00:38:39   8611s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:38:39   8612s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/28 00:38:39   8612s] No instances found in the vector
[08/28 00:38:39   8612s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4371.3M, DRC: 0)
[08/28 00:38:39   8612s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:38:39   8612s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/28 00:38:39   8612s] No instances found in the vector
[08/28 00:38:39   8612s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4371.3M, DRC: 0)
[08/28 00:38:39   8612s] 0 (out of 0) MH cells were successfully legalized.
[08/28 00:38:40   8613s] OPERPROF:       Finished npPlace at level 4, CPU:2.298, REAL:1.206, MEM:4275.3M
[08/28 00:38:40   8613s] OPERPROF:     Finished npMain at level 3, CPU:2.879, REAL:1.531, MEM:4147.3M
[08/28 00:38:40   8613s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4147.3M
[08/28 00:38:40   8613s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.034, REAL:0.034, MEM:4147.3M
[08/28 00:38:40   8613s] default core: bins with density > 0.750 = 11.76 % ( 113 / 961 )
[08/28 00:38:40   8613s] Density distribution unevenness ratio = 11.167%
[08/28 00:38:40   8613s] RPlace postIncrNP: Density = 1.191139 -> 0.859494.
[08/28 00:38:40   8613s] RPlace postIncrNP Info: Density distribution changes:
[08/28 00:38:40   8613s] [1.10+      ] :	 1 (0.10%) -> 0 (0.00%)
[08/28 00:38:40   8613s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[08/28 00:38:40   8613s] [1.00 - 1.05] :	 1 (0.10%) -> 0 (0.00%)
[08/28 00:38:40   8613s] [0.95 - 1.00] :	 1 (0.10%) -> 0 (0.00%)
[08/28 00:38:40   8613s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[08/28 00:38:40   8613s] [0.85 - 0.90] :	 5 (0.52%) -> 5 (0.52%)
[08/28 00:38:40   8613s] [0.80 - 0.85] :	 17 (1.77%) -> 16 (1.66%)
[08/28 00:38:40   8613s] [CPU] RefinePlace/IncrNP (cpu=0:00:03.2, real=0:00:02.0, mem=4147.3MB) @(2:23:30 - 2:23:34).
[08/28 00:38:40   8613s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:3.238, REAL:1.893, MEM:4147.3M
[08/28 00:38:40   8613s] Move report: incrNP moves 664 insts, mean move: 26.51 um, max move: 251.76 um
[08/28 00:38:40   8613s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC9856_FE_OFN2133_2992): (1284.96, 986.82) --> (1430.88, 880.98)
[08/28 00:38:40   8613s] Move report: Timing Driven Placement moves 664 insts, mean move: 26.51 um, max move: 251.76 um
[08/28 00:38:40   8613s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC9856_FE_OFN2133_2992): (1284.96, 986.82) --> (1430.88, 880.98)
[08/28 00:38:40   8613s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4147.3MB
[08/28 00:38:40   8613s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4147.3M
[08/28 00:38:40   8613s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.004, REAL:0.004, MEM:4147.3M
[08/28 00:38:40   8613s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4147.3M
[08/28 00:38:40   8613s] Starting refinePlace ...
[08/28 00:38:40   8613s] ** Cut row section cpu time 0:00:00.0.
[08/28 00:38:40   8613s]    Spread Effort: high, pre-route mode, useDDP on.
[08/28 00:38:41   8614s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.2, real=0:00:01.0, mem=4147.3MB) @(2:23:34 - 2:23:35).
[08/28 00:38:41   8614s] Move report: preRPlace moves 3814 insts, mean move: 2.20 um, max move: 14.88 um
[08/28 00:38:41   8614s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/rf_reg_561__reg): (1411.20, 1364.82) --> (1396.32, 1364.82)
[08/28 00:38:41   8614s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[08/28 00:38:41   8614s] wireLenOptFixPriorityInst 5270 inst fixed
[08/28 00:38:41   8614s] tweakage running in 8 threads.
[08/28 00:38:41   8614s] Placement tweakage begins.
[08/28 00:38:41   8615s] wire length = 1.810e+06
[08/28 00:38:42   8617s] wire length = 1.797e+06
[08/28 00:38:42   8617s] Placement tweakage ends.
[08/28 00:38:42   8617s] Move report: tweak moves 4385 insts, mean move: 4.11 um, max move: 28.80 um
[08/28 00:38:42   8617s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC9421_FE_OFN1144_1905): (1329.60, 1062.42) --> (1358.40, 1062.42)
[08/28 00:38:42   8617s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.4, real=0:00:01.0, mem=4147.3MB) @(2:23:35 - 2:23:37).
[08/28 00:38:42   8617s] 
[08/28 00:38:42   8617s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:38:43   8619s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:38:43   8619s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=4147.3MB) @(2:23:37 - 2:23:39).
[08/28 00:38:43   8619s] Move report: Detail placement moves 6799 insts, mean move: 3.49 um, max move: 30.24 um
[08/28 00:38:43   8619s] 	Max move on inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC9430_FE_OFN1119_0994): (1412.16, 1160.70) --> (1442.40, 1160.70)
[08/28 00:38:43   8619s] 	Runtime: CPU: 0:00:05.5 REAL: 0:00:03.0 MEM: 4147.3MB
[08/28 00:38:43   8619s] Statistics of distance of Instance movement in refine placement:
[08/28 00:38:43   8619s]   maximum (X+Y) =       251.76 um
[08/28 00:38:43   8619s]   inst (i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC9856_FE_OFN2133_2992) with max move: (1284.96, 986.82) -> (1430.88, 880.98)
[08/28 00:38:43   8619s]   mean    (X+Y) =         5.67 um
[08/28 00:38:43   8619s] Total instances flipped for legalization: 1811
[08/28 00:38:43   8619s] Summary Report:
[08/28 00:38:43   8619s] Instances move: 7118 (out of 39694 movable)
[08/28 00:38:43   8619s] Instances flipped: 1811
[08/28 00:38:43   8619s] Mean displacement: 5.67 um
[08/28 00:38:43   8619s] Max displacement: 251.76 um (Instance: i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC9856_FE_OFN2133_2992) (1284.96, 986.82) -> (1430.88, 880.98)
[08/28 00:38:43   8619s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_4
[08/28 00:38:43   8619s] Total instances moved : 7118
[08/28 00:38:43   8619s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.539, REAL:3.187, MEM:4147.3M
[08/28 00:38:43   8619s] Total net bbox length = 1.527e+06 (7.280e+05 7.995e+05) (ext = 3.239e+04)
[08/28 00:38:43   8619s] Runtime: CPU: 0:00:08.9 REAL: 0:00:05.0 MEM: 4147.3MB
[08/28 00:38:43   8619s] [CPU] RefinePlace/total (cpu=0:00:08.9, real=0:00:05.0, mem=4147.3MB) @(2:23:30 - 2:23:39).
[08/28 00:38:43   8619s] *** Finished refinePlace (2:23:39 mem=4147.3M) ***
[08/28 00:38:43   8619s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.32
[08/28 00:38:43   8619s] OPERPROF: Finished RefinePlace at level 1, CPU:8.930, REAL:5.234, MEM:4147.3M
[08/28 00:38:44   8619s] *** maximum move = 251.76 um ***
[08/28 00:38:44   8619s] *** Finished re-routing un-routed nets (4147.3M) ***
[08/28 00:38:44   8620s] TotalInstCnt at stopUpdate before init: 39,695
[08/28 00:38:44   8620s] OPERPROF: Starting DPlace-Init at level 1, MEM:4147.3M
[08/28 00:38:44   8620s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:38:44   8620s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4147.3M
[08/28 00:38:44   8620s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:38:44   8620s] OPERPROF:     Starting CMU at level 3, MEM:4147.3M
[08/28 00:38:44   8620s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4147.3M
[08/28 00:38:44   8620s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.087, REAL:0.088, MEM:4147.3M
[08/28 00:38:44   8620s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4147.3MB).
[08/28 00:38:44   8620s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.186, REAL:0.188, MEM:4147.3M
[08/28 00:38:45   8620s] TotalInstCnt at stopUpdate after init: 39,695
[08/28 00:38:45   8620s] 
[08/28 00:38:45   8620s] *** Finish Physical Update (cpu=0:00:11.0 real=0:00:07.0 mem=4147.3M) ***
[08/28 00:38:45   8620s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3440238.20
[08/28 00:38:45   8621s] ** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -308.478 Density 59.76
[08/28 00:38:45   8621s] 
[08/28 00:38:45   8621s] *** Finish pre-CTS Setup Fixing (cpu=0:05:40 real=0:01:10 mem=4147.3M) ***
[08/28 00:38:45   8621s] 
[08/28 00:38:45   8621s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3440238.7
[08/28 00:38:45   8621s] TotalInstCnt at PhyDesignMc Destruction: 39,695
[08/28 00:38:45   8621s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.22
[08/28 00:38:45   8621s] *** SetupOpt [finish] : cpu/real = 0:05:44.1/0:01:14.4 (4.6), totSession cpu/real = 2:23:41.6/1:09:57.6 (2.1), mem = 3417.9M
[08/28 00:38:45   8621s] 
[08/28 00:38:45   8621s] =============================================================================================
[08/28 00:38:45   8621s]  Step TAT Report for TnsOpt #4
[08/28 00:38:45   8621s] =============================================================================================
[08/28 00:38:45   8621s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:38:45   8621s] ---------------------------------------------------------------------------------------------
[08/28 00:38:45   8621s] [ RefinePlace            ]      1   0:00:06.7  (   9.0 % )     0:00:06.8 /  0:00:11.0    1.6
[08/28 00:38:45   8621s] [ SlackTraversorInit     ]      2   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.8    1.1
[08/28 00:38:45   8621s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:38:45   8621s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:38:45   8621s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 00:38:45   8621s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 00:38:45   8621s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:38:45   8621s] [ TransformInit          ]      1   0:00:03.2  (   4.3 % )     0:00:03.2 /  0:00:03.2    1.0
[08/28 00:38:45   8621s] [ OptSingleIteration     ]    139   0:00:00.7  (   1.0 % )     0:01:00.1 /  0:05:23.2    5.4
[08/28 00:38:45   8621s] [ OptGetWeight           ]    139   0:00:01.1  (   1.4 % )     0:00:01.1 /  0:00:01.1    1.0
[08/28 00:38:45   8621s] [ OptEval                ]    139   0:00:45.2  (  60.7 % )     0:00:45.2 /  0:04:50.8    6.4
[08/28 00:38:45   8621s] [ OptCommit              ]    139   0:00:01.4  (   1.9 % )     0:00:01.4 /  0:00:01.6    1.1
[08/28 00:38:45   8621s] [ IncrTimingUpdate       ]    132   0:00:04.3  (   5.7 % )     0:00:04.3 /  0:00:12.2    2.9
[08/28 00:38:45   8621s] [ PostCommitDelayCalc    ]    140   0:00:02.0  (   2.7 % )     0:00:02.0 /  0:00:05.8    2.9
[08/28 00:38:45   8621s] [ SetupOptGetWorkingSet  ]    417   0:00:05.0  (   6.8 % )     0:00:05.0 /  0:00:09.3    1.9
[08/28 00:38:45   8621s] [ SetupOptGetActiveNode  ]    417   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[08/28 00:38:45   8621s] [ SetupOptSlackGraph     ]    139   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:02.0    3.9
[08/28 00:38:45   8621s] [ MISC                   ]          0:00:02.6  (   3.4 % )     0:00:02.6 /  0:00:04.9    1.9
[08/28 00:38:45   8621s] ---------------------------------------------------------------------------------------------
[08/28 00:38:45   8621s]  TnsOpt #4 TOTAL                    0:01:14.4  ( 100.0 % )     0:01:14.4 /  0:05:44.1    4.6
[08/28 00:38:45   8621s] ---------------------------------------------------------------------------------------------
[08/28 00:38:45   8621s] 
[08/28 00:38:45   8621s] End: GigaOpt Optimization in TNS mode
[08/28 00:38:45   8621s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/28 00:38:45   8621s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:38:45   8621s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:38:45   8621s] *info: 48 skip_routing nets excluded.
[08/28 00:38:45   8621s] Info: 48 io nets excluded
[08/28 00:38:46   8622s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:38:46   8622s] ### Creating LA Mngr. totSessionCpu=2:23:42 mem=3403.9M
[08/28 00:38:46   8622s] ### Creating LA Mngr, finished. totSessionCpu=2:23:42 mem=3403.9M
[08/28 00:38:46   8622s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:38:46   8622s] ### Creating PhyDesignMc. totSessionCpu=2:23:42 mem=3611.8M
[08/28 00:38:46   8622s] OPERPROF: Starting DPlace-Init at level 1, MEM:3611.8M
[08/28 00:38:46   8622s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:38:46   8622s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3611.8M
[08/28 00:38:46   8622s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:38:46   8622s] OPERPROF:     Starting CMU at level 3, MEM:3611.8M
[08/28 00:38:46   8622s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3611.8M
[08/28 00:38:46   8622s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.054, REAL:0.055, MEM:3611.8M
[08/28 00:38:46   8622s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3611.8MB).
[08/28 00:38:46   8622s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.132, REAL:0.133, MEM:3611.8M
[08/28 00:38:46   8622s] TotalInstCnt at PhyDesignMc Initialization: 39,695
[08/28 00:38:46   8622s] ### Creating PhyDesignMc, finished. totSessionCpu=2:23:43 mem=3611.8M
[08/28 00:38:46   8622s] Begin: Area Reclaim Optimization
[08/28 00:38:46   8622s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:23:42.5/1:09:58.5 (2.1), mem = 3611.8M
[08/28 00:38:46   8622s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.23
[08/28 00:38:46   8622s] 
[08/28 00:38:46   8622s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[08/28 00:38:46   8622s] ### Creating LA Mngr. totSessionCpu=2:23:43 mem=3611.8M
[08/28 00:38:46   8622s] ### Creating LA Mngr, finished. totSessionCpu=2:23:43 mem=3611.8M
[08/28 00:38:47   8623s] Reclaim Optimization WNS Slack -0.780  TNS Slack -308.478 Density 59.76
[08/28 00:38:47   8623s] +----------+---------+--------+--------+------------+--------+
[08/28 00:38:47   8623s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/28 00:38:47   8623s] +----------+---------+--------+--------+------------+--------+
[08/28 00:38:47   8623s] |    59.76%|        -|  -0.780|-308.478|   0:00:00.0| 3611.8M|
[08/28 00:38:47   8623s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:38:47   8623s] |    59.76%|        0|  -0.780|-308.478|   0:00:00.0| 3611.8M|
[08/28 00:38:49   8632s] |    59.68%|       97|  -0.780|-301.255|   0:00:02.0| 3917.1M|
[08/28 00:38:59   8662s] |    59.40%|      988|  -0.779|-278.497|   0:00:10.0| 3917.1M|
[08/28 00:38:59   8663s] |    59.39%|       11|  -0.779|-278.497|   0:00:00.0| 3917.1M|
[08/28 00:38:59   8663s] |    59.39%|        0|  -0.779|-278.497|   0:00:00.0| 3917.1M|
[08/28 00:38:59   8663s] #optDebug: <stH: 3.7800 MiSeL: 84.8240>
[08/28 00:39:00   8663s] |    59.39%|        0|  -0.779|-278.497|   0:00:01.0| 3917.1M|
[08/28 00:39:00   8663s] +----------+---------+--------+--------+------------+--------+
[08/28 00:39:00   8663s] Reclaim Optimization End WNS Slack -0.779  TNS Slack -278.497 Density 59.39
[08/28 00:39:00   8663s] 
[08/28 00:39:00   8663s] ** Summary: Restruct = 0 Buffer Deletion = 57 Declone = 42 Resize = 745 **
[08/28 00:39:00   8663s] --------------------------------------------------------------
[08/28 00:39:00   8663s] |                                   | Total     | Sequential |
[08/28 00:39:00   8663s] --------------------------------------------------------------
[08/28 00:39:00   8663s] | Num insts resized                 |     741  |       2    |
[08/28 00:39:00   8663s] | Num insts undone                  |     254  |       0    |
[08/28 00:39:00   8663s] | Num insts Downsized               |     741  |       2    |
[08/28 00:39:00   8663s] | Num insts Samesized               |       0  |       0    |
[08/28 00:39:00   8663s] | Num insts Upsized                 |       0  |       0    |
[08/28 00:39:00   8663s] | Num multiple commits+uncommits    |       4  |       -    |
[08/28 00:39:00   8663s] --------------------------------------------------------------
[08/28 00:39:00   8663s] End: Core Area Reclaim Optimization (cpu = 0:00:41.3) (real = 0:00:14.0) **
[08/28 00:39:00   8664s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3917.1M
[08/28 00:39:00   8664s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3917.1M
[08/28 00:39:00   8664s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3917.1M
[08/28 00:39:00   8664s] OPERPROF:       Starting CMU at level 4, MEM:3917.1M
[08/28 00:39:00   8664s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3917.1M
[08/28 00:39:00   8664s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.075, REAL:0.075, MEM:3917.1M
[08/28 00:39:00   8664s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.143, REAL:0.144, MEM:3917.1M
[08/28 00:39:00   8664s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.143, REAL:0.144, MEM:3917.1M
[08/28 00:39:00   8664s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.33
[08/28 00:39:00   8664s] OPERPROF: Starting RefinePlace at level 1, MEM:3917.1M
[08/28 00:39:00   8664s] *** Starting refinePlace (2:24:24 mem=3917.1M) ***
[08/28 00:39:00   8664s] Total net bbox length = 1.527e+06 (7.280e+05 7.989e+05) (ext = 3.239e+04)
[08/28 00:39:00   8664s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:39:00   8664s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3917.1M
[08/28 00:39:00   8664s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3917.1M
[08/28 00:39:00   8664s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3917.1M
[08/28 00:39:00   8664s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3917.1M
[08/28 00:39:00   8664s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3917.1M
[08/28 00:39:00   8664s] Starting refinePlace ...
[08/28 00:39:00   8664s] 
[08/28 00:39:00   8664s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:39:01   8666s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:39:01   8666s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:01.0, mem=3917.1MB) @(2:24:24 - 2:24:26).
[08/28 00:39:01   8666s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:39:01   8666s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3917.1MB
[08/28 00:39:01   8666s] Statistics of distance of Instance movement in refine placement:
[08/28 00:39:01   8666s]   maximum (X+Y) =         0.00 um
[08/28 00:39:01   8666s]   mean    (X+Y) =         0.00 um
[08/28 00:39:01   8666s] Summary Report:
[08/28 00:39:01   8666s] Instances move: 0 (out of 39595 movable)
[08/28 00:39:01   8666s] Instances flipped: 0
[08/28 00:39:01   8666s] Mean displacement: 0.00 um
[08/28 00:39:01   8666s] Max displacement: 0.00 um 
[08/28 00:39:01   8666s] Total instances moved : 0
[08/28 00:39:01   8666s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.929, REAL:1.251, MEM:3917.1M
[08/28 00:39:01   8666s] Total net bbox length = 1.527e+06 (7.280e+05 7.989e+05) (ext = 3.239e+04)
[08/28 00:39:01   8666s] Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3917.1MB
[08/28 00:39:01   8666s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:01.0, mem=3917.1MB) @(2:24:24 - 2:24:26).
[08/28 00:39:01   8666s] *** Finished refinePlace (2:24:26 mem=3917.1M) ***
[08/28 00:39:01   8666s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.33
[08/28 00:39:01   8666s] OPERPROF: Finished RefinePlace at level 1, CPU:2.089, REAL:1.412, MEM:3917.1M
[08/28 00:39:02   8666s] *** maximum move = 0.00 um ***
[08/28 00:39:02   8666s] *** Finished re-routing un-routed nets (3917.1M) ***
[08/28 00:39:02   8667s] OPERPROF: Starting DPlace-Init at level 1, MEM:3917.1M
[08/28 00:39:02   8667s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3917.1M
[08/28 00:39:02   8667s] OPERPROF:     Starting CMU at level 3, MEM:3917.1M
[08/28 00:39:02   8667s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3917.1M
[08/28 00:39:02   8667s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.064, MEM:3917.1M
[08/28 00:39:02   8667s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.129, REAL:0.130, MEM:3917.1M
[08/28 00:39:02   8667s] 
[08/28 00:39:02   8667s] *** Finish Physical Update (cpu=0:00:03.6 real=0:00:02.0 mem=3917.1M) ***
[08/28 00:39:02   8667s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.23
[08/28 00:39:02   8667s] *** AreaOpt [finish] : cpu/real = 0:00:45.0/0:00:16.3 (2.8), totSession cpu/real = 2:24:27.5/1:10:14.8 (2.1), mem = 3917.1M
[08/28 00:39:02   8667s] 
[08/28 00:39:02   8667s] =============================================================================================
[08/28 00:39:02   8667s]  Step TAT Report for AreaOpt #12
[08/28 00:39:02   8667s] =============================================================================================
[08/28 00:39:02   8667s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:39:02   8667s] ---------------------------------------------------------------------------------------------
[08/28 00:39:02   8667s] [ RefinePlace            ]      1   0:00:02.7  (  16.4 % )     0:00:02.7 /  0:00:03.6    1.4
[08/28 00:39:02   8667s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:39:02   8667s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:39:02   8667s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.1
[08/28 00:39:02   8667s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:39:02   8667s] [ OptSingleIteration     ]      6   0:00:00.4  (   2.4 % )     0:00:11.5 /  0:00:39.2    3.4
[08/28 00:39:02   8667s] [ OptGetWeight           ]    484   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[08/28 00:39:02   8667s] [ OptEval                ]    484   0:00:01.8  (  10.9 % )     0:00:01.8 /  0:00:10.5    5.9
[08/28 00:39:02   8667s] [ OptCommit              ]    484   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.2
[08/28 00:39:02   8667s] [ IncrTimingUpdate       ]    220   0:00:07.9  (  48.7 % )     0:00:07.9 /  0:00:24.8    3.1
[08/28 00:39:02   8667s] [ PostCommitDelayCalc    ]    553   0:00:01.1  (   6.6 % )     0:00:01.1 /  0:00:03.0    2.8
[08/28 00:39:02   8667s] [ MISC                   ]          0:00:01.7  (  10.3 % )     0:00:01.7 /  0:00:01.6    1.0
[08/28 00:39:02   8667s] ---------------------------------------------------------------------------------------------
[08/28 00:39:02   8667s]  AreaOpt #12 TOTAL                  0:00:16.3  ( 100.0 % )     0:00:16.3 /  0:00:45.0    2.8
[08/28 00:39:02   8667s] ---------------------------------------------------------------------------------------------
[08/28 00:39:02   8667s] 
[08/28 00:39:02   8667s] TotalInstCnt at PhyDesignMc Destruction: 39,596
[08/28 00:39:02   8667s] End: Area Reclaim Optimization (cpu=0:00:45, real=0:00:16, mem=3402.15M, totSessionCpu=2:24:28).
[08/28 00:39:03   8668s] GigaOpt: WNS changes during reclaim: -0.195 -> -0.191 (bump -0.004, threshold 0.384) 1
[08/28 00:39:03   8668s] GigaOpt: TNS changes during reclaim: -308.478 -> -278.497 (bump -616.956, threshold 2.0) 1
[08/28 00:39:03   8668s] GigaOpt: TNS changes during reclaim: -308.478 -> -278.497 (bump -29.981, threshold 192.0) 1
[08/28 00:39:03   8668s] GigaOpt: TNS changes during reclaim: -292.048 -> -262.068 (bump -584.096, threshold 2.0) 1
[08/28 00:39:03   8668s] GigaOpt: TNS changes during reclaim: -308.478 -> -278.497 (bump -29.98, threshold 192.0) 1
[08/28 00:39:03   8668s] Begin: GigaOpt postEco DRV Optimization
[08/28 00:39:03   8668s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preCTS
[08/28 00:39:03   8668s] Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
[08/28 00:39:03   8668s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[08/28 00:39:03   8668s] *info: 48 skip_routing nets excluded.
[08/28 00:39:03   8668s] Info: 48 io nets excluded
[08/28 00:39:03   8668s] Info: 8 clock nets excluded from IPO operation.
[08/28 00:39:03   8668s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:24:28.6/1:10:15.8 (2.1), mem = 3402.1M
[08/28 00:39:03   8668s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3440238.24
[08/28 00:39:03   8668s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/28 00:39:03   8668s] ### Creating PhyDesignMc. totSessionCpu=2:24:29 mem=3402.1M
[08/28 00:39:03   8668s] OPERPROF: Starting DPlace-Init at level 1, MEM:3402.1M
[08/28 00:39:03   8668s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[08/28 00:39:03   8668s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3402.1M
[08/28 00:39:03   8668s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 00:39:03   8668s] OPERPROF:     Starting CMU at level 3, MEM:3402.1M
[08/28 00:39:03   8668s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3402.1M
[08/28 00:39:03   8668s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.049, MEM:3402.1M
[08/28 00:39:03   8668s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3402.1MB).
[08/28 00:39:03   8668s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.123, REAL:0.123, MEM:3402.1M
[08/28 00:39:04   8668s] TotalInstCnt at PhyDesignMc Initialization: 39,596
[08/28 00:39:04   8668s] ### Creating PhyDesignMc, finished. totSessionCpu=2:24:29 mem=3402.1M
[08/28 00:39:04   8669s] 
[08/28 00:39:04   8669s] #optDebug: {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[08/28 00:39:04   8669s] ### Creating LA Mngr. totSessionCpu=2:24:29 mem=3402.1M
[08/28 00:39:04   8669s] ### Creating LA Mngr, finished. totSessionCpu=2:24:29 mem=3402.1M
[08/28 00:39:05   8671s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:39:05   8671s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/28 00:39:05   8671s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:39:05   8671s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/28 00:39:05   8671s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:39:05   8671s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:39:05   8671s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:39:05   8671s] Info: violation cost 3.776750 (cap = 0.000000, tran = 3.776750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:39:05   8671s] |    50|   123|    -5.06|    39|    71|   -15.02|  1541|  1541|     0|     0|    -0.78|  -278.50|       0|       0|       0|  59.39|          |         |
[08/28 00:39:05   8672s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:39:05   8672s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:39:05   8672s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:39:05   8672s] |    47|   110|    -5.06|    39|    71|   -15.02|  1541|  1541|     0|     0|    -0.78|  -278.06|       1|       0|       2|  59.39| 0:00:00.0|  3915.3M|
[08/28 00:39:05   8672s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[08/28 00:39:05   8672s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/28 00:39:05   8672s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/28 00:39:05   8672s] |    47|   110|    -5.06|    39|    71|   -15.02|  1541|  1541|     0|     0|    -0.78|  -278.06|       0|       0|       0|  59.39| 0:00:00.0|  3915.3M|
[08/28 00:39:05   8672s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/28 00:39:05   8672s] 
[08/28 00:39:05   8672s] ###############################################################################
[08/28 00:39:05   8672s] #
[08/28 00:39:05   8672s] #  Large fanout net report:  
[08/28 00:39:05   8672s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/28 00:39:05   8672s] #     - current density: 59.39
[08/28 00:39:05   8672s] #
[08/28 00:39:05   8672s] #  List of high fanout nets:
[08/28 00:39:05   8672s] #
[08/28 00:39:05   8672s] ###############################################################################
[08/28 00:39:05   8672s] 
[08/28 00:39:05   8672s] 
[08/28 00:39:05   8672s] =======================================================================
[08/28 00:39:05   8672s]                 Reasons for remaining drv violations
[08/28 00:39:05   8672s] =======================================================================
[08/28 00:39:05   8672s] *info: Total 47 net(s) have violations which can't be fixed by DRV optimization.
[08/28 00:39:05   8672s] 
[08/28 00:39:05   8672s] MultiBuffering failure reasons
[08/28 00:39:05   8672s] ------------------------------------------------
[08/28 00:39:05   8672s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[08/28 00:39:05   8672s] *info:    15 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[08/28 00:39:05   8672s] 
[08/28 00:39:05   8672s] 
[08/28 00:39:05   8672s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:00.0 mem=3915.3M) ***
[08/28 00:39:05   8672s] 
[08/28 00:39:05   8672s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3915.3M
[08/28 00:39:05   8672s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3915.3M
[08/28 00:39:05   8672s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3915.3M
[08/28 00:39:06   8672s] OPERPROF:       Starting CMU at level 4, MEM:3915.3M
[08/28 00:39:06   8672s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:3915.3M
[08/28 00:39:06   8672s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.069, REAL:0.069, MEM:3915.3M
[08/28 00:39:06   8672s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.156, REAL:0.157, MEM:3915.3M
[08/28 00:39:06   8672s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.156, REAL:0.157, MEM:3915.3M
[08/28 00:39:06   8672s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3440238.34
[08/28 00:39:06   8672s] OPERPROF: Starting RefinePlace at level 1, MEM:3915.3M
[08/28 00:39:06   8672s] *** Starting refinePlace (2:24:33 mem=3915.3M) ***
[08/28 00:39:06   8672s] Total net bbox length = 1.527e+06 (7.280e+05 7.989e+05) (ext = 3.239e+04)
[08/28 00:39:06   8672s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:39:06   8672s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3915.3M
[08/28 00:39:06   8672s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3915.3M
[08/28 00:39:06   8672s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3915.3M
[08/28 00:39:06   8672s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.003, REAL:0.003, MEM:3915.3M
[08/28 00:39:06   8672s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3915.3M
[08/28 00:39:06   8672s] Starting refinePlace ...
[08/28 00:39:06   8672s] 
[08/28 00:39:06   8672s] Running Spiral MT with 8 threads  fetchWidth=225 
[08/28 00:39:07   8674s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:39:07   8674s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3915.3MB) @(2:24:33 - 2:24:35).
[08/28 00:39:07   8674s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/28 00:39:07   8674s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3915.3MB
[08/28 00:39:07   8674s] Statistics of distance of Instance movement in refine placement:
[08/28 00:39:07   8674s]   maximum (X+Y) =         0.00 um
[08/28 00:39:07   8674s]   mean    (X+Y) =         0.00 um
[08/28 00:39:07   8674s] Summary Report:
[08/28 00:39:07   8674s] Instances move: 0 (out of 39596 movable)
[08/28 00:39:07   8674s] Instances flipped: 0
[08/28 00:39:07   8674s] Mean displacement: 0.00 um
[08/28 00:39:07   8674s] Max displacement: 0.00 um 
[08/28 00:39:07   8674s] Total instances moved : 0
[08/28 00:39:07   8674s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.852, REAL:1.193, MEM:3915.3M
[08/28 00:39:07   8674s] Total net bbox length = 1.527e+06 (7.280e+05 7.989e+05) (ext = 3.239e+04)
[08/28 00:39:07   8674s] Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3915.3MB
[08/28 00:39:07   8674s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:01.0, mem=3915.3MB) @(2:24:33 - 2:24:35).
[08/28 00:39:07   8674s] *** Finished refinePlace (2:24:35 mem=3915.3M) ***
[08/28 00:39:07   8674s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3440238.34
[08/28 00:39:07   8674s] OPERPROF: Finished RefinePlace at level 1, CPU:2.008, REAL:1.349, MEM:3915.3M
[08/28 00:39:07   8675s] *** maximum move = 0.00 um ***
[08/28 00:39:07   8675s] *** Finished re-routing un-routed nets (3915.3M) ***
[08/28 00:39:07   8675s] OPERPROF: Starting DPlace-Init at level 1, MEM:3915.3M
[08/28 00:39:08   8675s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3915.3M
[08/28 00:39:08   8675s] OPERPROF:     Starting CMU at level 3, MEM:3915.3M
[08/28 00:39:08   8675s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3915.3M
[08/28 00:39:08   8675s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.068, REAL:0.068, MEM:3915.3M
[08/28 00:39:08   8675s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.146, REAL:0.147, MEM:3915.3M
[08/28 00:39:08   8675s] 
[08/28 00:39:08   8675s] *** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=3915.3M) ***
[08/28 00:39:08   8676s] TotalInstCnt at PhyDesignMc Destruction: 39,597
[08/28 00:39:08   8676s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3440238.24
[08/28 00:39:08   8676s] *** DrvOpt [finish] : cpu/real = 0:00:07.5/0:00:04.8 (1.6), totSession cpu/real = 2:24:36.0/1:10:20.6 (2.1), mem = 3707.4M
[08/28 00:39:08   8676s] 
[08/28 00:39:08   8676s] =============================================================================================
[08/28 00:39:08   8676s]  Step TAT Report for DrvOpt #9
[08/28 00:39:08   8676s] =============================================================================================
[08/28 00:39:08   8676s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:39:08   8676s] ---------------------------------------------------------------------------------------------
[08/28 00:39:08   8676s] [ RefinePlace            ]      1   0:00:02.7  (  54.5 % )     0:00:02.7 /  0:00:03.6    1.3
[08/28 00:39:08   8676s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 00:39:08   8676s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:39:08   8676s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   7.8 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 00:39:08   8676s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.1
[08/28 00:39:08   8676s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:39:08   8676s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    2.4
[08/28 00:39:08   8676s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:39:08   8676s] [ OptEval                ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    3.1
[08/28 00:39:08   8676s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 00:39:08   8676s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.8
[08/28 00:39:08   8676s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.7
[08/28 00:39:08   8676s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.5    5.3
[08/28 00:39:08   8676s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.3    3.7
[08/28 00:39:08   8676s] [ MISC                   ]          0:00:01.2  (  23.7 % )     0:00:01.2 /  0:00:02.3    1.9
[08/28 00:39:08   8676s] ---------------------------------------------------------------------------------------------
[08/28 00:39:08   8676s]  DrvOpt #9 TOTAL                    0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:07.6    1.5
[08/28 00:39:08   8676s] ---------------------------------------------------------------------------------------------
[08/28 00:39:08   8676s] 
[08/28 00:39:08   8676s] End: GigaOpt postEco DRV Optimization
[08/28 00:39:09   8676s] 
[08/28 00:39:09   8676s] Active setup views:
[08/28 00:39:09   8676s]  func_view_wc
[08/28 00:39:09   8676s]   Dominating endpoints: 0
[08/28 00:39:09   8676s]   Dominating TNS: -0.000
[08/28 00:39:09   8676s] 
[08/28 00:39:09   8676s] Extraction called for design 'croc_chip' of instances=47767 and nets=46367 using extraction engine 'preRoute' .
[08/28 00:39:09   8676s] PreRoute RC Extraction called for design croc_chip.
[08/28 00:39:09   8676s] RC Extraction called in multi-corner(1) mode.
[08/28 00:39:09   8676s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/28 00:39:09   8676s] Type 'man IMPEXT-6197' for more detail.
[08/28 00:39:09   8676s] RCMode: PreRoute
[08/28 00:39:09   8676s]       RC Corner Indexes            0   
[08/28 00:39:09   8676s] Capacitance Scaling Factor   : 1.00000 
[08/28 00:39:09   8676s] Resistance Scaling Factor    : 1.00000 
[08/28 00:39:09   8676s] Clock Cap. Scaling Factor    : 1.00000 
[08/28 00:39:09   8676s] Clock Res. Scaling Factor    : 1.00000 
[08/28 00:39:09   8676s] Shrink Factor                : 1.00000
[08/28 00:39:09   8676s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/28 00:39:09   8676s] RC Grid backup saved.
[08/28 00:39:09   8676s] LayerId::1 widthSet size::1
[08/28 00:39:09   8676s] LayerId::2 widthSet size::1
[08/28 00:39:09   8676s] LayerId::3 widthSet size::1
[08/28 00:39:09   8676s] LayerId::4 widthSet size::1
[08/28 00:39:09   8676s] LayerId::5 widthSet size::1
[08/28 00:39:09   8676s] LayerId::6 widthSet size::1
[08/28 00:39:09   8676s] LayerId::7 widthSet size::1
[08/28 00:39:09   8676s] Skipped RC grid update for preRoute extraction.
[08/28 00:39:09   8676s] Initializing multi-corner resistance tables ...
[08/28 00:39:09   8676s] {RT default_rc_corner 0 4 4 0}
[08/28 00:39:09   8676s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.294550 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.827900 ; wcR: 0.533800 ; newSi: 0.095200 ; pMod: 80 ; 
[08/28 00:39:09   8677s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 3682.711M)
[08/28 00:39:09   8677s] Skewing Data Summary (End_of_FINAL)
[08/28 00:39:10   8679s] --------------------------------------------------
[08/28 00:39:10   8679s]  Total skewed count:62   (Analysis view: func_view_wc)
[08/28 00:39:10   8679s]  Advancing count:62, Max:-300.0(ps) Min:-10.2(ps) Total:-14700.8(ps)
[08/28 00:39:10   8679s]  Delaying  count:0
[08/28 00:39:10   8679s] --------------------------------------------------
[08/28 00:39:10   8679s] 
[08/28 00:39:10   8679s] ***The relative skewing result (exclude the SDC pre-settings)***
[08/28 00:39:11   8679s] --------------------------------------------------
[08/28 00:39:11   8679s]  Total skewed count:23   (Analysis view: func_view_wc)
[08/28 00:39:11   8679s]  Advancing count:23, Max:-300.0(ps) Min:-10.5(ps) Total:-1262.9(ps)
[08/28 00:39:11   8679s]  Delaying  count:0
[08/28 00:39:11   8679s] --------------------------------------------------
[08/28 00:39:11   8679s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3682.71 MB )
[08/28 00:39:11   8679s] (I)       Started Loading and Dumping File ( Curr Mem: 3682.71 MB )
[08/28 00:39:11   8679s] (I)       Reading DB...
[08/28 00:39:11   8679s] (I)       Read data from FE... (mem=3682.7M)
[08/28 00:39:11   8679s] (I)       Read nodes and places... (mem=3682.7M)
[08/28 00:39:11   8679s] (I)       Done Read nodes and places (cpu=0.069s, mem=3682.7M)
[08/28 00:39:11   8679s] (I)       Read nets... (mem=3682.7M)
[08/28 00:39:11   8680s] (I)       Done Read nets (cpu=0.183s, mem=3682.7M)
[08/28 00:39:11   8680s] (I)       Done Read data from FE (cpu=0.252s, mem=3682.7M)
[08/28 00:39:11   8680s] (I)       before initializing RouteDB syMemory usage = 3682.7 MB
[08/28 00:39:11   8680s] (I)       == Non-default Options ==
[08/28 00:39:11   8680s] (I)       Build term to term wires                           : false
[08/28 00:39:11   8680s] (I)       Maximum routing layer                              : 4
[08/28 00:39:11   8680s] (I)       Number threads                                     : 8
[08/28 00:39:11   8680s] (I)       Counted 60361 PG shapes. We will not process PG shapes layer by layer.
[08/28 00:39:11   8680s] (I)       Use row-based GCell size
[08/28 00:39:11   8680s] (I)       GCell unit size  : 3780
[08/28 00:39:11   8680s] (I)       GCell multiplier : 1
[08/28 00:39:11   8680s] (I)       build grid graph
[08/28 00:39:11   8680s] (I)       build grid graph start
[08/28 00:39:11   8680s] [NR-eGR] Track table information for default rule: 
[08/28 00:39:11   8680s] [NR-eGR] Metal1 has no routable track
[08/28 00:39:11   8680s] [NR-eGR] Metal2 has single uniform track structure
[08/28 00:39:11   8680s] [NR-eGR] Metal3 has single uniform track structure
[08/28 00:39:11   8680s] [NR-eGR] Metal4 has single uniform track structure
[08/28 00:39:11   8680s] (I)       build grid graph end
[08/28 00:39:11   8680s] (I)       ===========================================================================
[08/28 00:39:11   8680s] (I)       == Report All Rule Vias ==
[08/28 00:39:11   8680s] (I)       ===========================================================================
[08/28 00:39:11   8680s] (I)        Via Rule : (Default)
[08/28 00:39:11   8680s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/28 00:39:11   8680s] (I)       ---------------------------------------------------------------------------
[08/28 00:39:11   8680s] (I)        1    1 : Via1_XX_so                 52 : Via1_DV3N_so             
[08/28 00:39:11   8680s] (I)        2   77 : Via2_XX_so                123 : Via2_DV3S_so             
[08/28 00:39:11   8680s] (I)        3  151 : Via3_XX_so                197 : Via3_DV3S_so             
[08/28 00:39:11   8680s] (I)        4  225 : Via4_XX_so                271 : Via4_DV3S_so             
[08/28 00:39:11   8680s] (I)        5  299 : TopVia1EWNS               299 : TopVia1EWNS              
[08/28 00:39:11   8680s] (I)        6  300 : TopVia2EWNS               300 : TopVia2EWNS              
[08/28 00:39:11   8680s] (I)       ===========================================================================
[08/28 00:39:11   8680s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 3682.71 MB )
[08/28 00:39:11   8680s] (I)       Num PG vias on layer 2 : 0
[08/28 00:39:11   8680s] (I)       Num PG vias on layer 3 : 0
[08/28 00:39:11   8680s] (I)       Num PG vias on layer 4 : 0
[08/28 00:39:11   8680s] [NR-eGR] Read 74957 PG shapes
[08/28 00:39:11   8680s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3682.71 MB )
[08/28 00:39:11   8680s] [NR-eGR] #Routing Blockages  : 0
[08/28 00:39:11   8680s] [NR-eGR] #Instance Blockages : 7035
[08/28 00:39:11   8680s] [NR-eGR] #PG Blockages       : 74957
[08/28 00:39:11   8680s] [NR-eGR] #Halo Blockages     : 0
[08/28 00:39:11   8680s] [NR-eGR] #Boundary Blockages : 0
[08/28 00:39:11   8680s] (I)       Design has 0 blackboxes considered as all layer blockages.
[08/28 00:39:11   8680s] [NR-eGR] Num Prerouted Nets = 48  Num Prerouted Wires = 0
[08/28 00:39:11   8680s] (I)       readDataFromPlaceDB
[08/28 00:39:11   8680s] (I)       Read net information..
[08/28 00:39:11   8680s] [NR-eGR] Read numTotalNets=40255  numIgnoredNets=48
[08/28 00:39:11   8680s] (I)       Read testcase time = 0.021 seconds
[08/28 00:39:11   8680s] 
[08/28 00:39:11   8680s] (I)       early_global_route_priority property id does not exist.
[08/28 00:39:11   8680s] (I)       Start initializing grid graph
[08/28 00:39:11   8680s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[08/28 00:39:11   8680s] (I)       End initializing grid graph
[08/28 00:39:11   8680s] (I)       Model blockages into capacity
[08/28 00:39:11   8680s] (I)       Read Num Blocks=103922  Num Prerouted Wires=0  Num CS=0
[08/28 00:39:11   8680s] (I)       Started Modeling ( Curr Mem: 3682.71 MB )
[08/28 00:39:11   8680s] (I)       Layer 1 (H) : #blockages 66267 : #preroutes 0
[08/28 00:39:11   8680s] (I)       Layer 2 (V) : #blockages 25082 : #preroutes 0
[08/28 00:39:11   8680s] (I)       Layer 3 (H) : #blockages 12573 : #preroutes 0
[08/28 00:39:11   8680s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3682.71 MB )
[08/28 00:39:11   8680s] (I)       -- layer congestion ratio --
[08/28 00:39:11   8680s] (I)       Layer 1 : 0.100000
[08/28 00:39:11   8680s] (I)       Layer 2 : 0.700000
[08/28 00:39:11   8680s] (I)       Layer 3 : 0.700000
[08/28 00:39:11   8680s] (I)       Layer 4 : 0.700000
[08/28 00:39:11   8680s] (I)       ----------------------------
[08/28 00:39:11   8680s] (I)       Number of ignored nets = 48
[08/28 00:39:11   8680s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/28 00:39:11   8680s] (I)       Number of clock nets = 8.  Ignored: No
[08/28 00:39:11   8680s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/28 00:39:11   8680s] (I)       Number of special nets = 0.  Ignored: Yes
[08/28 00:39:11   8680s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/28 00:39:11   8680s] (I)       Number of skip routing nets = 48.  Ignored: Yes
[08/28 00:39:11   8680s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/28 00:39:11   8680s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/28 00:39:11   8680s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/28 00:39:11   8680s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[08/28 00:39:11   8680s] (I)       Before initializing Early Global Route syMemory usage = 3682.7 MB
[08/28 00:39:11   8680s] (I)       Ndr track 0 does not exist
[08/28 00:39:11   8680s] (I)       ---------------------Grid Graph Info--------------------
[08/28 00:39:11   8680s] (I)       Routing area        : (0, 0) - (1840320, 1840020)
[08/28 00:39:11   8680s] (I)       Core area           : (348000, 348000) - (1492320, 1492020)
[08/28 00:39:11   8680s] (I)       Site width          :   480  (dbu)
[08/28 00:39:11   8680s] (I)       Row height          :  3780  (dbu)
[08/28 00:39:11   8680s] (I)       GCell width         :  3780  (dbu)
[08/28 00:39:11   8680s] (I)       GCell height        :  3780  (dbu)
[08/28 00:39:11   8680s] (I)       Grid                :   487   487     4
[08/28 00:39:11   8680s] (I)       Layer numbers       :     1     2     3     4
[08/28 00:39:11   8680s] (I)       Vertical capacity   :     0     0  3780     0
[08/28 00:39:11   8680s] (I)       Horizontal capacity :     0  3780     0  3780
[08/28 00:39:11   8680s] (I)       Default wire width  :   160   200   200   200
[08/28 00:39:11   8680s] (I)       Default wire space  :   180   210   210   210
[08/28 00:39:11   8680s] (I)       Default wire pitch  :   340   410   410   410
[08/28 00:39:11   8680s] (I)       Default pitch size  :   340   420   480   420
[08/28 00:39:11   8680s] (I)       First track coord   :     0   240   480   240
[08/28 00:39:11   8680s] (I)       Num tracks per GCell: 11.12  9.00  7.88  9.00
[08/28 00:39:11   8680s] (I)       Total num of tracks :     0  4381  3833  4381
[08/28 00:39:11   8680s] (I)       Num of masks        :     1     1     1     1
[08/28 00:39:11   8680s] (I)       Num of trim masks   :     0     0     0     0
[08/28 00:39:11   8680s] (I)       --------------------------------------------------------
[08/28 00:39:11   8680s] 
[08/28 00:39:11   8680s] [NR-eGR] ============ Routing rule table ============
[08/28 00:39:11   8680s] [NR-eGR] Rule id: 0  Nets: 40207 
[08/28 00:39:11   8680s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/28 00:39:11   8680s] (I)       Pitch:  L1=340  L2=420  L3=480  L4=420
[08/28 00:39:11   8680s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:39:11   8680s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[08/28 00:39:11   8680s] [NR-eGR] ========================================
[08/28 00:39:11   8680s] [NR-eGR] 
[08/28 00:39:11   8680s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/28 00:39:11   8680s] (I)       blocked tracks on layer2 : = 875122 / 2133547 (41.02%)
[08/28 00:39:11   8680s] (I)       blocked tracks on layer3 : = 783416 / 1866671 (41.97%)
[08/28 00:39:11   8680s] (I)       blocked tracks on layer4 : = 813163 / 2133547 (38.11%)
[08/28 00:39:11   8680s] (I)       After initializing Early Global Route syMemory usage = 3682.7 MB
[08/28 00:39:11   8680s] (I)       Finished Loading and Dumping File ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 3682.71 MB )
[08/28 00:39:11   8680s] (I)       Reset routing kernel
[08/28 00:39:11   8680s] (I)       Started Global Routing ( Curr Mem: 3682.71 MB )
[08/28 00:39:11   8680s] (I)       ============= Initialization =============
[08/28 00:39:11   8680s] (I)       totalPins=136678  totalGlobalPin=132106 (96.65%)
[08/28 00:39:11   8680s] (I)       Started Net group 1 ( Curr Mem: 3682.71 MB )
[08/28 00:39:11   8680s] (I)       Started Build MST ( Curr Mem: 3682.71 MB )
[08/28 00:39:11   8680s] (I)       Generate topology with 8 threads
[08/28 00:39:11   8680s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 3702.71 MB )
[08/28 00:39:11   8680s] (I)       total 2D Cap : 3730228 = (2633720 H, 1096508 V)
[08/28 00:39:11   8680s] [NR-eGR] Layer group 1: route 40207 net(s) in layer range [2, 4]
[08/28 00:39:11   8680s] (I)       
[08/28 00:39:11   8680s] (I)       ============  Phase 1a Route ============
[08/28 00:39:11   8680s] (I)       Started Phase 1a ( Curr Mem: 3683.45 MB )
[08/28 00:39:11   8680s] (I)       Started Pattern routing ( Curr Mem: 3683.45 MB )
[08/28 00:39:11   8680s] (I)       Finished Pattern routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:11   8680s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3683.45 MB )
[08/28 00:39:11   8680s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 276
[08/28 00:39:11   8680s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:11   8680s] (I)       Usage: 481141 = (240932 H, 240209 V) = (9.15% H, 21.91% V) = (9.107e+05um H, 9.080e+05um V)
[08/28 00:39:11   8680s] (I)       Finished Phase 1a ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:11   8680s] (I)       
[08/28 00:39:11   8680s] (I)       ============  Phase 1b Route ============
[08/28 00:39:11   8680s] (I)       Started Phase 1b ( Curr Mem: 3683.45 MB )
[08/28 00:39:11   8680s] (I)       Started Monotonic routing ( Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Finished Monotonic routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Usage: 481917 = (241414 H, 240503 V) = (9.17% H, 21.93% V) = (9.125e+05um H, 9.091e+05um V)
[08/28 00:39:12   8680s] (I)       Overflow of layer group 1: 0.84% H + 2.33% V. EstWL: 1.821646e+06um
[08/28 00:39:12   8680s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       
[08/28 00:39:12   8680s] (I)       ============  Phase 1c Route ============
[08/28 00:39:12   8680s] (I)       Started Phase 1c ( Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Started Two level routing ( Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Level2 Grid: 98 x 98
[08/28 00:39:12   8680s] (I)       Started Two Level Routing ( Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Finished Two Level Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Finished Two level routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Usage: 483569 = (242807 H, 240762 V) = (9.22% H, 21.96% V) = (9.178e+05um H, 9.101e+05um V)
[08/28 00:39:12   8680s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       
[08/28 00:39:12   8680s] (I)       ============  Phase 1d Route ============
[08/28 00:39:12   8680s] (I)       Started Phase 1d ( Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Started Detoured routing ( Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Finished Detoured routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Usage: 483666 = (242835 H, 240831 V) = (9.22% H, 21.96% V) = (9.179e+05um H, 9.103e+05um V)
[08/28 00:39:12   8680s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       
[08/28 00:39:12   8680s] (I)       ============  Phase 1e Route ============
[08/28 00:39:12   8680s] (I)       Started Phase 1e ( Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Started Route legalization ( Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Usage: 483666 = (242835 H, 240831 V) = (9.22% H, 21.96% V) = (9.179e+05um H, 9.103e+05um V)
[08/28 00:39:12   8680s] [NR-eGR] Early Global Route overflow of layer group 1: 0.49% H + 1.70% V. EstWL: 1.828257e+06um
[08/28 00:39:12   8680s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8680s] (I)       Started Layer assignment ( Curr Mem: 3683.45 MB )
[08/28 00:39:12   8681s] (I)       Current Layer assignment [Initialization] ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3683.45 MB )
[08/28 00:39:12   8681s] (I)       Running layer assignment with 8 threads
[08/28 00:39:12   8681s] (I)       Finished Layer assignment ( CPU: 0.74 sec, Real: 0.24 sec, Curr Mem: 3684.19 MB )
[08/28 00:39:12   8681s] (I)       Finished Net group 1 ( CPU: 1.43 sec, Real: 0.86 sec, Curr Mem: 3684.19 MB )
[08/28 00:39:12   8681s] (I)       
[08/28 00:39:12   8681s] (I)       ============  Phase 1l Route ============
[08/28 00:39:12   8681s] (I)       Started Phase 1l ( Curr Mem: 3684.19 MB )
[08/28 00:39:12   8681s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3684.19 MB )
[08/28 00:39:12   8681s] (I)       
[08/28 00:39:12   8681s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/28 00:39:12   8681s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[08/28 00:39:12   8681s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[08/28 00:39:12   8681s] [NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-25)    OverCon 
[08/28 00:39:12   8681s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:39:12   8681s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/28 00:39:12   8681s] [NR-eGR]  Metal2  (2)       322( 0.20%)        52( 0.03%)        17( 0.01%)         0( 0.00%)   ( 0.24%) 
[08/28 00:39:12   8681s] [NR-eGR]  Metal3  (3)      2046( 1.27%)         4( 0.00%)        35( 0.02%)        64( 0.04%)   ( 1.33%) 
[08/28 00:39:12   8681s] [NR-eGR]  Metal4  (4)        98( 0.06%)        48( 0.03%)        10( 0.01%)         0( 0.00%)   ( 0.10%) 
[08/28 00:39:12   8681s] [NR-eGR] -------------------------------------------------------------------------------------------------
[08/28 00:39:12   8681s] [NR-eGR] Total             2466( 0.51%)       104( 0.02%)        62( 0.01%)        64( 0.01%)   ( 0.56%) 
[08/28 00:39:12   8681s] [NR-eGR] 
[08/28 00:39:12   8681s] (I)       Finished Global Routing ( CPU: 1.45 sec, Real: 0.89 sec, Curr Mem: 3684.19 MB )
[08/28 00:39:12   8681s] (I)       total 2D Cap : 3750560 = (2652363 H, 1098197 V)
[08/28 00:39:12   8681s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.17% H + 1.34% V
[08/28 00:39:12   8681s] [NR-eGR] Overflow after Early Global Route 0.38% H + 1.72% V
[08/28 00:39:12   8681s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.95 sec, Real: 1.39 sec, Curr Mem: 3684.19 MB )
[08/28 00:39:12   8681s] OPERPROF: Starting HotSpotCal at level 1, MEM:3684.2M
[08/28 00:39:12   8681s] [hotspot] +------------+---------------+---------------+
[08/28 00:39:12   8681s] [hotspot] |            |   max hotspot | total hotspot |
[08/28 00:39:12   8681s] [hotspot] +------------+---------------+---------------+
[08/28 00:39:12   8681s] [hotspot] | normalized |         13.51 |         32.26 |
[08/28 00:39:12   8681s] [hotspot] +------------+---------------+---------------+
[08/28 00:39:12   8681s] Local HotSpot Analysis: normalized max congestion hotspot area = 13.51, normalized total congestion hotspot area = 32.26 (area is in unit of 4 std-cell row bins)
[08/28 00:39:12   8681s] [hotspot] max/total 13.51/32.26, big hotspot (>10) total 16.39
[08/28 00:39:12   8681s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[08/28 00:39:12   8681s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:39:12   8681s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/28 00:39:12   8681s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:39:12   8681s] [hotspot] |  1  |  1421.52   574.80  1482.00   665.52 |        9.84   |
[08/28 00:39:12   8681s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:39:12   8681s] [hotspot] |  2  |   605.04   605.04   665.52   665.52 |        9.51   |
[08/28 00:39:12   8681s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:39:12   8681s] [hotspot] |  3  |  1300.56   937.68  1361.04   998.16 |        3.41   |
[08/28 00:39:12   8681s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:39:12   8681s] [hotspot] |  4  |  1270.32   998.16  1330.80  1058.64 |        1.05   |
[08/28 00:39:12   8681s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:39:12   8681s] [hotspot] |  5  |   605.04   726.00   665.52   786.48 |        0.79   |
[08/28 00:39:12   8681s] [hotspot] +-----+-------------------------------------+---------------+
[08/28 00:39:12   8681s] Top 5 hotspots total area: 24.59
[08/28 00:39:12   8681s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.019, MEM:3684.2M
[08/28 00:39:12   8681s] Starting delay calculation for Setup views
[08/28 00:39:12   8681s] #################################################################################
[08/28 00:39:12   8681s] # Design Stage: PreRoute
[08/28 00:39:12   8681s] # Design Name: croc_chip
[08/28 00:39:12   8681s] # Design Mode: 130nm
[08/28 00:39:12   8681s] # Analysis Mode: MMMC OCV 
[08/28 00:39:12   8681s] # Parasitics Mode: No SPEF/RCDB
[08/28 00:39:12   8681s] # Signoff Settings: SI Off 
[08/28 00:39:12   8681s] #################################################################################
[08/28 00:39:12   8683s] Topological Sorting (REAL = 0:00:00.0, MEM = 3682.2M, InitMEM = 3682.2M)
[08/28 00:39:13   8683s] Calculate early delays in OCV mode...
[08/28 00:39:13   8683s] Calculate late delays in OCV mode...
[08/28 00:39:13   8683s] Start delay calculation (fullDC) (8 T). (MEM=3682.19)
[08/28 00:39:13   8683s] End AAE Lib Interpolated Model. (MEM=3707.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 00:39:14   8691s] Total number of fetched objects 45116
[08/28 00:39:14   8692s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/28 00:39:14   8692s] End delay calculation. (MEM=3713.55 CPU=0:00:07.1 REAL=0:00:01.0)
[08/28 00:39:14   8692s] End delay calculation (fullDC). (MEM=3713.55 CPU=0:00:08.8 REAL=0:00:01.0)
[08/28 00:39:14   8692s] *** CDM Built up (cpu=0:00:10.3  real=0:00:02.0  mem= 3713.6M) ***
[08/28 00:39:15   8693s] *** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:03.0 totSessionCpu=2:24:54 mem=3713.6M)
[08/28 00:39:15   8694s] Reported timing to dir ./timingReports
[08/28 00:39:15   8694s] **optDesign ... cpu = 0:25:58, real = 0:06:34, mem = 2318.2M, totSessionCpu=2:24:54 **
[08/28 00:39:15   8694s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3360.6M
[08/28 00:39:15   8694s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.047, MEM:3360.6M
[08/28 00:39:17   8697s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.778  | -0.508  | -0.562  | -0.778  |   N/A   |  6.774  |  0.014  |  0.278  |
|           TNS (ns):|-277.647 |-261.218 | -15.157 | -1.272  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|  1572   |  1538   |   32    |    2    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.122   |    170 (170)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (89)      |
|   max_fanout   |   1540 (1540)    |    -62     |   1543 (1543)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.391%
Routing Overflow: 0.38% H and 1.72% V
------------------------------------------------------------
**optDesign ... cpu = 0:26:02, real = 0:06:36, mem = 2313.7M, totSessionCpu=2:24:57 **
[08/28 00:39:17   8697s] *** Finished optDesign ***
[08/28 00:39:17   8697s] 
[08/28 00:39:17   8697s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:26:25 real=  0:06:46)
[08/28 00:39:17   8697s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.7 real=0:00:02.9)
[08/28 00:39:17   8697s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:11 real=0:00:20.7)
[08/28 00:39:17   8697s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:26 real=0:00:31.6)
[08/28 00:39:17   8697s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:08:45 real=  0:01:50)
[08/28 00:39:17   8697s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:07:17 real=  0:01:50)
[08/28 00:39:17   8697s] 	OPT_RUNTIME:                tns (count =  1): (cpu=  0:05:44 real=  0:01:15)
[08/28 00:39:17   8697s] Info: pop threads available for lower-level modules during optimization.
[08/28 00:39:17   8697s] Deleting Lib Analyzer.
[08/28 00:39:17   8697s] clean pInstBBox. size 0
[08/28 00:39:17   8697s]  *** Writing scheduling file: 'scheduling_file.cts.3440238' ***
[08/28 00:39:17   8697s] All LLGs are deleted
[08/28 00:39:17   8697s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3393.3M
[08/28 00:39:17   8697s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3393.3M
[08/28 00:39:17   8697s] Deleting Cell Server ...
[08/28 00:39:17   8697s] #optDebug: fT-D <X 1 0 0 0>
[08/28 00:39:17   8697s] VSMManager cleared!
[08/28 00:39:17   8697s] **place_opt_design ... cpu = 0:26:03, real = 0:06:36, mem = 3338.3M **
[08/28 00:39:17   8697s] *** Finished GigaPlace ***
[08/28 00:39:17   8697s] 
[08/28 00:39:17   8697s] *** Summary of all messages that are not suppressed in this session:
[08/28 00:39:17   8697s] Severity  ID               Count  Summary                                  
[08/28 00:39:17   8697s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[08/28 00:39:17   8697s] WARNING   IMPESI-3194        348  Unable to interpolate for instance '%s' ...
[08/28 00:39:17   8697s] WARNING   IMPESI-3199        348  Unable to find proper library binding be...
[08/28 00:39:17   8697s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/28 00:39:17   8697s] *** Message Summary: 700 warning(s), 0 error(s)
[08/28 00:39:17   8697s] 
[08/28 00:39:17   8697s] 
[08/28 00:39:17   8697s] =============================================================================================
[08/28 00:39:17   8697s]  Final TAT Report for place_opt_design
[08/28 00:39:17   8697s] =============================================================================================
[08/28 00:39:17   8697s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 00:39:17   8697s] ---------------------------------------------------------------------------------------------
[08/28 00:39:17   8697s] [ WnsOpt                 ]      1   0:01:32.4  (  23.3 % )     0:01:50.0 /  0:07:16.7    4.0
[08/28 00:39:17   8697s] [ TnsOpt                 ]      1   0:01:07.6  (  17.1 % )     0:01:14.4 /  0:05:44.1    4.6
[08/28 00:39:17   8697s] [ GlobalOpt              ]      1   0:00:20.5  (   5.2 % )     0:00:20.5 /  0:01:11.1    3.5
[08/28 00:39:17   8697s] [ DrvOpt                 ]      4   0:00:11.2  (   2.8 % )     0:00:16.9 /  0:00:27.7    1.6
[08/28 00:39:17   8697s] [ SimplifyNetlist        ]      1   0:00:02.8  (   0.7 % )     0:00:02.8 /  0:00:03.7    1.3
[08/28 00:39:17   8697s] [ SkewClock              ]      7   0:00:01.2  (   0.3 % )     0:00:01.2 /  0:00:02.2    1.9
[08/28 00:39:17   8697s] [ AreaOpt                ]      3   0:00:34.7  (   8.8 % )     0:00:37.4 /  0:01:43.7    2.8
[08/28 00:39:17   8697s] [ ViewPruning            ]      8   0:00:01.0  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[08/28 00:39:17   8697s] [ IncrReplace            ]      1   0:01:50.0  (  27.7 % )     0:01:50.0 /  0:08:45.1    4.8
[08/28 00:39:17   8697s] [ RefinePlace            ]      8   0:00:24.5  (   6.2 % )     0:00:24.5 /  0:00:36.8    1.5
[08/28 00:39:17   8697s] [ TimingUpdate           ]      5   0:00:00.6  (   0.2 % )     0:00:06.1 /  0:00:25.6    4.2
[08/28 00:39:17   8697s] [ FullDelayCalc          ]      2   0:00:05.5  (   1.4 % )     0:00:05.5 /  0:00:22.8    4.2
[08/28 00:39:17   8697s] [ OptSummaryReport       ]      3   0:00:00.5  (   0.1 % )     0:00:07.4 /  0:00:19.7    2.7
[08/28 00:39:17   8697s] [ TimingReport           ]      3   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:01.3    2.5
[08/28 00:39:17   8697s] [ DrvReport              ]      3   0:00:02.6  (   0.7 % )     0:00:02.6 /  0:00:03.8    1.4
[08/28 00:39:17   8697s] [ GenerateReports        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.6    2.5
[08/28 00:39:17   8697s] [ MISC                   ]          0:00:20.7  (   5.2 % )     0:00:20.7 /  0:00:36.8    1.8
[08/28 00:39:17   8697s] ---------------------------------------------------------------------------------------------
[08/28 00:39:17   8697s]  place_opt_design TOTAL             0:06:36.5  ( 100.0 % )     0:06:36.5 /  0:26:02.7    3.9
[08/28 00:39:17   8697s] ---------------------------------------------------------------------------------------------
[08/28 00:39:17   8697s] 
[08/28 00:41:43   8713s] #% Begin save design ... (date=08/28 00:41:43, mem=2257.5M)
[08/28 00:41:43   8713s] % Begin Save ccopt configuration ... (date=08/28 00:41:43, mem=2257.5M)
[08/28 00:41:43   8713s] % End Save ccopt configuration ... (date=08/28 00:41:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2257.5M, current mem=2257.5M)
[08/28 00:41:43   8713s] % Begin Save netlist data ... (date=08/28 00:41:43, mem=2257.5M)
[08/28 00:41:43   8713s] Writing Binary DB to savestage/otp_place.dat/vbin/croc_chip.v.bin in multi-threaded mode...
[08/28 00:41:43   8713s] % End Save netlist data ... (date=08/28 00:41:43, total cpu=0:00:00.2, real=0:00:00.0, peak res=2258.9M, current mem=2258.9M)
[08/28 00:41:43   8713s] Saving symbol-table file in separate thread ...
[08/28 00:41:43   8713s] Saving congestion map file in separate thread ...
[08/28 00:41:43   8713s] Saving congestion map file savestage/otp_place.dat/croc_chip.route.congmap.gz ...
[08/28 00:41:43   8713s] % Begin Save AAE data ... (date=08/28 00:41:43, mem=2259.7M)
[08/28 00:41:43   8713s] Saving AAE Data ...
[08/28 00:41:43   8713s] % End Save AAE data ... (date=08/28 00:41:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2259.7M, current mem=2259.7M)
[08/28 00:41:44   8714s] Saving scheduling_file.cts.3440238 in savestage/otp_place.dat/scheduling_file.cts
[08/28 00:41:44   8714s] Saving preference file savestage/otp_place.dat/gui.pref.tcl ...
[08/28 00:41:44   8714s] Saving mode setting ...
[08/28 00:41:44   8714s] Saving global file ...
[08/28 00:41:44   8714s] Saving Drc markers ...
[08/28 00:41:44   8714s] ... 1004 markers are saved ...
[08/28 00:41:44   8714s] ... 0 geometry drc markers are saved ...
[08/28 00:41:44   8714s] ... 0 antenna drc markers are saved ...
[08/28 00:41:44   8714s] Saving special route data file in separate thread ...
[08/28 00:41:44   8714s] Saving PG file in separate thread ...
[08/28 00:41:44   8714s] Saving placement file in separate thread ...
[08/28 00:41:44   8714s] Saving route file in separate thread ...
[08/28 00:41:44   8714s] Saving PG file savestage/otp_place.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Thu Aug 28 00:41:44 2025)
[08/28 00:41:44   8714s] Saving property file savestage/otp_place.dat/croc_chip.prop
[08/28 00:41:44   8714s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/28 00:41:44   8714s] Save Adaptive View Pruning View Names to Binary file
[08/28 00:41:44   8714s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3426.3M) ***
[08/28 00:41:44   8714s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=3426.3M) ***
[08/28 00:41:44   8714s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:41:44   8714s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=3418.3M) ***
[08/28 00:41:44   8714s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:41:44   8714s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:41:44   8714s] *** Completed saveRoute (cpu=0:00:00.7 real=0:00:00.0 mem=3402.3M) ***
[08/28 00:41:44   8714s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:41:44   8714s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:41:45   8714s] Saving rc congestion map savestage/otp_place.dat/croc_chip.congmap.gz ...
[08/28 00:41:45   8714s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:41:45   8714s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/28 00:41:45   8715s] % Begin Save power constraints data ... (date=08/28 00:41:45, mem=2261.1M)
[08/28 00:41:45   8715s] % End Save power constraints data ... (date=08/28 00:41:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2261.1M, current mem=2261.1M)
[08/28 00:41:50   8719s] Generated self-contained design otp_place.dat
[08/28 00:41:50   8719s] #% End save design ... (date=08/28 00:41:50, total cpu=0:00:06.4, real=0:00:07.0, peak res=2261.1M, current mem=2260.5M)
[08/28 00:41:50   8719s] *** Message Summary: 0 warning(s), 0 error(s)
[08/28 00:41:50   8719s] 
[08/28 00:43:20   8732s] #################################################################################
[08/28 00:43:20   8732s] # Design Stage: PreRoute
[08/28 00:43:20   8732s] # Design Name: croc_chip
[08/28 00:43:20   8732s] # Design Mode: 130nm
[08/28 00:43:20   8732s] # Analysis Mode: MMMC OCV 
[08/28 00:43:20   8732s] # Parasitics Mode: No SPEF/RCDB
[08/28 00:43:20   8732s] # Signoff Settings: SI Off 
[08/28 00:43:20   8732s] #################################################################################
[08/28 00:43:20   8734s] Topological Sorting (REAL = 0:00:00.0, MEM = 3383.6M, InitMEM = 3383.6M)
[08/28 00:43:20   8734s] Calculate late delays in OCV mode...
[08/28 00:43:20   8734s] Calculate early delays in OCV mode...
[08/28 00:43:21   8734s] Start delay calculation (fullDC) (8 T). (MEM=3383.58)
[08/28 00:43:21   8734s] End AAE Lib Interpolated Model. (MEM=3408.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
[08/28 00:43:21   8736s] Type 'man IMPESI-3194' for more detail.
[08/28 00:43:21   8736s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
[08/28 00:43:21   8736s] Type 'man IMPESI-3199' for more detail.
[08/28 00:43:21   8736s] **WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
[08/28 00:43:21   8736s] To increase the message display limit, refer to the product command reference manual.
[08/28 00:43:21   8736s] **WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
[08/28 00:43:21   8736s] To increase the message display limit, refer to the product command reference manual.
[08/28 00:43:22   8743s] Total number of fetched objects 45116
[08/28 00:43:22   8743s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/28 00:43:22   8743s] End delay calculation. (MEM=3734.66 CPU=0:00:07.5 REAL=0:00:01.0)
[08/28 00:43:22   8743s] End delay calculation (fullDC). (MEM=3734.66 CPU=0:00:09.3 REAL=0:00:01.0)
[08/28 00:43:22   8743s] *** CDM Built up (cpu=0:00:11.8  real=0:00:02.0  mem= 3734.7M) ***
[08/28 00:45:37   8762s] <CMD> selectInst i_croc_soc/i_croc/i_timer/counter_lo_i_compare_value_i_13__reg
[08/28 00:45:40   8762s] <CMD> deselectAll
[08/28 11:46:06  12712s] #################################################################################
[08/28 11:46:06  12712s] # Design Stage: PreRoute
[08/28 11:46:06  12712s] # Design Name: croc_chip
[08/28 11:46:06  12712s] # Design Mode: 130nm
[08/28 11:46:06  12712s] # Analysis Mode: MMMC OCV 
[08/28 11:46:06  12712s] # Parasitics Mode: No SPEF/RCDB
[08/28 11:46:06  12712s] # Signoff Settings: SI Off 
[08/28 11:46:06  12712s] #################################################################################
[08/28 11:46:06  12714s] Topological Sorting (REAL = 0:00:00.0, MEM = 3717.4M, InitMEM = 3717.4M)
[08/28 11:46:06  12714s] Calculate early delays in OCV mode...
[08/28 11:46:06  12714s] Calculate late delays in OCV mode...
[08/28 11:46:06  12714s] Start delay calculation (fullDC) (8 T). (MEM=3717.45)
[08/28 11:46:06  12715s] End AAE Lib Interpolated Model. (MEM=3742.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 11:46:08  12724s] Total number of fetched objects 45116
[08/28 11:46:08  12724s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/28 11:46:08  12724s] End delay calculation. (MEM=3753.73 CPU=0:00:08.2 REAL=0:00:01.0)
[08/28 11:46:08  12724s] End delay calculation (fullDC). (MEM=3753.73 CPU=0:00:10.0 REAL=0:00:02.0)
[08/28 11:46:08  12724s] *** CDM Built up (cpu=0:00:12.1  real=0:00:02.0  mem= 3753.7M) ***
[08/28 12:27:58  12979s] #optDebug: fT-S <1 1 0 0 0>
[08/28 12:27:58  12979s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 12:27:58  12979s] All LLGs are deleted
[08/28 12:27:58  12979s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3340.7M
[08/28 12:27:58  12979s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3340.7M
[08/28 12:27:58  12979s] Start to check current routing status for nets...
[08/28 12:27:58  12979s] All nets are already routed correctly.
[08/28 12:27:58  12979s] End to check current routing status for nets (mem=3340.7M)
[08/28 12:27:58  12979s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3340.7M
[08/28 12:27:58  12979s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3340.7M
[08/28 12:27:58  12980s] Fast DP-INIT is on for default
[08/28 12:27:58  12980s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.205, REAL:0.053, MEM:3364.7M
[08/28 12:27:58  12980s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.239, REAL:0.087, MEM:3364.7M
[08/28 12:27:58  12980s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3364.7M
[08/28 12:27:58  12980s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3364.7M
[08/28 12:28:01  12983s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.778  | -0.508  | -0.562  | -0.778  |   N/A   |  6.774  |  0.014  |  0.278  |
|           TNS (ns):|-277.647 |-261.218 | -15.157 | -1.272  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|  1572   |  1538   |   32    |    2    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.122   |    170 (170)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (89)      |
|   max_fanout   |   1540 (1540)    |    -62     |   1543 (1543)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.391%
Routing Overflow: 0.38% H and 1.72% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[08/28 12:28:01  12983s] Total CPU time: 3.75 sec
[08/28 12:28:01  12983s] Total Real time: 3.0 sec
[08/28 12:28:01  12983s] Total Memory Usage: 3362.929688 Mbytes
[08/28 12:28:01  12983s] 
[08/28 12:28:01  12983s] =============================================================================================
[08/28 12:28:01  12983s]  Final TAT Report for timeDesign
[08/28 12:28:01  12983s] =============================================================================================
[08/28 12:28:01  12983s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 12:28:01  12983s] ---------------------------------------------------------------------------------------------
[08/28 12:28:01  12983s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 12:28:01  12983s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 12:28:01  12983s] [ OptSummaryReport       ]      1   0:00:00.2  (   7.1 % )     0:00:02.4 /  0:00:03.2    1.3
[08/28 12:28:01  12983s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    2.4
[08/28 12:28:01  12983s] [ DrvReport              ]      1   0:00:00.6  (  19.7 % )     0:00:01.7 /  0:00:01.7    1.0
[08/28 12:28:01  12983s] [ GenerateReports        ]      1   0:00:00.3  (   9.5 % )     0:00:00.3 /  0:00:00.7    2.4
[08/28 12:28:01  12983s] [ ReportTranViolation    ]      1   0:00:00.3  (   9.9 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 12:28:01  12983s] [ ReportCapViolation     ]      1   0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:00.3    1.0
[08/28 12:28:01  12983s] [ ReportFanoutViolation  ]      1   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/28 12:28:01  12983s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 12:28:01  12983s] [ GenerateDrvReportData  ]      1   0:00:00.4  (  13.3 % )     0:00:00.4 /  0:00:00.9    2.4
[08/28 12:28:01  12983s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.5    2.4
[08/28 12:28:01  12983s] [ MISC                   ]          0:00:00.5  (  17.0 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 12:28:01  12983s] ---------------------------------------------------------------------------------------------
[08/28 12:28:01  12983s]  timeDesign TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:03.7    1.3
[08/28 12:28:01  12983s] ---------------------------------------------------------------------------------------------
[08/28 12:28:01  12983s] 
[08/28 12:28:01  12983s] Info: pop threads available for lower-level modules during optimization.
[08/28 12:40:50  13061s] invalid command name "tory"
[08/28 12:50:42  13120s] OPERPROF: Starting checkPlace at level 1, MEM:3362.9M
[08/28 12:50:42  13120s] #spOpts: N=130 
[08/28 12:50:42  13121s] All LLGs are deleted
[08/28 12:50:42  13121s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3362.9M
[08/28 12:50:42  13121s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3362.9M
[08/28 12:50:42  13121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3362.9M
[08/28 12:50:42  13121s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3362.9M
[08/28 12:50:42  13121s] Core basic site is CoreSite
[08/28 12:50:42  13121s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 12:50:43  13121s] SiteArray: non-trimmed site array dimensions = 302 x 2384
[08/28 12:50:43  13121s] SiteArray: use 3,092,480 bytes
[08/28 12:50:43  13121s] SiteArray: current memory after site array memory allocation 3364.4M
[08/28 12:50:43  13121s] SiteArray: FP blocked sites are writable
[08/28 12:50:43  13121s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 12:50:43  13121s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3364.4M
[08/28 12:50:43  13121s] Process 60361 wires and vias for routing blockage analysis
[08/28 12:50:43  13121s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.202, REAL:0.029, MEM:3364.4M
[08/28 12:50:43  13121s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.475, REAL:0.119, MEM:3364.4M
[08/28 12:50:43  13121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.485, REAL:0.129, MEM:3364.4M
[08/28 12:50:43  13121s] Begin checking placement ... (start mem=3362.9M, init mem=3364.4M)
[08/28 12:50:43  13121s] 
[08/28 12:50:43  13121s] Running CheckPlace using 8 threads!...
[08/28 12:50:43  13122s] 
[08/28 12:50:43  13122s] ...checkPlace MT is done!
[08/28 12:50:43  13122s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3364.4M
[08/28 12:50:43  13122s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.021, REAL:0.021, MEM:3364.4M
[08/28 12:50:43  13122s] Pre-route DRC Violation:	191
[08/28 12:50:43  13122s] *info: Placed = 47703          (Fixed = 8107)
[08/28 12:50:43  13122s] *info: Unplaced = 0           
[08/28 12:50:43  13122s] Placement Density:59.39%(631741/1063707)
[08/28 12:50:43  13122s] Placement Density (including fixed std cells):60.04%(649011/1080976)
[08/28 12:50:43  13122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3364.4M
[08/28 12:50:43  13122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.015, REAL:0.015, MEM:3364.4M
[08/28 12:50:43  13122s] Finished checkPlace (total: cpu=0:00:01.8, real=0:00:01.0; vio checks: cpu=0:00:01.2, real=0:00:00.0; mem=3364.4M)
[08/28 12:50:43  13122s] OPERPROF: Finished checkPlace at level 1, CPU:1.826, REAL:0.599, MEM:3364.4M
[08/28 13:38:21  13418s] <CMD> selectInst i_croc_soc/i_croc/i_timer/counter_lo_i_counter_value_o_15__reg
[08/28 14:56:08  13910s] #optDebug: fT-S <1 1 0 0 0>
[08/28 14:56:08  13910s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 14:56:08  13910s] All LLGs are deleted
[08/28 14:56:08  13910s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3362.4M
[08/28 14:56:08  13910s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3362.4M
[08/28 14:56:08  13910s] Start to check current routing status for nets...
[08/28 14:56:08  13911s] All nets are already routed correctly.
[08/28 14:56:08  13911s] End to check current routing status for nets (mem=3362.4M)
[08/28 14:56:09  13911s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3362.4M
[08/28 14:56:09  13911s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3362.4M
[08/28 14:56:09  13911s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3362.4M
[08/28 14:56:09  13911s] Process 60361 wires and vias for routing blockage analysis
[08/28 14:56:09  13911s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.270, REAL:0.038, MEM:3362.4M
[08/28 14:56:09  13911s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.561, REAL:0.110, MEM:3362.4M
[08/28 14:56:09  13911s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.605, REAL:0.154, MEM:3362.4M
[08/28 14:56:09  13911s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3362.4M
[08/28 14:56:09  13911s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3362.4M
[08/28 14:56:11  13915s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.778  | -0.508  | -0.562  | -0.778  |   N/A   |  6.774  |  0.014  |  0.278  |
|           TNS (ns):|-277.647 |-261.218 | -15.157 | -1.272  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|  1572   |  1538   |   32    |    2    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.122   |    170 (170)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (89)      |
|   max_fanout   |   1540 (1540)    |    -62     |   1543 (1543)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.391%
Routing Overflow: 0.38% H and 1.72% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[08/28 14:56:11  13915s] Total CPU time: 4.47 sec
[08/28 14:56:11  13915s] Total Real time: 3.0 sec
[08/28 14:56:11  13915s] Total Memory Usage: 3361.601562 Mbytes
[08/28 14:56:11  13915s] 
[08/28 14:56:11  13915s] =============================================================================================
[08/28 14:56:11  13915s]  Final TAT Report for timeDesign
[08/28 14:56:11  13915s] =============================================================================================
[08/28 14:56:11  13915s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 14:56:11  13915s] ---------------------------------------------------------------------------------------------
[08/28 14:56:11  13915s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 14:56:11  13915s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 14:56:11  13915s] [ OptSummaryReport       ]      1   0:00:00.3  (   9.7 % )     0:00:02.8 /  0:00:04.0    1.4
[08/28 14:56:11  13915s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    2.3
[08/28 14:56:11  13915s] [ DrvReport              ]      1   0:00:00.6  (  18.8 % )     0:00:01.9 /  0:00:01.9    1.0
[08/28 14:56:11  13915s] [ GenerateReports        ]      1   0:00:00.3  (   9.3 % )     0:00:00.3 /  0:00:00.7    2.4
[08/28 14:56:11  13915s] [ ReportTranViolation    ]      1   0:00:00.3  (   9.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 14:56:11  13915s] [ ReportCapViolation     ]      1   0:00:00.4  (  11.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 14:56:11  13915s] [ ReportFanoutViolation  ]      1   0:00:00.3  (   8.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 14:56:11  13915s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 14:56:11  13915s] [ GenerateDrvReportData  ]      1   0:00:00.4  (  10.8 % )     0:00:00.4 /  0:00:00.9    2.5
[08/28 14:56:11  13915s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.6    2.3
[08/28 14:56:11  13915s] [ MISC                   ]          0:00:00.5  (  15.4 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 14:56:11  13915s] ---------------------------------------------------------------------------------------------
[08/28 14:56:11  13915s]  timeDesign TOTAL                   0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:04.5    1.3
[08/28 14:56:11  13915s] ---------------------------------------------------------------------------------------------
[08/28 14:56:11  13915s] 
[08/28 14:56:11  13915s] Info: pop threads available for lower-level modules during optimization.
[08/28 15:24:09  14097s] Checking routing tracks.....
[08/28 15:24:09  14097s] Checking other grids.....
[08/28 15:24:09  14097s] Checking FINFET Grid is on Manufacture Grid.....
[08/28 15:24:09  14097s] Checking core/die box is on Grid.....
[08/28 15:24:09  14097s] **WARN: (IMPFP-7238):	CORE's corner: (348.0000000000 , 348.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/28 15:24:09  14097s] **WARN: (IMPFP-7238):	CORE's corner: (1492.3200000000 , 1492.0200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[08/28 15:24:09  14097s] Checking snap rule ......
[08/28 15:24:09  14097s] Checking Row is on grid......
[08/28 15:24:09  14097s] Checking AreaIO row.....
[08/28 15:24:09  14097s] Checking row out of die ...
[08/28 15:24:09  14097s] Checking routing blockage.....
[08/28 15:24:09  14097s] Checking components.....
[08/28 15:24:09  14097s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/28 15:24:09  14097s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/28 15:24:09  14097s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's width is not multiple of default tech site's width.
[08/28 15:24:09  14097s] **WARN: (IMPFP-10013):	Halo should be created around block i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut and snapping rules are not checked since it's height is not multiple of default tech site's height.
[08/28 15:24:09  14097s] Checking IO Pads out of die...
[08/28 15:24:09  14097s] Checking constraints (guide/region/fence).....
[08/28 15:24:09  14097s] Checking groups.....
[08/28 15:24:09  14097s] 
[08/28 15:24:09  14097s] Checking Preroutes.....
[08/28 15:24:09  14097s] No. of regular pre-routes not on tracks : 0 
[08/28 15:24:09  14097s] 
[08/28 15:24:09  14097s] Reporting Utilizations.....
[08/28 15:24:09  14097s] 
[08/28 15:24:09  14097s] Core utilization  = 66.632474
[08/28 15:24:09  14097s] Effective Utilizations
[08/28 15:24:09  14097s] #spOpts: N=130 
[08/28 15:24:09  14097s] All LLGs are deleted
[08/28 15:24:09  14097s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3361.6M
[08/28 15:24:09  14097s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3361.6M
[08/28 15:24:09  14097s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3361.6M
[08/28 15:24:09  14097s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3361.6M
[08/28 15:24:09  14097s] Core basic site is CoreSite
[08/28 15:24:09  14097s] **Info: (IMPSP-307): Design contains fractional 1 cell.
[08/28 15:24:09  14098s] Fast DP-INIT is on for default
[08/28 15:24:09  14098s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[08/28 15:24:09  14098s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.271, REAL:0.066, MEM:3363.1M
[08/28 15:24:09  14098s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.330, REAL:0.126, MEM:3363.1M
[08/28 15:24:09  14098s] Average module density = 0.594.
[08/28 15:24:09  14098s] Density for the design = 0.594.
[08/28 15:24:09  14098s]        = stdcell_area 348182 sites (631741 um^2) / alloc_area 586258 sites (1063707 um^2).
[08/28 15:24:09  14098s] Pin Density = 0.1967.
[08/28 15:24:09  14098s]             = total # of pins 141603 / total area 719968.
[08/28 15:24:09  14098s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3363.1M
[08/28 15:24:09  14098s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3363.1M
[08/28 15:24:09  14098s] 
[08/28 15:24:09  14098s] *** Summary of all messages that are not suppressed in this session:
[08/28 15:24:09  14098s] Severity  ID               Count  Summary                                  
[08/28 15:24:09  14098s] WARNING   IMPFP-7238           2  CORE's corner: %s is NOT on %s,  Please ...
[08/28 15:24:09  14098s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/28 15:24:09  14098s] *** Message Summary: 6 warning(s), 0 error(s)
[08/28 15:24:09  14098s] 
[08/28 21:56:28  16550s] #optDebug: fT-S <1 1 0 0 0>
[08/28 21:56:28  16550s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 21:56:28  16550s] All LLGs are deleted
[08/28 21:56:28  16550s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3363.1M
[08/28 21:56:28  16550s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3363.1M
[08/28 21:56:28  16550s] Start to check current routing status for nets...
[08/28 21:56:28  16551s] All nets are already routed correctly.
[08/28 21:56:28  16551s] End to check current routing status for nets (mem=3363.1M)
[08/28 21:56:28  16551s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3363.1M
[08/28 21:56:28  16551s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3363.1M
[08/28 21:56:28  16551s] Fast DP-INIT is on for default
[08/28 21:56:28  16551s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.208, REAL:0.056, MEM:3363.1M
[08/28 21:56:28  16551s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.238, REAL:0.087, MEM:3363.1M
[08/28 21:56:28  16551s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3363.1M
[08/28 21:56:28  16551s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3363.1M
[08/28 21:56:30  16554s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.778  | -0.508  | -0.562  | -0.778  |   N/A   |  6.774  |  0.014  |  0.278  |
|           TNS (ns):|-277.647 |-261.218 | -15.157 | -1.272  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|  1572   |  1538   |   32    |    2    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.122   |    170 (170)     |
|   max_tran     |      0 (0)       |   0.000    |     40 (89)      |
|   max_fanout   |   1540 (1540)    |    -62     |   1543 (1543)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.391%
Routing Overflow: 0.38% H and 1.72% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[08/28 21:56:30  16554s] Total CPU time: 3.73 sec
[08/28 21:56:30  16554s] Total Real time: 2.0 sec
[08/28 21:56:30  16554s] Total Memory Usage: 3360.273438 Mbytes
[08/28 21:56:30  16554s] 
[08/28 21:56:30  16554s] =============================================================================================
[08/28 21:56:30  16554s]  Final TAT Report for timeDesign
[08/28 21:56:30  16554s] =============================================================================================
[08/28 21:56:30  16554s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 21:56:30  16554s] ---------------------------------------------------------------------------------------------
[08/28 21:56:30  16554s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 21:56:30  16554s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 21:56:30  16554s] [ OptSummaryReport       ]      1   0:00:00.2  (   7.8 % )     0:00:02.4 /  0:00:03.3    1.4
[08/28 21:56:30  16554s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    2.6
[08/28 21:56:30  16554s] [ DrvReport              ]      1   0:00:00.6  (  20.9 % )     0:00:01.7 /  0:00:01.7    1.0
[08/28 21:56:30  16554s] [ GenerateReports        ]      1   0:00:00.3  (   9.2 % )     0:00:00.3 /  0:00:00.7    2.7
[08/28 21:56:30  16554s] [ ReportTranViolation    ]      1   0:00:00.3  (  10.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 21:56:30  16554s] [ ReportCapViolation     ]      1   0:00:00.3  (   9.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 21:56:30  16554s] [ ReportFanoutViolation  ]      1   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/28 21:56:30  16554s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 21:56:30  16554s] [ GenerateDrvReportData  ]      1   0:00:00.3  (  11.4 % )     0:00:00.3 /  0:00:00.9    2.8
[08/28 21:56:30  16554s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.6    2.6
[08/28 21:56:30  16554s] [ MISC                   ]          0:00:00.4  (  15.6 % )     0:00:00.4 /  0:00:00.4    1.0
[08/28 21:56:30  16554s] ---------------------------------------------------------------------------------------------
[08/28 21:56:30  16554s]  timeDesign TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:03.7    1.3
[08/28 21:56:30  16554s] ---------------------------------------------------------------------------------------------
[08/28 21:56:30  16554s] 
[08/28 21:56:30  16554s] Info: pop threads available for lower-level modules during optimization.
[08/28 21:58:11  16564s] #################################################################################
[08/28 21:58:11  16564s] # Design Stage: PreRoute
[08/28 21:58:11  16564s] # Design Name: croc_chip
[08/28 21:58:11  16564s] # Design Mode: 130nm
[08/28 21:58:11  16564s] # Analysis Mode: MMMC OCV 
[08/28 21:58:11  16564s] # Parasitics Mode: No SPEF/RCDB
[08/28 21:58:11  16564s] # Signoff Settings: SI Off 
[08/28 21:58:11  16564s] #################################################################################
[08/28 21:58:11  16564s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 21:58:11  16564s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 21:58:11  16564s] **WARN: (IMPOPT-3706):	RC data of net 'i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[08/28 21:58:11  16564s] Add inst i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_ECOC10131_1931 (sg13g2_buf_8) to drive load i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5006_/A i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5312_/A i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5596_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5681_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5760_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5785_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5810_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5835_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5860_/A2 i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_5885_/A2 
[08/28 21:58:41  16568s] #################################################################################
[08/28 21:58:41  16568s] # Design Stage: PreRoute
[08/28 21:58:41  16568s] # Design Name: croc_chip
[08/28 21:58:41  16568s] # Design Mode: 130nm
[08/28 21:58:41  16568s] # Analysis Mode: MMMC OCV 
[08/28 21:58:41  16568s] # Parasitics Mode: No SPEF/RCDB
[08/28 21:58:41  16568s] # Signoff Settings: SI Off 
[08/28 21:58:41  16568s] #################################################################################
[08/28 21:58:41  16570s] Topological Sorting (REAL = 0:00:00.0, MEM = 3459.8M, InitMEM = 3459.8M)
[08/28 21:58:41  16570s] Calculate early delays in OCV mode...
[08/28 21:58:41  16570s] Calculate late delays in OCV mode...
[08/28 21:58:41  16570s] Start delay calculation (fullDC) (8 T). (MEM=3459.83)
[08/28 21:58:42  16571s] End AAE Lib Interpolated Model. (MEM=3485.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio24_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
[08/28 21:58:42  16572s] Type 'man IMPESI-3194' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio24_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:42  16572s] **WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
[08/28 21:58:42  16572s] Type 'man IMPESI-3199' for more detail.
[08/28 21:58:43  16580s] Total number of fetched objects 45117
[08/28 21:58:43  16580s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/28 21:58:43  16580s] End delay calculation. (MEM=3759.77 CPU=0:00:07.8 REAL=0:00:01.0)
[08/28 21:58:43  16580s] End delay calculation (fullDC). (MEM=3759.77 CPU=0:00:09.7 REAL=0:00:02.0)
[08/28 21:58:43  16580s] *** CDM Built up (cpu=0:00:12.3  real=0:00:02.0  mem= 3759.8M) ***
[08/28 22:01:08  16597s] **WARN: (IMPOPT-3706):	RC data of net 'i_croc_soc/i_croc/i_core_wrap/FE_RN_90' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[08/28 22:01:08  16597s] Add inst i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_ECOC10132_FE_RN_90 (sg13g2_buf_4) to drive load i_croc_soc/i_croc/i_core_wrap/_5535_/A i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_3863_0/B i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC9030_FE_RN_90/A i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_13073_0/A i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_13076_0/A 
[08/28 22:01:35  16600s] **ERROR: (TCLCMD-981):	Unsupported extra argument 'i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_8871_0_dup/X' in command 'report_timing'.

[08/28 22:01:43  16601s] #################################################################################
[08/28 22:01:43  16601s] # Design Stage: PreRoute
[08/28 22:01:43  16601s] # Design Name: croc_chip
[08/28 22:01:43  16601s] # Design Mode: 130nm
[08/28 22:01:43  16601s] # Analysis Mode: MMMC OCV 
[08/28 22:01:43  16601s] # Parasitics Mode: No SPEF/RCDB
[08/28 22:01:43  16601s] # Signoff Settings: SI Off 
[08/28 22:01:43  16601s] #################################################################################
[08/28 22:01:43  16603s] Topological Sorting (REAL = 0:00:00.0, MEM = 3742.6M, InitMEM = 3742.6M)
[08/28 22:01:44  16604s] Calculate early delays in OCV mode...
[08/28 22:01:44  16604s] Calculate late delays in OCV mode...
[08/28 22:01:44  16604s] Start delay calculation (fullDC) (8 T). (MEM=3742.55)
[08/28 22:01:44  16604s] End AAE Lib Interpolated Model. (MEM=3767.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 22:01:45  16613s] Total number of fetched objects 45118
[08/28 22:01:45  16614s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/28 22:01:45  16614s] End delay calculation. (MEM=3759.77 CPU=0:00:08.1 REAL=0:00:01.0)
[08/28 22:01:45  16614s] End delay calculation (fullDC). (MEM=3759.77 CPU=0:00:10.0 REAL=0:00:01.0)
[08/28 22:01:45  16614s] *** CDM Built up (cpu=0:00:12.4  real=0:00:02.0  mem= 3759.8M) ***
[08/28 22:02:36  16620s] **ERROR: (IMPOPT-3580):	Cell 'sg13g2_buf_16' is marked as dont_use. ecoChangeCell command will skip this cell.
Type 'man IMPOPT-3580' for more detail.
[08/28 22:02:36  16620s] 
[08/28 22:12:18  16680s] Resize i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/ictc_preCTS_FE_OCPC6571_FE_OFN662_i_ibex_id_stage_i_controller_i_instr_i_21 (sg13g2_buf_4) to sg13g2_buf_8.
[08/28 22:12:35  16682s] #################################################################################
[08/28 22:12:35  16682s] # Design Stage: PreRoute
[08/28 22:12:35  16682s] # Design Name: croc_chip
[08/28 22:12:35  16682s] # Design Mode: 130nm
[08/28 22:12:35  16682s] # Analysis Mode: MMMC OCV 
[08/28 22:12:35  16682s] # Parasitics Mode: No SPEF/RCDB
[08/28 22:12:35  16682s] # Signoff Settings: SI Off 
[08/28 22:12:35  16682s] #################################################################################
[08/28 22:12:35  16684s] Topological Sorting (REAL = 0:00:00.0, MEM = 3742.6M, InitMEM = 3742.6M)
[08/28 22:12:35  16684s] Calculate early delays in OCV mode...
[08/28 22:12:35  16684s] Calculate late delays in OCV mode...
[08/28 22:12:35  16684s] Start delay calculation (fullDC) (8 T). (MEM=3742.55)
[08/28 22:12:35  16684s] End AAE Lib Interpolated Model. (MEM=3767.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 22:12:37  16694s] Total number of fetched objects 45118
[08/28 22:12:37  16694s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/28 22:12:37  16694s] End delay calculation. (MEM=3759.77 CPU=0:00:08.3 REAL=0:00:01.0)
[08/28 22:12:37  16694s] End delay calculation (fullDC). (MEM=3759.77 CPU=0:00:10.1 REAL=0:00:02.0)
[08/28 22:12:37  16694s] *** CDM Built up (cpu=0:00:12.3  real=0:00:02.0  mem= 3759.8M) ***
[08/28 22:24:48  16771s] Resize i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_OCPC9371_i_ibex_id_stage_i_controller_i_instr_i_21 (sg13g2_buf_4) to sg13g2_buf_8.
[08/28 22:25:02  16773s] #################################################################################
[08/28 22:25:02  16773s] # Design Stage: PreRoute
[08/28 22:25:02  16773s] # Design Name: croc_chip
[08/28 22:25:02  16773s] # Design Mode: 130nm
[08/28 22:25:02  16773s] # Analysis Mode: MMMC OCV 
[08/28 22:25:02  16773s] # Parasitics Mode: No SPEF/RCDB
[08/28 22:25:02  16773s] # Signoff Settings: SI Off 
[08/28 22:25:02  16773s] #################################################################################
[08/28 22:25:02  16774s] Topological Sorting (REAL = 0:00:00.0, MEM = 3742.6M, InitMEM = 3742.6M)
[08/28 22:25:02  16775s] Calculate early delays in OCV mode...
[08/28 22:25:02  16775s] Calculate late delays in OCV mode...
[08/28 22:25:02  16775s] Start delay calculation (fullDC) (8 T). (MEM=3742.55)
[08/28 22:25:03  16775s] End AAE Lib Interpolated Model. (MEM=3767.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 22:25:04  16785s] Total number of fetched objects 45118
[08/28 22:25:04  16785s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/28 22:25:04  16785s] End delay calculation. (MEM=3759.77 CPU=0:00:08.3 REAL=0:00:01.0)
[08/28 22:25:04  16785s] End delay calculation (fullDC). (MEM=3759.77 CPU=0:00:10.1 REAL=0:00:02.0)
[08/28 22:25:04  16785s] *** CDM Built up (cpu=0:00:12.4  real=0:00:02.0  mem= 3759.8M) ***
[08/28 22:25:48  16791s] Resize i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_ECOC10132_FE_RN_90 (sg13g2_buf_4) to sg13g2_buf_8.
[08/28 22:25:58  16793s] #################################################################################
[08/28 22:25:58  16793s] # Design Stage: PreRoute
[08/28 22:25:58  16793s] # Design Name: croc_chip
[08/28 22:25:58  16793s] # Design Mode: 130nm
[08/28 22:25:58  16793s] # Analysis Mode: MMMC OCV 
[08/28 22:25:58  16793s] # Parasitics Mode: No SPEF/RCDB
[08/28 22:25:58  16793s] # Signoff Settings: SI Off 
[08/28 22:25:58  16793s] #################################################################################
[08/28 22:25:58  16795s] Topological Sorting (REAL = 0:00:00.0, MEM = 3742.6M, InitMEM = 3742.6M)
[08/28 22:25:58  16795s] Calculate early delays in OCV mode...
[08/28 22:25:59  16795s] Calculate late delays in OCV mode...
[08/28 22:25:59  16795s] Start delay calculation (fullDC) (8 T). (MEM=3742.55)
[08/28 22:25:59  16795s] End AAE Lib Interpolated Model. (MEM=3767.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 22:26:00  16805s] Total number of fetched objects 45118
[08/28 22:26:00  16805s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/28 22:26:00  16805s] End delay calculation. (MEM=3762.84 CPU=0:00:08.4 REAL=0:00:01.0)
[08/28 22:26:00  16805s] End delay calculation (fullDC). (MEM=3762.84 CPU=0:00:10.4 REAL=0:00:01.0)
[08/28 22:26:00  16805s] *** CDM Built up (cpu=0:00:12.6  real=0:00:02.0  mem= 3762.8M) ***
[08/28 22:26:38  16811s] Resize i_croc_soc/i_croc/i_core_wrap/_5721_ (sg13g2_buf_4) to sg13g2_buf_8.
[08/28 22:26:52  16813s] #################################################################################
[08/28 22:26:52  16813s] # Design Stage: PreRoute
[08/28 22:26:52  16813s] # Design Name: croc_chip
[08/28 22:26:52  16813s] # Design Mode: 130nm
[08/28 22:26:52  16813s] # Analysis Mode: MMMC OCV 
[08/28 22:26:52  16813s] # Parasitics Mode: No SPEF/RCDB
[08/28 22:26:52  16813s] # Signoff Settings: SI Off 
[08/28 22:26:52  16813s] #################################################################################
[08/28 22:26:52  16815s] Topological Sorting (REAL = 0:00:00.0, MEM = 3745.6M, InitMEM = 3745.6M)
[08/28 22:26:53  16815s] Calculate early delays in OCV mode...
[08/28 22:26:53  16815s] Calculate late delays in OCV mode...
[08/28 22:26:53  16815s] Start delay calculation (fullDC) (8 T). (MEM=3745.63)
[08/28 22:26:53  16815s] End AAE Lib Interpolated Model. (MEM=3770.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 22:26:54  16824s] Total number of fetched objects 45118
[08/28 22:26:54  16825s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/28 22:26:54  16825s] End delay calculation. (MEM=3781.92 CPU=0:00:08.1 REAL=0:00:01.0)
[08/28 22:26:54  16825s] End delay calculation (fullDC). (MEM=3781.92 CPU=0:00:09.8 REAL=0:00:01.0)
[08/28 22:26:54  16825s] *** CDM Built up (cpu=0:00:12.1  real=0:00:02.0  mem= 3781.9M) ***
[08/28 22:27:27  16830s] Resize i_croc_soc/i_croc/i_core_wrap/_5721_ (sg13g2_buf_8) to sg13g2_buf_4.
[08/28 22:27:29  16831s] #################################################################################
[08/28 22:27:29  16831s] # Design Stage: PreRoute
[08/28 22:27:29  16831s] # Design Name: croc_chip
[08/28 22:27:29  16831s] # Design Mode: 130nm
[08/28 22:27:29  16831s] # Analysis Mode: MMMC OCV 
[08/28 22:27:29  16831s] # Parasitics Mode: No SPEF/RCDB
[08/28 22:27:29  16831s] # Signoff Settings: SI Off 
[08/28 22:27:29  16831s] #################################################################################
[08/28 22:27:29  16832s] Topological Sorting (REAL = 0:00:00.0, MEM = 3764.7M, InitMEM = 3764.7M)
[08/28 22:27:29  16833s] Calculate early delays in OCV mode...
[08/28 22:27:29  16833s] Calculate late delays in OCV mode...
[08/28 22:27:29  16833s] Start delay calculation (fullDC) (8 T). (MEM=3764.71)
[08/28 22:27:30  16833s] End AAE Lib Interpolated Model. (MEM=3789.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 22:27:31  16842s] Total number of fetched objects 45118
[08/28 22:27:31  16842s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/28 22:27:31  16842s] End delay calculation. (MEM=3781.92 CPU=0:00:08.1 REAL=0:00:01.0)
[08/28 22:27:31  16842s] End delay calculation (fullDC). (MEM=3781.92 CPU=0:00:09.8 REAL=0:00:02.0)
[08/28 22:27:31  16842s] *** CDM Built up (cpu=0:00:11.8  real=0:00:02.0  mem= 3781.9M) ***
[08/28 22:28:37  16851s] **WARN: (IMPOPT-3706):	RC data of net 'i_croc_soc/i_croc/i_core_wrap/_0240_' has been disabled because it could not be updated as part of this buffer insertion. Timing results for this net may be inaccurate and may require re-extraction.
[08/28 22:28:37  16851s] Add inst i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_ECOC10133_0240 (sg13g2_buf_4) to drive load i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_prefetch_buffer_i_fifo_i_rdata_q_58__reg/D 
[08/28 22:28:47  16852s] #################################################################################
[08/28 22:28:47  16852s] # Design Stage: PreRoute
[08/28 22:28:47  16852s] # Design Name: croc_chip
[08/28 22:28:47  16852s] # Design Mode: 130nm
[08/28 22:28:47  16852s] # Analysis Mode: MMMC OCV 
[08/28 22:28:47  16852s] # Parasitics Mode: No SPEF/RCDB
[08/28 22:28:47  16852s] # Signoff Settings: SI Off 
[08/28 22:28:47  16852s] #################################################################################
[08/28 22:28:48  16854s] Topological Sorting (REAL = 0:00:00.0, MEM = 3764.7M, InitMEM = 3764.7M)
[08/28 22:28:48  16854s] Calculate early delays in OCV mode...
[08/28 22:28:48  16854s] Calculate late delays in OCV mode...
[08/28 22:28:48  16854s] Start delay calculation (fullDC) (8 T). (MEM=3764.71)
[08/28 22:28:48  16855s] End AAE Lib Interpolated Model. (MEM=3789.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/28 22:28:50  16863s] Total number of fetched objects 45119
[08/28 22:28:50  16864s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[08/28 22:28:50  16864s] End delay calculation. (MEM=3801 CPU=0:00:07.4 REAL=0:00:01.0)
[08/28 22:28:50  16864s] End delay calculation (fullDC). (MEM=3801 CPU=0:00:09.4 REAL=0:00:02.0)
[08/28 22:28:50  16864s] *** CDM Built up (cpu=0:00:11.6  real=0:00:03.0  mem= 3801.0M) ***
[08/28 22:29:50  16872s] **ERROR: (IMPOPT-3580):	Cell 'sg13g2_inv_16' is marked as dont_use. ecoChangeCell command will skip this cell.
Type 'man IMPOPT-3580' for more detail.
[08/28 22:29:50  16872s] 
[08/28 22:30:11  16874s] #optDebug: fT-S <1 1 0 0 0>
[08/28 22:30:11  16874s] **Info: Trial Route has Max Route Layer 15/7.
[08/28 22:30:11  16874s] All LLGs are deleted
[08/28 22:30:11  16874s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3450.0M
[08/28 22:30:11  16874s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3450.0M
[08/28 22:30:11  16874s] Start to check current routing status for nets...
[08/28 22:30:11  16874s] All nets are already routed correctly.
[08/28 22:30:11  16874s] End to check current routing status for nets (mem=3450.0M)
[08/28 22:30:11  16874s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3450.0M
[08/28 22:30:11  16874s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3450.0M
[08/28 22:30:12  16874s] Fast DP-INIT is on for default
[08/28 22:30:12  16874s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.221, REAL:0.056, MEM:3474.0M
[08/28 22:30:12  16874s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.260, REAL:0.095, MEM:3474.0M
[08/28 22:30:12  16875s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3474.0M
[08/28 22:30:12  16875s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:3474.0M
[08/28 22:30:14  16878s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.778  | -0.583  | -0.562  | -0.778  |   N/A   |  6.774  |  0.014  |  0.313  |
|           TNS (ns):|-230.509 |-214.080 | -15.157 | -1.272  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|  1495   |  1461   |   32    |    2    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10633  |  10066  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.122   |    170 (170)     |
|   max_tran     |      0 (0)       |   0.000    |     39 (78)      |
|   max_fanout   |   1541 (1541)    |    -62     |   1543 (1543)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.398%
Routing Overflow: 0.38% H and 1.72% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[08/28 22:30:14  16878s] Total CPU time: 4.02 sec
[08/28 22:30:14  16878s] Total Real time: 3.0 sec
[08/28 22:30:14  16878s] Total Memory Usage: 3472.71875 Mbytes
[08/28 22:30:14  16878s] 
[08/28 22:30:14  16878s] =============================================================================================
[08/28 22:30:14  16878s]  Final TAT Report for timeDesign
[08/28 22:30:14  16878s] =============================================================================================
[08/28 22:30:14  16878s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/28 22:30:14  16878s] ---------------------------------------------------------------------------------------------
[08/28 22:30:14  16878s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 22:30:14  16878s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 22:30:14  16878s] [ OptSummaryReport       ]      1   0:00:00.2  (   7.4 % )     0:00:02.7 /  0:00:03.5    1.3
[08/28 22:30:14  16878s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.6    2.3
[08/28 22:30:14  16878s] [ DrvReport              ]      1   0:00:00.6  (  19.3 % )     0:00:01.9 /  0:00:01.9    1.0
[08/28 22:30:14  16878s] [ GenerateReports        ]      1   0:00:00.3  (  10.9 % )     0:00:00.3 /  0:00:00.7    2.0
[08/28 22:30:14  16878s] [ ReportTranViolation    ]      1   0:00:00.3  (   9.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 22:30:14  16878s] [ ReportCapViolation     ]      1   0:00:00.3  (   9.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/28 22:30:14  16878s] [ ReportFanoutViolation  ]      1   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    0.9
[08/28 22:30:14  16878s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/28 22:30:14  16878s] [ GenerateDrvReportData  ]      1   0:00:00.4  (  12.4 % )     0:00:00.4 /  0:00:01.0    2.6
[08/28 22:30:14  16878s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.6    2.3
[08/28 22:30:14  16878s] [ MISC                   ]          0:00:00.5  (  15.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/28 22:30:14  16878s] ---------------------------------------------------------------------------------------------
[08/28 22:30:14  16878s]  timeDesign TOTAL                   0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:04.0    1.3
[08/28 22:30:14  16878s] ---------------------------------------------------------------------------------------------
[08/28 22:30:14  16878s] 
[08/28 22:30:14  16878s] Info: pop threads available for lower-level modules during optimization.
[08/28 22:31:03  16883s] 
[08/28 22:31:03  16883s] *** Memory Usage v#1 (Current mem = 3472.719M, initial mem = 273.906M) ***
[08/28 22:31:03  16883s] 
[08/28 22:31:03  16883s] *** Summary of all messages that are not suppressed in this session:
[08/28 22:31:03  16883s] Severity  ID               Count  Summary                                  
[08/28 22:31:03  16883s] WARNING   IMPLF-58            44  MACRO '%s' has been found in the databas...
[08/28 22:31:03  16883s] WARNING   IMPLF-61             2  %d duplicated MACRO definitions have bee...
[08/28 22:31:03  16883s] WARNING   IMPLF-200           56  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/28 22:31:03  16883s] WARNING   IMPLF-201           32  Pin '%s' in macro '%s' has no ANTENNADIF...
[08/28 22:31:03  16883s] WARNING   IMPFP-7238           6  CORE's corner: %s is NOT on %s,  Please ...
[08/28 22:31:03  16883s] WARNING   IMPFP-10013          4  Halo should be created around block %s a...
[08/28 22:31:03  16883s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[08/28 22:31:03  16883s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[08/28 22:31:03  16883s] WARNING   IMPTS-282           56  Cell '%s' is not a level shifter cell bu...
[08/28 22:31:03  16883s] WARNING   IMPEXT-6197          9  The Cap table file is not specified. Thi...
[08/28 22:31:03  16883s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[08/28 22:31:03  16883s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[08/28 22:31:03  16883s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[08/28 22:31:03  16883s] WARNING   IMPVL-129          354  The identifier '%s' in module '%s' is %d...
[08/28 22:31:03  16883s] WARNING   IMPVL-159          372  Pin '%s' of cell '%s' is defined in LEF ...
[08/28 22:31:03  16883s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[08/28 22:31:03  16883s] WARNING   IMPESI-3194       2662  Unable to interpolate for instance '%s' ...
[08/28 22:31:03  16883s] WARNING   IMPESI-3199       2662  Unable to find proper library binding be...
[08/28 22:31:03  16883s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[08/28 22:31:03  16883s] WARNING   IMPVFC-3             2  Verify Connectivity stopped: Number of e...
[08/28 22:31:03  16883s] ERROR     IMPPP-305            8  The absolute limits %s %f %s %f must be ...
[08/28 22:31:03  16883s] WARNING   IMPPP-133         1504  The block boundary of instance '%s' was ...
[08/28 22:31:03  16883s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[08/28 22:31:03  16883s] WARNING   IMPSP-5134           4  Setting %s to %0.3f (microns) as a multi...
[08/28 22:31:03  16883s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[08/28 22:31:03  16883s] WARNING   IMPSP-5534           6  '%s' and '%s' are using the same endcap ...
[08/28 22:31:03  16883s] WARNING   IMPSP-2022           1  No instances to legalize %s              
[08/28 22:31:03  16883s] WARNING   IMPOPT-3602          4  The specified path group name %s is not ...
[08/28 22:31:03  16883s] ERROR     IMPOPT-6218         25  %s '%s' already exists in the design. Pr...
[08/28 22:31:03  16883s] WARNING   IMPOPT-6253          5  Wires for the net '%s' have not been cut...
[08/28 22:31:03  16883s] WARNING   IMPOPT-3706          3  RC data of net '%s' has been disabled be...
[08/28 22:31:03  16883s] ERROR     IMPOPT-168           5  Cannot find term '%s'.                   
[08/28 22:31:03  16883s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[08/28 22:31:03  16883s] ERROR     IMPOPT-7033          7  When design is not placed, either all te...
[08/28 22:31:03  16883s] WARNING   IMPOPT-6103          7  Timing updates for ECO operations done i...
[08/28 22:31:03  16883s] WARNING   IMPOPT-6115         21  ECO batch mode has been activated, and '...
[08/28 22:31:03  16883s] ERROR     IMPOPT-3580          2  Cell '%s' is marked as dont_use. %s comm...
[08/28 22:31:03  16883s] WARNING   IMPTR-2104           3  Layer %s: Pitch=%d is less than min widt...
[08/28 22:31:03  16883s] WARNING   IMPTR-2108           3  For layer M%d, the gaps of %d out of %d ...
[08/28 22:31:03  16883s] WARNING   IMPREPO-227          2  There are %d High Fanout nets (>50).     
[08/28 22:31:03  16883s] WARNING   IMPREPO-205          2  There are %d Cells with missing PG PIN.  
[08/28 22:31:03  16883s] WARNING   IMPREPO-207          2  There are %d Cells dimensions not multip...
[08/28 22:31:03  16883s] WARNING   IMPREPO-210          2  There are %d Cells PG Pins with missing ...
[08/28 22:31:03  16883s] WARNING   IMPREPO-216          2  There are %d Instances with input pins t...
[08/28 22:31:03  16883s] WARNING   TCLCMD-513          12  The software could not find a matching o...
[08/28 22:31:03  16883s] ERROR     TCLCMD-917          12  Cannot find '%s' that match '%s'         
[08/28 22:31:03  16883s] ERROR     TCLCMD-981           1  Unsupported extra argument '%s' in comma...
[08/28 22:31:03  16883s] WARNING   TCLCMD-1535          8  set_input_delay command specified withou...
[08/28 22:31:03  16883s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[08/28 22:31:03  16883s] *** Message Summary: 7939 warning(s), 60 error(s)
[08/28 22:31:03  16883s] 
[08/28 22:31:03  16883s] --- Ending "Innovus" (totcpu=4:41:23, real=23:02:17, mem=3472.7M) ---
