/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  reg [2:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_1z ? in_data[114] : celloutsig_1_1z;
  assign celloutsig_1_16z = ~((celloutsig_1_2z | celloutsig_1_6z[1]) & (celloutsig_1_7z | celloutsig_1_15z[8]));
  assign celloutsig_0_10z = ~((celloutsig_0_0z | celloutsig_0_2z[6]) & (celloutsig_0_3z[5] | celloutsig_0_3z[11]));
  assign celloutsig_1_7z = ~((celloutsig_1_6z[6] | in_data[109]) & (celloutsig_1_6z[9] | celloutsig_1_3z));
  assign celloutsig_0_0z = in_data[86] | ~(in_data[93]);
  assign celloutsig_0_9z = celloutsig_0_1z[2] | ~(celloutsig_0_2z[5]);
  assign celloutsig_1_0z = in_data[99] | ~(in_data[129]);
  assign celloutsig_1_4z = in_data[173] | ~(celloutsig_1_1z);
  assign celloutsig_1_10z = celloutsig_1_2z | ~(celloutsig_1_3z);
  assign celloutsig_1_13z = celloutsig_1_8z[0] | ~(celloutsig_1_10z);
  assign celloutsig_1_11z = celloutsig_1_2z | celloutsig_1_10z;
  assign celloutsig_1_15z = { in_data[130:125], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_11z } + { celloutsig_1_6z[9:2], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_1_18z = { celloutsig_1_17z[7:4], celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_14z } + { in_data[108:98], celloutsig_1_11z };
  assign celloutsig_1_19z = in_data[110:99] + { celloutsig_1_17z[8], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_15z = celloutsig_0_3z[7:4] + { celloutsig_0_13z[2:0], celloutsig_0_10z };
  assign celloutsig_1_6z = { in_data[137:134], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } & { in_data[150:142], celloutsig_1_0z };
  assign celloutsig_0_13z = celloutsig_0_5z[3:0] / { 1'h1, celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_0z === celloutsig_1_1z;
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_2z } >= { in_data[165:152], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z[9:8], celloutsig_0_4z } < celloutsig_0_1z;
  assign celloutsig_1_2z = { in_data[129:111], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } < { in_data[129:107], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[129]);
  assign celloutsig_1_12z = { celloutsig_1_9z[4:0], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_0z } != { celloutsig_1_6z[5:3], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_5z = ~ celloutsig_0_2z[7:3];
  assign celloutsig_0_11z = ~ { celloutsig_0_3z[10:0], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_3z = celloutsig_0_2z[14:1] >> celloutsig_0_2z[14:1];
  assign celloutsig_1_9z = celloutsig_1_6z[5:0] << celloutsig_1_6z[9:4];
  assign celloutsig_1_8z = in_data[189:186] <<< { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_6z[8:1], celloutsig_1_16z } ~^ in_data[142:134];
  assign celloutsig_0_16z = { celloutsig_0_2z[15:13], celloutsig_0_1z } ~^ { celloutsig_0_15z[3], celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_13z[2], celloutsig_0_0z, celloutsig_0_9z } ~^ { celloutsig_0_11z[12:11], celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[95:94], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } ~^ { in_data[38:27], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = ~((celloutsig_0_2z[5] & celloutsig_0_1z[0]) | in_data[61]);
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_1z = in_data[45:43];
  assign { out_data[139:128], out_data[107:96], out_data[37:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
