digraph "0_linux_05692d7005a364add85c6e25a6c4447ce08f913a" {
"1001380" [label="(MethodReturn,static long)"];
"1000117" [label="(MethodParameterIn,void *device_data)"];
"1001674" [label="(MethodParameterOut,void *device_data)"];
"1000405" [label="(JumpTarget,case VFIO_PCI_VGA_REGION_INDEX:)"];
"1000410" [label="(FieldIdentifier,has_vga)"];
"1000406" [label="(ControlStructure,if (!vdev->has_vga))"];
"1000407" [label="(Call,!vdev->has_vga)"];
"1000408" [label="(Call,vdev->has_vga)"];
"1000409" [label="(Identifier,vdev)"];
"1000412" [label="(Call,-EINVAL)"];
"1000413" [label="(Identifier,EINVAL)"];
"1000411" [label="(Return,return -EINVAL;)"];
"1000418" [label="(Call,VFIO_PCI_INDEX_TO_OFFSET(info.index))"];
"1000414" [label="(Call,info.offset = VFIO_PCI_INDEX_TO_OFFSET(info.index))"];
"1000415" [label="(Call,info.offset)"];
"1000416" [label="(Identifier,info)"];
"1000419" [label="(Call,info.index)"];
"1000420" [label="(Identifier,info)"];
"1000421" [label="(FieldIdentifier,index)"];
"1000417" [label="(FieldIdentifier,offset)"];
"1000426" [label="(Literal,0xc0000)"];
"1000422" [label="(Call,info.size = 0xc0000)"];
"1000423" [label="(Call,info.size)"];
"1000424" [label="(Identifier,info)"];
"1000425" [label="(FieldIdentifier,size)"];
"1000431" [label="(Call,VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE)"];
"1000432" [label="(Identifier,VFIO_REGION_INFO_FLAG_READ)"];
"1000427" [label="(Call,info.flags = VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE)"];
"1000428" [label="(Call,info.flags)"];
"1000429" [label="(Identifier,info)"];
"1000430" [label="(FieldIdentifier,flags)"];
"1000433" [label="(Identifier,VFIO_REGION_INFO_FLAG_WRITE)"];
"1000434" [label="(ControlStructure,break;)"];
"1000435" [label="(JumpTarget,default:)"];
"1000440" [label="(FieldIdentifier,index)"];
"1000436" [label="(ControlStructure,if (info.index >=\n\t\t\t    VFIO_PCI_NUM_REGIONS + vdev->num_regions))"];
"1000437" [label="(Call,info.index >=\n\t\t\t    VFIO_PCI_NUM_REGIONS + vdev->num_regions)"];
"1000438" [label="(Call,info.index)"];
"1000439" [label="(Identifier,info)"];
"1000443" [label="(Call,vdev->num_regions)"];
"1000444" [label="(Identifier,vdev)"];
"1000445" [label="(FieldIdentifier,num_regions)"];
"1000441" [label="(Call,VFIO_PCI_NUM_REGIONS + vdev->num_regions)"];
"1000442" [label="(Identifier,VFIO_PCI_NUM_REGIONS)"];
"1000447" [label="(Call,-EINVAL)"];
"1000448" [label="(Identifier,EINVAL)"];
"1000446" [label="(Return,return -EINVAL;)"];
"1000454" [label="(FieldIdentifier,index)"];
"1000455" [label="(Identifier,VFIO_PCI_NUM_REGIONS)"];
"1000449" [label="(Call,i = info.index - VFIO_PCI_NUM_REGIONS)"];
"1000450" [label="(Identifier,i)"];
"1000451" [label="(Call,info.index - VFIO_PCI_NUM_REGIONS)"];
"1000452" [label="(Call,info.index)"];
"1000453" [label="(Identifier,info)"];
"1000460" [label="(Call,VFIO_PCI_INDEX_TO_OFFSET(info.index))"];
"1000456" [label="(Call,info.offset = VFIO_PCI_INDEX_TO_OFFSET(info.index))"];
"1000457" [label="(Call,info.offset)"];
"1000458" [label="(Identifier,info)"];
"1000461" [label="(Call,info.index)"];
"1000462" [label="(Identifier,info)"];
"1000463" [label="(FieldIdentifier,index)"];
"1000459" [label="(FieldIdentifier,offset)"];
"1000468" [label="(Call,vdev->region[i].size)"];
"1000469" [label="(Call,vdev->region[i])"];
"1000470" [label="(Call,vdev->region)"];
"1000471" [label="(Identifier,vdev)"];
"1000472" [label="(FieldIdentifier,region)"];
"1000473" [label="(Identifier,i)"];
"1000464" [label="(Call,info.size = vdev->region[i].size)"];
"1000465" [label="(Call,info.size)"];
"1000466" [label="(Identifier,info)"];
"1000474" [label="(FieldIdentifier,size)"];
"1000467" [label="(FieldIdentifier,size)"];
"1000479" [label="(Call,vdev->region[i].flags)"];
"1000480" [label="(Call,vdev->region[i])"];
"1000481" [label="(Call,vdev->region)"];
"1000482" [label="(Identifier,vdev)"];
"1000483" [label="(FieldIdentifier,region)"];
"1000484" [label="(Identifier,i)"];
"1000475" [label="(Call,info.flags = vdev->region[i].flags)"];
"1000476" [label="(Call,info.flags)"];
"1000477" [label="(Identifier,info)"];
"1000485" [label="(FieldIdentifier,flags)"];
"1000478" [label="(FieldIdentifier,flags)"];
"1000132" [label="(ControlStructure,if (copy_from_user(&info, (void __user *)arg, minsz)))"];
"1000134" [label="(Call,&info)"];
"1000135" [label="(Identifier,info)"];
"1000136" [label="(Call,(void __user *)arg)"];
"1000138" [label="(Identifier,arg)"];
"1000139" [label="(Identifier,minsz)"];
"1000133" [label="(Call,copy_from_user(&info, (void __user *)arg, minsz))"];
"1000489" [label="(Identifier,vdev)"];
"1000486" [label="(Call,ret = region_type_cap(vdev, &caps,\n\t\t\t\t\t      vdev->region[i].type,\n\t\t\t\t\t      vdev->region[i].subtype))"];
"1000487" [label="(Identifier,ret)"];
"1000490" [label="(Call,&caps)"];
"1000491" [label="(Identifier,caps)"];
"1000488" [label="(Call,region_type_cap(vdev, &caps,\n\t\t\t\t\t      vdev->region[i].type,\n\t\t\t\t\t      vdev->region[i].subtype))"];
"1000492" [label="(Call,vdev->region[i].type)"];
"1000493" [label="(Call,vdev->region[i])"];
"1000494" [label="(Call,vdev->region)"];
"1000495" [label="(Identifier,vdev)"];
"1000496" [label="(FieldIdentifier,region)"];
"1000497" [label="(Identifier,i)"];
"1000498" [label="(FieldIdentifier,type)"];
"1000499" [label="(Call,vdev->region[i].subtype)"];
"1000500" [label="(Call,vdev->region[i])"];
"1000501" [label="(Call,vdev->region)"];
"1000502" [label="(Identifier,vdev)"];
"1000503" [label="(FieldIdentifier,region)"];
"1000504" [label="(Identifier,i)"];
"1000505" [label="(FieldIdentifier,subtype)"];
"1000506" [label="(ControlStructure,if (ret))"];
"1000507" [label="(Identifier,ret)"];
"1000509" [label="(Identifier,ret)"];
"1000508" [label="(Return,return ret;)"];
"1000513" [label="(FieldIdentifier,size)"];
"1000514" [label="(Block,)"];
"1000510" [label="(ControlStructure,if (caps.size))"];
"1000511" [label="(Call,caps.size)"];
"1000512" [label="(Identifier,caps)"];
"1000519" [label="(Identifier,VFIO_REGION_INFO_FLAG_CAPS)"];
"1000515" [label="(Call,info.flags |= VFIO_REGION_INFO_FLAG_CAPS)"];
"1000516" [label="(Call,info.flags)"];
"1000517" [label="(Identifier,info)"];
"1000518" [label="(FieldIdentifier,flags)"];
"1000141" [label="(Call,-EFAULT)"];
"1000142" [label="(Identifier,EFAULT)"];
"1000140" [label="(Return,return -EFAULT;)"];
"1000524" [label="(FieldIdentifier,argsz)"];
"1000525" [label="(Call,sizeof(info) + caps.size)"];
"1000526" [label="(Call,sizeof(info))"];
"1000527" [label="(Identifier,info)"];
"1000520" [label="(ControlStructure,if (info.argsz < sizeof(info) + caps.size))"];
"1000528" [label="(Call,caps.size)"];
"1000529" [label="(Identifier,caps)"];
"1000530" [label="(FieldIdentifier,size)"];
"1000531" [label="(Block,)"];
"1000521" [label="(Call,info.argsz < sizeof(info) + caps.size)"];
"1000522" [label="(Call,info.argsz)"];
"1000523" [label="(Identifier,info)"];
"1000536" [label="(Call,sizeof(info) + caps.size)"];
"1000537" [label="(Call,sizeof(info))"];
"1000538" [label="(Identifier,info)"];
"1000539" [label="(Call,caps.size)"];
"1000540" [label="(Identifier,caps)"];
"1000541" [label="(FieldIdentifier,size)"];
"1000532" [label="(Call,info.argsz = sizeof(info) + caps.size)"];
"1000533" [label="(Call,info.argsz)"];
"1000534" [label="(Identifier,info)"];
"1000535" [label="(FieldIdentifier,argsz)"];
"1000546" [label="(Literal,0)"];
"1000542" [label="(Call,info.cap_offset = 0)"];
"1000543" [label="(Call,info.cap_offset)"];
"1000544" [label="(Identifier,info)"];
"1000545" [label="(FieldIdentifier,cap_offset)"];
"1000548" [label="(Block,)"];
"1000547" [label="(ControlStructure,else)"];
"1000550" [label="(Call,&caps)"];
"1000551" [label="(Identifier,caps)"];
"1000552" [label="(Call,sizeof(info))"];
"1000553" [label="(Identifier,info)"];
"1000549" [label="(Call,vfio_info_cap_shift(&caps, sizeof(info)))"];
"1000556" [label="(Call,(void __user *)arg +\n\t\t\t\t\t\t  sizeof(info))"];
"1000557" [label="(Call,(void __user *)arg)"];
"1000559" [label="(Identifier,arg)"];
"1000554" [label="(ControlStructure,if (copy_to_user((void __user *)arg +\n\t\t\t\t\t\t  sizeof(info), caps.buf,\n\t\t\t\t\t\t  caps.size)))"];
"1000555" [label="(Call,copy_to_user((void __user *)arg +\n\t\t\t\t\t\t  sizeof(info), caps.buf,\n\t\t\t\t\t\t  caps.size))"];
"1000561" [label="(Identifier,info)"];
"1000562" [label="(Call,caps.buf)"];
"1000563" [label="(Identifier,caps)"];
"1000564" [label="(FieldIdentifier,buf)"];
"1000560" [label="(Call,sizeof(info))"];
"1000567" [label="(FieldIdentifier,size)"];
"1000568" [label="(Block,)"];
"1000565" [label="(Call,caps.size)"];
"1000566" [label="(Identifier,caps)"];
"1000570" [label="(Call,caps.buf)"];
"1000571" [label="(Identifier,caps)"];
"1000572" [label="(FieldIdentifier,buf)"];
"1000569" [label="(Call,kfree(caps.buf))"];
"1000574" [label="(Call,-EFAULT)"];
"1000575" [label="(Identifier,EFAULT)"];
"1000573" [label="(Return,return -EFAULT;)"];
"1000580" [label="(Call,sizeof(info))"];
"1000581" [label="(Identifier,info)"];
"1000576" [label="(Call,info.cap_offset = sizeof(info))"];
"1000577" [label="(Call,info.cap_offset)"];
"1000578" [label="(Identifier,info)"];
"1000579" [label="(FieldIdentifier,cap_offset)"];
"1000585" [label="(FieldIdentifier,buf)"];
"1000582" [label="(Call,kfree(caps.buf))"];
"1000583" [label="(Call,caps.buf)"];
"1000584" [label="(Identifier,caps)"];
"1000586" [label="(Return,return copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0;)"];
"1000589" [label="(Call,(void __user *)arg)"];
"1000591" [label="(Identifier,arg)"];
"1000592" [label="(Call,&info)"];
"1000593" [label="(Identifier,info)"];
"1000594" [label="(Identifier,minsz)"];
"1000587" [label="(Call,copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0)"];
"1000588" [label="(Call,copy_to_user((void __user *)arg, &info, minsz))"];
"1000597" [label="(Literal,0)"];
"1000595" [label="(Call,-EFAULT)"];
"1000596" [label="(Identifier,EFAULT)"];
"1000147" [label="(FieldIdentifier,argsz)"];
"1000148" [label="(Identifier,minsz)"];
"1000143" [label="(ControlStructure,if (info.argsz < minsz))"];
"1000144" [label="(Call,info.argsz < minsz)"];
"1000145" [label="(Call,info.argsz)"];
"1000146" [label="(Identifier,info)"];
"1000600" [label="(Call,cmd == VFIO_DEVICE_GET_IRQ_INFO)"];
"1000601" [label="(Identifier,cmd)"];
"1000602" [label="(Identifier,VFIO_DEVICE_GET_IRQ_INFO)"];
"1000598" [label="(ControlStructure,else)"];
"1000599" [label="(ControlStructure,if (cmd == VFIO_DEVICE_GET_IRQ_INFO))"];
"1000603" [label="(Block,)"];
"1000605" [label="(ControlStructure,if (copy_from_user(&info, (void __user *)arg, minsz)))"];
"1000607" [label="(Call,&info)"];
"1000608" [label="(Identifier,info)"];
"1000609" [label="(Call,(void __user *)arg)"];
"1000611" [label="(Identifier,arg)"];
"1000612" [label="(Identifier,minsz)"];
"1000606" [label="(Call,copy_from_user(&info, (void __user *)arg, minsz))"];
"1000614" [label="(Call,-EFAULT)"];
"1000615" [label="(Identifier,EFAULT)"];
"1000613" [label="(Return,return -EFAULT;)"];
"1000621" [label="(FieldIdentifier,argsz)"];
"1000622" [label="(Identifier,minsz)"];
"1000616" [label="(ControlStructure,if (info.argsz < minsz || info.index >= VFIO_PCI_NUM_IRQS))"];
"1000623" [label="(Call,info.index >= VFIO_PCI_NUM_IRQS)"];
"1000624" [label="(Call,info.index)"];
"1000625" [label="(Identifier,info)"];
"1000626" [label="(FieldIdentifier,index)"];
"1000627" [label="(Identifier,VFIO_PCI_NUM_IRQS)"];
"1000617" [label="(Call,info.argsz < minsz || info.index >= VFIO_PCI_NUM_IRQS)"];
"1000618" [label="(Call,info.argsz < minsz)"];
"1000619" [label="(Call,info.argsz)"];
"1000620" [label="(Identifier,info)"];
"1000629" [label="(Call,-EINVAL)"];
"1000630" [label="(Identifier,EINVAL)"];
"1000628" [label="(Return,return -EINVAL;)"];
"1000150" [label="(Call,-EINVAL)"];
"1000151" [label="(Identifier,EINVAL)"];
"1000149" [label="(Return,return -EINVAL;)"];
"1000632" [label="(Call,info.index)"];
"1000633" [label="(Identifier,info)"];
"1000634" [label="(FieldIdentifier,index)"];
"1000631" [label="(ControlStructure,switch (info.index))"];
"1000635" [label="(Block,)"];
"1000636" [label="(JumpTarget,VFIO_PCI_MSIX_IRQ_INDEX:)"];
"1000637" [label="(JumpTarget,case VFIO_PCI_REQ_IRQ_INDEX:)"];
"1000638" [label="(ControlStructure,break;)"];
"1000639" [label="(JumpTarget,case VFIO_PCI_ERR_IRQ_INDEX:)"];
"1000642" [label="(Call,vdev->pdev)"];
"1000643" [label="(Identifier,vdev)"];
"1000644" [label="(FieldIdentifier,pdev)"];
"1000640" [label="(ControlStructure,if (pci_is_pcie(vdev->pdev)))"];
"1000641" [label="(Call,pci_is_pcie(vdev->pdev))"];
"1000645" [label="(ControlStructure,break;)"];
"1000646" [label="(JumpTarget,default:)"];
"1000648" [label="(Call,-EINVAL)"];
"1000649" [label="(Identifier,EINVAL)"];
"1000647" [label="(Return,return -EINVAL;)"];
"1000654" [label="(Identifier,VFIO_IRQ_INFO_EVENTFD)"];
"1000650" [label="(Call,info.flags = VFIO_IRQ_INFO_EVENTFD)"];
"1000651" [label="(Call,info.flags)"];
"1000652" [label="(Identifier,info)"];
"1000653" [label="(FieldIdentifier,flags)"];
"1000659" [label="(Call,vfio_pci_get_irq_count(vdev, info.index))"];
"1000655" [label="(Call,info.count = vfio_pci_get_irq_count(vdev, info.index))"];
"1000656" [label="(Call,info.count)"];
"1000657" [label="(Identifier,info)"];
"1000660" [label="(Identifier,vdev)"];
"1000661" [label="(Call,info.index)"];
"1000662" [label="(Identifier,info)"];
"1000663" [label="(FieldIdentifier,index)"];
"1000658" [label="(FieldIdentifier,count)"];
"1000668" [label="(FieldIdentifier,index)"];
"1000664" [label="(ControlStructure,if (info.index == VFIO_PCI_INTX_IRQ_INDEX))"];
"1000669" [label="(Identifier,VFIO_PCI_INTX_IRQ_INDEX)"];
"1000665" [label="(Call,info.index == VFIO_PCI_INTX_IRQ_INDEX)"];
"1000666" [label="(Call,info.index)"];
"1000667" [label="(Identifier,info)"];
"1000674" [label="(Call,VFIO_IRQ_INFO_MASKABLE |\n\t\t\t\t       VFIO_IRQ_INFO_AUTOMASKED)"];
"1000675" [label="(Identifier,VFIO_IRQ_INFO_MASKABLE)"];
"1000670" [label="(Call,info.flags |= (VFIO_IRQ_INFO_MASKABLE |\n\t\t\t\t       VFIO_IRQ_INFO_AUTOMASKED))"];
"1000671" [label="(Call,info.flags)"];
"1000672" [label="(Identifier,info)"];
"1000673" [label="(FieldIdentifier,flags)"];
"1000676" [label="(Identifier,VFIO_IRQ_INFO_AUTOMASKED)"];
"1000156" [label="(Identifier,VFIO_DEVICE_FLAGS_PCI)"];
"1000152" [label="(Call,info.flags = VFIO_DEVICE_FLAGS_PCI)"];
"1000153" [label="(Call,info.flags)"];
"1000154" [label="(Identifier,info)"];
"1000155" [label="(FieldIdentifier,flags)"];
"1000677" [label="(ControlStructure,else)"];
"1000682" [label="(Identifier,VFIO_IRQ_INFO_NORESIZE)"];
"1000678" [label="(Call,info.flags |= VFIO_IRQ_INFO_NORESIZE)"];
"1000679" [label="(Call,info.flags)"];
"1000680" [label="(Identifier,info)"];
"1000681" [label="(FieldIdentifier,flags)"];
"1000683" [label="(Return,return copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0;)"];
"1000686" [label="(Call,(void __user *)arg)"];
"1000688" [label="(Identifier,arg)"];
"1000689" [label="(Call,&info)"];
"1000690" [label="(Identifier,info)"];
"1000691" [label="(Identifier,minsz)"];
"1000684" [label="(Call,copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0)"];
"1000685" [label="(Call,copy_to_user((void __user *)arg, &info, minsz))"];
"1000694" [label="(Literal,0)"];
"1000692" [label="(Call,-EFAULT)"];
"1000693" [label="(Identifier,EFAULT)"];
"1000697" [label="(Call,cmd == VFIO_DEVICE_SET_IRQS)"];
"1000698" [label="(Identifier,cmd)"];
"1000699" [label="(Identifier,VFIO_DEVICE_SET_IRQS)"];
"1000695" [label="(ControlStructure,else)"];
"1000696" [label="(ControlStructure,if (cmd == VFIO_DEVICE_SET_IRQS))"];
"1000706" [label="(Identifier,NULL)"];
"1000704" [label="(Call,*data = NULL)"];
"1000705" [label="(Identifier,data)"];
"1000709" [label="(Call,ret = 0)"];
"1000710" [label="(Identifier,ret)"];
"1000711" [label="(Literal,0)"];
"1000700" [label="(Block,)"];
"1000714" [label="(Call,&hdr)"];
"1000715" [label="(Identifier,hdr)"];
"1000716" [label="(Call,(void __user *)arg)"];
"1000712" [label="(ControlStructure,if (copy_from_user(&hdr, (void __user *)arg, minsz)))"];
"1000718" [label="(Identifier,arg)"];
"1000719" [label="(Identifier,minsz)"];
"1000713" [label="(Call,copy_from_user(&hdr, (void __user *)arg, minsz))"];
"1000721" [label="(Call,-EFAULT)"];
"1000722" [label="(Identifier,EFAULT)"];
"1000720" [label="(Return,return -EFAULT;)"];
"1000728" [label="(FieldIdentifier,argsz)"];
"1000729" [label="(Identifier,minsz)"];
"1000730" [label="(Call,hdr.index >= VFIO_PCI_NUM_IRQS ||\n\t\t    hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000731" [label="(Call,hdr.index >= VFIO_PCI_NUM_IRQS)"];
"1000732" [label="(Call,hdr.index)"];
"1000733" [label="(Identifier,hdr)"];
"1000723" [label="(ControlStructure,if (hdr.argsz < minsz || hdr.index >= VFIO_PCI_NUM_IRQS ||\n\t\t    hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)))"];
"1000734" [label="(FieldIdentifier,index)"];
"1000735" [label="(Identifier,VFIO_PCI_NUM_IRQS)"];
"1000724" [label="(Call,hdr.argsz < minsz || hdr.index >= VFIO_PCI_NUM_IRQS ||\n\t\t    hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000725" [label="(Call,hdr.argsz < minsz)"];
"1000726" [label="(Call,hdr.argsz)"];
"1000727" [label="(Identifier,hdr)"];
"1000740" [label="(FieldIdentifier,count)"];
"1000741" [label="(Call,U32_MAX - hdr.start)"];
"1000742" [label="(Identifier,U32_MAX)"];
"1000743" [label="(Call,hdr.start)"];
"1000744" [label="(Identifier,hdr)"];
"1000745" [label="(FieldIdentifier,start)"];
"1000736" [label="(Call,hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000737" [label="(Call,hdr.count >= (U32_MAX - hdr.start))"];
"1000738" [label="(Call,hdr.count)"];
"1000739" [label="(Identifier,hdr)"];
"1000749" [label="(FieldIdentifier,flags)"];
"1000750" [label="(Call,~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000751" [label="(Call,VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000752" [label="(Identifier,VFIO_IRQ_SET_DATA_TYPE_MASK)"];
"1000746" [label="(Call,hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000747" [label="(Call,hdr.flags)"];
"1000748" [label="(Identifier,hdr)"];
"1000119" [label="(MethodParameterIn,unsigned long arg)"];
"1001676" [label="(MethodParameterOut,unsigned long arg)"];
"1000118" [label="(MethodParameterIn,unsigned int cmd)"];
"1001675" [label="(MethodParameterOut,unsigned int cmd)"];
"1000160" [label="(FieldIdentifier,reset_works)"];
"1000157" [label="(ControlStructure,if (vdev->reset_works))"];
"1000158" [label="(Call,vdev->reset_works)"];
"1000159" [label="(Identifier,vdev)"];
"1000753" [label="(Identifier,VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000755" [label="(Call,-EINVAL)"];
"1000756" [label="(Identifier,EINVAL)"];
"1000754" [label="(Return,return -EINVAL;)"];
"1000757" [label="(Call,max = vfio_pci_get_irq_count(vdev, hdr.index))"];
"1000758" [label="(Identifier,max)"];
"1000760" [label="(Identifier,vdev)"];
"1000761" [label="(Call,hdr.index)"];
"1000762" [label="(Identifier,hdr)"];
"1000763" [label="(FieldIdentifier,index)"];
"1000759" [label="(Call,vfio_pci_get_irq_count(vdev, hdr.index))"];
"1000769" [label="(FieldIdentifier,start)"];
"1000770" [label="(Identifier,max)"];
"1000764" [label="(ControlStructure,if (hdr.start >= max || hdr.start + hdr.count > max))"];
"1000771" [label="(Call,hdr.start + hdr.count > max)"];
"1000772" [label="(Call,hdr.start + hdr.count)"];
"1000773" [label="(Call,hdr.start)"];
"1000774" [label="(Identifier,hdr)"];
"1000775" [label="(FieldIdentifier,start)"];
"1000776" [label="(Call,hdr.count)"];
"1000777" [label="(Identifier,hdr)"];
"1000778" [label="(FieldIdentifier,count)"];
"1000779" [label="(Identifier,max)"];
"1000765" [label="(Call,hdr.start >= max || hdr.start + hdr.count > max)"];
"1000766" [label="(Call,hdr.start >= max)"];
"1000767" [label="(Call,hdr.start)"];
"1000768" [label="(Identifier,hdr)"];
"1000781" [label="(Call,-EINVAL)"];
"1000782" [label="(Identifier,EINVAL)"];
"1000780" [label="(Return,return -EINVAL;)"];
"1000784" [label="(Call,hdr.flags & VFIO_IRQ_SET_DATA_TYPE_MASK)"];
"1000785" [label="(Call,hdr.flags)"];
"1000786" [label="(Identifier,hdr)"];
"1000787" [label="(FieldIdentifier,flags)"];
"1000783" [label="(ControlStructure,switch (hdr.flags & VFIO_IRQ_SET_DATA_TYPE_MASK))"];
"1000788" [label="(Identifier,VFIO_IRQ_SET_DATA_TYPE_MASK)"];
"1000789" [label="(Block,)"];
"1000790" [label="(JumpTarget,case VFIO_IRQ_SET_DATA_NONE:)"];
"1000793" [label="(Literal,0)"];
"1000791" [label="(Call,size = 0)"];
"1000792" [label="(Identifier,size)"];
"1000165" [label="(Identifier,VFIO_DEVICE_FLAGS_RESET)"];
"1000161" [label="(Call,info.flags |= VFIO_DEVICE_FLAGS_RESET)"];
"1000162" [label="(Call,info.flags)"];
"1000163" [label="(Identifier,info)"];
"1000164" [label="(FieldIdentifier,flags)"];
"1000794" [label="(ControlStructure,break;)"];
"1000795" [label="(JumpTarget,case VFIO_IRQ_SET_DATA_BOOL:)"];
"1000798" [label="(Call,sizeof(uint8_t))"];
"1000799" [label="(Identifier,uint8_t)"];
"1000796" [label="(Call,size = sizeof(uint8_t))"];
"1000797" [label="(Identifier,size)"];
"1000800" [label="(ControlStructure,break;)"];
"1000801" [label="(JumpTarget,case VFIO_IRQ_SET_DATA_EVENTFD:)"];
"1000804" [label="(Call,sizeof(int32_t))"];
"1000805" [label="(Identifier,int32_t)"];
"1000802" [label="(Call,size = sizeof(int32_t))"];
"1000803" [label="(Identifier,size)"];
"1000806" [label="(ControlStructure,break;)"];
"1000807" [label="(JumpTarget,default:)"];
"1000809" [label="(Call,-EINVAL)"];
"1000810" [label="(Identifier,EINVAL)"];
"1000808" [label="(Return,return -EINVAL;)"];
"1000813" [label="(Block,)"];
"1000811" [label="(ControlStructure,if (size))"];
"1000812" [label="(Identifier,size)"];
"1000819" [label="(FieldIdentifier,argsz)"];
"1000820" [label="(Identifier,minsz)"];
"1000821" [label="(Call,hdr.count * size)"];
"1000822" [label="(Call,hdr.count)"];
"1000823" [label="(Identifier,hdr)"];
"1000814" [label="(ControlStructure,if (hdr.argsz - minsz < hdr.count * size))"];
"1000824" [label="(FieldIdentifier,count)"];
"1000825" [label="(Identifier,size)"];
"1000815" [label="(Call,hdr.argsz - minsz < hdr.count * size)"];
"1000816" [label="(Call,hdr.argsz - minsz)"];
"1000817" [label="(Call,hdr.argsz)"];
"1000818" [label="(Identifier,hdr)"];
"1000827" [label="(Call,-EINVAL)"];
"1000828" [label="(Identifier,EINVAL)"];
"1000826" [label="(Return,return -EINVAL;)"];
"1000831" [label="(Call,memdup_user((void __user *)(arg + minsz),\n\t\t\t\t\t   hdr.count * size))"];
"1000832" [label="(Call,(void __user *)(arg + minsz))"];
"1000834" [label="(Call,arg + minsz)"];
"1000835" [label="(Identifier,arg)"];
"1000829" [label="(Call,data = memdup_user((void __user *)(arg + minsz),\n\t\t\t\t\t   hdr.count * size))"];
"1000830" [label="(Identifier,data)"];
"1000836" [label="(Identifier,minsz)"];
"1000840" [label="(FieldIdentifier,count)"];
"1000841" [label="(Identifier,size)"];
"1000837" [label="(Call,hdr.count * size)"];
"1000838" [label="(Call,hdr.count)"];
"1000839" [label="(Identifier,hdr)"];
"1000844" [label="(Identifier,data)"];
"1000842" [label="(ControlStructure,if (IS_ERR(data)))"];
"1000843" [label="(Call,IS_ERR(data))"];
"1000846" [label="(Call,PTR_ERR(data))"];
"1000847" [label="(Identifier,data)"];
"1000845" [label="(Return,return PTR_ERR(data);)"];
"1000166" [label="(Call,info.num_regions = VFIO_PCI_NUM_REGIONS + vdev->num_regions)"];
"1000167" [label="(Call,info.num_regions)"];
"1000168" [label="(Identifier,info)"];
"1000170" [label="(Call,VFIO_PCI_NUM_REGIONS + vdev->num_regions)"];
"1000171" [label="(Identifier,VFIO_PCI_NUM_REGIONS)"];
"1000172" [label="(Call,vdev->num_regions)"];
"1000173" [label="(Identifier,vdev)"];
"1000174" [label="(FieldIdentifier,num_regions)"];
"1000169" [label="(FieldIdentifier,num_regions)"];
"1000849" [label="(Call,&vdev->igate)"];
"1000850" [label="(Call,vdev->igate)"];
"1000851" [label="(Identifier,vdev)"];
"1000848" [label="(Call,mutex_lock(&vdev->igate))"];
"1000852" [label="(FieldIdentifier,igate)"];
"1000853" [label="(Call,ret = vfio_pci_set_irqs_ioctl(vdev, hdr.flags, hdr.index,\n\t\t\t\t\t      hdr.start, hdr.count, data))"];
"1000854" [label="(Identifier,ret)"];
"1000856" [label="(Identifier,vdev)"];
"1000857" [label="(Call,hdr.flags)"];
"1000858" [label="(Identifier,hdr)"];
"1000859" [label="(FieldIdentifier,flags)"];
"1000860" [label="(Call,hdr.index)"];
"1000861" [label="(Identifier,hdr)"];
"1000862" [label="(FieldIdentifier,index)"];
"1000855" [label="(Call,vfio_pci_set_irqs_ioctl(vdev, hdr.flags, hdr.index,\n\t\t\t\t\t      hdr.start, hdr.count, data))"];
"1000863" [label="(Call,hdr.start)"];
"1000864" [label="(Identifier,hdr)"];
"1000865" [label="(FieldIdentifier,start)"];
"1000866" [label="(Call,hdr.count)"];
"1000867" [label="(Identifier,hdr)"];
"1000868" [label="(FieldIdentifier,count)"];
"1000869" [label="(Identifier,data)"];
"1000871" [label="(Call,&vdev->igate)"];
"1000872" [label="(Call,vdev->igate)"];
"1000873" [label="(Identifier,vdev)"];
"1000870" [label="(Call,mutex_unlock(&vdev->igate))"];
"1000874" [label="(FieldIdentifier,igate)"];
"1000875" [label="(Call,kfree(data))"];
"1000876" [label="(Identifier,data)"];
"1000877" [label="(Return,return ret;)"];
"1000878" [label="(Identifier,ret)"];
"1000179" [label="(Identifier,VFIO_PCI_NUM_IRQS)"];
"1000175" [label="(Call,info.num_irqs = VFIO_PCI_NUM_IRQS)"];
"1000176" [label="(Call,info.num_irqs)"];
"1000177" [label="(Identifier,info)"];
"1000178" [label="(FieldIdentifier,num_irqs)"];
"1000881" [label="(Call,cmd == VFIO_DEVICE_RESET)"];
"1000882" [label="(Identifier,cmd)"];
"1000883" [label="(Identifier,VFIO_DEVICE_RESET)"];
"1000879" [label="(ControlStructure,else)"];
"1000884" [label="(Block,)"];
"1000880" [label="(ControlStructure,if (cmd == VFIO_DEVICE_RESET))"];
"1000889" [label="(FieldIdentifier,reset_works)"];
"1000885" [label="(Return,return vdev->reset_works ?\n\t\t\tpci_try_reset_function(vdev->pdev) : -EINVAL;)"];
"1000886" [label="(Call,vdev->reset_works ?\n\t\t\tpci_try_reset_function(vdev->pdev) : -EINVAL)"];
"1000887" [label="(Call,vdev->reset_works)"];
"1000888" [label="(Identifier,vdev)"];
"1000891" [label="(Call,vdev->pdev)"];
"1000892" [label="(Identifier,vdev)"];
"1000890" [label="(Call,pci_try_reset_function(vdev->pdev))"];
"1000893" [label="(FieldIdentifier,pdev)"];
"1000894" [label="(Call,-EINVAL)"];
"1000895" [label="(Identifier,EINVAL)"];
"1000898" [label="(Call,cmd == VFIO_DEVICE_GET_PCI_HOT_RESET_INFO)"];
"1000899" [label="(Identifier,cmd)"];
"1000900" [label="(Identifier,VFIO_DEVICE_GET_PCI_HOT_RESET_INFO)"];
"1000896" [label="(ControlStructure,else)"];
"1000897" [label="(ControlStructure,if (cmd == VFIO_DEVICE_GET_PCI_HOT_RESET_INFO))"];
"1000904" [label="(Call,fill = { 0 })"];
"1000905" [label="(Identifier,fill)"];
"1000907" [label="(Call,*devices = NULL)"];
"1000908" [label="(Identifier,devices)"];
"1000909" [label="(Identifier,NULL)"];
"1000913" [label="(Identifier,false)"];
"1000911" [label="(Call,slot = false)"];
"1000912" [label="(Identifier,slot)"];
"1000917" [label="(Literal,0)"];
"1000901" [label="(Block,)"];
"1000915" [label="(Call,ret = 0)"];
"1000916" [label="(Identifier,ret)"];
"1000918" [label="(ControlStructure,if (copy_from_user(&hdr, (void __user *)arg, minsz)))"];
"1000920" [label="(Call,&hdr)"];
"1000921" [label="(Identifier,hdr)"];
"1000922" [label="(Call,(void __user *)arg)"];
"1000924" [label="(Identifier,arg)"];
"1000925" [label="(Identifier,minsz)"];
"1000919" [label="(Call,copy_from_user(&hdr, (void __user *)arg, minsz))"];
"1000927" [label="(Call,-EFAULT)"];
"1000928" [label="(Identifier,EFAULT)"];
"1000926" [label="(Return,return -EFAULT;)"];
"1000933" [label="(FieldIdentifier,argsz)"];
"1000934" [label="(Identifier,minsz)"];
"1000929" [label="(ControlStructure,if (hdr.argsz < minsz))"];
"1000930" [label="(Call,hdr.argsz < minsz)"];
"1000931" [label="(Call,hdr.argsz)"];
"1000932" [label="(Identifier,hdr)"];
"1000936" [label="(Call,-EINVAL)"];
"1000937" [label="(Identifier,EINVAL)"];
"1000935" [label="(Return,return -EINVAL;)"];
"1000180" [label="(Return,return copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0;)"];
"1000183" [label="(Call,(void __user *)arg)"];
"1000185" [label="(Identifier,arg)"];
"1000186" [label="(Call,&info)"];
"1000187" [label="(Identifier,info)"];
"1000188" [label="(Identifier,minsz)"];
"1000181" [label="(Call,copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0)"];
"1000182" [label="(Call,copy_to_user((void __user *)arg, &info, minsz))"];
"1000942" [label="(Literal,0)"];
"1000938" [label="(Call,hdr.flags = 0)"];
"1000939" [label="(Call,hdr.flags)"];
"1000940" [label="(Identifier,hdr)"];
"1000941" [label="(FieldIdentifier,flags)"];
"1000943" [label="(ControlStructure,if (!pci_probe_reset_slot(vdev->pdev->slot)))"];
"1000946" [label="(Call,vdev->pdev->slot)"];
"1000947" [label="(Call,vdev->pdev)"];
"1000948" [label="(Identifier,vdev)"];
"1000949" [label="(FieldIdentifier,pdev)"];
"1000950" [label="(FieldIdentifier,slot)"];
"1000944" [label="(Call,!pci_probe_reset_slot(vdev->pdev->slot))"];
"1000945" [label="(Call,pci_probe_reset_slot(vdev->pdev->slot))"];
"1000953" [label="(Identifier,true)"];
"1000951" [label="(Call,slot = true)"];
"1000952" [label="(Identifier,slot)"];
"1000956" [label="(Call,pci_probe_reset_bus(vdev->pdev->bus))"];
"1000954" [label="(ControlStructure,else)"];
"1000957" [label="(Call,vdev->pdev->bus)"];
"1000958" [label="(Call,vdev->pdev)"];
"1000959" [label="(Identifier,vdev)"];
"1000960" [label="(FieldIdentifier,pdev)"];
"1000961" [label="(FieldIdentifier,bus)"];
"1000955" [label="(ControlStructure,if (pci_probe_reset_bus(vdev->pdev->bus)))"];
"1000963" [label="(Call,-ENODEV)"];
"1000964" [label="(Identifier,ENODEV)"];
"1000962" [label="(Return,return -ENODEV;)"];
"1000965" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot))"];
"1000966" [label="(Identifier,ret)"];
"1000968" [label="(Call,vdev->pdev)"];
"1000969" [label="(Identifier,vdev)"];
"1000970" [label="(FieldIdentifier,pdev)"];
"1000967" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot))"];
"1000191" [label="(Literal,0)"];
"1000189" [label="(Call,-EFAULT)"];
"1000190" [label="(Identifier,EFAULT)"];
"1000971" [label="(Identifier,vfio_pci_count_devs)"];
"1000972" [label="(Call,&fill.max)"];
"1000973" [label="(Call,fill.max)"];
"1000974" [label="(Identifier,fill)"];
"1000975" [label="(FieldIdentifier,max)"];
"1000976" [label="(Identifier,slot)"];
"1000977" [label="(ControlStructure,if (ret))"];
"1000978" [label="(Identifier,ret)"];
"1000980" [label="(Identifier,ret)"];
"1000979" [label="(Return,return ret;)"];
"1000982" [label="(Call,!fill.max)"];
"1000983" [label="(Call,fill.max)"];
"1000984" [label="(Identifier,fill)"];
"1000985" [label="(FieldIdentifier,max)"];
"1000981" [label="(Call,WARN_ON(!fill.max))"];
"1000990" [label="(FieldIdentifier,argsz)"];
"1000991" [label="(Call,sizeof(hdr) + (fill.max * sizeof(*devices)))"];
"1000992" [label="(Call,sizeof(hdr))"];
"1000986" [label="(ControlStructure,if (hdr.argsz < sizeof(hdr) + (fill.max * sizeof(*devices))))"];
"1000993" [label="(Identifier,hdr)"];
"1000994" [label="(Call,fill.max * sizeof(*devices))"];
"1000995" [label="(Call,fill.max)"];
"1000996" [label="(Identifier,fill)"];
"1000997" [label="(FieldIdentifier,max)"];
"1000998" [label="(Call,sizeof(*devices))"];
"1000999" [label="(Call,*devices)"];
"1001000" [label="(Identifier,devices)"];
"1000987" [label="(Call,hdr.argsz < sizeof(hdr) + (fill.max * sizeof(*devices)))"];
"1000988" [label="(Call,hdr.argsz)"];
"1000989" [label="(Identifier,hdr)"];
"1001001" [label="(Block,)"];
"1001005" [label="(Identifier,ENOSPC)"];
"1001002" [label="(Call,ret = -ENOSPC)"];
"1001003" [label="(Identifier,ret)"];
"1001004" [label="(Call,-ENOSPC)"];
"1001010" [label="(Call,fill.max)"];
"1001011" [label="(Identifier,fill)"];
"1001012" [label="(FieldIdentifier,max)"];
"1001006" [label="(Call,hdr.count = fill.max)"];
"1001007" [label="(Call,hdr.count)"];
"1001008" [label="(Identifier,hdr)"];
"1001009" [label="(FieldIdentifier,count)"];
"1001013" [label="(ControlStructure,goto reset_info_exit;)"];
"1001016" [label="(Call,kcalloc(fill.max, sizeof(*devices), GFP_KERNEL))"];
"1001014" [label="(Call,devices = kcalloc(fill.max, sizeof(*devices), GFP_KERNEL))"];
"1001015" [label="(Identifier,devices)"];
"1001017" [label="(Call,fill.max)"];
"1001018" [label="(Identifier,fill)"];
"1001019" [label="(FieldIdentifier,max)"];
"1001020" [label="(Call,sizeof(*devices))"];
"1001021" [label="(Call,*devices)"];
"1001022" [label="(Identifier,devices)"];
"1001023" [label="(Identifier,GFP_KERNEL)"];
"1001024" [label="(ControlStructure,if (!devices))"];
"1001025" [label="(Call,!devices)"];
"1001026" [label="(Identifier,devices)"];
"1001028" [label="(Call,-ENOMEM)"];
"1001029" [label="(Identifier,ENOMEM)"];
"1001027" [label="(Return,return -ENOMEM;)"];
"1000194" [label="(Call,cmd == VFIO_DEVICE_GET_REGION_INFO)"];
"1000195" [label="(Identifier,cmd)"];
"1000196" [label="(Identifier,VFIO_DEVICE_GET_REGION_INFO)"];
"1000192" [label="(ControlStructure,else)"];
"1000193" [label="(ControlStructure,if (cmd == VFIO_DEVICE_GET_REGION_INFO))"];
"1001034" [label="(Identifier,devices)"];
"1001030" [label="(Call,fill.devices = devices)"];
"1001031" [label="(Call,fill.devices)"];
"1001032" [label="(Identifier,fill)"];
"1001033" [label="(FieldIdentifier,devices)"];
"1001035" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot))"];
"1001036" [label="(Identifier,ret)"];
"1001038" [label="(Call,vdev->pdev)"];
"1001039" [label="(Identifier,vdev)"];
"1001040" [label="(FieldIdentifier,pdev)"];
"1001037" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot))"];
"1001041" [label="(Identifier,vfio_pci_fill_devs)"];
"1001042" [label="(Call,&fill)"];
"1001043" [label="(Identifier,fill)"];
"1001044" [label="(Identifier,slot)"];
"1000120" [label="(Block,)"];
"1000199" [label="(Call,*pdev = vdev->pdev)"];
"1000200" [label="(Identifier,pdev)"];
"1000201" [label="(Call,vdev->pdev)"];
"1000202" [label="(Identifier,vdev)"];
"1000203" [label="(FieldIdentifier,pdev)"];
"1001045" [label="(ControlStructure,if (!ret))"];
"1001046" [label="(Call,!ret)"];
"1001047" [label="(Identifier,ret)"];
"1001052" [label="(Call,fill.cur)"];
"1001053" [label="(Identifier,fill)"];
"1001054" [label="(FieldIdentifier,cur)"];
"1001048" [label="(Call,hdr.count = fill.cur)"];
"1001049" [label="(Call,hdr.count)"];
"1001050" [label="(Identifier,hdr)"];
"1001051" [label="(FieldIdentifier,count)"];
"1001055" [label="(JumpTarget,reset_info_exit:)"];
"1001058" [label="(Call,(void __user *)arg)"];
"1001056" [label="(ControlStructure,if (copy_to_user((void __user *)arg, &hdr, minsz)))"];
"1001060" [label="(Identifier,arg)"];
"1001061" [label="(Call,&hdr)"];
"1001062" [label="(Identifier,hdr)"];
"1001063" [label="(Identifier,minsz)"];
"1001057" [label="(Call,copy_to_user((void __user *)arg, &hdr, minsz))"];
"1001067" [label="(Identifier,EFAULT)"];
"1001064" [label="(Call,ret = -EFAULT)"];
"1001065" [label="(Identifier,ret)"];
"1001066" [label="(Call,-EFAULT)"];
"1001071" [label="(Block,)"];
"1001068" [label="(ControlStructure,if (!ret))"];
"1001069" [label="(Call,!ret)"];
"1001070" [label="(Identifier,ret)"];
"1001074" [label="(Call,(void __user *)(arg + minsz))"];
"1001072" [label="(ControlStructure,if (copy_to_user((void __user *)(arg + minsz), devices,\n\t\t\t\t\t hdr.count * sizeof(*devices))))"];
"1001076" [label="(Call,arg + minsz)"];
"1001077" [label="(Identifier,arg)"];
"1001078" [label="(Identifier,minsz)"];
"1001079" [label="(Identifier,devices)"];
"1001073" [label="(Call,copy_to_user((void __user *)(arg + minsz), devices,\n\t\t\t\t\t hdr.count * sizeof(*devices)))"];
"1001083" [label="(FieldIdentifier,count)"];
"1001084" [label="(Call,sizeof(*devices))"];
"1001085" [label="(Call,*devices)"];
"1001086" [label="(Identifier,devices)"];
"1001080" [label="(Call,hdr.count * sizeof(*devices))"];
"1001081" [label="(Call,hdr.count)"];
"1001082" [label="(Identifier,hdr)"];
"1001089" [label="(Call,-EFAULT)"];
"1001090" [label="(Identifier,EFAULT)"];
"1001087" [label="(Call,ret = -EFAULT)"];
"1001088" [label="(Identifier,ret)"];
"1001091" [label="(Call,kfree(devices))"];
"1001092" [label="(Identifier,devices)"];
"1001093" [label="(Return,return ret;)"];
"1001094" [label="(Identifier,ret)"];
"1001097" [label="(Call,cmd == VFIO_DEVICE_PCI_HOT_RESET)"];
"1001098" [label="(Identifier,cmd)"];
"1001099" [label="(Identifier,VFIO_DEVICE_PCI_HOT_RESET)"];
"1001095" [label="(ControlStructure,else)"];
"1001096" [label="(ControlStructure,if (cmd == VFIO_DEVICE_PCI_HOT_RESET))"];
"1000205" [label="(Block,)"];
"1001108" [label="(Identifier,false)"];
"1001106" [label="(Call,slot = false)"];
"1001107" [label="(Identifier,slot)"];
"1001113" [label="(Literal,0)"];
"1001100" [label="(Block,)"];
"1001115" [label="(Call,ret = 0)"];
"1001116" [label="(Identifier,ret)"];
"1001117" [label="(Literal,0)"];
"1001111" [label="(Call,count = 0)"];
"1001112" [label="(Identifier,count)"];
"1001118" [label="(ControlStructure,if (copy_from_user(&hdr, (void __user *)arg, minsz)))"];
"1001120" [label="(Call,&hdr)"];
"1001121" [label="(Identifier,hdr)"];
"1001122" [label="(Call,(void __user *)arg)"];
"1001124" [label="(Identifier,arg)"];
"1001125" [label="(Identifier,minsz)"];
"1001119" [label="(Call,copy_from_user(&hdr, (void __user *)arg, minsz))"];
"1001127" [label="(Call,-EFAULT)"];
"1001128" [label="(Identifier,EFAULT)"];
"1001126" [label="(Return,return -EFAULT;)"];
"1000197" [label="(Block,)"];
"1001134" [label="(FieldIdentifier,argsz)"];
"1001135" [label="(Identifier,minsz)"];
"1001129" [label="(ControlStructure,if (hdr.argsz < minsz || hdr.flags))"];
"1001136" [label="(Call,hdr.flags)"];
"1001137" [label="(Identifier,hdr)"];
"1001138" [label="(FieldIdentifier,flags)"];
"1001130" [label="(Call,hdr.argsz < minsz || hdr.flags)"];
"1001131" [label="(Call,hdr.argsz < minsz)"];
"1001132" [label="(Call,hdr.argsz)"];
"1001133" [label="(Identifier,hdr)"];
"1001140" [label="(Call,-EINVAL)"];
"1001141" [label="(Identifier,EINVAL)"];
"1001139" [label="(Return,return -EINVAL;)"];
"1001142" [label="(ControlStructure,if (!pci_probe_reset_slot(vdev->pdev->slot)))"];
"1001145" [label="(Call,vdev->pdev->slot)"];
"1001146" [label="(Call,vdev->pdev)"];
"1001147" [label="(Identifier,vdev)"];
"1001148" [label="(FieldIdentifier,pdev)"];
"1001149" [label="(FieldIdentifier,slot)"];
"1001143" [label="(Call,!pci_probe_reset_slot(vdev->pdev->slot))"];
"1001144" [label="(Call,pci_probe_reset_slot(vdev->pdev->slot))"];
"1001152" [label="(Identifier,true)"];
"1001150" [label="(Call,slot = true)"];
"1001151" [label="(Identifier,slot)"];
"1001155" [label="(Call,pci_probe_reset_bus(vdev->pdev->bus))"];
"1001153" [label="(ControlStructure,else)"];
"1001156" [label="(Call,vdev->pdev->bus)"];
"1001157" [label="(Call,vdev->pdev)"];
"1001158" [label="(Identifier,vdev)"];
"1001159" [label="(FieldIdentifier,pdev)"];
"1001160" [label="(FieldIdentifier,bus)"];
"1001154" [label="(ControlStructure,if (pci_probe_reset_bus(vdev->pdev->bus)))"];
"1001162" [label="(Call,-ENODEV)"];
"1001163" [label="(Identifier,ENODEV)"];
"1001161" [label="(Return,return -ENODEV;)"];
"1001164" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &count, slot))"];
"1001165" [label="(Identifier,ret)"];
"1001167" [label="(Call,vdev->pdev)"];
"1001168" [label="(Identifier,vdev)"];
"1001169" [label="(FieldIdentifier,pdev)"];
"1001166" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &count, slot))"];
"1001170" [label="(Identifier,vfio_pci_count_devs)"];
"1001171" [label="(Call,&count)"];
"1001172" [label="(Identifier,count)"];
"1001173" [label="(Identifier,slot)"];
"1001174" [label="(ControlStructure,if (ret))"];
"1001175" [label="(Identifier,ret)"];
"1001177" [label="(Identifier,ret)"];
"1001176" [label="(Return,return ret;)"];
"1001183" [label="(FieldIdentifier,count)"];
"1001178" [label="(ControlStructure,if (!hdr.count || hdr.count > count))"];
"1001184" [label="(Call,hdr.count > count)"];
"1001185" [label="(Call,hdr.count)"];
"1001186" [label="(Identifier,hdr)"];
"1001187" [label="(FieldIdentifier,count)"];
"1001188" [label="(Identifier,count)"];
"1001179" [label="(Call,!hdr.count || hdr.count > count)"];
"1001180" [label="(Call,!hdr.count)"];
"1001181" [label="(Call,hdr.count)"];
"1001182" [label="(Identifier,hdr)"];
"1001190" [label="(Call,-EINVAL)"];
"1001191" [label="(Identifier,EINVAL)"];
"1001189" [label="(Return,return -EINVAL;)"];
"1001194" [label="(Call,kcalloc(hdr.count, sizeof(*group_fds), GFP_KERNEL))"];
"1001192" [label="(Call,group_fds = kcalloc(hdr.count, sizeof(*group_fds), GFP_KERNEL))"];
"1001193" [label="(Identifier,group_fds)"];
"1001195" [label="(Call,hdr.count)"];
"1001196" [label="(Identifier,hdr)"];
"1001197" [label="(FieldIdentifier,count)"];
"1001198" [label="(Call,sizeof(*group_fds))"];
"1001199" [label="(Call,*group_fds)"];
"1001200" [label="(Identifier,group_fds)"];
"1001201" [label="(Identifier,GFP_KERNEL)"];
"1001204" [label="(Call,kcalloc(hdr.count, sizeof(*groups), GFP_KERNEL))"];
"1001205" [label="(Call,hdr.count)"];
"1001206" [label="(Identifier,hdr)"];
"1001202" [label="(Call,groups = kcalloc(hdr.count, sizeof(*groups), GFP_KERNEL))"];
"1001203" [label="(Identifier,groups)"];
"1001207" [label="(FieldIdentifier,count)"];
"1001208" [label="(Call,sizeof(*groups))"];
"1001209" [label="(Call,*groups)"];
"1001210" [label="(Identifier,groups)"];
"1001211" [label="(Identifier,GFP_KERNEL)"];
"1001212" [label="(ControlStructure,if (!group_fds || !groups))"];
"1001216" [label="(Call,!groups)"];
"1001217" [label="(Identifier,groups)"];
"1001218" [label="(Block,)"];
"1001213" [label="(Call,!group_fds || !groups)"];
"1001214" [label="(Call,!group_fds)"];
"1001215" [label="(Identifier,group_fds)"];
"1001219" [label="(Call,kfree(group_fds))"];
"1001220" [label="(Identifier,group_fds)"];
"1001221" [label="(Call,kfree(groups))"];
"1001222" [label="(Identifier,groups)"];
"1001224" [label="(Call,-ENOMEM)"];
"1001225" [label="(Identifier,ENOMEM)"];
"1001223" [label="(Return,return -ENOMEM;)"];
"1001226" [label="(ControlStructure,if (copy_from_user(group_fds, (void __user *)(arg + minsz),\n\t\t\t\t   hdr.count * sizeof(*group_fds))))"];
"1001228" [label="(Identifier,group_fds)"];
"1001229" [label="(Call,(void __user *)(arg + minsz))"];
"1001231" [label="(Call,arg + minsz)"];
"1001232" [label="(Identifier,arg)"];
"1001233" [label="(Identifier,minsz)"];
"1001227" [label="(Call,copy_from_user(group_fds, (void __user *)(arg + minsz),\n\t\t\t\t   hdr.count * sizeof(*group_fds)))"];
"1001237" [label="(FieldIdentifier,count)"];
"1001238" [label="(Call,sizeof(*group_fds))"];
"1001239" [label="(Call,*group_fds)"];
"1001240" [label="(Identifier,group_fds)"];
"1001241" [label="(Block,)"];
"1001234" [label="(Call,hdr.count * sizeof(*group_fds))"];
"1001235" [label="(Call,hdr.count)"];
"1001236" [label="(Identifier,hdr)"];
"1001242" [label="(Call,kfree(group_fds))"];
"1001243" [label="(Identifier,group_fds)"];
"1001244" [label="(Call,kfree(groups))"];
"1001245" [label="(Identifier,groups)"];
"1001247" [label="(Call,-EFAULT)"];
"1001248" [label="(Identifier,EFAULT)"];
"1001246" [label="(Return,return -EFAULT;)"];
"1000208" [label="(ControlStructure,if (copy_from_user(&info, (void __user *)arg, minsz)))"];
"1000210" [label="(Call,&info)"];
"1000211" [label="(Identifier,info)"];
"1000212" [label="(Call,(void __user *)arg)"];
"1000214" [label="(Identifier,arg)"];
"1000215" [label="(Identifier,minsz)"];
"1000209" [label="(Call,copy_from_user(&info, (void __user *)arg, minsz))"];
"1001252" [label="(Literal,0)"];
"1001253" [label="(Call,i < hdr.count)"];
"1001254" [label="(Identifier,i)"];
"1001255" [label="(Call,hdr.count)"];
"1001256" [label="(Identifier,hdr)"];
"1001249" [label="(ControlStructure,for (i = 0; i < hdr.count; i++))"];
"1001257" [label="(FieldIdentifier,count)"];
"1001258" [label="(Call,i++)"];
"1001259" [label="(Identifier,i)"];
"1001250" [label="(Call,i = 0)"];
"1001251" [label="(Identifier,i)"];
"1001263" [label="(Call,f = fdget(group_fds[i]))"];
"1001264" [label="(Identifier,f)"];
"1001265" [label="(Call,fdget(group_fds[i]))"];
"1001266" [label="(Call,group_fds[i])"];
"1001267" [label="(Identifier,group_fds)"];
"1001260" [label="(Block,)"];
"1001268" [label="(Identifier,i)"];
"1001273" [label="(FieldIdentifier,file)"];
"1001274" [label="(Block,)"];
"1001269" [label="(ControlStructure,if (!f.file))"];
"1001270" [label="(Call,!f.file)"];
"1001271" [label="(Call,f.file)"];
"1001272" [label="(Identifier,f)"];
"1000217" [label="(Call,-EFAULT)"];
"1000218" [label="(Identifier,EFAULT)"];
"1000216" [label="(Return,return -EFAULT;)"];
"1001277" [label="(Call,-EBADF)"];
"1001278" [label="(Identifier,EBADF)"];
"1001275" [label="(Call,ret = -EBADF)"];
"1001276" [label="(Identifier,ret)"];
"1001279" [label="(ControlStructure,break;)"];
"1001282" [label="(Call,vfio_group_get_external_user(f.file))"];
"1001280" [label="(Call,group = vfio_group_get_external_user(f.file))"];
"1001281" [label="(Identifier,group)"];
"1001283" [label="(Call,f.file)"];
"1001284" [label="(Identifier,f)"];
"1001285" [label="(FieldIdentifier,file)"];
"1001286" [label="(Call,fdput(f))"];
"1001287" [label="(Identifier,f)"];
"1001290" [label="(Identifier,group)"];
"1001291" [label="(Block,)"];
"1001288" [label="(ControlStructure,if (IS_ERR(group)))"];
"1001289" [label="(Call,IS_ERR(group))"];
"1001294" [label="(Call,PTR_ERR(group))"];
"1001295" [label="(Identifier,group)"];
"1001292" [label="(Call,ret = PTR_ERR(group))"];
"1001293" [label="(Identifier,ret)"];
"1001296" [label="(ControlStructure,break;)"];
"1001301" [label="(Identifier,i)"];
"1001302" [label="(FieldIdentifier,group)"];
"1001303" [label="(Identifier,group)"];
"1001297" [label="(Call,groups[i].group = group)"];
"1001298" [label="(Call,groups[i].group)"];
"1001299" [label="(Call,groups[i])"];
"1001300" [label="(Identifier,groups)"];
"1001308" [label="(Identifier,i)"];
"1001309" [label="(FieldIdentifier,id)"];
"1001310" [label="(Call,vfio_external_user_iommu_id(group))"];
"1001304" [label="(Call,groups[i].id = vfio_external_user_iommu_id(group))"];
"1001305" [label="(Call,groups[i].id)"];
"1001306" [label="(Call,groups[i])"];
"1001307" [label="(Identifier,groups)"];
"1001311" [label="(Identifier,group)"];
"1001312" [label="(Call,kfree(group_fds))"];
"1001313" [label="(Identifier,group_fds)"];
"1001314" [label="(ControlStructure,if (ret))"];
"1001315" [label="(Identifier,ret)"];
"1001316" [label="(ControlStructure,goto hot_reset_release;)"];
"1000122" [label="(Call,*vdev = device_data)"];
"1000123" [label="(Identifier,vdev)"];
"1000124" [label="(Identifier,device_data)"];
"1000223" [label="(FieldIdentifier,argsz)"];
"1000224" [label="(Identifier,minsz)"];
"1000219" [label="(ControlStructure,if (info.argsz < minsz))"];
"1000220" [label="(Call,info.argsz < minsz)"];
"1000221" [label="(Call,info.argsz)"];
"1000222" [label="(Identifier,info)"];
"1001321" [label="(Call,hdr.count)"];
"1001322" [label="(Identifier,hdr)"];
"1001323" [label="(FieldIdentifier,count)"];
"1001317" [label="(Call,info.count = hdr.count)"];
"1001318" [label="(Call,info.count)"];
"1001319" [label="(Identifier,info)"];
"1001320" [label="(FieldIdentifier,count)"];
"1001328" [label="(Identifier,groups)"];
"1001324" [label="(Call,info.groups = groups)"];
"1001325" [label="(Call,info.groups)"];
"1001326" [label="(Identifier,info)"];
"1001327" [label="(FieldIdentifier,groups)"];
"1001329" [label="(Call,ret = vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_validate_devs,\n\t\t\t\t\t\t    &info, slot))"];
"1001330" [label="(Identifier,ret)"];
"1001332" [label="(Call,vdev->pdev)"];
"1001333" [label="(Identifier,vdev)"];
"1001334" [label="(FieldIdentifier,pdev)"];
"1001331" [label="(Call,vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_validate_devs,\n\t\t\t\t\t\t    &info, slot))"];
"1001335" [label="(Identifier,vfio_pci_validate_devs)"];
"1000226" [label="(Call,-EINVAL)"];
"1000227" [label="(Identifier,EINVAL)"];
"1000225" [label="(Return,return -EINVAL;)"];
"1001336" [label="(Call,&info)"];
"1001337" [label="(Identifier,info)"];
"1001338" [label="(Identifier,slot)"];
"1001339" [label="(ControlStructure,if (!ret))"];
"1001340" [label="(Call,!ret)"];
"1001341" [label="(Identifier,ret)"];
"1001346" [label="(Call,pci_try_reset_slot(vdev->pdev->slot))"];
"1001342" [label="(Call,ret = slot ? pci_try_reset_slot(vdev->pdev->slot) :\n\t\t\t\t     pci_try_reset_bus(vdev->pdev->bus))"];
"1001343" [label="(Identifier,ret)"];
"1001347" [label="(Call,vdev->pdev->slot)"];
"1001348" [label="(Call,vdev->pdev)"];
"1001349" [label="(Identifier,vdev)"];
"1001350" [label="(FieldIdentifier,pdev)"];
"1001351" [label="(FieldIdentifier,slot)"];
"1001344" [label="(Call,slot ? pci_try_reset_slot(vdev->pdev->slot) :\n\t\t\t\t     pci_try_reset_bus(vdev->pdev->bus))"];
"1001345" [label="(Identifier,slot)"];
"1001353" [label="(Call,vdev->pdev->bus)"];
"1001354" [label="(Call,vdev->pdev)"];
"1001355" [label="(Identifier,vdev)"];
"1001356" [label="(FieldIdentifier,pdev)"];
"1001357" [label="(FieldIdentifier,bus)"];
"1001352" [label="(Call,pci_try_reset_bus(vdev->pdev->bus))"];
"1001358" [label="(JumpTarget,hot_reset_release:)"];
"1001362" [label="(Call,i >= 0)"];
"1001363" [label="(Identifier,i)"];
"1001364" [label="(Literal,0)"];
"1001359" [label="(ControlStructure,for (i--; i >= 0; i--))"];
"1001365" [label="(Call,i--)"];
"1001366" [label="(Identifier,i)"];
"1001360" [label="(Call,i--)"];
"1001361" [label="(Identifier,i)"];
"1001367" [label="(Call,vfio_group_put_external_user(groups[i].group))"];
"1001368" [label="(Call,groups[i].group)"];
"1001369" [label="(Call,groups[i])"];
"1001370" [label="(Identifier,groups)"];
"1001371" [label="(Identifier,i)"];
"1001372" [label="(FieldIdentifier,group)"];
"1001373" [label="(Call,kfree(groups))"];
"1001374" [label="(Identifier,groups)"];
"1001375" [label="(Return,return ret;)"];
"1001376" [label="(Identifier,ret)"];
"1001377" [label="(Return,return -ENOTTY;)"];
"1001378" [label="(Call,-ENOTTY)"];
"1001379" [label="(Identifier,ENOTTY)"];
"1000229" [label="(Call,info.index)"];
"1000230" [label="(Identifier,info)"];
"1000231" [label="(FieldIdentifier,index)"];
"1000228" [label="(ControlStructure,switch (info.index))"];
"1000232" [label="(Block,)"];
"1000233" [label="(JumpTarget,case VFIO_PCI_CONFIG_REGION_INDEX:)"];
"1000238" [label="(Call,VFIO_PCI_INDEX_TO_OFFSET(info.index))"];
"1000234" [label="(Call,info.offset = VFIO_PCI_INDEX_TO_OFFSET(info.index))"];
"1000235" [label="(Call,info.offset)"];
"1000236" [label="(Identifier,info)"];
"1000239" [label="(Call,info.index)"];
"1000240" [label="(Identifier,info)"];
"1000241" [label="(FieldIdentifier,index)"];
"1000237" [label="(FieldIdentifier,offset)"];
"1000246" [label="(Call,pdev->cfg_size)"];
"1000247" [label="(Identifier,pdev)"];
"1000248" [label="(FieldIdentifier,cfg_size)"];
"1000242" [label="(Call,info.size = pdev->cfg_size)"];
"1000243" [label="(Call,info.size)"];
"1000244" [label="(Identifier,info)"];
"1000245" [label="(FieldIdentifier,size)"];
"1000253" [label="(Call,VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE)"];
"1000254" [label="(Identifier,VFIO_REGION_INFO_FLAG_READ)"];
"1000249" [label="(Call,info.flags = VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE)"];
"1000250" [label="(Call,info.flags)"];
"1000251" [label="(Identifier,info)"];
"1000252" [label="(FieldIdentifier,flags)"];
"1000255" [label="(Identifier,VFIO_REGION_INFO_FLAG_WRITE)"];
"1000256" [label="(ControlStructure,break;)"];
"1000257" [label="(JumpTarget,VFIO_PCI_BAR5_REGION_INDEX:)"];
"1000262" [label="(Call,VFIO_PCI_INDEX_TO_OFFSET(info.index))"];
"1000258" [label="(Call,info.offset = VFIO_PCI_INDEX_TO_OFFSET(info.index))"];
"1000259" [label="(Call,info.offset)"];
"1000260" [label="(Identifier,info)"];
"1000263" [label="(Call,info.index)"];
"1000264" [label="(Identifier,info)"];
"1000265" [label="(FieldIdentifier,index)"];
"1000261" [label="(FieldIdentifier,offset)"];
"1000270" [label="(Call,pci_resource_len(pdev, info.index))"];
"1000266" [label="(Call,info.size = pci_resource_len(pdev, info.index))"];
"1000267" [label="(Call,info.size)"];
"1000268" [label="(Identifier,info)"];
"1000271" [label="(Identifier,pdev)"];
"1000272" [label="(Call,info.index)"];
"1000273" [label="(Identifier,info)"];
"1000274" [label="(FieldIdentifier,index)"];
"1000269" [label="(FieldIdentifier,size)"];
"1000279" [label="(FieldIdentifier,size)"];
"1000280" [label="(Block,)"];
"1000275" [label="(ControlStructure,if (!info.size))"];
"1000276" [label="(Call,!info.size)"];
"1000277" [label="(Call,info.size)"];
"1000278" [label="(Identifier,info)"];
"1000285" [label="(Literal,0)"];
"1000281" [label="(Call,info.flags = 0)"];
"1000282" [label="(Call,info.flags)"];
"1000283" [label="(Identifier,info)"];
"1000284" [label="(FieldIdentifier,flags)"];
"1000286" [label="(ControlStructure,break;)"];
"1000291" [label="(Call,VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE)"];
"1000292" [label="(Identifier,VFIO_REGION_INFO_FLAG_READ)"];
"1000287" [label="(Call,info.flags = VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE)"];
"1000288" [label="(Call,info.flags)"];
"1000289" [label="(Identifier,info)"];
"1000290" [label="(FieldIdentifier,flags)"];
"1000293" [label="(Identifier,VFIO_REGION_INFO_FLAG_WRITE)"];
"1000298" [label="(FieldIdentifier,bar_mmap_supported)"];
"1000294" [label="(ControlStructure,if (vdev->bar_mmap_supported[info.index]))"];
"1000299" [label="(Call,info.index)"];
"1000300" [label="(Identifier,info)"];
"1000301" [label="(FieldIdentifier,index)"];
"1000302" [label="(Block,)"];
"1000295" [label="(Call,vdev->bar_mmap_supported[info.index])"];
"1000296" [label="(Call,vdev->bar_mmap_supported)"];
"1000297" [label="(Identifier,vdev)"];
"1000307" [label="(Identifier,VFIO_REGION_INFO_FLAG_MMAP)"];
"1000303" [label="(Call,info.flags |= VFIO_REGION_INFO_FLAG_MMAP)"];
"1000304" [label="(Call,info.flags)"];
"1000305" [label="(Identifier,info)"];
"1000306" [label="(FieldIdentifier,flags)"];
"1000312" [label="(FieldIdentifier,index)"];
"1000313" [label="(Call,vdev->msix_bar)"];
"1000314" [label="(Identifier,vdev)"];
"1000315" [label="(FieldIdentifier,msix_bar)"];
"1000316" [label="(Block,)"];
"1000308" [label="(ControlStructure,if (info.index == vdev->msix_bar))"];
"1000309" [label="(Call,info.index == vdev->msix_bar)"];
"1000310" [label="(Call,info.index)"];
"1000311" [label="(Identifier,info)"];
"1000319" [label="(Call,msix_sparse_mmap_cap(vdev, &caps))"];
"1000320" [label="(Identifier,vdev)"];
"1000321" [label="(Call,&caps)"];
"1000322" [label="(Identifier,caps)"];
"1000317" [label="(Call,ret = msix_sparse_mmap_cap(vdev, &caps))"];
"1000318" [label="(Identifier,ret)"];
"1000323" [label="(ControlStructure,if (ret))"];
"1000324" [label="(Identifier,ret)"];
"1000326" [label="(Identifier,ret)"];
"1000325" [label="(Return,return ret;)"];
"1000327" [label="(ControlStructure,break;)"];
"1000126" [label="(ControlStructure,if (cmd == VFIO_DEVICE_GET_INFO))"];
"1000129" [label="(Identifier,VFIO_DEVICE_GET_INFO)"];
"1000127" [label="(Call,cmd == VFIO_DEVICE_GET_INFO)"];
"1000128" [label="(Identifier,cmd)"];
"1000328" [label="(JumpTarget,case VFIO_PCI_ROM_REGION_INDEX:)"];
"1000329" [label="(Block,)"];
"1000336" [label="(Call,VFIO_PCI_INDEX_TO_OFFSET(info.index))"];
"1000332" [label="(Call,info.offset = VFIO_PCI_INDEX_TO_OFFSET(info.index))"];
"1000333" [label="(Call,info.offset)"];
"1000334" [label="(Identifier,info)"];
"1000337" [label="(Call,info.index)"];
"1000338" [label="(Identifier,info)"];
"1000339" [label="(FieldIdentifier,index)"];
"1000335" [label="(FieldIdentifier,offset)"];
"1000344" [label="(Literal,0)"];
"1000340" [label="(Call,info.flags = 0)"];
"1000341" [label="(Call,info.flags)"];
"1000342" [label="(Identifier,info)"];
"1000343" [label="(FieldIdentifier,flags)"];
"1000349" [label="(Call,pci_resource_len(pdev, info.index))"];
"1000345" [label="(Call,info.size = pci_resource_len(pdev, info.index))"];
"1000346" [label="(Call,info.size)"];
"1000347" [label="(Identifier,info)"];
"1000350" [label="(Identifier,pdev)"];
"1000351" [label="(Call,info.index)"];
"1000352" [label="(Identifier,info)"];
"1000353" [label="(FieldIdentifier,index)"];
"1000348" [label="(FieldIdentifier,size)"];
"1000130" [label="(Block,)"];
"1000358" [label="(FieldIdentifier,size)"];
"1000359" [label="(Block,)"];
"1000354" [label="(ControlStructure,if (!info.size))"];
"1000355" [label="(Call,!info.size)"];
"1000356" [label="(Call,info.size)"];
"1000357" [label="(Identifier,info)"];
"1000366" [label="(FieldIdentifier,resource)"];
"1000367" [label="(Identifier,PCI_ROM_RESOURCE)"];
"1000360" [label="(ControlStructure,if (pdev->resource[PCI_ROM_RESOURCE].flags &\n\t\t\t\t\t\t\tIORESOURCE_ROM_SHADOW))"];
"1000368" [label="(FieldIdentifier,flags)"];
"1000361" [label="(Call,pdev->resource[PCI_ROM_RESOURCE].flags &\n\t\t\t\t\t\t\tIORESOURCE_ROM_SHADOW)"];
"1000362" [label="(Call,pdev->resource[PCI_ROM_RESOURCE].flags)"];
"1000363" [label="(Call,pdev->resource[PCI_ROM_RESOURCE])"];
"1000364" [label="(Call,pdev->resource)"];
"1000365" [label="(Identifier,pdev)"];
"1000369" [label="(Identifier,IORESOURCE_ROM_SHADOW)"];
"1000373" [label="(FieldIdentifier,size)"];
"1000374" [label="(Literal,0x20000)"];
"1000370" [label="(Call,info.size = 0x20000)"];
"1000371" [label="(Call,info.size)"];
"1000372" [label="(Identifier,info)"];
"1000375" [label="(ControlStructure,else)"];
"1000376" [label="(ControlStructure,break;)"];
"1000380" [label="(Identifier,pdev)"];
"1000381" [label="(Call,&size)"];
"1000382" [label="(Identifier,size)"];
"1000377" [label="(Call,io = pci_map_rom(pdev, &size))"];
"1000378" [label="(Identifier,io)"];
"1000379" [label="(Call,pci_map_rom(pdev, &size))"];
"1000387" [label="(Call,!size)"];
"1000388" [label="(Identifier,size)"];
"1000389" [label="(Block,)"];
"1000383" [label="(ControlStructure,if (!io || !size))"];
"1000384" [label="(Call,!io || !size)"];
"1000385" [label="(Call,!io)"];
"1000386" [label="(Identifier,io)"];
"1000394" [label="(Literal,0)"];
"1000390" [label="(Call,info.size = 0)"];
"1000391" [label="(Call,info.size)"];
"1000392" [label="(Identifier,info)"];
"1000393" [label="(FieldIdentifier,size)"];
"1000395" [label="(ControlStructure,break;)"];
"1000397" [label="(Identifier,pdev)"];
"1000398" [label="(Identifier,io)"];
"1000396" [label="(Call,pci_unmap_rom(pdev, io))"];
"1000403" [label="(Identifier,VFIO_REGION_INFO_FLAG_READ)"];
"1000399" [label="(Call,info.flags = VFIO_REGION_INFO_FLAG_READ)"];
"1000400" [label="(Call,info.flags)"];
"1000401" [label="(Identifier,info)"];
"1000402" [label="(FieldIdentifier,flags)"];
"1000404" [label="(ControlStructure,break;)"];
"1001380" -> "1000116"  [label="AST: "];
"1001380" -> "1000140"  [label="CFG: "];
"1001380" -> "1000149"  [label="CFG: "];
"1001380" -> "1000180"  [label="CFG: "];
"1001380" -> "1000216"  [label="CFG: "];
"1001380" -> "1000225"  [label="CFG: "];
"1001380" -> "1000325"  [label="CFG: "];
"1001380" -> "1000411"  [label="CFG: "];
"1001380" -> "1000446"  [label="CFG: "];
"1001380" -> "1000508"  [label="CFG: "];
"1001380" -> "1000573"  [label="CFG: "];
"1001380" -> "1000586"  [label="CFG: "];
"1001380" -> "1000613"  [label="CFG: "];
"1001380" -> "1000628"  [label="CFG: "];
"1001380" -> "1000647"  [label="CFG: "];
"1001380" -> "1000683"  [label="CFG: "];
"1001380" -> "1000720"  [label="CFG: "];
"1001380" -> "1000754"  [label="CFG: "];
"1001380" -> "1000780"  [label="CFG: "];
"1001380" -> "1000808"  [label="CFG: "];
"1001380" -> "1000826"  [label="CFG: "];
"1001380" -> "1000845"  [label="CFG: "];
"1001380" -> "1000877"  [label="CFG: "];
"1001380" -> "1000885"  [label="CFG: "];
"1001380" -> "1000926"  [label="CFG: "];
"1001380" -> "1000935"  [label="CFG: "];
"1001380" -> "1000962"  [label="CFG: "];
"1001380" -> "1000979"  [label="CFG: "];
"1001380" -> "1001027"  [label="CFG: "];
"1001380" -> "1001093"  [label="CFG: "];
"1001380" -> "1001126"  [label="CFG: "];
"1001380" -> "1001139"  [label="CFG: "];
"1001380" -> "1001161"  [label="CFG: "];
"1001380" -> "1001176"  [label="CFG: "];
"1001380" -> "1001189"  [label="CFG: "];
"1001380" -> "1001223"  [label="CFG: "];
"1001380" -> "1001246"  [label="CFG: "];
"1001380" -> "1001375"  [label="CFG: "];
"1001380" -> "1001377"  [label="CFG: "];
"1000877" -> "1001380"  [label="DDG: <RET>"];
"1000979" -> "1001380"  [label="DDG: <RET>"];
"1000720" -> "1001380"  [label="DDG: <RET>"];
"1000181" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz)"];
"1000181" -> "1001380"  [label="DDG: -EFAULT"];
"1000181" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000258" -> "1001380"  [label="DDG: info.offset"];
"1000258" -> "1001380"  [label="DDG: VFIO_PCI_INDEX_TO_OFFSET(info.index)"];
"1000614" -> "1001380"  [label="DDG: -EFAULT"];
"1000614" -> "1001380"  [label="DDG: EFAULT"];
"1001294" -> "1001380"  [label="DDG: group"];
"1000919" -> "1001380"  [label="DDG: &hdr"];
"1000919" -> "1001380"  [label="DDG: copy_from_user(&hdr, (void __user *)arg, minsz)"];
"1000919" -> "1001380"  [label="DDG: minsz"];
"1000919" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000713" -> "1001380"  [label="DDG: &hdr"];
"1000713" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000713" -> "1001380"  [label="DDG: copy_from_user(&hdr, (void __user *)arg, minsz)"];
"1000713" -> "1001380"  [label="DDG: minsz"];
"1000606" -> "1001380"  [label="DDG: &info"];
"1000606" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000606" -> "1001380"  [label="DDG: copy_from_user(&info, (void __user *)arg, minsz)"];
"1000606" -> "1001380"  [label="DDG: minsz"];
"1000549" -> "1001380"  [label="DDG: &caps"];
"1000549" -> "1001380"  [label="DDG: vfio_info_cap_shift(&caps, sizeof(info))"];
"1000309" -> "1001380"  [label="DDG: info.index"];
"1000309" -> "1001380"  [label="DDG: info.index == vdev->msix_bar"];
"1000309" -> "1001380"  [label="DDG: vdev->msix_bar"];
"1001221" -> "1001380"  [label="DDG: kfree(groups)"];
"1001221" -> "1001380"  [label="DDG: groups"];
"1000427" -> "1001380"  [label="DDG: info.flags"];
"1000427" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE"];
"1000574" -> "1001380"  [label="DDG: EFAULT"];
"1000574" -> "1001380"  [label="DDG: -EFAULT"];
"1000396" -> "1001380"  [label="DDG: pci_unmap_rom(pdev, io)"];
"1000396" -> "1001380"  [label="DDG: pdev"];
"1000396" -> "1001380"  [label="DDG: io"];
"1000182" -> "1001380"  [label="DDG: minsz"];
"1000182" -> "1001380"  [label="DDG: &info"];
"1000182" -> "1001380"  [label="DDG: (void __user *)arg"];
"1001162" -> "1001380"  [label="DDG: ENODEV"];
"1001162" -> "1001380"  [label="DDG: -ENODEV"];
"1000741" -> "1001380"  [label="DDG: U32_MAX"];
"1000741" -> "1001380"  [label="DDG: hdr.start"];
"1000809" -> "1001380"  [label="DDG: EINVAL"];
"1000809" -> "1001380"  [label="DDG: -EINVAL"];
"1000784" -> "1001380"  [label="DDG: hdr.flags"];
"1000784" -> "1001380"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000784" -> "1001380"  [label="DDG: hdr.flags & VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000361" -> "1001380"  [label="DDG: IORESOURCE_ROM_SHADOW"];
"1000361" -> "1001380"  [label="DDG: pdev->resource[PCI_ROM_RESOURCE].flags &\n\t\t\t\t\t\t\tIORESOURCE_ROM_SHADOW"];
"1000361" -> "1001380"  [label="DDG: pdev->resource[PCI_ROM_RESOURCE].flags"];
"1000451" -> "1001380"  [label="DDG: VFIO_PCI_NUM_REGIONS"];
"1001263" -> "1001380"  [label="DDG: fdget(group_fds[i])"];
"1001263" -> "1001380"  [label="DDG: f"];
"1000117" -> "1001380"  [label="DDG: device_data"];
"1000804" -> "1001380"  [label="DDG: int32_t"];
"1000791" -> "1001380"  [label="DDG: size"];
"1000355" -> "1001380"  [label="DDG: info.size"];
"1000355" -> "1001380"  [label="DDG: !info.size"];
"1001265" -> "1001380"  [label="DDG: group_fds[i]"];
"1001277" -> "1001380"  [label="DDG: EBADF"];
"1001198" -> "1001380"  [label="DDG: *group_fds"];
"1000441" -> "1001380"  [label="DDG: VFIO_PCI_NUM_REGIONS"];
"1000441" -> "1001380"  [label="DDG: vdev->num_regions"];
"1001155" -> "1001380"  [label="DDG: pci_probe_reset_bus(vdev->pdev->bus)"];
"1001155" -> "1001380"  [label="DDG: vdev->pdev->bus"];
"1000629" -> "1001380"  [label="DDG: EINVAL"];
"1000629" -> "1001380"  [label="DDG: -EINVAL"];
"1000521" -> "1001380"  [label="DDG: sizeof(info) + caps.size"];
"1000521" -> "1001380"  [label="DDG: info.argsz"];
"1000521" -> "1001380"  [label="DDG: info.argsz < sizeof(info) + caps.size"];
"1000345" -> "1001380"  [label="DDG: pci_resource_len(pdev, info.index)"];
"1001247" -> "1001380"  [label="DDG: -EFAULT"];
"1001247" -> "1001380"  [label="DDG: EFAULT"];
"1000692" -> "1001380"  [label="DDG: EFAULT"];
"1000287" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE"];
"1000287" -> "1001380"  [label="DDG: info.flags"];
"1001130" -> "1001380"  [label="DDG: hdr.argsz < minsz || hdr.flags"];
"1001130" -> "1001380"  [label="DDG: hdr.flags"];
"1001130" -> "1001380"  [label="DDG: hdr.argsz < minsz"];
"1001166" -> "1001380"  [label="DDG: vfio_pci_count_devs"];
"1001166" -> "1001380"  [label="DDG: vdev->pdev"];
"1001166" -> "1001380"  [label="DDG: slot"];
"1001166" -> "1001380"  [label="DDG: &count"];
"1000532" -> "1001380"  [label="DDG: info.argsz"];
"1000532" -> "1001380"  [label="DDG: sizeof(info) + caps.size"];
"1000815" -> "1001380"  [label="DDG: hdr.argsz - minsz"];
"1000815" -> "1001380"  [label="DDG: hdr.argsz - minsz < hdr.count * size"];
"1000815" -> "1001380"  [label="DDG: hdr.count * size"];
"1000678" -> "1001380"  [label="DDG: VFIO_IRQ_INFO_NORESIZE"];
"1000678" -> "1001380"  [label="DDG: info.flags |= VFIO_IRQ_INFO_NORESIZE"];
"1000678" -> "1001380"  [label="DDG: info.flags"];
"1000890" -> "1001380"  [label="DDG: vdev->pdev"];
"1000460" -> "1001380"  [label="DDG: info.index"];
"1000855" -> "1001380"  [label="DDG: hdr.count"];
"1000855" -> "1001380"  [label="DDG: hdr.flags"];
"1000855" -> "1001380"  [label="DDG: hdr.index"];
"1000855" -> "1001380"  [label="DDG: hdr.start"];
"1000855" -> "1001380"  [label="DDG: vdev"];
"1000456" -> "1001380"  [label="DDG: VFIO_PCI_INDEX_TO_OFFSET(info.index)"];
"1000456" -> "1001380"  [label="DDG: info.offset"];
"1000618" -> "1001380"  [label="DDG: minsz"];
"1000618" -> "1001380"  [label="DDG: info.argsz"];
"1000170" -> "1001380"  [label="DDG: vdev->num_regions"];
"1000170" -> "1001380"  [label="DDG: VFIO_PCI_NUM_REGIONS"];
"1000750" -> "1001380"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1001037" -> "1001380"  [label="DDG: vfio_pci_fill_devs"];
"1001037" -> "1001380"  [label="DDG: slot"];
"1001037" -> "1001380"  [label="DDG: vdev->pdev"];
"1001037" -> "1001380"  [label="DDG: &fill"];
"1001048" -> "1001380"  [label="DDG: hdr.count"];
"1001048" -> "1001380"  [label="DDG: fill.cur"];
"1000641" -> "1001380"  [label="DDG: pci_is_pcie(vdev->pdev)"];
"1000641" -> "1001380"  [label="DDG: vdev->pdev"];
"1000141" -> "1001380"  [label="DDG: EFAULT"];
"1000141" -> "1001380"  [label="DDG: -EFAULT"];
"1001231" -> "1001380"  [label="DDG: arg"];
"1001231" -> "1001380"  [label="DDG: minsz"];
"1000967" -> "1001380"  [label="DDG: &fill.max"];
"1000967" -> "1001380"  [label="DDG: vfio_pci_count_devs"];
"1000967" -> "1001380"  [label="DDG: slot"];
"1000967" -> "1001380"  [label="DDG: vdev->pdev"];
"1000837" -> "1001380"  [label="DDG: hdr.count"];
"1000837" -> "1001380"  [label="DDG: size"];
"1000724" -> "1001380"  [label="DDG: hdr.argsz < minsz || hdr.index >= VFIO_PCI_NUM_IRQS ||\n\t\t    hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000724" -> "1001380"  [label="DDG: hdr.index >= VFIO_PCI_NUM_IRQS ||\n\t\t    hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000724" -> "1001380"  [label="DDG: hdr.argsz < minsz"];
"1001097" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_PCI_HOT_RESET"];
"1001097" -> "1001380"  [label="DDG: VFIO_DEVICE_PCI_HOT_RESET"];
"1001097" -> "1001380"  [label="DDG: cmd"];
"1000655" -> "1001380"  [label="DDG: info.count"];
"1000655" -> "1001380"  [label="DDG: vfio_pci_get_irq_count(vdev, info.index)"];
"1000938" -> "1001380"  [label="DDG: hdr.flags"];
"1000332" -> "1001380"  [label="DDG: info.offset"];
"1000332" -> "1001380"  [label="DDG: VFIO_PCI_INDEX_TO_OFFSET(info.index)"];
"1000226" -> "1001380"  [label="DDG: EINVAL"];
"1000226" -> "1001380"  [label="DDG: -EINVAL"];
"1001164" -> "1001380"  [label="DDG: vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &count, slot)"];
"1001164" -> "1001380"  [label="DDG: ret"];
"1001179" -> "1001380"  [label="DDG: !hdr.count || hdr.count > count"];
"1001179" -> "1001380"  [label="DDG: !hdr.count"];
"1001179" -> "1001380"  [label="DDG: hdr.count > count"];
"1000881" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_RESET"];
"1000881" -> "1001380"  [label="DDG: VFIO_DEVICE_RESET"];
"1000881" -> "1001380"  [label="DDG: cmd"];
"1000588" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000588" -> "1001380"  [label="DDG: &info"];
"1000588" -> "1001380"  [label="DDG: minsz"];
"1000220" -> "1001380"  [label="DDG: info.argsz"];
"1000220" -> "1001380"  [label="DDG: info.argsz < minsz"];
"1000220" -> "1001380"  [label="DDG: minsz"];
"1000617" -> "1001380"  [label="DDG: info.index >= VFIO_PCI_NUM_IRQS"];
"1000617" -> "1001380"  [label="DDG: info.argsz < minsz"];
"1000617" -> "1001380"  [label="DDG: info.argsz < minsz || info.index >= VFIO_PCI_NUM_IRQS"];
"1000684" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000684" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz)"];
"1000684" -> "1001380"  [label="DDG: -EFAULT"];
"1000772" -> "1001380"  [label="DDG: hdr.start"];
"1000772" -> "1001380"  [label="DDG: hdr.count"];
"1000843" -> "1001380"  [label="DDG: IS_ERR(data)"];
"1000194" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_GET_REGION_INFO"];
"1000194" -> "1001380"  [label="DDG: cmd"];
"1000194" -> "1001380"  [label="DDG: VFIO_DEVICE_GET_REGION_INFO"];
"1000898" -> "1001380"  [label="DDG: cmd"];
"1000898" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_GET_PCI_HOT_RESET_INFO"];
"1000898" -> "1001380"  [label="DDG: VFIO_DEVICE_GET_PCI_HOT_RESET_INFO"];
"1000674" -> "1001380"  [label="DDG: VFIO_IRQ_INFO_AUTOMASKED"];
"1000674" -> "1001380"  [label="DDG: VFIO_IRQ_INFO_MASKABLE"];
"1000199" -> "1001380"  [label="DDG: vdev->pdev"];
"1000199" -> "1001380"  [label="DDG: pdev"];
"1000291" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000291" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000936" -> "1001380"  [label="DDG: -EINVAL"];
"1000936" -> "1001380"  [label="DDG: EINVAL"];
"1000827" -> "1001380"  [label="DDG: -EINVAL"];
"1000827" -> "1001380"  [label="DDG: EINVAL"];
"1001184" -> "1001380"  [label="DDG: count"];
"1001184" -> "1001380"  [label="DDG: hdr.count"];
"1000685" -> "1001380"  [label="DDG: &info"];
"1000685" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000685" -> "1001380"  [label="DDG: minsz"];
"1000209" -> "1001380"  [label="DDG: copy_from_user(&info, (void __user *)arg, minsz)"];
"1000209" -> "1001380"  [label="DDG: &info"];
"1000209" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000209" -> "1001380"  [label="DDG: minsz"];
"1000697" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_SET_IRQS"];
"1000697" -> "1001380"  [label="DDG: VFIO_DEVICE_SET_IRQS"];
"1000697" -> "1001380"  [label="DDG: cmd"];
"1001208" -> "1001380"  [label="DDG: *groups"];
"1000832" -> "1001380"  [label="DDG: arg + minsz"];
"1000281" -> "1001380"  [label="DDG: info.flags"];
"1001312" -> "1001380"  [label="DDG: kfree(group_fds)"];
"1001312" -> "1001380"  [label="DDG: group_fds"];
"1001204" -> "1001380"  [label="DDG: hdr.count"];
"1001204" -> "1001380"  [label="DDG: GFP_KERNEL"];
"1001025" -> "1001380"  [label="DDG: devices"];
"1001025" -> "1001380"  [label="DDG: !devices"];
"1001275" -> "1001380"  [label="DDG: -EBADF"];
"1001275" -> "1001380"  [label="DDG: ret"];
"1000731" -> "1001380"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000731" -> "1001380"  [label="DDG: hdr.index"];
"1001331" -> "1001380"  [label="DDG: slot"];
"1001331" -> "1001380"  [label="DDG: vdev->pdev"];
"1001331" -> "1001380"  [label="DDG: vfio_pci_validate_devs"];
"1001331" -> "1001380"  [label="DDG: &info"];
"1000904" -> "1001380"  [label="DDG: fill"];
"1000183" -> "1001380"  [label="DDG: arg"];
"1000437" -> "1001380"  [label="DDG: info.index >=\n\t\t\t    VFIO_PCI_NUM_REGIONS + vdev->num_regions"];
"1000437" -> "1001380"  [label="DDG: info.index"];
"1000437" -> "1001380"  [label="DDG: VFIO_PCI_NUM_REGIONS + vdev->num_regions"];
"1000951" -> "1001380"  [label="DDG: true"];
"1000349" -> "1001380"  [label="DDG: info.index"];
"1000349" -> "1001380"  [label="DDG: pdev"];
"1001064" -> "1001380"  [label="DDG: -EFAULT"];
"1001127" -> "1001380"  [label="DDG: -EFAULT"];
"1001127" -> "1001380"  [label="DDG: EFAULT"];
"1000659" -> "1001380"  [label="DDG: vdev"];
"1001057" -> "1001380"  [label="DDG: &hdr"];
"1001057" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &hdr, minsz)"];
"1001057" -> "1001380"  [label="DDG: (void __user *)arg"];
"1001057" -> "1001380"  [label="DDG: minsz"];
"1001073" -> "1001380"  [label="DDG: (void __user *)(arg + minsz)"];
"1001073" -> "1001380"  [label="DDG: hdr.count * sizeof(*devices)"];
"1001073" -> "1001380"  [label="DDG: copy_to_user((void __user *)(arg + minsz), devices,\n\t\t\t\t\t hdr.count * sizeof(*devices))"];
"1000587" -> "1001380"  [label="DDG: -EFAULT"];
"1000587" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz)"];
"1000587" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000488" -> "1001380"  [label="DDG: vdev"];
"1000488" -> "1001380"  [label="DDG: vdev->region[i].subtype"];
"1000488" -> "1001380"  [label="DDG: &caps"];
"1000488" -> "1001380"  [label="DDG: vdev->region[i].type"];
"1000150" -> "1001380"  [label="DDG: EINVAL"];
"1000150" -> "1001380"  [label="DDG: -EINVAL"];
"1001020" -> "1001380"  [label="DDG: *devices"];
"1000569" -> "1001380"  [label="DDG: kfree(caps.buf)"];
"1000569" -> "1001380"  [label="DDG: caps.buf"];
"1001122" -> "1001380"  [label="DDG: arg"];
"1000781" -> "1001380"  [label="DDG: -EINVAL"];
"1000781" -> "1001380"  [label="DDG: EINVAL"];
"1001282" -> "1001380"  [label="DDG: f.file"];
"1000992" -> "1001380"  [label="DDG: hdr"];
"1000238" -> "1001380"  [label="DDG: info.index"];
"1000464" -> "1001380"  [label="DDG: info.size"];
"1000464" -> "1001380"  [label="DDG: vdev->region[i].size"];
"1000802" -> "1001380"  [label="DDG: size"];
"1000249" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE"];
"1000249" -> "1001380"  [label="DDG: info.flags"];
"1001131" -> "1001380"  [label="DDG: minsz"];
"1001131" -> "1001380"  [label="DDG: hdr.argsz"];
"1000894" -> "1001380"  [label="DDG: EINVAL"];
"1000987" -> "1001380"  [label="DDG: hdr.argsz"];
"1000987" -> "1001380"  [label="DDG: sizeof(hdr) + (fill.max * sizeof(*devices))"];
"1000987" -> "1001380"  [label="DDG: hdr.argsz < sizeof(hdr) + (fill.max * sizeof(*devices))"];
"1001227" -> "1001380"  [label="DDG: (void __user *)(arg + minsz)"];
"1001227" -> "1001380"  [label="DDG: copy_from_user(group_fds, (void __user *)(arg + minsz),\n\t\t\t\t   hdr.count * sizeof(*group_fds))"];
"1001227" -> "1001380"  [label="DDG: hdr.count * sizeof(*group_fds)"];
"1001373" -> "1001380"  [label="DDG: kfree(groups)"];
"1001373" -> "1001380"  [label="DDG: groups"];
"1000317" -> "1001380"  [label="DDG: ret"];
"1000317" -> "1001380"  [label="DDG: msix_sparse_mmap_cap(vdev, &caps)"];
"1001140" -> "1001380"  [label="DDG: -EINVAL"];
"1001140" -> "1001380"  [label="DDG: EINVAL"];
"1000576" -> "1001380"  [label="DDG: info.cap_offset"];
"1000234" -> "1001380"  [label="DDG: info.offset"];
"1000234" -> "1001380"  [label="DDG: VFIO_PCI_INDEX_TO_OFFSET(info.index)"];
"1000384" -> "1001380"  [label="DDG: !io || !size"];
"1000384" -> "1001380"  [label="DDG: !size"];
"1000384" -> "1001380"  [label="DDG: !io"];
"1001253" -> "1001380"  [label="DDG: i < hdr.count"];
"1001253" -> "1001380"  [label="DDG: hdr.count"];
"1000189" -> "1001380"  [label="DDG: EFAULT"];
"1000303" -> "1001380"  [label="DDG: info.flags"];
"1000303" -> "1001380"  [label="DDG: info.flags |= VFIO_REGION_INFO_FLAG_MMAP"];
"1000303" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_MMAP"];
"1000930" -> "1001380"  [label="DDG: minsz"];
"1000930" -> "1001380"  [label="DDG: hdr.argsz < minsz"];
"1000930" -> "1001380"  [label="DDG: hdr.argsz"];
"1001106" -> "1001380"  [label="DDG: false"];
"1001106" -> "1001380"  [label="DDG: slot"];
"1000981" -> "1001380"  [label="DDG: WARN_ON(!fill.max)"];
"1000981" -> "1001380"  [label="DDG: !fill.max"];
"1000963" -> "1001380"  [label="DDG: ENODEV"];
"1000963" -> "1001380"  [label="DDG: -ENODEV"];
"1000175" -> "1001380"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000175" -> "1001380"  [label="DDG: info.num_irqs"];
"1001270" -> "1001380"  [label="DDG: !f.file"];
"1001270" -> "1001380"  [label="DDG: f.file"];
"1000486" -> "1001380"  [label="DDG: region_type_cap(vdev, &caps,\n\t\t\t\t\t      vdev->region[i].type,\n\t\t\t\t\t      vdev->region[i].subtype)"];
"1000486" -> "1001380"  [label="DDG: ret"];
"1000412" -> "1001380"  [label="DDG: -EINVAL"];
"1000412" -> "1001380"  [label="DDG: EINVAL"];
"1000746" -> "1001380"  [label="DDG: hdr.flags"];
"1000746" -> "1001380"  [label="DDG: ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000556" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000600" -> "1001380"  [label="DDG: VFIO_DEVICE_GET_IRQ_INFO"];
"1000600" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_GET_IRQ_INFO"];
"1000600" -> "1001380"  [label="DDG: cmd"];
"1000253" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000253" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1001238" -> "1001380"  [label="DDG: *group_fds"];
"1000870" -> "1001380"  [label="DDG: mutex_unlock(&vdev->igate)"];
"1000870" -> "1001380"  [label="DDG: &vdev->igate"];
"1001352" -> "1001380"  [label="DDG: vdev->pdev->bus"];
"1000582" -> "1001380"  [label="DDG: caps.buf"];
"1000582" -> "1001380"  [label="DDG: kfree(caps.buf)"];
"1001317" -> "1001380"  [label="DDG: info.count"];
"1001317" -> "1001380"  [label="DDG: hdr.count"];
"1000725" -> "1001380"  [label="DDG: minsz"];
"1000725" -> "1001380"  [label="DDG: hdr.argsz"];
"1000816" -> "1001380"  [label="DDG: hdr.argsz"];
"1000816" -> "1001380"  [label="DDG: minsz"];
"1001006" -> "1001380"  [label="DDG: hdr.count"];
"1001006" -> "1001380"  [label="DDG: fill.max"];
"1000766" -> "1001380"  [label="DDG: hdr.start"];
"1000766" -> "1001380"  [label="DDG: max"];
"1001028" -> "1001380"  [label="DDG: -ENOMEM"];
"1001028" -> "1001380"  [label="DDG: ENOMEM"];
"1000998" -> "1001380"  [label="DDG: *devices"];
"1001014" -> "1001380"  [label="DDG: kcalloc(fill.max, sizeof(*devices), GFP_KERNEL)"];
"1000217" -> "1001380"  [label="DDG: -EFAULT"];
"1000217" -> "1001380"  [label="DDG: EFAULT"];
"1001087" -> "1001380"  [label="DDG: ret"];
"1001087" -> "1001380"  [label="DDG: -EFAULT"];
"1001213" -> "1001380"  [label="DDG: !group_fds || !groups"];
"1001213" -> "1001380"  [label="DDG: !group_fds"];
"1001213" -> "1001380"  [label="DDG: !groups"];
"1001180" -> "1001380"  [label="DDG: hdr.count"];
"1001190" -> "1001380"  [label="DDG: -EINVAL"];
"1001190" -> "1001380"  [label="DDG: EINVAL"];
"1001084" -> "1001380"  [label="DDG: *devices"];
"1000212" -> "1001380"  [label="DDG: arg"];
"1000886" -> "1001380"  [label="DDG: vdev->reset_works ?\n\t\t\tpci_try_reset_function(vdev->pdev) : -EINVAL"];
"1000886" -> "1001380"  [label="DDG: pci_try_reset_function(vdev->pdev)"];
"1000886" -> "1001380"  [label="DDG: vdev->reset_works"];
"1000886" -> "1001380"  [label="DDG: -EINVAL"];
"1000407" -> "1001380"  [label="DDG: !vdev->has_vga"];
"1000407" -> "1001380"  [label="DDG: vdev->has_vga"];
"1001115" -> "1001380"  [label="DDG: ret"];
"1001002" -> "1001380"  [label="DDG: -ENOSPC"];
"1000945" -> "1001380"  [label="DDG: vdev->pdev->slot"];
"1000133" -> "1001380"  [label="DDG: minsz"];
"1000133" -> "1001380"  [label="DDG: &info"];
"1000133" -> "1001380"  [label="DDG: copy_from_user(&info, (void __user *)arg, minsz)"];
"1000133" -> "1001380"  [label="DDG: (void __user *)arg"];
"1001340" -> "1001380"  [label="DDG: ret"];
"1001340" -> "1001380"  [label="DDG: !ret"];
"1000122" -> "1001380"  [label="DDG: vdev"];
"1000122" -> "1001380"  [label="DDG: device_data"];
"1000915" -> "1001380"  [label="DDG: ret"];
"1000623" -> "1001380"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000623" -> "1001380"  [label="DDG: info.index"];
"1000965" -> "1001380"  [label="DDG: vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot)"];
"1000965" -> "1001380"  [label="DDG: ret"];
"1001076" -> "1001380"  [label="DDG: minsz"];
"1001076" -> "1001380"  [label="DDG: arg"];
"1000751" -> "1001380"  [label="DDG: VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1000751" -> "1001380"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000927" -> "1001380"  [label="DDG: -EFAULT"];
"1000927" -> "1001380"  [label="DDG: EFAULT"];
"1000907" -> "1001380"  [label="DDG: devices"];
"1000907" -> "1001380"  [label="DDG: NULL"];
"1000956" -> "1001380"  [label="DDG: vdev->pdev->bus"];
"1000956" -> "1001380"  [label="DDG: pci_probe_reset_bus(vdev->pdev->bus)"];
"1000759" -> "1001380"  [label="DDG: vdev"];
"1000759" -> "1001380"  [label="DDG: hdr.index"];
"1001342" -> "1001380"  [label="DDG: ret"];
"1001342" -> "1001380"  [label="DDG: slot ? pci_try_reset_slot(vdev->pdev->slot) :\n\t\t\t\t     pci_try_reset_bus(vdev->pdev->bus)"];
"1000475" -> "1001380"  [label="DDG: info.flags"];
"1000475" -> "1001380"  [label="DDG: vdev->region[i].flags"];
"1000379" -> "1001380"  [label="DDG: pdev"];
"1000379" -> "1001380"  [label="DDG: &size"];
"1000609" -> "1001380"  [label="DDG: arg"];
"1000144" -> "1001380"  [label="DDG: info.argsz < minsz"];
"1000144" -> "1001380"  [label="DDG: minsz"];
"1000144" -> "1001380"  [label="DDG: info.argsz"];
"1000555" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg +\n\t\t\t\t\t\t  sizeof(info), caps.buf,\n\t\t\t\t\t\t  caps.size)"];
"1000555" -> "1001380"  [label="DDG: (void __user *)arg +\n\t\t\t\t\t\t  sizeof(info)"];
"1000555" -> "1001380"  [label="DDG: caps.size"];
"1000127" -> "1001380"  [label="DDG: VFIO_DEVICE_GET_INFO"];
"1000127" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_GET_INFO"];
"1000127" -> "1001380"  [label="DDG: cmd"];
"1000166" -> "1001380"  [label="DDG: info.num_regions"];
"1000166" -> "1001380"  [label="DDG: VFIO_PCI_NUM_REGIONS + vdev->num_regions"];
"1000515" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_CAPS"];
"1000515" -> "1001380"  [label="DDG: info.flags |= VFIO_REGION_INFO_FLAG_CAPS"];
"1000515" -> "1001380"  [label="DDG: info.flags"];
"1000755" -> "1001380"  [label="DDG: -EINVAL"];
"1000755" -> "1001380"  [label="DDG: EINVAL"];
"1000595" -> "1001380"  [label="DDG: EFAULT"];
"1000387" -> "1001380"  [label="DDG: size"];
"1000834" -> "1001380"  [label="DDG: arg"];
"1000834" -> "1001380"  [label="DDG: minsz"];
"1001119" -> "1001380"  [label="DDG: (void __user *)arg"];
"1001119" -> "1001380"  [label="DDG: copy_from_user(&hdr, (void __user *)arg, minsz)"];
"1001119" -> "1001380"  [label="DDG: &hdr"];
"1001119" -> "1001380"  [label="DDG: minsz"];
"1000422" -> "1001380"  [label="DDG: info.size"];
"1000449" -> "1001380"  [label="DDG: i"];
"1000449" -> "1001380"  [label="DDG: info.index - VFIO_PCI_NUM_REGIONS"];
"1000648" -> "1001380"  [label="DDG: -EINVAL"];
"1000648" -> "1001380"  [label="DDG: EINVAL"];
"1001346" -> "1001380"  [label="DDG: vdev->pdev->slot"];
"1000399" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000399" -> "1001380"  [label="DDG: info.flags"];
"1001310" -> "1001380"  [label="DDG: group"];
"1000798" -> "1001380"  [label="DDG: uint8_t"];
"1000736" -> "1001380"  [label="DDG: hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000736" -> "1001380"  [label="DDG: hdr.count >= (U32_MAX - hdr.start)"];
"1001242" -> "1001380"  [label="DDG: group_fds"];
"1001242" -> "1001380"  [label="DDG: kfree(group_fds)"];
"1001144" -> "1001380"  [label="DDG: vdev->pdev->slot"];
"1000447" -> "1001380"  [label="DDG: -EINVAL"];
"1000447" -> "1001380"  [label="DDG: EINVAL"];
"1001091" -> "1001380"  [label="DDG: kfree(devices)"];
"1001091" -> "1001380"  [label="DDG: devices"];
"1000377" -> "1001380"  [label="DDG: pci_map_rom(pdev, &size)"];
"1000670" -> "1001380"  [label="DDG: VFIO_IRQ_INFO_MASKABLE |\n\t\t\t\t       VFIO_IRQ_INFO_AUTOMASKED"];
"1000670" -> "1001380"  [label="DDG: info.flags |= (VFIO_IRQ_INFO_MASKABLE |\n\t\t\t\t       VFIO_IRQ_INFO_AUTOMASKED)"];
"1000670" -> "1001380"  [label="DDG: info.flags"];
"1000721" -> "1001380"  [label="DDG: -EFAULT"];
"1000721" -> "1001380"  [label="DDG: EFAULT"];
"1001362" -> "1001380"  [label="DDG: i"];
"1001362" -> "1001380"  [label="DDG: i >= 0"];
"1000589" -> "1001380"  [label="DDG: arg"];
"1001219" -> "1001380"  [label="DDG: group_fds"];
"1001219" -> "1001380"  [label="DDG: kfree(group_fds)"];
"1001344" -> "1001380"  [label="DDG: pci_try_reset_bus(vdev->pdev->bus)"];
"1001344" -> "1001380"  [label="DDG: pci_try_reset_slot(vdev->pdev->slot)"];
"1001344" -> "1001380"  [label="DDG: slot"];
"1000709" -> "1001380"  [label="DDG: ret"];
"1000846" -> "1001380"  [label="DDG: PTR_ERR(data)"];
"1000846" -> "1001380"  [label="DDG: data"];
"1000704" -> "1001380"  [label="DDG: NULL"];
"1000704" -> "1001380"  [label="DDG: data"];
"1001286" -> "1001380"  [label="DDG: fdput(f)"];
"1001286" -> "1001380"  [label="DDG: f"];
"1000765" -> "1001380"  [label="DDG: hdr.start >= max"];
"1000765" -> "1001380"  [label="DDG: hdr.start >= max || hdr.start + hdr.count > max"];
"1000765" -> "1001380"  [label="DDG: hdr.start + hdr.count > max"];
"1000831" -> "1001380"  [label="DDG: (void __user *)(arg + minsz)"];
"1000831" -> "1001380"  [label="DDG: hdr.count * size"];
"1000737" -> "1001380"  [label="DDG: hdr.count"];
"1000737" -> "1001380"  [label="DDG: U32_MAX - hdr.start"];
"1000431" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000431" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000152" -> "1001380"  [label="DDG: info.flags"];
"1000152" -> "1001380"  [label="DDG: VFIO_DEVICE_FLAGS_PCI"];
"1001150" -> "1001380"  [label="DDG: true"];
"1000557" -> "1001380"  [label="DDG: arg"];
"1000542" -> "1001380"  [label="DDG: info.cap_offset"];
"1001058" -> "1001380"  [label="DDG: arg"];
"1000848" -> "1001380"  [label="DDG: mutex_lock(&vdev->igate)"];
"1000730" -> "1001380"  [label="DDG: hdr.index >= VFIO_PCI_NUM_IRQS"];
"1000730" -> "1001380"  [label="DDG: hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000853" -> "1001380"  [label="DDG: vfio_pci_set_irqs_ioctl(vdev, hdr.flags, hdr.index,\n\t\t\t\t\t      hdr.start, hdr.count, data)"];
"1000853" -> "1001380"  [label="DDG: ret"];
"1000944" -> "1001380"  [label="DDG: !pci_probe_reset_slot(vdev->pdev->slot)"];
"1000944" -> "1001380"  [label="DDG: pci_probe_reset_slot(vdev->pdev->slot)"];
"1000118" -> "1001380"  [label="DDG: cmd"];
"1000757" -> "1001380"  [label="DDG: vfio_pci_get_irq_count(vdev, hdr.index)"];
"1000414" -> "1001380"  [label="DDG: VFIO_PCI_INDEX_TO_OFFSET(info.index)"];
"1000414" -> "1001380"  [label="DDG: info.offset"];
"1000276" -> "1001380"  [label="DDG: !info.size"];
"1000276" -> "1001380"  [label="DDG: info.size"];
"1000580" -> "1001380"  [label="DDG: info"];
"1001224" -> "1001380"  [label="DDG: ENOMEM"];
"1001224" -> "1001380"  [label="DDG: -ENOMEM"];
"1001069" -> "1001380"  [label="DDG: !ret"];
"1001069" -> "1001380"  [label="DDG: ret"];
"1001202" -> "1001380"  [label="DDG: kcalloc(hdr.count, sizeof(*groups), GFP_KERNEL)"];
"1001289" -> "1001380"  [label="DDG: IS_ERR(group)"];
"1000911" -> "1001380"  [label="DDG: slot"];
"1000911" -> "1001380"  [label="DDG: false"];
"1001074" -> "1001380"  [label="DDG: arg + minsz"];
"1001292" -> "1001380"  [label="DDG: PTR_ERR(group)"];
"1001292" -> "1001380"  [label="DDG: ret"];
"1000875" -> "1001380"  [label="DDG: data"];
"1000875" -> "1001380"  [label="DDG: kfree(data)"];
"1001035" -> "1001380"  [label="DDG: vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot)"];
"1001066" -> "1001380"  [label="DDG: EFAULT"];
"1001280" -> "1001380"  [label="DDG: vfio_group_get_external_user(f.file)"];
"1001304" -> "1001380"  [label="DDG: vfio_external_user_iommu_id(group)"];
"1001304" -> "1001380"  [label="DDG: groups[i].id"];
"1001367" -> "1001380"  [label="DDG: vfio_group_put_external_user(groups[i].group)"];
"1001367" -> "1001380"  [label="DDG: groups[i].group"];
"1000716" -> "1001380"  [label="DDG: arg"];
"1000665" -> "1001380"  [label="DDG: info.index"];
"1000665" -> "1001380"  [label="DDG: info.index == VFIO_PCI_INTX_IRQ_INDEX"];
"1000665" -> "1001380"  [label="DDG: VFIO_PCI_INTX_IRQ_INDEX"];
"1000686" -> "1001380"  [label="DDG: arg"];
"1001234" -> "1001380"  [label="DDG: hdr.count"];
"1000991" -> "1001380"  [label="DDG: fill.max * sizeof(*devices)"];
"1000536" -> "1001380"  [label="DDG: caps.size"];
"1000821" -> "1001380"  [label="DDG: size"];
"1000821" -> "1001380"  [label="DDG: hdr.count"];
"1001244" -> "1001380"  [label="DDG: kfree(groups)"];
"1001244" -> "1001380"  [label="DDG: groups"];
"1000390" -> "1001380"  [label="DDG: info.size"];
"1000266" -> "1001380"  [label="DDG: pci_resource_len(pdev, info.index)"];
"1001143" -> "1001380"  [label="DDG: pci_probe_reset_slot(vdev->pdev->slot)"];
"1001143" -> "1001380"  [label="DDG: !pci_probe_reset_slot(vdev->pdev->slot)"];
"1001089" -> "1001380"  [label="DDG: EFAULT"];
"1000319" -> "1001380"  [label="DDG: &caps"];
"1000319" -> "1001380"  [label="DDG: vdev"];
"1001004" -> "1001380"  [label="DDG: ENOSPC"];
"1001324" -> "1001380"  [label="DDG: info.groups"];
"1001016" -> "1001380"  [label="DDG: GFP_KERNEL"];
"1001016" -> "1001380"  [label="DDG: fill.max"];
"1000650" -> "1001380"  [label="DDG: VFIO_IRQ_INFO_EVENTFD"];
"1000385" -> "1001380"  [label="DDG: io"];
"1000270" -> "1001380"  [label="DDG: info.index"];
"1000270" -> "1001380"  [label="DDG: pdev"];
"1001080" -> "1001380"  [label="DDG: hdr.count"];
"1000136" -> "1001380"  [label="DDG: arg"];
"1000537" -> "1001380"  [label="DDG: info"];
"1001329" -> "1001380"  [label="DDG: vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_validate_devs,\n\t\t\t\t\t\t    &info, slot)"];
"1000418" -> "1001380"  [label="DDG: info.index"];
"1000119" -> "1001380"  [label="DDG: arg"];
"1000242" -> "1001380"  [label="DDG: pdev->cfg_size"];
"1000242" -> "1001380"  [label="DDG: info.size"];
"1000771" -> "1001380"  [label="DDG: hdr.start + hdr.count"];
"1000771" -> "1001380"  [label="DDG: max"];
"1001378" -> "1001380"  [label="DDG: -ENOTTY"];
"1001378" -> "1001380"  [label="DDG: ENOTTY"];
"1000161" -> "1001380"  [label="DDG: info.flags"];
"1000161" -> "1001380"  [label="DDG: info.flags |= VFIO_DEVICE_FLAGS_RESET"];
"1000161" -> "1001380"  [label="DDG: VFIO_DEVICE_FLAGS_RESET"];
"1000340" -> "1001380"  [label="DDG: info.flags"];
"1000922" -> "1001380"  [label="DDG: arg"];
"1001192" -> "1001380"  [label="DDG: kcalloc(hdr.count, sizeof(*group_fds), GFP_KERNEL)"];
"1000370" -> "1001380"  [label="DDG: info.size"];
"1001030" -> "1001380"  [label="DDG: fill.devices"];
"1001229" -> "1001380"  [label="DDG: arg + minsz"];
"1000560" -> "1001380"  [label="DDG: info"];
"1001297" -> "1001380"  [label="DDG: groups[i].group"];
"1001111" -> "1001380"  [label="DDG: count"];
"1000796" -> "1001380"  [label="DDG: size"];
"1000829" -> "1001380"  [label="DDG: memdup_user((void __user *)(arg + minsz),\n\t\t\t\t\t   hdr.count * size)"];
"1000754" -> "1001380"  [label="DDG: <RET>"];
"1001377" -> "1001380"  [label="DDG: <RET>"];
"1000935" -> "1001380"  [label="DDG: <RET>"];
"1000586" -> "1001380"  [label="DDG: <RET>"];
"1000216" -> "1001380"  [label="DDG: <RET>"];
"1000149" -> "1001380"  [label="DDG: <RET>"];
"1000628" -> "1001380"  [label="DDG: <RET>"];
"1000826" -> "1001380"  [label="DDG: <RET>"];
"1000780" -> "1001380"  [label="DDG: <RET>"];
"1000140" -> "1001380"  [label="DDG: <RET>"];
"1000613" -> "1001380"  [label="DDG: <RET>"];
"1001189" -> "1001380"  [label="DDG: <RET>"];
"1001126" -> "1001380"  [label="DDG: <RET>"];
"1001093" -> "1001380"  [label="DDG: <RET>"];
"1000683" -> "1001380"  [label="DDG: <RET>"];
"1000808" -> "1001380"  [label="DDG: <RET>"];
"1000446" -> "1001380"  [label="DDG: <RET>"];
"1001161" -> "1001380"  [label="DDG: <RET>"];
"1001027" -> "1001380"  [label="DDG: <RET>"];
"1001246" -> "1001380"  [label="DDG: <RET>"];
"1000180" -> "1001380"  [label="DDG: <RET>"];
"1000885" -> "1001380"  [label="DDG: <RET>"];
"1000411" -> "1001380"  [label="DDG: <RET>"];
"1001223" -> "1001380"  [label="DDG: <RET>"];
"1001139" -> "1001380"  [label="DDG: <RET>"];
"1000926" -> "1001380"  [label="DDG: <RET>"];
"1000508" -> "1001380"  [label="DDG: <RET>"];
"1000573" -> "1001380"  [label="DDG: <RET>"];
"1000845" -> "1001380"  [label="DDG: <RET>"];
"1000225" -> "1001380"  [label="DDG: <RET>"];
"1000647" -> "1001380"  [label="DDG: <RET>"];
"1000325" -> "1001380"  [label="DDG: <RET>"];
"1000962" -> "1001380"  [label="DDG: <RET>"];
"1001176" -> "1001380"  [label="DDG: <RET>"];
"1001375" -> "1001380"  [label="DDG: <RET>"];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1001380"  [label="DDG: device_data"];
"1000117" -> "1000122"  [label="DDG: device_data"];
"1001674" -> "1000116"  [label="AST: "];
"1000405" -> "1000232"  [label="AST: "];
"1000405" -> "1000229"  [label="CFG: "];
"1000409" -> "1000405"  [label="CFG: "];
"1000410" -> "1000408"  [label="AST: "];
"1000410" -> "1000409"  [label="CFG: "];
"1000408" -> "1000410"  [label="CFG: "];
"1000406" -> "1000232"  [label="AST: "];
"1000407" -> "1000406"  [label="AST: "];
"1000411" -> "1000406"  [label="AST: "];
"1000407" -> "1000406"  [label="AST: "];
"1000407" -> "1000408"  [label="CFG: "];
"1000408" -> "1000407"  [label="AST: "];
"1000413" -> "1000407"  [label="CFG: "];
"1000416" -> "1000407"  [label="CFG: "];
"1000407" -> "1001380"  [label="DDG: !vdev->has_vga"];
"1000407" -> "1001380"  [label="DDG: vdev->has_vga"];
"1000408" -> "1000407"  [label="AST: "];
"1000408" -> "1000410"  [label="CFG: "];
"1000409" -> "1000408"  [label="AST: "];
"1000410" -> "1000408"  [label="AST: "];
"1000407" -> "1000408"  [label="CFG: "];
"1000409" -> "1000408"  [label="AST: "];
"1000409" -> "1000405"  [label="CFG: "];
"1000410" -> "1000409"  [label="CFG: "];
"1000412" -> "1000411"  [label="AST: "];
"1000412" -> "1000413"  [label="CFG: "];
"1000413" -> "1000412"  [label="AST: "];
"1000411" -> "1000412"  [label="CFG: "];
"1000412" -> "1001380"  [label="DDG: -EINVAL"];
"1000412" -> "1001380"  [label="DDG: EINVAL"];
"1000412" -> "1000411"  [label="DDG: -EINVAL"];
"1000413" -> "1000412"  [label="AST: "];
"1000413" -> "1000407"  [label="CFG: "];
"1000412" -> "1000413"  [label="CFG: "];
"1000411" -> "1000406"  [label="AST: "];
"1000411" -> "1000412"  [label="CFG: "];
"1000412" -> "1000411"  [label="AST: "];
"1001380" -> "1000411"  [label="CFG: "];
"1000411" -> "1001380"  [label="DDG: <RET>"];
"1000412" -> "1000411"  [label="DDG: -EINVAL"];
"1000418" -> "1000414"  [label="AST: "];
"1000418" -> "1000419"  [label="CFG: "];
"1000419" -> "1000418"  [label="AST: "];
"1000414" -> "1000418"  [label="CFG: "];
"1000418" -> "1001380"  [label="DDG: info.index"];
"1000418" -> "1000414"  [label="DDG: info.index"];
"1000414" -> "1000232"  [label="AST: "];
"1000414" -> "1000418"  [label="CFG: "];
"1000415" -> "1000414"  [label="AST: "];
"1000418" -> "1000414"  [label="AST: "];
"1000424" -> "1000414"  [label="CFG: "];
"1000414" -> "1001380"  [label="DDG: VFIO_PCI_INDEX_TO_OFFSET(info.index)"];
"1000414" -> "1001380"  [label="DDG: info.offset"];
"1000418" -> "1000414"  [label="DDG: info.index"];
"1000415" -> "1000414"  [label="AST: "];
"1000415" -> "1000417"  [label="CFG: "];
"1000416" -> "1000415"  [label="AST: "];
"1000417" -> "1000415"  [label="AST: "];
"1000420" -> "1000415"  [label="CFG: "];
"1000416" -> "1000415"  [label="AST: "];
"1000416" -> "1000407"  [label="CFG: "];
"1000417" -> "1000416"  [label="CFG: "];
"1000419" -> "1000418"  [label="AST: "];
"1000419" -> "1000421"  [label="CFG: "];
"1000420" -> "1000419"  [label="AST: "];
"1000421" -> "1000419"  [label="AST: "];
"1000418" -> "1000419"  [label="CFG: "];
"1000420" -> "1000419"  [label="AST: "];
"1000420" -> "1000415"  [label="CFG: "];
"1000421" -> "1000420"  [label="CFG: "];
"1000421" -> "1000419"  [label="AST: "];
"1000421" -> "1000420"  [label="CFG: "];
"1000419" -> "1000421"  [label="CFG: "];
"1000417" -> "1000415"  [label="AST: "];
"1000417" -> "1000416"  [label="CFG: "];
"1000415" -> "1000417"  [label="CFG: "];
"1000426" -> "1000422"  [label="AST: "];
"1000426" -> "1000423"  [label="CFG: "];
"1000422" -> "1000426"  [label="CFG: "];
"1000422" -> "1000232"  [label="AST: "];
"1000422" -> "1000426"  [label="CFG: "];
"1000423" -> "1000422"  [label="AST: "];
"1000426" -> "1000422"  [label="AST: "];
"1000429" -> "1000422"  [label="CFG: "];
"1000422" -> "1001380"  [label="DDG: info.size"];
"1000423" -> "1000422"  [label="AST: "];
"1000423" -> "1000425"  [label="CFG: "];
"1000424" -> "1000423"  [label="AST: "];
"1000425" -> "1000423"  [label="AST: "];
"1000426" -> "1000423"  [label="CFG: "];
"1000424" -> "1000423"  [label="AST: "];
"1000424" -> "1000414"  [label="CFG: "];
"1000425" -> "1000424"  [label="CFG: "];
"1000425" -> "1000423"  [label="AST: "];
"1000425" -> "1000424"  [label="CFG: "];
"1000423" -> "1000425"  [label="CFG: "];
"1000431" -> "1000427"  [label="AST: "];
"1000431" -> "1000433"  [label="CFG: "];
"1000432" -> "1000431"  [label="AST: "];
"1000433" -> "1000431"  [label="AST: "];
"1000427" -> "1000431"  [label="CFG: "];
"1000431" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000431" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000431" -> "1000427"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000431" -> "1000427"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000432" -> "1000431"  [label="AST: "];
"1000432" -> "1000428"  [label="CFG: "];
"1000433" -> "1000432"  [label="CFG: "];
"1000427" -> "1000232"  [label="AST: "];
"1000427" -> "1000431"  [label="CFG: "];
"1000428" -> "1000427"  [label="AST: "];
"1000431" -> "1000427"  [label="AST: "];
"1000434" -> "1000427"  [label="CFG: "];
"1000427" -> "1001380"  [label="DDG: info.flags"];
"1000427" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE"];
"1000431" -> "1000427"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000431" -> "1000427"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000427" -> "1000515"  [label="DDG: info.flags"];
"1000428" -> "1000427"  [label="AST: "];
"1000428" -> "1000430"  [label="CFG: "];
"1000429" -> "1000428"  [label="AST: "];
"1000430" -> "1000428"  [label="AST: "];
"1000432" -> "1000428"  [label="CFG: "];
"1000429" -> "1000428"  [label="AST: "];
"1000429" -> "1000422"  [label="CFG: "];
"1000430" -> "1000429"  [label="CFG: "];
"1000430" -> "1000428"  [label="AST: "];
"1000430" -> "1000429"  [label="CFG: "];
"1000428" -> "1000430"  [label="CFG: "];
"1000433" -> "1000431"  [label="AST: "];
"1000433" -> "1000432"  [label="CFG: "];
"1000431" -> "1000433"  [label="CFG: "];
"1000434" -> "1000232"  [label="AST: "];
"1000434" -> "1000427"  [label="CFG: "];
"1000512" -> "1000434"  [label="CFG: "];
"1000435" -> "1000232"  [label="AST: "];
"1000435" -> "1000229"  [label="CFG: "];
"1000439" -> "1000435"  [label="CFG: "];
"1000440" -> "1000438"  [label="AST: "];
"1000440" -> "1000439"  [label="CFG: "];
"1000438" -> "1000440"  [label="CFG: "];
"1000436" -> "1000232"  [label="AST: "];
"1000437" -> "1000436"  [label="AST: "];
"1000446" -> "1000436"  [label="AST: "];
"1000437" -> "1000436"  [label="AST: "];
"1000437" -> "1000441"  [label="CFG: "];
"1000438" -> "1000437"  [label="AST: "];
"1000441" -> "1000437"  [label="AST: "];
"1000448" -> "1000437"  [label="CFG: "];
"1000450" -> "1000437"  [label="CFG: "];
"1000437" -> "1001380"  [label="DDG: info.index >=\n\t\t\t    VFIO_PCI_NUM_REGIONS + vdev->num_regions"];
"1000437" -> "1001380"  [label="DDG: info.index"];
"1000437" -> "1001380"  [label="DDG: VFIO_PCI_NUM_REGIONS + vdev->num_regions"];
"1000437" -> "1000451"  [label="DDG: info.index"];
"1000438" -> "1000437"  [label="AST: "];
"1000438" -> "1000440"  [label="CFG: "];
"1000439" -> "1000438"  [label="AST: "];
"1000440" -> "1000438"  [label="AST: "];
"1000442" -> "1000438"  [label="CFG: "];
"1000439" -> "1000438"  [label="AST: "];
"1000439" -> "1000435"  [label="CFG: "];
"1000440" -> "1000439"  [label="CFG: "];
"1000443" -> "1000441"  [label="AST: "];
"1000443" -> "1000445"  [label="CFG: "];
"1000444" -> "1000443"  [label="AST: "];
"1000445" -> "1000443"  [label="AST: "];
"1000441" -> "1000443"  [label="CFG: "];
"1000444" -> "1000443"  [label="AST: "];
"1000444" -> "1000442"  [label="CFG: "];
"1000445" -> "1000444"  [label="CFG: "];
"1000445" -> "1000443"  [label="AST: "];
"1000445" -> "1000444"  [label="CFG: "];
"1000443" -> "1000445"  [label="CFG: "];
"1000441" -> "1000437"  [label="AST: "];
"1000441" -> "1000443"  [label="CFG: "];
"1000442" -> "1000441"  [label="AST: "];
"1000443" -> "1000441"  [label="AST: "];
"1000437" -> "1000441"  [label="CFG: "];
"1000441" -> "1001380"  [label="DDG: VFIO_PCI_NUM_REGIONS"];
"1000441" -> "1001380"  [label="DDG: vdev->num_regions"];
"1000442" -> "1000441"  [label="AST: "];
"1000442" -> "1000438"  [label="CFG: "];
"1000444" -> "1000442"  [label="CFG: "];
"1000447" -> "1000446"  [label="AST: "];
"1000447" -> "1000448"  [label="CFG: "];
"1000448" -> "1000447"  [label="AST: "];
"1000446" -> "1000447"  [label="CFG: "];
"1000447" -> "1001380"  [label="DDG: -EINVAL"];
"1000447" -> "1001380"  [label="DDG: EINVAL"];
"1000447" -> "1000446"  [label="DDG: -EINVAL"];
"1000448" -> "1000447"  [label="AST: "];
"1000448" -> "1000437"  [label="CFG: "];
"1000447" -> "1000448"  [label="CFG: "];
"1000446" -> "1000436"  [label="AST: "];
"1000446" -> "1000447"  [label="CFG: "];
"1000447" -> "1000446"  [label="AST: "];
"1001380" -> "1000446"  [label="CFG: "];
"1000446" -> "1001380"  [label="DDG: <RET>"];
"1000447" -> "1000446"  [label="DDG: -EINVAL"];
"1000454" -> "1000452"  [label="AST: "];
"1000454" -> "1000453"  [label="CFG: "];
"1000452" -> "1000454"  [label="CFG: "];
"1000455" -> "1000451"  [label="AST: "];
"1000455" -> "1000452"  [label="CFG: "];
"1000451" -> "1000455"  [label="CFG: "];
"1000449" -> "1000232"  [label="AST: "];
"1000449" -> "1000451"  [label="CFG: "];
"1000450" -> "1000449"  [label="AST: "];
"1000451" -> "1000449"  [label="AST: "];
"1000458" -> "1000449"  [label="CFG: "];
"1000449" -> "1001380"  [label="DDG: i"];
"1000449" -> "1001380"  [label="DDG: info.index - VFIO_PCI_NUM_REGIONS"];
"1000451" -> "1000449"  [label="DDG: info.index"];
"1000451" -> "1000449"  [label="DDG: VFIO_PCI_NUM_REGIONS"];
"1000450" -> "1000449"  [label="AST: "];
"1000450" -> "1000437"  [label="CFG: "];
"1000453" -> "1000450"  [label="CFG: "];
"1000451" -> "1000449"  [label="AST: "];
"1000451" -> "1000455"  [label="CFG: "];
"1000452" -> "1000451"  [label="AST: "];
"1000455" -> "1000451"  [label="AST: "];
"1000449" -> "1000451"  [label="CFG: "];
"1000451" -> "1001380"  [label="DDG: VFIO_PCI_NUM_REGIONS"];
"1000451" -> "1000449"  [label="DDG: info.index"];
"1000451" -> "1000449"  [label="DDG: VFIO_PCI_NUM_REGIONS"];
"1000437" -> "1000451"  [label="DDG: info.index"];
"1000451" -> "1000460"  [label="DDG: info.index"];
"1000452" -> "1000451"  [label="AST: "];
"1000452" -> "1000454"  [label="CFG: "];
"1000453" -> "1000452"  [label="AST: "];
"1000454" -> "1000452"  [label="AST: "];
"1000455" -> "1000452"  [label="CFG: "];
"1000453" -> "1000452"  [label="AST: "];
"1000453" -> "1000450"  [label="CFG: "];
"1000454" -> "1000453"  [label="CFG: "];
"1000460" -> "1000456"  [label="AST: "];
"1000460" -> "1000461"  [label="CFG: "];
"1000461" -> "1000460"  [label="AST: "];
"1000456" -> "1000460"  [label="CFG: "];
"1000460" -> "1001380"  [label="DDG: info.index"];
"1000460" -> "1000456"  [label="DDG: info.index"];
"1000451" -> "1000460"  [label="DDG: info.index"];
"1000456" -> "1000232"  [label="AST: "];
"1000456" -> "1000460"  [label="CFG: "];
"1000457" -> "1000456"  [label="AST: "];
"1000460" -> "1000456"  [label="AST: "];
"1000466" -> "1000456"  [label="CFG: "];
"1000456" -> "1001380"  [label="DDG: VFIO_PCI_INDEX_TO_OFFSET(info.index)"];
"1000456" -> "1001380"  [label="DDG: info.offset"];
"1000460" -> "1000456"  [label="DDG: info.index"];
"1000457" -> "1000456"  [label="AST: "];
"1000457" -> "1000459"  [label="CFG: "];
"1000458" -> "1000457"  [label="AST: "];
"1000459" -> "1000457"  [label="AST: "];
"1000462" -> "1000457"  [label="CFG: "];
"1000458" -> "1000457"  [label="AST: "];
"1000458" -> "1000449"  [label="CFG: "];
"1000459" -> "1000458"  [label="CFG: "];
"1000461" -> "1000460"  [label="AST: "];
"1000461" -> "1000463"  [label="CFG: "];
"1000462" -> "1000461"  [label="AST: "];
"1000463" -> "1000461"  [label="AST: "];
"1000460" -> "1000461"  [label="CFG: "];
"1000462" -> "1000461"  [label="AST: "];
"1000462" -> "1000457"  [label="CFG: "];
"1000463" -> "1000462"  [label="CFG: "];
"1000463" -> "1000461"  [label="AST: "];
"1000463" -> "1000462"  [label="CFG: "];
"1000461" -> "1000463"  [label="CFG: "];
"1000459" -> "1000457"  [label="AST: "];
"1000459" -> "1000458"  [label="CFG: "];
"1000457" -> "1000459"  [label="CFG: "];
"1000468" -> "1000464"  [label="AST: "];
"1000468" -> "1000474"  [label="CFG: "];
"1000469" -> "1000468"  [label="AST: "];
"1000474" -> "1000468"  [label="AST: "];
"1000464" -> "1000468"  [label="CFG: "];
"1000469" -> "1000468"  [label="AST: "];
"1000469" -> "1000473"  [label="CFG: "];
"1000470" -> "1000469"  [label="AST: "];
"1000473" -> "1000469"  [label="AST: "];
"1000474" -> "1000469"  [label="CFG: "];
"1000470" -> "1000469"  [label="AST: "];
"1000470" -> "1000472"  [label="CFG: "];
"1000471" -> "1000470"  [label="AST: "];
"1000472" -> "1000470"  [label="AST: "];
"1000473" -> "1000470"  [label="CFG: "];
"1000471" -> "1000470"  [label="AST: "];
"1000471" -> "1000465"  [label="CFG: "];
"1000472" -> "1000471"  [label="CFG: "];
"1000472" -> "1000470"  [label="AST: "];
"1000472" -> "1000471"  [label="CFG: "];
"1000470" -> "1000472"  [label="CFG: "];
"1000473" -> "1000469"  [label="AST: "];
"1000473" -> "1000470"  [label="CFG: "];
"1000469" -> "1000473"  [label="CFG: "];
"1000464" -> "1000232"  [label="AST: "];
"1000464" -> "1000468"  [label="CFG: "];
"1000465" -> "1000464"  [label="AST: "];
"1000468" -> "1000464"  [label="AST: "];
"1000477" -> "1000464"  [label="CFG: "];
"1000464" -> "1001380"  [label="DDG: info.size"];
"1000464" -> "1001380"  [label="DDG: vdev->region[i].size"];
"1000465" -> "1000464"  [label="AST: "];
"1000465" -> "1000467"  [label="CFG: "];
"1000466" -> "1000465"  [label="AST: "];
"1000467" -> "1000465"  [label="AST: "];
"1000471" -> "1000465"  [label="CFG: "];
"1000466" -> "1000465"  [label="AST: "];
"1000466" -> "1000456"  [label="CFG: "];
"1000467" -> "1000466"  [label="CFG: "];
"1000474" -> "1000468"  [label="AST: "];
"1000474" -> "1000469"  [label="CFG: "];
"1000468" -> "1000474"  [label="CFG: "];
"1000467" -> "1000465"  [label="AST: "];
"1000467" -> "1000466"  [label="CFG: "];
"1000465" -> "1000467"  [label="CFG: "];
"1000479" -> "1000475"  [label="AST: "];
"1000479" -> "1000485"  [label="CFG: "];
"1000480" -> "1000479"  [label="AST: "];
"1000485" -> "1000479"  [label="AST: "];
"1000475" -> "1000479"  [label="CFG: "];
"1000480" -> "1000479"  [label="AST: "];
"1000480" -> "1000484"  [label="CFG: "];
"1000481" -> "1000480"  [label="AST: "];
"1000484" -> "1000480"  [label="AST: "];
"1000485" -> "1000480"  [label="CFG: "];
"1000481" -> "1000480"  [label="AST: "];
"1000481" -> "1000483"  [label="CFG: "];
"1000482" -> "1000481"  [label="AST: "];
"1000483" -> "1000481"  [label="AST: "];
"1000484" -> "1000481"  [label="CFG: "];
"1000482" -> "1000481"  [label="AST: "];
"1000482" -> "1000476"  [label="CFG: "];
"1000483" -> "1000482"  [label="CFG: "];
"1000483" -> "1000481"  [label="AST: "];
"1000483" -> "1000482"  [label="CFG: "];
"1000481" -> "1000483"  [label="CFG: "];
"1000484" -> "1000480"  [label="AST: "];
"1000484" -> "1000481"  [label="CFG: "];
"1000480" -> "1000484"  [label="CFG: "];
"1000475" -> "1000232"  [label="AST: "];
"1000475" -> "1000479"  [label="CFG: "];
"1000476" -> "1000475"  [label="AST: "];
"1000479" -> "1000475"  [label="AST: "];
"1000487" -> "1000475"  [label="CFG: "];
"1000475" -> "1001380"  [label="DDG: info.flags"];
"1000475" -> "1001380"  [label="DDG: vdev->region[i].flags"];
"1000475" -> "1000515"  [label="DDG: info.flags"];
"1000476" -> "1000475"  [label="AST: "];
"1000476" -> "1000478"  [label="CFG: "];
"1000477" -> "1000476"  [label="AST: "];
"1000478" -> "1000476"  [label="AST: "];
"1000482" -> "1000476"  [label="CFG: "];
"1000477" -> "1000476"  [label="AST: "];
"1000477" -> "1000464"  [label="CFG: "];
"1000478" -> "1000477"  [label="CFG: "];
"1000485" -> "1000479"  [label="AST: "];
"1000485" -> "1000480"  [label="CFG: "];
"1000479" -> "1000485"  [label="CFG: "];
"1000478" -> "1000476"  [label="AST: "];
"1000478" -> "1000477"  [label="CFG: "];
"1000476" -> "1000478"  [label="CFG: "];
"1000132" -> "1000130"  [label="AST: "];
"1000133" -> "1000132"  [label="AST: "];
"1000140" -> "1000132"  [label="AST: "];
"1000134" -> "1000133"  [label="AST: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000137" -> "1000134"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000127"  [label="CFG: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000136" -> "1000133"  [label="AST: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000139" -> "1000136"  [label="CFG: "];
"1000136" -> "1001380"  [label="DDG: arg"];
"1000136" -> "1000133"  [label="DDG: arg"];
"1000119" -> "1000136"  [label="DDG: arg"];
"1000136" -> "1000183"  [label="DDG: arg"];
"1000138" -> "1000136"  [label="AST: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000139" -> "1000133"  [label="AST: "];
"1000139" -> "1000136"  [label="CFG: "];
"1000133" -> "1000139"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000139"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000136" -> "1000133"  [label="AST: "];
"1000139" -> "1000133"  [label="AST: "];
"1000142" -> "1000133"  [label="CFG: "];
"1000146" -> "1000133"  [label="CFG: "];
"1000133" -> "1001380"  [label="DDG: minsz"];
"1000133" -> "1001380"  [label="DDG: &info"];
"1000133" -> "1001380"  [label="DDG: copy_from_user(&info, (void __user *)arg, minsz)"];
"1000133" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000136" -> "1000133"  [label="DDG: arg"];
"1000133" -> "1000144"  [label="DDG: minsz"];
"1000133" -> "1000182"  [label="DDG: &info"];
"1000489" -> "1000488"  [label="AST: "];
"1000489" -> "1000487"  [label="CFG: "];
"1000491" -> "1000489"  [label="CFG: "];
"1000486" -> "1000232"  [label="AST: "];
"1000486" -> "1000488"  [label="CFG: "];
"1000487" -> "1000486"  [label="AST: "];
"1000488" -> "1000486"  [label="AST: "];
"1000507" -> "1000486"  [label="CFG: "];
"1000486" -> "1001380"  [label="DDG: region_type_cap(vdev, &caps,\n\t\t\t\t\t      vdev->region[i].type,\n\t\t\t\t\t      vdev->region[i].subtype)"];
"1000486" -> "1001380"  [label="DDG: ret"];
"1000488" -> "1000486"  [label="DDG: vdev"];
"1000488" -> "1000486"  [label="DDG: &caps"];
"1000488" -> "1000486"  [label="DDG: vdev->region[i].type"];
"1000488" -> "1000486"  [label="DDG: vdev->region[i].subtype"];
"1000486" -> "1000508"  [label="DDG: ret"];
"1000487" -> "1000486"  [label="AST: "];
"1000487" -> "1000475"  [label="CFG: "];
"1000489" -> "1000487"  [label="CFG: "];
"1000490" -> "1000488"  [label="AST: "];
"1000490" -> "1000491"  [label="CFG: "];
"1000491" -> "1000490"  [label="AST: "];
"1000495" -> "1000490"  [label="CFG: "];
"1000491" -> "1000490"  [label="AST: "];
"1000491" -> "1000489"  [label="CFG: "];
"1000490" -> "1000491"  [label="CFG: "];
"1000488" -> "1000486"  [label="AST: "];
"1000488" -> "1000499"  [label="CFG: "];
"1000489" -> "1000488"  [label="AST: "];
"1000490" -> "1000488"  [label="AST: "];
"1000492" -> "1000488"  [label="AST: "];
"1000499" -> "1000488"  [label="AST: "];
"1000486" -> "1000488"  [label="CFG: "];
"1000488" -> "1001380"  [label="DDG: vdev"];
"1000488" -> "1001380"  [label="DDG: vdev->region[i].subtype"];
"1000488" -> "1001380"  [label="DDG: &caps"];
"1000488" -> "1001380"  [label="DDG: vdev->region[i].type"];
"1000488" -> "1000486"  [label="DDG: vdev"];
"1000488" -> "1000486"  [label="DDG: &caps"];
"1000488" -> "1000486"  [label="DDG: vdev->region[i].type"];
"1000488" -> "1000486"  [label="DDG: vdev->region[i].subtype"];
"1000122" -> "1000488"  [label="DDG: vdev"];
"1000488" -> "1000549"  [label="DDG: &caps"];
"1000492" -> "1000488"  [label="AST: "];
"1000492" -> "1000498"  [label="CFG: "];
"1000493" -> "1000492"  [label="AST: "];
"1000498" -> "1000492"  [label="AST: "];
"1000502" -> "1000492"  [label="CFG: "];
"1000493" -> "1000492"  [label="AST: "];
"1000493" -> "1000497"  [label="CFG: "];
"1000494" -> "1000493"  [label="AST: "];
"1000497" -> "1000493"  [label="AST: "];
"1000498" -> "1000493"  [label="CFG: "];
"1000494" -> "1000493"  [label="AST: "];
"1000494" -> "1000496"  [label="CFG: "];
"1000495" -> "1000494"  [label="AST: "];
"1000496" -> "1000494"  [label="AST: "];
"1000497" -> "1000494"  [label="CFG: "];
"1000495" -> "1000494"  [label="AST: "];
"1000495" -> "1000490"  [label="CFG: "];
"1000496" -> "1000495"  [label="CFG: "];
"1000496" -> "1000494"  [label="AST: "];
"1000496" -> "1000495"  [label="CFG: "];
"1000494" -> "1000496"  [label="CFG: "];
"1000497" -> "1000493"  [label="AST: "];
"1000497" -> "1000494"  [label="CFG: "];
"1000493" -> "1000497"  [label="CFG: "];
"1000498" -> "1000492"  [label="AST: "];
"1000498" -> "1000493"  [label="CFG: "];
"1000492" -> "1000498"  [label="CFG: "];
"1000499" -> "1000488"  [label="AST: "];
"1000499" -> "1000505"  [label="CFG: "];
"1000500" -> "1000499"  [label="AST: "];
"1000505" -> "1000499"  [label="AST: "];
"1000488" -> "1000499"  [label="CFG: "];
"1000500" -> "1000499"  [label="AST: "];
"1000500" -> "1000504"  [label="CFG: "];
"1000501" -> "1000500"  [label="AST: "];
"1000504" -> "1000500"  [label="AST: "];
"1000505" -> "1000500"  [label="CFG: "];
"1000501" -> "1000500"  [label="AST: "];
"1000501" -> "1000503"  [label="CFG: "];
"1000502" -> "1000501"  [label="AST: "];
"1000503" -> "1000501"  [label="AST: "];
"1000504" -> "1000501"  [label="CFG: "];
"1000502" -> "1000501"  [label="AST: "];
"1000502" -> "1000492"  [label="CFG: "];
"1000503" -> "1000502"  [label="CFG: "];
"1000503" -> "1000501"  [label="AST: "];
"1000503" -> "1000502"  [label="CFG: "];
"1000501" -> "1000503"  [label="CFG: "];
"1000504" -> "1000500"  [label="AST: "];
"1000504" -> "1000501"  [label="CFG: "];
"1000500" -> "1000504"  [label="CFG: "];
"1000505" -> "1000499"  [label="AST: "];
"1000505" -> "1000500"  [label="CFG: "];
"1000499" -> "1000505"  [label="CFG: "];
"1000506" -> "1000232"  [label="AST: "];
"1000507" -> "1000506"  [label="AST: "];
"1000508" -> "1000506"  [label="AST: "];
"1000507" -> "1000506"  [label="AST: "];
"1000507" -> "1000486"  [label="CFG: "];
"1000509" -> "1000507"  [label="CFG: "];
"1000512" -> "1000507"  [label="CFG: "];
"1000509" -> "1000508"  [label="AST: "];
"1000509" -> "1000507"  [label="CFG: "];
"1000508" -> "1000509"  [label="CFG: "];
"1000509" -> "1000508"  [label="DDG: ret"];
"1000508" -> "1000506"  [label="AST: "];
"1000508" -> "1000509"  [label="CFG: "];
"1000509" -> "1000508"  [label="AST: "];
"1001380" -> "1000508"  [label="CFG: "];
"1000508" -> "1001380"  [label="DDG: <RET>"];
"1000509" -> "1000508"  [label="DDG: ret"];
"1000486" -> "1000508"  [label="DDG: ret"];
"1000513" -> "1000511"  [label="AST: "];
"1000513" -> "1000512"  [label="CFG: "];
"1000511" -> "1000513"  [label="CFG: "];
"1000514" -> "1000510"  [label="AST: "];
"1000515" -> "1000514"  [label="AST: "];
"1000520" -> "1000514"  [label="AST: "];
"1000582" -> "1000514"  [label="AST: "];
"1000510" -> "1000197"  [label="AST: "];
"1000511" -> "1000510"  [label="AST: "];
"1000514" -> "1000510"  [label="AST: "];
"1000511" -> "1000510"  [label="AST: "];
"1000511" -> "1000513"  [label="CFG: "];
"1000512" -> "1000511"  [label="AST: "];
"1000513" -> "1000511"  [label="AST: "];
"1000517" -> "1000511"  [label="CFG: "];
"1000590" -> "1000511"  [label="CFG: "];
"1000512" -> "1000511"  [label="AST: "];
"1000512" -> "1000256"  [label="CFG: "];
"1000512" -> "1000286"  [label="CFG: "];
"1000512" -> "1000327"  [label="CFG: "];
"1000512" -> "1000376"  [label="CFG: "];
"1000512" -> "1000395"  [label="CFG: "];
"1000512" -> "1000404"  [label="CFG: "];
"1000512" -> "1000434"  [label="CFG: "];
"1000512" -> "1000507"  [label="CFG: "];
"1000513" -> "1000512"  [label="CFG: "];
"1000519" -> "1000515"  [label="AST: "];
"1000519" -> "1000516"  [label="CFG: "];
"1000515" -> "1000519"  [label="CFG: "];
"1000515" -> "1000514"  [label="AST: "];
"1000515" -> "1000519"  [label="CFG: "];
"1000516" -> "1000515"  [label="AST: "];
"1000519" -> "1000515"  [label="AST: "];
"1000523" -> "1000515"  [label="CFG: "];
"1000515" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_CAPS"];
"1000515" -> "1001380"  [label="DDG: info.flags |= VFIO_REGION_INFO_FLAG_CAPS"];
"1000515" -> "1001380"  [label="DDG: info.flags"];
"1000427" -> "1000515"  [label="DDG: info.flags"];
"1000281" -> "1000515"  [label="DDG: info.flags"];
"1000303" -> "1000515"  [label="DDG: info.flags"];
"1000475" -> "1000515"  [label="DDG: info.flags"];
"1000399" -> "1000515"  [label="DDG: info.flags"];
"1000287" -> "1000515"  [label="DDG: info.flags"];
"1000249" -> "1000515"  [label="DDG: info.flags"];
"1000340" -> "1000515"  [label="DDG: info.flags"];
"1000516" -> "1000515"  [label="AST: "];
"1000516" -> "1000518"  [label="CFG: "];
"1000517" -> "1000516"  [label="AST: "];
"1000518" -> "1000516"  [label="AST: "];
"1000519" -> "1000516"  [label="CFG: "];
"1000517" -> "1000516"  [label="AST: "];
"1000517" -> "1000511"  [label="CFG: "];
"1000518" -> "1000517"  [label="CFG: "];
"1000518" -> "1000516"  [label="AST: "];
"1000518" -> "1000517"  [label="CFG: "];
"1000516" -> "1000518"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000141" -> "1000142"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000140" -> "1000141"  [label="CFG: "];
"1000141" -> "1001380"  [label="DDG: EFAULT"];
"1000141" -> "1001380"  [label="DDG: -EFAULT"];
"1000141" -> "1000140"  [label="DDG: -EFAULT"];
"1000142" -> "1000141"  [label="AST: "];
"1000142" -> "1000133"  [label="CFG: "];
"1000141" -> "1000142"  [label="CFG: "];
"1000140" -> "1000132"  [label="AST: "];
"1000140" -> "1000141"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1001380" -> "1000140"  [label="CFG: "];
"1000140" -> "1001380"  [label="DDG: <RET>"];
"1000141" -> "1000140"  [label="DDG: -EFAULT"];
"1000524" -> "1000522"  [label="AST: "];
"1000524" -> "1000523"  [label="CFG: "];
"1000522" -> "1000524"  [label="CFG: "];
"1000525" -> "1000521"  [label="AST: "];
"1000525" -> "1000528"  [label="CFG: "];
"1000526" -> "1000525"  [label="AST: "];
"1000528" -> "1000525"  [label="AST: "];
"1000521" -> "1000525"  [label="CFG: "];
"1000526" -> "1000525"  [label="AST: "];
"1000526" -> "1000527"  [label="CFG: "];
"1000527" -> "1000526"  [label="AST: "];
"1000529" -> "1000526"  [label="CFG: "];
"1000527" -> "1000526"  [label="AST: "];
"1000527" -> "1000522"  [label="CFG: "];
"1000526" -> "1000527"  [label="CFG: "];
"1000520" -> "1000514"  [label="AST: "];
"1000521" -> "1000520"  [label="AST: "];
"1000531" -> "1000520"  [label="AST: "];
"1000547" -> "1000520"  [label="AST: "];
"1000528" -> "1000525"  [label="AST: "];
"1000528" -> "1000530"  [label="CFG: "];
"1000529" -> "1000528"  [label="AST: "];
"1000530" -> "1000528"  [label="AST: "];
"1000525" -> "1000528"  [label="CFG: "];
"1000529" -> "1000528"  [label="AST: "];
"1000529" -> "1000526"  [label="CFG: "];
"1000530" -> "1000529"  [label="CFG: "];
"1000530" -> "1000528"  [label="AST: "];
"1000530" -> "1000529"  [label="CFG: "];
"1000528" -> "1000530"  [label="CFG: "];
"1000531" -> "1000520"  [label="AST: "];
"1000532" -> "1000531"  [label="AST: "];
"1000542" -> "1000531"  [label="AST: "];
"1000521" -> "1000520"  [label="AST: "];
"1000521" -> "1000525"  [label="CFG: "];
"1000522" -> "1000521"  [label="AST: "];
"1000525" -> "1000521"  [label="AST: "];
"1000534" -> "1000521"  [label="CFG: "];
"1000551" -> "1000521"  [label="CFG: "];
"1000521" -> "1001380"  [label="DDG: sizeof(info) + caps.size"];
"1000521" -> "1001380"  [label="DDG: info.argsz"];
"1000521" -> "1001380"  [label="DDG: info.argsz < sizeof(info) + caps.size"];
"1000220" -> "1000521"  [label="DDG: info.argsz"];
"1000522" -> "1000521"  [label="AST: "];
"1000522" -> "1000524"  [label="CFG: "];
"1000523" -> "1000522"  [label="AST: "];
"1000524" -> "1000522"  [label="AST: "];
"1000527" -> "1000522"  [label="CFG: "];
"1000523" -> "1000522"  [label="AST: "];
"1000523" -> "1000515"  [label="CFG: "];
"1000524" -> "1000523"  [label="CFG: "];
"1000536" -> "1000532"  [label="AST: "];
"1000536" -> "1000539"  [label="CFG: "];
"1000537" -> "1000536"  [label="AST: "];
"1000539" -> "1000536"  [label="AST: "];
"1000532" -> "1000536"  [label="CFG: "];
"1000536" -> "1001380"  [label="DDG: caps.size"];
"1000537" -> "1000536"  [label="AST: "];
"1000537" -> "1000538"  [label="CFG: "];
"1000538" -> "1000537"  [label="AST: "];
"1000540" -> "1000537"  [label="CFG: "];
"1000537" -> "1001380"  [label="DDG: info"];
"1000538" -> "1000537"  [label="AST: "];
"1000538" -> "1000533"  [label="CFG: "];
"1000537" -> "1000538"  [label="CFG: "];
"1000539" -> "1000536"  [label="AST: "];
"1000539" -> "1000541"  [label="CFG: "];
"1000540" -> "1000539"  [label="AST: "];
"1000541" -> "1000539"  [label="AST: "];
"1000536" -> "1000539"  [label="CFG: "];
"1000540" -> "1000539"  [label="AST: "];
"1000540" -> "1000537"  [label="CFG: "];
"1000541" -> "1000540"  [label="CFG: "];
"1000541" -> "1000539"  [label="AST: "];
"1000541" -> "1000540"  [label="CFG: "];
"1000539" -> "1000541"  [label="CFG: "];
"1000532" -> "1000531"  [label="AST: "];
"1000532" -> "1000536"  [label="CFG: "];
"1000533" -> "1000532"  [label="AST: "];
"1000536" -> "1000532"  [label="AST: "];
"1000544" -> "1000532"  [label="CFG: "];
"1000532" -> "1001380"  [label="DDG: info.argsz"];
"1000532" -> "1001380"  [label="DDG: sizeof(info) + caps.size"];
"1000533" -> "1000532"  [label="AST: "];
"1000533" -> "1000535"  [label="CFG: "];
"1000534" -> "1000533"  [label="AST: "];
"1000535" -> "1000533"  [label="AST: "];
"1000538" -> "1000533"  [label="CFG: "];
"1000534" -> "1000533"  [label="AST: "];
"1000534" -> "1000521"  [label="CFG: "];
"1000535" -> "1000534"  [label="CFG: "];
"1000535" -> "1000533"  [label="AST: "];
"1000535" -> "1000534"  [label="CFG: "];
"1000533" -> "1000535"  [label="CFG: "];
"1000546" -> "1000542"  [label="AST: "];
"1000546" -> "1000543"  [label="CFG: "];
"1000542" -> "1000546"  [label="CFG: "];
"1000542" -> "1000531"  [label="AST: "];
"1000542" -> "1000546"  [label="CFG: "];
"1000543" -> "1000542"  [label="AST: "];
"1000546" -> "1000542"  [label="AST: "];
"1000584" -> "1000542"  [label="CFG: "];
"1000542" -> "1001380"  [label="DDG: info.cap_offset"];
"1000543" -> "1000542"  [label="AST: "];
"1000543" -> "1000545"  [label="CFG: "];
"1000544" -> "1000543"  [label="AST: "];
"1000545" -> "1000543"  [label="AST: "];
"1000546" -> "1000543"  [label="CFG: "];
"1000544" -> "1000543"  [label="AST: "];
"1000544" -> "1000532"  [label="CFG: "];
"1000545" -> "1000544"  [label="CFG: "];
"1000545" -> "1000543"  [label="AST: "];
"1000545" -> "1000544"  [label="CFG: "];
"1000543" -> "1000545"  [label="CFG: "];
"1000548" -> "1000547"  [label="AST: "];
"1000549" -> "1000548"  [label="AST: "];
"1000554" -> "1000548"  [label="AST: "];
"1000576" -> "1000548"  [label="AST: "];
"1000547" -> "1000520"  [label="AST: "];
"1000548" -> "1000547"  [label="AST: "];
"1000550" -> "1000549"  [label="AST: "];
"1000550" -> "1000551"  [label="CFG: "];
"1000551" -> "1000550"  [label="AST: "];
"1000553" -> "1000550"  [label="CFG: "];
"1000551" -> "1000550"  [label="AST: "];
"1000551" -> "1000521"  [label="CFG: "];
"1000550" -> "1000551"  [label="CFG: "];
"1000552" -> "1000549"  [label="AST: "];
"1000552" -> "1000553"  [label="CFG: "];
"1000553" -> "1000552"  [label="AST: "];
"1000549" -> "1000552"  [label="CFG: "];
"1000553" -> "1000552"  [label="AST: "];
"1000553" -> "1000550"  [label="CFG: "];
"1000552" -> "1000553"  [label="CFG: "];
"1000549" -> "1000548"  [label="AST: "];
"1000549" -> "1000552"  [label="CFG: "];
"1000550" -> "1000549"  [label="AST: "];
"1000552" -> "1000549"  [label="AST: "];
"1000558" -> "1000549"  [label="CFG: "];
"1000549" -> "1001380"  [label="DDG: &caps"];
"1000549" -> "1001380"  [label="DDG: vfio_info_cap_shift(&caps, sizeof(info))"];
"1000488" -> "1000549"  [label="DDG: &caps"];
"1000319" -> "1000549"  [label="DDG: &caps"];
"1000556" -> "1000555"  [label="AST: "];
"1000556" -> "1000560"  [label="CFG: "];
"1000557" -> "1000556"  [label="AST: "];
"1000560" -> "1000556"  [label="AST: "];
"1000563" -> "1000556"  [label="CFG: "];
"1000556" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000557" -> "1000556"  [label="DDG: arg"];
"1000557" -> "1000556"  [label="AST: "];
"1000557" -> "1000559"  [label="CFG: "];
"1000558" -> "1000557"  [label="AST: "];
"1000559" -> "1000557"  [label="AST: "];
"1000561" -> "1000557"  [label="CFG: "];
"1000557" -> "1001380"  [label="DDG: arg"];
"1000557" -> "1000555"  [label="DDG: arg"];
"1000557" -> "1000556"  [label="DDG: arg"];
"1000212" -> "1000557"  [label="DDG: arg"];
"1000119" -> "1000557"  [label="DDG: arg"];
"1000557" -> "1000589"  [label="DDG: arg"];
"1000559" -> "1000557"  [label="AST: "];
"1000559" -> "1000558"  [label="CFG: "];
"1000557" -> "1000559"  [label="CFG: "];
"1000554" -> "1000548"  [label="AST: "];
"1000555" -> "1000554"  [label="AST: "];
"1000568" -> "1000554"  [label="AST: "];
"1000555" -> "1000554"  [label="AST: "];
"1000555" -> "1000565"  [label="CFG: "];
"1000556" -> "1000555"  [label="AST: "];
"1000562" -> "1000555"  [label="AST: "];
"1000565" -> "1000555"  [label="AST: "];
"1000571" -> "1000555"  [label="CFG: "];
"1000578" -> "1000555"  [label="CFG: "];
"1000555" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg +\n\t\t\t\t\t\t  sizeof(info), caps.buf,\n\t\t\t\t\t\t  caps.size)"];
"1000555" -> "1001380"  [label="DDG: (void __user *)arg +\n\t\t\t\t\t\t  sizeof(info)"];
"1000555" -> "1001380"  [label="DDG: caps.size"];
"1000557" -> "1000555"  [label="DDG: arg"];
"1000555" -> "1000569"  [label="DDG: caps.buf"];
"1000555" -> "1000582"  [label="DDG: caps.buf"];
"1000561" -> "1000560"  [label="AST: "];
"1000561" -> "1000557"  [label="CFG: "];
"1000560" -> "1000561"  [label="CFG: "];
"1000562" -> "1000555"  [label="AST: "];
"1000562" -> "1000564"  [label="CFG: "];
"1000563" -> "1000562"  [label="AST: "];
"1000564" -> "1000562"  [label="AST: "];
"1000566" -> "1000562"  [label="CFG: "];
"1000563" -> "1000562"  [label="AST: "];
"1000563" -> "1000556"  [label="CFG: "];
"1000564" -> "1000563"  [label="CFG: "];
"1000564" -> "1000562"  [label="AST: "];
"1000564" -> "1000563"  [label="CFG: "];
"1000562" -> "1000564"  [label="CFG: "];
"1000560" -> "1000556"  [label="AST: "];
"1000560" -> "1000561"  [label="CFG: "];
"1000561" -> "1000560"  [label="AST: "];
"1000556" -> "1000560"  [label="CFG: "];
"1000560" -> "1001380"  [label="DDG: info"];
"1000567" -> "1000565"  [label="AST: "];
"1000567" -> "1000566"  [label="CFG: "];
"1000565" -> "1000567"  [label="CFG: "];
"1000568" -> "1000554"  [label="AST: "];
"1000569" -> "1000568"  [label="AST: "];
"1000573" -> "1000568"  [label="AST: "];
"1000565" -> "1000555"  [label="AST: "];
"1000565" -> "1000567"  [label="CFG: "];
"1000566" -> "1000565"  [label="AST: "];
"1000567" -> "1000565"  [label="AST: "];
"1000555" -> "1000565"  [label="CFG: "];
"1000566" -> "1000565"  [label="AST: "];
"1000566" -> "1000562"  [label="CFG: "];
"1000567" -> "1000566"  [label="CFG: "];
"1000570" -> "1000569"  [label="AST: "];
"1000570" -> "1000572"  [label="CFG: "];
"1000571" -> "1000570"  [label="AST: "];
"1000572" -> "1000570"  [label="AST: "];
"1000569" -> "1000570"  [label="CFG: "];
"1000571" -> "1000570"  [label="AST: "];
"1000571" -> "1000555"  [label="CFG: "];
"1000572" -> "1000571"  [label="CFG: "];
"1000572" -> "1000570"  [label="AST: "];
"1000572" -> "1000571"  [label="CFG: "];
"1000570" -> "1000572"  [label="CFG: "];
"1000569" -> "1000568"  [label="AST: "];
"1000569" -> "1000570"  [label="CFG: "];
"1000570" -> "1000569"  [label="AST: "];
"1000575" -> "1000569"  [label="CFG: "];
"1000569" -> "1001380"  [label="DDG: kfree(caps.buf)"];
"1000569" -> "1001380"  [label="DDG: caps.buf"];
"1000555" -> "1000569"  [label="DDG: caps.buf"];
"1000574" -> "1000573"  [label="AST: "];
"1000574" -> "1000575"  [label="CFG: "];
"1000575" -> "1000574"  [label="AST: "];
"1000573" -> "1000574"  [label="CFG: "];
"1000574" -> "1001380"  [label="DDG: EFAULT"];
"1000574" -> "1001380"  [label="DDG: -EFAULT"];
"1000574" -> "1000573"  [label="DDG: -EFAULT"];
"1000575" -> "1000574"  [label="AST: "];
"1000575" -> "1000569"  [label="CFG: "];
"1000574" -> "1000575"  [label="CFG: "];
"1000573" -> "1000568"  [label="AST: "];
"1000573" -> "1000574"  [label="CFG: "];
"1000574" -> "1000573"  [label="AST: "];
"1001380" -> "1000573"  [label="CFG: "];
"1000573" -> "1001380"  [label="DDG: <RET>"];
"1000574" -> "1000573"  [label="DDG: -EFAULT"];
"1000580" -> "1000576"  [label="AST: "];
"1000580" -> "1000581"  [label="CFG: "];
"1000581" -> "1000580"  [label="AST: "];
"1000576" -> "1000580"  [label="CFG: "];
"1000580" -> "1001380"  [label="DDG: info"];
"1000581" -> "1000580"  [label="AST: "];
"1000581" -> "1000577"  [label="CFG: "];
"1000580" -> "1000581"  [label="CFG: "];
"1000576" -> "1000548"  [label="AST: "];
"1000576" -> "1000580"  [label="CFG: "];
"1000577" -> "1000576"  [label="AST: "];
"1000580" -> "1000576"  [label="AST: "];
"1000584" -> "1000576"  [label="CFG: "];
"1000576" -> "1001380"  [label="DDG: info.cap_offset"];
"1000577" -> "1000576"  [label="AST: "];
"1000577" -> "1000579"  [label="CFG: "];
"1000578" -> "1000577"  [label="AST: "];
"1000579" -> "1000577"  [label="AST: "];
"1000581" -> "1000577"  [label="CFG: "];
"1000578" -> "1000577"  [label="AST: "];
"1000578" -> "1000555"  [label="CFG: "];
"1000579" -> "1000578"  [label="CFG: "];
"1000579" -> "1000577"  [label="AST: "];
"1000579" -> "1000578"  [label="CFG: "];
"1000577" -> "1000579"  [label="CFG: "];
"1000585" -> "1000583"  [label="AST: "];
"1000585" -> "1000584"  [label="CFG: "];
"1000583" -> "1000585"  [label="CFG: "];
"1000582" -> "1000514"  [label="AST: "];
"1000582" -> "1000583"  [label="CFG: "];
"1000583" -> "1000582"  [label="AST: "];
"1000590" -> "1000582"  [label="CFG: "];
"1000582" -> "1001380"  [label="DDG: caps.buf"];
"1000582" -> "1001380"  [label="DDG: kfree(caps.buf)"];
"1000555" -> "1000582"  [label="DDG: caps.buf"];
"1000583" -> "1000582"  [label="AST: "];
"1000583" -> "1000585"  [label="CFG: "];
"1000584" -> "1000583"  [label="AST: "];
"1000585" -> "1000583"  [label="AST: "];
"1000582" -> "1000583"  [label="CFG: "];
"1000584" -> "1000583"  [label="AST: "];
"1000584" -> "1000542"  [label="CFG: "];
"1000584" -> "1000576"  [label="CFG: "];
"1000585" -> "1000584"  [label="CFG: "];
"1000586" -> "1000197"  [label="AST: "];
"1000586" -> "1000587"  [label="CFG: "];
"1000587" -> "1000586"  [label="AST: "];
"1001380" -> "1000586"  [label="CFG: "];
"1000586" -> "1001380"  [label="DDG: <RET>"];
"1000587" -> "1000586"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000589" -> "1000588"  [label="AST: "];
"1000589" -> "1000591"  [label="CFG: "];
"1000590" -> "1000589"  [label="AST: "];
"1000591" -> "1000589"  [label="AST: "];
"1000593" -> "1000589"  [label="CFG: "];
"1000589" -> "1001380"  [label="DDG: arg"];
"1000589" -> "1000588"  [label="DDG: arg"];
"1000212" -> "1000589"  [label="DDG: arg"];
"1000557" -> "1000589"  [label="DDG: arg"];
"1000119" -> "1000589"  [label="DDG: arg"];
"1000591" -> "1000589"  [label="AST: "];
"1000591" -> "1000590"  [label="CFG: "];
"1000589" -> "1000591"  [label="CFG: "];
"1000592" -> "1000588"  [label="AST: "];
"1000592" -> "1000593"  [label="CFG: "];
"1000593" -> "1000592"  [label="AST: "];
"1000594" -> "1000592"  [label="CFG: "];
"1000593" -> "1000592"  [label="AST: "];
"1000593" -> "1000589"  [label="CFG: "];
"1000592" -> "1000593"  [label="CFG: "];
"1000594" -> "1000588"  [label="AST: "];
"1000594" -> "1000592"  [label="CFG: "];
"1000588" -> "1000594"  [label="CFG: "];
"1000587" -> "1000586"  [label="AST: "];
"1000587" -> "1000595"  [label="CFG: "];
"1000587" -> "1000597"  [label="CFG: "];
"1000588" -> "1000587"  [label="AST: "];
"1000595" -> "1000587"  [label="AST: "];
"1000597" -> "1000587"  [label="AST: "];
"1000586" -> "1000587"  [label="CFG: "];
"1000587" -> "1001380"  [label="DDG: -EFAULT"];
"1000587" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz)"];
"1000587" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000587" -> "1000586"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000595" -> "1000587"  [label="DDG: EFAULT"];
"1000588" -> "1000587"  [label="AST: "];
"1000588" -> "1000594"  [label="CFG: "];
"1000589" -> "1000588"  [label="AST: "];
"1000592" -> "1000588"  [label="AST: "];
"1000594" -> "1000588"  [label="AST: "];
"1000596" -> "1000588"  [label="CFG: "];
"1000597" -> "1000588"  [label="CFG: "];
"1000588" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000588" -> "1001380"  [label="DDG: &info"];
"1000588" -> "1001380"  [label="DDG: minsz"];
"1000589" -> "1000588"  [label="DDG: arg"];
"1000209" -> "1000588"  [label="DDG: &info"];
"1000220" -> "1000588"  [label="DDG: minsz"];
"1000597" -> "1000587"  [label="AST: "];
"1000597" -> "1000588"  [label="CFG: "];
"1000587" -> "1000597"  [label="CFG: "];
"1000595" -> "1000587"  [label="AST: "];
"1000595" -> "1000596"  [label="CFG: "];
"1000596" -> "1000595"  [label="AST: "];
"1000587" -> "1000595"  [label="CFG: "];
"1000595" -> "1001380"  [label="DDG: EFAULT"];
"1000595" -> "1000587"  [label="DDG: EFAULT"];
"1000596" -> "1000595"  [label="AST: "];
"1000596" -> "1000588"  [label="CFG: "];
"1000595" -> "1000596"  [label="CFG: "];
"1000147" -> "1000145"  [label="AST: "];
"1000147" -> "1000146"  [label="CFG: "];
"1000145" -> "1000147"  [label="CFG: "];
"1000148" -> "1000144"  [label="AST: "];
"1000148" -> "1000145"  [label="CFG: "];
"1000144" -> "1000148"  [label="CFG: "];
"1000143" -> "1000130"  [label="AST: "];
"1000144" -> "1000143"  [label="AST: "];
"1000149" -> "1000143"  [label="AST: "];
"1000144" -> "1000143"  [label="AST: "];
"1000144" -> "1000148"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000148" -> "1000144"  [label="AST: "];
"1000151" -> "1000144"  [label="CFG: "];
"1000154" -> "1000144"  [label="CFG: "];
"1000144" -> "1001380"  [label="DDG: info.argsz < minsz"];
"1000144" -> "1001380"  [label="DDG: minsz"];
"1000144" -> "1001380"  [label="DDG: info.argsz"];
"1000133" -> "1000144"  [label="DDG: minsz"];
"1000144" -> "1000182"  [label="DDG: minsz"];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000147"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
"1000147" -> "1000145"  [label="AST: "];
"1000148" -> "1000145"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
"1000146" -> "1000133"  [label="CFG: "];
"1000147" -> "1000146"  [label="CFG: "];
"1000600" -> "1000599"  [label="AST: "];
"1000600" -> "1000602"  [label="CFG: "];
"1000601" -> "1000600"  [label="AST: "];
"1000602" -> "1000600"  [label="AST: "];
"1000608" -> "1000600"  [label="CFG: "];
"1000698" -> "1000600"  [label="CFG: "];
"1000600" -> "1001380"  [label="DDG: VFIO_DEVICE_GET_IRQ_INFO"];
"1000600" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_GET_IRQ_INFO"];
"1000600" -> "1001380"  [label="DDG: cmd"];
"1000194" -> "1000600"  [label="DDG: cmd"];
"1000118" -> "1000600"  [label="DDG: cmd"];
"1000600" -> "1000697"  [label="DDG: cmd"];
"1000601" -> "1000600"  [label="AST: "];
"1000601" -> "1000194"  [label="CFG: "];
"1000602" -> "1000601"  [label="CFG: "];
"1000602" -> "1000600"  [label="AST: "];
"1000602" -> "1000601"  [label="CFG: "];
"1000600" -> "1000602"  [label="CFG: "];
"1000598" -> "1000193"  [label="AST: "];
"1000599" -> "1000598"  [label="AST: "];
"1000599" -> "1000598"  [label="AST: "];
"1000600" -> "1000599"  [label="AST: "];
"1000603" -> "1000599"  [label="AST: "];
"1000695" -> "1000599"  [label="AST: "];
"1000603" -> "1000599"  [label="AST: "];
"1000604" -> "1000603"  [label="AST: "];
"1000605" -> "1000603"  [label="AST: "];
"1000616" -> "1000603"  [label="AST: "];
"1000631" -> "1000603"  [label="AST: "];
"1000650" -> "1000603"  [label="AST: "];
"1000655" -> "1000603"  [label="AST: "];
"1000664" -> "1000603"  [label="AST: "];
"1000683" -> "1000603"  [label="AST: "];
"1000605" -> "1000603"  [label="AST: "];
"1000606" -> "1000605"  [label="AST: "];
"1000613" -> "1000605"  [label="AST: "];
"1000607" -> "1000606"  [label="AST: "];
"1000607" -> "1000608"  [label="CFG: "];
"1000608" -> "1000607"  [label="AST: "];
"1000610" -> "1000607"  [label="CFG: "];
"1000608" -> "1000607"  [label="AST: "];
"1000608" -> "1000600"  [label="CFG: "];
"1000607" -> "1000608"  [label="CFG: "];
"1000609" -> "1000606"  [label="AST: "];
"1000609" -> "1000611"  [label="CFG: "];
"1000610" -> "1000609"  [label="AST: "];
"1000611" -> "1000609"  [label="AST: "];
"1000612" -> "1000609"  [label="CFG: "];
"1000609" -> "1001380"  [label="DDG: arg"];
"1000609" -> "1000606"  [label="DDG: arg"];
"1000119" -> "1000609"  [label="DDG: arg"];
"1000609" -> "1000686"  [label="DDG: arg"];
"1000611" -> "1000609"  [label="AST: "];
"1000611" -> "1000610"  [label="CFG: "];
"1000609" -> "1000611"  [label="CFG: "];
"1000612" -> "1000606"  [label="AST: "];
"1000612" -> "1000609"  [label="CFG: "];
"1000606" -> "1000612"  [label="CFG: "];
"1000606" -> "1000605"  [label="AST: "];
"1000606" -> "1000612"  [label="CFG: "];
"1000607" -> "1000606"  [label="AST: "];
"1000609" -> "1000606"  [label="AST: "];
"1000612" -> "1000606"  [label="AST: "];
"1000615" -> "1000606"  [label="CFG: "];
"1000620" -> "1000606"  [label="CFG: "];
"1000606" -> "1001380"  [label="DDG: &info"];
"1000606" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000606" -> "1001380"  [label="DDG: copy_from_user(&info, (void __user *)arg, minsz)"];
"1000606" -> "1001380"  [label="DDG: minsz"];
"1000609" -> "1000606"  [label="DDG: arg"];
"1000606" -> "1000618"  [label="DDG: minsz"];
"1000606" -> "1000685"  [label="DDG: &info"];
"1000614" -> "1000613"  [label="AST: "];
"1000614" -> "1000615"  [label="CFG: "];
"1000615" -> "1000614"  [label="AST: "];
"1000613" -> "1000614"  [label="CFG: "];
"1000614" -> "1001380"  [label="DDG: -EFAULT"];
"1000614" -> "1001380"  [label="DDG: EFAULT"];
"1000614" -> "1000613"  [label="DDG: -EFAULT"];
"1000615" -> "1000614"  [label="AST: "];
"1000615" -> "1000606"  [label="CFG: "];
"1000614" -> "1000615"  [label="CFG: "];
"1000613" -> "1000605"  [label="AST: "];
"1000613" -> "1000614"  [label="CFG: "];
"1000614" -> "1000613"  [label="AST: "];
"1001380" -> "1000613"  [label="CFG: "];
"1000613" -> "1001380"  [label="DDG: <RET>"];
"1000614" -> "1000613"  [label="DDG: -EFAULT"];
"1000621" -> "1000619"  [label="AST: "];
"1000621" -> "1000620"  [label="CFG: "];
"1000619" -> "1000621"  [label="CFG: "];
"1000622" -> "1000618"  [label="AST: "];
"1000622" -> "1000619"  [label="CFG: "];
"1000618" -> "1000622"  [label="CFG: "];
"1000616" -> "1000603"  [label="AST: "];
"1000617" -> "1000616"  [label="AST: "];
"1000628" -> "1000616"  [label="AST: "];
"1000623" -> "1000617"  [label="AST: "];
"1000623" -> "1000627"  [label="CFG: "];
"1000624" -> "1000623"  [label="AST: "];
"1000627" -> "1000623"  [label="AST: "];
"1000617" -> "1000623"  [label="CFG: "];
"1000623" -> "1001380"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000623" -> "1001380"  [label="DDG: info.index"];
"1000623" -> "1000617"  [label="DDG: info.index"];
"1000623" -> "1000617"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000623" -> "1000659"  [label="DDG: info.index"];
"1000624" -> "1000623"  [label="AST: "];
"1000624" -> "1000626"  [label="CFG: "];
"1000625" -> "1000624"  [label="AST: "];
"1000626" -> "1000624"  [label="AST: "];
"1000627" -> "1000624"  [label="CFG: "];
"1000625" -> "1000624"  [label="AST: "];
"1000625" -> "1000618"  [label="CFG: "];
"1000626" -> "1000625"  [label="CFG: "];
"1000626" -> "1000624"  [label="AST: "];
"1000626" -> "1000625"  [label="CFG: "];
"1000624" -> "1000626"  [label="CFG: "];
"1000627" -> "1000623"  [label="AST: "];
"1000627" -> "1000624"  [label="CFG: "];
"1000623" -> "1000627"  [label="CFG: "];
"1000617" -> "1000616"  [label="AST: "];
"1000617" -> "1000618"  [label="CFG: "];
"1000617" -> "1000623"  [label="CFG: "];
"1000618" -> "1000617"  [label="AST: "];
"1000623" -> "1000617"  [label="AST: "];
"1000630" -> "1000617"  [label="CFG: "];
"1000633" -> "1000617"  [label="CFG: "];
"1000617" -> "1001380"  [label="DDG: info.index >= VFIO_PCI_NUM_IRQS"];
"1000617" -> "1001380"  [label="DDG: info.argsz < minsz"];
"1000617" -> "1001380"  [label="DDG: info.argsz < minsz || info.index >= VFIO_PCI_NUM_IRQS"];
"1000618" -> "1000617"  [label="DDG: info.argsz"];
"1000618" -> "1000617"  [label="DDG: minsz"];
"1000623" -> "1000617"  [label="DDG: info.index"];
"1000623" -> "1000617"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000618" -> "1000617"  [label="AST: "];
"1000618" -> "1000622"  [label="CFG: "];
"1000619" -> "1000618"  [label="AST: "];
"1000622" -> "1000618"  [label="AST: "];
"1000625" -> "1000618"  [label="CFG: "];
"1000617" -> "1000618"  [label="CFG: "];
"1000618" -> "1001380"  [label="DDG: minsz"];
"1000618" -> "1001380"  [label="DDG: info.argsz"];
"1000618" -> "1000617"  [label="DDG: info.argsz"];
"1000618" -> "1000617"  [label="DDG: minsz"];
"1000606" -> "1000618"  [label="DDG: minsz"];
"1000618" -> "1000685"  [label="DDG: minsz"];
"1000619" -> "1000618"  [label="AST: "];
"1000619" -> "1000621"  [label="CFG: "];
"1000620" -> "1000619"  [label="AST: "];
"1000621" -> "1000619"  [label="AST: "];
"1000622" -> "1000619"  [label="CFG: "];
"1000620" -> "1000619"  [label="AST: "];
"1000620" -> "1000606"  [label="CFG: "];
"1000621" -> "1000620"  [label="CFG: "];
"1000629" -> "1000628"  [label="AST: "];
"1000629" -> "1000630"  [label="CFG: "];
"1000630" -> "1000629"  [label="AST: "];
"1000628" -> "1000629"  [label="CFG: "];
"1000629" -> "1001380"  [label="DDG: EINVAL"];
"1000629" -> "1001380"  [label="DDG: -EINVAL"];
"1000629" -> "1000628"  [label="DDG: -EINVAL"];
"1000630" -> "1000629"  [label="AST: "];
"1000630" -> "1000617"  [label="CFG: "];
"1000629" -> "1000630"  [label="CFG: "];
"1000628" -> "1000616"  [label="AST: "];
"1000628" -> "1000629"  [label="CFG: "];
"1000629" -> "1000628"  [label="AST: "];
"1001380" -> "1000628"  [label="CFG: "];
"1000628" -> "1001380"  [label="DDG: <RET>"];
"1000629" -> "1000628"  [label="DDG: -EINVAL"];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000151"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000149" -> "1000150"  [label="CFG: "];
"1000150" -> "1001380"  [label="DDG: EINVAL"];
"1000150" -> "1001380"  [label="DDG: -EINVAL"];
"1000150" -> "1000149"  [label="DDG: -EINVAL"];
"1000151" -> "1000150"  [label="AST: "];
"1000151" -> "1000144"  [label="CFG: "];
"1000150" -> "1000151"  [label="CFG: "];
"1000149" -> "1000143"  [label="AST: "];
"1000149" -> "1000150"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1001380" -> "1000149"  [label="CFG: "];
"1000149" -> "1001380"  [label="DDG: <RET>"];
"1000150" -> "1000149"  [label="DDG: -EINVAL"];
"1000632" -> "1000631"  [label="AST: "];
"1000632" -> "1000634"  [label="CFG: "];
"1000633" -> "1000632"  [label="AST: "];
"1000634" -> "1000632"  [label="AST: "];
"1000637" -> "1000632"  [label="CFG: "];
"1000639" -> "1000632"  [label="CFG: "];
"1000646" -> "1000632"  [label="CFG: "];
"1000633" -> "1000632"  [label="AST: "];
"1000633" -> "1000617"  [label="CFG: "];
"1000634" -> "1000633"  [label="CFG: "];
"1000634" -> "1000632"  [label="AST: "];
"1000634" -> "1000633"  [label="CFG: "];
"1000632" -> "1000634"  [label="CFG: "];
"1000631" -> "1000603"  [label="AST: "];
"1000632" -> "1000631"  [label="AST: "];
"1000635" -> "1000631"  [label="AST: "];
"1000635" -> "1000631"  [label="AST: "];
"1000636" -> "1000635"  [label="AST: "];
"1000637" -> "1000635"  [label="AST: "];
"1000638" -> "1000635"  [label="AST: "];
"1000639" -> "1000635"  [label="AST: "];
"1000640" -> "1000635"  [label="AST: "];
"1000646" -> "1000635"  [label="AST: "];
"1000647" -> "1000635"  [label="AST: "];
"1000636" -> "1000635"  [label="AST: "];
"1000637" -> "1000636"  [label="CFG: "];
"1000637" -> "1000635"  [label="AST: "];
"1000637" -> "1000632"  [label="CFG: "];
"1000637" -> "1000636"  [label="CFG: "];
"1000638" -> "1000637"  [label="CFG: "];
"1000638" -> "1000635"  [label="AST: "];
"1000638" -> "1000637"  [label="CFG: "];
"1000652" -> "1000638"  [label="CFG: "];
"1000639" -> "1000635"  [label="AST: "];
"1000639" -> "1000632"  [label="CFG: "];
"1000643" -> "1000639"  [label="CFG: "];
"1000642" -> "1000641"  [label="AST: "];
"1000642" -> "1000644"  [label="CFG: "];
"1000643" -> "1000642"  [label="AST: "];
"1000644" -> "1000642"  [label="AST: "];
"1000641" -> "1000642"  [label="CFG: "];
"1000643" -> "1000642"  [label="AST: "];
"1000643" -> "1000639"  [label="CFG: "];
"1000644" -> "1000643"  [label="CFG: "];
"1000644" -> "1000642"  [label="AST: "];
"1000644" -> "1000643"  [label="CFG: "];
"1000642" -> "1000644"  [label="CFG: "];
"1000640" -> "1000635"  [label="AST: "];
"1000641" -> "1000640"  [label="AST: "];
"1000645" -> "1000640"  [label="AST: "];
"1000641" -> "1000640"  [label="AST: "];
"1000641" -> "1000642"  [label="CFG: "];
"1000642" -> "1000641"  [label="AST: "];
"1000645" -> "1000641"  [label="CFG: "];
"1000646" -> "1000641"  [label="CFG: "];
"1000641" -> "1001380"  [label="DDG: pci_is_pcie(vdev->pdev)"];
"1000641" -> "1001380"  [label="DDG: vdev->pdev"];
"1000645" -> "1000640"  [label="AST: "];
"1000645" -> "1000641"  [label="CFG: "];
"1000652" -> "1000645"  [label="CFG: "];
"1000646" -> "1000635"  [label="AST: "];
"1000646" -> "1000632"  [label="CFG: "];
"1000646" -> "1000641"  [label="CFG: "];
"1000649" -> "1000646"  [label="CFG: "];
"1000648" -> "1000647"  [label="AST: "];
"1000648" -> "1000649"  [label="CFG: "];
"1000649" -> "1000648"  [label="AST: "];
"1000647" -> "1000648"  [label="CFG: "];
"1000648" -> "1001380"  [label="DDG: -EINVAL"];
"1000648" -> "1001380"  [label="DDG: EINVAL"];
"1000648" -> "1000647"  [label="DDG: -EINVAL"];
"1000649" -> "1000648"  [label="AST: "];
"1000649" -> "1000646"  [label="CFG: "];
"1000648" -> "1000649"  [label="CFG: "];
"1000647" -> "1000635"  [label="AST: "];
"1000647" -> "1000648"  [label="CFG: "];
"1000648" -> "1000647"  [label="AST: "];
"1001380" -> "1000647"  [label="CFG: "];
"1000647" -> "1001380"  [label="DDG: <RET>"];
"1000648" -> "1000647"  [label="DDG: -EINVAL"];
"1000654" -> "1000650"  [label="AST: "];
"1000654" -> "1000651"  [label="CFG: "];
"1000650" -> "1000654"  [label="CFG: "];
"1000650" -> "1000603"  [label="AST: "];
"1000650" -> "1000654"  [label="CFG: "];
"1000651" -> "1000650"  [label="AST: "];
"1000654" -> "1000650"  [label="AST: "];
"1000657" -> "1000650"  [label="CFG: "];
"1000650" -> "1001380"  [label="DDG: VFIO_IRQ_INFO_EVENTFD"];
"1000650" -> "1000670"  [label="DDG: info.flags"];
"1000650" -> "1000678"  [label="DDG: info.flags"];
"1000651" -> "1000650"  [label="AST: "];
"1000651" -> "1000653"  [label="CFG: "];
"1000652" -> "1000651"  [label="AST: "];
"1000653" -> "1000651"  [label="AST: "];
"1000654" -> "1000651"  [label="CFG: "];
"1000652" -> "1000651"  [label="AST: "];
"1000652" -> "1000638"  [label="CFG: "];
"1000652" -> "1000645"  [label="CFG: "];
"1000653" -> "1000652"  [label="CFG: "];
"1000653" -> "1000651"  [label="AST: "];
"1000653" -> "1000652"  [label="CFG: "];
"1000651" -> "1000653"  [label="CFG: "];
"1000659" -> "1000655"  [label="AST: "];
"1000659" -> "1000661"  [label="CFG: "];
"1000660" -> "1000659"  [label="AST: "];
"1000661" -> "1000659"  [label="AST: "];
"1000655" -> "1000659"  [label="CFG: "];
"1000659" -> "1001380"  [label="DDG: vdev"];
"1000659" -> "1000655"  [label="DDG: vdev"];
"1000659" -> "1000655"  [label="DDG: info.index"];
"1000122" -> "1000659"  [label="DDG: vdev"];
"1000623" -> "1000659"  [label="DDG: info.index"];
"1000659" -> "1000665"  [label="DDG: info.index"];
"1000655" -> "1000603"  [label="AST: "];
"1000655" -> "1000659"  [label="CFG: "];
"1000656" -> "1000655"  [label="AST: "];
"1000659" -> "1000655"  [label="AST: "];
"1000667" -> "1000655"  [label="CFG: "];
"1000655" -> "1001380"  [label="DDG: info.count"];
"1000655" -> "1001380"  [label="DDG: vfio_pci_get_irq_count(vdev, info.index)"];
"1000659" -> "1000655"  [label="DDG: vdev"];
"1000659" -> "1000655"  [label="DDG: info.index"];
"1000656" -> "1000655"  [label="AST: "];
"1000656" -> "1000658"  [label="CFG: "];
"1000657" -> "1000656"  [label="AST: "];
"1000658" -> "1000656"  [label="AST: "];
"1000660" -> "1000656"  [label="CFG: "];
"1000657" -> "1000656"  [label="AST: "];
"1000657" -> "1000650"  [label="CFG: "];
"1000658" -> "1000657"  [label="CFG: "];
"1000660" -> "1000659"  [label="AST: "];
"1000660" -> "1000656"  [label="CFG: "];
"1000662" -> "1000660"  [label="CFG: "];
"1000661" -> "1000659"  [label="AST: "];
"1000661" -> "1000663"  [label="CFG: "];
"1000662" -> "1000661"  [label="AST: "];
"1000663" -> "1000661"  [label="AST: "];
"1000659" -> "1000661"  [label="CFG: "];
"1000662" -> "1000661"  [label="AST: "];
"1000662" -> "1000660"  [label="CFG: "];
"1000663" -> "1000662"  [label="CFG: "];
"1000663" -> "1000661"  [label="AST: "];
"1000663" -> "1000662"  [label="CFG: "];
"1000661" -> "1000663"  [label="CFG: "];
"1000658" -> "1000656"  [label="AST: "];
"1000658" -> "1000657"  [label="CFG: "];
"1000656" -> "1000658"  [label="CFG: "];
"1000668" -> "1000666"  [label="AST: "];
"1000668" -> "1000667"  [label="CFG: "];
"1000666" -> "1000668"  [label="CFG: "];
"1000664" -> "1000603"  [label="AST: "];
"1000665" -> "1000664"  [label="AST: "];
"1000670" -> "1000664"  [label="AST: "];
"1000677" -> "1000664"  [label="AST: "];
"1000669" -> "1000665"  [label="AST: "];
"1000669" -> "1000666"  [label="CFG: "];
"1000665" -> "1000669"  [label="CFG: "];
"1000665" -> "1000664"  [label="AST: "];
"1000665" -> "1000669"  [label="CFG: "];
"1000666" -> "1000665"  [label="AST: "];
"1000669" -> "1000665"  [label="AST: "];
"1000672" -> "1000665"  [label="CFG: "];
"1000680" -> "1000665"  [label="CFG: "];
"1000665" -> "1001380"  [label="DDG: info.index"];
"1000665" -> "1001380"  [label="DDG: info.index == VFIO_PCI_INTX_IRQ_INDEX"];
"1000665" -> "1001380"  [label="DDG: VFIO_PCI_INTX_IRQ_INDEX"];
"1000659" -> "1000665"  [label="DDG: info.index"];
"1000666" -> "1000665"  [label="AST: "];
"1000666" -> "1000668"  [label="CFG: "];
"1000667" -> "1000666"  [label="AST: "];
"1000668" -> "1000666"  [label="AST: "];
"1000669" -> "1000666"  [label="CFG: "];
"1000667" -> "1000666"  [label="AST: "];
"1000667" -> "1000655"  [label="CFG: "];
"1000668" -> "1000667"  [label="CFG: "];
"1000674" -> "1000670"  [label="AST: "];
"1000674" -> "1000676"  [label="CFG: "];
"1000675" -> "1000674"  [label="AST: "];
"1000676" -> "1000674"  [label="AST: "];
"1000670" -> "1000674"  [label="CFG: "];
"1000674" -> "1001380"  [label="DDG: VFIO_IRQ_INFO_AUTOMASKED"];
"1000674" -> "1001380"  [label="DDG: VFIO_IRQ_INFO_MASKABLE"];
"1000674" -> "1000670"  [label="DDG: VFIO_IRQ_INFO_MASKABLE"];
"1000674" -> "1000670"  [label="DDG: VFIO_IRQ_INFO_AUTOMASKED"];
"1000675" -> "1000674"  [label="AST: "];
"1000675" -> "1000671"  [label="CFG: "];
"1000676" -> "1000675"  [label="CFG: "];
"1000670" -> "1000664"  [label="AST: "];
"1000670" -> "1000674"  [label="CFG: "];
"1000671" -> "1000670"  [label="AST: "];
"1000674" -> "1000670"  [label="AST: "];
"1000687" -> "1000670"  [label="CFG: "];
"1000670" -> "1001380"  [label="DDG: VFIO_IRQ_INFO_MASKABLE |\n\t\t\t\t       VFIO_IRQ_INFO_AUTOMASKED"];
"1000670" -> "1001380"  [label="DDG: info.flags |= (VFIO_IRQ_INFO_MASKABLE |\n\t\t\t\t       VFIO_IRQ_INFO_AUTOMASKED)"];
"1000670" -> "1001380"  [label="DDG: info.flags"];
"1000650" -> "1000670"  [label="DDG: info.flags"];
"1000674" -> "1000670"  [label="DDG: VFIO_IRQ_INFO_MASKABLE"];
"1000674" -> "1000670"  [label="DDG: VFIO_IRQ_INFO_AUTOMASKED"];
"1000671" -> "1000670"  [label="AST: "];
"1000671" -> "1000673"  [label="CFG: "];
"1000672" -> "1000671"  [label="AST: "];
"1000673" -> "1000671"  [label="AST: "];
"1000675" -> "1000671"  [label="CFG: "];
"1000672" -> "1000671"  [label="AST: "];
"1000672" -> "1000665"  [label="CFG: "];
"1000673" -> "1000672"  [label="CFG: "];
"1000673" -> "1000671"  [label="AST: "];
"1000673" -> "1000672"  [label="CFG: "];
"1000671" -> "1000673"  [label="CFG: "];
"1000676" -> "1000674"  [label="AST: "];
"1000676" -> "1000675"  [label="CFG: "];
"1000674" -> "1000676"  [label="CFG: "];
"1000156" -> "1000152"  [label="AST: "];
"1000156" -> "1000153"  [label="CFG: "];
"1000152" -> "1000156"  [label="CFG: "];
"1000152" -> "1000130"  [label="AST: "];
"1000152" -> "1000156"  [label="CFG: "];
"1000153" -> "1000152"  [label="AST: "];
"1000156" -> "1000152"  [label="AST: "];
"1000159" -> "1000152"  [label="CFG: "];
"1000152" -> "1001380"  [label="DDG: info.flags"];
"1000152" -> "1001380"  [label="DDG: VFIO_DEVICE_FLAGS_PCI"];
"1000152" -> "1000161"  [label="DDG: info.flags"];
"1000153" -> "1000152"  [label="AST: "];
"1000153" -> "1000155"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000155" -> "1000153"  [label="AST: "];
"1000156" -> "1000153"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000154" -> "1000144"  [label="CFG: "];
"1000155" -> "1000154"  [label="CFG: "];
"1000155" -> "1000153"  [label="AST: "];
"1000155" -> "1000154"  [label="CFG: "];
"1000153" -> "1000155"  [label="CFG: "];
"1000677" -> "1000664"  [label="AST: "];
"1000678" -> "1000677"  [label="AST: "];
"1000682" -> "1000678"  [label="AST: "];
"1000682" -> "1000679"  [label="CFG: "];
"1000678" -> "1000682"  [label="CFG: "];
"1000678" -> "1000677"  [label="AST: "];
"1000678" -> "1000682"  [label="CFG: "];
"1000679" -> "1000678"  [label="AST: "];
"1000682" -> "1000678"  [label="AST: "];
"1000687" -> "1000678"  [label="CFG: "];
"1000678" -> "1001380"  [label="DDG: VFIO_IRQ_INFO_NORESIZE"];
"1000678" -> "1001380"  [label="DDG: info.flags |= VFIO_IRQ_INFO_NORESIZE"];
"1000678" -> "1001380"  [label="DDG: info.flags"];
"1000650" -> "1000678"  [label="DDG: info.flags"];
"1000679" -> "1000678"  [label="AST: "];
"1000679" -> "1000681"  [label="CFG: "];
"1000680" -> "1000679"  [label="AST: "];
"1000681" -> "1000679"  [label="AST: "];
"1000682" -> "1000679"  [label="CFG: "];
"1000680" -> "1000679"  [label="AST: "];
"1000680" -> "1000665"  [label="CFG: "];
"1000681" -> "1000680"  [label="CFG: "];
"1000681" -> "1000679"  [label="AST: "];
"1000681" -> "1000680"  [label="CFG: "];
"1000679" -> "1000681"  [label="CFG: "];
"1000683" -> "1000603"  [label="AST: "];
"1000683" -> "1000684"  [label="CFG: "];
"1000684" -> "1000683"  [label="AST: "];
"1001380" -> "1000683"  [label="CFG: "];
"1000683" -> "1001380"  [label="DDG: <RET>"];
"1000684" -> "1000683"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000686" -> "1000685"  [label="AST: "];
"1000686" -> "1000688"  [label="CFG: "];
"1000687" -> "1000686"  [label="AST: "];
"1000688" -> "1000686"  [label="AST: "];
"1000690" -> "1000686"  [label="CFG: "];
"1000686" -> "1001380"  [label="DDG: arg"];
"1000686" -> "1000685"  [label="DDG: arg"];
"1000609" -> "1000686"  [label="DDG: arg"];
"1000119" -> "1000686"  [label="DDG: arg"];
"1000688" -> "1000686"  [label="AST: "];
"1000688" -> "1000687"  [label="CFG: "];
"1000686" -> "1000688"  [label="CFG: "];
"1000689" -> "1000685"  [label="AST: "];
"1000689" -> "1000690"  [label="CFG: "];
"1000690" -> "1000689"  [label="AST: "];
"1000691" -> "1000689"  [label="CFG: "];
"1000690" -> "1000689"  [label="AST: "];
"1000690" -> "1000686"  [label="CFG: "];
"1000689" -> "1000690"  [label="CFG: "];
"1000691" -> "1000685"  [label="AST: "];
"1000691" -> "1000689"  [label="CFG: "];
"1000685" -> "1000691"  [label="CFG: "];
"1000684" -> "1000683"  [label="AST: "];
"1000684" -> "1000692"  [label="CFG: "];
"1000684" -> "1000694"  [label="CFG: "];
"1000685" -> "1000684"  [label="AST: "];
"1000692" -> "1000684"  [label="AST: "];
"1000694" -> "1000684"  [label="AST: "];
"1000683" -> "1000684"  [label="CFG: "];
"1000684" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000684" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz)"];
"1000684" -> "1001380"  [label="DDG: -EFAULT"];
"1000684" -> "1000683"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000692" -> "1000684"  [label="DDG: EFAULT"];
"1000685" -> "1000684"  [label="AST: "];
"1000685" -> "1000691"  [label="CFG: "];
"1000686" -> "1000685"  [label="AST: "];
"1000689" -> "1000685"  [label="AST: "];
"1000691" -> "1000685"  [label="AST: "];
"1000693" -> "1000685"  [label="CFG: "];
"1000694" -> "1000685"  [label="CFG: "];
"1000685" -> "1001380"  [label="DDG: &info"];
"1000685" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000685" -> "1001380"  [label="DDG: minsz"];
"1000686" -> "1000685"  [label="DDG: arg"];
"1000606" -> "1000685"  [label="DDG: &info"];
"1000618" -> "1000685"  [label="DDG: minsz"];
"1000694" -> "1000684"  [label="AST: "];
"1000694" -> "1000685"  [label="CFG: "];
"1000684" -> "1000694"  [label="CFG: "];
"1000692" -> "1000684"  [label="AST: "];
"1000692" -> "1000693"  [label="CFG: "];
"1000693" -> "1000692"  [label="AST: "];
"1000684" -> "1000692"  [label="CFG: "];
"1000692" -> "1001380"  [label="DDG: EFAULT"];
"1000692" -> "1000684"  [label="DDG: EFAULT"];
"1000693" -> "1000692"  [label="AST: "];
"1000693" -> "1000685"  [label="CFG: "];
"1000692" -> "1000693"  [label="CFG: "];
"1000697" -> "1000696"  [label="AST: "];
"1000697" -> "1000699"  [label="CFG: "];
"1000698" -> "1000697"  [label="AST: "];
"1000699" -> "1000697"  [label="AST: "];
"1000705" -> "1000697"  [label="CFG: "];
"1000882" -> "1000697"  [label="CFG: "];
"1000697" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_SET_IRQS"];
"1000697" -> "1001380"  [label="DDG: VFIO_DEVICE_SET_IRQS"];
"1000697" -> "1001380"  [label="DDG: cmd"];
"1000600" -> "1000697"  [label="DDG: cmd"];
"1000118" -> "1000697"  [label="DDG: cmd"];
"1000697" -> "1000881"  [label="DDG: cmd"];
"1000698" -> "1000697"  [label="AST: "];
"1000698" -> "1000600"  [label="CFG: "];
"1000699" -> "1000698"  [label="CFG: "];
"1000699" -> "1000697"  [label="AST: "];
"1000699" -> "1000698"  [label="CFG: "];
"1000697" -> "1000699"  [label="CFG: "];
"1000695" -> "1000599"  [label="AST: "];
"1000696" -> "1000695"  [label="AST: "];
"1000696" -> "1000695"  [label="AST: "];
"1000697" -> "1000696"  [label="AST: "];
"1000700" -> "1000696"  [label="AST: "];
"1000879" -> "1000696"  [label="AST: "];
"1000706" -> "1000704"  [label="AST: "];
"1000706" -> "1000705"  [label="CFG: "];
"1000704" -> "1000706"  [label="CFG: "];
"1000704" -> "1000700"  [label="AST: "];
"1000704" -> "1000706"  [label="CFG: "];
"1000705" -> "1000704"  [label="AST: "];
"1000706" -> "1000704"  [label="AST: "];
"1000710" -> "1000704"  [label="CFG: "];
"1000704" -> "1001380"  [label="DDG: NULL"];
"1000704" -> "1001380"  [label="DDG: data"];
"1000704" -> "1000855"  [label="DDG: data"];
"1000705" -> "1000704"  [label="AST: "];
"1000705" -> "1000697"  [label="CFG: "];
"1000706" -> "1000705"  [label="CFG: "];
"1000709" -> "1000700"  [label="AST: "];
"1000709" -> "1000711"  [label="CFG: "];
"1000710" -> "1000709"  [label="AST: "];
"1000711" -> "1000709"  [label="AST: "];
"1000715" -> "1000709"  [label="CFG: "];
"1000709" -> "1001380"  [label="DDG: ret"];
"1000710" -> "1000709"  [label="AST: "];
"1000710" -> "1000704"  [label="CFG: "];
"1000711" -> "1000710"  [label="CFG: "];
"1000711" -> "1000709"  [label="AST: "];
"1000711" -> "1000710"  [label="CFG: "];
"1000709" -> "1000711"  [label="CFG: "];
"1000700" -> "1000696"  [label="AST: "];
"1000701" -> "1000700"  [label="AST: "];
"1000702" -> "1000700"  [label="AST: "];
"1000703" -> "1000700"  [label="AST: "];
"1000704" -> "1000700"  [label="AST: "];
"1000707" -> "1000700"  [label="AST: "];
"1000708" -> "1000700"  [label="AST: "];
"1000709" -> "1000700"  [label="AST: "];
"1000712" -> "1000700"  [label="AST: "];
"1000723" -> "1000700"  [label="AST: "];
"1000757" -> "1000700"  [label="AST: "];
"1000764" -> "1000700"  [label="AST: "];
"1000783" -> "1000700"  [label="AST: "];
"1000811" -> "1000700"  [label="AST: "];
"1000848" -> "1000700"  [label="AST: "];
"1000853" -> "1000700"  [label="AST: "];
"1000870" -> "1000700"  [label="AST: "];
"1000875" -> "1000700"  [label="AST: "];
"1000877" -> "1000700"  [label="AST: "];
"1000714" -> "1000713"  [label="AST: "];
"1000714" -> "1000715"  [label="CFG: "];
"1000715" -> "1000714"  [label="AST: "];
"1000717" -> "1000714"  [label="CFG: "];
"1000715" -> "1000714"  [label="AST: "];
"1000715" -> "1000709"  [label="CFG: "];
"1000714" -> "1000715"  [label="CFG: "];
"1000716" -> "1000713"  [label="AST: "];
"1000716" -> "1000718"  [label="CFG: "];
"1000717" -> "1000716"  [label="AST: "];
"1000718" -> "1000716"  [label="AST: "];
"1000719" -> "1000716"  [label="CFG: "];
"1000716" -> "1001380"  [label="DDG: arg"];
"1000716" -> "1000713"  [label="DDG: arg"];
"1000119" -> "1000716"  [label="DDG: arg"];
"1000716" -> "1000832"  [label="DDG: arg"];
"1000716" -> "1000834"  [label="DDG: arg"];
"1000712" -> "1000700"  [label="AST: "];
"1000713" -> "1000712"  [label="AST: "];
"1000720" -> "1000712"  [label="AST: "];
"1000718" -> "1000716"  [label="AST: "];
"1000718" -> "1000717"  [label="CFG: "];
"1000716" -> "1000718"  [label="CFG: "];
"1000719" -> "1000713"  [label="AST: "];
"1000719" -> "1000716"  [label="CFG: "];
"1000713" -> "1000719"  [label="CFG: "];
"1000713" -> "1000712"  [label="AST: "];
"1000713" -> "1000719"  [label="CFG: "];
"1000714" -> "1000713"  [label="AST: "];
"1000716" -> "1000713"  [label="AST: "];
"1000719" -> "1000713"  [label="AST: "];
"1000722" -> "1000713"  [label="CFG: "];
"1000727" -> "1000713"  [label="CFG: "];
"1000713" -> "1001380"  [label="DDG: &hdr"];
"1000713" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000713" -> "1001380"  [label="DDG: copy_from_user(&hdr, (void __user *)arg, minsz)"];
"1000713" -> "1001380"  [label="DDG: minsz"];
"1000716" -> "1000713"  [label="DDG: arg"];
"1000713" -> "1000725"  [label="DDG: minsz"];
"1000721" -> "1000720"  [label="AST: "];
"1000721" -> "1000722"  [label="CFG: "];
"1000722" -> "1000721"  [label="AST: "];
"1000720" -> "1000721"  [label="CFG: "];
"1000721" -> "1001380"  [label="DDG: -EFAULT"];
"1000721" -> "1001380"  [label="DDG: EFAULT"];
"1000721" -> "1000720"  [label="DDG: -EFAULT"];
"1000722" -> "1000721"  [label="AST: "];
"1000722" -> "1000713"  [label="CFG: "];
"1000721" -> "1000722"  [label="CFG: "];
"1000720" -> "1000712"  [label="AST: "];
"1000720" -> "1000721"  [label="CFG: "];
"1000721" -> "1000720"  [label="AST: "];
"1001380" -> "1000720"  [label="CFG: "];
"1000720" -> "1001380"  [label="DDG: <RET>"];
"1000721" -> "1000720"  [label="DDG: -EFAULT"];
"1000728" -> "1000726"  [label="AST: "];
"1000728" -> "1000727"  [label="CFG: "];
"1000726" -> "1000728"  [label="CFG: "];
"1000729" -> "1000725"  [label="AST: "];
"1000729" -> "1000726"  [label="CFG: "];
"1000725" -> "1000729"  [label="CFG: "];
"1000730" -> "1000724"  [label="AST: "];
"1000730" -> "1000731"  [label="CFG: "];
"1000730" -> "1000736"  [label="CFG: "];
"1000731" -> "1000730"  [label="AST: "];
"1000736" -> "1000730"  [label="AST: "];
"1000724" -> "1000730"  [label="CFG: "];
"1000730" -> "1001380"  [label="DDG: hdr.index >= VFIO_PCI_NUM_IRQS"];
"1000730" -> "1001380"  [label="DDG: hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000730" -> "1000724"  [label="DDG: hdr.index >= VFIO_PCI_NUM_IRQS"];
"1000730" -> "1000724"  [label="DDG: hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000731" -> "1000730"  [label="DDG: hdr.index"];
"1000731" -> "1000730"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000736" -> "1000730"  [label="DDG: hdr.count >= (U32_MAX - hdr.start)"];
"1000736" -> "1000730"  [label="DDG: hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000731" -> "1000730"  [label="AST: "];
"1000731" -> "1000735"  [label="CFG: "];
"1000732" -> "1000731"  [label="AST: "];
"1000735" -> "1000731"  [label="AST: "];
"1000739" -> "1000731"  [label="CFG: "];
"1000730" -> "1000731"  [label="CFG: "];
"1000731" -> "1001380"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000731" -> "1001380"  [label="DDG: hdr.index"];
"1000731" -> "1000730"  [label="DDG: hdr.index"];
"1000731" -> "1000730"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000731" -> "1000759"  [label="DDG: hdr.index"];
"1000732" -> "1000731"  [label="AST: "];
"1000732" -> "1000734"  [label="CFG: "];
"1000733" -> "1000732"  [label="AST: "];
"1000734" -> "1000732"  [label="AST: "];
"1000735" -> "1000732"  [label="CFG: "];
"1000733" -> "1000732"  [label="AST: "];
"1000733" -> "1000725"  [label="CFG: "];
"1000734" -> "1000733"  [label="CFG: "];
"1000723" -> "1000700"  [label="AST: "];
"1000724" -> "1000723"  [label="AST: "];
"1000754" -> "1000723"  [label="AST: "];
"1000734" -> "1000732"  [label="AST: "];
"1000734" -> "1000733"  [label="CFG: "];
"1000732" -> "1000734"  [label="CFG: "];
"1000735" -> "1000731"  [label="AST: "];
"1000735" -> "1000732"  [label="CFG: "];
"1000731" -> "1000735"  [label="CFG: "];
"1000724" -> "1000723"  [label="AST: "];
"1000724" -> "1000725"  [label="CFG: "];
"1000724" -> "1000730"  [label="CFG: "];
"1000725" -> "1000724"  [label="AST: "];
"1000730" -> "1000724"  [label="AST: "];
"1000756" -> "1000724"  [label="CFG: "];
"1000758" -> "1000724"  [label="CFG: "];
"1000724" -> "1001380"  [label="DDG: hdr.argsz < minsz || hdr.index >= VFIO_PCI_NUM_IRQS ||\n\t\t    hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000724" -> "1001380"  [label="DDG: hdr.index >= VFIO_PCI_NUM_IRQS ||\n\t\t    hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000724" -> "1001380"  [label="DDG: hdr.argsz < minsz"];
"1000725" -> "1000724"  [label="DDG: hdr.argsz"];
"1000725" -> "1000724"  [label="DDG: minsz"];
"1000730" -> "1000724"  [label="DDG: hdr.index >= VFIO_PCI_NUM_IRQS"];
"1000730" -> "1000724"  [label="DDG: hdr.count >= (U32_MAX - hdr.start) ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000725" -> "1000724"  [label="AST: "];
"1000725" -> "1000729"  [label="CFG: "];
"1000726" -> "1000725"  [label="AST: "];
"1000729" -> "1000725"  [label="AST: "];
"1000733" -> "1000725"  [label="CFG: "];
"1000724" -> "1000725"  [label="CFG: "];
"1000725" -> "1001380"  [label="DDG: minsz"];
"1000725" -> "1001380"  [label="DDG: hdr.argsz"];
"1000725" -> "1000724"  [label="DDG: hdr.argsz"];
"1000725" -> "1000724"  [label="DDG: minsz"];
"1000713" -> "1000725"  [label="DDG: minsz"];
"1000725" -> "1000816"  [label="DDG: hdr.argsz"];
"1000725" -> "1000816"  [label="DDG: minsz"];
"1000726" -> "1000725"  [label="AST: "];
"1000726" -> "1000728"  [label="CFG: "];
"1000727" -> "1000726"  [label="AST: "];
"1000728" -> "1000726"  [label="AST: "];
"1000729" -> "1000726"  [label="CFG: "];
"1000727" -> "1000726"  [label="AST: "];
"1000727" -> "1000713"  [label="CFG: "];
"1000728" -> "1000727"  [label="CFG: "];
"1000740" -> "1000738"  [label="AST: "];
"1000740" -> "1000739"  [label="CFG: "];
"1000738" -> "1000740"  [label="CFG: "];
"1000741" -> "1000737"  [label="AST: "];
"1000741" -> "1000743"  [label="CFG: "];
"1000742" -> "1000741"  [label="AST: "];
"1000743" -> "1000741"  [label="AST: "];
"1000737" -> "1000741"  [label="CFG: "];
"1000741" -> "1001380"  [label="DDG: U32_MAX"];
"1000741" -> "1001380"  [label="DDG: hdr.start"];
"1000741" -> "1000737"  [label="DDG: U32_MAX"];
"1000741" -> "1000737"  [label="DDG: hdr.start"];
"1000741" -> "1000766"  [label="DDG: hdr.start"];
"1000742" -> "1000741"  [label="AST: "];
"1000742" -> "1000738"  [label="CFG: "];
"1000744" -> "1000742"  [label="CFG: "];
"1000743" -> "1000741"  [label="AST: "];
"1000743" -> "1000745"  [label="CFG: "];
"1000744" -> "1000743"  [label="AST: "];
"1000745" -> "1000743"  [label="AST: "];
"1000741" -> "1000743"  [label="CFG: "];
"1000744" -> "1000743"  [label="AST: "];
"1000744" -> "1000742"  [label="CFG: "];
"1000745" -> "1000744"  [label="CFG: "];
"1000745" -> "1000743"  [label="AST: "];
"1000745" -> "1000744"  [label="CFG: "];
"1000743" -> "1000745"  [label="CFG: "];
"1000736" -> "1000730"  [label="AST: "];
"1000736" -> "1000737"  [label="CFG: "];
"1000736" -> "1000746"  [label="CFG: "];
"1000737" -> "1000736"  [label="AST: "];
"1000746" -> "1000736"  [label="AST: "];
"1000730" -> "1000736"  [label="CFG: "];
"1000736" -> "1001380"  [label="DDG: hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000736" -> "1001380"  [label="DDG: hdr.count >= (U32_MAX - hdr.start)"];
"1000736" -> "1000730"  [label="DDG: hdr.count >= (U32_MAX - hdr.start)"];
"1000736" -> "1000730"  [label="DDG: hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000737" -> "1000736"  [label="DDG: hdr.count"];
"1000737" -> "1000736"  [label="DDG: U32_MAX - hdr.start"];
"1000746" -> "1000736"  [label="DDG: hdr.flags"];
"1000746" -> "1000736"  [label="DDG: ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000737" -> "1000736"  [label="AST: "];
"1000737" -> "1000741"  [label="CFG: "];
"1000738" -> "1000737"  [label="AST: "];
"1000741" -> "1000737"  [label="AST: "];
"1000748" -> "1000737"  [label="CFG: "];
"1000736" -> "1000737"  [label="CFG: "];
"1000737" -> "1001380"  [label="DDG: hdr.count"];
"1000737" -> "1001380"  [label="DDG: U32_MAX - hdr.start"];
"1000737" -> "1000736"  [label="DDG: hdr.count"];
"1000737" -> "1000736"  [label="DDG: U32_MAX - hdr.start"];
"1000741" -> "1000737"  [label="DDG: U32_MAX"];
"1000741" -> "1000737"  [label="DDG: hdr.start"];
"1000737" -> "1000771"  [label="DDG: hdr.count"];
"1000737" -> "1000772"  [label="DDG: hdr.count"];
"1000737" -> "1000821"  [label="DDG: hdr.count"];
"1000737" -> "1000855"  [label="DDG: hdr.count"];
"1000738" -> "1000737"  [label="AST: "];
"1000738" -> "1000740"  [label="CFG: "];
"1000739" -> "1000738"  [label="AST: "];
"1000740" -> "1000738"  [label="AST: "];
"1000742" -> "1000738"  [label="CFG: "];
"1000739" -> "1000738"  [label="AST: "];
"1000739" -> "1000731"  [label="CFG: "];
"1000740" -> "1000739"  [label="CFG: "];
"1000749" -> "1000747"  [label="AST: "];
"1000749" -> "1000748"  [label="CFG: "];
"1000747" -> "1000749"  [label="CFG: "];
"1000750" -> "1000746"  [label="AST: "];
"1000750" -> "1000751"  [label="CFG: "];
"1000751" -> "1000750"  [label="AST: "];
"1000746" -> "1000750"  [label="CFG: "];
"1000750" -> "1001380"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1000750" -> "1000746"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1000751" -> "1000750"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000751" -> "1000750"  [label="DDG: VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1000751" -> "1000750"  [label="AST: "];
"1000751" -> "1000753"  [label="CFG: "];
"1000752" -> "1000751"  [label="AST: "];
"1000753" -> "1000751"  [label="AST: "];
"1000750" -> "1000751"  [label="CFG: "];
"1000751" -> "1001380"  [label="DDG: VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1000751" -> "1001380"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000751" -> "1000750"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000751" -> "1000750"  [label="DDG: VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1000751" -> "1000784"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000752" -> "1000751"  [label="AST: "];
"1000752" -> "1000747"  [label="CFG: "];
"1000753" -> "1000752"  [label="CFG: "];
"1000746" -> "1000736"  [label="AST: "];
"1000746" -> "1000750"  [label="CFG: "];
"1000747" -> "1000746"  [label="AST: "];
"1000750" -> "1000746"  [label="AST: "];
"1000736" -> "1000746"  [label="CFG: "];
"1000746" -> "1001380"  [label="DDG: hdr.flags"];
"1000746" -> "1001380"  [label="DDG: ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000746" -> "1000736"  [label="DDG: hdr.flags"];
"1000746" -> "1000736"  [label="DDG: ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK)"];
"1000750" -> "1000746"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK"];
"1000746" -> "1000784"  [label="DDG: hdr.flags"];
"1000747" -> "1000746"  [label="AST: "];
"1000747" -> "1000749"  [label="CFG: "];
"1000748" -> "1000747"  [label="AST: "];
"1000749" -> "1000747"  [label="AST: "];
"1000752" -> "1000747"  [label="CFG: "];
"1000748" -> "1000747"  [label="AST: "];
"1000748" -> "1000737"  [label="CFG: "];
"1000749" -> "1000748"  [label="CFG: "];
"1000119" -> "1000116"  [label="AST: "];
"1000119" -> "1001380"  [label="DDG: arg"];
"1000119" -> "1000136"  [label="DDG: arg"];
"1000119" -> "1000183"  [label="DDG: arg"];
"1000119" -> "1000212"  [label="DDG: arg"];
"1000119" -> "1000557"  [label="DDG: arg"];
"1000119" -> "1000589"  [label="DDG: arg"];
"1000119" -> "1000609"  [label="DDG: arg"];
"1000119" -> "1000686"  [label="DDG: arg"];
"1000119" -> "1000716"  [label="DDG: arg"];
"1000119" -> "1000832"  [label="DDG: arg"];
"1000119" -> "1000834"  [label="DDG: arg"];
"1000119" -> "1000922"  [label="DDG: arg"];
"1000119" -> "1001058"  [label="DDG: arg"];
"1000119" -> "1001074"  [label="DDG: arg"];
"1000119" -> "1001076"  [label="DDG: arg"];
"1000119" -> "1001122"  [label="DDG: arg"];
"1000119" -> "1001229"  [label="DDG: arg"];
"1000119" -> "1001231"  [label="DDG: arg"];
"1001676" -> "1000116"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000118" -> "1001380"  [label="DDG: cmd"];
"1000118" -> "1000127"  [label="DDG: cmd"];
"1000118" -> "1000194"  [label="DDG: cmd"];
"1000118" -> "1000600"  [label="DDG: cmd"];
"1000118" -> "1000697"  [label="DDG: cmd"];
"1000118" -> "1000881"  [label="DDG: cmd"];
"1000118" -> "1000898"  [label="DDG: cmd"];
"1000118" -> "1001097"  [label="DDG: cmd"];
"1001675" -> "1000116"  [label="AST: "];
"1000160" -> "1000158"  [label="AST: "];
"1000160" -> "1000159"  [label="CFG: "];
"1000158" -> "1000160"  [label="CFG: "];
"1000157" -> "1000130"  [label="AST: "];
"1000158" -> "1000157"  [label="AST: "];
"1000161" -> "1000157"  [label="AST: "];
"1000158" -> "1000157"  [label="AST: "];
"1000158" -> "1000160"  [label="CFG: "];
"1000159" -> "1000158"  [label="AST: "];
"1000160" -> "1000158"  [label="AST: "];
"1000163" -> "1000158"  [label="CFG: "];
"1000168" -> "1000158"  [label="CFG: "];
"1000159" -> "1000158"  [label="AST: "];
"1000159" -> "1000152"  [label="CFG: "];
"1000160" -> "1000159"  [label="CFG: "];
"1000753" -> "1000751"  [label="AST: "];
"1000753" -> "1000752"  [label="CFG: "];
"1000751" -> "1000753"  [label="CFG: "];
"1000755" -> "1000754"  [label="AST: "];
"1000755" -> "1000756"  [label="CFG: "];
"1000756" -> "1000755"  [label="AST: "];
"1000754" -> "1000755"  [label="CFG: "];
"1000755" -> "1001380"  [label="DDG: -EINVAL"];
"1000755" -> "1001380"  [label="DDG: EINVAL"];
"1000755" -> "1000754"  [label="DDG: -EINVAL"];
"1000756" -> "1000755"  [label="AST: "];
"1000756" -> "1000724"  [label="CFG: "];
"1000755" -> "1000756"  [label="CFG: "];
"1000754" -> "1000723"  [label="AST: "];
"1000754" -> "1000755"  [label="CFG: "];
"1000755" -> "1000754"  [label="AST: "];
"1001380" -> "1000754"  [label="CFG: "];
"1000754" -> "1001380"  [label="DDG: <RET>"];
"1000755" -> "1000754"  [label="DDG: -EINVAL"];
"1000757" -> "1000700"  [label="AST: "];
"1000757" -> "1000759"  [label="CFG: "];
"1000758" -> "1000757"  [label="AST: "];
"1000759" -> "1000757"  [label="AST: "];
"1000768" -> "1000757"  [label="CFG: "];
"1000757" -> "1001380"  [label="DDG: vfio_pci_get_irq_count(vdev, hdr.index)"];
"1000759" -> "1000757"  [label="DDG: vdev"];
"1000759" -> "1000757"  [label="DDG: hdr.index"];
"1000757" -> "1000766"  [label="DDG: max"];
"1000758" -> "1000757"  [label="AST: "];
"1000758" -> "1000724"  [label="CFG: "];
"1000760" -> "1000758"  [label="CFG: "];
"1000760" -> "1000759"  [label="AST: "];
"1000760" -> "1000758"  [label="CFG: "];
"1000762" -> "1000760"  [label="CFG: "];
"1000761" -> "1000759"  [label="AST: "];
"1000761" -> "1000763"  [label="CFG: "];
"1000762" -> "1000761"  [label="AST: "];
"1000763" -> "1000761"  [label="AST: "];
"1000759" -> "1000761"  [label="CFG: "];
"1000762" -> "1000761"  [label="AST: "];
"1000762" -> "1000760"  [label="CFG: "];
"1000763" -> "1000762"  [label="CFG: "];
"1000763" -> "1000761"  [label="AST: "];
"1000763" -> "1000762"  [label="CFG: "];
"1000761" -> "1000763"  [label="CFG: "];
"1000759" -> "1000757"  [label="AST: "];
"1000759" -> "1000761"  [label="CFG: "];
"1000760" -> "1000759"  [label="AST: "];
"1000761" -> "1000759"  [label="AST: "];
"1000757" -> "1000759"  [label="CFG: "];
"1000759" -> "1001380"  [label="DDG: vdev"];
"1000759" -> "1001380"  [label="DDG: hdr.index"];
"1000759" -> "1000757"  [label="DDG: vdev"];
"1000759" -> "1000757"  [label="DDG: hdr.index"];
"1000122" -> "1000759"  [label="DDG: vdev"];
"1000731" -> "1000759"  [label="DDG: hdr.index"];
"1000759" -> "1000855"  [label="DDG: vdev"];
"1000759" -> "1000855"  [label="DDG: hdr.index"];
"1000769" -> "1000767"  [label="AST: "];
"1000769" -> "1000768"  [label="CFG: "];
"1000767" -> "1000769"  [label="CFG: "];
"1000770" -> "1000766"  [label="AST: "];
"1000770" -> "1000767"  [label="CFG: "];
"1000766" -> "1000770"  [label="CFG: "];
"1000764" -> "1000700"  [label="AST: "];
"1000765" -> "1000764"  [label="AST: "];
"1000780" -> "1000764"  [label="AST: "];
"1000771" -> "1000765"  [label="AST: "];
"1000771" -> "1000779"  [label="CFG: "];
"1000772" -> "1000771"  [label="AST: "];
"1000779" -> "1000771"  [label="AST: "];
"1000765" -> "1000771"  [label="CFG: "];
"1000771" -> "1001380"  [label="DDG: hdr.start + hdr.count"];
"1000771" -> "1001380"  [label="DDG: max"];
"1000771" -> "1000765"  [label="DDG: hdr.start + hdr.count"];
"1000771" -> "1000765"  [label="DDG: max"];
"1000766" -> "1000771"  [label="DDG: hdr.start"];
"1000766" -> "1000771"  [label="DDG: max"];
"1000737" -> "1000771"  [label="DDG: hdr.count"];
"1000772" -> "1000771"  [label="AST: "];
"1000772" -> "1000776"  [label="CFG: "];
"1000773" -> "1000772"  [label="AST: "];
"1000776" -> "1000772"  [label="AST: "];
"1000779" -> "1000772"  [label="CFG: "];
"1000772" -> "1001380"  [label="DDG: hdr.start"];
"1000772" -> "1001380"  [label="DDG: hdr.count"];
"1000766" -> "1000772"  [label="DDG: hdr.start"];
"1000737" -> "1000772"  [label="DDG: hdr.count"];
"1000773" -> "1000772"  [label="AST: "];
"1000773" -> "1000775"  [label="CFG: "];
"1000774" -> "1000773"  [label="AST: "];
"1000775" -> "1000773"  [label="AST: "];
"1000777" -> "1000773"  [label="CFG: "];
"1000774" -> "1000773"  [label="AST: "];
"1000774" -> "1000766"  [label="CFG: "];
"1000775" -> "1000774"  [label="CFG: "];
"1000775" -> "1000773"  [label="AST: "];
"1000775" -> "1000774"  [label="CFG: "];
"1000773" -> "1000775"  [label="CFG: "];
"1000776" -> "1000772"  [label="AST: "];
"1000776" -> "1000778"  [label="CFG: "];
"1000777" -> "1000776"  [label="AST: "];
"1000778" -> "1000776"  [label="AST: "];
"1000772" -> "1000776"  [label="CFG: "];
"1000777" -> "1000776"  [label="AST: "];
"1000777" -> "1000773"  [label="CFG: "];
"1000778" -> "1000777"  [label="CFG: "];
"1000778" -> "1000776"  [label="AST: "];
"1000778" -> "1000777"  [label="CFG: "];
"1000776" -> "1000778"  [label="CFG: "];
"1000779" -> "1000771"  [label="AST: "];
"1000779" -> "1000772"  [label="CFG: "];
"1000771" -> "1000779"  [label="CFG: "];
"1000765" -> "1000764"  [label="AST: "];
"1000765" -> "1000766"  [label="CFG: "];
"1000765" -> "1000771"  [label="CFG: "];
"1000766" -> "1000765"  [label="AST: "];
"1000771" -> "1000765"  [label="AST: "];
"1000782" -> "1000765"  [label="CFG: "];
"1000786" -> "1000765"  [label="CFG: "];
"1000765" -> "1001380"  [label="DDG: hdr.start >= max"];
"1000765" -> "1001380"  [label="DDG: hdr.start >= max || hdr.start + hdr.count > max"];
"1000765" -> "1001380"  [label="DDG: hdr.start + hdr.count > max"];
"1000766" -> "1000765"  [label="DDG: hdr.start"];
"1000766" -> "1000765"  [label="DDG: max"];
"1000771" -> "1000765"  [label="DDG: hdr.start + hdr.count"];
"1000771" -> "1000765"  [label="DDG: max"];
"1000766" -> "1000765"  [label="AST: "];
"1000766" -> "1000770"  [label="CFG: "];
"1000767" -> "1000766"  [label="AST: "];
"1000770" -> "1000766"  [label="AST: "];
"1000774" -> "1000766"  [label="CFG: "];
"1000765" -> "1000766"  [label="CFG: "];
"1000766" -> "1001380"  [label="DDG: hdr.start"];
"1000766" -> "1001380"  [label="DDG: max"];
"1000766" -> "1000765"  [label="DDG: hdr.start"];
"1000766" -> "1000765"  [label="DDG: max"];
"1000741" -> "1000766"  [label="DDG: hdr.start"];
"1000757" -> "1000766"  [label="DDG: max"];
"1000766" -> "1000771"  [label="DDG: hdr.start"];
"1000766" -> "1000771"  [label="DDG: max"];
"1000766" -> "1000772"  [label="DDG: hdr.start"];
"1000766" -> "1000855"  [label="DDG: hdr.start"];
"1000767" -> "1000766"  [label="AST: "];
"1000767" -> "1000769"  [label="CFG: "];
"1000768" -> "1000767"  [label="AST: "];
"1000769" -> "1000767"  [label="AST: "];
"1000770" -> "1000767"  [label="CFG: "];
"1000768" -> "1000767"  [label="AST: "];
"1000768" -> "1000757"  [label="CFG: "];
"1000769" -> "1000768"  [label="CFG: "];
"1000781" -> "1000780"  [label="AST: "];
"1000781" -> "1000782"  [label="CFG: "];
"1000782" -> "1000781"  [label="AST: "];
"1000780" -> "1000781"  [label="CFG: "];
"1000781" -> "1001380"  [label="DDG: -EINVAL"];
"1000781" -> "1001380"  [label="DDG: EINVAL"];
"1000781" -> "1000780"  [label="DDG: -EINVAL"];
"1000782" -> "1000781"  [label="AST: "];
"1000782" -> "1000765"  [label="CFG: "];
"1000781" -> "1000782"  [label="CFG: "];
"1000780" -> "1000764"  [label="AST: "];
"1000780" -> "1000781"  [label="CFG: "];
"1000781" -> "1000780"  [label="AST: "];
"1001380" -> "1000780"  [label="CFG: "];
"1000780" -> "1001380"  [label="DDG: <RET>"];
"1000781" -> "1000780"  [label="DDG: -EINVAL"];
"1000784" -> "1000783"  [label="AST: "];
"1000784" -> "1000788"  [label="CFG: "];
"1000785" -> "1000784"  [label="AST: "];
"1000788" -> "1000784"  [label="AST: "];
"1000790" -> "1000784"  [label="CFG: "];
"1000795" -> "1000784"  [label="CFG: "];
"1000801" -> "1000784"  [label="CFG: "];
"1000807" -> "1000784"  [label="CFG: "];
"1000784" -> "1001380"  [label="DDG: hdr.flags"];
"1000784" -> "1001380"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000784" -> "1001380"  [label="DDG: hdr.flags & VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000746" -> "1000784"  [label="DDG: hdr.flags"];
"1000751" -> "1000784"  [label="DDG: VFIO_IRQ_SET_DATA_TYPE_MASK"];
"1000784" -> "1000855"  [label="DDG: hdr.flags"];
"1000785" -> "1000784"  [label="AST: "];
"1000785" -> "1000787"  [label="CFG: "];
"1000786" -> "1000785"  [label="AST: "];
"1000787" -> "1000785"  [label="AST: "];
"1000788" -> "1000785"  [label="CFG: "];
"1000786" -> "1000785"  [label="AST: "];
"1000786" -> "1000765"  [label="CFG: "];
"1000787" -> "1000786"  [label="CFG: "];
"1000787" -> "1000785"  [label="AST: "];
"1000787" -> "1000786"  [label="CFG: "];
"1000785" -> "1000787"  [label="CFG: "];
"1000783" -> "1000700"  [label="AST: "];
"1000784" -> "1000783"  [label="AST: "];
"1000789" -> "1000783"  [label="AST: "];
"1000788" -> "1000784"  [label="AST: "];
"1000788" -> "1000785"  [label="CFG: "];
"1000784" -> "1000788"  [label="CFG: "];
"1000789" -> "1000783"  [label="AST: "];
"1000790" -> "1000789"  [label="AST: "];
"1000791" -> "1000789"  [label="AST: "];
"1000794" -> "1000789"  [label="AST: "];
"1000795" -> "1000789"  [label="AST: "];
"1000796" -> "1000789"  [label="AST: "];
"1000800" -> "1000789"  [label="AST: "];
"1000801" -> "1000789"  [label="AST: "];
"1000802" -> "1000789"  [label="AST: "];
"1000806" -> "1000789"  [label="AST: "];
"1000807" -> "1000789"  [label="AST: "];
"1000808" -> "1000789"  [label="AST: "];
"1000790" -> "1000789"  [label="AST: "];
"1000790" -> "1000784"  [label="CFG: "];
"1000792" -> "1000790"  [label="CFG: "];
"1000793" -> "1000791"  [label="AST: "];
"1000793" -> "1000792"  [label="CFG: "];
"1000791" -> "1000793"  [label="CFG: "];
"1000791" -> "1000789"  [label="AST: "];
"1000791" -> "1000793"  [label="CFG: "];
"1000792" -> "1000791"  [label="AST: "];
"1000793" -> "1000791"  [label="AST: "];
"1000794" -> "1000791"  [label="CFG: "];
"1000791" -> "1001380"  [label="DDG: size"];
"1000791" -> "1000821"  [label="DDG: size"];
"1000792" -> "1000791"  [label="AST: "];
"1000792" -> "1000790"  [label="CFG: "];
"1000793" -> "1000792"  [label="CFG: "];
"1000165" -> "1000161"  [label="AST: "];
"1000165" -> "1000162"  [label="CFG: "];
"1000161" -> "1000165"  [label="CFG: "];
"1000161" -> "1000157"  [label="AST: "];
"1000161" -> "1000165"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000165" -> "1000161"  [label="AST: "];
"1000168" -> "1000161"  [label="CFG: "];
"1000161" -> "1001380"  [label="DDG: info.flags"];
"1000161" -> "1001380"  [label="DDG: info.flags |= VFIO_DEVICE_FLAGS_RESET"];
"1000161" -> "1001380"  [label="DDG: VFIO_DEVICE_FLAGS_RESET"];
"1000152" -> "1000161"  [label="DDG: info.flags"];
"1000162" -> "1000161"  [label="AST: "];
"1000162" -> "1000164"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000164" -> "1000162"  [label="AST: "];
"1000165" -> "1000162"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000163" -> "1000158"  [label="CFG: "];
"1000164" -> "1000163"  [label="CFG: "];
"1000164" -> "1000162"  [label="AST: "];
"1000164" -> "1000163"  [label="CFG: "];
"1000162" -> "1000164"  [label="CFG: "];
"1000794" -> "1000789"  [label="AST: "];
"1000794" -> "1000791"  [label="CFG: "];
"1000812" -> "1000794"  [label="CFG: "];
"1000795" -> "1000789"  [label="AST: "];
"1000795" -> "1000784"  [label="CFG: "];
"1000797" -> "1000795"  [label="CFG: "];
"1000798" -> "1000796"  [label="AST: "];
"1000798" -> "1000799"  [label="CFG: "];
"1000799" -> "1000798"  [label="AST: "];
"1000796" -> "1000798"  [label="CFG: "];
"1000798" -> "1001380"  [label="DDG: uint8_t"];
"1000799" -> "1000798"  [label="AST: "];
"1000799" -> "1000797"  [label="CFG: "];
"1000798" -> "1000799"  [label="CFG: "];
"1000796" -> "1000789"  [label="AST: "];
"1000796" -> "1000798"  [label="CFG: "];
"1000797" -> "1000796"  [label="AST: "];
"1000798" -> "1000796"  [label="AST: "];
"1000800" -> "1000796"  [label="CFG: "];
"1000796" -> "1001380"  [label="DDG: size"];
"1000796" -> "1000821"  [label="DDG: size"];
"1000797" -> "1000796"  [label="AST: "];
"1000797" -> "1000795"  [label="CFG: "];
"1000799" -> "1000797"  [label="CFG: "];
"1000800" -> "1000789"  [label="AST: "];
"1000800" -> "1000796"  [label="CFG: "];
"1000812" -> "1000800"  [label="CFG: "];
"1000801" -> "1000789"  [label="AST: "];
"1000801" -> "1000784"  [label="CFG: "];
"1000803" -> "1000801"  [label="CFG: "];
"1000804" -> "1000802"  [label="AST: "];
"1000804" -> "1000805"  [label="CFG: "];
"1000805" -> "1000804"  [label="AST: "];
"1000802" -> "1000804"  [label="CFG: "];
"1000804" -> "1001380"  [label="DDG: int32_t"];
"1000805" -> "1000804"  [label="AST: "];
"1000805" -> "1000803"  [label="CFG: "];
"1000804" -> "1000805"  [label="CFG: "];
"1000802" -> "1000789"  [label="AST: "];
"1000802" -> "1000804"  [label="CFG: "];
"1000803" -> "1000802"  [label="AST: "];
"1000804" -> "1000802"  [label="AST: "];
"1000806" -> "1000802"  [label="CFG: "];
"1000802" -> "1001380"  [label="DDG: size"];
"1000802" -> "1000821"  [label="DDG: size"];
"1000803" -> "1000802"  [label="AST: "];
"1000803" -> "1000801"  [label="CFG: "];
"1000805" -> "1000803"  [label="CFG: "];
"1000806" -> "1000789"  [label="AST: "];
"1000806" -> "1000802"  [label="CFG: "];
"1000812" -> "1000806"  [label="CFG: "];
"1000807" -> "1000789"  [label="AST: "];
"1000807" -> "1000784"  [label="CFG: "];
"1000810" -> "1000807"  [label="CFG: "];
"1000809" -> "1000808"  [label="AST: "];
"1000809" -> "1000810"  [label="CFG: "];
"1000810" -> "1000809"  [label="AST: "];
"1000808" -> "1000809"  [label="CFG: "];
"1000809" -> "1001380"  [label="DDG: EINVAL"];
"1000809" -> "1001380"  [label="DDG: -EINVAL"];
"1000809" -> "1000808"  [label="DDG: -EINVAL"];
"1000810" -> "1000809"  [label="AST: "];
"1000810" -> "1000807"  [label="CFG: "];
"1000809" -> "1000810"  [label="CFG: "];
"1000808" -> "1000789"  [label="AST: "];
"1000808" -> "1000809"  [label="CFG: "];
"1000809" -> "1000808"  [label="AST: "];
"1001380" -> "1000808"  [label="CFG: "];
"1000808" -> "1001380"  [label="DDG: <RET>"];
"1000809" -> "1000808"  [label="DDG: -EINVAL"];
"1000813" -> "1000811"  [label="AST: "];
"1000814" -> "1000813"  [label="AST: "];
"1000829" -> "1000813"  [label="AST: "];
"1000842" -> "1000813"  [label="AST: "];
"1000811" -> "1000700"  [label="AST: "];
"1000812" -> "1000811"  [label="AST: "];
"1000813" -> "1000811"  [label="AST: "];
"1000812" -> "1000811"  [label="AST: "];
"1000812" -> "1000794"  [label="CFG: "];
"1000812" -> "1000800"  [label="CFG: "];
"1000812" -> "1000806"  [label="CFG: "];
"1000818" -> "1000812"  [label="CFG: "];
"1000851" -> "1000812"  [label="CFG: "];
"1000819" -> "1000817"  [label="AST: "];
"1000819" -> "1000818"  [label="CFG: "];
"1000817" -> "1000819"  [label="CFG: "];
"1000820" -> "1000816"  [label="AST: "];
"1000820" -> "1000817"  [label="CFG: "];
"1000816" -> "1000820"  [label="CFG: "];
"1000821" -> "1000815"  [label="AST: "];
"1000821" -> "1000825"  [label="CFG: "];
"1000822" -> "1000821"  [label="AST: "];
"1000825" -> "1000821"  [label="AST: "];
"1000815" -> "1000821"  [label="CFG: "];
"1000821" -> "1001380"  [label="DDG: size"];
"1000821" -> "1001380"  [label="DDG: hdr.count"];
"1000821" -> "1000815"  [label="DDG: hdr.count"];
"1000821" -> "1000815"  [label="DDG: size"];
"1000737" -> "1000821"  [label="DDG: hdr.count"];
"1000791" -> "1000821"  [label="DDG: size"];
"1000802" -> "1000821"  [label="DDG: size"];
"1000796" -> "1000821"  [label="DDG: size"];
"1000821" -> "1000837"  [label="DDG: hdr.count"];
"1000821" -> "1000837"  [label="DDG: size"];
"1000822" -> "1000821"  [label="AST: "];
"1000822" -> "1000824"  [label="CFG: "];
"1000823" -> "1000822"  [label="AST: "];
"1000824" -> "1000822"  [label="AST: "];
"1000825" -> "1000822"  [label="CFG: "];
"1000823" -> "1000822"  [label="AST: "];
"1000823" -> "1000816"  [label="CFG: "];
"1000824" -> "1000823"  [label="CFG: "];
"1000814" -> "1000813"  [label="AST: "];
"1000815" -> "1000814"  [label="AST: "];
"1000826" -> "1000814"  [label="AST: "];
"1000824" -> "1000822"  [label="AST: "];
"1000824" -> "1000823"  [label="CFG: "];
"1000822" -> "1000824"  [label="CFG: "];
"1000825" -> "1000821"  [label="AST: "];
"1000825" -> "1000822"  [label="CFG: "];
"1000821" -> "1000825"  [label="CFG: "];
"1000815" -> "1000814"  [label="AST: "];
"1000815" -> "1000821"  [label="CFG: "];
"1000816" -> "1000815"  [label="AST: "];
"1000821" -> "1000815"  [label="AST: "];
"1000828" -> "1000815"  [label="CFG: "];
"1000830" -> "1000815"  [label="CFG: "];
"1000815" -> "1001380"  [label="DDG: hdr.argsz - minsz"];
"1000815" -> "1001380"  [label="DDG: hdr.argsz - minsz < hdr.count * size"];
"1000815" -> "1001380"  [label="DDG: hdr.count * size"];
"1000816" -> "1000815"  [label="DDG: hdr.argsz"];
"1000816" -> "1000815"  [label="DDG: minsz"];
"1000821" -> "1000815"  [label="DDG: hdr.count"];
"1000821" -> "1000815"  [label="DDG: size"];
"1000816" -> "1000815"  [label="AST: "];
"1000816" -> "1000820"  [label="CFG: "];
"1000817" -> "1000816"  [label="AST: "];
"1000820" -> "1000816"  [label="AST: "];
"1000823" -> "1000816"  [label="CFG: "];
"1000816" -> "1001380"  [label="DDG: hdr.argsz"];
"1000816" -> "1001380"  [label="DDG: minsz"];
"1000816" -> "1000815"  [label="DDG: hdr.argsz"];
"1000816" -> "1000815"  [label="DDG: minsz"];
"1000725" -> "1000816"  [label="DDG: hdr.argsz"];
"1000725" -> "1000816"  [label="DDG: minsz"];
"1000816" -> "1000832"  [label="DDG: minsz"];
"1000816" -> "1000834"  [label="DDG: minsz"];
"1000817" -> "1000816"  [label="AST: "];
"1000817" -> "1000819"  [label="CFG: "];
"1000818" -> "1000817"  [label="AST: "];
"1000819" -> "1000817"  [label="AST: "];
"1000820" -> "1000817"  [label="CFG: "];
"1000818" -> "1000817"  [label="AST: "];
"1000818" -> "1000812"  [label="CFG: "];
"1000819" -> "1000818"  [label="CFG: "];
"1000827" -> "1000826"  [label="AST: "];
"1000827" -> "1000828"  [label="CFG: "];
"1000828" -> "1000827"  [label="AST: "];
"1000826" -> "1000827"  [label="CFG: "];
"1000827" -> "1001380"  [label="DDG: -EINVAL"];
"1000827" -> "1001380"  [label="DDG: EINVAL"];
"1000827" -> "1000826"  [label="DDG: -EINVAL"];
"1000828" -> "1000827"  [label="AST: "];
"1000828" -> "1000815"  [label="CFG: "];
"1000827" -> "1000828"  [label="CFG: "];
"1000826" -> "1000814"  [label="AST: "];
"1000826" -> "1000827"  [label="CFG: "];
"1000827" -> "1000826"  [label="AST: "];
"1001380" -> "1000826"  [label="CFG: "];
"1000826" -> "1001380"  [label="DDG: <RET>"];
"1000827" -> "1000826"  [label="DDG: -EINVAL"];
"1000831" -> "1000829"  [label="AST: "];
"1000831" -> "1000837"  [label="CFG: "];
"1000832" -> "1000831"  [label="AST: "];
"1000837" -> "1000831"  [label="AST: "];
"1000829" -> "1000831"  [label="CFG: "];
"1000831" -> "1001380"  [label="DDG: (void __user *)(arg + minsz)"];
"1000831" -> "1001380"  [label="DDG: hdr.count * size"];
"1000831" -> "1000829"  [label="DDG: (void __user *)(arg + minsz)"];
"1000831" -> "1000829"  [label="DDG: hdr.count * size"];
"1000832" -> "1000831"  [label="DDG: arg + minsz"];
"1000837" -> "1000831"  [label="DDG: hdr.count"];
"1000837" -> "1000831"  [label="DDG: size"];
"1000832" -> "1000831"  [label="AST: "];
"1000832" -> "1000834"  [label="CFG: "];
"1000833" -> "1000832"  [label="AST: "];
"1000834" -> "1000832"  [label="AST: "];
"1000839" -> "1000832"  [label="CFG: "];
"1000832" -> "1001380"  [label="DDG: arg + minsz"];
"1000832" -> "1000831"  [label="DDG: arg + minsz"];
"1000716" -> "1000832"  [label="DDG: arg"];
"1000119" -> "1000832"  [label="DDG: arg"];
"1000816" -> "1000832"  [label="DDG: minsz"];
"1000834" -> "1000832"  [label="AST: "];
"1000834" -> "1000836"  [label="CFG: "];
"1000835" -> "1000834"  [label="AST: "];
"1000836" -> "1000834"  [label="AST: "];
"1000832" -> "1000834"  [label="CFG: "];
"1000834" -> "1001380"  [label="DDG: arg"];
"1000834" -> "1001380"  [label="DDG: minsz"];
"1000716" -> "1000834"  [label="DDG: arg"];
"1000119" -> "1000834"  [label="DDG: arg"];
"1000816" -> "1000834"  [label="DDG: minsz"];
"1000835" -> "1000834"  [label="AST: "];
"1000835" -> "1000833"  [label="CFG: "];
"1000836" -> "1000835"  [label="CFG: "];
"1000829" -> "1000813"  [label="AST: "];
"1000829" -> "1000831"  [label="CFG: "];
"1000830" -> "1000829"  [label="AST: "];
"1000831" -> "1000829"  [label="AST: "];
"1000844" -> "1000829"  [label="CFG: "];
"1000829" -> "1001380"  [label="DDG: memdup_user((void __user *)(arg + minsz),\n\t\t\t\t\t   hdr.count * size)"];
"1000831" -> "1000829"  [label="DDG: (void __user *)(arg + minsz)"];
"1000831" -> "1000829"  [label="DDG: hdr.count * size"];
"1000829" -> "1000843"  [label="DDG: data"];
"1000830" -> "1000829"  [label="AST: "];
"1000830" -> "1000815"  [label="CFG: "];
"1000833" -> "1000830"  [label="CFG: "];
"1000836" -> "1000834"  [label="AST: "];
"1000836" -> "1000835"  [label="CFG: "];
"1000834" -> "1000836"  [label="CFG: "];
"1000840" -> "1000838"  [label="AST: "];
"1000840" -> "1000839"  [label="CFG: "];
"1000838" -> "1000840"  [label="CFG: "];
"1000841" -> "1000837"  [label="AST: "];
"1000841" -> "1000838"  [label="CFG: "];
"1000837" -> "1000841"  [label="CFG: "];
"1000837" -> "1000831"  [label="AST: "];
"1000837" -> "1000841"  [label="CFG: "];
"1000838" -> "1000837"  [label="AST: "];
"1000841" -> "1000837"  [label="AST: "];
"1000831" -> "1000837"  [label="CFG: "];
"1000837" -> "1001380"  [label="DDG: hdr.count"];
"1000837" -> "1001380"  [label="DDG: size"];
"1000837" -> "1000831"  [label="DDG: hdr.count"];
"1000837" -> "1000831"  [label="DDG: size"];
"1000821" -> "1000837"  [label="DDG: hdr.count"];
"1000821" -> "1000837"  [label="DDG: size"];
"1000837" -> "1000855"  [label="DDG: hdr.count"];
"1000838" -> "1000837"  [label="AST: "];
"1000838" -> "1000840"  [label="CFG: "];
"1000839" -> "1000838"  [label="AST: "];
"1000840" -> "1000838"  [label="AST: "];
"1000841" -> "1000838"  [label="CFG: "];
"1000839" -> "1000838"  [label="AST: "];
"1000839" -> "1000832"  [label="CFG: "];
"1000840" -> "1000839"  [label="CFG: "];
"1000844" -> "1000843"  [label="AST: "];
"1000844" -> "1000829"  [label="CFG: "];
"1000843" -> "1000844"  [label="CFG: "];
"1000842" -> "1000813"  [label="AST: "];
"1000843" -> "1000842"  [label="AST: "];
"1000845" -> "1000842"  [label="AST: "];
"1000843" -> "1000842"  [label="AST: "];
"1000843" -> "1000844"  [label="CFG: "];
"1000844" -> "1000843"  [label="AST: "];
"1000847" -> "1000843"  [label="CFG: "];
"1000851" -> "1000843"  [label="CFG: "];
"1000843" -> "1001380"  [label="DDG: IS_ERR(data)"];
"1000829" -> "1000843"  [label="DDG: data"];
"1000843" -> "1000846"  [label="DDG: data"];
"1000843" -> "1000855"  [label="DDG: data"];
"1000846" -> "1000845"  [label="AST: "];
"1000846" -> "1000847"  [label="CFG: "];
"1000847" -> "1000846"  [label="AST: "];
"1000845" -> "1000846"  [label="CFG: "];
"1000846" -> "1001380"  [label="DDG: PTR_ERR(data)"];
"1000846" -> "1001380"  [label="DDG: data"];
"1000846" -> "1000845"  [label="DDG: PTR_ERR(data)"];
"1000843" -> "1000846"  [label="DDG: data"];
"1000847" -> "1000846"  [label="AST: "];
"1000847" -> "1000843"  [label="CFG: "];
"1000846" -> "1000847"  [label="CFG: "];
"1000845" -> "1000842"  [label="AST: "];
"1000845" -> "1000846"  [label="CFG: "];
"1000846" -> "1000845"  [label="AST: "];
"1001380" -> "1000845"  [label="CFG: "];
"1000845" -> "1001380"  [label="DDG: <RET>"];
"1000846" -> "1000845"  [label="DDG: PTR_ERR(data)"];
"1000166" -> "1000130"  [label="AST: "];
"1000166" -> "1000170"  [label="CFG: "];
"1000167" -> "1000166"  [label="AST: "];
"1000170" -> "1000166"  [label="AST: "];
"1000177" -> "1000166"  [label="CFG: "];
"1000166" -> "1001380"  [label="DDG: info.num_regions"];
"1000166" -> "1001380"  [label="DDG: VFIO_PCI_NUM_REGIONS + vdev->num_regions"];
"1000167" -> "1000166"  [label="AST: "];
"1000167" -> "1000169"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000169" -> "1000167"  [label="AST: "];
"1000171" -> "1000167"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000168" -> "1000161"  [label="CFG: "];
"1000168" -> "1000158"  [label="CFG: "];
"1000169" -> "1000168"  [label="CFG: "];
"1000170" -> "1000166"  [label="AST: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000172" -> "1000170"  [label="AST: "];
"1000166" -> "1000170"  [label="CFG: "];
"1000170" -> "1001380"  [label="DDG: vdev->num_regions"];
"1000170" -> "1001380"  [label="DDG: VFIO_PCI_NUM_REGIONS"];
"1000171" -> "1000170"  [label="AST: "];
"1000171" -> "1000167"  [label="CFG: "];
"1000173" -> "1000171"  [label="CFG: "];
"1000172" -> "1000170"  [label="AST: "];
"1000172" -> "1000174"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000174" -> "1000172"  [label="AST: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000173" -> "1000171"  [label="CFG: "];
"1000174" -> "1000173"  [label="CFG: "];
"1000174" -> "1000172"  [label="AST: "];
"1000174" -> "1000173"  [label="CFG: "];
"1000172" -> "1000174"  [label="CFG: "];
"1000169" -> "1000167"  [label="AST: "];
"1000169" -> "1000168"  [label="CFG: "];
"1000167" -> "1000169"  [label="CFG: "];
"1000849" -> "1000848"  [label="AST: "];
"1000849" -> "1000850"  [label="CFG: "];
"1000850" -> "1000849"  [label="AST: "];
"1000848" -> "1000849"  [label="CFG: "];
"1000850" -> "1000849"  [label="AST: "];
"1000850" -> "1000852"  [label="CFG: "];
"1000851" -> "1000850"  [label="AST: "];
"1000852" -> "1000850"  [label="AST: "];
"1000849" -> "1000850"  [label="CFG: "];
"1000851" -> "1000850"  [label="AST: "];
"1000851" -> "1000843"  [label="CFG: "];
"1000851" -> "1000812"  [label="CFG: "];
"1000852" -> "1000851"  [label="CFG: "];
"1000848" -> "1000700"  [label="AST: "];
"1000848" -> "1000849"  [label="CFG: "];
"1000849" -> "1000848"  [label="AST: "];
"1000854" -> "1000848"  [label="CFG: "];
"1000848" -> "1001380"  [label="DDG: mutex_lock(&vdev->igate)"];
"1000848" -> "1000870"  [label="DDG: &vdev->igate"];
"1000852" -> "1000850"  [label="AST: "];
"1000852" -> "1000851"  [label="CFG: "];
"1000850" -> "1000852"  [label="CFG: "];
"1000853" -> "1000700"  [label="AST: "];
"1000853" -> "1000855"  [label="CFG: "];
"1000854" -> "1000853"  [label="AST: "];
"1000855" -> "1000853"  [label="AST: "];
"1000873" -> "1000853"  [label="CFG: "];
"1000853" -> "1001380"  [label="DDG: vfio_pci_set_irqs_ioctl(vdev, hdr.flags, hdr.index,\n\t\t\t\t\t      hdr.start, hdr.count, data)"];
"1000853" -> "1001380"  [label="DDG: ret"];
"1000855" -> "1000853"  [label="DDG: hdr.flags"];
"1000855" -> "1000853"  [label="DDG: data"];
"1000855" -> "1000853"  [label="DDG: hdr.start"];
"1000855" -> "1000853"  [label="DDG: vdev"];
"1000855" -> "1000853"  [label="DDG: hdr.count"];
"1000855" -> "1000853"  [label="DDG: hdr.index"];
"1000853" -> "1000877"  [label="DDG: ret"];
"1000854" -> "1000853"  [label="AST: "];
"1000854" -> "1000848"  [label="CFG: "];
"1000856" -> "1000854"  [label="CFG: "];
"1000856" -> "1000855"  [label="AST: "];
"1000856" -> "1000854"  [label="CFG: "];
"1000858" -> "1000856"  [label="CFG: "];
"1000857" -> "1000855"  [label="AST: "];
"1000857" -> "1000859"  [label="CFG: "];
"1000858" -> "1000857"  [label="AST: "];
"1000859" -> "1000857"  [label="AST: "];
"1000861" -> "1000857"  [label="CFG: "];
"1000858" -> "1000857"  [label="AST: "];
"1000858" -> "1000856"  [label="CFG: "];
"1000859" -> "1000858"  [label="CFG: "];
"1000859" -> "1000857"  [label="AST: "];
"1000859" -> "1000858"  [label="CFG: "];
"1000857" -> "1000859"  [label="CFG: "];
"1000860" -> "1000855"  [label="AST: "];
"1000860" -> "1000862"  [label="CFG: "];
"1000861" -> "1000860"  [label="AST: "];
"1000862" -> "1000860"  [label="AST: "];
"1000864" -> "1000860"  [label="CFG: "];
"1000861" -> "1000860"  [label="AST: "];
"1000861" -> "1000857"  [label="CFG: "];
"1000862" -> "1000861"  [label="CFG: "];
"1000862" -> "1000860"  [label="AST: "];
"1000862" -> "1000861"  [label="CFG: "];
"1000860" -> "1000862"  [label="CFG: "];
"1000855" -> "1000853"  [label="AST: "];
"1000855" -> "1000869"  [label="CFG: "];
"1000856" -> "1000855"  [label="AST: "];
"1000857" -> "1000855"  [label="AST: "];
"1000860" -> "1000855"  [label="AST: "];
"1000863" -> "1000855"  [label="AST: "];
"1000866" -> "1000855"  [label="AST: "];
"1000869" -> "1000855"  [label="AST: "];
"1000853" -> "1000855"  [label="CFG: "];
"1000855" -> "1001380"  [label="DDG: hdr.count"];
"1000855" -> "1001380"  [label="DDG: hdr.flags"];
"1000855" -> "1001380"  [label="DDG: hdr.index"];
"1000855" -> "1001380"  [label="DDG: hdr.start"];
"1000855" -> "1001380"  [label="DDG: vdev"];
"1000855" -> "1000853"  [label="DDG: hdr.flags"];
"1000855" -> "1000853"  [label="DDG: data"];
"1000855" -> "1000853"  [label="DDG: hdr.start"];
"1000855" -> "1000853"  [label="DDG: vdev"];
"1000855" -> "1000853"  [label="DDG: hdr.count"];
"1000855" -> "1000853"  [label="DDG: hdr.index"];
"1000759" -> "1000855"  [label="DDG: vdev"];
"1000759" -> "1000855"  [label="DDG: hdr.index"];
"1000784" -> "1000855"  [label="DDG: hdr.flags"];
"1000766" -> "1000855"  [label="DDG: hdr.start"];
"1000837" -> "1000855"  [label="DDG: hdr.count"];
"1000737" -> "1000855"  [label="DDG: hdr.count"];
"1000843" -> "1000855"  [label="DDG: data"];
"1000704" -> "1000855"  [label="DDG: data"];
"1000855" -> "1000875"  [label="DDG: data"];
"1000863" -> "1000855"  [label="AST: "];
"1000863" -> "1000865"  [label="CFG: "];
"1000864" -> "1000863"  [label="AST: "];
"1000865" -> "1000863"  [label="AST: "];
"1000867" -> "1000863"  [label="CFG: "];
"1000864" -> "1000863"  [label="AST: "];
"1000864" -> "1000860"  [label="CFG: "];
"1000865" -> "1000864"  [label="CFG: "];
"1000865" -> "1000863"  [label="AST: "];
"1000865" -> "1000864"  [label="CFG: "];
"1000863" -> "1000865"  [label="CFG: "];
"1000866" -> "1000855"  [label="AST: "];
"1000866" -> "1000868"  [label="CFG: "];
"1000867" -> "1000866"  [label="AST: "];
"1000868" -> "1000866"  [label="AST: "];
"1000869" -> "1000866"  [label="CFG: "];
"1000867" -> "1000866"  [label="AST: "];
"1000867" -> "1000863"  [label="CFG: "];
"1000868" -> "1000867"  [label="CFG: "];
"1000868" -> "1000866"  [label="AST: "];
"1000868" -> "1000867"  [label="CFG: "];
"1000866" -> "1000868"  [label="CFG: "];
"1000869" -> "1000855"  [label="AST: "];
"1000869" -> "1000866"  [label="CFG: "];
"1000855" -> "1000869"  [label="CFG: "];
"1000871" -> "1000870"  [label="AST: "];
"1000871" -> "1000872"  [label="CFG: "];
"1000872" -> "1000871"  [label="AST: "];
"1000870" -> "1000871"  [label="CFG: "];
"1000872" -> "1000871"  [label="AST: "];
"1000872" -> "1000874"  [label="CFG: "];
"1000873" -> "1000872"  [label="AST: "];
"1000874" -> "1000872"  [label="AST: "];
"1000871" -> "1000872"  [label="CFG: "];
"1000873" -> "1000872"  [label="AST: "];
"1000873" -> "1000853"  [label="CFG: "];
"1000874" -> "1000873"  [label="CFG: "];
"1000870" -> "1000700"  [label="AST: "];
"1000870" -> "1000871"  [label="CFG: "];
"1000871" -> "1000870"  [label="AST: "];
"1000876" -> "1000870"  [label="CFG: "];
"1000870" -> "1001380"  [label="DDG: mutex_unlock(&vdev->igate)"];
"1000870" -> "1001380"  [label="DDG: &vdev->igate"];
"1000848" -> "1000870"  [label="DDG: &vdev->igate"];
"1000874" -> "1000872"  [label="AST: "];
"1000874" -> "1000873"  [label="CFG: "];
"1000872" -> "1000874"  [label="CFG: "];
"1000875" -> "1000700"  [label="AST: "];
"1000875" -> "1000876"  [label="CFG: "];
"1000876" -> "1000875"  [label="AST: "];
"1000878" -> "1000875"  [label="CFG: "];
"1000875" -> "1001380"  [label="DDG: data"];
"1000875" -> "1001380"  [label="DDG: kfree(data)"];
"1000855" -> "1000875"  [label="DDG: data"];
"1000876" -> "1000875"  [label="AST: "];
"1000876" -> "1000870"  [label="CFG: "];
"1000875" -> "1000876"  [label="CFG: "];
"1000877" -> "1000700"  [label="AST: "];
"1000877" -> "1000878"  [label="CFG: "];
"1000878" -> "1000877"  [label="AST: "];
"1001380" -> "1000877"  [label="CFG: "];
"1000877" -> "1001380"  [label="DDG: <RET>"];
"1000878" -> "1000877"  [label="DDG: ret"];
"1000853" -> "1000877"  [label="DDG: ret"];
"1000878" -> "1000877"  [label="AST: "];
"1000878" -> "1000875"  [label="CFG: "];
"1000877" -> "1000878"  [label="CFG: "];
"1000878" -> "1000877"  [label="DDG: ret"];
"1000179" -> "1000175"  [label="AST: "];
"1000179" -> "1000176"  [label="CFG: "];
"1000175" -> "1000179"  [label="CFG: "];
"1000175" -> "1000130"  [label="AST: "];
"1000175" -> "1000179"  [label="CFG: "];
"1000176" -> "1000175"  [label="AST: "];
"1000179" -> "1000175"  [label="AST: "];
"1000184" -> "1000175"  [label="CFG: "];
"1000175" -> "1001380"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000175" -> "1001380"  [label="DDG: info.num_irqs"];
"1000176" -> "1000175"  [label="AST: "];
"1000176" -> "1000178"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000178" -> "1000176"  [label="AST: "];
"1000179" -> "1000176"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000166"  [label="CFG: "];
"1000178" -> "1000177"  [label="CFG: "];
"1000178" -> "1000176"  [label="AST: "];
"1000178" -> "1000177"  [label="CFG: "];
"1000176" -> "1000178"  [label="CFG: "];
"1000881" -> "1000880"  [label="AST: "];
"1000881" -> "1000883"  [label="CFG: "];
"1000882" -> "1000881"  [label="AST: "];
"1000883" -> "1000881"  [label="AST: "];
"1000888" -> "1000881"  [label="CFG: "];
"1000899" -> "1000881"  [label="CFG: "];
"1000881" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_RESET"];
"1000881" -> "1001380"  [label="DDG: VFIO_DEVICE_RESET"];
"1000881" -> "1001380"  [label="DDG: cmd"];
"1000697" -> "1000881"  [label="DDG: cmd"];
"1000118" -> "1000881"  [label="DDG: cmd"];
"1000881" -> "1000898"  [label="DDG: cmd"];
"1000882" -> "1000881"  [label="AST: "];
"1000882" -> "1000697"  [label="CFG: "];
"1000883" -> "1000882"  [label="CFG: "];
"1000883" -> "1000881"  [label="AST: "];
"1000883" -> "1000882"  [label="CFG: "];
"1000881" -> "1000883"  [label="CFG: "];
"1000879" -> "1000696"  [label="AST: "];
"1000880" -> "1000879"  [label="AST: "];
"1000884" -> "1000880"  [label="AST: "];
"1000885" -> "1000884"  [label="AST: "];
"1000880" -> "1000879"  [label="AST: "];
"1000881" -> "1000880"  [label="AST: "];
"1000884" -> "1000880"  [label="AST: "];
"1000896" -> "1000880"  [label="AST: "];
"1000889" -> "1000887"  [label="AST: "];
"1000889" -> "1000888"  [label="CFG: "];
"1000887" -> "1000889"  [label="CFG: "];
"1000885" -> "1000884"  [label="AST: "];
"1000885" -> "1000886"  [label="CFG: "];
"1000886" -> "1000885"  [label="AST: "];
"1001380" -> "1000885"  [label="CFG: "];
"1000885" -> "1001380"  [label="DDG: <RET>"];
"1000886" -> "1000885"  [label="DDG: vdev->reset_works ?\n\t\t\tpci_try_reset_function(vdev->pdev) : -EINVAL"];
"1000886" -> "1000885"  [label="AST: "];
"1000886" -> "1000890"  [label="CFG: "];
"1000886" -> "1000894"  [label="CFG: "];
"1000887" -> "1000886"  [label="AST: "];
"1000890" -> "1000886"  [label="AST: "];
"1000894" -> "1000886"  [label="AST: "];
"1000885" -> "1000886"  [label="CFG: "];
"1000886" -> "1001380"  [label="DDG: vdev->reset_works ?\n\t\t\tpci_try_reset_function(vdev->pdev) : -EINVAL"];
"1000886" -> "1001380"  [label="DDG: pci_try_reset_function(vdev->pdev)"];
"1000886" -> "1001380"  [label="DDG: vdev->reset_works"];
"1000886" -> "1001380"  [label="DDG: -EINVAL"];
"1000886" -> "1000885"  [label="DDG: vdev->reset_works ?\n\t\t\tpci_try_reset_function(vdev->pdev) : -EINVAL"];
"1000890" -> "1000886"  [label="DDG: vdev->pdev"];
"1000894" -> "1000886"  [label="DDG: EINVAL"];
"1000887" -> "1000886"  [label="AST: "];
"1000887" -> "1000889"  [label="CFG: "];
"1000888" -> "1000887"  [label="AST: "];
"1000889" -> "1000887"  [label="AST: "];
"1000892" -> "1000887"  [label="CFG: "];
"1000895" -> "1000887"  [label="CFG: "];
"1000888" -> "1000887"  [label="AST: "];
"1000888" -> "1000881"  [label="CFG: "];
"1000889" -> "1000888"  [label="CFG: "];
"1000891" -> "1000890"  [label="AST: "];
"1000891" -> "1000893"  [label="CFG: "];
"1000892" -> "1000891"  [label="AST: "];
"1000893" -> "1000891"  [label="AST: "];
"1000890" -> "1000891"  [label="CFG: "];
"1000892" -> "1000891"  [label="AST: "];
"1000892" -> "1000887"  [label="CFG: "];
"1000893" -> "1000892"  [label="CFG: "];
"1000890" -> "1000886"  [label="AST: "];
"1000890" -> "1000891"  [label="CFG: "];
"1000891" -> "1000890"  [label="AST: "];
"1000886" -> "1000890"  [label="CFG: "];
"1000890" -> "1001380"  [label="DDG: vdev->pdev"];
"1000890" -> "1000886"  [label="DDG: vdev->pdev"];
"1000893" -> "1000891"  [label="AST: "];
"1000893" -> "1000892"  [label="CFG: "];
"1000891" -> "1000893"  [label="CFG: "];
"1000894" -> "1000886"  [label="AST: "];
"1000894" -> "1000895"  [label="CFG: "];
"1000895" -> "1000894"  [label="AST: "];
"1000886" -> "1000894"  [label="CFG: "];
"1000894" -> "1001380"  [label="DDG: EINVAL"];
"1000894" -> "1000886"  [label="DDG: EINVAL"];
"1000895" -> "1000894"  [label="AST: "];
"1000895" -> "1000887"  [label="CFG: "];
"1000894" -> "1000895"  [label="CFG: "];
"1000898" -> "1000897"  [label="AST: "];
"1000898" -> "1000900"  [label="CFG: "];
"1000899" -> "1000898"  [label="AST: "];
"1000900" -> "1000898"  [label="AST: "];
"1000905" -> "1000898"  [label="CFG: "];
"1001098" -> "1000898"  [label="CFG: "];
"1000898" -> "1001380"  [label="DDG: cmd"];
"1000898" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_GET_PCI_HOT_RESET_INFO"];
"1000898" -> "1001380"  [label="DDG: VFIO_DEVICE_GET_PCI_HOT_RESET_INFO"];
"1000881" -> "1000898"  [label="DDG: cmd"];
"1000118" -> "1000898"  [label="DDG: cmd"];
"1000898" -> "1001097"  [label="DDG: cmd"];
"1000899" -> "1000898"  [label="AST: "];
"1000899" -> "1000881"  [label="CFG: "];
"1000900" -> "1000899"  [label="CFG: "];
"1000900" -> "1000898"  [label="AST: "];
"1000900" -> "1000899"  [label="CFG: "];
"1000898" -> "1000900"  [label="CFG: "];
"1000896" -> "1000880"  [label="AST: "];
"1000897" -> "1000896"  [label="AST: "];
"1000897" -> "1000896"  [label="AST: "];
"1000898" -> "1000897"  [label="AST: "];
"1000901" -> "1000897"  [label="AST: "];
"1001095" -> "1000897"  [label="AST: "];
"1000904" -> "1000901"  [label="AST: "];
"1000904" -> "1000905"  [label="CFG: "];
"1000905" -> "1000904"  [label="AST: "];
"1000908" -> "1000904"  [label="CFG: "];
"1000904" -> "1001380"  [label="DDG: fill"];
"1000904" -> "1000982"  [label="DDG: fill"];
"1000904" -> "1000994"  [label="DDG: fill"];
"1000904" -> "1001006"  [label="DDG: fill"];
"1000904" -> "1001016"  [label="DDG: fill"];
"1000904" -> "1001048"  [label="DDG: fill"];
"1000905" -> "1000904"  [label="AST: "];
"1000905" -> "1000898"  [label="CFG: "];
"1000904" -> "1000905"  [label="CFG: "];
"1000907" -> "1000901"  [label="AST: "];
"1000907" -> "1000909"  [label="CFG: "];
"1000908" -> "1000907"  [label="AST: "];
"1000909" -> "1000907"  [label="AST: "];
"1000912" -> "1000907"  [label="CFG: "];
"1000907" -> "1001380"  [label="DDG: devices"];
"1000907" -> "1001380"  [label="DDG: NULL"];
"1000907" -> "1001073"  [label="DDG: devices"];
"1000907" -> "1001091"  [label="DDG: devices"];
"1000908" -> "1000907"  [label="AST: "];
"1000908" -> "1000904"  [label="CFG: "];
"1000909" -> "1000908"  [label="CFG: "];
"1000909" -> "1000907"  [label="AST: "];
"1000909" -> "1000908"  [label="CFG: "];
"1000907" -> "1000909"  [label="CFG: "];
"1000913" -> "1000911"  [label="AST: "];
"1000913" -> "1000912"  [label="CFG: "];
"1000911" -> "1000913"  [label="CFG: "];
"1000911" -> "1000901"  [label="AST: "];
"1000911" -> "1000913"  [label="CFG: "];
"1000912" -> "1000911"  [label="AST: "];
"1000913" -> "1000911"  [label="AST: "];
"1000916" -> "1000911"  [label="CFG: "];
"1000911" -> "1001380"  [label="DDG: slot"];
"1000911" -> "1001380"  [label="DDG: false"];
"1000911" -> "1000967"  [label="DDG: slot"];
"1000912" -> "1000911"  [label="AST: "];
"1000912" -> "1000907"  [label="CFG: "];
"1000913" -> "1000912"  [label="CFG: "];
"1000917" -> "1000915"  [label="AST: "];
"1000917" -> "1000916"  [label="CFG: "];
"1000915" -> "1000917"  [label="CFG: "];
"1000901" -> "1000897"  [label="AST: "];
"1000902" -> "1000901"  [label="AST: "];
"1000903" -> "1000901"  [label="AST: "];
"1000904" -> "1000901"  [label="AST: "];
"1000906" -> "1000901"  [label="AST: "];
"1000907" -> "1000901"  [label="AST: "];
"1000910" -> "1000901"  [label="AST: "];
"1000911" -> "1000901"  [label="AST: "];
"1000914" -> "1000901"  [label="AST: "];
"1000915" -> "1000901"  [label="AST: "];
"1000918" -> "1000901"  [label="AST: "];
"1000929" -> "1000901"  [label="AST: "];
"1000938" -> "1000901"  [label="AST: "];
"1000943" -> "1000901"  [label="AST: "];
"1000965" -> "1000901"  [label="AST: "];
"1000977" -> "1000901"  [label="AST: "];
"1000981" -> "1000901"  [label="AST: "];
"1000986" -> "1000901"  [label="AST: "];
"1001014" -> "1000901"  [label="AST: "];
"1001024" -> "1000901"  [label="AST: "];
"1001030" -> "1000901"  [label="AST: "];
"1001035" -> "1000901"  [label="AST: "];
"1001045" -> "1000901"  [label="AST: "];
"1001055" -> "1000901"  [label="AST: "];
"1001056" -> "1000901"  [label="AST: "];
"1001068" -> "1000901"  [label="AST: "];
"1001091" -> "1000901"  [label="AST: "];
"1001093" -> "1000901"  [label="AST: "];
"1000915" -> "1000901"  [label="AST: "];
"1000915" -> "1000917"  [label="CFG: "];
"1000916" -> "1000915"  [label="AST: "];
"1000917" -> "1000915"  [label="AST: "];
"1000921" -> "1000915"  [label="CFG: "];
"1000915" -> "1001380"  [label="DDG: ret"];
"1000916" -> "1000915"  [label="AST: "];
"1000916" -> "1000911"  [label="CFG: "];
"1000917" -> "1000916"  [label="CFG: "];
"1000918" -> "1000901"  [label="AST: "];
"1000919" -> "1000918"  [label="AST: "];
"1000926" -> "1000918"  [label="AST: "];
"1000920" -> "1000919"  [label="AST: "];
"1000920" -> "1000921"  [label="CFG: "];
"1000921" -> "1000920"  [label="AST: "];
"1000923" -> "1000920"  [label="CFG: "];
"1000921" -> "1000920"  [label="AST: "];
"1000921" -> "1000915"  [label="CFG: "];
"1000920" -> "1000921"  [label="CFG: "];
"1000922" -> "1000919"  [label="AST: "];
"1000922" -> "1000924"  [label="CFG: "];
"1000923" -> "1000922"  [label="AST: "];
"1000924" -> "1000922"  [label="AST: "];
"1000925" -> "1000922"  [label="CFG: "];
"1000922" -> "1001380"  [label="DDG: arg"];
"1000922" -> "1000919"  [label="DDG: arg"];
"1000119" -> "1000922"  [label="DDG: arg"];
"1000922" -> "1001058"  [label="DDG: arg"];
"1000924" -> "1000922"  [label="AST: "];
"1000924" -> "1000923"  [label="CFG: "];
"1000922" -> "1000924"  [label="CFG: "];
"1000925" -> "1000919"  [label="AST: "];
"1000925" -> "1000922"  [label="CFG: "];
"1000919" -> "1000925"  [label="CFG: "];
"1000919" -> "1000918"  [label="AST: "];
"1000919" -> "1000925"  [label="CFG: "];
"1000920" -> "1000919"  [label="AST: "];
"1000922" -> "1000919"  [label="AST: "];
"1000925" -> "1000919"  [label="AST: "];
"1000928" -> "1000919"  [label="CFG: "];
"1000932" -> "1000919"  [label="CFG: "];
"1000919" -> "1001380"  [label="DDG: &hdr"];
"1000919" -> "1001380"  [label="DDG: copy_from_user(&hdr, (void __user *)arg, minsz)"];
"1000919" -> "1001380"  [label="DDG: minsz"];
"1000919" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000922" -> "1000919"  [label="DDG: arg"];
"1000919" -> "1000930"  [label="DDG: minsz"];
"1000919" -> "1001057"  [label="DDG: &hdr"];
"1000927" -> "1000926"  [label="AST: "];
"1000927" -> "1000928"  [label="CFG: "];
"1000928" -> "1000927"  [label="AST: "];
"1000926" -> "1000927"  [label="CFG: "];
"1000927" -> "1001380"  [label="DDG: -EFAULT"];
"1000927" -> "1001380"  [label="DDG: EFAULT"];
"1000927" -> "1000926"  [label="DDG: -EFAULT"];
"1000928" -> "1000927"  [label="AST: "];
"1000928" -> "1000919"  [label="CFG: "];
"1000927" -> "1000928"  [label="CFG: "];
"1000926" -> "1000918"  [label="AST: "];
"1000926" -> "1000927"  [label="CFG: "];
"1000927" -> "1000926"  [label="AST: "];
"1001380" -> "1000926"  [label="CFG: "];
"1000926" -> "1001380"  [label="DDG: <RET>"];
"1000927" -> "1000926"  [label="DDG: -EFAULT"];
"1000933" -> "1000931"  [label="AST: "];
"1000933" -> "1000932"  [label="CFG: "];
"1000931" -> "1000933"  [label="CFG: "];
"1000934" -> "1000930"  [label="AST: "];
"1000934" -> "1000931"  [label="CFG: "];
"1000930" -> "1000934"  [label="CFG: "];
"1000929" -> "1000901"  [label="AST: "];
"1000930" -> "1000929"  [label="AST: "];
"1000935" -> "1000929"  [label="AST: "];
"1000930" -> "1000929"  [label="AST: "];
"1000930" -> "1000934"  [label="CFG: "];
"1000931" -> "1000930"  [label="AST: "];
"1000934" -> "1000930"  [label="AST: "];
"1000937" -> "1000930"  [label="CFG: "];
"1000940" -> "1000930"  [label="CFG: "];
"1000930" -> "1001380"  [label="DDG: minsz"];
"1000930" -> "1001380"  [label="DDG: hdr.argsz < minsz"];
"1000930" -> "1001380"  [label="DDG: hdr.argsz"];
"1000919" -> "1000930"  [label="DDG: minsz"];
"1000930" -> "1000987"  [label="DDG: hdr.argsz"];
"1000930" -> "1001057"  [label="DDG: minsz"];
"1000931" -> "1000930"  [label="AST: "];
"1000931" -> "1000933"  [label="CFG: "];
"1000932" -> "1000931"  [label="AST: "];
"1000933" -> "1000931"  [label="AST: "];
"1000934" -> "1000931"  [label="CFG: "];
"1000932" -> "1000931"  [label="AST: "];
"1000932" -> "1000919"  [label="CFG: "];
"1000933" -> "1000932"  [label="CFG: "];
"1000936" -> "1000935"  [label="AST: "];
"1000936" -> "1000937"  [label="CFG: "];
"1000937" -> "1000936"  [label="AST: "];
"1000935" -> "1000936"  [label="CFG: "];
"1000936" -> "1001380"  [label="DDG: -EINVAL"];
"1000936" -> "1001380"  [label="DDG: EINVAL"];
"1000936" -> "1000935"  [label="DDG: -EINVAL"];
"1000937" -> "1000936"  [label="AST: "];
"1000937" -> "1000930"  [label="CFG: "];
"1000936" -> "1000937"  [label="CFG: "];
"1000935" -> "1000929"  [label="AST: "];
"1000935" -> "1000936"  [label="CFG: "];
"1000936" -> "1000935"  [label="AST: "];
"1001380" -> "1000935"  [label="CFG: "];
"1000935" -> "1001380"  [label="DDG: <RET>"];
"1000936" -> "1000935"  [label="DDG: -EINVAL"];
"1000180" -> "1000130"  [label="AST: "];
"1000180" -> "1000181"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1001380" -> "1000180"  [label="CFG: "];
"1000180" -> "1001380"  [label="DDG: <RET>"];
"1000181" -> "1000180"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000183" -> "1000182"  [label="AST: "];
"1000183" -> "1000185"  [label="CFG: "];
"1000184" -> "1000183"  [label="AST: "];
"1000185" -> "1000183"  [label="AST: "];
"1000187" -> "1000183"  [label="CFG: "];
"1000183" -> "1001380"  [label="DDG: arg"];
"1000183" -> "1000182"  [label="DDG: arg"];
"1000136" -> "1000183"  [label="DDG: arg"];
"1000119" -> "1000183"  [label="DDG: arg"];
"1000185" -> "1000183"  [label="AST: "];
"1000185" -> "1000184"  [label="CFG: "];
"1000183" -> "1000185"  [label="CFG: "];
"1000186" -> "1000182"  [label="AST: "];
"1000186" -> "1000187"  [label="CFG: "];
"1000187" -> "1000186"  [label="AST: "];
"1000188" -> "1000186"  [label="CFG: "];
"1000187" -> "1000186"  [label="AST: "];
"1000187" -> "1000183"  [label="CFG: "];
"1000186" -> "1000187"  [label="CFG: "];
"1000188" -> "1000182"  [label="AST: "];
"1000188" -> "1000186"  [label="CFG: "];
"1000182" -> "1000188"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000181" -> "1000189"  [label="CFG: "];
"1000181" -> "1000191"  [label="CFG: "];
"1000182" -> "1000181"  [label="AST: "];
"1000189" -> "1000181"  [label="AST: "];
"1000191" -> "1000181"  [label="AST: "];
"1000180" -> "1000181"  [label="CFG: "];
"1000181" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz)"];
"1000181" -> "1001380"  [label="DDG: -EFAULT"];
"1000181" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000181" -> "1000180"  [label="DDG: copy_to_user((void __user *)arg, &info, minsz) ?\n\t\t\t-EFAULT : 0"];
"1000189" -> "1000181"  [label="DDG: EFAULT"];
"1000182" -> "1000181"  [label="AST: "];
"1000182" -> "1000188"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000186" -> "1000182"  [label="AST: "];
"1000188" -> "1000182"  [label="AST: "];
"1000190" -> "1000182"  [label="CFG: "];
"1000191" -> "1000182"  [label="CFG: "];
"1000182" -> "1001380"  [label="DDG: minsz"];
"1000182" -> "1001380"  [label="DDG: &info"];
"1000182" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000183" -> "1000182"  [label="DDG: arg"];
"1000133" -> "1000182"  [label="DDG: &info"];
"1000144" -> "1000182"  [label="DDG: minsz"];
"1000942" -> "1000938"  [label="AST: "];
"1000942" -> "1000939"  [label="CFG: "];
"1000938" -> "1000942"  [label="CFG: "];
"1000938" -> "1000901"  [label="AST: "];
"1000938" -> "1000942"  [label="CFG: "];
"1000939" -> "1000938"  [label="AST: "];
"1000942" -> "1000938"  [label="AST: "];
"1000948" -> "1000938"  [label="CFG: "];
"1000938" -> "1001380"  [label="DDG: hdr.flags"];
"1000939" -> "1000938"  [label="AST: "];
"1000939" -> "1000941"  [label="CFG: "];
"1000940" -> "1000939"  [label="AST: "];
"1000941" -> "1000939"  [label="AST: "];
"1000942" -> "1000939"  [label="CFG: "];
"1000940" -> "1000939"  [label="AST: "];
"1000940" -> "1000930"  [label="CFG: "];
"1000941" -> "1000940"  [label="CFG: "];
"1000941" -> "1000939"  [label="AST: "];
"1000941" -> "1000940"  [label="CFG: "];
"1000939" -> "1000941"  [label="CFG: "];
"1000943" -> "1000901"  [label="AST: "];
"1000944" -> "1000943"  [label="AST: "];
"1000951" -> "1000943"  [label="AST: "];
"1000954" -> "1000943"  [label="AST: "];
"1000946" -> "1000945"  [label="AST: "];
"1000946" -> "1000950"  [label="CFG: "];
"1000947" -> "1000946"  [label="AST: "];
"1000950" -> "1000946"  [label="AST: "];
"1000945" -> "1000946"  [label="CFG: "];
"1000947" -> "1000946"  [label="AST: "];
"1000947" -> "1000949"  [label="CFG: "];
"1000948" -> "1000947"  [label="AST: "];
"1000949" -> "1000947"  [label="AST: "];
"1000950" -> "1000947"  [label="CFG: "];
"1000948" -> "1000947"  [label="AST: "];
"1000948" -> "1000938"  [label="CFG: "];
"1000949" -> "1000948"  [label="CFG: "];
"1000949" -> "1000947"  [label="AST: "];
"1000949" -> "1000948"  [label="CFG: "];
"1000947" -> "1000949"  [label="CFG: "];
"1000950" -> "1000946"  [label="AST: "];
"1000950" -> "1000947"  [label="CFG: "];
"1000946" -> "1000950"  [label="CFG: "];
"1000944" -> "1000943"  [label="AST: "];
"1000944" -> "1000945"  [label="CFG: "];
"1000945" -> "1000944"  [label="AST: "];
"1000952" -> "1000944"  [label="CFG: "];
"1000959" -> "1000944"  [label="CFG: "];
"1000944" -> "1001380"  [label="DDG: !pci_probe_reset_slot(vdev->pdev->slot)"];
"1000944" -> "1001380"  [label="DDG: pci_probe_reset_slot(vdev->pdev->slot)"];
"1000945" -> "1000944"  [label="DDG: vdev->pdev->slot"];
"1000945" -> "1000944"  [label="AST: "];
"1000945" -> "1000946"  [label="CFG: "];
"1000946" -> "1000945"  [label="AST: "];
"1000944" -> "1000945"  [label="CFG: "];
"1000945" -> "1001380"  [label="DDG: vdev->pdev->slot"];
"1000945" -> "1000944"  [label="DDG: vdev->pdev->slot"];
"1000953" -> "1000951"  [label="AST: "];
"1000953" -> "1000952"  [label="CFG: "];
"1000951" -> "1000953"  [label="CFG: "];
"1000951" -> "1000943"  [label="AST: "];
"1000951" -> "1000953"  [label="CFG: "];
"1000952" -> "1000951"  [label="AST: "];
"1000953" -> "1000951"  [label="AST: "];
"1000966" -> "1000951"  [label="CFG: "];
"1000951" -> "1001380"  [label="DDG: true"];
"1000951" -> "1000967"  [label="DDG: slot"];
"1000952" -> "1000951"  [label="AST: "];
"1000952" -> "1000944"  [label="CFG: "];
"1000953" -> "1000952"  [label="CFG: "];
"1000956" -> "1000955"  [label="AST: "];
"1000956" -> "1000957"  [label="CFG: "];
"1000957" -> "1000956"  [label="AST: "];
"1000964" -> "1000956"  [label="CFG: "];
"1000966" -> "1000956"  [label="CFG: "];
"1000956" -> "1001380"  [label="DDG: vdev->pdev->bus"];
"1000956" -> "1001380"  [label="DDG: pci_probe_reset_bus(vdev->pdev->bus)"];
"1000954" -> "1000943"  [label="AST: "];
"1000955" -> "1000954"  [label="AST: "];
"1000957" -> "1000956"  [label="AST: "];
"1000957" -> "1000961"  [label="CFG: "];
"1000958" -> "1000957"  [label="AST: "];
"1000961" -> "1000957"  [label="AST: "];
"1000956" -> "1000957"  [label="CFG: "];
"1000958" -> "1000957"  [label="AST: "];
"1000958" -> "1000960"  [label="CFG: "];
"1000959" -> "1000958"  [label="AST: "];
"1000960" -> "1000958"  [label="AST: "];
"1000961" -> "1000958"  [label="CFG: "];
"1000959" -> "1000958"  [label="AST: "];
"1000959" -> "1000944"  [label="CFG: "];
"1000960" -> "1000959"  [label="CFG: "];
"1000960" -> "1000958"  [label="AST: "];
"1000960" -> "1000959"  [label="CFG: "];
"1000958" -> "1000960"  [label="CFG: "];
"1000961" -> "1000957"  [label="AST: "];
"1000961" -> "1000958"  [label="CFG: "];
"1000957" -> "1000961"  [label="CFG: "];
"1000955" -> "1000954"  [label="AST: "];
"1000956" -> "1000955"  [label="AST: "];
"1000962" -> "1000955"  [label="AST: "];
"1000963" -> "1000962"  [label="AST: "];
"1000963" -> "1000964"  [label="CFG: "];
"1000964" -> "1000963"  [label="AST: "];
"1000962" -> "1000963"  [label="CFG: "];
"1000963" -> "1001380"  [label="DDG: ENODEV"];
"1000963" -> "1001380"  [label="DDG: -ENODEV"];
"1000963" -> "1000962"  [label="DDG: -ENODEV"];
"1000964" -> "1000963"  [label="AST: "];
"1000964" -> "1000956"  [label="CFG: "];
"1000963" -> "1000964"  [label="CFG: "];
"1000962" -> "1000955"  [label="AST: "];
"1000962" -> "1000963"  [label="CFG: "];
"1000963" -> "1000962"  [label="AST: "];
"1001380" -> "1000962"  [label="CFG: "];
"1000962" -> "1001380"  [label="DDG: <RET>"];
"1000963" -> "1000962"  [label="DDG: -ENODEV"];
"1000965" -> "1000901"  [label="AST: "];
"1000965" -> "1000967"  [label="CFG: "];
"1000966" -> "1000965"  [label="AST: "];
"1000967" -> "1000965"  [label="AST: "];
"1000978" -> "1000965"  [label="CFG: "];
"1000965" -> "1001380"  [label="DDG: vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &fill.max, slot)"];
"1000965" -> "1001380"  [label="DDG: ret"];
"1000967" -> "1000965"  [label="DDG: vdev->pdev"];
"1000967" -> "1000965"  [label="DDG: vfio_pci_count_devs"];
"1000967" -> "1000965"  [label="DDG: &fill.max"];
"1000967" -> "1000965"  [label="DDG: slot"];
"1000965" -> "1000979"  [label="DDG: ret"];
"1000966" -> "1000965"  [label="AST: "];
"1000966" -> "1000951"  [label="CFG: "];
"1000966" -> "1000956"  [label="CFG: "];
"1000969" -> "1000966"  [label="CFG: "];
"1000968" -> "1000967"  [label="AST: "];
"1000968" -> "1000970"  [label="CFG: "];
"1000969" -> "1000968"  [label="AST: "];
"1000970" -> "1000968"  [label="AST: "];
"1000971" -> "1000968"  [label="CFG: "];
"1000969" -> "1000968"  [label="AST: "];
"1000969" -> "1000966"  [label="CFG: "];
"1000970" -> "1000969"  [label="CFG: "];
"1000970" -> "1000968"  [label="AST: "];
"1000970" -> "1000969"  [label="CFG: "];
"1000968" -> "1000970"  [label="CFG: "];
"1000967" -> "1000965"  [label="AST: "];
"1000967" -> "1000976"  [label="CFG: "];
"1000968" -> "1000967"  [label="AST: "];
"1000971" -> "1000967"  [label="AST: "];
"1000972" -> "1000967"  [label="AST: "];
"1000976" -> "1000967"  [label="AST: "];
"1000965" -> "1000967"  [label="CFG: "];
"1000967" -> "1001380"  [label="DDG: &fill.max"];
"1000967" -> "1001380"  [label="DDG: vfio_pci_count_devs"];
"1000967" -> "1001380"  [label="DDG: slot"];
"1000967" -> "1001380"  [label="DDG: vdev->pdev"];
"1000967" -> "1000965"  [label="DDG: vdev->pdev"];
"1000967" -> "1000965"  [label="DDG: vfio_pci_count_devs"];
"1000967" -> "1000965"  [label="DDG: &fill.max"];
"1000967" -> "1000965"  [label="DDG: slot"];
"1000951" -> "1000967"  [label="DDG: slot"];
"1000911" -> "1000967"  [label="DDG: slot"];
"1000967" -> "1000982"  [label="DDG: &fill.max"];
"1000967" -> "1000994"  [label="DDG: &fill.max"];
"1000967" -> "1001006"  [label="DDG: &fill.max"];
"1000967" -> "1001016"  [label="DDG: &fill.max"];
"1000967" -> "1001037"  [label="DDG: vdev->pdev"];
"1000967" -> "1001037"  [label="DDG: slot"];
"1000191" -> "1000181"  [label="AST: "];
"1000191" -> "1000182"  [label="CFG: "];
"1000181" -> "1000191"  [label="CFG: "];
"1000189" -> "1000181"  [label="AST: "];
"1000189" -> "1000190"  [label="CFG: "];
"1000190" -> "1000189"  [label="AST: "];
"1000181" -> "1000189"  [label="CFG: "];
"1000189" -> "1001380"  [label="DDG: EFAULT"];
"1000189" -> "1000181"  [label="DDG: EFAULT"];
"1000190" -> "1000189"  [label="AST: "];
"1000190" -> "1000182"  [label="CFG: "];
"1000189" -> "1000190"  [label="CFG: "];
"1000971" -> "1000967"  [label="AST: "];
"1000971" -> "1000968"  [label="CFG: "];
"1000974" -> "1000971"  [label="CFG: "];
"1000972" -> "1000967"  [label="AST: "];
"1000972" -> "1000973"  [label="CFG: "];
"1000973" -> "1000972"  [label="AST: "];
"1000976" -> "1000972"  [label="CFG: "];
"1000973" -> "1000972"  [label="AST: "];
"1000973" -> "1000975"  [label="CFG: "];
"1000974" -> "1000973"  [label="AST: "];
"1000975" -> "1000973"  [label="AST: "];
"1000972" -> "1000973"  [label="CFG: "];
"1000974" -> "1000973"  [label="AST: "];
"1000974" -> "1000971"  [label="CFG: "];
"1000975" -> "1000974"  [label="CFG: "];
"1000975" -> "1000973"  [label="AST: "];
"1000975" -> "1000974"  [label="CFG: "];
"1000973" -> "1000975"  [label="CFG: "];
"1000976" -> "1000967"  [label="AST: "];
"1000976" -> "1000972"  [label="CFG: "];
"1000967" -> "1000976"  [label="CFG: "];
"1000977" -> "1000901"  [label="AST: "];
"1000978" -> "1000977"  [label="AST: "];
"1000979" -> "1000977"  [label="AST: "];
"1000978" -> "1000977"  [label="AST: "];
"1000978" -> "1000965"  [label="CFG: "];
"1000980" -> "1000978"  [label="CFG: "];
"1000984" -> "1000978"  [label="CFG: "];
"1000980" -> "1000979"  [label="AST: "];
"1000980" -> "1000978"  [label="CFG: "];
"1000979" -> "1000980"  [label="CFG: "];
"1000980" -> "1000979"  [label="DDG: ret"];
"1000979" -> "1000977"  [label="AST: "];
"1000979" -> "1000980"  [label="CFG: "];
"1000980" -> "1000979"  [label="AST: "];
"1001380" -> "1000979"  [label="CFG: "];
"1000979" -> "1001380"  [label="DDG: <RET>"];
"1000980" -> "1000979"  [label="DDG: ret"];
"1000965" -> "1000979"  [label="DDG: ret"];
"1000982" -> "1000981"  [label="AST: "];
"1000982" -> "1000983"  [label="CFG: "];
"1000983" -> "1000982"  [label="AST: "];
"1000981" -> "1000982"  [label="CFG: "];
"1000982" -> "1000981"  [label="DDG: fill.max"];
"1000967" -> "1000982"  [label="DDG: &fill.max"];
"1000904" -> "1000982"  [label="DDG: fill"];
"1000982" -> "1000994"  [label="DDG: fill.max"];
"1000983" -> "1000982"  [label="AST: "];
"1000983" -> "1000985"  [label="CFG: "];
"1000984" -> "1000983"  [label="AST: "];
"1000985" -> "1000983"  [label="AST: "];
"1000982" -> "1000983"  [label="CFG: "];
"1000984" -> "1000983"  [label="AST: "];
"1000984" -> "1000978"  [label="CFG: "];
"1000985" -> "1000984"  [label="CFG: "];
"1000985" -> "1000983"  [label="AST: "];
"1000985" -> "1000984"  [label="CFG: "];
"1000983" -> "1000985"  [label="CFG: "];
"1000981" -> "1000901"  [label="AST: "];
"1000981" -> "1000982"  [label="CFG: "];
"1000982" -> "1000981"  [label="AST: "];
"1000989" -> "1000981"  [label="CFG: "];
"1000981" -> "1001380"  [label="DDG: WARN_ON(!fill.max)"];
"1000981" -> "1001380"  [label="DDG: !fill.max"];
"1000982" -> "1000981"  [label="DDG: fill.max"];
"1000990" -> "1000988"  [label="AST: "];
"1000990" -> "1000989"  [label="CFG: "];
"1000988" -> "1000990"  [label="CFG: "];
"1000991" -> "1000987"  [label="AST: "];
"1000991" -> "1000994"  [label="CFG: "];
"1000992" -> "1000991"  [label="AST: "];
"1000994" -> "1000991"  [label="AST: "];
"1000987" -> "1000991"  [label="CFG: "];
"1000991" -> "1001380"  [label="DDG: fill.max * sizeof(*devices)"];
"1000994" -> "1000991"  [label="DDG: fill.max"];
"1000992" -> "1000991"  [label="AST: "];
"1000992" -> "1000993"  [label="CFG: "];
"1000993" -> "1000992"  [label="AST: "];
"1000996" -> "1000992"  [label="CFG: "];
"1000992" -> "1001380"  [label="DDG: hdr"];
"1000986" -> "1000901"  [label="AST: "];
"1000987" -> "1000986"  [label="AST: "];
"1001001" -> "1000986"  [label="AST: "];
"1000993" -> "1000992"  [label="AST: "];
"1000993" -> "1000988"  [label="CFG: "];
"1000992" -> "1000993"  [label="CFG: "];
"1000994" -> "1000991"  [label="AST: "];
"1000994" -> "1000998"  [label="CFG: "];
"1000995" -> "1000994"  [label="AST: "];
"1000998" -> "1000994"  [label="AST: "];
"1000991" -> "1000994"  [label="CFG: "];
"1000994" -> "1000987"  [label="DDG: fill.max"];
"1000994" -> "1000991"  [label="DDG: fill.max"];
"1000967" -> "1000994"  [label="DDG: &fill.max"];
"1000904" -> "1000994"  [label="DDG: fill"];
"1000982" -> "1000994"  [label="DDG: fill.max"];
"1000994" -> "1001006"  [label="DDG: fill.max"];
"1000994" -> "1001016"  [label="DDG: fill.max"];
"1000995" -> "1000994"  [label="AST: "];
"1000995" -> "1000997"  [label="CFG: "];
"1000996" -> "1000995"  [label="AST: "];
"1000997" -> "1000995"  [label="AST: "];
"1001000" -> "1000995"  [label="CFG: "];
"1000996" -> "1000995"  [label="AST: "];
"1000996" -> "1000992"  [label="CFG: "];
"1000997" -> "1000996"  [label="CFG: "];
"1000997" -> "1000995"  [label="AST: "];
"1000997" -> "1000996"  [label="CFG: "];
"1000995" -> "1000997"  [label="CFG: "];
"1000998" -> "1000994"  [label="AST: "];
"1000998" -> "1000999"  [label="CFG: "];
"1000999" -> "1000998"  [label="AST: "];
"1000994" -> "1000998"  [label="CFG: "];
"1000998" -> "1001380"  [label="DDG: *devices"];
"1000999" -> "1000998"  [label="AST: "];
"1000999" -> "1001000"  [label="CFG: "];
"1001000" -> "1000999"  [label="AST: "];
"1000998" -> "1000999"  [label="CFG: "];
"1001000" -> "1000999"  [label="AST: "];
"1001000" -> "1000995"  [label="CFG: "];
"1000999" -> "1001000"  [label="CFG: "];
"1000987" -> "1000986"  [label="AST: "];
"1000987" -> "1000991"  [label="CFG: "];
"1000988" -> "1000987"  [label="AST: "];
"1000991" -> "1000987"  [label="AST: "];
"1001003" -> "1000987"  [label="CFG: "];
"1001015" -> "1000987"  [label="CFG: "];
"1000987" -> "1001380"  [label="DDG: hdr.argsz"];
"1000987" -> "1001380"  [label="DDG: sizeof(hdr) + (fill.max * sizeof(*devices))"];
"1000987" -> "1001380"  [label="DDG: hdr.argsz < sizeof(hdr) + (fill.max * sizeof(*devices))"];
"1000930" -> "1000987"  [label="DDG: hdr.argsz"];
"1000994" -> "1000987"  [label="DDG: fill.max"];
"1000988" -> "1000987"  [label="AST: "];
"1000988" -> "1000990"  [label="CFG: "];
"1000989" -> "1000988"  [label="AST: "];
"1000990" -> "1000988"  [label="AST: "];
"1000993" -> "1000988"  [label="CFG: "];
"1000989" -> "1000988"  [label="AST: "];
"1000989" -> "1000981"  [label="CFG: "];
"1000990" -> "1000989"  [label="CFG: "];
"1001001" -> "1000986"  [label="AST: "];
"1001002" -> "1001001"  [label="AST: "];
"1001006" -> "1001001"  [label="AST: "];
"1001013" -> "1001001"  [label="AST: "];
"1001005" -> "1001004"  [label="AST: "];
"1001005" -> "1001003"  [label="CFG: "];
"1001004" -> "1001005"  [label="CFG: "];
"1001002" -> "1001001"  [label="AST: "];
"1001002" -> "1001004"  [label="CFG: "];
"1001003" -> "1001002"  [label="AST: "];
"1001004" -> "1001002"  [label="AST: "];
"1001008" -> "1001002"  [label="CFG: "];
"1001002" -> "1001380"  [label="DDG: -ENOSPC"];
"1001004" -> "1001002"  [label="DDG: ENOSPC"];
"1001002" -> "1001069"  [label="DDG: ret"];
"1001003" -> "1001002"  [label="AST: "];
"1001003" -> "1000987"  [label="CFG: "];
"1001005" -> "1001003"  [label="CFG: "];
"1001004" -> "1001002"  [label="AST: "];
"1001004" -> "1001005"  [label="CFG: "];
"1001005" -> "1001004"  [label="AST: "];
"1001002" -> "1001004"  [label="CFG: "];
"1001004" -> "1001380"  [label="DDG: ENOSPC"];
"1001004" -> "1001002"  [label="DDG: ENOSPC"];
"1001010" -> "1001006"  [label="AST: "];
"1001010" -> "1001012"  [label="CFG: "];
"1001011" -> "1001010"  [label="AST: "];
"1001012" -> "1001010"  [label="AST: "];
"1001006" -> "1001010"  [label="CFG: "];
"1001011" -> "1001010"  [label="AST: "];
"1001011" -> "1001007"  [label="CFG: "];
"1001012" -> "1001011"  [label="CFG: "];
"1001012" -> "1001010"  [label="AST: "];
"1001012" -> "1001011"  [label="CFG: "];
"1001010" -> "1001012"  [label="CFG: "];
"1001006" -> "1001001"  [label="AST: "];
"1001006" -> "1001010"  [label="CFG: "];
"1001007" -> "1001006"  [label="AST: "];
"1001010" -> "1001006"  [label="AST: "];
"1001013" -> "1001006"  [label="CFG: "];
"1001006" -> "1001380"  [label="DDG: hdr.count"];
"1001006" -> "1001380"  [label="DDG: fill.max"];
"1000967" -> "1001006"  [label="DDG: &fill.max"];
"1000904" -> "1001006"  [label="DDG: fill"];
"1000994" -> "1001006"  [label="DDG: fill.max"];
"1001006" -> "1001080"  [label="DDG: hdr.count"];
"1001007" -> "1001006"  [label="AST: "];
"1001007" -> "1001009"  [label="CFG: "];
"1001008" -> "1001007"  [label="AST: "];
"1001009" -> "1001007"  [label="AST: "];
"1001011" -> "1001007"  [label="CFG: "];
"1001008" -> "1001007"  [label="AST: "];
"1001008" -> "1001002"  [label="CFG: "];
"1001009" -> "1001008"  [label="CFG: "];
"1001009" -> "1001007"  [label="AST: "];
"1001009" -> "1001008"  [label="CFG: "];
"1001007" -> "1001009"  [label="CFG: "];
"1001013" -> "1001001"  [label="AST: "];
"1001013" -> "1001006"  [label="CFG: "];
"1001055" -> "1001013"  [label="CFG: "];
"1001016" -> "1001014"  [label="AST: "];
"1001016" -> "1001023"  [label="CFG: "];
"1001017" -> "1001016"  [label="AST: "];
"1001020" -> "1001016"  [label="AST: "];
"1001023" -> "1001016"  [label="AST: "];
"1001014" -> "1001016"  [label="CFG: "];
"1001016" -> "1001380"  [label="DDG: GFP_KERNEL"];
"1001016" -> "1001380"  [label="DDG: fill.max"];
"1001016" -> "1001014"  [label="DDG: fill.max"];
"1001016" -> "1001014"  [label="DDG: GFP_KERNEL"];
"1000967" -> "1001016"  [label="DDG: &fill.max"];
"1000904" -> "1001016"  [label="DDG: fill"];
"1000994" -> "1001016"  [label="DDG: fill.max"];
"1001014" -> "1000901"  [label="AST: "];
"1001014" -> "1001016"  [label="CFG: "];
"1001015" -> "1001014"  [label="AST: "];
"1001016" -> "1001014"  [label="AST: "];
"1001026" -> "1001014"  [label="CFG: "];
"1001014" -> "1001380"  [label="DDG: kcalloc(fill.max, sizeof(*devices), GFP_KERNEL)"];
"1001016" -> "1001014"  [label="DDG: fill.max"];
"1001016" -> "1001014"  [label="DDG: GFP_KERNEL"];
"1001014" -> "1001025"  [label="DDG: devices"];
"1001015" -> "1001014"  [label="AST: "];
"1001015" -> "1000987"  [label="CFG: "];
"1001018" -> "1001015"  [label="CFG: "];
"1001017" -> "1001016"  [label="AST: "];
"1001017" -> "1001019"  [label="CFG: "];
"1001018" -> "1001017"  [label="AST: "];
"1001019" -> "1001017"  [label="AST: "];
"1001022" -> "1001017"  [label="CFG: "];
"1001018" -> "1001017"  [label="AST: "];
"1001018" -> "1001015"  [label="CFG: "];
"1001019" -> "1001018"  [label="CFG: "];
"1001019" -> "1001017"  [label="AST: "];
"1001019" -> "1001018"  [label="CFG: "];
"1001017" -> "1001019"  [label="CFG: "];
"1001020" -> "1001016"  [label="AST: "];
"1001020" -> "1001021"  [label="CFG: "];
"1001021" -> "1001020"  [label="AST: "];
"1001023" -> "1001020"  [label="CFG: "];
"1001020" -> "1001380"  [label="DDG: *devices"];
"1001021" -> "1001020"  [label="AST: "];
"1001021" -> "1001022"  [label="CFG: "];
"1001022" -> "1001021"  [label="AST: "];
"1001020" -> "1001021"  [label="CFG: "];
"1001022" -> "1001021"  [label="AST: "];
"1001022" -> "1001017"  [label="CFG: "];
"1001021" -> "1001022"  [label="CFG: "];
"1001023" -> "1001016"  [label="AST: "];
"1001023" -> "1001020"  [label="CFG: "];
"1001016" -> "1001023"  [label="CFG: "];
"1001024" -> "1000901"  [label="AST: "];
"1001025" -> "1001024"  [label="AST: "];
"1001027" -> "1001024"  [label="AST: "];
"1001025" -> "1001024"  [label="AST: "];
"1001025" -> "1001026"  [label="CFG: "];
"1001026" -> "1001025"  [label="AST: "];
"1001029" -> "1001025"  [label="CFG: "];
"1001032" -> "1001025"  [label="CFG: "];
"1001025" -> "1001380"  [label="DDG: devices"];
"1001025" -> "1001380"  [label="DDG: !devices"];
"1001014" -> "1001025"  [label="DDG: devices"];
"1001025" -> "1001030"  [label="DDG: devices"];
"1001025" -> "1001073"  [label="DDG: devices"];
"1001025" -> "1001091"  [label="DDG: devices"];
"1001026" -> "1001025"  [label="AST: "];
"1001026" -> "1001014"  [label="CFG: "];
"1001025" -> "1001026"  [label="CFG: "];
"1001028" -> "1001027"  [label="AST: "];
"1001028" -> "1001029"  [label="CFG: "];
"1001029" -> "1001028"  [label="AST: "];
"1001027" -> "1001028"  [label="CFG: "];
"1001028" -> "1001380"  [label="DDG: -ENOMEM"];
"1001028" -> "1001380"  [label="DDG: ENOMEM"];
"1001028" -> "1001027"  [label="DDG: -ENOMEM"];
"1001029" -> "1001028"  [label="AST: "];
"1001029" -> "1001025"  [label="CFG: "];
"1001028" -> "1001029"  [label="CFG: "];
"1001027" -> "1001024"  [label="AST: "];
"1001027" -> "1001028"  [label="CFG: "];
"1001028" -> "1001027"  [label="AST: "];
"1001380" -> "1001027"  [label="CFG: "];
"1001027" -> "1001380"  [label="DDG: <RET>"];
"1001028" -> "1001027"  [label="DDG: -ENOMEM"];
"1000194" -> "1000193"  [label="AST: "];
"1000194" -> "1000196"  [label="CFG: "];
"1000195" -> "1000194"  [label="AST: "];
"1000196" -> "1000194"  [label="AST: "];
"1000200" -> "1000194"  [label="CFG: "];
"1000601" -> "1000194"  [label="CFG: "];
"1000194" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_GET_REGION_INFO"];
"1000194" -> "1001380"  [label="DDG: cmd"];
"1000194" -> "1001380"  [label="DDG: VFIO_DEVICE_GET_REGION_INFO"];
"1000127" -> "1000194"  [label="DDG: cmd"];
"1000118" -> "1000194"  [label="DDG: cmd"];
"1000194" -> "1000600"  [label="DDG: cmd"];
"1000195" -> "1000194"  [label="AST: "];
"1000195" -> "1000127"  [label="CFG: "];
"1000196" -> "1000195"  [label="CFG: "];
"1000196" -> "1000194"  [label="AST: "];
"1000196" -> "1000195"  [label="CFG: "];
"1000194" -> "1000196"  [label="CFG: "];
"1000192" -> "1000126"  [label="AST: "];
"1000193" -> "1000192"  [label="AST: "];
"1000193" -> "1000192"  [label="AST: "];
"1000194" -> "1000193"  [label="AST: "];
"1000197" -> "1000193"  [label="AST: "];
"1000598" -> "1000193"  [label="AST: "];
"1001034" -> "1001030"  [label="AST: "];
"1001034" -> "1001031"  [label="CFG: "];
"1001030" -> "1001034"  [label="CFG: "];
"1001030" -> "1000901"  [label="AST: "];
"1001030" -> "1001034"  [label="CFG: "];
"1001031" -> "1001030"  [label="AST: "];
"1001034" -> "1001030"  [label="AST: "];
"1001036" -> "1001030"  [label="CFG: "];
"1001030" -> "1001380"  [label="DDG: fill.devices"];
"1001025" -> "1001030"  [label="DDG: devices"];
"1001031" -> "1001030"  [label="AST: "];
"1001031" -> "1001033"  [label="CFG: "];
"1001032" -> "1001031"  [label="AST: "];
"1001033" -> "1001031"  [label="AST: "];
"1001034" -> "1001031"  [label="CFG: "];
"1001032" -> "1001031"  [label="AST: "];
"1001032" -> "1001025"  [label="CFG: "];
"1001033" -> "1001032"  [label="CFG: "];
"1001033" -> "1001031"  [label="AST: "];
"1001033" -> "1001032"  [label="CFG: "];
"1001031" -> "1001033"  [label="CFG: "];
"1001035" -> "1000901"  [label="AST: "];
"1001035" -> "1001037"  [label="CFG: "];
"1001036" -> "1001035"  [label="AST: "];
"1001037" -> "1001035"  [label="AST: "];
"1001047" -> "1001035"  [label="CFG: "];
"1001035" -> "1001380"  [label="DDG: vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_fill_devs,\n\t\t\t\t\t\t    &fill, slot)"];
"1001037" -> "1001035"  [label="DDG: vdev->pdev"];
"1001037" -> "1001035"  [label="DDG: vfio_pci_fill_devs"];
"1001037" -> "1001035"  [label="DDG: &fill"];
"1001037" -> "1001035"  [label="DDG: slot"];
"1001035" -> "1001046"  [label="DDG: ret"];
"1001036" -> "1001035"  [label="AST: "];
"1001036" -> "1001030"  [label="CFG: "];
"1001039" -> "1001036"  [label="CFG: "];
"1001038" -> "1001037"  [label="AST: "];
"1001038" -> "1001040"  [label="CFG: "];
"1001039" -> "1001038"  [label="AST: "];
"1001040" -> "1001038"  [label="AST: "];
"1001041" -> "1001038"  [label="CFG: "];
"1001039" -> "1001038"  [label="AST: "];
"1001039" -> "1001036"  [label="CFG: "];
"1001040" -> "1001039"  [label="CFG: "];
"1001040" -> "1001038"  [label="AST: "];
"1001040" -> "1001039"  [label="CFG: "];
"1001038" -> "1001040"  [label="CFG: "];
"1001037" -> "1001035"  [label="AST: "];
"1001037" -> "1001044"  [label="CFG: "];
"1001038" -> "1001037"  [label="AST: "];
"1001041" -> "1001037"  [label="AST: "];
"1001042" -> "1001037"  [label="AST: "];
"1001044" -> "1001037"  [label="AST: "];
"1001035" -> "1001037"  [label="CFG: "];
"1001037" -> "1001380"  [label="DDG: vfio_pci_fill_devs"];
"1001037" -> "1001380"  [label="DDG: slot"];
"1001037" -> "1001380"  [label="DDG: vdev->pdev"];
"1001037" -> "1001380"  [label="DDG: &fill"];
"1001037" -> "1001035"  [label="DDG: vdev->pdev"];
"1001037" -> "1001035"  [label="DDG: vfio_pci_fill_devs"];
"1001037" -> "1001035"  [label="DDG: &fill"];
"1001037" -> "1001035"  [label="DDG: slot"];
"1000967" -> "1001037"  [label="DDG: vdev->pdev"];
"1000967" -> "1001037"  [label="DDG: slot"];
"1001041" -> "1001037"  [label="AST: "];
"1001041" -> "1001038"  [label="CFG: "];
"1001043" -> "1001041"  [label="CFG: "];
"1001042" -> "1001037"  [label="AST: "];
"1001042" -> "1001043"  [label="CFG: "];
"1001043" -> "1001042"  [label="AST: "];
"1001044" -> "1001042"  [label="CFG: "];
"1001043" -> "1001042"  [label="AST: "];
"1001043" -> "1001041"  [label="CFG: "];
"1001042" -> "1001043"  [label="CFG: "];
"1001044" -> "1001037"  [label="AST: "];
"1001044" -> "1001042"  [label="CFG: "];
"1001037" -> "1001044"  [label="CFG: "];
"1000120" -> "1000116"  [label="AST: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="AST: "];
"1000125" -> "1000120"  [label="AST: "];
"1000126" -> "1000120"  [label="AST: "];
"1001377" -> "1000120"  [label="AST: "];
"1000199" -> "1000197"  [label="AST: "];
"1000199" -> "1000201"  [label="CFG: "];
"1000200" -> "1000199"  [label="AST: "];
"1000201" -> "1000199"  [label="AST: "];
"1000211" -> "1000199"  [label="CFG: "];
"1000199" -> "1001380"  [label="DDG: vdev->pdev"];
"1000199" -> "1001380"  [label="DDG: pdev"];
"1000199" -> "1000349"  [label="DDG: pdev"];
"1000200" -> "1000199"  [label="AST: "];
"1000200" -> "1000194"  [label="CFG: "];
"1000202" -> "1000200"  [label="CFG: "];
"1000201" -> "1000199"  [label="AST: "];
"1000201" -> "1000203"  [label="CFG: "];
"1000202" -> "1000201"  [label="AST: "];
"1000203" -> "1000201"  [label="AST: "];
"1000199" -> "1000201"  [label="CFG: "];
"1000202" -> "1000201"  [label="AST: "];
"1000202" -> "1000200"  [label="CFG: "];
"1000203" -> "1000202"  [label="CFG: "];
"1000203" -> "1000201"  [label="AST: "];
"1000203" -> "1000202"  [label="CFG: "];
"1000201" -> "1000203"  [label="CFG: "];
"1001045" -> "1000901"  [label="AST: "];
"1001046" -> "1001045"  [label="AST: "];
"1001048" -> "1001045"  [label="AST: "];
"1001046" -> "1001045"  [label="AST: "];
"1001046" -> "1001047"  [label="CFG: "];
"1001047" -> "1001046"  [label="AST: "];
"1001050" -> "1001046"  [label="CFG: "];
"1001055" -> "1001046"  [label="CFG: "];
"1001035" -> "1001046"  [label="DDG: ret"];
"1001046" -> "1001069"  [label="DDG: ret"];
"1001047" -> "1001046"  [label="AST: "];
"1001047" -> "1001035"  [label="CFG: "];
"1001046" -> "1001047"  [label="CFG: "];
"1001052" -> "1001048"  [label="AST: "];
"1001052" -> "1001054"  [label="CFG: "];
"1001053" -> "1001052"  [label="AST: "];
"1001054" -> "1001052"  [label="AST: "];
"1001048" -> "1001052"  [label="CFG: "];
"1001053" -> "1001052"  [label="AST: "];
"1001053" -> "1001049"  [label="CFG: "];
"1001054" -> "1001053"  [label="CFG: "];
"1001054" -> "1001052"  [label="AST: "];
"1001054" -> "1001053"  [label="CFG: "];
"1001052" -> "1001054"  [label="CFG: "];
"1001048" -> "1001045"  [label="AST: "];
"1001048" -> "1001052"  [label="CFG: "];
"1001049" -> "1001048"  [label="AST: "];
"1001052" -> "1001048"  [label="AST: "];
"1001055" -> "1001048"  [label="CFG: "];
"1001048" -> "1001380"  [label="DDG: hdr.count"];
"1001048" -> "1001380"  [label="DDG: fill.cur"];
"1000904" -> "1001048"  [label="DDG: fill"];
"1001048" -> "1001080"  [label="DDG: hdr.count"];
"1001049" -> "1001048"  [label="AST: "];
"1001049" -> "1001051"  [label="CFG: "];
"1001050" -> "1001049"  [label="AST: "];
"1001051" -> "1001049"  [label="AST: "];
"1001053" -> "1001049"  [label="CFG: "];
"1001050" -> "1001049"  [label="AST: "];
"1001050" -> "1001046"  [label="CFG: "];
"1001051" -> "1001050"  [label="CFG: "];
"1001051" -> "1001049"  [label="AST: "];
"1001051" -> "1001050"  [label="CFG: "];
"1001049" -> "1001051"  [label="CFG: "];
"1001055" -> "1000901"  [label="AST: "];
"1001055" -> "1001048"  [label="CFG: "];
"1001055" -> "1001046"  [label="CFG: "];
"1001055" -> "1001013"  [label="CFG: "];
"1001059" -> "1001055"  [label="CFG: "];
"1001058" -> "1001057"  [label="AST: "];
"1001058" -> "1001060"  [label="CFG: "];
"1001059" -> "1001058"  [label="AST: "];
"1001060" -> "1001058"  [label="AST: "];
"1001062" -> "1001058"  [label="CFG: "];
"1001058" -> "1001380"  [label="DDG: arg"];
"1001058" -> "1001057"  [label="DDG: arg"];
"1000922" -> "1001058"  [label="DDG: arg"];
"1000119" -> "1001058"  [label="DDG: arg"];
"1001058" -> "1001074"  [label="DDG: arg"];
"1001058" -> "1001076"  [label="DDG: arg"];
"1001056" -> "1000901"  [label="AST: "];
"1001057" -> "1001056"  [label="AST: "];
"1001064" -> "1001056"  [label="AST: "];
"1001060" -> "1001058"  [label="AST: "];
"1001060" -> "1001059"  [label="CFG: "];
"1001058" -> "1001060"  [label="CFG: "];
"1001061" -> "1001057"  [label="AST: "];
"1001061" -> "1001062"  [label="CFG: "];
"1001062" -> "1001061"  [label="AST: "];
"1001063" -> "1001061"  [label="CFG: "];
"1001062" -> "1001061"  [label="AST: "];
"1001062" -> "1001058"  [label="CFG: "];
"1001061" -> "1001062"  [label="CFG: "];
"1001063" -> "1001057"  [label="AST: "];
"1001063" -> "1001061"  [label="CFG: "];
"1001057" -> "1001063"  [label="CFG: "];
"1001057" -> "1001056"  [label="AST: "];
"1001057" -> "1001063"  [label="CFG: "];
"1001058" -> "1001057"  [label="AST: "];
"1001061" -> "1001057"  [label="AST: "];
"1001063" -> "1001057"  [label="AST: "];
"1001065" -> "1001057"  [label="CFG: "];
"1001070" -> "1001057"  [label="CFG: "];
"1001057" -> "1001380"  [label="DDG: &hdr"];
"1001057" -> "1001380"  [label="DDG: copy_to_user((void __user *)arg, &hdr, minsz)"];
"1001057" -> "1001380"  [label="DDG: (void __user *)arg"];
"1001057" -> "1001380"  [label="DDG: minsz"];
"1001058" -> "1001057"  [label="DDG: arg"];
"1000919" -> "1001057"  [label="DDG: &hdr"];
"1000930" -> "1001057"  [label="DDG: minsz"];
"1001057" -> "1001074"  [label="DDG: minsz"];
"1001057" -> "1001076"  [label="DDG: minsz"];
"1001067" -> "1001066"  [label="AST: "];
"1001067" -> "1001065"  [label="CFG: "];
"1001066" -> "1001067"  [label="CFG: "];
"1001064" -> "1001056"  [label="AST: "];
"1001064" -> "1001066"  [label="CFG: "];
"1001065" -> "1001064"  [label="AST: "];
"1001066" -> "1001064"  [label="AST: "];
"1001070" -> "1001064"  [label="CFG: "];
"1001064" -> "1001380"  [label="DDG: -EFAULT"];
"1001066" -> "1001064"  [label="DDG: EFAULT"];
"1001064" -> "1001069"  [label="DDG: ret"];
"1001065" -> "1001064"  [label="AST: "];
"1001065" -> "1001057"  [label="CFG: "];
"1001067" -> "1001065"  [label="CFG: "];
"1001066" -> "1001064"  [label="AST: "];
"1001066" -> "1001067"  [label="CFG: "];
"1001067" -> "1001066"  [label="AST: "];
"1001064" -> "1001066"  [label="CFG: "];
"1001066" -> "1001380"  [label="DDG: EFAULT"];
"1001066" -> "1001064"  [label="DDG: EFAULT"];
"1001066" -> "1001089"  [label="DDG: EFAULT"];
"1001071" -> "1001068"  [label="AST: "];
"1001072" -> "1001071"  [label="AST: "];
"1001068" -> "1000901"  [label="AST: "];
"1001069" -> "1001068"  [label="AST: "];
"1001071" -> "1001068"  [label="AST: "];
"1001069" -> "1001068"  [label="AST: "];
"1001069" -> "1001070"  [label="CFG: "];
"1001070" -> "1001069"  [label="AST: "];
"1001075" -> "1001069"  [label="CFG: "];
"1001092" -> "1001069"  [label="CFG: "];
"1001069" -> "1001380"  [label="DDG: !ret"];
"1001069" -> "1001380"  [label="DDG: ret"];
"1001002" -> "1001069"  [label="DDG: ret"];
"1001046" -> "1001069"  [label="DDG: ret"];
"1001064" -> "1001069"  [label="DDG: ret"];
"1001069" -> "1001093"  [label="DDG: ret"];
"1001070" -> "1001069"  [label="AST: "];
"1001070" -> "1001064"  [label="CFG: "];
"1001070" -> "1001057"  [label="CFG: "];
"1001069" -> "1001070"  [label="CFG: "];
"1001074" -> "1001073"  [label="AST: "];
"1001074" -> "1001076"  [label="CFG: "];
"1001075" -> "1001074"  [label="AST: "];
"1001076" -> "1001074"  [label="AST: "];
"1001079" -> "1001074"  [label="CFG: "];
"1001074" -> "1001380"  [label="DDG: arg + minsz"];
"1001074" -> "1001073"  [label="DDG: arg + minsz"];
"1001058" -> "1001074"  [label="DDG: arg"];
"1000119" -> "1001074"  [label="DDG: arg"];
"1001057" -> "1001074"  [label="DDG: minsz"];
"1001072" -> "1001071"  [label="AST: "];
"1001073" -> "1001072"  [label="AST: "];
"1001087" -> "1001072"  [label="AST: "];
"1001076" -> "1001074"  [label="AST: "];
"1001076" -> "1001078"  [label="CFG: "];
"1001077" -> "1001076"  [label="AST: "];
"1001078" -> "1001076"  [label="AST: "];
"1001074" -> "1001076"  [label="CFG: "];
"1001076" -> "1001380"  [label="DDG: minsz"];
"1001076" -> "1001380"  [label="DDG: arg"];
"1001058" -> "1001076"  [label="DDG: arg"];
"1000119" -> "1001076"  [label="DDG: arg"];
"1001057" -> "1001076"  [label="DDG: minsz"];
"1001077" -> "1001076"  [label="AST: "];
"1001077" -> "1001075"  [label="CFG: "];
"1001078" -> "1001077"  [label="CFG: "];
"1001078" -> "1001076"  [label="AST: "];
"1001078" -> "1001077"  [label="CFG: "];
"1001076" -> "1001078"  [label="CFG: "];
"1001079" -> "1001073"  [label="AST: "];
"1001079" -> "1001074"  [label="CFG: "];
"1001082" -> "1001079"  [label="CFG: "];
"1001073" -> "1001072"  [label="AST: "];
"1001073" -> "1001080"  [label="CFG: "];
"1001074" -> "1001073"  [label="AST: "];
"1001079" -> "1001073"  [label="AST: "];
"1001080" -> "1001073"  [label="AST: "];
"1001088" -> "1001073"  [label="CFG: "];
"1001092" -> "1001073"  [label="CFG: "];
"1001073" -> "1001380"  [label="DDG: (void __user *)(arg + minsz)"];
"1001073" -> "1001380"  [label="DDG: hdr.count * sizeof(*devices)"];
"1001073" -> "1001380"  [label="DDG: copy_to_user((void __user *)(arg + minsz), devices,\n\t\t\t\t\t hdr.count * sizeof(*devices))"];
"1001074" -> "1001073"  [label="DDG: arg + minsz"];
"1000907" -> "1001073"  [label="DDG: devices"];
"1001025" -> "1001073"  [label="DDG: devices"];
"1001080" -> "1001073"  [label="DDG: hdr.count"];
"1001073" -> "1001091"  [label="DDG: devices"];
"1001083" -> "1001081"  [label="AST: "];
"1001083" -> "1001082"  [label="CFG: "];
"1001081" -> "1001083"  [label="CFG: "];
"1001084" -> "1001080"  [label="AST: "];
"1001084" -> "1001085"  [label="CFG: "];
"1001085" -> "1001084"  [label="AST: "];
"1001080" -> "1001084"  [label="CFG: "];
"1001084" -> "1001380"  [label="DDG: *devices"];
"1001085" -> "1001084"  [label="AST: "];
"1001085" -> "1001086"  [label="CFG: "];
"1001086" -> "1001085"  [label="AST: "];
"1001084" -> "1001085"  [label="CFG: "];
"1001086" -> "1001085"  [label="AST: "];
"1001086" -> "1001081"  [label="CFG: "];
"1001085" -> "1001086"  [label="CFG: "];
"1001080" -> "1001073"  [label="AST: "];
"1001080" -> "1001084"  [label="CFG: "];
"1001081" -> "1001080"  [label="AST: "];
"1001084" -> "1001080"  [label="AST: "];
"1001073" -> "1001080"  [label="CFG: "];
"1001080" -> "1001380"  [label="DDG: hdr.count"];
"1001080" -> "1001073"  [label="DDG: hdr.count"];
"1001048" -> "1001080"  [label="DDG: hdr.count"];
"1001006" -> "1001080"  [label="DDG: hdr.count"];
"1001081" -> "1001080"  [label="AST: "];
"1001081" -> "1001083"  [label="CFG: "];
"1001082" -> "1001081"  [label="AST: "];
"1001083" -> "1001081"  [label="AST: "];
"1001086" -> "1001081"  [label="CFG: "];
"1001082" -> "1001081"  [label="AST: "];
"1001082" -> "1001079"  [label="CFG: "];
"1001083" -> "1001082"  [label="CFG: "];
"1001089" -> "1001087"  [label="AST: "];
"1001089" -> "1001090"  [label="CFG: "];
"1001090" -> "1001089"  [label="AST: "];
"1001087" -> "1001089"  [label="CFG: "];
"1001089" -> "1001380"  [label="DDG: EFAULT"];
"1001089" -> "1001087"  [label="DDG: EFAULT"];
"1001066" -> "1001089"  [label="DDG: EFAULT"];
"1001090" -> "1001089"  [label="AST: "];
"1001090" -> "1001088"  [label="CFG: "];
"1001089" -> "1001090"  [label="CFG: "];
"1001087" -> "1001072"  [label="AST: "];
"1001087" -> "1001089"  [label="CFG: "];
"1001088" -> "1001087"  [label="AST: "];
"1001089" -> "1001087"  [label="AST: "];
"1001092" -> "1001087"  [label="CFG: "];
"1001087" -> "1001380"  [label="DDG: ret"];
"1001087" -> "1001380"  [label="DDG: -EFAULT"];
"1001089" -> "1001087"  [label="DDG: EFAULT"];
"1001087" -> "1001093"  [label="DDG: ret"];
"1001088" -> "1001087"  [label="AST: "];
"1001088" -> "1001073"  [label="CFG: "];
"1001090" -> "1001088"  [label="CFG: "];
"1001091" -> "1000901"  [label="AST: "];
"1001091" -> "1001092"  [label="CFG: "];
"1001092" -> "1001091"  [label="AST: "];
"1001094" -> "1001091"  [label="CFG: "];
"1001091" -> "1001380"  [label="DDG: kfree(devices)"];
"1001091" -> "1001380"  [label="DDG: devices"];
"1000907" -> "1001091"  [label="DDG: devices"];
"1001073" -> "1001091"  [label="DDG: devices"];
"1001025" -> "1001091"  [label="DDG: devices"];
"1001092" -> "1001091"  [label="AST: "];
"1001092" -> "1001087"  [label="CFG: "];
"1001092" -> "1001073"  [label="CFG: "];
"1001092" -> "1001069"  [label="CFG: "];
"1001091" -> "1001092"  [label="CFG: "];
"1001093" -> "1000901"  [label="AST: "];
"1001093" -> "1001094"  [label="CFG: "];
"1001094" -> "1001093"  [label="AST: "];
"1001380" -> "1001093"  [label="CFG: "];
"1001093" -> "1001380"  [label="DDG: <RET>"];
"1001094" -> "1001093"  [label="DDG: ret"];
"1001087" -> "1001093"  [label="DDG: ret"];
"1001069" -> "1001093"  [label="DDG: ret"];
"1001094" -> "1001093"  [label="AST: "];
"1001094" -> "1001091"  [label="CFG: "];
"1001093" -> "1001094"  [label="CFG: "];
"1001094" -> "1001093"  [label="DDG: ret"];
"1001097" -> "1001096"  [label="AST: "];
"1001097" -> "1001099"  [label="CFG: "];
"1001098" -> "1001097"  [label="AST: "];
"1001099" -> "1001097"  [label="AST: "];
"1001107" -> "1001097"  [label="CFG: "];
"1001379" -> "1001097"  [label="CFG: "];
"1001097" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_PCI_HOT_RESET"];
"1001097" -> "1001380"  [label="DDG: VFIO_DEVICE_PCI_HOT_RESET"];
"1001097" -> "1001380"  [label="DDG: cmd"];
"1000898" -> "1001097"  [label="DDG: cmd"];
"1000118" -> "1001097"  [label="DDG: cmd"];
"1001098" -> "1001097"  [label="AST: "];
"1001098" -> "1000898"  [label="CFG: "];
"1001099" -> "1001098"  [label="CFG: "];
"1001099" -> "1001097"  [label="AST: "];
"1001099" -> "1001098"  [label="CFG: "];
"1001097" -> "1001099"  [label="CFG: "];
"1001095" -> "1000897"  [label="AST: "];
"1001096" -> "1001095"  [label="AST: "];
"1001096" -> "1001095"  [label="AST: "];
"1001097" -> "1001096"  [label="AST: "];
"1001100" -> "1001096"  [label="AST: "];
"1000205" -> "1000197"  [label="AST: "];
"1001108" -> "1001106"  [label="AST: "];
"1001108" -> "1001107"  [label="CFG: "];
"1001106" -> "1001108"  [label="CFG: "];
"1001106" -> "1001100"  [label="AST: "];
"1001106" -> "1001108"  [label="CFG: "];
"1001107" -> "1001106"  [label="AST: "];
"1001108" -> "1001106"  [label="AST: "];
"1001112" -> "1001106"  [label="CFG: "];
"1001106" -> "1001380"  [label="DDG: false"];
"1001106" -> "1001380"  [label="DDG: slot"];
"1001106" -> "1001166"  [label="DDG: slot"];
"1001107" -> "1001106"  [label="AST: "];
"1001107" -> "1001097"  [label="CFG: "];
"1001108" -> "1001107"  [label="CFG: "];
"1001113" -> "1001111"  [label="AST: "];
"1001113" -> "1001112"  [label="CFG: "];
"1001111" -> "1001113"  [label="CFG: "];
"1001100" -> "1001096"  [label="AST: "];
"1001101" -> "1001100"  [label="AST: "];
"1001102" -> "1001100"  [label="AST: "];
"1001103" -> "1001100"  [label="AST: "];
"1001104" -> "1001100"  [label="AST: "];
"1001105" -> "1001100"  [label="AST: "];
"1001106" -> "1001100"  [label="AST: "];
"1001109" -> "1001100"  [label="AST: "];
"1001110" -> "1001100"  [label="AST: "];
"1001111" -> "1001100"  [label="AST: "];
"1001114" -> "1001100"  [label="AST: "];
"1001115" -> "1001100"  [label="AST: "];
"1001118" -> "1001100"  [label="AST: "];
"1001129" -> "1001100"  [label="AST: "];
"1001142" -> "1001100"  [label="AST: "];
"1001164" -> "1001100"  [label="AST: "];
"1001174" -> "1001100"  [label="AST: "];
"1001178" -> "1001100"  [label="AST: "];
"1001192" -> "1001100"  [label="AST: "];
"1001202" -> "1001100"  [label="AST: "];
"1001212" -> "1001100"  [label="AST: "];
"1001226" -> "1001100"  [label="AST: "];
"1001249" -> "1001100"  [label="AST: "];
"1001312" -> "1001100"  [label="AST: "];
"1001314" -> "1001100"  [label="AST: "];
"1001317" -> "1001100"  [label="AST: "];
"1001324" -> "1001100"  [label="AST: "];
"1001329" -> "1001100"  [label="AST: "];
"1001339" -> "1001100"  [label="AST: "];
"1001358" -> "1001100"  [label="AST: "];
"1001359" -> "1001100"  [label="AST: "];
"1001373" -> "1001100"  [label="AST: "];
"1001375" -> "1001100"  [label="AST: "];
"1001115" -> "1001100"  [label="AST: "];
"1001115" -> "1001117"  [label="CFG: "];
"1001116" -> "1001115"  [label="AST: "];
"1001117" -> "1001115"  [label="AST: "];
"1001121" -> "1001115"  [label="CFG: "];
"1001115" -> "1001380"  [label="DDG: ret"];
"1001116" -> "1001115"  [label="AST: "];
"1001116" -> "1001111"  [label="CFG: "];
"1001117" -> "1001116"  [label="CFG: "];
"1001117" -> "1001115"  [label="AST: "];
"1001117" -> "1001116"  [label="CFG: "];
"1001115" -> "1001117"  [label="CFG: "];
"1001111" -> "1001100"  [label="AST: "];
"1001111" -> "1001113"  [label="CFG: "];
"1001112" -> "1001111"  [label="AST: "];
"1001113" -> "1001111"  [label="AST: "];
"1001116" -> "1001111"  [label="CFG: "];
"1001111" -> "1001380"  [label="DDG: count"];
"1001111" -> "1001184"  [label="DDG: count"];
"1001112" -> "1001111"  [label="AST: "];
"1001112" -> "1001106"  [label="CFG: "];
"1001113" -> "1001112"  [label="CFG: "];
"1001118" -> "1001100"  [label="AST: "];
"1001119" -> "1001118"  [label="AST: "];
"1001126" -> "1001118"  [label="AST: "];
"1001120" -> "1001119"  [label="AST: "];
"1001120" -> "1001121"  [label="CFG: "];
"1001121" -> "1001120"  [label="AST: "];
"1001123" -> "1001120"  [label="CFG: "];
"1001121" -> "1001120"  [label="AST: "];
"1001121" -> "1001115"  [label="CFG: "];
"1001120" -> "1001121"  [label="CFG: "];
"1001122" -> "1001119"  [label="AST: "];
"1001122" -> "1001124"  [label="CFG: "];
"1001123" -> "1001122"  [label="AST: "];
"1001124" -> "1001122"  [label="AST: "];
"1001125" -> "1001122"  [label="CFG: "];
"1001122" -> "1001380"  [label="DDG: arg"];
"1001122" -> "1001119"  [label="DDG: arg"];
"1000119" -> "1001122"  [label="DDG: arg"];
"1001122" -> "1001229"  [label="DDG: arg"];
"1001122" -> "1001231"  [label="DDG: arg"];
"1001124" -> "1001122"  [label="AST: "];
"1001124" -> "1001123"  [label="CFG: "];
"1001122" -> "1001124"  [label="CFG: "];
"1001125" -> "1001119"  [label="AST: "];
"1001125" -> "1001122"  [label="CFG: "];
"1001119" -> "1001125"  [label="CFG: "];
"1001119" -> "1001118"  [label="AST: "];
"1001119" -> "1001125"  [label="CFG: "];
"1001120" -> "1001119"  [label="AST: "];
"1001122" -> "1001119"  [label="AST: "];
"1001125" -> "1001119"  [label="AST: "];
"1001128" -> "1001119"  [label="CFG: "];
"1001133" -> "1001119"  [label="CFG: "];
"1001119" -> "1001380"  [label="DDG: (void __user *)arg"];
"1001119" -> "1001380"  [label="DDG: copy_from_user(&hdr, (void __user *)arg, minsz)"];
"1001119" -> "1001380"  [label="DDG: &hdr"];
"1001119" -> "1001380"  [label="DDG: minsz"];
"1001122" -> "1001119"  [label="DDG: arg"];
"1001119" -> "1001131"  [label="DDG: minsz"];
"1001127" -> "1001126"  [label="AST: "];
"1001127" -> "1001128"  [label="CFG: "];
"1001128" -> "1001127"  [label="AST: "];
"1001126" -> "1001127"  [label="CFG: "];
"1001127" -> "1001380"  [label="DDG: -EFAULT"];
"1001127" -> "1001380"  [label="DDG: EFAULT"];
"1001127" -> "1001126"  [label="DDG: -EFAULT"];
"1001128" -> "1001127"  [label="AST: "];
"1001128" -> "1001119"  [label="CFG: "];
"1001127" -> "1001128"  [label="CFG: "];
"1001126" -> "1001118"  [label="AST: "];
"1001126" -> "1001127"  [label="CFG: "];
"1001127" -> "1001126"  [label="AST: "];
"1001380" -> "1001126"  [label="CFG: "];
"1001126" -> "1001380"  [label="DDG: <RET>"];
"1001127" -> "1001126"  [label="DDG: -EFAULT"];
"1000197" -> "1000193"  [label="AST: "];
"1000198" -> "1000197"  [label="AST: "];
"1000199" -> "1000197"  [label="AST: "];
"1000204" -> "1000197"  [label="AST: "];
"1000205" -> "1000197"  [label="AST: "];
"1000206" -> "1000197"  [label="AST: "];
"1000207" -> "1000197"  [label="AST: "];
"1000208" -> "1000197"  [label="AST: "];
"1000219" -> "1000197"  [label="AST: "];
"1000228" -> "1000197"  [label="AST: "];
"1000510" -> "1000197"  [label="AST: "];
"1000586" -> "1000197"  [label="AST: "];
"1001134" -> "1001132"  [label="AST: "];
"1001134" -> "1001133"  [label="CFG: "];
"1001132" -> "1001134"  [label="CFG: "];
"1001135" -> "1001131"  [label="AST: "];
"1001135" -> "1001132"  [label="CFG: "];
"1001131" -> "1001135"  [label="CFG: "];
"1001129" -> "1001100"  [label="AST: "];
"1001130" -> "1001129"  [label="AST: "];
"1001139" -> "1001129"  [label="AST: "];
"1001136" -> "1001130"  [label="AST: "];
"1001136" -> "1001138"  [label="CFG: "];
"1001137" -> "1001136"  [label="AST: "];
"1001138" -> "1001136"  [label="AST: "];
"1001130" -> "1001136"  [label="CFG: "];
"1001137" -> "1001136"  [label="AST: "];
"1001137" -> "1001131"  [label="CFG: "];
"1001138" -> "1001137"  [label="CFG: "];
"1001138" -> "1001136"  [label="AST: "];
"1001138" -> "1001137"  [label="CFG: "];
"1001136" -> "1001138"  [label="CFG: "];
"1001130" -> "1001129"  [label="AST: "];
"1001130" -> "1001131"  [label="CFG: "];
"1001130" -> "1001136"  [label="CFG: "];
"1001131" -> "1001130"  [label="AST: "];
"1001136" -> "1001130"  [label="AST: "];
"1001141" -> "1001130"  [label="CFG: "];
"1001147" -> "1001130"  [label="CFG: "];
"1001130" -> "1001380"  [label="DDG: hdr.argsz < minsz || hdr.flags"];
"1001130" -> "1001380"  [label="DDG: hdr.flags"];
"1001130" -> "1001380"  [label="DDG: hdr.argsz < minsz"];
"1001131" -> "1001130"  [label="DDG: hdr.argsz"];
"1001131" -> "1001130"  [label="DDG: minsz"];
"1001131" -> "1001130"  [label="AST: "];
"1001131" -> "1001135"  [label="CFG: "];
"1001132" -> "1001131"  [label="AST: "];
"1001135" -> "1001131"  [label="AST: "];
"1001137" -> "1001131"  [label="CFG: "];
"1001130" -> "1001131"  [label="CFG: "];
"1001131" -> "1001380"  [label="DDG: minsz"];
"1001131" -> "1001380"  [label="DDG: hdr.argsz"];
"1001131" -> "1001130"  [label="DDG: hdr.argsz"];
"1001131" -> "1001130"  [label="DDG: minsz"];
"1001119" -> "1001131"  [label="DDG: minsz"];
"1001131" -> "1001229"  [label="DDG: minsz"];
"1001131" -> "1001231"  [label="DDG: minsz"];
"1001132" -> "1001131"  [label="AST: "];
"1001132" -> "1001134"  [label="CFG: "];
"1001133" -> "1001132"  [label="AST: "];
"1001134" -> "1001132"  [label="AST: "];
"1001135" -> "1001132"  [label="CFG: "];
"1001133" -> "1001132"  [label="AST: "];
"1001133" -> "1001119"  [label="CFG: "];
"1001134" -> "1001133"  [label="CFG: "];
"1001140" -> "1001139"  [label="AST: "];
"1001140" -> "1001141"  [label="CFG: "];
"1001141" -> "1001140"  [label="AST: "];
"1001139" -> "1001140"  [label="CFG: "];
"1001140" -> "1001380"  [label="DDG: -EINVAL"];
"1001140" -> "1001380"  [label="DDG: EINVAL"];
"1001140" -> "1001139"  [label="DDG: -EINVAL"];
"1001141" -> "1001140"  [label="AST: "];
"1001141" -> "1001130"  [label="CFG: "];
"1001140" -> "1001141"  [label="CFG: "];
"1001139" -> "1001129"  [label="AST: "];
"1001139" -> "1001140"  [label="CFG: "];
"1001140" -> "1001139"  [label="AST: "];
"1001380" -> "1001139"  [label="CFG: "];
"1001139" -> "1001380"  [label="DDG: <RET>"];
"1001140" -> "1001139"  [label="DDG: -EINVAL"];
"1001142" -> "1001100"  [label="AST: "];
"1001143" -> "1001142"  [label="AST: "];
"1001150" -> "1001142"  [label="AST: "];
"1001153" -> "1001142"  [label="AST: "];
"1001145" -> "1001144"  [label="AST: "];
"1001145" -> "1001149"  [label="CFG: "];
"1001146" -> "1001145"  [label="AST: "];
"1001149" -> "1001145"  [label="AST: "];
"1001144" -> "1001145"  [label="CFG: "];
"1001146" -> "1001145"  [label="AST: "];
"1001146" -> "1001148"  [label="CFG: "];
"1001147" -> "1001146"  [label="AST: "];
"1001148" -> "1001146"  [label="AST: "];
"1001149" -> "1001146"  [label="CFG: "];
"1001147" -> "1001146"  [label="AST: "];
"1001147" -> "1001130"  [label="CFG: "];
"1001148" -> "1001147"  [label="CFG: "];
"1001148" -> "1001146"  [label="AST: "];
"1001148" -> "1001147"  [label="CFG: "];
"1001146" -> "1001148"  [label="CFG: "];
"1001149" -> "1001145"  [label="AST: "];
"1001149" -> "1001146"  [label="CFG: "];
"1001145" -> "1001149"  [label="CFG: "];
"1001143" -> "1001142"  [label="AST: "];
"1001143" -> "1001144"  [label="CFG: "];
"1001144" -> "1001143"  [label="AST: "];
"1001151" -> "1001143"  [label="CFG: "];
"1001158" -> "1001143"  [label="CFG: "];
"1001143" -> "1001380"  [label="DDG: pci_probe_reset_slot(vdev->pdev->slot)"];
"1001143" -> "1001380"  [label="DDG: !pci_probe_reset_slot(vdev->pdev->slot)"];
"1001144" -> "1001143"  [label="DDG: vdev->pdev->slot"];
"1001144" -> "1001143"  [label="AST: "];
"1001144" -> "1001145"  [label="CFG: "];
"1001145" -> "1001144"  [label="AST: "];
"1001143" -> "1001144"  [label="CFG: "];
"1001144" -> "1001380"  [label="DDG: vdev->pdev->slot"];
"1001144" -> "1001143"  [label="DDG: vdev->pdev->slot"];
"1001144" -> "1001346"  [label="DDG: vdev->pdev->slot"];
"1001152" -> "1001150"  [label="AST: "];
"1001152" -> "1001151"  [label="CFG: "];
"1001150" -> "1001152"  [label="CFG: "];
"1001150" -> "1001142"  [label="AST: "];
"1001150" -> "1001152"  [label="CFG: "];
"1001151" -> "1001150"  [label="AST: "];
"1001152" -> "1001150"  [label="AST: "];
"1001165" -> "1001150"  [label="CFG: "];
"1001150" -> "1001380"  [label="DDG: true"];
"1001150" -> "1001166"  [label="DDG: slot"];
"1001151" -> "1001150"  [label="AST: "];
"1001151" -> "1001143"  [label="CFG: "];
"1001152" -> "1001151"  [label="CFG: "];
"1001155" -> "1001154"  [label="AST: "];
"1001155" -> "1001156"  [label="CFG: "];
"1001156" -> "1001155"  [label="AST: "];
"1001163" -> "1001155"  [label="CFG: "];
"1001165" -> "1001155"  [label="CFG: "];
"1001155" -> "1001380"  [label="DDG: pci_probe_reset_bus(vdev->pdev->bus)"];
"1001155" -> "1001380"  [label="DDG: vdev->pdev->bus"];
"1001155" -> "1001352"  [label="DDG: vdev->pdev->bus"];
"1001153" -> "1001142"  [label="AST: "];
"1001154" -> "1001153"  [label="AST: "];
"1001156" -> "1001155"  [label="AST: "];
"1001156" -> "1001160"  [label="CFG: "];
"1001157" -> "1001156"  [label="AST: "];
"1001160" -> "1001156"  [label="AST: "];
"1001155" -> "1001156"  [label="CFG: "];
"1001157" -> "1001156"  [label="AST: "];
"1001157" -> "1001159"  [label="CFG: "];
"1001158" -> "1001157"  [label="AST: "];
"1001159" -> "1001157"  [label="AST: "];
"1001160" -> "1001157"  [label="CFG: "];
"1001158" -> "1001157"  [label="AST: "];
"1001158" -> "1001143"  [label="CFG: "];
"1001159" -> "1001158"  [label="CFG: "];
"1001159" -> "1001157"  [label="AST: "];
"1001159" -> "1001158"  [label="CFG: "];
"1001157" -> "1001159"  [label="CFG: "];
"1001160" -> "1001156"  [label="AST: "];
"1001160" -> "1001157"  [label="CFG: "];
"1001156" -> "1001160"  [label="CFG: "];
"1001154" -> "1001153"  [label="AST: "];
"1001155" -> "1001154"  [label="AST: "];
"1001161" -> "1001154"  [label="AST: "];
"1001162" -> "1001161"  [label="AST: "];
"1001162" -> "1001163"  [label="CFG: "];
"1001163" -> "1001162"  [label="AST: "];
"1001161" -> "1001162"  [label="CFG: "];
"1001162" -> "1001380"  [label="DDG: ENODEV"];
"1001162" -> "1001380"  [label="DDG: -ENODEV"];
"1001162" -> "1001161"  [label="DDG: -ENODEV"];
"1001163" -> "1001162"  [label="AST: "];
"1001163" -> "1001155"  [label="CFG: "];
"1001162" -> "1001163"  [label="CFG: "];
"1001161" -> "1001154"  [label="AST: "];
"1001161" -> "1001162"  [label="CFG: "];
"1001162" -> "1001161"  [label="AST: "];
"1001380" -> "1001161"  [label="CFG: "];
"1001161" -> "1001380"  [label="DDG: <RET>"];
"1001162" -> "1001161"  [label="DDG: -ENODEV"];
"1001164" -> "1001100"  [label="AST: "];
"1001164" -> "1001166"  [label="CFG: "];
"1001165" -> "1001164"  [label="AST: "];
"1001166" -> "1001164"  [label="AST: "];
"1001175" -> "1001164"  [label="CFG: "];
"1001164" -> "1001380"  [label="DDG: vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_count_devs,\n\t\t\t\t\t\t    &count, slot)"];
"1001164" -> "1001380"  [label="DDG: ret"];
"1001166" -> "1001164"  [label="DDG: vdev->pdev"];
"1001166" -> "1001164"  [label="DDG: vfio_pci_count_devs"];
"1001166" -> "1001164"  [label="DDG: &count"];
"1001166" -> "1001164"  [label="DDG: slot"];
"1001164" -> "1001176"  [label="DDG: ret"];
"1001164" -> "1001375"  [label="DDG: ret"];
"1001165" -> "1001164"  [label="AST: "];
"1001165" -> "1001150"  [label="CFG: "];
"1001165" -> "1001155"  [label="CFG: "];
"1001168" -> "1001165"  [label="CFG: "];
"1001167" -> "1001166"  [label="AST: "];
"1001167" -> "1001169"  [label="CFG: "];
"1001168" -> "1001167"  [label="AST: "];
"1001169" -> "1001167"  [label="AST: "];
"1001170" -> "1001167"  [label="CFG: "];
"1001168" -> "1001167"  [label="AST: "];
"1001168" -> "1001165"  [label="CFG: "];
"1001169" -> "1001168"  [label="CFG: "];
"1001169" -> "1001167"  [label="AST: "];
"1001169" -> "1001168"  [label="CFG: "];
"1001167" -> "1001169"  [label="CFG: "];
"1001166" -> "1001164"  [label="AST: "];
"1001166" -> "1001173"  [label="CFG: "];
"1001167" -> "1001166"  [label="AST: "];
"1001170" -> "1001166"  [label="AST: "];
"1001171" -> "1001166"  [label="AST: "];
"1001173" -> "1001166"  [label="AST: "];
"1001164" -> "1001166"  [label="CFG: "];
"1001166" -> "1001380"  [label="DDG: vfio_pci_count_devs"];
"1001166" -> "1001380"  [label="DDG: vdev->pdev"];
"1001166" -> "1001380"  [label="DDG: slot"];
"1001166" -> "1001380"  [label="DDG: &count"];
"1001166" -> "1001164"  [label="DDG: vdev->pdev"];
"1001166" -> "1001164"  [label="DDG: vfio_pci_count_devs"];
"1001166" -> "1001164"  [label="DDG: &count"];
"1001166" -> "1001164"  [label="DDG: slot"];
"1001150" -> "1001166"  [label="DDG: slot"];
"1001106" -> "1001166"  [label="DDG: slot"];
"1001166" -> "1001331"  [label="DDG: vdev->pdev"];
"1001166" -> "1001331"  [label="DDG: slot"];
"1001170" -> "1001166"  [label="AST: "];
"1001170" -> "1001167"  [label="CFG: "];
"1001172" -> "1001170"  [label="CFG: "];
"1001171" -> "1001166"  [label="AST: "];
"1001171" -> "1001172"  [label="CFG: "];
"1001172" -> "1001171"  [label="AST: "];
"1001173" -> "1001171"  [label="CFG: "];
"1001172" -> "1001171"  [label="AST: "];
"1001172" -> "1001170"  [label="CFG: "];
"1001171" -> "1001172"  [label="CFG: "];
"1001173" -> "1001166"  [label="AST: "];
"1001173" -> "1001171"  [label="CFG: "];
"1001166" -> "1001173"  [label="CFG: "];
"1001174" -> "1001100"  [label="AST: "];
"1001175" -> "1001174"  [label="AST: "];
"1001176" -> "1001174"  [label="AST: "];
"1001175" -> "1001174"  [label="AST: "];
"1001175" -> "1001164"  [label="CFG: "];
"1001177" -> "1001175"  [label="CFG: "];
"1001182" -> "1001175"  [label="CFG: "];
"1001177" -> "1001176"  [label="AST: "];
"1001177" -> "1001175"  [label="CFG: "];
"1001176" -> "1001177"  [label="CFG: "];
"1001177" -> "1001176"  [label="DDG: ret"];
"1001176" -> "1001174"  [label="AST: "];
"1001176" -> "1001177"  [label="CFG: "];
"1001177" -> "1001176"  [label="AST: "];
"1001380" -> "1001176"  [label="CFG: "];
"1001176" -> "1001380"  [label="DDG: <RET>"];
"1001177" -> "1001176"  [label="DDG: ret"];
"1001164" -> "1001176"  [label="DDG: ret"];
"1001183" -> "1001181"  [label="AST: "];
"1001183" -> "1001182"  [label="CFG: "];
"1001181" -> "1001183"  [label="CFG: "];
"1001178" -> "1001100"  [label="AST: "];
"1001179" -> "1001178"  [label="AST: "];
"1001189" -> "1001178"  [label="AST: "];
"1001184" -> "1001179"  [label="AST: "];
"1001184" -> "1001188"  [label="CFG: "];
"1001185" -> "1001184"  [label="AST: "];
"1001188" -> "1001184"  [label="AST: "];
"1001179" -> "1001184"  [label="CFG: "];
"1001184" -> "1001380"  [label="DDG: count"];
"1001184" -> "1001380"  [label="DDG: hdr.count"];
"1001184" -> "1001179"  [label="DDG: hdr.count"];
"1001184" -> "1001179"  [label="DDG: count"];
"1001180" -> "1001184"  [label="DDG: hdr.count"];
"1001111" -> "1001184"  [label="DDG: count"];
"1001184" -> "1001194"  [label="DDG: hdr.count"];
"1001185" -> "1001184"  [label="AST: "];
"1001185" -> "1001187"  [label="CFG: "];
"1001186" -> "1001185"  [label="AST: "];
"1001187" -> "1001185"  [label="AST: "];
"1001188" -> "1001185"  [label="CFG: "];
"1001186" -> "1001185"  [label="AST: "];
"1001186" -> "1001180"  [label="CFG: "];
"1001187" -> "1001186"  [label="CFG: "];
"1001187" -> "1001185"  [label="AST: "];
"1001187" -> "1001186"  [label="CFG: "];
"1001185" -> "1001187"  [label="CFG: "];
"1001188" -> "1001184"  [label="AST: "];
"1001188" -> "1001185"  [label="CFG: "];
"1001184" -> "1001188"  [label="CFG: "];
"1001179" -> "1001178"  [label="AST: "];
"1001179" -> "1001180"  [label="CFG: "];
"1001179" -> "1001184"  [label="CFG: "];
"1001180" -> "1001179"  [label="AST: "];
"1001184" -> "1001179"  [label="AST: "];
"1001191" -> "1001179"  [label="CFG: "];
"1001193" -> "1001179"  [label="CFG: "];
"1001179" -> "1001380"  [label="DDG: !hdr.count || hdr.count > count"];
"1001179" -> "1001380"  [label="DDG: !hdr.count"];
"1001179" -> "1001380"  [label="DDG: hdr.count > count"];
"1001180" -> "1001179"  [label="DDG: hdr.count"];
"1001184" -> "1001179"  [label="DDG: hdr.count"];
"1001184" -> "1001179"  [label="DDG: count"];
"1001180" -> "1001179"  [label="AST: "];
"1001180" -> "1001181"  [label="CFG: "];
"1001181" -> "1001180"  [label="AST: "];
"1001186" -> "1001180"  [label="CFG: "];
"1001179" -> "1001180"  [label="CFG: "];
"1001180" -> "1001380"  [label="DDG: hdr.count"];
"1001180" -> "1001179"  [label="DDG: hdr.count"];
"1001180" -> "1001184"  [label="DDG: hdr.count"];
"1001180" -> "1001194"  [label="DDG: hdr.count"];
"1001181" -> "1001180"  [label="AST: "];
"1001181" -> "1001183"  [label="CFG: "];
"1001182" -> "1001181"  [label="AST: "];
"1001183" -> "1001181"  [label="AST: "];
"1001180" -> "1001181"  [label="CFG: "];
"1001182" -> "1001181"  [label="AST: "];
"1001182" -> "1001175"  [label="CFG: "];
"1001183" -> "1001182"  [label="CFG: "];
"1001190" -> "1001189"  [label="AST: "];
"1001190" -> "1001191"  [label="CFG: "];
"1001191" -> "1001190"  [label="AST: "];
"1001189" -> "1001190"  [label="CFG: "];
"1001190" -> "1001380"  [label="DDG: -EINVAL"];
"1001190" -> "1001380"  [label="DDG: EINVAL"];
"1001190" -> "1001189"  [label="DDG: -EINVAL"];
"1001191" -> "1001190"  [label="AST: "];
"1001191" -> "1001179"  [label="CFG: "];
"1001190" -> "1001191"  [label="CFG: "];
"1001189" -> "1001178"  [label="AST: "];
"1001189" -> "1001190"  [label="CFG: "];
"1001190" -> "1001189"  [label="AST: "];
"1001380" -> "1001189"  [label="CFG: "];
"1001189" -> "1001380"  [label="DDG: <RET>"];
"1001190" -> "1001189"  [label="DDG: -EINVAL"];
"1001194" -> "1001192"  [label="AST: "];
"1001194" -> "1001201"  [label="CFG: "];
"1001195" -> "1001194"  [label="AST: "];
"1001198" -> "1001194"  [label="AST: "];
"1001201" -> "1001194"  [label="AST: "];
"1001192" -> "1001194"  [label="CFG: "];
"1001194" -> "1001192"  [label="DDG: hdr.count"];
"1001194" -> "1001192"  [label="DDG: GFP_KERNEL"];
"1001184" -> "1001194"  [label="DDG: hdr.count"];
"1001180" -> "1001194"  [label="DDG: hdr.count"];
"1001194" -> "1001204"  [label="DDG: hdr.count"];
"1001194" -> "1001204"  [label="DDG: GFP_KERNEL"];
"1001192" -> "1001100"  [label="AST: "];
"1001192" -> "1001194"  [label="CFG: "];
"1001193" -> "1001192"  [label="AST: "];
"1001194" -> "1001192"  [label="AST: "];
"1001203" -> "1001192"  [label="CFG: "];
"1001192" -> "1001380"  [label="DDG: kcalloc(hdr.count, sizeof(*group_fds), GFP_KERNEL)"];
"1001194" -> "1001192"  [label="DDG: hdr.count"];
"1001194" -> "1001192"  [label="DDG: GFP_KERNEL"];
"1001192" -> "1001214"  [label="DDG: group_fds"];
"1001193" -> "1001192"  [label="AST: "];
"1001193" -> "1001179"  [label="CFG: "];
"1001196" -> "1001193"  [label="CFG: "];
"1001195" -> "1001194"  [label="AST: "];
"1001195" -> "1001197"  [label="CFG: "];
"1001196" -> "1001195"  [label="AST: "];
"1001197" -> "1001195"  [label="AST: "];
"1001200" -> "1001195"  [label="CFG: "];
"1001196" -> "1001195"  [label="AST: "];
"1001196" -> "1001193"  [label="CFG: "];
"1001197" -> "1001196"  [label="CFG: "];
"1001197" -> "1001195"  [label="AST: "];
"1001197" -> "1001196"  [label="CFG: "];
"1001195" -> "1001197"  [label="CFG: "];
"1001198" -> "1001194"  [label="AST: "];
"1001198" -> "1001199"  [label="CFG: "];
"1001199" -> "1001198"  [label="AST: "];
"1001201" -> "1001198"  [label="CFG: "];
"1001198" -> "1001380"  [label="DDG: *group_fds"];
"1001199" -> "1001198"  [label="AST: "];
"1001199" -> "1001200"  [label="CFG: "];
"1001200" -> "1001199"  [label="AST: "];
"1001198" -> "1001199"  [label="CFG: "];
"1001200" -> "1001199"  [label="AST: "];
"1001200" -> "1001195"  [label="CFG: "];
"1001199" -> "1001200"  [label="CFG: "];
"1001201" -> "1001194"  [label="AST: "];
"1001201" -> "1001198"  [label="CFG: "];
"1001194" -> "1001201"  [label="CFG: "];
"1001204" -> "1001202"  [label="AST: "];
"1001204" -> "1001211"  [label="CFG: "];
"1001205" -> "1001204"  [label="AST: "];
"1001208" -> "1001204"  [label="AST: "];
"1001211" -> "1001204"  [label="AST: "];
"1001202" -> "1001204"  [label="CFG: "];
"1001204" -> "1001380"  [label="DDG: hdr.count"];
"1001204" -> "1001380"  [label="DDG: GFP_KERNEL"];
"1001204" -> "1001202"  [label="DDG: hdr.count"];
"1001204" -> "1001202"  [label="DDG: GFP_KERNEL"];
"1001194" -> "1001204"  [label="DDG: hdr.count"];
"1001194" -> "1001204"  [label="DDG: GFP_KERNEL"];
"1001204" -> "1001234"  [label="DDG: hdr.count"];
"1001205" -> "1001204"  [label="AST: "];
"1001205" -> "1001207"  [label="CFG: "];
"1001206" -> "1001205"  [label="AST: "];
"1001207" -> "1001205"  [label="AST: "];
"1001210" -> "1001205"  [label="CFG: "];
"1001206" -> "1001205"  [label="AST: "];
"1001206" -> "1001203"  [label="CFG: "];
"1001207" -> "1001206"  [label="CFG: "];
"1001202" -> "1001100"  [label="AST: "];
"1001202" -> "1001204"  [label="CFG: "];
"1001203" -> "1001202"  [label="AST: "];
"1001204" -> "1001202"  [label="AST: "];
"1001215" -> "1001202"  [label="CFG: "];
"1001202" -> "1001380"  [label="DDG: kcalloc(hdr.count, sizeof(*groups), GFP_KERNEL)"];
"1001204" -> "1001202"  [label="DDG: hdr.count"];
"1001204" -> "1001202"  [label="DDG: GFP_KERNEL"];
"1001202" -> "1001216"  [label="DDG: groups"];
"1001202" -> "1001221"  [label="DDG: groups"];
"1001202" -> "1001244"  [label="DDG: groups"];
"1001202" -> "1001324"  [label="DDG: groups"];
"1001202" -> "1001373"  [label="DDG: groups"];
"1001203" -> "1001202"  [label="AST: "];
"1001203" -> "1001192"  [label="CFG: "];
"1001206" -> "1001203"  [label="CFG: "];
"1001207" -> "1001205"  [label="AST: "];
"1001207" -> "1001206"  [label="CFG: "];
"1001205" -> "1001207"  [label="CFG: "];
"1001208" -> "1001204"  [label="AST: "];
"1001208" -> "1001209"  [label="CFG: "];
"1001209" -> "1001208"  [label="AST: "];
"1001211" -> "1001208"  [label="CFG: "];
"1001208" -> "1001380"  [label="DDG: *groups"];
"1001209" -> "1001208"  [label="AST: "];
"1001209" -> "1001210"  [label="CFG: "];
"1001210" -> "1001209"  [label="AST: "];
"1001208" -> "1001209"  [label="CFG: "];
"1001210" -> "1001209"  [label="AST: "];
"1001210" -> "1001205"  [label="CFG: "];
"1001209" -> "1001210"  [label="CFG: "];
"1001211" -> "1001204"  [label="AST: "];
"1001211" -> "1001208"  [label="CFG: "];
"1001204" -> "1001211"  [label="CFG: "];
"1001212" -> "1001100"  [label="AST: "];
"1001213" -> "1001212"  [label="AST: "];
"1001218" -> "1001212"  [label="AST: "];
"1001216" -> "1001213"  [label="AST: "];
"1001216" -> "1001217"  [label="CFG: "];
"1001217" -> "1001216"  [label="AST: "];
"1001213" -> "1001216"  [label="CFG: "];
"1001216" -> "1001213"  [label="DDG: groups"];
"1001202" -> "1001216"  [label="DDG: groups"];
"1001216" -> "1001221"  [label="DDG: groups"];
"1001216" -> "1001244"  [label="DDG: groups"];
"1001216" -> "1001324"  [label="DDG: groups"];
"1001216" -> "1001373"  [label="DDG: groups"];
"1001217" -> "1001216"  [label="AST: "];
"1001217" -> "1001214"  [label="CFG: "];
"1001216" -> "1001217"  [label="CFG: "];
"1001218" -> "1001212"  [label="AST: "];
"1001219" -> "1001218"  [label="AST: "];
"1001221" -> "1001218"  [label="AST: "];
"1001223" -> "1001218"  [label="AST: "];
"1001213" -> "1001212"  [label="AST: "];
"1001213" -> "1001214"  [label="CFG: "];
"1001213" -> "1001216"  [label="CFG: "];
"1001214" -> "1001213"  [label="AST: "];
"1001216" -> "1001213"  [label="AST: "];
"1001220" -> "1001213"  [label="CFG: "];
"1001228" -> "1001213"  [label="CFG: "];
"1001213" -> "1001380"  [label="DDG: !group_fds || !groups"];
"1001213" -> "1001380"  [label="DDG: !group_fds"];
"1001213" -> "1001380"  [label="DDG: !groups"];
"1001214" -> "1001213"  [label="DDG: group_fds"];
"1001216" -> "1001213"  [label="DDG: groups"];
"1001214" -> "1001213"  [label="AST: "];
"1001214" -> "1001215"  [label="CFG: "];
"1001215" -> "1001214"  [label="AST: "];
"1001217" -> "1001214"  [label="CFG: "];
"1001213" -> "1001214"  [label="CFG: "];
"1001214" -> "1001213"  [label="DDG: group_fds"];
"1001192" -> "1001214"  [label="DDG: group_fds"];
"1001214" -> "1001219"  [label="DDG: group_fds"];
"1001214" -> "1001227"  [label="DDG: group_fds"];
"1001215" -> "1001214"  [label="AST: "];
"1001215" -> "1001202"  [label="CFG: "];
"1001214" -> "1001215"  [label="CFG: "];
"1001219" -> "1001218"  [label="AST: "];
"1001219" -> "1001220"  [label="CFG: "];
"1001220" -> "1001219"  [label="AST: "];
"1001222" -> "1001219"  [label="CFG: "];
"1001219" -> "1001380"  [label="DDG: group_fds"];
"1001219" -> "1001380"  [label="DDG: kfree(group_fds)"];
"1001214" -> "1001219"  [label="DDG: group_fds"];
"1001220" -> "1001219"  [label="AST: "];
"1001220" -> "1001213"  [label="CFG: "];
"1001219" -> "1001220"  [label="CFG: "];
"1001221" -> "1001218"  [label="AST: "];
"1001221" -> "1001222"  [label="CFG: "];
"1001222" -> "1001221"  [label="AST: "];
"1001225" -> "1001221"  [label="CFG: "];
"1001221" -> "1001380"  [label="DDG: kfree(groups)"];
"1001221" -> "1001380"  [label="DDG: groups"];
"1001202" -> "1001221"  [label="DDG: groups"];
"1001216" -> "1001221"  [label="DDG: groups"];
"1001222" -> "1001221"  [label="AST: "];
"1001222" -> "1001219"  [label="CFG: "];
"1001221" -> "1001222"  [label="CFG: "];
"1001224" -> "1001223"  [label="AST: "];
"1001224" -> "1001225"  [label="CFG: "];
"1001225" -> "1001224"  [label="AST: "];
"1001223" -> "1001224"  [label="CFG: "];
"1001224" -> "1001380"  [label="DDG: ENOMEM"];
"1001224" -> "1001380"  [label="DDG: -ENOMEM"];
"1001224" -> "1001223"  [label="DDG: -ENOMEM"];
"1001225" -> "1001224"  [label="AST: "];
"1001225" -> "1001221"  [label="CFG: "];
"1001224" -> "1001225"  [label="CFG: "];
"1001223" -> "1001218"  [label="AST: "];
"1001223" -> "1001224"  [label="CFG: "];
"1001224" -> "1001223"  [label="AST: "];
"1001380" -> "1001223"  [label="CFG: "];
"1001223" -> "1001380"  [label="DDG: <RET>"];
"1001224" -> "1001223"  [label="DDG: -ENOMEM"];
"1001226" -> "1001100"  [label="AST: "];
"1001227" -> "1001226"  [label="AST: "];
"1001241" -> "1001226"  [label="AST: "];
"1001228" -> "1001227"  [label="AST: "];
"1001228" -> "1001213"  [label="CFG: "];
"1001230" -> "1001228"  [label="CFG: "];
"1001229" -> "1001227"  [label="AST: "];
"1001229" -> "1001231"  [label="CFG: "];
"1001230" -> "1001229"  [label="AST: "];
"1001231" -> "1001229"  [label="AST: "];
"1001236" -> "1001229"  [label="CFG: "];
"1001229" -> "1001380"  [label="DDG: arg + minsz"];
"1001229" -> "1001227"  [label="DDG: arg + minsz"];
"1001122" -> "1001229"  [label="DDG: arg"];
"1000119" -> "1001229"  [label="DDG: arg"];
"1001131" -> "1001229"  [label="DDG: minsz"];
"1001231" -> "1001229"  [label="AST: "];
"1001231" -> "1001233"  [label="CFG: "];
"1001232" -> "1001231"  [label="AST: "];
"1001233" -> "1001231"  [label="AST: "];
"1001229" -> "1001231"  [label="CFG: "];
"1001231" -> "1001380"  [label="DDG: arg"];
"1001231" -> "1001380"  [label="DDG: minsz"];
"1001122" -> "1001231"  [label="DDG: arg"];
"1000119" -> "1001231"  [label="DDG: arg"];
"1001131" -> "1001231"  [label="DDG: minsz"];
"1001232" -> "1001231"  [label="AST: "];
"1001232" -> "1001230"  [label="CFG: "];
"1001233" -> "1001232"  [label="CFG: "];
"1001233" -> "1001231"  [label="AST: "];
"1001233" -> "1001232"  [label="CFG: "];
"1001231" -> "1001233"  [label="CFG: "];
"1001227" -> "1001226"  [label="AST: "];
"1001227" -> "1001234"  [label="CFG: "];
"1001228" -> "1001227"  [label="AST: "];
"1001229" -> "1001227"  [label="AST: "];
"1001234" -> "1001227"  [label="AST: "];
"1001243" -> "1001227"  [label="CFG: "];
"1001251" -> "1001227"  [label="CFG: "];
"1001227" -> "1001380"  [label="DDG: (void __user *)(arg + minsz)"];
"1001227" -> "1001380"  [label="DDG: copy_from_user(group_fds, (void __user *)(arg + minsz),\n\t\t\t\t   hdr.count * sizeof(*group_fds))"];
"1001227" -> "1001380"  [label="DDG: hdr.count * sizeof(*group_fds)"];
"1001214" -> "1001227"  [label="DDG: group_fds"];
"1001229" -> "1001227"  [label="DDG: arg + minsz"];
"1001234" -> "1001227"  [label="DDG: hdr.count"];
"1001227" -> "1001242"  [label="DDG: group_fds"];
"1001227" -> "1001265"  [label="DDG: group_fds"];
"1001227" -> "1001312"  [label="DDG: group_fds"];
"1001237" -> "1001235"  [label="AST: "];
"1001237" -> "1001236"  [label="CFG: "];
"1001235" -> "1001237"  [label="CFG: "];
"1001238" -> "1001234"  [label="AST: "];
"1001238" -> "1001239"  [label="CFG: "];
"1001239" -> "1001238"  [label="AST: "];
"1001234" -> "1001238"  [label="CFG: "];
"1001238" -> "1001380"  [label="DDG: *group_fds"];
"1001239" -> "1001238"  [label="AST: "];
"1001239" -> "1001240"  [label="CFG: "];
"1001240" -> "1001239"  [label="AST: "];
"1001238" -> "1001239"  [label="CFG: "];
"1001240" -> "1001239"  [label="AST: "];
"1001240" -> "1001235"  [label="CFG: "];
"1001239" -> "1001240"  [label="CFG: "];
"1001241" -> "1001226"  [label="AST: "];
"1001242" -> "1001241"  [label="AST: "];
"1001244" -> "1001241"  [label="AST: "];
"1001246" -> "1001241"  [label="AST: "];
"1001234" -> "1001227"  [label="AST: "];
"1001234" -> "1001238"  [label="CFG: "];
"1001235" -> "1001234"  [label="AST: "];
"1001238" -> "1001234"  [label="AST: "];
"1001227" -> "1001234"  [label="CFG: "];
"1001234" -> "1001380"  [label="DDG: hdr.count"];
"1001234" -> "1001227"  [label="DDG: hdr.count"];
"1001204" -> "1001234"  [label="DDG: hdr.count"];
"1001234" -> "1001253"  [label="DDG: hdr.count"];
"1001235" -> "1001234"  [label="AST: "];
"1001235" -> "1001237"  [label="CFG: "];
"1001236" -> "1001235"  [label="AST: "];
"1001237" -> "1001235"  [label="AST: "];
"1001240" -> "1001235"  [label="CFG: "];
"1001236" -> "1001235"  [label="AST: "];
"1001236" -> "1001229"  [label="CFG: "];
"1001237" -> "1001236"  [label="CFG: "];
"1001242" -> "1001241"  [label="AST: "];
"1001242" -> "1001243"  [label="CFG: "];
"1001243" -> "1001242"  [label="AST: "];
"1001245" -> "1001242"  [label="CFG: "];
"1001242" -> "1001380"  [label="DDG: group_fds"];
"1001242" -> "1001380"  [label="DDG: kfree(group_fds)"];
"1001227" -> "1001242"  [label="DDG: group_fds"];
"1001243" -> "1001242"  [label="AST: "];
"1001243" -> "1001227"  [label="CFG: "];
"1001242" -> "1001243"  [label="CFG: "];
"1001244" -> "1001241"  [label="AST: "];
"1001244" -> "1001245"  [label="CFG: "];
"1001245" -> "1001244"  [label="AST: "];
"1001248" -> "1001244"  [label="CFG: "];
"1001244" -> "1001380"  [label="DDG: kfree(groups)"];
"1001244" -> "1001380"  [label="DDG: groups"];
"1001202" -> "1001244"  [label="DDG: groups"];
"1001216" -> "1001244"  [label="DDG: groups"];
"1001245" -> "1001244"  [label="AST: "];
"1001245" -> "1001242"  [label="CFG: "];
"1001244" -> "1001245"  [label="CFG: "];
"1001247" -> "1001246"  [label="AST: "];
"1001247" -> "1001248"  [label="CFG: "];
"1001248" -> "1001247"  [label="AST: "];
"1001246" -> "1001247"  [label="CFG: "];
"1001247" -> "1001380"  [label="DDG: -EFAULT"];
"1001247" -> "1001380"  [label="DDG: EFAULT"];
"1001247" -> "1001246"  [label="DDG: -EFAULT"];
"1001248" -> "1001247"  [label="AST: "];
"1001248" -> "1001244"  [label="CFG: "];
"1001247" -> "1001248"  [label="CFG: "];
"1001246" -> "1001241"  [label="AST: "];
"1001246" -> "1001247"  [label="CFG: "];
"1001247" -> "1001246"  [label="AST: "];
"1001380" -> "1001246"  [label="CFG: "];
"1001246" -> "1001380"  [label="DDG: <RET>"];
"1001247" -> "1001246"  [label="DDG: -EFAULT"];
"1000208" -> "1000197"  [label="AST: "];
"1000209" -> "1000208"  [label="AST: "];
"1000216" -> "1000208"  [label="AST: "];
"1000210" -> "1000209"  [label="AST: "];
"1000210" -> "1000211"  [label="CFG: "];
"1000211" -> "1000210"  [label="AST: "];
"1000213" -> "1000210"  [label="CFG: "];
"1000211" -> "1000210"  [label="AST: "];
"1000211" -> "1000199"  [label="CFG: "];
"1000210" -> "1000211"  [label="CFG: "];
"1000212" -> "1000209"  [label="AST: "];
"1000212" -> "1000214"  [label="CFG: "];
"1000213" -> "1000212"  [label="AST: "];
"1000214" -> "1000212"  [label="AST: "];
"1000215" -> "1000212"  [label="CFG: "];
"1000212" -> "1001380"  [label="DDG: arg"];
"1000212" -> "1000209"  [label="DDG: arg"];
"1000119" -> "1000212"  [label="DDG: arg"];
"1000212" -> "1000557"  [label="DDG: arg"];
"1000212" -> "1000589"  [label="DDG: arg"];
"1000214" -> "1000212"  [label="AST: "];
"1000214" -> "1000213"  [label="CFG: "];
"1000212" -> "1000214"  [label="CFG: "];
"1000215" -> "1000209"  [label="AST: "];
"1000215" -> "1000212"  [label="CFG: "];
"1000209" -> "1000215"  [label="CFG: "];
"1000209" -> "1000208"  [label="AST: "];
"1000209" -> "1000215"  [label="CFG: "];
"1000210" -> "1000209"  [label="AST: "];
"1000212" -> "1000209"  [label="AST: "];
"1000215" -> "1000209"  [label="AST: "];
"1000218" -> "1000209"  [label="CFG: "];
"1000222" -> "1000209"  [label="CFG: "];
"1000209" -> "1001380"  [label="DDG: copy_from_user(&info, (void __user *)arg, minsz)"];
"1000209" -> "1001380"  [label="DDG: &info"];
"1000209" -> "1001380"  [label="DDG: (void __user *)arg"];
"1000209" -> "1001380"  [label="DDG: minsz"];
"1000212" -> "1000209"  [label="DDG: arg"];
"1000209" -> "1000220"  [label="DDG: minsz"];
"1000209" -> "1000588"  [label="DDG: &info"];
"1001252" -> "1001250"  [label="AST: "];
"1001252" -> "1001251"  [label="CFG: "];
"1001250" -> "1001252"  [label="CFG: "];
"1001253" -> "1001249"  [label="AST: "];
"1001253" -> "1001255"  [label="CFG: "];
"1001254" -> "1001253"  [label="AST: "];
"1001255" -> "1001253"  [label="AST: "];
"1001264" -> "1001253"  [label="CFG: "];
"1001313" -> "1001253"  [label="CFG: "];
"1001253" -> "1001380"  [label="DDG: i < hdr.count"];
"1001253" -> "1001380"  [label="DDG: hdr.count"];
"1001250" -> "1001253"  [label="DDG: i"];
"1001258" -> "1001253"  [label="DDG: i"];
"1001234" -> "1001253"  [label="DDG: hdr.count"];
"1001253" -> "1001258"  [label="DDG: i"];
"1001253" -> "1001317"  [label="DDG: hdr.count"];
"1001253" -> "1001360"  [label="DDG: i"];
"1001254" -> "1001253"  [label="AST: "];
"1001254" -> "1001250"  [label="CFG: "];
"1001254" -> "1001258"  [label="CFG: "];
"1001256" -> "1001254"  [label="CFG: "];
"1001255" -> "1001253"  [label="AST: "];
"1001255" -> "1001257"  [label="CFG: "];
"1001256" -> "1001255"  [label="AST: "];
"1001257" -> "1001255"  [label="AST: "];
"1001253" -> "1001255"  [label="CFG: "];
"1001256" -> "1001255"  [label="AST: "];
"1001256" -> "1001254"  [label="CFG: "];
"1001257" -> "1001256"  [label="CFG: "];
"1001249" -> "1001100"  [label="AST: "];
"1001250" -> "1001249"  [label="AST: "];
"1001253" -> "1001249"  [label="AST: "];
"1001258" -> "1001249"  [label="AST: "];
"1001260" -> "1001249"  [label="AST: "];
"1001257" -> "1001255"  [label="AST: "];
"1001257" -> "1001256"  [label="CFG: "];
"1001255" -> "1001257"  [label="CFG: "];
"1001258" -> "1001249"  [label="AST: "];
"1001258" -> "1001259"  [label="CFG: "];
"1001259" -> "1001258"  [label="AST: "];
"1001254" -> "1001258"  [label="CFG: "];
"1001258" -> "1001253"  [label="DDG: i"];
"1001253" -> "1001258"  [label="DDG: i"];
"1001259" -> "1001258"  [label="AST: "];
"1001259" -> "1001304"  [label="CFG: "];
"1001258" -> "1001259"  [label="CFG: "];
"1001250" -> "1001249"  [label="AST: "];
"1001250" -> "1001252"  [label="CFG: "];
"1001251" -> "1001250"  [label="AST: "];
"1001252" -> "1001250"  [label="AST: "];
"1001254" -> "1001250"  [label="CFG: "];
"1001250" -> "1001253"  [label="DDG: i"];
"1001251" -> "1001250"  [label="AST: "];
"1001251" -> "1001227"  [label="CFG: "];
"1001252" -> "1001251"  [label="CFG: "];
"1001263" -> "1001260"  [label="AST: "];
"1001263" -> "1001265"  [label="CFG: "];
"1001264" -> "1001263"  [label="AST: "];
"1001265" -> "1001263"  [label="AST: "];
"1001272" -> "1001263"  [label="CFG: "];
"1001263" -> "1001380"  [label="DDG: fdget(group_fds[i])"];
"1001263" -> "1001380"  [label="DDG: f"];
"1001265" -> "1001263"  [label="DDG: group_fds[i]"];
"1001263" -> "1001270"  [label="DDG: f"];
"1001263" -> "1001282"  [label="DDG: f"];
"1001263" -> "1001286"  [label="DDG: f"];
"1001264" -> "1001263"  [label="AST: "];
"1001264" -> "1001253"  [label="CFG: "];
"1001267" -> "1001264"  [label="CFG: "];
"1001265" -> "1001263"  [label="AST: "];
"1001265" -> "1001266"  [label="CFG: "];
"1001266" -> "1001265"  [label="AST: "];
"1001263" -> "1001265"  [label="CFG: "];
"1001265" -> "1001380"  [label="DDG: group_fds[i]"];
"1001265" -> "1001263"  [label="DDG: group_fds[i]"];
"1001227" -> "1001265"  [label="DDG: group_fds"];
"1001265" -> "1001312"  [label="DDG: group_fds[i]"];
"1001266" -> "1001265"  [label="AST: "];
"1001266" -> "1001268"  [label="CFG: "];
"1001267" -> "1001266"  [label="AST: "];
"1001268" -> "1001266"  [label="AST: "];
"1001265" -> "1001266"  [label="CFG: "];
"1001267" -> "1001266"  [label="AST: "];
"1001267" -> "1001264"  [label="CFG: "];
"1001268" -> "1001267"  [label="CFG: "];
"1001260" -> "1001249"  [label="AST: "];
"1001261" -> "1001260"  [label="AST: "];
"1001262" -> "1001260"  [label="AST: "];
"1001263" -> "1001260"  [label="AST: "];
"1001269" -> "1001260"  [label="AST: "];
"1001280" -> "1001260"  [label="AST: "];
"1001286" -> "1001260"  [label="AST: "];
"1001288" -> "1001260"  [label="AST: "];
"1001297" -> "1001260"  [label="AST: "];
"1001304" -> "1001260"  [label="AST: "];
"1001268" -> "1001266"  [label="AST: "];
"1001268" -> "1001267"  [label="CFG: "];
"1001266" -> "1001268"  [label="CFG: "];
"1001273" -> "1001271"  [label="AST: "];
"1001273" -> "1001272"  [label="CFG: "];
"1001271" -> "1001273"  [label="CFG: "];
"1001274" -> "1001269"  [label="AST: "];
"1001275" -> "1001274"  [label="AST: "];
"1001279" -> "1001274"  [label="AST: "];
"1001269" -> "1001260"  [label="AST: "];
"1001270" -> "1001269"  [label="AST: "];
"1001274" -> "1001269"  [label="AST: "];
"1001270" -> "1001269"  [label="AST: "];
"1001270" -> "1001271"  [label="CFG: "];
"1001271" -> "1001270"  [label="AST: "];
"1001276" -> "1001270"  [label="CFG: "];
"1001281" -> "1001270"  [label="CFG: "];
"1001270" -> "1001380"  [label="DDG: !f.file"];
"1001270" -> "1001380"  [label="DDG: f.file"];
"1001282" -> "1001270"  [label="DDG: f.file"];
"1001263" -> "1001270"  [label="DDG: f"];
"1001270" -> "1001282"  [label="DDG: f.file"];
"1001271" -> "1001270"  [label="AST: "];
"1001271" -> "1001273"  [label="CFG: "];
"1001272" -> "1001271"  [label="AST: "];
"1001273" -> "1001271"  [label="AST: "];
"1001270" -> "1001271"  [label="CFG: "];
"1001272" -> "1001271"  [label="AST: "];
"1001272" -> "1001263"  [label="CFG: "];
"1001273" -> "1001272"  [label="CFG: "];
"1000217" -> "1000216"  [label="AST: "];
"1000217" -> "1000218"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000216" -> "1000217"  [label="CFG: "];
"1000217" -> "1001380"  [label="DDG: -EFAULT"];
"1000217" -> "1001380"  [label="DDG: EFAULT"];
"1000217" -> "1000216"  [label="DDG: -EFAULT"];
"1000218" -> "1000217"  [label="AST: "];
"1000218" -> "1000209"  [label="CFG: "];
"1000217" -> "1000218"  [label="CFG: "];
"1000216" -> "1000208"  [label="AST: "];
"1000216" -> "1000217"  [label="CFG: "];
"1000217" -> "1000216"  [label="AST: "];
"1001380" -> "1000216"  [label="CFG: "];
"1000216" -> "1001380"  [label="DDG: <RET>"];
"1000217" -> "1000216"  [label="DDG: -EFAULT"];
"1001277" -> "1001275"  [label="AST: "];
"1001277" -> "1001278"  [label="CFG: "];
"1001278" -> "1001277"  [label="AST: "];
"1001275" -> "1001277"  [label="CFG: "];
"1001277" -> "1001380"  [label="DDG: EBADF"];
"1001277" -> "1001275"  [label="DDG: EBADF"];
"1001278" -> "1001277"  [label="AST: "];
"1001278" -> "1001276"  [label="CFG: "];
"1001277" -> "1001278"  [label="CFG: "];
"1001275" -> "1001274"  [label="AST: "];
"1001275" -> "1001277"  [label="CFG: "];
"1001276" -> "1001275"  [label="AST: "];
"1001277" -> "1001275"  [label="AST: "];
"1001279" -> "1001275"  [label="CFG: "];
"1001275" -> "1001380"  [label="DDG: -EBADF"];
"1001275" -> "1001380"  [label="DDG: ret"];
"1001277" -> "1001275"  [label="DDG: EBADF"];
"1001275" -> "1001375"  [label="DDG: ret"];
"1001276" -> "1001275"  [label="AST: "];
"1001276" -> "1001270"  [label="CFG: "];
"1001278" -> "1001276"  [label="CFG: "];
"1001279" -> "1001274"  [label="AST: "];
"1001279" -> "1001275"  [label="CFG: "];
"1001313" -> "1001279"  [label="CFG: "];
"1001282" -> "1001280"  [label="AST: "];
"1001282" -> "1001283"  [label="CFG: "];
"1001283" -> "1001282"  [label="AST: "];
"1001280" -> "1001282"  [label="CFG: "];
"1001282" -> "1001380"  [label="DDG: f.file"];
"1001282" -> "1001270"  [label="DDG: f.file"];
"1001282" -> "1001280"  [label="DDG: f.file"];
"1001270" -> "1001282"  [label="DDG: f.file"];
"1001263" -> "1001282"  [label="DDG: f"];
"1001282" -> "1001286"  [label="DDG: f.file"];
"1001280" -> "1001260"  [label="AST: "];
"1001280" -> "1001282"  [label="CFG: "];
"1001281" -> "1001280"  [label="AST: "];
"1001282" -> "1001280"  [label="AST: "];
"1001287" -> "1001280"  [label="CFG: "];
"1001280" -> "1001380"  [label="DDG: vfio_group_get_external_user(f.file)"];
"1001282" -> "1001280"  [label="DDG: f.file"];
"1001280" -> "1001289"  [label="DDG: group"];
"1001281" -> "1001280"  [label="AST: "];
"1001281" -> "1001270"  [label="CFG: "];
"1001284" -> "1001281"  [label="CFG: "];
"1001283" -> "1001282"  [label="AST: "];
"1001283" -> "1001285"  [label="CFG: "];
"1001284" -> "1001283"  [label="AST: "];
"1001285" -> "1001283"  [label="AST: "];
"1001282" -> "1001283"  [label="CFG: "];
"1001284" -> "1001283"  [label="AST: "];
"1001284" -> "1001281"  [label="CFG: "];
"1001285" -> "1001284"  [label="CFG: "];
"1001285" -> "1001283"  [label="AST: "];
"1001285" -> "1001284"  [label="CFG: "];
"1001283" -> "1001285"  [label="CFG: "];
"1001286" -> "1001260"  [label="AST: "];
"1001286" -> "1001287"  [label="CFG: "];
"1001287" -> "1001286"  [label="AST: "];
"1001290" -> "1001286"  [label="CFG: "];
"1001286" -> "1001380"  [label="DDG: fdput(f)"];
"1001286" -> "1001380"  [label="DDG: f"];
"1001282" -> "1001286"  [label="DDG: f.file"];
"1001263" -> "1001286"  [label="DDG: f"];
"1001287" -> "1001286"  [label="AST: "];
"1001287" -> "1001280"  [label="CFG: "];
"1001286" -> "1001287"  [label="CFG: "];
"1001290" -> "1001289"  [label="AST: "];
"1001290" -> "1001286"  [label="CFG: "];
"1001289" -> "1001290"  [label="CFG: "];
"1001291" -> "1001288"  [label="AST: "];
"1001292" -> "1001291"  [label="AST: "];
"1001296" -> "1001291"  [label="AST: "];
"1001288" -> "1001260"  [label="AST: "];
"1001289" -> "1001288"  [label="AST: "];
"1001291" -> "1001288"  [label="AST: "];
"1001289" -> "1001288"  [label="AST: "];
"1001289" -> "1001290"  [label="CFG: "];
"1001290" -> "1001289"  [label="AST: "];
"1001293" -> "1001289"  [label="CFG: "];
"1001300" -> "1001289"  [label="CFG: "];
"1001289" -> "1001380"  [label="DDG: IS_ERR(group)"];
"1001280" -> "1001289"  [label="DDG: group"];
"1001289" -> "1001294"  [label="DDG: group"];
"1001289" -> "1001297"  [label="DDG: group"];
"1001289" -> "1001310"  [label="DDG: group"];
"1001294" -> "1001292"  [label="AST: "];
"1001294" -> "1001295"  [label="CFG: "];
"1001295" -> "1001294"  [label="AST: "];
"1001292" -> "1001294"  [label="CFG: "];
"1001294" -> "1001380"  [label="DDG: group"];
"1001294" -> "1001292"  [label="DDG: group"];
"1001289" -> "1001294"  [label="DDG: group"];
"1001295" -> "1001294"  [label="AST: "];
"1001295" -> "1001293"  [label="CFG: "];
"1001294" -> "1001295"  [label="CFG: "];
"1001292" -> "1001291"  [label="AST: "];
"1001292" -> "1001294"  [label="CFG: "];
"1001293" -> "1001292"  [label="AST: "];
"1001294" -> "1001292"  [label="AST: "];
"1001296" -> "1001292"  [label="CFG: "];
"1001292" -> "1001380"  [label="DDG: PTR_ERR(group)"];
"1001292" -> "1001380"  [label="DDG: ret"];
"1001294" -> "1001292"  [label="DDG: group"];
"1001292" -> "1001375"  [label="DDG: ret"];
"1001293" -> "1001292"  [label="AST: "];
"1001293" -> "1001289"  [label="CFG: "];
"1001295" -> "1001293"  [label="CFG: "];
"1001296" -> "1001291"  [label="AST: "];
"1001296" -> "1001292"  [label="CFG: "];
"1001313" -> "1001296"  [label="CFG: "];
"1001301" -> "1001299"  [label="AST: "];
"1001301" -> "1001300"  [label="CFG: "];
"1001299" -> "1001301"  [label="CFG: "];
"1001302" -> "1001298"  [label="AST: "];
"1001302" -> "1001299"  [label="CFG: "];
"1001298" -> "1001302"  [label="CFG: "];
"1001303" -> "1001297"  [label="AST: "];
"1001303" -> "1001298"  [label="CFG: "];
"1001297" -> "1001303"  [label="CFG: "];
"1001297" -> "1001260"  [label="AST: "];
"1001297" -> "1001303"  [label="CFG: "];
"1001298" -> "1001297"  [label="AST: "];
"1001303" -> "1001297"  [label="AST: "];
"1001307" -> "1001297"  [label="CFG: "];
"1001297" -> "1001380"  [label="DDG: groups[i].group"];
"1001289" -> "1001297"  [label="DDG: group"];
"1001297" -> "1001367"  [label="DDG: groups[i].group"];
"1001298" -> "1001297"  [label="AST: "];
"1001298" -> "1001302"  [label="CFG: "];
"1001299" -> "1001298"  [label="AST: "];
"1001302" -> "1001298"  [label="AST: "];
"1001303" -> "1001298"  [label="CFG: "];
"1001299" -> "1001298"  [label="AST: "];
"1001299" -> "1001301"  [label="CFG: "];
"1001300" -> "1001299"  [label="AST: "];
"1001301" -> "1001299"  [label="AST: "];
"1001302" -> "1001299"  [label="CFG: "];
"1001300" -> "1001299"  [label="AST: "];
"1001300" -> "1001289"  [label="CFG: "];
"1001301" -> "1001300"  [label="CFG: "];
"1001308" -> "1001306"  [label="AST: "];
"1001308" -> "1001307"  [label="CFG: "];
"1001306" -> "1001308"  [label="CFG: "];
"1001309" -> "1001305"  [label="AST: "];
"1001309" -> "1001306"  [label="CFG: "];
"1001305" -> "1001309"  [label="CFG: "];
"1001310" -> "1001304"  [label="AST: "];
"1001310" -> "1001311"  [label="CFG: "];
"1001311" -> "1001310"  [label="AST: "];
"1001304" -> "1001310"  [label="CFG: "];
"1001310" -> "1001380"  [label="DDG: group"];
"1001310" -> "1001304"  [label="DDG: group"];
"1001289" -> "1001310"  [label="DDG: group"];
"1001304" -> "1001260"  [label="AST: "];
"1001304" -> "1001310"  [label="CFG: "];
"1001305" -> "1001304"  [label="AST: "];
"1001310" -> "1001304"  [label="AST: "];
"1001259" -> "1001304"  [label="CFG: "];
"1001304" -> "1001380"  [label="DDG: vfio_external_user_iommu_id(group)"];
"1001304" -> "1001380"  [label="DDG: groups[i].id"];
"1001310" -> "1001304"  [label="DDG: group"];
"1001305" -> "1001304"  [label="AST: "];
"1001305" -> "1001309"  [label="CFG: "];
"1001306" -> "1001305"  [label="AST: "];
"1001309" -> "1001305"  [label="AST: "];
"1001311" -> "1001305"  [label="CFG: "];
"1001306" -> "1001305"  [label="AST: "];
"1001306" -> "1001308"  [label="CFG: "];
"1001307" -> "1001306"  [label="AST: "];
"1001308" -> "1001306"  [label="AST: "];
"1001309" -> "1001306"  [label="CFG: "];
"1001307" -> "1001306"  [label="AST: "];
"1001307" -> "1001297"  [label="CFG: "];
"1001308" -> "1001307"  [label="CFG: "];
"1001311" -> "1001310"  [label="AST: "];
"1001311" -> "1001305"  [label="CFG: "];
"1001310" -> "1001311"  [label="CFG: "];
"1001312" -> "1001100"  [label="AST: "];
"1001312" -> "1001313"  [label="CFG: "];
"1001313" -> "1001312"  [label="AST: "];
"1001315" -> "1001312"  [label="CFG: "];
"1001312" -> "1001380"  [label="DDG: kfree(group_fds)"];
"1001312" -> "1001380"  [label="DDG: group_fds"];
"1001265" -> "1001312"  [label="DDG: group_fds[i]"];
"1001227" -> "1001312"  [label="DDG: group_fds"];
"1001313" -> "1001312"  [label="AST: "];
"1001313" -> "1001253"  [label="CFG: "];
"1001313" -> "1001279"  [label="CFG: "];
"1001313" -> "1001296"  [label="CFG: "];
"1001312" -> "1001313"  [label="CFG: "];
"1001314" -> "1001100"  [label="AST: "];
"1001315" -> "1001314"  [label="AST: "];
"1001316" -> "1001314"  [label="AST: "];
"1001315" -> "1001314"  [label="AST: "];
"1001315" -> "1001312"  [label="CFG: "];
"1001316" -> "1001315"  [label="CFG: "];
"1001319" -> "1001315"  [label="CFG: "];
"1001316" -> "1001314"  [label="AST: "];
"1001316" -> "1001315"  [label="CFG: "];
"1001358" -> "1001316"  [label="CFG: "];
"1000122" -> "1000120"  [label="AST: "];
"1000122" -> "1000124"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="AST: "];
"1000128" -> "1000122"  [label="CFG: "];
"1000122" -> "1001380"  [label="DDG: vdev"];
"1000122" -> "1001380"  [label="DDG: device_data"];
"1000117" -> "1000122"  [label="DDG: device_data"];
"1000122" -> "1000488"  [label="DDG: vdev"];
"1000122" -> "1000659"  [label="DDG: vdev"];
"1000122" -> "1000759"  [label="DDG: vdev"];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000116"  [label="CFG: "];
"1000124" -> "1000123"  [label="CFG: "];
"1000124" -> "1000122"  [label="AST: "];
"1000124" -> "1000123"  [label="CFG: "];
"1000122" -> "1000124"  [label="CFG: "];
"1000223" -> "1000221"  [label="AST: "];
"1000223" -> "1000222"  [label="CFG: "];
"1000221" -> "1000223"  [label="CFG: "];
"1000224" -> "1000220"  [label="AST: "];
"1000224" -> "1000221"  [label="CFG: "];
"1000220" -> "1000224"  [label="CFG: "];
"1000219" -> "1000197"  [label="AST: "];
"1000220" -> "1000219"  [label="AST: "];
"1000225" -> "1000219"  [label="AST: "];
"1000220" -> "1000219"  [label="AST: "];
"1000220" -> "1000224"  [label="CFG: "];
"1000221" -> "1000220"  [label="AST: "];
"1000224" -> "1000220"  [label="AST: "];
"1000227" -> "1000220"  [label="CFG: "];
"1000230" -> "1000220"  [label="CFG: "];
"1000220" -> "1001380"  [label="DDG: info.argsz"];
"1000220" -> "1001380"  [label="DDG: info.argsz < minsz"];
"1000220" -> "1001380"  [label="DDG: minsz"];
"1000209" -> "1000220"  [label="DDG: minsz"];
"1000220" -> "1000521"  [label="DDG: info.argsz"];
"1000220" -> "1000588"  [label="DDG: minsz"];
"1000221" -> "1000220"  [label="AST: "];
"1000221" -> "1000223"  [label="CFG: "];
"1000222" -> "1000221"  [label="AST: "];
"1000223" -> "1000221"  [label="AST: "];
"1000224" -> "1000221"  [label="CFG: "];
"1000222" -> "1000221"  [label="AST: "];
"1000222" -> "1000209"  [label="CFG: "];
"1000223" -> "1000222"  [label="CFG: "];
"1001321" -> "1001317"  [label="AST: "];
"1001321" -> "1001323"  [label="CFG: "];
"1001322" -> "1001321"  [label="AST: "];
"1001323" -> "1001321"  [label="AST: "];
"1001317" -> "1001321"  [label="CFG: "];
"1001322" -> "1001321"  [label="AST: "];
"1001322" -> "1001318"  [label="CFG: "];
"1001323" -> "1001322"  [label="CFG: "];
"1001323" -> "1001321"  [label="AST: "];
"1001323" -> "1001322"  [label="CFG: "];
"1001321" -> "1001323"  [label="CFG: "];
"1001317" -> "1001100"  [label="AST: "];
"1001317" -> "1001321"  [label="CFG: "];
"1001318" -> "1001317"  [label="AST: "];
"1001321" -> "1001317"  [label="AST: "];
"1001326" -> "1001317"  [label="CFG: "];
"1001317" -> "1001380"  [label="DDG: info.count"];
"1001317" -> "1001380"  [label="DDG: hdr.count"];
"1001253" -> "1001317"  [label="DDG: hdr.count"];
"1001318" -> "1001317"  [label="AST: "];
"1001318" -> "1001320"  [label="CFG: "];
"1001319" -> "1001318"  [label="AST: "];
"1001320" -> "1001318"  [label="AST: "];
"1001322" -> "1001318"  [label="CFG: "];
"1001319" -> "1001318"  [label="AST: "];
"1001319" -> "1001315"  [label="CFG: "];
"1001320" -> "1001319"  [label="CFG: "];
"1001320" -> "1001318"  [label="AST: "];
"1001320" -> "1001319"  [label="CFG: "];
"1001318" -> "1001320"  [label="CFG: "];
"1001328" -> "1001324"  [label="AST: "];
"1001328" -> "1001325"  [label="CFG: "];
"1001324" -> "1001328"  [label="CFG: "];
"1001324" -> "1001100"  [label="AST: "];
"1001324" -> "1001328"  [label="CFG: "];
"1001325" -> "1001324"  [label="AST: "];
"1001328" -> "1001324"  [label="AST: "];
"1001330" -> "1001324"  [label="CFG: "];
"1001324" -> "1001380"  [label="DDG: info.groups"];
"1001202" -> "1001324"  [label="DDG: groups"];
"1001216" -> "1001324"  [label="DDG: groups"];
"1001325" -> "1001324"  [label="AST: "];
"1001325" -> "1001327"  [label="CFG: "];
"1001326" -> "1001325"  [label="AST: "];
"1001327" -> "1001325"  [label="AST: "];
"1001328" -> "1001325"  [label="CFG: "];
"1001326" -> "1001325"  [label="AST: "];
"1001326" -> "1001317"  [label="CFG: "];
"1001327" -> "1001326"  [label="CFG: "];
"1001327" -> "1001325"  [label="AST: "];
"1001327" -> "1001326"  [label="CFG: "];
"1001325" -> "1001327"  [label="CFG: "];
"1001329" -> "1001100"  [label="AST: "];
"1001329" -> "1001331"  [label="CFG: "];
"1001330" -> "1001329"  [label="AST: "];
"1001331" -> "1001329"  [label="AST: "];
"1001341" -> "1001329"  [label="CFG: "];
"1001329" -> "1001380"  [label="DDG: vfio_pci_for_each_slot_or_bus(vdev->pdev,\n\t\t\t\t\t\t    vfio_pci_validate_devs,\n\t\t\t\t\t\t    &info, slot)"];
"1001331" -> "1001329"  [label="DDG: vdev->pdev"];
"1001331" -> "1001329"  [label="DDG: vfio_pci_validate_devs"];
"1001331" -> "1001329"  [label="DDG: &info"];
"1001331" -> "1001329"  [label="DDG: slot"];
"1001329" -> "1001340"  [label="DDG: ret"];
"1001330" -> "1001329"  [label="AST: "];
"1001330" -> "1001324"  [label="CFG: "];
"1001333" -> "1001330"  [label="CFG: "];
"1001332" -> "1001331"  [label="AST: "];
"1001332" -> "1001334"  [label="CFG: "];
"1001333" -> "1001332"  [label="AST: "];
"1001334" -> "1001332"  [label="AST: "];
"1001335" -> "1001332"  [label="CFG: "];
"1001333" -> "1001332"  [label="AST: "];
"1001333" -> "1001330"  [label="CFG: "];
"1001334" -> "1001333"  [label="CFG: "];
"1001334" -> "1001332"  [label="AST: "];
"1001334" -> "1001333"  [label="CFG: "];
"1001332" -> "1001334"  [label="CFG: "];
"1001331" -> "1001329"  [label="AST: "];
"1001331" -> "1001338"  [label="CFG: "];
"1001332" -> "1001331"  [label="AST: "];
"1001335" -> "1001331"  [label="AST: "];
"1001336" -> "1001331"  [label="AST: "];
"1001338" -> "1001331"  [label="AST: "];
"1001329" -> "1001331"  [label="CFG: "];
"1001331" -> "1001380"  [label="DDG: slot"];
"1001331" -> "1001380"  [label="DDG: vdev->pdev"];
"1001331" -> "1001380"  [label="DDG: vfio_pci_validate_devs"];
"1001331" -> "1001380"  [label="DDG: &info"];
"1001331" -> "1001329"  [label="DDG: vdev->pdev"];
"1001331" -> "1001329"  [label="DDG: vfio_pci_validate_devs"];
"1001331" -> "1001329"  [label="DDG: &info"];
"1001331" -> "1001329"  [label="DDG: slot"];
"1001166" -> "1001331"  [label="DDG: vdev->pdev"];
"1001166" -> "1001331"  [label="DDG: slot"];
"1001335" -> "1001331"  [label="AST: "];
"1001335" -> "1001332"  [label="CFG: "];
"1001337" -> "1001335"  [label="CFG: "];
"1000226" -> "1000225"  [label="AST: "];
"1000226" -> "1000227"  [label="CFG: "];
"1000227" -> "1000226"  [label="AST: "];
"1000225" -> "1000226"  [label="CFG: "];
"1000226" -> "1001380"  [label="DDG: EINVAL"];
"1000226" -> "1001380"  [label="DDG: -EINVAL"];
"1000226" -> "1000225"  [label="DDG: -EINVAL"];
"1000227" -> "1000226"  [label="AST: "];
"1000227" -> "1000220"  [label="CFG: "];
"1000226" -> "1000227"  [label="CFG: "];
"1000225" -> "1000219"  [label="AST: "];
"1000225" -> "1000226"  [label="CFG: "];
"1000226" -> "1000225"  [label="AST: "];
"1001380" -> "1000225"  [label="CFG: "];
"1000225" -> "1001380"  [label="DDG: <RET>"];
"1000226" -> "1000225"  [label="DDG: -EINVAL"];
"1001336" -> "1001331"  [label="AST: "];
"1001336" -> "1001337"  [label="CFG: "];
"1001337" -> "1001336"  [label="AST: "];
"1001338" -> "1001336"  [label="CFG: "];
"1001337" -> "1001336"  [label="AST: "];
"1001337" -> "1001335"  [label="CFG: "];
"1001336" -> "1001337"  [label="CFG: "];
"1001338" -> "1001331"  [label="AST: "];
"1001338" -> "1001336"  [label="CFG: "];
"1001331" -> "1001338"  [label="CFG: "];
"1001339" -> "1001100"  [label="AST: "];
"1001340" -> "1001339"  [label="AST: "];
"1001342" -> "1001339"  [label="AST: "];
"1001340" -> "1001339"  [label="AST: "];
"1001340" -> "1001341"  [label="CFG: "];
"1001341" -> "1001340"  [label="AST: "];
"1001343" -> "1001340"  [label="CFG: "];
"1001358" -> "1001340"  [label="CFG: "];
"1001340" -> "1001380"  [label="DDG: ret"];
"1001340" -> "1001380"  [label="DDG: !ret"];
"1001329" -> "1001340"  [label="DDG: ret"];
"1001340" -> "1001375"  [label="DDG: ret"];
"1001341" -> "1001340"  [label="AST: "];
"1001341" -> "1001329"  [label="CFG: "];
"1001340" -> "1001341"  [label="CFG: "];
"1001346" -> "1001344"  [label="AST: "];
"1001346" -> "1001347"  [label="CFG: "];
"1001347" -> "1001346"  [label="AST: "];
"1001344" -> "1001346"  [label="CFG: "];
"1001346" -> "1001380"  [label="DDG: vdev->pdev->slot"];
"1001346" -> "1001342"  [label="DDG: vdev->pdev->slot"];
"1001346" -> "1001344"  [label="DDG: vdev->pdev->slot"];
"1001144" -> "1001346"  [label="DDG: vdev->pdev->slot"];
"1001342" -> "1001339"  [label="AST: "];
"1001342" -> "1001344"  [label="CFG: "];
"1001343" -> "1001342"  [label="AST: "];
"1001344" -> "1001342"  [label="AST: "];
"1001358" -> "1001342"  [label="CFG: "];
"1001342" -> "1001380"  [label="DDG: ret"];
"1001342" -> "1001380"  [label="DDG: slot ? pci_try_reset_slot(vdev->pdev->slot) :\n\t\t\t\t     pci_try_reset_bus(vdev->pdev->bus)"];
"1001346" -> "1001342"  [label="DDG: vdev->pdev->slot"];
"1001352" -> "1001342"  [label="DDG: vdev->pdev->bus"];
"1001342" -> "1001375"  [label="DDG: ret"];
"1001343" -> "1001342"  [label="AST: "];
"1001343" -> "1001340"  [label="CFG: "];
"1001345" -> "1001343"  [label="CFG: "];
"1001347" -> "1001346"  [label="AST: "];
"1001347" -> "1001351"  [label="CFG: "];
"1001348" -> "1001347"  [label="AST: "];
"1001351" -> "1001347"  [label="AST: "];
"1001346" -> "1001347"  [label="CFG: "];
"1001348" -> "1001347"  [label="AST: "];
"1001348" -> "1001350"  [label="CFG: "];
"1001349" -> "1001348"  [label="AST: "];
"1001350" -> "1001348"  [label="AST: "];
"1001351" -> "1001348"  [label="CFG: "];
"1001349" -> "1001348"  [label="AST: "];
"1001349" -> "1001345"  [label="CFG: "];
"1001350" -> "1001349"  [label="CFG: "];
"1001350" -> "1001348"  [label="AST: "];
"1001350" -> "1001349"  [label="CFG: "];
"1001348" -> "1001350"  [label="CFG: "];
"1001351" -> "1001347"  [label="AST: "];
"1001351" -> "1001348"  [label="CFG: "];
"1001347" -> "1001351"  [label="CFG: "];
"1001344" -> "1001342"  [label="AST: "];
"1001344" -> "1001346"  [label="CFG: "];
"1001344" -> "1001352"  [label="CFG: "];
"1001345" -> "1001344"  [label="AST: "];
"1001346" -> "1001344"  [label="AST: "];
"1001352" -> "1001344"  [label="AST: "];
"1001342" -> "1001344"  [label="CFG: "];
"1001344" -> "1001380"  [label="DDG: pci_try_reset_bus(vdev->pdev->bus)"];
"1001344" -> "1001380"  [label="DDG: pci_try_reset_slot(vdev->pdev->slot)"];
"1001344" -> "1001380"  [label="DDG: slot"];
"1001346" -> "1001344"  [label="DDG: vdev->pdev->slot"];
"1001352" -> "1001344"  [label="DDG: vdev->pdev->bus"];
"1001345" -> "1001344"  [label="AST: "];
"1001345" -> "1001343"  [label="CFG: "];
"1001349" -> "1001345"  [label="CFG: "];
"1001355" -> "1001345"  [label="CFG: "];
"1001353" -> "1001352"  [label="AST: "];
"1001353" -> "1001357"  [label="CFG: "];
"1001354" -> "1001353"  [label="AST: "];
"1001357" -> "1001353"  [label="AST: "];
"1001352" -> "1001353"  [label="CFG: "];
"1001354" -> "1001353"  [label="AST: "];
"1001354" -> "1001356"  [label="CFG: "];
"1001355" -> "1001354"  [label="AST: "];
"1001356" -> "1001354"  [label="AST: "];
"1001357" -> "1001354"  [label="CFG: "];
"1001355" -> "1001354"  [label="AST: "];
"1001355" -> "1001345"  [label="CFG: "];
"1001356" -> "1001355"  [label="CFG: "];
"1001356" -> "1001354"  [label="AST: "];
"1001356" -> "1001355"  [label="CFG: "];
"1001354" -> "1001356"  [label="CFG: "];
"1001357" -> "1001353"  [label="AST: "];
"1001357" -> "1001354"  [label="CFG: "];
"1001353" -> "1001357"  [label="CFG: "];
"1001352" -> "1001344"  [label="AST: "];
"1001352" -> "1001353"  [label="CFG: "];
"1001353" -> "1001352"  [label="AST: "];
"1001344" -> "1001352"  [label="CFG: "];
"1001352" -> "1001380"  [label="DDG: vdev->pdev->bus"];
"1001352" -> "1001342"  [label="DDG: vdev->pdev->bus"];
"1001352" -> "1001344"  [label="DDG: vdev->pdev->bus"];
"1001155" -> "1001352"  [label="DDG: vdev->pdev->bus"];
"1001358" -> "1001100"  [label="AST: "];
"1001358" -> "1001342"  [label="CFG: "];
"1001358" -> "1001340"  [label="CFG: "];
"1001358" -> "1001316"  [label="CFG: "];
"1001361" -> "1001358"  [label="CFG: "];
"1001362" -> "1001359"  [label="AST: "];
"1001362" -> "1001364"  [label="CFG: "];
"1001363" -> "1001362"  [label="AST: "];
"1001364" -> "1001362"  [label="AST: "];
"1001370" -> "1001362"  [label="CFG: "];
"1001374" -> "1001362"  [label="CFG: "];
"1001362" -> "1001380"  [label="DDG: i"];
"1001362" -> "1001380"  [label="DDG: i >= 0"];
"1001365" -> "1001362"  [label="DDG: i"];
"1001360" -> "1001362"  [label="DDG: i"];
"1001362" -> "1001365"  [label="DDG: i"];
"1001363" -> "1001362"  [label="AST: "];
"1001363" -> "1001360"  [label="CFG: "];
"1001363" -> "1001365"  [label="CFG: "];
"1001364" -> "1001363"  [label="CFG: "];
"1001364" -> "1001362"  [label="AST: "];
"1001364" -> "1001363"  [label="CFG: "];
"1001362" -> "1001364"  [label="CFG: "];
"1001359" -> "1001100"  [label="AST: "];
"1001360" -> "1001359"  [label="AST: "];
"1001362" -> "1001359"  [label="AST: "];
"1001365" -> "1001359"  [label="AST: "];
"1001367" -> "1001359"  [label="AST: "];
"1001365" -> "1001359"  [label="AST: "];
"1001365" -> "1001366"  [label="CFG: "];
"1001366" -> "1001365"  [label="AST: "];
"1001363" -> "1001365"  [label="CFG: "];
"1001365" -> "1001362"  [label="DDG: i"];
"1001362" -> "1001365"  [label="DDG: i"];
"1001366" -> "1001365"  [label="AST: "];
"1001366" -> "1001367"  [label="CFG: "];
"1001365" -> "1001366"  [label="CFG: "];
"1001360" -> "1001359"  [label="AST: "];
"1001360" -> "1001361"  [label="CFG: "];
"1001361" -> "1001360"  [label="AST: "];
"1001363" -> "1001360"  [label="CFG: "];
"1001253" -> "1001360"  [label="DDG: i"];
"1001360" -> "1001362"  [label="DDG: i"];
"1001361" -> "1001360"  [label="AST: "];
"1001361" -> "1001358"  [label="CFG: "];
"1001360" -> "1001361"  [label="CFG: "];
"1001367" -> "1001359"  [label="AST: "];
"1001367" -> "1001368"  [label="CFG: "];
"1001368" -> "1001367"  [label="AST: "];
"1001366" -> "1001367"  [label="CFG: "];
"1001367" -> "1001380"  [label="DDG: vfio_group_put_external_user(groups[i].group)"];
"1001367" -> "1001380"  [label="DDG: groups[i].group"];
"1001297" -> "1001367"  [label="DDG: groups[i].group"];
"1001368" -> "1001367"  [label="AST: "];
"1001368" -> "1001372"  [label="CFG: "];
"1001369" -> "1001368"  [label="AST: "];
"1001372" -> "1001368"  [label="AST: "];
"1001367" -> "1001368"  [label="CFG: "];
"1001369" -> "1001368"  [label="AST: "];
"1001369" -> "1001371"  [label="CFG: "];
"1001370" -> "1001369"  [label="AST: "];
"1001371" -> "1001369"  [label="AST: "];
"1001372" -> "1001369"  [label="CFG: "];
"1001370" -> "1001369"  [label="AST: "];
"1001370" -> "1001362"  [label="CFG: "];
"1001371" -> "1001370"  [label="CFG: "];
"1001371" -> "1001369"  [label="AST: "];
"1001371" -> "1001370"  [label="CFG: "];
"1001369" -> "1001371"  [label="CFG: "];
"1001372" -> "1001368"  [label="AST: "];
"1001372" -> "1001369"  [label="CFG: "];
"1001368" -> "1001372"  [label="CFG: "];
"1001373" -> "1001100"  [label="AST: "];
"1001373" -> "1001374"  [label="CFG: "];
"1001374" -> "1001373"  [label="AST: "];
"1001376" -> "1001373"  [label="CFG: "];
"1001373" -> "1001380"  [label="DDG: kfree(groups)"];
"1001373" -> "1001380"  [label="DDG: groups"];
"1001202" -> "1001373"  [label="DDG: groups"];
"1001216" -> "1001373"  [label="DDG: groups"];
"1001374" -> "1001373"  [label="AST: "];
"1001374" -> "1001362"  [label="CFG: "];
"1001373" -> "1001374"  [label="CFG: "];
"1001375" -> "1001100"  [label="AST: "];
"1001375" -> "1001376"  [label="CFG: "];
"1001376" -> "1001375"  [label="AST: "];
"1001380" -> "1001375"  [label="CFG: "];
"1001375" -> "1001380"  [label="DDG: <RET>"];
"1001376" -> "1001375"  [label="DDG: ret"];
"1001164" -> "1001375"  [label="DDG: ret"];
"1001340" -> "1001375"  [label="DDG: ret"];
"1001342" -> "1001375"  [label="DDG: ret"];
"1001275" -> "1001375"  [label="DDG: ret"];
"1001292" -> "1001375"  [label="DDG: ret"];
"1001376" -> "1001375"  [label="AST: "];
"1001376" -> "1001373"  [label="CFG: "];
"1001375" -> "1001376"  [label="CFG: "];
"1001376" -> "1001375"  [label="DDG: ret"];
"1001377" -> "1000120"  [label="AST: "];
"1001377" -> "1001378"  [label="CFG: "];
"1001378" -> "1001377"  [label="AST: "];
"1001380" -> "1001377"  [label="CFG: "];
"1001377" -> "1001380"  [label="DDG: <RET>"];
"1001378" -> "1001377"  [label="DDG: -ENOTTY"];
"1001378" -> "1001377"  [label="AST: "];
"1001378" -> "1001379"  [label="CFG: "];
"1001379" -> "1001378"  [label="AST: "];
"1001377" -> "1001378"  [label="CFG: "];
"1001378" -> "1001380"  [label="DDG: -ENOTTY"];
"1001378" -> "1001380"  [label="DDG: ENOTTY"];
"1001378" -> "1001377"  [label="DDG: -ENOTTY"];
"1001379" -> "1001378"  [label="AST: "];
"1001379" -> "1001097"  [label="CFG: "];
"1001378" -> "1001379"  [label="CFG: "];
"1000229" -> "1000228"  [label="AST: "];
"1000229" -> "1000231"  [label="CFG: "];
"1000230" -> "1000229"  [label="AST: "];
"1000231" -> "1000229"  [label="AST: "];
"1000233" -> "1000229"  [label="CFG: "];
"1000328" -> "1000229"  [label="CFG: "];
"1000405" -> "1000229"  [label="CFG: "];
"1000435" -> "1000229"  [label="CFG: "];
"1000230" -> "1000229"  [label="AST: "];
"1000230" -> "1000220"  [label="CFG: "];
"1000231" -> "1000230"  [label="CFG: "];
"1000231" -> "1000229"  [label="AST: "];
"1000231" -> "1000230"  [label="CFG: "];
"1000229" -> "1000231"  [label="CFG: "];
"1000228" -> "1000197"  [label="AST: "];
"1000229" -> "1000228"  [label="AST: "];
"1000232" -> "1000228"  [label="AST: "];
"1000232" -> "1000228"  [label="AST: "];
"1000233" -> "1000232"  [label="AST: "];
"1000234" -> "1000232"  [label="AST: "];
"1000242" -> "1000232"  [label="AST: "];
"1000249" -> "1000232"  [label="AST: "];
"1000256" -> "1000232"  [label="AST: "];
"1000257" -> "1000232"  [label="AST: "];
"1000258" -> "1000232"  [label="AST: "];
"1000266" -> "1000232"  [label="AST: "];
"1000275" -> "1000232"  [label="AST: "];
"1000287" -> "1000232"  [label="AST: "];
"1000294" -> "1000232"  [label="AST: "];
"1000327" -> "1000232"  [label="AST: "];
"1000328" -> "1000232"  [label="AST: "];
"1000329" -> "1000232"  [label="AST: "];
"1000405" -> "1000232"  [label="AST: "];
"1000406" -> "1000232"  [label="AST: "];
"1000414" -> "1000232"  [label="AST: "];
"1000422" -> "1000232"  [label="AST: "];
"1000427" -> "1000232"  [label="AST: "];
"1000434" -> "1000232"  [label="AST: "];
"1000435" -> "1000232"  [label="AST: "];
"1000436" -> "1000232"  [label="AST: "];
"1000449" -> "1000232"  [label="AST: "];
"1000456" -> "1000232"  [label="AST: "];
"1000464" -> "1000232"  [label="AST: "];
"1000475" -> "1000232"  [label="AST: "];
"1000486" -> "1000232"  [label="AST: "];
"1000506" -> "1000232"  [label="AST: "];
"1000233" -> "1000232"  [label="AST: "];
"1000233" -> "1000229"  [label="CFG: "];
"1000236" -> "1000233"  [label="CFG: "];
"1000238" -> "1000234"  [label="AST: "];
"1000238" -> "1000239"  [label="CFG: "];
"1000239" -> "1000238"  [label="AST: "];
"1000234" -> "1000238"  [label="CFG: "];
"1000238" -> "1001380"  [label="DDG: info.index"];
"1000238" -> "1000234"  [label="DDG: info.index"];
"1000234" -> "1000232"  [label="AST: "];
"1000234" -> "1000238"  [label="CFG: "];
"1000235" -> "1000234"  [label="AST: "];
"1000238" -> "1000234"  [label="AST: "];
"1000244" -> "1000234"  [label="CFG: "];
"1000234" -> "1001380"  [label="DDG: info.offset"];
"1000234" -> "1001380"  [label="DDG: VFIO_PCI_INDEX_TO_OFFSET(info.index)"];
"1000238" -> "1000234"  [label="DDG: info.index"];
"1000235" -> "1000234"  [label="AST: "];
"1000235" -> "1000237"  [label="CFG: "];
"1000236" -> "1000235"  [label="AST: "];
"1000237" -> "1000235"  [label="AST: "];
"1000240" -> "1000235"  [label="CFG: "];
"1000236" -> "1000235"  [label="AST: "];
"1000236" -> "1000233"  [label="CFG: "];
"1000237" -> "1000236"  [label="CFG: "];
"1000239" -> "1000238"  [label="AST: "];
"1000239" -> "1000241"  [label="CFG: "];
"1000240" -> "1000239"  [label="AST: "];
"1000241" -> "1000239"  [label="AST: "];
"1000238" -> "1000239"  [label="CFG: "];
"1000240" -> "1000239"  [label="AST: "];
"1000240" -> "1000235"  [label="CFG: "];
"1000241" -> "1000240"  [label="CFG: "];
"1000241" -> "1000239"  [label="AST: "];
"1000241" -> "1000240"  [label="CFG: "];
"1000239" -> "1000241"  [label="CFG: "];
"1000237" -> "1000235"  [label="AST: "];
"1000237" -> "1000236"  [label="CFG: "];
"1000235" -> "1000237"  [label="CFG: "];
"1000246" -> "1000242"  [label="AST: "];
"1000246" -> "1000248"  [label="CFG: "];
"1000247" -> "1000246"  [label="AST: "];
"1000248" -> "1000246"  [label="AST: "];
"1000242" -> "1000246"  [label="CFG: "];
"1000247" -> "1000246"  [label="AST: "];
"1000247" -> "1000243"  [label="CFG: "];
"1000248" -> "1000247"  [label="CFG: "];
"1000248" -> "1000246"  [label="AST: "];
"1000248" -> "1000247"  [label="CFG: "];
"1000246" -> "1000248"  [label="CFG: "];
"1000242" -> "1000232"  [label="AST: "];
"1000242" -> "1000246"  [label="CFG: "];
"1000243" -> "1000242"  [label="AST: "];
"1000246" -> "1000242"  [label="AST: "];
"1000251" -> "1000242"  [label="CFG: "];
"1000242" -> "1001380"  [label="DDG: pdev->cfg_size"];
"1000242" -> "1001380"  [label="DDG: info.size"];
"1000243" -> "1000242"  [label="AST: "];
"1000243" -> "1000245"  [label="CFG: "];
"1000244" -> "1000243"  [label="AST: "];
"1000245" -> "1000243"  [label="AST: "];
"1000247" -> "1000243"  [label="CFG: "];
"1000244" -> "1000243"  [label="AST: "];
"1000244" -> "1000234"  [label="CFG: "];
"1000245" -> "1000244"  [label="CFG: "];
"1000245" -> "1000243"  [label="AST: "];
"1000245" -> "1000244"  [label="CFG: "];
"1000243" -> "1000245"  [label="CFG: "];
"1000253" -> "1000249"  [label="AST: "];
"1000253" -> "1000255"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000255" -> "1000253"  [label="AST: "];
"1000249" -> "1000253"  [label="CFG: "];
"1000253" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000253" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000253" -> "1000249"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000253" -> "1000249"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000254" -> "1000253"  [label="AST: "];
"1000254" -> "1000250"  [label="CFG: "];
"1000255" -> "1000254"  [label="CFG: "];
"1000249" -> "1000232"  [label="AST: "];
"1000249" -> "1000253"  [label="CFG: "];
"1000250" -> "1000249"  [label="AST: "];
"1000253" -> "1000249"  [label="AST: "];
"1000256" -> "1000249"  [label="CFG: "];
"1000249" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE"];
"1000249" -> "1001380"  [label="DDG: info.flags"];
"1000253" -> "1000249"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000253" -> "1000249"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000249" -> "1000515"  [label="DDG: info.flags"];
"1000250" -> "1000249"  [label="AST: "];
"1000250" -> "1000252"  [label="CFG: "];
"1000251" -> "1000250"  [label="AST: "];
"1000252" -> "1000250"  [label="AST: "];
"1000254" -> "1000250"  [label="CFG: "];
"1000251" -> "1000250"  [label="AST: "];
"1000251" -> "1000242"  [label="CFG: "];
"1000252" -> "1000251"  [label="CFG: "];
"1000252" -> "1000250"  [label="AST: "];
"1000252" -> "1000251"  [label="CFG: "];
"1000250" -> "1000252"  [label="CFG: "];
"1000255" -> "1000253"  [label="AST: "];
"1000255" -> "1000254"  [label="CFG: "];
"1000253" -> "1000255"  [label="CFG: "];
"1000256" -> "1000232"  [label="AST: "];
"1000256" -> "1000249"  [label="CFG: "];
"1000512" -> "1000256"  [label="CFG: "];
"1000257" -> "1000232"  [label="AST: "];
"1000260" -> "1000257"  [label="CFG: "];
"1000262" -> "1000258"  [label="AST: "];
"1000262" -> "1000263"  [label="CFG: "];
"1000263" -> "1000262"  [label="AST: "];
"1000258" -> "1000262"  [label="CFG: "];
"1000262" -> "1000258"  [label="DDG: info.index"];
"1000262" -> "1000270"  [label="DDG: info.index"];
"1000258" -> "1000232"  [label="AST: "];
"1000258" -> "1000262"  [label="CFG: "];
"1000259" -> "1000258"  [label="AST: "];
"1000262" -> "1000258"  [label="AST: "];
"1000268" -> "1000258"  [label="CFG: "];
"1000258" -> "1001380"  [label="DDG: info.offset"];
"1000258" -> "1001380"  [label="DDG: VFIO_PCI_INDEX_TO_OFFSET(info.index)"];
"1000262" -> "1000258"  [label="DDG: info.index"];
"1000259" -> "1000258"  [label="AST: "];
"1000259" -> "1000261"  [label="CFG: "];
"1000260" -> "1000259"  [label="AST: "];
"1000261" -> "1000259"  [label="AST: "];
"1000264" -> "1000259"  [label="CFG: "];
"1000260" -> "1000259"  [label="AST: "];
"1000260" -> "1000257"  [label="CFG: "];
"1000261" -> "1000260"  [label="CFG: "];
"1000263" -> "1000262"  [label="AST: "];
"1000263" -> "1000265"  [label="CFG: "];
"1000264" -> "1000263"  [label="AST: "];
"1000265" -> "1000263"  [label="AST: "];
"1000262" -> "1000263"  [label="CFG: "];
"1000264" -> "1000263"  [label="AST: "];
"1000264" -> "1000259"  [label="CFG: "];
"1000265" -> "1000264"  [label="CFG: "];
"1000265" -> "1000263"  [label="AST: "];
"1000265" -> "1000264"  [label="CFG: "];
"1000263" -> "1000265"  [label="CFG: "];
"1000261" -> "1000259"  [label="AST: "];
"1000261" -> "1000260"  [label="CFG: "];
"1000259" -> "1000261"  [label="CFG: "];
"1000270" -> "1000266"  [label="AST: "];
"1000270" -> "1000272"  [label="CFG: "];
"1000271" -> "1000270"  [label="AST: "];
"1000272" -> "1000270"  [label="AST: "];
"1000266" -> "1000270"  [label="CFG: "];
"1000270" -> "1001380"  [label="DDG: info.index"];
"1000270" -> "1001380"  [label="DDG: pdev"];
"1000270" -> "1000266"  [label="DDG: pdev"];
"1000270" -> "1000266"  [label="DDG: info.index"];
"1000262" -> "1000270"  [label="DDG: info.index"];
"1000270" -> "1000309"  [label="DDG: info.index"];
"1000266" -> "1000232"  [label="AST: "];
"1000266" -> "1000270"  [label="CFG: "];
"1000267" -> "1000266"  [label="AST: "];
"1000270" -> "1000266"  [label="AST: "];
"1000278" -> "1000266"  [label="CFG: "];
"1000266" -> "1001380"  [label="DDG: pci_resource_len(pdev, info.index)"];
"1000270" -> "1000266"  [label="DDG: pdev"];
"1000270" -> "1000266"  [label="DDG: info.index"];
"1000266" -> "1000276"  [label="DDG: info.size"];
"1000267" -> "1000266"  [label="AST: "];
"1000267" -> "1000269"  [label="CFG: "];
"1000268" -> "1000267"  [label="AST: "];
"1000269" -> "1000267"  [label="AST: "];
"1000271" -> "1000267"  [label="CFG: "];
"1000268" -> "1000267"  [label="AST: "];
"1000268" -> "1000258"  [label="CFG: "];
"1000269" -> "1000268"  [label="CFG: "];
"1000271" -> "1000270"  [label="AST: "];
"1000271" -> "1000267"  [label="CFG: "];
"1000273" -> "1000271"  [label="CFG: "];
"1000272" -> "1000270"  [label="AST: "];
"1000272" -> "1000274"  [label="CFG: "];
"1000273" -> "1000272"  [label="AST: "];
"1000274" -> "1000272"  [label="AST: "];
"1000270" -> "1000272"  [label="CFG: "];
"1000273" -> "1000272"  [label="AST: "];
"1000273" -> "1000271"  [label="CFG: "];
"1000274" -> "1000273"  [label="CFG: "];
"1000274" -> "1000272"  [label="AST: "];
"1000274" -> "1000273"  [label="CFG: "];
"1000272" -> "1000274"  [label="CFG: "];
"1000269" -> "1000267"  [label="AST: "];
"1000269" -> "1000268"  [label="CFG: "];
"1000267" -> "1000269"  [label="CFG: "];
"1000279" -> "1000277"  [label="AST: "];
"1000279" -> "1000278"  [label="CFG: "];
"1000277" -> "1000279"  [label="CFG: "];
"1000280" -> "1000275"  [label="AST: "];
"1000281" -> "1000280"  [label="AST: "];
"1000286" -> "1000280"  [label="AST: "];
"1000275" -> "1000232"  [label="AST: "];
"1000276" -> "1000275"  [label="AST: "];
"1000280" -> "1000275"  [label="AST: "];
"1000276" -> "1000275"  [label="AST: "];
"1000276" -> "1000277"  [label="CFG: "];
"1000277" -> "1000276"  [label="AST: "];
"1000283" -> "1000276"  [label="CFG: "];
"1000289" -> "1000276"  [label="CFG: "];
"1000276" -> "1001380"  [label="DDG: !info.size"];
"1000276" -> "1001380"  [label="DDG: info.size"];
"1000266" -> "1000276"  [label="DDG: info.size"];
"1000277" -> "1000276"  [label="AST: "];
"1000277" -> "1000279"  [label="CFG: "];
"1000278" -> "1000277"  [label="AST: "];
"1000279" -> "1000277"  [label="AST: "];
"1000276" -> "1000277"  [label="CFG: "];
"1000278" -> "1000277"  [label="AST: "];
"1000278" -> "1000266"  [label="CFG: "];
"1000279" -> "1000278"  [label="CFG: "];
"1000285" -> "1000281"  [label="AST: "];
"1000285" -> "1000282"  [label="CFG: "];
"1000281" -> "1000285"  [label="CFG: "];
"1000281" -> "1000280"  [label="AST: "];
"1000281" -> "1000285"  [label="CFG: "];
"1000282" -> "1000281"  [label="AST: "];
"1000285" -> "1000281"  [label="AST: "];
"1000286" -> "1000281"  [label="CFG: "];
"1000281" -> "1001380"  [label="DDG: info.flags"];
"1000281" -> "1000515"  [label="DDG: info.flags"];
"1000282" -> "1000281"  [label="AST: "];
"1000282" -> "1000284"  [label="CFG: "];
"1000283" -> "1000282"  [label="AST: "];
"1000284" -> "1000282"  [label="AST: "];
"1000285" -> "1000282"  [label="CFG: "];
"1000283" -> "1000282"  [label="AST: "];
"1000283" -> "1000276"  [label="CFG: "];
"1000284" -> "1000283"  [label="CFG: "];
"1000284" -> "1000282"  [label="AST: "];
"1000284" -> "1000283"  [label="CFG: "];
"1000282" -> "1000284"  [label="CFG: "];
"1000286" -> "1000280"  [label="AST: "];
"1000286" -> "1000281"  [label="CFG: "];
"1000512" -> "1000286"  [label="CFG: "];
"1000291" -> "1000287"  [label="AST: "];
"1000291" -> "1000293"  [label="CFG: "];
"1000292" -> "1000291"  [label="AST: "];
"1000293" -> "1000291"  [label="AST: "];
"1000287" -> "1000291"  [label="CFG: "];
"1000291" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000291" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000291" -> "1000287"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000291" -> "1000287"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000292" -> "1000291"  [label="AST: "];
"1000292" -> "1000288"  [label="CFG: "];
"1000293" -> "1000292"  [label="CFG: "];
"1000287" -> "1000232"  [label="AST: "];
"1000287" -> "1000291"  [label="CFG: "];
"1000288" -> "1000287"  [label="AST: "];
"1000291" -> "1000287"  [label="AST: "];
"1000297" -> "1000287"  [label="CFG: "];
"1000287" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ |\n\t\t\t\t     VFIO_REGION_INFO_FLAG_WRITE"];
"1000287" -> "1001380"  [label="DDG: info.flags"];
"1000291" -> "1000287"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000291" -> "1000287"  [label="DDG: VFIO_REGION_INFO_FLAG_WRITE"];
"1000287" -> "1000303"  [label="DDG: info.flags"];
"1000287" -> "1000515"  [label="DDG: info.flags"];
"1000288" -> "1000287"  [label="AST: "];
"1000288" -> "1000290"  [label="CFG: "];
"1000289" -> "1000288"  [label="AST: "];
"1000290" -> "1000288"  [label="AST: "];
"1000292" -> "1000288"  [label="CFG: "];
"1000289" -> "1000288"  [label="AST: "];
"1000289" -> "1000276"  [label="CFG: "];
"1000290" -> "1000289"  [label="CFG: "];
"1000290" -> "1000288"  [label="AST: "];
"1000290" -> "1000289"  [label="CFG: "];
"1000288" -> "1000290"  [label="CFG: "];
"1000293" -> "1000291"  [label="AST: "];
"1000293" -> "1000292"  [label="CFG: "];
"1000291" -> "1000293"  [label="CFG: "];
"1000298" -> "1000296"  [label="AST: "];
"1000298" -> "1000297"  [label="CFG: "];
"1000296" -> "1000298"  [label="CFG: "];
"1000294" -> "1000232"  [label="AST: "];
"1000295" -> "1000294"  [label="AST: "];
"1000302" -> "1000294"  [label="AST: "];
"1000299" -> "1000295"  [label="AST: "];
"1000299" -> "1000301"  [label="CFG: "];
"1000300" -> "1000299"  [label="AST: "];
"1000301" -> "1000299"  [label="AST: "];
"1000295" -> "1000299"  [label="CFG: "];
"1000300" -> "1000299"  [label="AST: "];
"1000300" -> "1000296"  [label="CFG: "];
"1000301" -> "1000300"  [label="CFG: "];
"1000301" -> "1000299"  [label="AST: "];
"1000301" -> "1000300"  [label="CFG: "];
"1000299" -> "1000301"  [label="CFG: "];
"1000302" -> "1000294"  [label="AST: "];
"1000303" -> "1000302"  [label="AST: "];
"1000308" -> "1000302"  [label="AST: "];
"1000295" -> "1000294"  [label="AST: "];
"1000295" -> "1000299"  [label="CFG: "];
"1000296" -> "1000295"  [label="AST: "];
"1000299" -> "1000295"  [label="AST: "];
"1000305" -> "1000295"  [label="CFG: "];
"1000327" -> "1000295"  [label="CFG: "];
"1000296" -> "1000295"  [label="AST: "];
"1000296" -> "1000298"  [label="CFG: "];
"1000297" -> "1000296"  [label="AST: "];
"1000298" -> "1000296"  [label="AST: "];
"1000300" -> "1000296"  [label="CFG: "];
"1000297" -> "1000296"  [label="AST: "];
"1000297" -> "1000287"  [label="CFG: "];
"1000298" -> "1000297"  [label="CFG: "];
"1000307" -> "1000303"  [label="AST: "];
"1000307" -> "1000304"  [label="CFG: "];
"1000303" -> "1000307"  [label="CFG: "];
"1000303" -> "1000302"  [label="AST: "];
"1000303" -> "1000307"  [label="CFG: "];
"1000304" -> "1000303"  [label="AST: "];
"1000307" -> "1000303"  [label="AST: "];
"1000311" -> "1000303"  [label="CFG: "];
"1000303" -> "1001380"  [label="DDG: info.flags"];
"1000303" -> "1001380"  [label="DDG: info.flags |= VFIO_REGION_INFO_FLAG_MMAP"];
"1000303" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_MMAP"];
"1000287" -> "1000303"  [label="DDG: info.flags"];
"1000303" -> "1000515"  [label="DDG: info.flags"];
"1000304" -> "1000303"  [label="AST: "];
"1000304" -> "1000306"  [label="CFG: "];
"1000305" -> "1000304"  [label="AST: "];
"1000306" -> "1000304"  [label="AST: "];
"1000307" -> "1000304"  [label="CFG: "];
"1000305" -> "1000304"  [label="AST: "];
"1000305" -> "1000295"  [label="CFG: "];
"1000306" -> "1000305"  [label="CFG: "];
"1000306" -> "1000304"  [label="AST: "];
"1000306" -> "1000305"  [label="CFG: "];
"1000304" -> "1000306"  [label="CFG: "];
"1000312" -> "1000310"  [label="AST: "];
"1000312" -> "1000311"  [label="CFG: "];
"1000310" -> "1000312"  [label="CFG: "];
"1000313" -> "1000309"  [label="AST: "];
"1000313" -> "1000315"  [label="CFG: "];
"1000314" -> "1000313"  [label="AST: "];
"1000315" -> "1000313"  [label="AST: "];
"1000309" -> "1000313"  [label="CFG: "];
"1000314" -> "1000313"  [label="AST: "];
"1000314" -> "1000310"  [label="CFG: "];
"1000315" -> "1000314"  [label="CFG: "];
"1000315" -> "1000313"  [label="AST: "];
"1000315" -> "1000314"  [label="CFG: "];
"1000313" -> "1000315"  [label="CFG: "];
"1000316" -> "1000308"  [label="AST: "];
"1000317" -> "1000316"  [label="AST: "];
"1000323" -> "1000316"  [label="AST: "];
"1000308" -> "1000302"  [label="AST: "];
"1000309" -> "1000308"  [label="AST: "];
"1000316" -> "1000308"  [label="AST: "];
"1000309" -> "1000308"  [label="AST: "];
"1000309" -> "1000313"  [label="CFG: "];
"1000310" -> "1000309"  [label="AST: "];
"1000313" -> "1000309"  [label="AST: "];
"1000318" -> "1000309"  [label="CFG: "];
"1000327" -> "1000309"  [label="CFG: "];
"1000309" -> "1001380"  [label="DDG: info.index"];
"1000309" -> "1001380"  [label="DDG: info.index == vdev->msix_bar"];
"1000309" -> "1001380"  [label="DDG: vdev->msix_bar"];
"1000270" -> "1000309"  [label="DDG: info.index"];
"1000310" -> "1000309"  [label="AST: "];
"1000310" -> "1000312"  [label="CFG: "];
"1000311" -> "1000310"  [label="AST: "];
"1000312" -> "1000310"  [label="AST: "];
"1000314" -> "1000310"  [label="CFG: "];
"1000311" -> "1000310"  [label="AST: "];
"1000311" -> "1000303"  [label="CFG: "];
"1000312" -> "1000311"  [label="CFG: "];
"1000319" -> "1000317"  [label="AST: "];
"1000319" -> "1000321"  [label="CFG: "];
"1000320" -> "1000319"  [label="AST: "];
"1000321" -> "1000319"  [label="AST: "];
"1000317" -> "1000319"  [label="CFG: "];
"1000319" -> "1001380"  [label="DDG: &caps"];
"1000319" -> "1001380"  [label="DDG: vdev"];
"1000319" -> "1000317"  [label="DDG: vdev"];
"1000319" -> "1000317"  [label="DDG: &caps"];
"1000319" -> "1000549"  [label="DDG: &caps"];
"1000320" -> "1000319"  [label="AST: "];
"1000320" -> "1000318"  [label="CFG: "];
"1000322" -> "1000320"  [label="CFG: "];
"1000321" -> "1000319"  [label="AST: "];
"1000321" -> "1000322"  [label="CFG: "];
"1000322" -> "1000321"  [label="AST: "];
"1000319" -> "1000321"  [label="CFG: "];
"1000322" -> "1000321"  [label="AST: "];
"1000322" -> "1000320"  [label="CFG: "];
"1000321" -> "1000322"  [label="CFG: "];
"1000317" -> "1000316"  [label="AST: "];
"1000317" -> "1000319"  [label="CFG: "];
"1000318" -> "1000317"  [label="AST: "];
"1000319" -> "1000317"  [label="AST: "];
"1000324" -> "1000317"  [label="CFG: "];
"1000317" -> "1001380"  [label="DDG: ret"];
"1000317" -> "1001380"  [label="DDG: msix_sparse_mmap_cap(vdev, &caps)"];
"1000319" -> "1000317"  [label="DDG: vdev"];
"1000319" -> "1000317"  [label="DDG: &caps"];
"1000317" -> "1000325"  [label="DDG: ret"];
"1000318" -> "1000317"  [label="AST: "];
"1000318" -> "1000309"  [label="CFG: "];
"1000320" -> "1000318"  [label="CFG: "];
"1000323" -> "1000316"  [label="AST: "];
"1000324" -> "1000323"  [label="AST: "];
"1000325" -> "1000323"  [label="AST: "];
"1000324" -> "1000323"  [label="AST: "];
"1000324" -> "1000317"  [label="CFG: "];
"1000326" -> "1000324"  [label="CFG: "];
"1000327" -> "1000324"  [label="CFG: "];
"1000326" -> "1000325"  [label="AST: "];
"1000326" -> "1000324"  [label="CFG: "];
"1000325" -> "1000326"  [label="CFG: "];
"1000326" -> "1000325"  [label="DDG: ret"];
"1000325" -> "1000323"  [label="AST: "];
"1000325" -> "1000326"  [label="CFG: "];
"1000326" -> "1000325"  [label="AST: "];
"1001380" -> "1000325"  [label="CFG: "];
"1000325" -> "1001380"  [label="DDG: <RET>"];
"1000326" -> "1000325"  [label="DDG: ret"];
"1000317" -> "1000325"  [label="DDG: ret"];
"1000327" -> "1000232"  [label="AST: "];
"1000327" -> "1000324"  [label="CFG: "];
"1000327" -> "1000309"  [label="CFG: "];
"1000327" -> "1000295"  [label="CFG: "];
"1000512" -> "1000327"  [label="CFG: "];
"1000126" -> "1000120"  [label="AST: "];
"1000127" -> "1000126"  [label="AST: "];
"1000130" -> "1000126"  [label="AST: "];
"1000192" -> "1000126"  [label="AST: "];
"1000129" -> "1000127"  [label="AST: "];
"1000129" -> "1000128"  [label="CFG: "];
"1000127" -> "1000129"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000129"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000129" -> "1000127"  [label="AST: "];
"1000135" -> "1000127"  [label="CFG: "];
"1000195" -> "1000127"  [label="CFG: "];
"1000127" -> "1001380"  [label="DDG: VFIO_DEVICE_GET_INFO"];
"1000127" -> "1001380"  [label="DDG: cmd == VFIO_DEVICE_GET_INFO"];
"1000127" -> "1001380"  [label="DDG: cmd"];
"1000118" -> "1000127"  [label="DDG: cmd"];
"1000127" -> "1000194"  [label="DDG: cmd"];
"1000128" -> "1000127"  [label="AST: "];
"1000128" -> "1000122"  [label="CFG: "];
"1000129" -> "1000128"  [label="CFG: "];
"1000328" -> "1000232"  [label="AST: "];
"1000328" -> "1000229"  [label="CFG: "];
"1000334" -> "1000328"  [label="CFG: "];
"1000329" -> "1000232"  [label="AST: "];
"1000330" -> "1000329"  [label="AST: "];
"1000331" -> "1000329"  [label="AST: "];
"1000332" -> "1000329"  [label="AST: "];
"1000340" -> "1000329"  [label="AST: "];
"1000345" -> "1000329"  [label="AST: "];
"1000354" -> "1000329"  [label="AST: "];
"1000377" -> "1000329"  [label="AST: "];
"1000383" -> "1000329"  [label="AST: "];
"1000396" -> "1000329"  [label="AST: "];
"1000399" -> "1000329"  [label="AST: "];
"1000404" -> "1000329"  [label="AST: "];
"1000336" -> "1000332"  [label="AST: "];
"1000336" -> "1000337"  [label="CFG: "];
"1000337" -> "1000336"  [label="AST: "];
"1000332" -> "1000336"  [label="CFG: "];
"1000336" -> "1000332"  [label="DDG: info.index"];
"1000336" -> "1000349"  [label="DDG: info.index"];
"1000332" -> "1000329"  [label="AST: "];
"1000332" -> "1000336"  [label="CFG: "];
"1000333" -> "1000332"  [label="AST: "];
"1000336" -> "1000332"  [label="AST: "];
"1000342" -> "1000332"  [label="CFG: "];
"1000332" -> "1001380"  [label="DDG: info.offset"];
"1000332" -> "1001380"  [label="DDG: VFIO_PCI_INDEX_TO_OFFSET(info.index)"];
"1000336" -> "1000332"  [label="DDG: info.index"];
"1000333" -> "1000332"  [label="AST: "];
"1000333" -> "1000335"  [label="CFG: "];
"1000334" -> "1000333"  [label="AST: "];
"1000335" -> "1000333"  [label="AST: "];
"1000338" -> "1000333"  [label="CFG: "];
"1000334" -> "1000333"  [label="AST: "];
"1000334" -> "1000328"  [label="CFG: "];
"1000335" -> "1000334"  [label="CFG: "];
"1000337" -> "1000336"  [label="AST: "];
"1000337" -> "1000339"  [label="CFG: "];
"1000338" -> "1000337"  [label="AST: "];
"1000339" -> "1000337"  [label="AST: "];
"1000336" -> "1000337"  [label="CFG: "];
"1000338" -> "1000337"  [label="AST: "];
"1000338" -> "1000333"  [label="CFG: "];
"1000339" -> "1000338"  [label="CFG: "];
"1000339" -> "1000337"  [label="AST: "];
"1000339" -> "1000338"  [label="CFG: "];
"1000337" -> "1000339"  [label="CFG: "];
"1000335" -> "1000333"  [label="AST: "];
"1000335" -> "1000334"  [label="CFG: "];
"1000333" -> "1000335"  [label="CFG: "];
"1000344" -> "1000340"  [label="AST: "];
"1000344" -> "1000341"  [label="CFG: "];
"1000340" -> "1000344"  [label="CFG: "];
"1000340" -> "1000329"  [label="AST: "];
"1000340" -> "1000344"  [label="CFG: "];
"1000341" -> "1000340"  [label="AST: "];
"1000344" -> "1000340"  [label="AST: "];
"1000347" -> "1000340"  [label="CFG: "];
"1000340" -> "1001380"  [label="DDG: info.flags"];
"1000340" -> "1000515"  [label="DDG: info.flags"];
"1000341" -> "1000340"  [label="AST: "];
"1000341" -> "1000343"  [label="CFG: "];
"1000342" -> "1000341"  [label="AST: "];
"1000343" -> "1000341"  [label="AST: "];
"1000344" -> "1000341"  [label="CFG: "];
"1000342" -> "1000341"  [label="AST: "];
"1000342" -> "1000332"  [label="CFG: "];
"1000343" -> "1000342"  [label="CFG: "];
"1000343" -> "1000341"  [label="AST: "];
"1000343" -> "1000342"  [label="CFG: "];
"1000341" -> "1000343"  [label="CFG: "];
"1000349" -> "1000345"  [label="AST: "];
"1000349" -> "1000351"  [label="CFG: "];
"1000350" -> "1000349"  [label="AST: "];
"1000351" -> "1000349"  [label="AST: "];
"1000345" -> "1000349"  [label="CFG: "];
"1000349" -> "1001380"  [label="DDG: info.index"];
"1000349" -> "1001380"  [label="DDG: pdev"];
"1000349" -> "1000345"  [label="DDG: pdev"];
"1000349" -> "1000345"  [label="DDG: info.index"];
"1000199" -> "1000349"  [label="DDG: pdev"];
"1000336" -> "1000349"  [label="DDG: info.index"];
"1000349" -> "1000379"  [label="DDG: pdev"];
"1000345" -> "1000329"  [label="AST: "];
"1000345" -> "1000349"  [label="CFG: "];
"1000346" -> "1000345"  [label="AST: "];
"1000349" -> "1000345"  [label="AST: "];
"1000357" -> "1000345"  [label="CFG: "];
"1000345" -> "1001380"  [label="DDG: pci_resource_len(pdev, info.index)"];
"1000349" -> "1000345"  [label="DDG: pdev"];
"1000349" -> "1000345"  [label="DDG: info.index"];
"1000345" -> "1000355"  [label="DDG: info.size"];
"1000346" -> "1000345"  [label="AST: "];
"1000346" -> "1000348"  [label="CFG: "];
"1000347" -> "1000346"  [label="AST: "];
"1000348" -> "1000346"  [label="AST: "];
"1000350" -> "1000346"  [label="CFG: "];
"1000347" -> "1000346"  [label="AST: "];
"1000347" -> "1000340"  [label="CFG: "];
"1000348" -> "1000347"  [label="CFG: "];
"1000350" -> "1000349"  [label="AST: "];
"1000350" -> "1000346"  [label="CFG: "];
"1000352" -> "1000350"  [label="CFG: "];
"1000351" -> "1000349"  [label="AST: "];
"1000351" -> "1000353"  [label="CFG: "];
"1000352" -> "1000351"  [label="AST: "];
"1000353" -> "1000351"  [label="AST: "];
"1000349" -> "1000351"  [label="CFG: "];
"1000352" -> "1000351"  [label="AST: "];
"1000352" -> "1000350"  [label="CFG: "];
"1000353" -> "1000352"  [label="CFG: "];
"1000353" -> "1000351"  [label="AST: "];
"1000353" -> "1000352"  [label="CFG: "];
"1000351" -> "1000353"  [label="CFG: "];
"1000348" -> "1000346"  [label="AST: "];
"1000348" -> "1000347"  [label="CFG: "];
"1000346" -> "1000348"  [label="CFG: "];
"1000130" -> "1000126"  [label="AST: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000143" -> "1000130"  [label="AST: "];
"1000152" -> "1000130"  [label="AST: "];
"1000157" -> "1000130"  [label="AST: "];
"1000166" -> "1000130"  [label="AST: "];
"1000175" -> "1000130"  [label="AST: "];
"1000180" -> "1000130"  [label="AST: "];
"1000358" -> "1000356"  [label="AST: "];
"1000358" -> "1000357"  [label="CFG: "];
"1000356" -> "1000358"  [label="CFG: "];
"1000359" -> "1000354"  [label="AST: "];
"1000360" -> "1000359"  [label="AST: "];
"1000354" -> "1000329"  [label="AST: "];
"1000355" -> "1000354"  [label="AST: "];
"1000359" -> "1000354"  [label="AST: "];
"1000355" -> "1000354"  [label="AST: "];
"1000355" -> "1000356"  [label="CFG: "];
"1000356" -> "1000355"  [label="AST: "];
"1000365" -> "1000355"  [label="CFG: "];
"1000378" -> "1000355"  [label="CFG: "];
"1000355" -> "1001380"  [label="DDG: info.size"];
"1000355" -> "1001380"  [label="DDG: !info.size"];
"1000345" -> "1000355"  [label="DDG: info.size"];
"1000356" -> "1000355"  [label="AST: "];
"1000356" -> "1000358"  [label="CFG: "];
"1000357" -> "1000356"  [label="AST: "];
"1000358" -> "1000356"  [label="AST: "];
"1000355" -> "1000356"  [label="CFG: "];
"1000357" -> "1000356"  [label="AST: "];
"1000357" -> "1000345"  [label="CFG: "];
"1000358" -> "1000357"  [label="CFG: "];
"1000366" -> "1000364"  [label="AST: "];
"1000366" -> "1000365"  [label="CFG: "];
"1000364" -> "1000366"  [label="CFG: "];
"1000367" -> "1000363"  [label="AST: "];
"1000367" -> "1000364"  [label="CFG: "];
"1000363" -> "1000367"  [label="CFG: "];
"1000360" -> "1000359"  [label="AST: "];
"1000361" -> "1000360"  [label="AST: "];
"1000370" -> "1000360"  [label="AST: "];
"1000375" -> "1000360"  [label="AST: "];
"1000368" -> "1000362"  [label="AST: "];
"1000368" -> "1000363"  [label="CFG: "];
"1000362" -> "1000368"  [label="CFG: "];
"1000361" -> "1000360"  [label="AST: "];
"1000361" -> "1000369"  [label="CFG: "];
"1000362" -> "1000361"  [label="AST: "];
"1000369" -> "1000361"  [label="AST: "];
"1000372" -> "1000361"  [label="CFG: "];
"1000376" -> "1000361"  [label="CFG: "];
"1000361" -> "1001380"  [label="DDG: IORESOURCE_ROM_SHADOW"];
"1000361" -> "1001380"  [label="DDG: pdev->resource[PCI_ROM_RESOURCE].flags &\n\t\t\t\t\t\t\tIORESOURCE_ROM_SHADOW"];
"1000361" -> "1001380"  [label="DDG: pdev->resource[PCI_ROM_RESOURCE].flags"];
"1000362" -> "1000361"  [label="AST: "];
"1000362" -> "1000368"  [label="CFG: "];
"1000363" -> "1000362"  [label="AST: "];
"1000368" -> "1000362"  [label="AST: "];
"1000369" -> "1000362"  [label="CFG: "];
"1000363" -> "1000362"  [label="AST: "];
"1000363" -> "1000367"  [label="CFG: "];
"1000364" -> "1000363"  [label="AST: "];
"1000367" -> "1000363"  [label="AST: "];
"1000368" -> "1000363"  [label="CFG: "];
"1000364" -> "1000363"  [label="AST: "];
"1000364" -> "1000366"  [label="CFG: "];
"1000365" -> "1000364"  [label="AST: "];
"1000366" -> "1000364"  [label="AST: "];
"1000367" -> "1000364"  [label="CFG: "];
"1000365" -> "1000364"  [label="AST: "];
"1000365" -> "1000355"  [label="CFG: "];
"1000366" -> "1000365"  [label="CFG: "];
"1000369" -> "1000361"  [label="AST: "];
"1000369" -> "1000362"  [label="CFG: "];
"1000361" -> "1000369"  [label="CFG: "];
"1000373" -> "1000371"  [label="AST: "];
"1000373" -> "1000372"  [label="CFG: "];
"1000371" -> "1000373"  [label="CFG: "];
"1000374" -> "1000370"  [label="AST: "];
"1000374" -> "1000371"  [label="CFG: "];
"1000370" -> "1000374"  [label="CFG: "];
"1000370" -> "1000360"  [label="AST: "];
"1000370" -> "1000374"  [label="CFG: "];
"1000371" -> "1000370"  [label="AST: "];
"1000374" -> "1000370"  [label="AST: "];
"1000378" -> "1000370"  [label="CFG: "];
"1000370" -> "1001380"  [label="DDG: info.size"];
"1000371" -> "1000370"  [label="AST: "];
"1000371" -> "1000373"  [label="CFG: "];
"1000372" -> "1000371"  [label="AST: "];
"1000373" -> "1000371"  [label="AST: "];
"1000374" -> "1000371"  [label="CFG: "];
"1000372" -> "1000371"  [label="AST: "];
"1000372" -> "1000361"  [label="CFG: "];
"1000373" -> "1000372"  [label="CFG: "];
"1000375" -> "1000360"  [label="AST: "];
"1000376" -> "1000375"  [label="AST: "];
"1000376" -> "1000375"  [label="AST: "];
"1000376" -> "1000361"  [label="CFG: "];
"1000512" -> "1000376"  [label="CFG: "];
"1000380" -> "1000379"  [label="AST: "];
"1000380" -> "1000378"  [label="CFG: "];
"1000382" -> "1000380"  [label="CFG: "];
"1000381" -> "1000379"  [label="AST: "];
"1000381" -> "1000382"  [label="CFG: "];
"1000382" -> "1000381"  [label="AST: "];
"1000379" -> "1000381"  [label="CFG: "];
"1000382" -> "1000381"  [label="AST: "];
"1000382" -> "1000380"  [label="CFG: "];
"1000381" -> "1000382"  [label="CFG: "];
"1000377" -> "1000329"  [label="AST: "];
"1000377" -> "1000379"  [label="CFG: "];
"1000378" -> "1000377"  [label="AST: "];
"1000379" -> "1000377"  [label="AST: "];
"1000386" -> "1000377"  [label="CFG: "];
"1000377" -> "1001380"  [label="DDG: pci_map_rom(pdev, &size)"];
"1000379" -> "1000377"  [label="DDG: pdev"];
"1000379" -> "1000377"  [label="DDG: &size"];
"1000377" -> "1000385"  [label="DDG: io"];
"1000378" -> "1000377"  [label="AST: "];
"1000378" -> "1000370"  [label="CFG: "];
"1000378" -> "1000355"  [label="CFG: "];
"1000380" -> "1000378"  [label="CFG: "];
"1000379" -> "1000377"  [label="AST: "];
"1000379" -> "1000381"  [label="CFG: "];
"1000380" -> "1000379"  [label="AST: "];
"1000381" -> "1000379"  [label="AST: "];
"1000377" -> "1000379"  [label="CFG: "];
"1000379" -> "1001380"  [label="DDG: pdev"];
"1000379" -> "1001380"  [label="DDG: &size"];
"1000379" -> "1000377"  [label="DDG: pdev"];
"1000379" -> "1000377"  [label="DDG: &size"];
"1000349" -> "1000379"  [label="DDG: pdev"];
"1000379" -> "1000396"  [label="DDG: pdev"];
"1000387" -> "1000384"  [label="AST: "];
"1000387" -> "1000388"  [label="CFG: "];
"1000388" -> "1000387"  [label="AST: "];
"1000384" -> "1000387"  [label="CFG: "];
"1000387" -> "1001380"  [label="DDG: size"];
"1000387" -> "1000384"  [label="DDG: size"];
"1000388" -> "1000387"  [label="AST: "];
"1000388" -> "1000385"  [label="CFG: "];
"1000387" -> "1000388"  [label="CFG: "];
"1000389" -> "1000383"  [label="AST: "];
"1000390" -> "1000389"  [label="AST: "];
"1000395" -> "1000389"  [label="AST: "];
"1000383" -> "1000329"  [label="AST: "];
"1000384" -> "1000383"  [label="AST: "];
"1000389" -> "1000383"  [label="AST: "];
"1000384" -> "1000383"  [label="AST: "];
"1000384" -> "1000385"  [label="CFG: "];
"1000384" -> "1000387"  [label="CFG: "];
"1000385" -> "1000384"  [label="AST: "];
"1000387" -> "1000384"  [label="AST: "];
"1000392" -> "1000384"  [label="CFG: "];
"1000397" -> "1000384"  [label="CFG: "];
"1000384" -> "1001380"  [label="DDG: !io || !size"];
"1000384" -> "1001380"  [label="DDG: !size"];
"1000384" -> "1001380"  [label="DDG: !io"];
"1000385" -> "1000384"  [label="DDG: io"];
"1000387" -> "1000384"  [label="DDG: size"];
"1000385" -> "1000384"  [label="AST: "];
"1000385" -> "1000386"  [label="CFG: "];
"1000386" -> "1000385"  [label="AST: "];
"1000388" -> "1000385"  [label="CFG: "];
"1000384" -> "1000385"  [label="CFG: "];
"1000385" -> "1001380"  [label="DDG: io"];
"1000385" -> "1000384"  [label="DDG: io"];
"1000377" -> "1000385"  [label="DDG: io"];
"1000385" -> "1000396"  [label="DDG: io"];
"1000386" -> "1000385"  [label="AST: "];
"1000386" -> "1000377"  [label="CFG: "];
"1000385" -> "1000386"  [label="CFG: "];
"1000394" -> "1000390"  [label="AST: "];
"1000394" -> "1000391"  [label="CFG: "];
"1000390" -> "1000394"  [label="CFG: "];
"1000390" -> "1000389"  [label="AST: "];
"1000390" -> "1000394"  [label="CFG: "];
"1000391" -> "1000390"  [label="AST: "];
"1000394" -> "1000390"  [label="AST: "];
"1000395" -> "1000390"  [label="CFG: "];
"1000390" -> "1001380"  [label="DDG: info.size"];
"1000391" -> "1000390"  [label="AST: "];
"1000391" -> "1000393"  [label="CFG: "];
"1000392" -> "1000391"  [label="AST: "];
"1000393" -> "1000391"  [label="AST: "];
"1000394" -> "1000391"  [label="CFG: "];
"1000392" -> "1000391"  [label="AST: "];
"1000392" -> "1000384"  [label="CFG: "];
"1000393" -> "1000392"  [label="CFG: "];
"1000393" -> "1000391"  [label="AST: "];
"1000393" -> "1000392"  [label="CFG: "];
"1000391" -> "1000393"  [label="CFG: "];
"1000395" -> "1000389"  [label="AST: "];
"1000395" -> "1000390"  [label="CFG: "];
"1000512" -> "1000395"  [label="CFG: "];
"1000397" -> "1000396"  [label="AST: "];
"1000397" -> "1000384"  [label="CFG: "];
"1000398" -> "1000397"  [label="CFG: "];
"1000398" -> "1000396"  [label="AST: "];
"1000398" -> "1000397"  [label="CFG: "];
"1000396" -> "1000398"  [label="CFG: "];
"1000396" -> "1000329"  [label="AST: "];
"1000396" -> "1000398"  [label="CFG: "];
"1000397" -> "1000396"  [label="AST: "];
"1000398" -> "1000396"  [label="AST: "];
"1000401" -> "1000396"  [label="CFG: "];
"1000396" -> "1001380"  [label="DDG: pci_unmap_rom(pdev, io)"];
"1000396" -> "1001380"  [label="DDG: pdev"];
"1000396" -> "1001380"  [label="DDG: io"];
"1000379" -> "1000396"  [label="DDG: pdev"];
"1000385" -> "1000396"  [label="DDG: io"];
"1000403" -> "1000399"  [label="AST: "];
"1000403" -> "1000400"  [label="CFG: "];
"1000399" -> "1000403"  [label="CFG: "];
"1000399" -> "1000329"  [label="AST: "];
"1000399" -> "1000403"  [label="CFG: "];
"1000400" -> "1000399"  [label="AST: "];
"1000403" -> "1000399"  [label="AST: "];
"1000404" -> "1000399"  [label="CFG: "];
"1000399" -> "1001380"  [label="DDG: VFIO_REGION_INFO_FLAG_READ"];
"1000399" -> "1001380"  [label="DDG: info.flags"];
"1000399" -> "1000515"  [label="DDG: info.flags"];
"1000400" -> "1000399"  [label="AST: "];
"1000400" -> "1000402"  [label="CFG: "];
"1000401" -> "1000400"  [label="AST: "];
"1000402" -> "1000400"  [label="AST: "];
"1000403" -> "1000400"  [label="CFG: "];
"1000401" -> "1000400"  [label="AST: "];
"1000401" -> "1000396"  [label="CFG: "];
"1000402" -> "1000401"  [label="CFG: "];
"1000402" -> "1000400"  [label="AST: "];
"1000402" -> "1000401"  [label="CFG: "];
"1000400" -> "1000402"  [label="CFG: "];
"1000404" -> "1000329"  [label="AST: "];
"1000404" -> "1000399"  [label="CFG: "];
"1000512" -> "1000404"  [label="CFG: "];
}
