

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config13_s'
================================================================
* Date:           Mon Jul 17 13:30:42 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.236 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       16|       16|  53.280 ns|  53.280 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   5|      -|      -|    -|
|Expression       |        -|   -|      0|    384|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        5|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|   1059|    320|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        5|   5|   1059|    704|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        5|   7|      3|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+------------------------+-----------+
    |           Instance           |         Module         | Expression|
    +------------------------------+------------------------+-----------+
    |mul_mul_18s_18s_28_4_1_U1061  |mul_mul_18s_18s_28_4_1  |    i0 * i1|
    |mul_mul_18s_18s_28_4_1_U1062  |mul_mul_18s_18s_28_4_1  |    i0 * i1|
    |mul_mul_18s_18s_28_4_1_U1063  |mul_mul_18s_18s_28_4_1  |    i0 * i1|
    |mul_mul_18s_18s_28_4_1_U1064  |mul_mul_18s_18s_28_4_1  |    i0 * i1|
    |mul_mul_18s_18s_28_4_1_U1065  |mul_mul_18s_18s_28_4_1  |    i0 * i1|
    +------------------------------+------------------------+-----------+

    * Memory: 
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                    Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table_U     |softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config13_s_exp_table     |        4|  0|   0|    0|  1024|   18|     1|        18432|
    |invert_table_U  |softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config13_s_invert_table  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                             |        5|  0|   0|    0|  2048|   36|     2|        36864|
    +----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln712_1_fu_592_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln712_2_fu_596_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln712_fu_601_p2       |         +|   0|  0|  18|          18|          18|
    |exp_sum_V_fu_605_p2       |         +|   0|  0|  18|          18|          18|
    |ret_V_1_fu_273_p2         |         -|   0|  0|  17|          17|          17|
    |ret_V_2_fu_316_p2         |         -|   0|  0|  17|          17|          17|
    |ret_V_3_fu_359_p2         |         -|   0|  0|  17|          17|          17|
    |ret_V_4_fu_402_p2         |         -|   0|  0|  17|          17|          17|
    |ret_V_fu_230_p2           |         -|   0|  0|  17|          17|          17|
    |overflow_1_fu_301_p2      |       and|   0|  0|   1|           1|           1|
    |overflow_2_fu_344_p2      |       and|   0|  0|   1|           1|           1|
    |overflow_3_fu_387_p2      |       and|   0|  0|   1|           1|           1|
    |overflow_4_fu_430_p2      |       and|   0|  0|   1|           1|           1|
    |overflow_fu_258_p2        |       and|   0|  0|   1|           1|           1|
    |icmp_ln1549_1_fu_166_p2   |      icmp|   0|  0|   7|          16|          16|
    |icmp_ln1549_2_fu_194_p2   |      icmp|   0|  0|   7|          16|          16|
    |icmp_ln1549_3_fu_209_p2   |      icmp|   0|  0|   7|          16|          16|
    |icmp_ln1549_fu_160_p2     |      icmp|   0|  0|   7|          16|          16|
    |select_ln384_1_fu_468_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_2_fu_494_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_3_fu_520_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_4_fu_546_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_fu_442_p3    |    select|   0|  0|  11|           1|           9|
    |select_ln65_1_fu_188_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln65_2_fu_203_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln65_fu_177_p3     |    select|   0|  0|  16|           1|          16|
    |x_max_V_fu_218_p3         |    select|   0|  0|  16|           1|          16|
    |y_1_fu_486_p3             |    select|   0|  0|  10|           1|          10|
    |y_2_fu_512_p3             |    select|   0|  0|  10|           1|          10|
    |y_3_fu_538_p3             |    select|   0|  0|  10|           1|          10|
    |y_4_fu_564_p3             |    select|   0|  0|  10|           1|          10|
    |y_fu_460_p3               |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln1549_1_fu_183_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1549_2_fu_198_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1549_3_fu_213_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1549_fu_172_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln340_1_fu_307_p2     |       xor|   0|  0|   1|           1|           1|
    |xor_ln340_2_fu_350_p2     |       xor|   0|  0|   1|           1|           1|
    |xor_ln340_3_fu_393_p2     |       xor|   0|  0|   1|           1|           1|
    |xor_ln340_4_fu_436_p2     |       xor|   0|  0|   1|           1|           1|
    |xor_ln340_fu_264_p2       |       xor|   0|  0|   1|           1|           1|
    |xor_ln794_1_fu_295_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_2_fu_338_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_3_fu_381_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_4_fu_424_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_fu_252_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 384|         255|         410|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln712_2_reg_906                  |  18|   0|   18|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |icmp_ln1549_1_reg_788                |   1|   0|    1|          0|
    |icmp_ln1549_2_reg_805                |   1|   0|    1|          0|
    |icmp_ln1549_3_reg_816                |   1|   0|    1|          0|
    |icmp_ln1549_reg_783                  |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_921                |  18|   0|   18|          0|
    |p_read_1_reg_752                     |  16|   0|   16|          0|
    |p_read_2_reg_759                     |  16|   0|   16|          0|
    |p_read_3_reg_765                     |  16|   0|   16|          0|
    |p_read_4_reg_771                     |  16|   0|   16|          0|
    |p_read_5_reg_777                     |  16|   0|   16|          0|
    |r_V_1_reg_900                        |  18|   0|   18|          0|
    |r_V_2_reg_876                        |  18|   0|   18|          0|
    |r_V_3_reg_882                        |  18|   0|   18|          0|
    |r_V_4_reg_888                        |  18|   0|   18|          0|
    |r_V_reg_894                          |  18|   0|   18|          0|
    |select_ln65_1_reg_799                |  16|   0|   16|          0|
    |select_ln65_1_reg_799_pp0_iter2_reg  |  16|   0|   16|          0|
    |select_ln65_2_reg_810                |  16|   0|   16|          0|
    |select_ln65_2_reg_810_pp0_iter4_reg  |  16|   0|   16|          0|
    |select_ln65_reg_793                  |  16|   0|   16|          0|
    |select_ln65_reg_793_pp0_iter2_reg    |  16|   0|   16|          0|
    |x_max_V_reg_821                      |  16|   0|   16|          0|
    |y_1_reg_831                          |  10|   0|   10|          0|
    |y_1_reg_831_pp0_iter7_reg            |  10|   0|   10|          0|
    |y_2_reg_836                          |  10|   0|   10|          0|
    |y_3_reg_841                          |  10|   0|   10|          0|
    |y_4_reg_846                          |  10|   0|   10|          0|
    |y_5_reg_911                          |  10|   0|   10|          0|
    |y_reg_826                            |  10|   0|   10|          0|
    |y_reg_826_pp0_iter7_reg              |  10|   0|   10|          0|
    |p_read_1_reg_752                     |  64|  32|   16|          0|
    |p_read_2_reg_759                     |  64|  32|   16|          0|
    |p_read_3_reg_765                     |  64|  32|   16|          0|
    |p_read_4_reg_771                     |  64|  32|   16|          0|
    |p_read_5_reg_777                     |  64|  32|   16|          0|
    |r_V_1_reg_900                        |  64|  32|   18|          0|
    |r_V_2_reg_876                        |  64|  32|   18|          0|
    |r_V_3_reg_882                        |  64|  32|   18|          0|
    |r_V_4_reg_888                        |  64|  32|   18|          0|
    |r_V_reg_894                          |  64|  32|   18|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1059| 320|  589|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,4,5,3,0>,softmax_config13>|  return value|
|p_read       |   in|   16|     ap_none|                                                          p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                         p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                                                         p_read2|        scalar|
|p_read3      |   in|   16|     ap_none|                                                         p_read3|        scalar|
|p_read4      |   in|   16|     ap_none|                                                         p_read4|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------+--------------+

