# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU_Project.srcs/sources_1/new/adder_circuit.v" \
"../../../../ALU_Project.srcs/sources_1/new/alu_circuit.v" \
"../../../../ALU_Project.srcs/sources_1/new/and_circuit.v" \
"../../../../ALU_Project.srcs/sources_1/new/multiplier_circuit.v" \
"../../../../ALU_Project.srcs/sources_1/new/or_circuit.v" \
"../../../../ALU_Project.srcs/sources_1/new/shift_left.v" \
"../../../../ALU_Project.srcs/sources_1/new/shift_right.v" \
"../../../../ALU_Project.srcs/sources_1/new/subtractor_circuit.v" \
"../../../../ALU_Project.srcs/sources_1/new/two_complement.v" \
"../../../../ALU_Project.srcs/sim_1/new/alu_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
