```verilog
module top_module (
    input wire [31:0] in,
    output wire [31:0] out
);

    // Byte-reversal logic: reverse the order of the bytes from input to output
    assign out[31:24] = in[7:0];
    assign out[23:16] = in[15:8];
    assign out[15:8] = in[23:16];
    assign out[7:0] = in[31:24];

endmodule
```