

================================================================
== Vivado HLS Report for 'load_data51'
================================================================
* Date:           Mon Feb  9 22:44:57 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ADSD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  107|  107|  107|  107|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- load_image_loop  |   99|   99|         3|          1|          1|    98|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     36|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    119|
|Register         |        -|      -|      99|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      99|    155|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_410_p2                |     +    |      0|  0|  15|           7|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_472           |    and   |      0|  0|   2|           1|           1|
    |exitcond1_i_i_fu_404_p2    |   icmp   |      0|  0|  11|           7|           6|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  36|          20|          13|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  47|         10|    1|         10|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_x_V_ARREADY  |   9|          2|    1|          2|
    |i_i_i_reg_372                     |   9|          2|    7|         14|
    |x_V_blk_n_AR                      |   9|          2|    1|          2|
    |x_V_blk_n_R                       |   9|          2|    1|          2|
    |x_norm_in_V_out_blk_n             |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 119|         26|   15|         38|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  9|   0|    9|          0|
    |ap_done_reg                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |  1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_x_V_ARREADY      |  1|   0|    1|          0|
    |i_i_i_reg_372                         |  7|   0|    7|          0|
    |p_Result_1_i_i_reg_553                |  8|   0|    8|          0|
    |p_Result_2_i_i_reg_559                |  8|   0|    8|          0|
    |p_Result_3_i_i_reg_565                |  8|   0|    8|          0|
    |p_Result_4_i_i_reg_571                |  8|   0|    8|          0|
    |p_Result_5_i_i_reg_577                |  8|   0|    8|          0|
    |p_Result_6_i_i_reg_583                |  8|   0|    8|          0|
    |p_Result_7_i_i_reg_589                |  8|   0|    8|          0|
    |tmp_1_reg_547                         |  8|   0|    8|          0|
    |tmp_3_cast_i_i_reg_542                |  6|   0|    6|          0|
    |tmp_3_cast_i_i_reg_542_pp0_iter1_reg  |  6|   0|    6|          0|
    |tmp_reg_538                           |  1|   0|    1|          0|
    |tmp_reg_538_pp0_iter1_reg             |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 | 99|   0|   99|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   load_data51   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   load_data51   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   load_data51   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   load_data51   | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |   load_data51   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   load_data51   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   load_data51   | return value |
|m_axi_x_V_AWVALID       | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWREADY       |  in |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWADDR        | out |   32|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWID          | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWLEN         | out |   32|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWSIZE        | out |    3|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWBURST       | out |    2|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWLOCK        | out |    2|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWCACHE       | out |    4|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWPROT        | out |    3|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWQOS         | out |    4|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWREGION      | out |    4|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_AWUSER        | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_WVALID        | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_WREADY        |  in |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_WDATA         | out |   64|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_WSTRB         | out |    8|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_WLAST         | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_WID           | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_WUSER         | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARVALID       | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARREADY       |  in |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARADDR        | out |   32|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARID          | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARLEN         | out |   32|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARSIZE        | out |    3|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARBURST       | out |    2|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARLOCK        | out |    2|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARCACHE       | out |    4|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARPROT        | out |    3|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARQOS         | out |    4|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARREGION      | out |    4|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_ARUSER        | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_RVALID        |  in |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_RREADY        | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_RDATA         |  in |   64|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_RLAST         |  in |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_RID           |  in |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_RUSER         |  in |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_RRESP         |  in |    2|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_BVALID        |  in |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_BREADY        | out |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_BRESP         |  in |    2|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_BID           |  in |    1|    m_axi   |       x_V       |    pointer   |
|m_axi_x_V_BUSER         |  in |    1|    m_axi   |       x_V       |    pointer   |
|x_V_offset              |  in |   32|   ap_none  |    x_V_offset   |    scalar    |
|x_local_0_V_address0    | out |    6|  ap_memory |   x_local_0_V   |     array    |
|x_local_0_V_ce0         | out |    1|  ap_memory |   x_local_0_V   |     array    |
|x_local_0_V_we0         | out |    1|  ap_memory |   x_local_0_V   |     array    |
|x_local_0_V_d0          | out |    8|  ap_memory |   x_local_0_V   |     array    |
|x_local_1_V_address0    | out |    6|  ap_memory |   x_local_1_V   |     array    |
|x_local_1_V_ce0         | out |    1|  ap_memory |   x_local_1_V   |     array    |
|x_local_1_V_we0         | out |    1|  ap_memory |   x_local_1_V   |     array    |
|x_local_1_V_d0          | out |    8|  ap_memory |   x_local_1_V   |     array    |
|x_local_2_V_address0    | out |    6|  ap_memory |   x_local_2_V   |     array    |
|x_local_2_V_ce0         | out |    1|  ap_memory |   x_local_2_V   |     array    |
|x_local_2_V_we0         | out |    1|  ap_memory |   x_local_2_V   |     array    |
|x_local_2_V_d0          | out |    8|  ap_memory |   x_local_2_V   |     array    |
|x_local_3_V_address0    | out |    6|  ap_memory |   x_local_3_V   |     array    |
|x_local_3_V_ce0         | out |    1|  ap_memory |   x_local_3_V   |     array    |
|x_local_3_V_we0         | out |    1|  ap_memory |   x_local_3_V   |     array    |
|x_local_3_V_d0          | out |    8|  ap_memory |   x_local_3_V   |     array    |
|x_local_4_V_address0    | out |    6|  ap_memory |   x_local_4_V   |     array    |
|x_local_4_V_ce0         | out |    1|  ap_memory |   x_local_4_V   |     array    |
|x_local_4_V_we0         | out |    1|  ap_memory |   x_local_4_V   |     array    |
|x_local_4_V_d0          | out |    8|  ap_memory |   x_local_4_V   |     array    |
|x_local_5_V_address0    | out |    6|  ap_memory |   x_local_5_V   |     array    |
|x_local_5_V_ce0         | out |    1|  ap_memory |   x_local_5_V   |     array    |
|x_local_5_V_we0         | out |    1|  ap_memory |   x_local_5_V   |     array    |
|x_local_5_V_d0          | out |    8|  ap_memory |   x_local_5_V   |     array    |
|x_local_6_V_address0    | out |    6|  ap_memory |   x_local_6_V   |     array    |
|x_local_6_V_ce0         | out |    1|  ap_memory |   x_local_6_V   |     array    |
|x_local_6_V_we0         | out |    1|  ap_memory |   x_local_6_V   |     array    |
|x_local_6_V_d0          | out |    8|  ap_memory |   x_local_6_V   |     array    |
|x_local_7_V_address0    | out |    6|  ap_memory |   x_local_7_V   |     array    |
|x_local_7_V_ce0         | out |    1|  ap_memory |   x_local_7_V   |     array    |
|x_local_7_V_we0         | out |    1|  ap_memory |   x_local_7_V   |     array    |
|x_local_7_V_d0          | out |    8|  ap_memory |   x_local_7_V   |     array    |
|x_local_8_V_address0    | out |    6|  ap_memory |   x_local_8_V   |     array    |
|x_local_8_V_ce0         | out |    1|  ap_memory |   x_local_8_V   |     array    |
|x_local_8_V_we0         | out |    1|  ap_memory |   x_local_8_V   |     array    |
|x_local_8_V_d0          | out |    8|  ap_memory |   x_local_8_V   |     array    |
|x_local_9_V_address0    | out |    6|  ap_memory |   x_local_9_V   |     array    |
|x_local_9_V_ce0         | out |    1|  ap_memory |   x_local_9_V   |     array    |
|x_local_9_V_we0         | out |    1|  ap_memory |   x_local_9_V   |     array    |
|x_local_9_V_d0          | out |    8|  ap_memory |   x_local_9_V   |     array    |
|x_local_10_V_address0   | out |    6|  ap_memory |   x_local_10_V  |     array    |
|x_local_10_V_ce0        | out |    1|  ap_memory |   x_local_10_V  |     array    |
|x_local_10_V_we0        | out |    1|  ap_memory |   x_local_10_V  |     array    |
|x_local_10_V_d0         | out |    8|  ap_memory |   x_local_10_V  |     array    |
|x_local_11_V_address0   | out |    6|  ap_memory |   x_local_11_V  |     array    |
|x_local_11_V_ce0        | out |    1|  ap_memory |   x_local_11_V  |     array    |
|x_local_11_V_we0        | out |    1|  ap_memory |   x_local_11_V  |     array    |
|x_local_11_V_d0         | out |    8|  ap_memory |   x_local_11_V  |     array    |
|x_local_12_V_address0   | out |    6|  ap_memory |   x_local_12_V  |     array    |
|x_local_12_V_ce0        | out |    1|  ap_memory |   x_local_12_V  |     array    |
|x_local_12_V_we0        | out |    1|  ap_memory |   x_local_12_V  |     array    |
|x_local_12_V_d0         | out |    8|  ap_memory |   x_local_12_V  |     array    |
|x_local_13_V_address0   | out |    6|  ap_memory |   x_local_13_V  |     array    |
|x_local_13_V_ce0        | out |    1|  ap_memory |   x_local_13_V  |     array    |
|x_local_13_V_we0        | out |    1|  ap_memory |   x_local_13_V  |     array    |
|x_local_13_V_d0         | out |    8|  ap_memory |   x_local_13_V  |     array    |
|x_local_14_V_address0   | out |    6|  ap_memory |   x_local_14_V  |     array    |
|x_local_14_V_ce0        | out |    1|  ap_memory |   x_local_14_V  |     array    |
|x_local_14_V_we0        | out |    1|  ap_memory |   x_local_14_V  |     array    |
|x_local_14_V_d0         | out |    8|  ap_memory |   x_local_14_V  |     array    |
|x_local_15_V_address0   | out |    6|  ap_memory |   x_local_15_V  |     array    |
|x_local_15_V_ce0        | out |    1|  ap_memory |   x_local_15_V  |     array    |
|x_local_15_V_we0        | out |    1|  ap_memory |   x_local_15_V  |     array    |
|x_local_15_V_d0         | out |    8|  ap_memory |   x_local_15_V  |     array    |
|x_norm_in_V             |  in |   24|   ap_none  |   x_norm_in_V   |    scalar    |
|x_norm_in_V_out_din     | out |   24|   ap_fifo  | x_norm_in_V_out |    pointer   |
|x_norm_in_V_out_full_n  |  in |    1|   ap_fifo  | x_norm_in_V_out |    pointer   |
|x_norm_in_V_out_write   | out |    1|   ap_fifo  | x_norm_in_V_out |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

