#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x578b8e977690 .scope module, "test_counter" "test_counter" 2 3;
 .timescale -9 -12;
v0x578b8e9aa820_0 .var "clk", 0 0;
v0x578b8e9aa8e0_0 .net "count", 3 0, L_0x578b8e9ab6a0;  1 drivers
v0x578b8e9aa9a0_0 .var "enable", 0 0;
v0x578b8e9aaaa0_0 .var "reset", 0 0;
S_0x578b8e98c050 .scope module, "dut" "top_module" 2 9, 3 1 0, S_0x578b8e977690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
L_0x578b8e9aab40 .functor BUFZ 1, v0x578b8e9aa9a0_0, C4<0>, C4<0>, C4<0>;
L_0x578b8e9aac50 .functor AND 1, v0x578b8e9aa9a0_0, L_0x578b8e9aabb0, C4<1>, C4<1>;
L_0x578b8e9aae00 .functor AND 1, v0x578b8e9aa9a0_0, L_0x578b8e9aad60, C4<1>, C4<1>;
L_0x578b8e9aafa0 .functor AND 1, L_0x578b8e9aae00, L_0x578b8e9aae70, C4<1>, C4<1>;
L_0x578b8e9ab1b0 .functor AND 1, v0x578b8e9aa9a0_0, L_0x578b8e9ab0e0, C4<1>, C4<1>;
L_0x578b8e9ab310 .functor AND 1, L_0x578b8e9ab1b0, L_0x578b8e9ab270, C4<1>, C4<1>;
L_0x578b8e9ab540 .functor AND 1, L_0x578b8e9ab310, L_0x578b8e9ab460, C4<1>, C4<1>;
v0x578b8e9a9940_0 .net *"_ivl_11", 0 0, L_0x578b8e9aae70;  1 drivers
v0x578b8e9a9a40_0 .net *"_ivl_15", 0 0, L_0x578b8e9ab0e0;  1 drivers
v0x578b8e9a9b20_0 .net *"_ivl_16", 0 0, L_0x578b8e9ab1b0;  1 drivers
v0x578b8e9a9be0_0 .net *"_ivl_19", 0 0, L_0x578b8e9ab270;  1 drivers
v0x578b8e9a9cc0_0 .net *"_ivl_20", 0 0, L_0x578b8e9ab310;  1 drivers
v0x578b8e9a9df0_0 .net *"_ivl_23", 0 0, L_0x578b8e9ab460;  1 drivers
v0x578b8e9a9ed0_0 .net *"_ivl_3", 0 0, L_0x578b8e9aabb0;  1 drivers
v0x578b8e9a9fb0_0 .net *"_ivl_7", 0 0, L_0x578b8e9aad60;  1 drivers
v0x578b8e9aa090_0 .net *"_ivl_8", 0 0, L_0x578b8e9aae00;  1 drivers
v0x578b8e9aa170_0 .net "clk", 0 0, v0x578b8e9aa820_0;  1 drivers
v0x578b8e9aa210_0 .net "count", 3 0, L_0x578b8e9ab6a0;  alias, 1 drivers
v0x578b8e9aa2f0_0 .net "enable", 0 0, v0x578b8e9aa9a0_0;  1 drivers
v0x578b8e9aa3b0_0 .net "reset", 0 0, v0x578b8e9aaaa0_0;  1 drivers
v0x578b8e9aa4e0_0 .net "t0", 0 0, L_0x578b8e9aab40;  1 drivers
v0x578b8e9aa580_0 .net "t1", 0 0, L_0x578b8e9aac50;  1 drivers
v0x578b8e9aa650_0 .net "t2", 0 0, L_0x578b8e9aafa0;  1 drivers
v0x578b8e9aa720_0 .net "t3", 0 0, L_0x578b8e9ab540;  1 drivers
L_0x578b8e9aabb0 .part L_0x578b8e9ab6a0, 0, 1;
L_0x578b8e9aad60 .part L_0x578b8e9ab6a0, 0, 1;
L_0x578b8e9aae70 .part L_0x578b8e9ab6a0, 1, 1;
L_0x578b8e9ab0e0 .part L_0x578b8e9ab6a0, 0, 1;
L_0x578b8e9ab270 .part L_0x578b8e9ab6a0, 1, 1;
L_0x578b8e9ab460 .part L_0x578b8e9ab6a0, 2, 1;
L_0x578b8e9ab6a0 .concat8 [ 1 1 1 1], v0x578b8e97ce30_0, v0x578b8e97d2d0_0, v0x578b8e9a8f90_0, v0x578b8e9a95d0_0;
S_0x578b8e98c230 .scope module, "ff0" "Tflipflop" 3 10, 3 17 0, S_0x578b8e98c050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x578b8e97ce30_0 .var "Q", 0 0;
v0x578b8e97beb0_0 .net "T", 0 0, L_0x578b8e9aab40;  alias, 1 drivers
v0x578b8e97bf80_0 .net "clk", 0 0, v0x578b8e9aa820_0;  alias, 1 drivers
v0x578b8e97e180_0 .net "reset", 0 0, v0x578b8e9aaaa0_0;  alias, 1 drivers
E_0x578b8e98aa90 .event posedge, v0x578b8e97e180_0, v0x578b8e97bf80_0;
S_0x578b8e9a89e0 .scope module, "ff1" "Tflipflop" 3 11, 3 17 0, S_0x578b8e98c050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x578b8e97d2d0_0 .var "Q", 0 0;
v0x578b8e97c420_0 .net "T", 0 0, L_0x578b8e9aac50;  alias, 1 drivers
v0x578b8e97b570_0 .net "clk", 0 0, v0x578b8e9aa820_0;  alias, 1 drivers
v0x578b8e9a8c20_0 .net "reset", 0 0, v0x578b8e9aaaa0_0;  alias, 1 drivers
S_0x578b8e9a8d10 .scope module, "ff2" "Tflipflop" 3 12, 3 17 0, S_0x578b8e98c050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x578b8e9a8f90_0 .var "Q", 0 0;
v0x578b8e9a9050_0 .net "T", 0 0, L_0x578b8e9aafa0;  alias, 1 drivers
v0x578b8e9a9110_0 .net "clk", 0 0, v0x578b8e9aa820_0;  alias, 1 drivers
v0x578b8e9a9230_0 .net "reset", 0 0, v0x578b8e9aaaa0_0;  alias, 1 drivers
S_0x578b8e9a9380 .scope module, "ff3" "Tflipflop" 3 13, 3 17 0, S_0x578b8e98c050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x578b8e9a95d0_0 .var "Q", 0 0;
v0x578b8e9a96b0_0 .net "T", 0 0, L_0x578b8e9ab540;  alias, 1 drivers
v0x578b8e9a9770_0 .net "clk", 0 0, v0x578b8e9aa820_0;  alias, 1 drivers
v0x578b8e9a9810_0 .net "reset", 0 0, v0x578b8e9aaaa0_0;  alias, 1 drivers
    .scope S_0x578b8e98c230;
T_0 ;
    %wait E_0x578b8e98aa90;
    %load/vec4 v0x578b8e97e180_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578b8e97ce30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x578b8e97beb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x578b8e97ce30_0;
    %inv;
    %assign/vec4 v0x578b8e97ce30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x578b8e9a89e0;
T_1 ;
    %wait E_0x578b8e98aa90;
    %load/vec4 v0x578b8e9a8c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578b8e97d2d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x578b8e97c420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x578b8e97d2d0_0;
    %inv;
    %assign/vec4 v0x578b8e97d2d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x578b8e9a8d10;
T_2 ;
    %wait E_0x578b8e98aa90;
    %load/vec4 v0x578b8e9a9230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578b8e9a8f90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x578b8e9a9050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x578b8e9a8f90_0;
    %inv;
    %assign/vec4 v0x578b8e9a8f90_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x578b8e9a9380;
T_3 ;
    %wait E_0x578b8e98aa90;
    %load/vec4 v0x578b8e9a9810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x578b8e9a95d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x578b8e9a96b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x578b8e9a95d0_0;
    %inv;
    %assign/vec4 v0x578b8e9a95d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x578b8e977690;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x578b8e9aa820_0;
    %inv;
    %store/vec4 v0x578b8e9aa820_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x578b8e977690;
T_5 ;
    %vpi_call 2 21 "$dumpfile", "test_logic_working.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x578b8e977690 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578b8e9aa820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578b8e9aaaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578b8e9aa9a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578b8e9aaaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x578b8e9aa9a0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "Time: %0t ns | Count: %b", $time, v0x578b8e9aa8e0_0 {0 0 0};
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x578b8e9aa9a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_logic_working.v";
    "top_module.v";
