Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Jun 01 16:47:08 2016
| Host         : XHDCBALAKR30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dct_timing_summary_routed.rpt -rpx dct_timing_summary_routed.rpx
| Design       : dct
| Device       : 7k70t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.138        0.000                      0                  512        0.089        0.000                      0                  512        4.600        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.138        0.000                      0                  512        0.089        0.000                      0                  512        4.600        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.843ns (58.417%)  route 1.312ns (41.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 11.159 - 10.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.261     1.261    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ap_clk
    RAMB18_X0Y35         RAMB18E1                                     r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800     3.061 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/DOADO[15]
                         net (fo=1, routed)           0.669     3.730    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/col_inbuf_q0[15]
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.043     3.773 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/tmp1_reg_117_reg_i_1/O
                         net (fo=15, routed)          0.643     4.415    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/A[15]
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.159    11.159    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
                         clock pessimism              0.085    11.244    
                         clock uncertainty           -0.035    11.208    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -2.655     8.553    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.843ns (58.417%)  route 1.312ns (41.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 11.159 - 10.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.261     1.261    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ap_clk
    RAMB18_X0Y35         RAMB18E1                                     r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800     3.061 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/DOADO[15]
                         net (fo=1, routed)           0.669     3.730    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/col_inbuf_q0[15]
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.043     3.773 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/tmp1_reg_117_reg_i_1/O
                         net (fo=15, routed)          0.643     4.415    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/A[15]
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.159    11.159    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
                         clock pessimism              0.085    11.244    
                         clock uncertainty           -0.035    11.208    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -2.655     8.553    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.843ns (58.417%)  route 1.312ns (41.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 11.159 - 10.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.261     1.261    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ap_clk
    RAMB18_X0Y35         RAMB18E1                                     r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800     3.061 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/DOADO[15]
                         net (fo=1, routed)           0.669     3.730    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/col_inbuf_q0[15]
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.043     3.773 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/tmp1_reg_117_reg_i_1/O
                         net (fo=15, routed)          0.643     4.415    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/A[15]
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.159    11.159    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
                         clock pessimism              0.085    11.244    
                         clock uncertainty           -0.035    11.208    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -2.655     8.553    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.843ns (58.417%)  route 1.312ns (41.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 11.159 - 10.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.261     1.261    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ap_clk
    RAMB18_X0Y35         RAMB18E1                                     r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800     3.061 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/DOADO[15]
                         net (fo=1, routed)           0.669     3.730    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/col_inbuf_q0[15]
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.043     3.773 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/tmp1_reg_117_reg_i_1/O
                         net (fo=15, routed)          0.643     4.415    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/A[15]
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.159    11.159    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
                         clock pessimism              0.085    11.244    
                         clock uncertainty           -0.035    11.208    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -2.655     8.553    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 1.843ns (59.980%)  route 1.230ns (40.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 11.159 - 10.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.261     1.261    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ap_clk
    RAMB18_X0Y35         RAMB18E1                                     r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800     3.061 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/DOADO[15]
                         net (fo=1, routed)           0.669     3.730    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/col_inbuf_q0[15]
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.043     3.773 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/tmp1_reg_117_reg_i_1/O
                         net (fo=15, routed)          0.560     4.333    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/A[15]
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.159    11.159    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
                         clock pessimism              0.085    11.244    
                         clock uncertainty           -0.035    11.208    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -2.655     8.553    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.220ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 1.843ns (59.980%)  route 1.230ns (40.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 11.159 - 10.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.261     1.261    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ap_clk
    RAMB18_X0Y35         RAMB18E1                                     r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800     3.061 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/DOADO[15]
                         net (fo=1, routed)           0.669     3.730    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/col_inbuf_q0[15]
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.043     3.773 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/tmp1_reg_117_reg_i_1/O
                         net (fo=15, routed)          0.560     4.333    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/A[15]
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.159    11.159    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
                         clock pessimism              0.085    11.244    
                         clock uncertainty           -0.035    11.208    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -2.655     8.553    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  4.220    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 1.843ns (60.355%)  route 1.211ns (39.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 11.159 - 10.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.261     1.261    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ap_clk
    RAMB18_X0Y35         RAMB18E1                                     r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800     3.061 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/DOADO[15]
                         net (fo=1, routed)           0.669     3.730    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/col_inbuf_q0[15]
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.043     3.773 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/tmp1_reg_117_reg_i_1/O
                         net (fo=15, routed)          0.541     4.314    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/A[15]
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.159    11.159    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
                         clock pessimism              0.085    11.244    
                         clock uncertainty           -0.035    11.208    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -2.655     8.553    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 1.843ns (60.510%)  route 1.203ns (39.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 11.159 - 10.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.261     1.261    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ap_clk
    RAMB18_X0Y35         RAMB18E1                                     r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800     3.061 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/DOADO[15]
                         net (fo=1, routed)           0.669     3.730    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/col_inbuf_q0[15]
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.043     3.773 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/tmp1_reg_117_reg_i_1/O
                         net (fo=15, routed)          0.533     4.306    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/A[15]
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.159    11.159    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
                         clock pessimism              0.085    11.244    
                         clock uncertainty           -0.035    11.208    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -2.655     8.553    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 1.843ns (60.510%)  route 1.203ns (39.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 11.159 - 10.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.261     1.261    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ap_clk
    RAMB18_X0Y35         RAMB18E1                                     r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800     3.061 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/DOADO[15]
                         net (fo=1, routed)           0.669     3.730    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/col_inbuf_q0[15]
    SLICE_X8Y89          LUT3 (Prop_lut3_I0_O)        0.043     3.773 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/tmp1_reg_117_reg_i_1/O
                         net (fo=15, routed)          0.533     4.306    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/A[15]
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.159    11.159    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
                         clock pessimism              0.085    11.244    
                         clock uncertainty           -0.035    11.208    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -2.655     8.553    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 buf_2d_in_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.843ns (61.481%)  route 1.155ns (38.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 11.159 - 10.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.261     1.261    buf_2d_in_U/dct_dct_2d_row_outbuf_ram_U/ap_clk
    RAMB18_X0Y34         RAMB18E1                                     r  buf_2d_in_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800     3.061 r  buf_2d_in_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/DOADO[14]
                         net (fo=1, routed)           0.591     3.651    grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg_0[14]
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.043     3.694 r  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/tmp1_reg_117_reg_i_2/O
                         net (fo=1, routed)           0.564     4.258    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/A[14]
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=173, unset)          1.159    11.159    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    DSP48_X0Y36          DSP48E1                                      r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
                         clock pessimism              0.085    11.244    
                         clock uncertainty           -0.035    11.208    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -2.655     8.553    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  4.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_148/i_reg_103_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp_18_cast_reg_264_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.551     0.551    grp_dct_dct_2d_fu_148/ap_clk
    SLICE_X13Y90         FDRE                                         r  grp_dct_dct_2d_fu_148/i_reg_103_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.100     0.651 r  grp_dct_dct_2d_fu_148/i_reg_103_reg[2]/Q
                         net (fo=5, routed)           0.062     0.713    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/i_reg_103_reg[2][2]
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.028     0.741 r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp_18_cast_reg_264[5]_i_1/O
                         net (fo=1, routed)           0.000     0.741    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp_18_cast_reg_264[5]_i_1_n_8
    SLICE_X12Y90         FDRE                                         r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp_18_cast_reg_264_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.752     0.752    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    SLICE_X12Y90         FDRE                                         r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp_18_cast_reg_264_reg[5]/C
                         clock pessimism             -0.187     0.565    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.087     0.652    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp_18_cast_reg_264_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 c_1_reg_363_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_i6_reg_137_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.392%)  route 0.081ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.552     0.552    ap_clk
    SLICE_X13Y94         FDRE                                         r  c_1_reg_363_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.100     0.652 r  c_1_reg_363_reg[0]/Q
                         net (fo=1, routed)           0.081     0.733    c_1_reg_363[0]
    SLICE_X12Y94         FDRE                                         r  c_i6_reg_137_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.753     0.753    ap_clk
    SLICE_X12Y94         FDRE                                         r  c_i6_reg_137_reg[0]/C
                         clock pessimism             -0.187     0.566    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.063     0.629    c_i6_reg_137_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/k_1_reg_277_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/k_reg_95_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.100ns (54.786%)  route 0.083ns (45.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.551     0.551    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    SLICE_X13Y92         FDRE                                         r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/k_1_reg_277_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.100     0.651 r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/k_1_reg_277_reg[1]/Q
                         net (fo=1, routed)           0.083     0.734    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/k_1_reg_277[1]
    SLICE_X12Y92         FDRE                                         r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/k_reg_95_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.752     0.752    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_clk
    SLICE_X12Y92         FDRE                                         r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/k_reg_95_reg[1]/C
                         clock pessimism             -0.187     0.565    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.060     0.625    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/k_reg_95_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 c_reg_327_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_i_reg_115_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.550     0.550    ap_clk
    SLICE_X15Y89         FDRE                                         r  c_reg_327_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.091     0.641 r  c_reg_327_reg[3]/Q
                         net (fo=1, routed)           0.054     0.695    c_reg_327[3]
    SLICE_X14Y89         FDRE                                         r  c_i_reg_115_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.751     0.751    ap_clk
    SLICE_X14Y89         FDRE                                         r  c_i_reg_115_reg[3]/C
                         clock pessimism             -0.187     0.564    
    SLICE_X14Y89         FDRE (Hold_fdre_C_D)         0.004     0.568    c_i_reg_115_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 r_1_reg_345_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_i2_reg_126_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.552     0.552    ap_clk
    SLICE_X15Y95         FDRE                                         r  r_1_reg_345_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.091     0.643 r  r_1_reg_345_reg[3]/Q
                         net (fo=1, routed)           0.054     0.697    r_1_reg_345[3]
    SLICE_X14Y95         FDRE                                         r  r_i2_reg_126_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.753     0.753    ap_clk
    SLICE_X14Y95         FDRE                                         r  r_i2_reg_126_reg[3]/C
                         clock pessimism             -0.187     0.566    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.004     0.570    r_i2_reg_126_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_148/i_1_reg_126_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/i_6_reg_389_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.130ns (53.528%)  route 0.113ns (46.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.551     0.551    grp_dct_dct_2d_fu_148/ap_clk
    SLICE_X11Y88         FDRE                                         r  grp_dct_dct_2d_fu_148/i_1_reg_126_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.100     0.651 r  grp_dct_dct_2d_fu_148/i_1_reg_126_reg[0]/Q
                         net (fo=11, routed)          0.113     0.764    grp_dct_dct_2d_fu_148/tmp_8_cast_fu_250_p1[3]
    SLICE_X10Y88         LUT2 (Prop_lut2_I1_O)        0.030     0.794 r  grp_dct_dct_2d_fu_148/i_6_reg_389[1]_i_1/O
                         net (fo=1, routed)           0.000     0.794    grp_dct_dct_2d_fu_148/i_6_fu_232_p2[1]
    SLICE_X10Y88         FDRE                                         r  grp_dct_dct_2d_fu_148/i_6_reg_389_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.751     0.751    grp_dct_dct_2d_fu_148/ap_clk
    SLICE_X10Y88         FDRE                                         r  grp_dct_dct_2d_fu_148/i_6_reg_389_reg[1]/C
                         clock pessimism             -0.187     0.564    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.096     0.660    grp_dct_dct_2d_fu_148/i_6_reg_389_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.171ns (71.611%)  route 0.068ns (28.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.552     0.552    ap_clk
    SLICE_X14Y93         FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.107     0.659 r  ap_CS_fsm_reg[5]/Q
                         net (fo=10, routed)          0.068     0.727    ap_sig_83
    SLICE_X14Y93         LUT6 (Prop_lut6_I5_O)        0.064     0.791 r  ap_CS_fsm[6]_i_1/O
                         net (fo=1, routed)           0.000     0.791    ap_NS_fsm[6]
    SLICE_X14Y93         FDRE                                         r  ap_CS_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.753     0.753    ap_clk
    SLICE_X14Y93         FDRE                                         r  ap_CS_fsm_reg[6]/C
                         clock pessimism             -0.187     0.566    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.087     0.653    ap_CS_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_148/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.171ns (71.912%)  route 0.067ns (28.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.551     0.551    grp_dct_dct_2d_fu_148/ap_clk
    SLICE_X16Y91         FDRE                                         r  grp_dct_dct_2d_fu_148/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y91         FDRE (Prop_fdre_C_Q)         0.107     0.658 r  grp_dct_dct_2d_fu_148/ap_CS_fsm_reg[2]/Q
                         net (fo=6, routed)           0.067     0.725    grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/Q[1]
    SLICE_X16Y91         LUT6 (Prop_lut6_I3_O)        0.064     0.789 r  grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/ap_CS_fsm[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.789    grp_dct_dct_2d_fu_148/ap_NS_fsm[1]
    SLICE_X16Y91         FDRE                                         r  grp_dct_dct_2d_fu_148/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.750     0.750    grp_dct_dct_2d_fu_148/ap_clk
    SLICE_X16Y91         FDRE                                         r  grp_dct_dct_2d_fu_148/ap_CS_fsm_reg[1]/C
                         clock pessimism             -0.186     0.564    
    SLICE_X16Y91         FDRE (Hold_fdre_C_D)         0.087     0.651    grp_dct_dct_2d_fu_148/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_148/i_1_reg_126_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/i_6_reg_389_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.132ns (53.471%)  route 0.115ns (46.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.551     0.551    grp_dct_dct_2d_fu_148/ap_clk
    SLICE_X11Y88         FDRE                                         r  grp_dct_dct_2d_fu_148/i_1_reg_126_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.100     0.651 r  grp_dct_dct_2d_fu_148/i_1_reg_126_reg[0]/Q
                         net (fo=11, routed)          0.115     0.766    grp_dct_dct_2d_fu_148/tmp_8_cast_fu_250_p1[3]
    SLICE_X10Y88         LUT4 (Prop_lut4_I2_O)        0.032     0.798 r  grp_dct_dct_2d_fu_148/i_6_reg_389[3]_i_1/O
                         net (fo=1, routed)           0.000     0.798    grp_dct_dct_2d_fu_148/i_6_fu_232_p2[3]
    SLICE_X10Y88         FDRE                                         r  grp_dct_dct_2d_fu_148/i_6_reg_389_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.751     0.751    grp_dct_dct_2d_fu_148/ap_clk
    SLICE_X10Y88         FDRE                                         r  grp_dct_dct_2d_fu_148/i_6_reg_389_reg[3]/C
                         clock pessimism             -0.187     0.564    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.096     0.660    grp_dct_dct_2d_fu_148/i_6_reg_389_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_148/j_3_reg_415_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_dct_dct_2d_fu_148/j_1_reg_149_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.391%)  route 0.102ns (50.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.552     0.552    grp_dct_dct_2d_fu_148/ap_clk
    SLICE_X9Y91          FDRE                                         r  grp_dct_dct_2d_fu_148/j_3_reg_415_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.100     0.652 r  grp_dct_dct_2d_fu_148/j_3_reg_415_reg[1]/Q
                         net (fo=1, routed)           0.102     0.754    grp_dct_dct_2d_fu_148/j_3_reg_415[1]
    SLICE_X10Y91         FDRE                                         r  grp_dct_dct_2d_fu_148/j_1_reg_149_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=173, unset)          0.752     0.752    grp_dct_dct_2d_fu_148/ap_clk
    SLICE_X10Y91         FDRE                                         r  grp_dct_dct_2d_fu_148/j_1_reg_149_reg[1]/C
                         clock pessimism             -0.168     0.584    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.032     0.616    grp_dct_dct_2d_fu_148/j_1_reg_149_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.634         10.000      7.366      DSP48_X0Y36   grp_dct_dct_2d_fu_148/grp_dct_dct_1d2_fu_171/tmp1_reg_117_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y34  buf_2d_in_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y38  buf_2d_out_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y36  grp_dct_dct_2d_fu_148/row_outbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y35  grp_dct_dct_2d_fu_148/col_inbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y37  grp_dct_dct_2d_fu_148/col_outbuf_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X14Y93  ap_CS_fsm_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X14Y90  ap_reg_grp_dct_dct_2d_fu_148_ap_start_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X13Y89  grp_dct_dct_2d_fu_148/i_4_reg_363_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X16Y90  grp_dct_dct_2d_fu_148/i_5_reg_407_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y94  c_1_reg_363_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y94  c_1_reg_363_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X15Y95  r_1_reg_345_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X15Y95  r_1_reg_345_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X11Y94  tmp_4_i_reg_373_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y89  grp_dct_dct_2d_fu_148/i_4_reg_363_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X16Y90  grp_dct_dct_2d_fu_148/i_5_reg_407_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y88  grp_dct_dct_2d_fu_148/i_6_reg_389_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y88  grp_dct_dct_2d_fu_148/i_6_reg_389_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X9Y86   grp_dct_dct_2d_fu_148/j_2_reg_371_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X9Y92   grp_dct_dct_2d_fu_148/i_3_reg_160_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X9Y92   grp_dct_dct_2d_fu_148/i_3_reg_160_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X9Y92   grp_dct_dct_2d_fu_148/i_3_reg_160_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X9Y92   grp_dct_dct_2d_fu_148/i_3_reg_160_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y92  grp_dct_dct_2d_fu_148/i_7_reg_433_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y92  grp_dct_dct_2d_fu_148/i_7_reg_433_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y91  grp_dct_dct_2d_fu_148/j_1_reg_149_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y91  grp_dct_dct_2d_fu_148/j_1_reg_149_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y91  grp_dct_dct_2d_fu_148/j_1_reg_149_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y91  grp_dct_dct_2d_fu_148/j_1_reg_149_reg[3]/C



