Contact Info:
jared@sapphirecircuits.com

Notes:
IPC 6012 class 2
ENIG Surface Finish
Green solder mask & white silk screen 
2.7mil trace and space.
Board target thickness is to be approximately 0.8mm.  
This design uses Via-In-Pad.  
All through hole vias are to be resin filled and copper capped.
All microvias are to be copper filled.


Directory And File Description:
3D Model
	Artemis Plus 3D Model.pdf - 3D pdf model

BOM
	Artemis_Plus-BOM.xlsx - Bill of materials

CCA
	Artemis_Plus-CCA.PDF - Assembly documentation

Gerber		
	.GTO                Top Overlay                             
	.GTP                Top Paste                               
	.GTS                Top Solder                              
	.GTL                L1 (Top)                                 
	.G1                 L2 (inner layer 1)                                    
	.G2                 L3 (inner layer 2)                                   
	.GBL                L4 (Bot)                                 
	.GBS                Bottom Solder                           
	.GBP                Bottom Paste                            
	.GBO                Bottom Overlay                          
	.GM1                Dimension (Board Outline)                               
	.GM2                Route Tool Path  (Slot)

NC Drill
	Layer Pair : L1(Top) to L4(Bot)  ASCII Plated RoundHoles File : Artemis_Plus-Plated.TXT
	MicroVia : L1(Top) to L2 ASCII Plated RoundHoles File : Artemis_Plus-Plated.TX3
	MicroVia : L3 to L4(Bot) ASCII Plated RoundHoles File : Artemis_Plus-Plated.TX4

ODB
	Artemis_Plus-ODB.zip ODB++ zip file
	
Pick and Place
	Artemis_Plus-PnP.csv - pick and place file

PWB
	Artemis_Plus-PWB.PDF - board fabrication documentation

SCH
	Artemis_Plus-Schematic.PDF - design schematic


	