/* Generated by Yosys 0.20+70 (git sha1 6e907acf86d, gcc 8.3.1 -fPIC -Os) */

(* hdlname = "\\adder_4b" *)
(* top =  1  *)
(* src = "designs/adder_4b/adder_4b.v:1.1-10.10" *)
module adder_4b(A_82, B_63, C_in, Sum_8263, C_out);
  (* force_downto = 32'd1 *)
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:274.23-274.25" *)
  wire [4:0] _00_;
  (* force_downto = 32'd1 *)
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [4:0] _01_;
  (* force_downto = 32'd1 *)
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [4:0] _02_;
  (* force_downto = 32'd1 *)
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:214.23-214.24" *)
  wire [4:0] _03_;
  (* force_downto = 32'd1 *)
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "4" *)
  wire [4:0] _04_;
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _05_;
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _06_;
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _07_;
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:241.12-241.34" *)
  wire _08_;
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:248.19-248.41" *)
  wire _09_;
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _10_;
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:241.12-241.34" *)
  wire _11_;
  (* src = "designs/adder_4b/adder_4b.v:2.14-2.18" *)
  input [3:0] A_82;
  wire [3:0] A_82;
  (* src = "designs/adder_4b/adder_4b.v:2.20-2.24" *)
  input [3:0] B_63;
  wire [3:0] B_63;
  (* src = "designs/adder_4b/adder_4b.v:3.8-3.12" *)
  input C_in;
  wire C_in;
  (* src = "designs/adder_4b/adder_4b.v:5.9-5.14" *)
  output C_out;
  wire C_out;
  (* src = "designs/adder_4b/adder_4b.v:4.15-4.23" *)
  output [3:0] Sum_8263;
  wire [3:0] Sum_8263;
  assign _01_[0] = A_82[0] ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:288.13-288.20" *)  B_63[0];
  assign _01_[1] = A_82[1] ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:288.13-288.20" *)  B_63[1];
  assign _01_[2] = A_82[2] ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:288.13-288.20" *)  B_63[2];
  assign _01_[3] = A_82[3] ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:288.13-288.20" *)  B_63[3];
  assign _00_[0] = A_82[0] &(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.42-286.49" *)  B_63[0];
  assign _03_[1] = A_82[1] &(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.42-286.49" *)  B_63[1];
  assign _03_[2] = A_82[2] &(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.42-286.49" *)  B_63[2];
  assign _03_[3] = A_82[3] &(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.42-286.49" *)  B_63[3];
  assign Sum_8263[1] = _02_[1] ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:289.13-289.25" *)  _04_[0];
  assign Sum_8263[2] = _02_[2] ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:289.13-289.25" *)  _04_[1];
  assign Sum_8263[3] = _02_[3] ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:289.13-289.25" *)  _04_[2];
  assign C_out = _00_[3] ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:289.13-289.25" *)  _04_[3];
  assign Sum_8263[0] = C_in ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:288.13-288.20" *)  _01_[0];
  assign _04_[0] = C_in &(* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:286.42-286.49" *)  _01_[0];
  assign _05_ = _01_[1] &(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.19-240.41" *)  _00_[0];
  assign _06_ = _01_[3] &(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.19-240.41" *)  _03_[2];
  assign _07_ = _08_ &(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.19-240.41" *)  _00_[1];
  assign _08_ = _01_[3] &(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:241.12-241.34" *)  _01_[2];
  assign _09_ = _01_[2] &(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:248.19-248.41" *)  _00_[1];
  assign _00_[1] = _03_[1] |(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.12-240.41" *)  _05_;
  assign _10_ = _03_[3] |(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.12-240.41" *)  _06_;
  assign _00_[3] = _10_ |(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.12-240.41" *)  _07_;
  assign _00_[2] = _03_[2] |(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:248.12-248.41" *)  _09_;
  assign _04_[1] = _02_[1] &(* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.19-240.41" *)  _04_[0];
  assign _04_[3] = _11_ &(* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:240.19-240.41" *)  _04_[1];
  assign _11_ = _02_[3] &(* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:241.12-241.34" *)  _02_[2];
  assign _04_[2] = _02_[2] &(* src = "designs/adder_4b/adder_4b.v:8.29-8.47|/build/bin/../share/yosys/techmap.v:286.27-286.69|/build/bin/../share/yosys/techmap.v:248.19-248.41" *)  _04_[1];
  assign _02_[1] = _01_[1] ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:289.13-289.25" *)  _00_[0];
  assign _02_[2] = _01_[2] ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:289.13-289.25" *)  _00_[1];
  assign _02_[3] = _01_[3] ^(* src = "designs/adder_4b/adder_4b.v:8.29-8.40|/build/bin/../share/yosys/techmap.v:289.13-289.25" *)  _00_[2];
  assign _00_[4] = 1'h0;
  assign _01_[4] = 1'h0;
  assign { _02_[4], _02_[0] } = { _00_[3], _01_[0] };
  assign { _03_[4], _03_[0] } = { 1'h0, _00_[0] };
endmodule
