14:58:38 **** Incremental Build of configuration Debug for project mio_led_vitis_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm -domains standalone_ps7_cortexa9_0 -bifpath /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis_system/Debug/system.bif --bitstream /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis/_ide/bitstream/design_1_wrapper.bit --elf /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis/Debug/mio_led_vitis.elf,ps7_cortexa9_0
creating BOOT.BIN using /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis/_ide/bitstream/design_1_wrapper.bit
Running /tools/Xilinx/Vitis/2022.2/bin/bootgen  -image /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

14:58:46 Build Finished (took 8s.504ms)

