{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 11 16:15:09 2009 " "Info: Processing started: Tue Aug 11 16:15:09 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Ver2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Ver2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 336 88 256 352 "CLOCK_50" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 register sld_hub:sld_hub_inst\|hub_tdo_reg 224.82 MHz 4.448 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 224.82 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode_usr1\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 4.448 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.007 ns + Longest register register " "Info: + Longest register to register delay is 2.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 1 REG LCFF_X27_Y20_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y20_N9; Fanout = 20; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode_usr1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.437 ns) 1.534 ns sld_hub:sld_hub_inst\|hub_tdo_reg~325 2 COMB LCCOMB_X30_Y22_N10 1 " "Info: 2: + IC(1.097 ns) + CELL(0.437 ns) = 1.534 ns; Loc. = LCCOMB_X30_Y22_N10; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~325'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~325 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 1.923 ns sld_hub:sld_hub_inst\|hub_tdo_reg~326 3 COMB LCCOMB_X30_Y22_N4 1 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 1.923 ns; Loc. = LCCOMB_X30_Y22_N4; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~326'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.007 ns sld_hub:sld_hub_inst\|hub_tdo_reg 4 REG LCFF_X30_Y22_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.007 ns; Loc. = LCFF_X30_Y22_N5; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.671 ns ( 33.43 % ) " "Info: Total cell delay = 0.671 ns ( 33.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.336 ns ( 66.57 % ) " "Info: Total interconnect delay = 1.336 ns ( 66.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.007 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.097ns 0.239ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.449 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 155 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 155; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 4.449 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X30_Y22_N5 2 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 4.449 ns; Loc. = LCFF_X30_Y22_N5; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.07 % ) " "Info: Total cell delay = 0.537 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.912 ns ( 87.93 % ) " "Info: Total interconnect delay = 3.912 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.874ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.452 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 155 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 155; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 4.452 ns sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 3 REG LCFF_X27_Y20_N9 20 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 4.452 ns; Loc. = LCFF_X27_Y20_N9; Fanout = 20; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode_usr1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.06 % ) " "Info: Total cell delay = 0.537 ns ( 12.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.915 ns ( 87.94 % ) " "Info: Total interconnect delay = 3.915 ns ( 87.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 2.874ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.874ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 2.874ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.007 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.097ns 0.239ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.874ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 2.874ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register wb_NiosProcessor:inst\|cpu:the_cpu\|E_src2_hazard_M register wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[0\] 97.44 MHz 10.263 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 97.44 MHz between source register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_src2_hazard_M\" and destination register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[0\]\" (period= 10.263 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.034 ns + Longest register register " "Info: + Longest register to register delay is 10.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_NiosProcessor:inst\|cpu:the_cpu\|E_src2_hazard_M 1 REG LCFF_X46_Y17_N19 66 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y17_N19; Fanout = 66; REG Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|E_src2_hazard_M'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/cpu.vhd" 5006 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.420 ns) 0.973 ns wb_NiosProcessor:inst\|cpu:the_cpu\|M_st_data\[8\]~302 2 COMB LCCOMB_X45_Y17_N12 1 " "Info: 2: + IC(0.553 ns) + CELL(0.420 ns) = 0.973 ns; Loc. = LCCOMB_X45_Y17_N12; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|M_st_data\[8\]~302'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~302 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/cpu.vhd" 7085 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 1.683 ns wb_NiosProcessor:inst\|cpu:the_cpu\|M_st_data\[8\]~257 3 COMB LCCOMB_X45_Y17_N0 4 " "Info: 3: + IC(0.272 ns) + CELL(0.438 ns) = 1.683 ns; Loc. = LCCOMB_X45_Y17_N0; Fanout = 4; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|M_st_data\[8\]~257'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~302 wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~257 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/cpu.vhd" 7085 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.082 ns wb_NiosProcessor:inst\|cpu:the_cpu\|E_src2\[0\]~2577 4 COMB LCCOMB_X45_Y17_N6 6 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 2.082 ns; Loc. = LCCOMB_X45_Y17_N6; Fanout = 6; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|E_src2\[0\]~2577'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~257 wb_NiosProcessor:inst|cpu:the_cpu|E_src2[0]~2577 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/cpu.vhd" 5005 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.437 ns) 2.800 ns wb_NiosProcessor:inst\|cpu:the_cpu\|Add8~396 5 COMB LCCOMB_X45_Y17_N16 4 " "Info: 5: + IC(0.281 ns) + CELL(0.437 ns) = 2.800 ns; Loc. = LCCOMB_X45_Y17_N16; Fanout = 4; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|Add8~396'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { wb_NiosProcessor:inst|cpu:the_cpu|E_src2[0]~2577 wb_NiosProcessor:inst|cpu:the_cpu|Add8~396 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.393 ns) 3.880 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~430 6 COMB LCCOMB_X43_Y17_N16 1 " "Info: 6: + IC(0.687 ns) + CELL(0.393 ns) = 3.880 ns; Loc. = LCCOMB_X43_Y17_N16; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~430'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { wb_NiosProcessor:inst|cpu:the_cpu|Add8~396 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.951 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~432 7 COMB LCCOMB_X43_Y17_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.951 ns; Loc. = LCCOMB_X43_Y17_N18; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~432'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.022 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~434 8 COMB LCCOMB_X43_Y17_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.022 ns; Loc. = LCCOMB_X43_Y17_N20; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~434'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.093 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~436 9 COMB LCCOMB_X43_Y17_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.093 ns; Loc. = LCCOMB_X43_Y17_N22; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~436'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.164 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~438 10 COMB LCCOMB_X43_Y17_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.164 ns; Loc. = LCCOMB_X43_Y17_N24; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~438'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.235 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~440 11 COMB LCCOMB_X43_Y17_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.235 ns; Loc. = LCCOMB_X43_Y17_N26; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~440'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.306 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~442 12 COMB LCCOMB_X43_Y17_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.306 ns; Loc. = LCCOMB_X43_Y17_N28; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~442'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.452 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~444 13 COMB LCCOMB_X43_Y17_N30 1 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 4.452 ns; Loc. = LCCOMB_X43_Y17_N30; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~444'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.523 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~446 14 COMB LCCOMB_X43_Y16_N0 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.523 ns; Loc. = LCCOMB_X43_Y16_N0; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~446'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.594 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~448 15 COMB LCCOMB_X43_Y16_N2 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.594 ns; Loc. = LCCOMB_X43_Y16_N2; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~448'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.665 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~450 16 COMB LCCOMB_X43_Y16_N4 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.665 ns; Loc. = LCCOMB_X43_Y16_N4; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~450'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.736 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~452 17 COMB LCCOMB_X43_Y16_N6 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.736 ns; Loc. = LCCOMB_X43_Y16_N6; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~452'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.807 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~454 18 COMB LCCOMB_X43_Y16_N8 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.807 ns; Loc. = LCCOMB_X43_Y16_N8; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~454'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.878 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~456 19 COMB LCCOMB_X43_Y16_N10 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.878 ns; Loc. = LCCOMB_X43_Y16_N10; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~456'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.949 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~458 20 COMB LCCOMB_X43_Y16_N12 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.949 ns; Loc. = LCCOMB_X43_Y16_N12; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~458'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.108 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~460 21 COMB LCCOMB_X43_Y16_N14 1 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 5.108 ns; Loc. = LCCOMB_X43_Y16_N14; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~460'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.179 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~462 22 COMB LCCOMB_X43_Y16_N16 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.179 ns; Loc. = LCCOMB_X43_Y16_N16; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~462'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.250 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~464 23 COMB LCCOMB_X43_Y16_N18 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.250 ns; Loc. = LCCOMB_X43_Y16_N18; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~464'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.321 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~466 24 COMB LCCOMB_X43_Y16_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.321 ns; Loc. = LCCOMB_X43_Y16_N20; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~466'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.392 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~468 25 COMB LCCOMB_X43_Y16_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 5.392 ns; Loc. = LCCOMB_X43_Y16_N22; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~468'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.463 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~470 26 COMB LCCOMB_X43_Y16_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.463 ns; Loc. = LCCOMB_X43_Y16_N24; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~470'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.534 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~472 27 COMB LCCOMB_X43_Y16_N26 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.534 ns; Loc. = LCCOMB_X43_Y16_N26; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~472'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.605 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~474 28 COMB LCCOMB_X43_Y16_N28 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.605 ns; Loc. = LCCOMB_X43_Y16_N28; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~474'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.751 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~476 29 COMB LCCOMB_X43_Y16_N30 1 " "Info: 29: + IC(0.000 ns) + CELL(0.146 ns) = 5.751 ns; Loc. = LCCOMB_X43_Y16_N30; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~476'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.822 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~478 30 COMB LCCOMB_X43_Y15_N0 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.822 ns; Loc. = LCCOMB_X43_Y15_N0; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~478'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.893 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~480 31 COMB LCCOMB_X43_Y15_N2 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.893 ns; Loc. = LCCOMB_X43_Y15_N2; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~480'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.964 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~482 32 COMB LCCOMB_X43_Y15_N4 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.964 ns; Loc. = LCCOMB_X43_Y15_N4; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~482'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.035 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~484 33 COMB LCCOMB_X43_Y15_N6 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.035 ns; Loc. = LCCOMB_X43_Y15_N6; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~484'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.106 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~486 34 COMB LCCOMB_X43_Y15_N8 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 6.106 ns; Loc. = LCCOMB_X43_Y15_N8; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~486'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.177 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~488 35 COMB LCCOMB_X43_Y15_N10 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 6.177 ns; Loc. = LCCOMB_X43_Y15_N10; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~488'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.248 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~490 36 COMB LCCOMB_X43_Y15_N12 1 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 6.248 ns; Loc. = LCCOMB_X43_Y15_N12; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~490'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.407 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~492 37 COMB LCCOMB_X43_Y15_N14 1 " "Info: 37: + IC(0.000 ns) + CELL(0.159 ns) = 6.407 ns; Loc. = LCCOMB_X43_Y15_N14; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~492'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.817 ns wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~493 38 COMB LCCOMB_X43_Y15_N16 1 " "Info: 38: + IC(0.000 ns) + CELL(0.410 ns) = 6.817 ns; Loc. = LCCOMB_X43_Y15_N16; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Add0~493'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 7.632 ns wb_NiosProcessor:inst\|cpu:the_cpu\|E_br_actually_taken~187 39 COMB LCCOMB_X45_Y15_N20 4 " "Info: 39: + IC(0.665 ns) + CELL(0.150 ns) = 7.632 ns; Loc. = LCCOMB_X45_Y15_N20; Fanout = 4; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|E_br_actually_taken~187'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 wb_NiosProcessor:inst|cpu:the_cpu|E_br_actually_taken~187 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/cpu.vhd" 4756 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.150 ns) 8.530 ns wb_NiosProcessor:inst\|cpu:the_cpu\|E_alu_result\[0\]~18452 40 COMB LCCOMB_X45_Y17_N8 2 " "Info: 40: + IC(0.748 ns) + CELL(0.150 ns) = 8.530 ns; Loc. = LCCOMB_X45_Y17_N8; Fanout = 2; COMB Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|E_alu_result\[0\]~18452'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { wb_NiosProcessor:inst|cpu:the_cpu|E_br_actually_taken~187 wb_NiosProcessor:inst|cpu:the_cpu|E_alu_result[0]~18452 } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/cpu.vhd" 4752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.366 ns) 10.034 ns wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[0\] 41 REG LCFF_X33_Y17_N29 2 " "Info: 41: + IC(1.138 ns) + CELL(0.366 ns) = 10.034 ns; Loc. = LCFF_X33_Y17_N29; Fanout = 2; REG Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { wb_NiosProcessor:inst|cpu:the_cpu|E_alu_result[0]~18452 wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/cpu.vhd" 7467 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.441 ns ( 54.23 % ) " "Info: Total cell delay = 5.441 ns ( 54.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.593 ns ( 45.77 % ) " "Info: Total interconnect delay = 4.593 ns ( 45.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.034 ns" { wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~302 wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~257 wb_NiosProcessor:inst|cpu:the_cpu|E_src2[0]~2577 wb_NiosProcessor:inst|cpu:the_cpu|Add8~396 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 wb_NiosProcessor:inst|cpu:the_cpu|E_br_actually_taken~187 wb_NiosProcessor:inst|cpu:the_cpu|E_alu_result[0]~18452 wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.034 ns" { wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M {} wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~302 {} wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~257 {} wb_NiosProcessor:inst|cpu:the_cpu|E_src2[0]~2577 {} wb_NiosProcessor:inst|cpu:the_cpu|Add8~396 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 {} wb_NiosProcessor:inst|cpu:the_cpu|E_br_actually_taken~187 {} wb_NiosProcessor:inst|cpu:the_cpu|E_alu_result[0]~18452 {} wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] {} } { 0.000ns 0.553ns 0.272ns 0.249ns 0.281ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 0.748ns 1.138ns } { 0.000ns 0.420ns 0.438ns 0.150ns 0.437ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns - Smallest " "Info: - Smallest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.667 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 336 88 256 352 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3201 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3201; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 336 88 256 352 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[0\] 3 REG LCFF_X33_Y17_N29 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X33_Y17_N29; Fanout = 2; REG Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_50~clkctrl wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/cpu.vhd" 7467 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.682 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 336 88 256 352 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3201 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3201; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 336 88 256 352 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns wb_NiosProcessor:inst\|cpu:the_cpu\|E_src2_hazard_M 3 REG LCFF_X46_Y17_N19 66 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X46_Y17_N19; Fanout = 66; REG Node = 'wb_NiosProcessor:inst\|cpu:the_cpu\|E_src2_hazard_M'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { CLOCK_50~clkctrl wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M } "NODE_NAME" } } { "cpu.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/cpu.vhd" 5006 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/cpu.vhd" 5006 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/cpu.vhd" 7467 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.034 ns" { wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~302 wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~257 wb_NiosProcessor:inst|cpu:the_cpu|E_src2[0]~2577 wb_NiosProcessor:inst|cpu:the_cpu|Add8~396 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 wb_NiosProcessor:inst|cpu:the_cpu|E_br_actually_taken~187 wb_NiosProcessor:inst|cpu:the_cpu|E_alu_result[0]~18452 wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.034 ns" { wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M {} wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~302 {} wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[8]~257 {} wb_NiosProcessor:inst|cpu:the_cpu|E_src2[0]~2577 {} wb_NiosProcessor:inst|cpu:the_cpu|Add8~396 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~430 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~432 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~434 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~436 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~438 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~440 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~442 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~444 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~446 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~448 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~450 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~452 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~454 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~456 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~458 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~460 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~462 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~464 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~466 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~468 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~470 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~472 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~474 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~476 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~478 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~480 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~482 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~484 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~486 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~488 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~490 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~492 {} wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Add0~493 {} wb_NiosProcessor:inst|cpu:the_cpu|E_br_actually_taken~187 {} wb_NiosProcessor:inst|cpu:the_cpu|E_alu_result[0]~18452 {} wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] {} } { 0.000ns 0.553ns 0.272ns 0.249ns 0.281ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 0.748ns 1.138ns } { 0.000ns 0.420ns 0.438ns 0.150ns 0.437ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_NiosProcessor:inst|cpu:the_cpu|E_src2_hazard_M {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|ps2_clk_reg PS2_CLK CLOCK_50 5.134 ns register " "Info: tsu for register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|ps2_clk_reg\" (data pin = \"PS2_CLK\", clock pin = \"CLOCK_50\") is 5.134 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.832 ns + Longest pin register " "Info: + Longest pin to register delay is 7.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PS2_CLK 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'PS2_CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 560 896 1072 576 "PS2_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns PS2_CLK~0 2 COMB IOC_X65_Y31_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = IOC_X65_Y31_N0; Fanout = 1; COMB Node = 'PS2_CLK~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { PS2_CLK PS2_CLK~0 } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 560 896 1072 576 "PS2_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.456 ns) + CELL(0.420 ns) 7.748 ns wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|ps2_clk_reg~13 3 COMB LCCOMB_X24_Y11_N6 1 " "Info: 3: + IC(6.456 ns) + CELL(0.420 ns) = 7.748 ns; Loc. = LCCOMB_X24_Y11_N6; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|ps2_clk_reg~13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.876 ns" { PS2_CLK~0 wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg~13 } "NODE_NAME" } } { "Altera_UP_PS2.v" "" { Text "D:/user/Lab2_2009_v1/Lab2/Altera_UP_PS2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.832 ns wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|ps2_clk_reg 4 REG LCFF_X24_Y11_N7 15 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.832 ns; Loc. = LCFF_X24_Y11_N7; Fanout = 15; REG Node = 'wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|ps2_clk_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg~13 wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg } "NODE_NAME" } } { "Altera_UP_PS2.v" "" { Text "D:/user/Lab2_2009_v1/Lab2/Altera_UP_PS2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 17.57 % ) " "Info: Total cell delay = 1.376 ns ( 17.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.456 ns ( 82.43 % ) " "Info: Total interconnect delay = 6.456 ns ( 82.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.832 ns" { PS2_CLK PS2_CLK~0 wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg~13 wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.832 ns" { PS2_CLK {} PS2_CLK~0 {} wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg~13 {} wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg {} } { 0.000ns 0.000ns 6.456ns 0.000ns } { 0.000ns 0.872ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab2_2009_v1/Lab2/Altera_UP_PS2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 336 88 256 352 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3201 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3201; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 336 88 256 352 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|ps2_clk_reg 3 REG LCFF_X24_Y11_N7 15 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X24_Y11_N7; Fanout = 15; REG Node = 'wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|ps2_clk_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { CLOCK_50~clkctrl wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg } "NODE_NAME" } } { "Altera_UP_PS2.v" "" { Text "D:/user/Lab2_2009_v1/Lab2/Altera_UP_PS2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLOCK_50 CLOCK_50~clkctrl wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.832 ns" { PS2_CLK PS2_CLK~0 wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg~13 wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.832 ns" { PS2_CLK {} PS2_CLK~0 {} wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg~13 {} wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg {} } { 0.000ns 0.000ns 6.456ns 0.000ns } { 0.000ns 0.872ns 0.420ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLOCK_50 CLOCK_50~clkctrl wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|ps2_clk_reg {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX3\[0\] wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio\|data_out\[15\] 16.412 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX3\[0\]\" through register \"wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio\|data_out\[15\]\" is 16.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.656 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 336 88 256 352 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3201 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3201; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 336 88 256 352 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.656 ns wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio\|data_out\[15\] 3 REG LCFF_X53_Y9_N17 16 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X53_Y9_N17; Fanout = 16; REG Node = 'wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio\|data_out\[15\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { CLOCK_50~clkctrl wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio|data_out[15] } "NODE_NAME" } } { "A_reg_pio.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/A_reg_pio.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.83 % ) " "Info: Total cell delay = 1.536 ns ( 57.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.17 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK_50 CLOCK_50~clkctrl wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio|data_out[15] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio|data_out[15] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "A_reg_pio.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/A_reg_pio.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.506 ns + Longest register pin " "Info: + Longest register to pin delay is 13.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio\|data_out\[15\] 1 REG LCFF_X53_Y9_N17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y9_N17; Fanout = 16; REG Node = 'wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio\|data_out\[15\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio|data_out[15] } "NODE_NAME" } } { "A_reg_pio.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/A_reg_pio.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns StudentDesign:inst1\|ABS:inst\|inst4 2 COMB LCCOMB_X53_Y9_N16 9 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X53_Y9_N16; Fanout = 9; COMB Node = 'StudentDesign:inst1\|ABS:inst\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio|data_out[15] StudentDesign:inst1|ABS:inst|inst4 } "NODE_NAME" } } { "ABS.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/ABS.bdf" { { 48 336 400 96 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.408 ns) 2.714 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst3\|inst4 3 COMB LCCOMB_X34_Y12_N24 5 " "Info: 3: + IC(1.983 ns) + CELL(0.408 ns) = 2.714 ns; Loc. = LCCOMB_X34_Y12_N24; Fanout = 5; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst3\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { StudentDesign:inst1|ABS:inst|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst3|inst4 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 72 584 632 136 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.393 ns) 5.044 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst2\|inst6 4 COMB LCCOMB_X54_Y9_N18 5 " "Info: 4: + IC(1.937 ns) + CELL(0.393 ns) = 5.044 ns; Loc. = LCCOMB_X54_Y9_N18; Fanout = 5; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst2\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst3|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst2|inst6 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 184 576 624 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.150 ns) 5.664 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst1\|inst8 5 COMB LCCOMB_X53_Y9_N24 4 " "Info: 5: + IC(0.470 ns) + CELL(0.150 ns) = 5.664 ns; Loc. = LCCOMB_X53_Y9_N24; Fanout = 4; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst1\|inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst2|inst6 StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst8 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 296 568 616 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.419 ns) 6.561 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst1\|inst4 6 COMB LCCOMB_X53_Y9_N0 4 " "Info: 6: + IC(0.478 ns) + CELL(0.419 ns) = 6.561 ns; Loc. = LCCOMB_X53_Y9_N0; Fanout = 4; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst1\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst8 StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst4 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 72 584 632 136 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.436 ns) 7.930 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst\|inst8 7 COMB LCCOMB_X57_Y9_N24 3 " "Info: 7: + IC(0.933 ns) + CELL(0.436 ns) = 7.930 ns; Loc. = LCCOMB_X57_Y9_N24; Fanout = 3; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst\|inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst|inst8 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 296 568 616 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 8.525 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst\|inst5 8 COMB LCCOMB_X57_Y9_N20 8 " "Info: 8: + IC(0.445 ns) + CELL(0.150 ns) = 8.525 ns; Loc. = LCCOMB_X57_Y9_N20; Fanout = 8; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst\|inst5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst|inst8 StudentDesign:inst1|ABS:inst|Krets_12:inst|inst5 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 136 664 728 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.437 ns) 9.285 ns wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\|segout\[0\]~2657 9 COMB LCCOMB_X57_Y9_N26 1 " "Info: 9: + IC(0.323 ns) + CELL(0.437 ns) = 9.285 ns; Loc. = LCCOMB_X57_Y9_N26; Fanout = 1; COMB Node = 'wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\|segout\[0\]~2657'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst|inst5 wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2657 } "NODE_NAME" } } { "wb_hexTo7segOne.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/wb_hexTo7segOne.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 9.677 ns wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\|segout\[0\]~2659 10 COMB LCCOMB_X57_Y9_N30 1 " "Info: 10: + IC(0.243 ns) + CELL(0.149 ns) = 9.677 ns; Loc. = LCCOMB_X57_Y9_N30; Fanout = 1; COMB Node = 'wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\|segout\[0\]~2659'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2657 wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2659 } "NODE_NAME" } } { "wb_hexTo7segOne.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/wb_hexTo7segOne.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(2.632 ns) 13.506 ns HEX3\[0\] 11 PIN PIN_Y23 0 " "Info: 11: + IC(1.197 ns) + CELL(2.632 ns) = 13.506 ns; Loc. = PIN_Y23; Fanout = 0; PIN Node = 'HEX3\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.829 ns" { wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2659 HEX3[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 696 896 1072 712 "HEX3\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.497 ns ( 40.70 % ) " "Info: Total cell delay = 5.497 ns ( 40.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.009 ns ( 59.30 % ) " "Info: Total interconnect delay = 8.009 ns ( 59.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.506 ns" { wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio|data_out[15] StudentDesign:inst1|ABS:inst|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst3|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst2|inst6 StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst8 StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst|inst8 StudentDesign:inst1|ABS:inst|Krets_12:inst|inst5 wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2657 wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2659 HEX3[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.506 ns" { wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio|data_out[15] {} StudentDesign:inst1|ABS:inst|inst4 {} StudentDesign:inst1|ABS:inst|Krets_12:inst3|inst4 {} StudentDesign:inst1|ABS:inst|Krets_12:inst2|inst6 {} StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst8 {} StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst4 {} StudentDesign:inst1|ABS:inst|Krets_12:inst|inst8 {} StudentDesign:inst1|ABS:inst|Krets_12:inst|inst5 {} wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2657 {} wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2659 {} HEX3[0] {} } { 0.000ns 0.000ns 1.983ns 1.937ns 0.470ns 0.478ns 0.933ns 0.445ns 0.323ns 0.243ns 1.197ns } { 0.000ns 0.323ns 0.408ns 0.393ns 0.150ns 0.419ns 0.436ns 0.150ns 0.437ns 0.149ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK_50 CLOCK_50~clkctrl wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio|data_out[15] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio|data_out[15] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.506 ns" { wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio|data_out[15] StudentDesign:inst1|ABS:inst|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst3|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst2|inst6 StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst8 StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst|inst8 StudentDesign:inst1|ABS:inst|Krets_12:inst|inst5 wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2657 wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2659 HEX3[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.506 ns" { wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio|data_out[15] {} StudentDesign:inst1|ABS:inst|inst4 {} StudentDesign:inst1|ABS:inst|Krets_12:inst3|inst4 {} StudentDesign:inst1|ABS:inst|Krets_12:inst2|inst6 {} StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst8 {} StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst4 {} StudentDesign:inst1|ABS:inst|Krets_12:inst|inst8 {} StudentDesign:inst1|ABS:inst|Krets_12:inst|inst5 {} wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2657 {} wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2659 {} HEX3[0] {} } { 0.000ns 0.000ns 1.983ns 1.937ns 0.470ns 0.478ns 0.933ns 0.445ns 0.323ns 0.243ns 1.197ns } { 0.000ns 0.323ns 0.408ns 0.393ns 0.150ns 0.419ns 0.436ns 0.150ns 0.437ns 0.149ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[4\] HEX3\[0\] 15.885 ns Longest " "Info: Longest tpd from source pin \"SW\[4\]\" to destination pin \"HEX3\[0\]\" is 15.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 PIN PIN_AF14 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 17; PIN Node = 'SW\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 920 88 256 936 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.150 ns) 2.702 ns StudentDesign:inst1\|ABS:inst\|inst4 2 COMB LCCOMB_X53_Y9_N16 9 " "Info: 2: + IC(1.553 ns) + CELL(0.150 ns) = 2.702 ns; Loc. = LCCOMB_X53_Y9_N16; Fanout = 9; COMB Node = 'StudentDesign:inst1\|ABS:inst\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { SW[4] StudentDesign:inst1|ABS:inst|inst4 } "NODE_NAME" } } { "ABS.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/ABS.bdf" { { 48 336 400 96 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.408 ns) 5.093 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst3\|inst4 3 COMB LCCOMB_X34_Y12_N24 5 " "Info: 3: + IC(1.983 ns) + CELL(0.408 ns) = 5.093 ns; Loc. = LCCOMB_X34_Y12_N24; Fanout = 5; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst3\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { StudentDesign:inst1|ABS:inst|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst3|inst4 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 72 584 632 136 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.393 ns) 7.423 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst2\|inst6 4 COMB LCCOMB_X54_Y9_N18 5 " "Info: 4: + IC(1.937 ns) + CELL(0.393 ns) = 7.423 ns; Loc. = LCCOMB_X54_Y9_N18; Fanout = 5; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst2\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst3|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst2|inst6 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 184 576 624 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.150 ns) 8.043 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst1\|inst8 5 COMB LCCOMB_X53_Y9_N24 4 " "Info: 5: + IC(0.470 ns) + CELL(0.150 ns) = 8.043 ns; Loc. = LCCOMB_X53_Y9_N24; Fanout = 4; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst1\|inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst2|inst6 StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst8 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 296 568 616 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.419 ns) 8.940 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst1\|inst4 6 COMB LCCOMB_X53_Y9_N0 4 " "Info: 6: + IC(0.478 ns) + CELL(0.419 ns) = 8.940 ns; Loc. = LCCOMB_X53_Y9_N0; Fanout = 4; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst1\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst8 StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst4 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 72 584 632 136 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.436 ns) 10.309 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst\|inst8 7 COMB LCCOMB_X57_Y9_N24 3 " "Info: 7: + IC(0.933 ns) + CELL(0.436 ns) = 10.309 ns; Loc. = LCCOMB_X57_Y9_N24; Fanout = 3; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst\|inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst|inst8 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 296 568 616 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 10.904 ns StudentDesign:inst1\|ABS:inst\|Krets_12:inst\|inst5 8 COMB LCCOMB_X57_Y9_N20 8 " "Info: 8: + IC(0.445 ns) + CELL(0.150 ns) = 10.904 ns; Loc. = LCCOMB_X57_Y9_N20; Fanout = 8; COMB Node = 'StudentDesign:inst1\|ABS:inst\|Krets_12:inst\|inst5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst|inst8 StudentDesign:inst1|ABS:inst|Krets_12:inst|inst5 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Krets_12.bdf" { { 136 664 728 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.437 ns) 11.664 ns wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\|segout\[0\]~2657 9 COMB LCCOMB_X57_Y9_N26 1 " "Info: 9: + IC(0.323 ns) + CELL(0.437 ns) = 11.664 ns; Loc. = LCCOMB_X57_Y9_N26; Fanout = 1; COMB Node = 'wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\|segout\[0\]~2657'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { StudentDesign:inst1|ABS:inst|Krets_12:inst|inst5 wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2657 } "NODE_NAME" } } { "wb_hexTo7segOne.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/wb_hexTo7segOne.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 12.056 ns wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\|segout\[0\]~2659 10 COMB LCCOMB_X57_Y9_N30 1 " "Info: 10: + IC(0.243 ns) + CELL(0.149 ns) = 12.056 ns; Loc. = LCCOMB_X57_Y9_N30; Fanout = 1; COMB Node = 'wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\|segout\[0\]~2659'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2657 wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2659 } "NODE_NAME" } } { "wb_hexTo7segOne.vhd" "" { Text "D:/user/Lab2_2009_v1/Lab2/wb_hexTo7segOne.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(2.632 ns) 15.885 ns HEX3\[0\] 11 PIN PIN_Y23 0 " "Info: 11: + IC(1.197 ns) + CELL(2.632 ns) = 15.885 ns; Loc. = PIN_Y23; Fanout = 0; PIN Node = 'HEX3\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.829 ns" { wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2659 HEX3[0] } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "D:/user/Lab2_2009_v1/Lab2/Lab2.bdf" { { 696 896 1072 712 "HEX3\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.323 ns ( 39.80 % ) " "Info: Total cell delay = 6.323 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.562 ns ( 60.20 % ) " "Info: Total interconnect delay = 9.562 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.885 ns" { SW[4] StudentDesign:inst1|ABS:inst|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst3|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst2|inst6 StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst8 StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst4 StudentDesign:inst1|ABS:inst|Krets_12:inst|inst8 StudentDesign:inst1|ABS:inst|Krets_12:inst|inst5 wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2657 wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2659 HEX3[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.885 ns" { SW[4] {} SW[4]~combout {} StudentDesign:inst1|ABS:inst|inst4 {} StudentDesign:inst1|ABS:inst|Krets_12:inst3|inst4 {} StudentDesign:inst1|ABS:inst|Krets_12:inst2|inst6 {} StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst8 {} StudentDesign:inst1|ABS:inst|Krets_12:inst1|inst4 {} StudentDesign:inst1|ABS:inst|Krets_12:inst|inst8 {} StudentDesign:inst1|ABS:inst|Krets_12:inst|inst5 {} wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2657 {} wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3|segout[0]~2659 {} HEX3[0] {} } { 0.000ns 0.000ns 1.553ns 1.983ns 1.937ns 0.470ns 0.478ns 0.933ns 0.445ns 0.323ns 0.243ns 1.197ns } { 0.000ns 0.999ns 0.150ns 0.408ns 0.393ns 0.150ns 0.419ns 0.436ns 0.150ns 0.437ns 0.149ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.974 ns register " "Info: th for register \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.974 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.425 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 155 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 155; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 4.425 ns wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\] 3 REG LCFF_X33_Y20_N31 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 4.425 ns; Loc. = LCFF_X33_Y20_N31; Fanout = 1; REG Node = 'wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { altera_internal_jtag~TCKUTAPclkctrl wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 408 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.14 % ) " "Info: Total cell delay = 0.537 ns ( 12.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.888 ns ( 87.86 % ) " "Info: Total interconnect delay = 3.888 ns ( 87.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 408 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.717 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 17; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.484 ns) + CELL(0.149 ns) 2.633 ns wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\]~feeder 2 COMB LCCOMB_X33_Y20_N30 1 " "Info: 2: + IC(2.484 ns) + CELL(0.149 ns) = 2.633 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\]~feeder'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { altera_internal_jtag~TDIUTAP wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 408 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.717 ns wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\] 3 REG LCFF_X33_Y20_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.717 ns; Loc. = LCFF_X33_Y20_N31; Fanout = 1; REG Node = 'wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 408 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 8.58 % ) " "Info: Total cell delay = 0.233 ns ( 8.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.484 ns ( 91.42 % ) " "Info: Total interconnect delay = 2.484 ns ( 91.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { altera_internal_jtag~TDIUTAP wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { altera_internal_jtag~TDIUTAP {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 2.484ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 2.874ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { altera_internal_jtag~TDIUTAP wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { altera_internal_jtag~TDIUTAP {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 2.484ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 11 16:15:15 2009 " "Info: Processing ended: Tue Aug 11 16:15:15 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
