// Seed: 3244854003
module module_0;
  assign id_1 = id_1;
  wire id_2 = id_1;
endmodule
module module_1 (
    input logic id_0,
    input tri0 id_1,
    input tri id_2,
    input wire id_3,
    input tri0 id_4,
    output supply1 id_5
);
  reg id_7;
  module_0();
  initial begin
    id_7 <= id_0;
    if (1)
      if (1) begin
        forever begin
          id_7 <= 1 == 1;
        end
      end
  end
  assign id_5 = 1;
  wire id_8;
endmodule
module module_2;
  module_0();
  tri id_2;
  assign id_2 = 1'h0;
  assign id_1 = id_1;
endmodule
