// Seed: 656115269
module module_0 #(
    parameter id_17 = 32'd95,
    parameter id_17 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    access,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  wire id_15;
  wire id_16;
  localparam id_17 = 1 ? module_0 : 1;
  wire \id_18 ;
  assign \id_18 = ~id_17;
  assign id_7   = id_2[-1-1 : id_17];
  defparam id_17.id_17 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd62,
    parameter id_4 = 32'd96,
    parameter id_7 = 32'd24
) (
    id_1,
    _id_2,
    module_1
);
  output tri1 id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_3 = (1);
  wire _id_4;
  wire id_5;
  logic [id_4 : (  id_4  )] id_6;
  wire _id_7;
  wire id_8;
  logic [7:0][-1 : -1] id_9;
  supply0 [1 : 1] id_10;
  assign id_9[(id_7)] = id_8;
  assign id_10 = "" - 1'b0;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_8,
      id_3,
      id_8,
      id_1,
      id_10,
      id_10,
      id_3,
      id_8,
      id_5,
      id_3,
      id_6,
      id_1
  );
  logic [id_4 : id_2] id_11;
  wire id_12;
  logic id_13;
  wire id_14;
  wire id_15;
endmodule
