<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/PRU-ICSS_FAQ by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 08:45:57 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>PRU-ICSS FAQ - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"PRU-ICSS_FAQ","wgTitle":"PRU-ICSS FAQ","wgCurRevisionId":233847,"wgRevisionId":233847,"wgArticleId":35302,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":[],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"PRU-ICSS_FAQ","wgRelevantArticleId":35302,"wgRequestId":"ebf1e3e824dd79d9f340b9f3","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->

                    <script>var w=window;if(w.performance||w.mozPerformance||w.msPerformance||w.webkitPerformance){var d=document;AKSB=w.AKSB||{},AKSB.q=AKSB.q||[],AKSB.mark=AKSB.mark||function(e,_){AKSB.q.push(["mark",e,_||(new Date).getTime()])},AKSB.measure=AKSB.measure||function(e,_,t){AKSB.q.push(["measure",e,_,t||(new Date).getTime()])},AKSB.done=AKSB.done||function(e){AKSB.q.push(["done",e])},AKSB.mark("firstbyte",(new Date).getTime()),AKSB.prof={custid:"295384",ustr:"",originlat:"0",clientrtt:"178",ghostip:"23.11.215.94",ipv6:false,pct:"10",clientip:"163.125.46.158",requestid:"1747529b",region:"26813",protocol:"",blver:14,akM:"g",akN:"ae",akTT:"O",akTX:"1",akTI:"1747529b",ai:"181835",ra:"false",pmgn:"",pmgi:"",pmp:"",qc:""},function(e){var _=d.createElement("script");_.async="async",_.src=e;var t=d.getElementsByTagName("script"),t=t[t.length-1];t.parentNode.insertBefore(_,t)}(("https:"===d.location.protocol?"https:":"http:")+"//ds-aksb-a.akamaihd.net/aksb.min.js")}</script>
                    </head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-PRU-ICSS_FAQ rootpage-PRU-ICSS_FAQ skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">PRU-ICSS FAQ</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Introduction"><span class="tocnumber">1</span> <span class="toctext">Introduction</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#PRU_Applications_.26_Support_questions"><span class="tocnumber">2</span> <span class="toctext">PRU Applications &amp; Support questions</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Q:_What_is_the_difference_between_the_PRU_subsystem_and_ICSS.3F"><span class="tocnumber">2.1</span> <span class="toctext"><b>Q:</b> What is the difference between the PRU subsystem and ICSS?</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Q:_Is_TI_providing_libraries_for_the_PRU.3F"><span class="tocnumber">2.2</span> <span class="toctext"><b>Q:</b> Is TI providing libraries for the PRU?</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Q:_Can_I_develop_my_own_industrial_protocols_on_the_PRU-ICSS.3F"><span class="tocnumber">2.3</span> <span class="toctext"><b>Q:</b> Can I develop my own industrial protocols on the PRU-ICSS?</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Q:_What_differences_exist_between_the_PRU-ICSS_in_difference_devices.3F"><span class="tocnumber">2.4</span> <span class="toctext"><b>Q:</b> What differences exist between the PRU-ICSS in difference devices?</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Q:_Where_can_I_find_more_information_about_the_PRU.3F"><span class="tocnumber">2.5</span> <span class="toctext"><b>Q:</b> Where can I find more information about the PRU?</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Q:_Can_the_PRU_run_a_High_Level_Operating_System.3F"><span class="tocnumber">2.6</span> <span class="toctext"><b>Q:</b> Can the PRU run a High Level Operating System?</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Q:_My_processor_has_a_PRU._Is_the_PRU_supported_in_the_Linux_Processor_SDK.3F"><span class="tocnumber">2.7</span> <span class="toctext"><b>Q:</b> My processor has a PRU. Is the PRU supported in the Linux Processor SDK?</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#PRU_Memory_Access_questions"><span class="tocnumber">3</span> <span class="toctext">PRU Memory Access questions</span></a>
<ul>
<li class="toclevel-2 tocsection-11"><a href="#Q:_Why_does_my_PRU_firmware_hang_when_reading_or_writing_to_an_address_external_to_the_PRU_Subsystem.3F"><span class="tocnumber">3.1</span> <span class="toctext"><b>Q:</b> Why does my PRU firmware hang when reading or writing to an address external to the PRU Subsystem?</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Q:_In_AM437x.2C_why_can_PRU-ICSS0_not_access_memories_outside_of_the_ARM.3F"><span class="tocnumber">3.2</span> <span class="toctext"><b>Q:</b> In AM437x, why can PRU-ICSS0 not access memories outside of the ARM?</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Q:_Why_can_the_PRU_not_edit_pinmux_settings.3F"><span class="tocnumber">3.3</span> <span class="toctext"><b>Q:</b> Why can the PRU not edit pinmux settings?</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#PRU_GPI.2FO_questions"><span class="tocnumber">4</span> <span class="toctext">PRU GPI/O questions</span></a>
<ul>
<li class="toclevel-2 tocsection-15"><a href="#PRU_GPO_direct_output_mode"><span class="tocnumber">4.1</span> <span class="toctext">PRU GPO direct output mode</span></a>
<ul>
<li class="toclevel-3 tocsection-16"><a href="#Q:_What_is_the_maximum_speed_for_toggling_PRU_GPO_pins_via_PRU_software.3F"><span class="tocnumber">4.1.1</span> <span class="toctext"><b>Q:</b> What is the maximum speed for toggling PRU GPO pins via PRU software?</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-17"><a href="#PRU_GPI_28-bit_shift_in"><span class="tocnumber">4.2</span> <span class="toctext">PRU GPI 28-bit shift in</span></a>
<ul>
<li class="toclevel-3 tocsection-18"><a href="#Q:_When_does_the_PRU_start_capturing_from_the_input_pins.3F"><span class="tocnumber">4.2.1</span> <span class="toctext"><b>Q:</b> When does the PRU start capturing from the input pins?</span></a></li>
<li class="toclevel-3 tocsection-19"><a href="#Q:_Can_the_module_be_modified_so_that_the_GPI_start_bit_is_a_zero_instead_of_a_one.3F"><span class="tocnumber">4.2.2</span> <span class="toctext"><b>Q:</b> Can the module be modified so that the GPI start bit is a zero instead of a one?</span></a></li>
<li class="toclevel-3 tocsection-20"><a href="#Q:_What_happens_after_28_bit_shifts.3F"><span class="tocnumber">4.2.3</span> <span class="toctext"><b>Q:</b> What happens after 28 bit shifts?</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-21"><a href="#PRU_GPO_shift_out"><span class="tocnumber">4.3</span> <span class="toctext">PRU GPO shift out</span></a>
<ul>
<li class="toclevel-3 tocsection-22"><a href="#Q:_Can_data_be_pre-loaded_into_shadow_registers_prior_to_configuring_the_PRU_GPO_mode_to_shift_out_mode.3F"><span class="tocnumber">4.3.1</span> <span class="toctext"><b>Q:</b> Can data be pre-loaded into shadow registers prior to configuring the PRU GPO mode to shift out mode?</span></a></li>
<li class="toclevel-3 tocsection-23"><a href="#Q:_When_does_PRU.3Cn.3E_CLOCKOUT_start_running.3F"><span class="tocnumber">4.3.2</span> <span class="toctext"><b>Q:</b> When does PRU&lt;n&gt;_CLOCKOUT start running?</span></a></li>
<li class="toclevel-3 tocsection-24"><a href="#Q:_When_does_the_PRU_start_shifting_data_in_the_shadow_registers.3F"><span class="tocnumber">4.3.3</span> <span class="toctext"><b>Q:</b> When does the PRU start shifting data in the shadow registers?</span></a></li>
<li class="toclevel-3 tocsection-25"><a href="#Q:_The_shadow_registers_are_loaded_by_writing_to_PRU.3Cn.3E_R30_.5B0:15.5D._Does_this_change_the_state_of_the_corresponding_device-level_pins.3F"><span class="tocnumber">4.3.4</span> <span class="toctext"><b>Q:</b> The shadow registers are loaded by writing to PRU&lt;n&gt;_R30 [0:15].  Does this change the state of the corresponding device-level pins?</span></a></li>
<li class="toclevel-3 tocsection-26"><a href="#Q:_When_the_PRU.3Cn.3E_ENABLE_SHIFT_bit_is_cleared.2C_does_the_PRU_immediately_stop_shifting_PRU.3Cn.3E_DATAOUT.3F"><span class="tocnumber">4.3.5</span> <span class="toctext"><b>Q:</b> When the PRU&lt;n&gt;_ENABLE_SHIFT bit is cleared, does the PRU immediately stop shifting PRU&lt;n&gt;_DATAOUT?</span></a></li>
<li class="toclevel-3 tocsection-27"><a href="#Q:_Does_the_PRU_shift_data_out_LSB_or_MSB_first.3F"><span class="tocnumber">4.3.6</span> <span class="toctext"><b>Q:</b> Does the PRU shift data out LSB or MSB first?</span></a></li>
<li class="toclevel-3 tocsection-28"><a href="#Q:_What_happens_to_the_content_stored_in_R30_when_the_PRU_changes_to_a_different_GPO_mode.3F"><span class="tocnumber">4.3.7</span> <span class="toctext"><b>Q:</b> What happens to the content stored in R30 when the PRU changes to a different GPO mode?</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-29"><a href="#PRU_INTC_and_System_Event_questions"><span class="tocnumber">5</span> <span class="toctext">PRU INTC and System Event questions</span></a>
<ul>
<li class="toclevel-2 tocsection-30"><a href="#Q:_How_can_a_PRU_core_interrupt_the_ARM.3F_How_can_the_ARM_interrupt_a_PRU_core.3F"><span class="tocnumber">5.1</span> <span class="toctext"><b>Q:</b> How can a PRU core interrupt the ARM?  How can the ARM interrupt a PRU core?</span></a></li>
<li class="toclevel-2 tocsection-31"><a href="#Q:_On_devices_with_multiple_PRU-ICSSs.2C_how_can_one_PRU-ICSS_interrupt_the_other.3F"><span class="tocnumber">5.2</span> <span class="toctext"><b>Q:</b> On devices with multiple PRU-ICSSs, how can one PRU-ICSS interrupt the other?</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-32"><a href="#PRU_Debugger_questions"><span class="tocnumber">6</span> <span class="toctext">PRU Debugger questions</span></a>
<ul>
<li class="toclevel-2 tocsection-33"><a href="#Q:_When_using_the_XDS510_USB_emulator.2C_why_does_the_PRU_Program_Counter_not_increment_correctly_when_stepping_through_PRU_Disassembly_code.3F"><span class="tocnumber">6.1</span> <span class="toctext"><b>Q:</b> When using the XDS510 USB emulator, why does the PRU Program Counter not increment correctly when stepping through PRU Disassembly code?</span></a></li>
<li class="toclevel-2 tocsection-34"><a href="#Q:_Why_are_no_MMRs_outside_the_PRU_subsystem_visible_from_the_PRU_perspective_memory_browser_window_in_CCS.3F"><span class="tocnumber">6.2</span> <span class="toctext"><b>Q:</b> Why are no MMRs outside the PRU subsystem visible from the PRU perspective memory browser window in CCS?</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-35"><a href="#PRU_Linux_Driver_questions"><span class="tocnumber">7</span> <span class="toctext">PRU Linux Driver questions</span></a>
<ul>
<li class="toclevel-2 tocsection-36"><a href="#Q:_How_can_I_load_.28and_run.29_firmware_on_AM437x_PRUSS0_using_the_remote_proc_linux_driver.3F"><span class="tocnumber">7.1</span> <span class="toctext"><b>Q:</b> How can I load (and run) firmware on AM437x PRUSS0 using the remote_proc linux driver?</span></a></li>
</ul>
</li>
</ul>
</div>

<h1><span class="mw-headline" id="Introduction">Introduction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=1" title="Edit section: Introduction">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This article serves as a compilation of Frequently Asked Questions regarding the PRU.
<br /><br />
</p>
<h1><span id="PRU_Applications_&amp;_Support_questions"></span><span class="mw-headline" id="PRU_Applications_.26_Support_questions">PRU Applications &amp; Support questions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=2" title="Edit section: PRU Applications &amp; Support questions">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h3><span id="Q:_What_is_the_difference_between_the_PRU_subsystem_and_ICSS?"></span><span class="mw-headline" id="Q:_What_is_the_difference_between_the_PRU_subsystem_and_ICSS.3F"><b>Q:</b> What is the difference between the PRU subsystem and ICSS?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=3" title="Edit section: Q: What is the difference between the PRU subsystem and ICSS?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>PRU subsystem and ICSS both refer to the same hardware (PRU-ICSS), but their distinction lies in the targeted applications. The term "PRU subsystem" is used for broad market (or non-industrial) applications, while the term "ICSS" is used for industrial applications.  The ICSS is supported with ICE and IDK boards and Industrial Software Kit.
</p>
<h3><span id="Q:_Is_TI_providing_libraries_for_the_PRU?"></span><span class="mw-headline" id="Q:_Is_TI_providing_libraries_for_the_PRU.3F"><b>Q:</b> Is TI providing libraries for the PRU?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=4" title="Edit section: Q: Is TI providing libraries for the PRU?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>TI is not providing libraries for the PRU.  Customers will need to develop their own PRU firmware.  However, TI does provide the foundation for PRU development through example software and other resources available through the <a href="PRU-ICSS.html" title="PRU-ICSS">PRU-ICSS</a> wiki page.
</p><p>One exception is the ICSS firmware supported with the ICE and IDK boards.
</p>
<h3><span id="Q:_Can_I_develop_my_own_industrial_protocols_on_the_PRU-ICSS?"></span><span class="mw-headline" id="Q:_Can_I_develop_my_own_industrial_protocols_on_the_PRU-ICSS.3F"><b>Q:</b> Can I develop my own industrial protocols on the PRU-ICSS?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=5" title="Edit section: Q: Can I develop my own industrial protocols on the PRU-ICSS?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>TI only supports the industrial protocols enabled in the IDK (Industrial Development Kit) available on <a rel="nofollow" class="external text" href="http://www.ti.com/">ti.com</a>.  Independent development of industrial protocols using the MII_RT and IEP (Industrial Ethernet Peripheral) blocks in not supported or enabled.
</p>
<h3><span id="Q:_What_differences_exist_between_the_PRU-ICSS_in_difference_devices?"></span><span class="mw-headline" id="Q:_What_differences_exist_between_the_PRU-ICSS_in_difference_devices.3F"><b>Q:</b> What differences exist between the PRU-ICSS in difference devices?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=6" title="Edit section: Q: What differences exist between the PRU-ICSS in difference devices?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The PRU-ICSS differences between devices are summarized in the <a href="http://www.ti.com/lit/SPRAC90" title="PRU-ICSS Feature Comparison">PRU-ICSS Feature Comparison</a> wiki article.
</p>
<h3><span id="Q:_Where_can_I_find_more_information_about_the_PRU?"></span><span class="mw-headline" id="Q:_Where_can_I_find_more_information_about_the_PRU.3F"><b>Q:</b> Where can I find more information about the PRU?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=7" title="Edit section: Q: Where can I find more information about the PRU?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>For hardware technical details, refer to the device specific reference manuals on <a rel="nofollow" class="external text" href="http://www.ti.com/">ti.com</a>. For other PRU details, refer to the main <a href="PRU-ICSS.html" title="PRU-ICSS">PRU-ICSS</a> wiki page.
</p>
<h3><span id="Q:_Can_the_PRU_run_a_High_Level_Operating_System?"></span><span class="mw-headline" id="Q:_Can_the_PRU_run_a_High_Level_Operating_System.3F"><b>Q:</b> Can the PRU run a High Level Operating System?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=8" title="Edit section: Q: Can the PRU run a High Level Operating System?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>No, the PRU cannot run a HLOS such as Linux or Android.
</p>
<h3><span id="Q:_My_processor_has_a_PRU._Is_the_PRU_supported_in_the_Linux_Processor_SDK?"></span><span class="mw-headline" id="Q:_My_processor_has_a_PRU._Is_the_PRU_supported_in_the_Linux_Processor_SDK.3F"><b>Q:</b> My processor has a PRU. Is the PRU supported in the Linux Processor SDK?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=9" title="Edit section: Q: My processor has a PRU. Is the PRU supported in the Linux Processor SDK?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>It depends. OMAP138 PRU is NOT supported in Linux Processor SDKs 4.3 and older, and there are no plans to add support for it. However, Linux Processor SDK 4.3 does support the PRU for AMIC11x, AM335x, AM437x, AM572x / AM571x, and 66AK2G02 (K2G). More processors will be added in future releases.
</p><p><br /><br />
</p><p><br />
</p>
<h1><span class="mw-headline" id="PRU_Memory_Access_questions">PRU Memory Access questions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=10" title="Edit section: PRU Memory Access questions">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h3><span id="Q:_Why_does_my_PRU_firmware_hang_when_reading_or_writing_to_an_address_external_to_the_PRU_Subsystem?"></span><span class="mw-headline" id="Q:_Why_does_my_PRU_firmware_hang_when_reading_or_writing_to_an_address_external_to_the_PRU_Subsystem.3F"><b>Q:</b> Why does my PRU firmware hang when reading or writing to an address external to the PRU Subsystem?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=11" title="Edit section: Q: Why does my PRU firmware hang when reading or writing to an address external to the PRU Subsystem?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The OCP master port is in standby and needs to be enabled in the PRU-ICSS CFG register space, SYSCFG[STANDBY_INIT].
</p>
<h3><span id="Q:_In_AM437x,_why_can_PRU-ICSS0_not_access_memories_outside_of_the_ARM?"></span><span class="mw-headline" id="Q:_In_AM437x.2C_why_can_PRU-ICSS0_not_access_memories_outside_of_the_ARM.3F"><b>Q:</b> In AM437x, why can PRU-ICSS0 not access memories outside of the ARM?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=12" title="Edit section: Q: In AM437x, why can PRU-ICSS0 not access memories outside of the ARM?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Make sure PRU-ICSS1's OCP master port is enabled.  PRU-ICSS0 accesses all external memories through the PRU-ICSS1 OCP master port.
</p>
<h3><span id="Q:_Why_can_the_PRU_not_edit_pinmux_settings?"></span><span class="mw-headline" id="Q:_Why_can_the_PRU_not_edit_pinmux_settings.3F"><b>Q:</b> Why can the PRU not edit pinmux settings?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=13" title="Edit section: Q: Why can the PRU not edit pinmux settings?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The PRU does not have privileges to edit the pinmux or pad config settings in the device-level Control Module. However, the PRU can read these registers.
</p><p><br /><br />
</p>
<h1><span id="PRU_GPI/O_questions"></span><span class="mw-headline" id="PRU_GPI.2FO_questions">PRU GPI/O questions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=14" title="Edit section: PRU GPI/O questions">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="PRU_GPO_direct_output_mode">PRU GPO direct output mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=15" title="Edit section: PRU GPO direct output mode">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="Q:_What_is_the_maximum_speed_for_toggling_PRU_GPO_pins_via_PRU_software?"></span><span class="mw-headline" id="Q:_What_is_the_maximum_speed_for_toggling_PRU_GPO_pins_via_PRU_software.3F"><b>Q:</b> What is the maximum speed for toggling PRU GPO pins via PRU software?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=16" title="Edit section: Q: What is the maximum speed for toggling PRU GPO pins via PRU software?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The max PRU IO speed depends on the PRU software executing on the PRU and is therefore not published.
</p><p>For example, if the PRU software contained a tight loop that <b><u>only</u></b> toggled a PRU GPO pin, then the fastest 50% duty cycle square wave we could achieve would be 50 MHz.  This is based on a 4 instruction loop (1. <b>SET</b> output, 2. <b>NOP</b>, 3. <b>CLEAR</b> output, 4. <b>LOOP</b> back to Set instruction) with the PRU running at 200 MHz.  However, if the PRU needed to do any processing in addition to toggling the GPO, then that max speed starts decreasing with the number of PRU instructions that are executed between the GPO toggles.
</p><p><br /><br />
</p>
<h2><span class="mw-headline" id="PRU_GPI_28-bit_shift_in">PRU GPI 28-bit shift in</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=17" title="Edit section: PRU GPI 28-bit shift in">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="Q:_When_does_the_PRU_start_capturing_from_the_input_pins?"></span><span class="mw-headline" id="Q:_When_does_the_PRU_start_capturing_from_the_input_pins.3F"><b>Q:</b> When does the PRU start capturing from the input pins?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=18" title="Edit section: Q: When does the PRU start capturing from the input pins?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The PRU continually captures and shifts the input once the GPI mode is set to 28-bit shift mode.
</p>
<h3><span id="Q:_Can_the_module_be_modified_so_that_the_GPI_start_bit_is_a_zero_instead_of_a_one?"></span><span class="mw-headline" id="Q:_Can_the_module_be_modified_so_that_the_GPI_start_bit_is_a_zero_instead_of_a_one.3F"><b>Q:</b> Can the module be modified so that the GPI start bit is a zero instead of a one?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=19" title="Edit section: Q: Can the module be modified so that the GPI start bit is a zero instead of a one?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>No, the GPI start bit flag only detects the first 1 captured.
</p>
<h3><span id="Q:_What_happens_after_28_bit_shifts?"></span><span class="mw-headline" id="Q:_What_happens_after_28_bit_shifts.3F"><b>Q:</b> What happens after 28 bit shifts?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=20" title="Edit section: Q: What happens after 28 bit shifts?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The shift register overflows into a bit bucket.
</p><p><br /><br />
</p>
<h2><span class="mw-headline" id="PRU_GPO_shift_out">PRU GPO shift out</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=21" title="Edit section: PRU GPO shift out">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="Q:_Can_data_be_pre-loaded_into_shadow_registers_prior_to_configuring_the_PRU_GPO_mode_to_shift_out_mode?"></span><span class="mw-headline" id="Q:_Can_data_be_pre-loaded_into_shadow_registers_prior_to_configuring_the_PRU_GPO_mode_to_shift_out_mode.3F"><b>Q:</b> Can data be pre-loaded into shadow registers prior to configuring the PRU GPO mode to shift out mode?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=22" title="Edit section: Q: Can data be pre-loaded into shadow registers prior to configuring the PRU GPO mode to shift out mode?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Yes, data can be loaded into the shadow registers even when the PRU is configured for a different GPO mode by setting PRU&lt;n&gt;_LOAD_GPO_SH0/1.  Note for AM335x, PRU&lt;n&gt;_LOAD_GPO_SH0/1 corresponds to pru&lt;n&gt;_r30[29/30].  Please refer to the technical reference manuals for other devices to confirm how PRU&lt;n&gt;_LOAD_GPO_SH0/1 is mapped.
</p>
<h3><span id="Q:_When_does_PRU&lt;n&gt;_CLOCKOUT_start_running?"></span><span class="mw-headline" id="Q:_When_does_PRU.3Cn.3E_CLOCKOUT_start_running.3F"><b>Q:</b> When does PRU&lt;n&gt;_CLOCKOUT start running?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=23" title="Edit section: Q: When does PRU&lt;n&gt; CLOCKOUT start running?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>PRU&lt;n&gt;_CLOCKOUT is a free-running clock that begins when the PRU GPO mode is set to shift out mode.  It is independent of PRU&lt;n&gt;_ENABLE_SHIFT.
</p>
<h3><span id="Q:_When_does_the_PRU_start_shifting_data_in_the_shadow_registers?"></span><span class="mw-headline" id="Q:_When_does_the_PRU_start_shifting_data_in_the_shadow_registers.3F"><b>Q:</b> When does the PRU start shifting data in the shadow registers?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=24" title="Edit section: Q: When does the PRU start shifting data in the shadow registers?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The PRU starts shifting data as soon as the PRU&lt;n&gt;_ENABLE_SHIFT bit is set, regardless of the configured GPO mode.  The output on PRU&lt;n&gt;_DATAOUT would only be seen if in shift out mode, but the shadow registers would still "drain" when in other GPO modes.
</p>
<h3><span id="Q:_The_shadow_registers_are_loaded_by_writing_to_PRU&lt;n&gt;_R30_[0:15]._Does_this_change_the_state_of_the_corresponding_device-level_pins?"></span><span class="mw-headline" id="Q:_The_shadow_registers_are_loaded_by_writing_to_PRU.3Cn.3E_R30_.5B0:15.5D._Does_this_change_the_state_of_the_corresponding_device-level_pins.3F"><b>Q:</b> The shadow registers are loaded by writing to PRU&lt;n&gt;_R30 [0:15].  Does this change the state of the corresponding device-level pins?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=25" title="Edit section: Q: The shadow registers are loaded by writing to PRU&lt;n&gt; R30 [0:15]. Does this change the state of the corresponding device-level pins?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>If any device-level pins mapped to PRU&lt;n&gt;_R30 [2:15] are configured for the PRU&lt;n&gt;_R30 [2:15] pinmux setting, then yes, these pins will reflect the value written to PRU&lt;n&gt;_R30.  Any pin configured for a different pinmux setting will <b>not</b> reflect the value written to PRU&lt;n&gt;_R30.
</p>
<h3><span id="Q:_When_the_PRU&lt;n&gt;_ENABLE_SHIFT_bit_is_cleared,_does_the_PRU_immediately_stop_shifting_PRU&lt;n&gt;_DATAOUT?"></span><span class="mw-headline" id="Q:_When_the_PRU.3Cn.3E_ENABLE_SHIFT_bit_is_cleared.2C_does_the_PRU_immediately_stop_shifting_PRU.3Cn.3E_DATAOUT.3F"><b>Q:</b> When the PRU&lt;n&gt;_ENABLE_SHIFT bit is cleared, does the PRU immediately stop shifting PRU&lt;n&gt;_DATAOUT?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=26" title="Edit section: Q: When the PRU&lt;n&gt; ENABLE SHIFT bit is cleared, does the PRU immediately stop shifting PRU&lt;n&gt; DATAOUT?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>No, when the shift operation is disabled by clearing the PRU&lt;n&gt;_ENABLE_SHIFT bit, the PRU will continue shifting all the data loaded in the shadow register used for GPO shifting (i.e. GPCFG0/1[PRU0/1_GPO_SH_SEL]).
</p>
<h3><span id="Q:_Does_the_PRU_shift_data_out_LSB_or_MSB_first?"></span><span class="mw-headline" id="Q:_Does_the_PRU_shift_data_out_LSB_or_MSB_first.3F"><b>Q:</b> Does the PRU shift data out LSB or MSB first?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=27" title="Edit section: Q: Does the PRU shift data out LSB or MSB first?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The PRU shifts data out LSB first.  PRU&lt;n&gt;_R30[0] = SH0/1[0] = LSB = first bit to be shifted out.
</p>
<h3><span id="Q:_What_happens_to_the_content_stored_in_R30_when_the_PRU_changes_to_a_different_GPO_mode?"></span><span class="mw-headline" id="Q:_What_happens_to_the_content_stored_in_R30_when_the_PRU_changes_to_a_different_GPO_mode.3F"><b>Q:</b> What happens to the content stored in R30 when the PRU changes to a different GPO mode?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=28" title="Edit section: Q: What happens to the content stored in R30 when the PRU changes to a different GPO mode?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>R30 holds state when changing between GPO modes.
</p><p><br /><br />
</p>
<h1><span class="mw-headline" id="PRU_INTC_and_System_Event_questions">PRU INTC and System Event questions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=29" title="Edit section: PRU INTC and System Event questions">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h3><span id="Q:_How_can_a_PRU_core_interrupt_the_ARM?_How_can_the_ARM_interrupt_a_PRU_core?"></span><span class="mw-headline" id="Q:_How_can_a_PRU_core_interrupt_the_ARM.3F_How_can_the_ARM_interrupt_a_PRU_core.3F"><b>Q:</b> How can a PRU core interrupt the ARM?  How can the ARM interrupt a PRU core?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=30" title="Edit section: Q: How can a PRU core interrupt the ARM? How can the ARM interrupt a PRU core?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The PRU can interrupt the ARM by writing to R31 and generating a system event.  The PRU INTC should be pre-configured to map this system event to a Host interrupt that is connected to the ARM (ie Host 2-9 on AM335x).  The ARM can interrupt a PRU by writing to the PRU INTC SRSR<i>x</i> register and setting a pr&lt;k&gt;_pru_mst_intr&lt;x&gt;_intr_req system event.  The PRU INTC should be pre-configured to map this system event to a Host interrupt that is connected to the PRU (ie Host 0-1 on AM335x).  The PRU can poll R31 bit 30 or 31 to detect an interrupt on Host 0 or 1, respectively.
</p>
<h3><span id="Q:_On_devices_with_multiple_PRU-ICSSs,_how_can_one_PRU-ICSS_interrupt_the_other?"></span><span class="mw-headline" id="Q:_On_devices_with_multiple_PRU-ICSSs.2C_how_can_one_PRU-ICSS_interrupt_the_other.3F"><b>Q:</b> On devices with multiple PRU-ICSSs, how can one PRU-ICSS interrupt the other?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=31" title="Edit section: Q: On devices with multiple PRU-ICSSs, how can one PRU-ICSS interrupt the other?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Check the PRU-ICSS System Event table in your device-specific reference manual on <a rel="nofollow" class="external text" href="http://www.ti.com/">ti.com</a>.  There will be a System event tied to a PRU Host event from the other PRU-ICSS.  By generating an interrupt of this Host, one PRU-ICSS can interrupt another PRU-ICSS. The other PRU-ICSS will detect this interrupt as the corresponding System event.
</p><p>For example, on AM437x, the PRU can generate an interrupt on Host 7.  The other PRU-ICSS will receive this as system event 56.
</p><p><br /><br />
</p><p><br />
</p>
<h1><span class="mw-headline" id="PRU_Debugger_questions">PRU Debugger questions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=32" title="Edit section: PRU Debugger questions">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h3><span id="Q:_When_using_the_XDS510_USB_emulator,_why_does_the_PRU_Program_Counter_not_increment_correctly_when_stepping_through_PRU_Disassembly_code?"></span><span class="mw-headline" id="Q:_When_using_the_XDS510_USB_emulator.2C_why_does_the_PRU_Program_Counter_not_increment_correctly_when_stepping_through_PRU_Disassembly_code.3F"><b>Q:</b> When using the XDS510 USB emulator, why does the PRU Program Counter not increment correctly when stepping through PRU Disassembly code?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=33" title="Edit section: Q: When using the XDS510 USB emulator, why does the PRU Program Counter not increment correctly when stepping through PRU Disassembly code?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>There is a known bug associated with PRU debug in the XDS510 USB class driver, and a different emulator should be used to debug the PRU.  Two good alternatives are the XDS200 or the XDS560v2 emulators.  Comparative benchmarks for various classes of XDS emulators are available at <a href="http://dev.ti.com/tirex/#/?link=Development%20Tools%2FDebug%20Probes%2FXDS%2FDocuments%2FDebug%20Probe%20Performance%20Comparison" title="XDS Performance comparison">XDS_Performance_comparison</a>.
</p>
<h3><span id="Q:_Why_are_no_MMRs_outside_the_PRU_subsystem_visible_from_the_PRU_perspective_memory_browser_window_in_CCS?"></span><span class="mw-headline" id="Q:_Why_are_no_MMRs_outside_the_PRU_subsystem_visible_from_the_PRU_perspective_memory_browser_window_in_CCS.3F"><b>Q:</b> Why are no MMRs outside the PRU subsystem visible from the PRU perspective memory browser window in CCS?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=34" title="Edit section: Q: Why are no MMRs outside the PRU subsystem visible from the PRU perspective memory browser window in CCS?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The PRU core is capable of writing to the 32 bit memory map (i.e. MMRs outside of the PRU subsystem) but the PRU perspective of the CCS memory browser just cannot show those addresses.  To view the full 32 bit memory map in a memory browser in CCS, the ARM core perspective or the DAP (debug access port) perspective should be used. 
</p><p>Note the PRU perspective memory browser includes a drop-down menu for viewing the following memories:
</p>
<dl><dd><dl><dd><ul><li>Program_Memory - Instruction ram for the PRU</li>
<li>Data_Memory - Data ram for the PRU</li>
<li>PRU_Device_Memory - The memory map inside the PRU subsystem starting with the base address of the shared memory (0x00010000).  Includes PRU shared memory and all submodules inside the PRU subsystem.</li></ul></dd></dl></dd></dl>
<p><br /><br />
</p><p><br />
</p>
<h1><span class="mw-headline" id="PRU_Linux_Driver_questions">PRU Linux Driver questions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=35" title="Edit section: PRU Linux Driver questions">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h3><span id="Q:_How_can_I_load_(and_run)_firmware_on_AM437x_PRUSS0_using_the_remote_proc_linux_driver?"></span><span class="mw-headline" id="Q:_How_can_I_load_.28and_run.29_firmware_on_AM437x_PRUSS0_using_the_remote_proc_linux_driver.3F"><b>Q:</b> How can I load (and run) firmware on AM437x PRUSS0 using the remote_proc linux driver?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit&amp;section=36" title="Edit section: Q: How can I load (and run) firmware on AM437x PRUSS0 using the remote proc linux driver?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>As a result of shared reset logic between the two PRU subsystems in the AM437x device, the current implementation of the Linux driver (pruss_remoteproc) can only load one subsystem (two PRUs) with firmware. Since subsystem 1 (PRUSS1) has larger instruction and data rams, as well as a shared ram, the decision was made to support it, instead of PRUSS0. Support for loading both subsystems simultaneously is planned for a future release of the Linux Processor SDK but that support is not currently there.
</p><p>Refer to <a rel="nofollow" class="external text" href="AM437x_Linux_PRU_Driver.html">this wiki page</a> for instructions on how to load PRUSS0 instead of PRUSS1 while using the 2.0.1.7 version of the Linux Processor SDK for the AM437x device.
</p>
<!-- 
NewPP limit report
Cached time: 20201130202740
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.044 seconds
Real time usage: 0.045 seconds
Preprocessor visited node count: 142/1000000
Preprocessor generated node count: 148/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:35302-0!canonical and timestamp 20201130202740 and revision id 233847
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>PRU-ICSS FAQ</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>PRU-ICSS FAQ</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>PRU-ICSS FAQ</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>PRU-ICSS FAQ</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>PRU-ICSS FAQ</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>PRU-ICSS FAQ</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>PRU-ICSS FAQ</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>PRU-ICSS FAQ</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>PRU-ICSS FAQ</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;oldid=233847">https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;oldid=233847</a>"					</div>
				<div id="catlinks" class="catlinks catlinks-allhidden" data-mw="interface"></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=PRU-ICSS+FAQ" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="PRU-ICSS_FAQ.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:PRU-ICSS_FAQ&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="PRU-ICSS_FAQ.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/PRU-ICSS_FAQ.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/PRU-ICSS_FAQ.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;oldid=233847" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=PRU-ICSS_FAQ&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 9 April 2018, at 13:39.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.044","walltime":"0.045","ppvisitednodes":{"value":142,"limit":1000000},"ppgeneratednodes":{"value":148,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130202740","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":232});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/PRU-ICSS_FAQ by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 08:46:03 GMT -->
</html>
