---

    # 
  # 
  # ======== Result =========
  # 
  # best option name nlist_16384_nprobe_16_OPQ_1
  # nprobe: 16
  # QPS 8473.550417624985
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 256.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 8473.550417624985
  # Cycles per query: 16522
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 9981.36
  #         LUT: 10667.52
  #         DSP48E: 0
  #         
  # QPS: 8531.383302864107
  # Cycles per query: 16410
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 226.0
  #         URAM: 304
  #         FF: 58766
  #         LUT: 45294
  #         DSP48E: 324
  #         
  # QPS: 10835.913312693498
  # Cycles per query: 12920
  # PE_NUM_TABLE_CONSTRUCTION: 6
  # Stage 5:
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 231.0
  #         URAM: 0.0
  #         FF: 64691.0
  #         LUT: 60184.666666666664
  #         DSP48E: 330.0
  #         
  # QPS: 9011.328527291453
  # Cycles per query: 15536
  # HBM_CHANNEL_NUM: 11
  # STAGE5_COMP_PE_NUM: 11
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 46.0
  #         URAM: 0
  #         FF: 49466.1
  #         LUT: 52046.700000000004
  #         DSP48E: 0
  #         
  # QPS: 13645.22417153996
  # Cycles per query: 10260
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 743319
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 987.0
  #         URAM: 560.0
  #         FF: 693906.46
  #         LUT: 507415.88666666666
  #         DSP48E: 1606.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 547.0
  #         URAM: 560.0
  #         FF: 369762.45999999996
  #         LUT: 313654.88666666666
  #         DSP48E: 1602.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '26.666666666666668%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.38281480117820327%', 'LUT': '0.8182621502209131%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '5.60515873015873%', 'DSP48E': '3.590425531914894%', 'FF': '2.2538506381934216%', 'LUT': '3.4743188512518413%', 'URAM': '31.666666666666664%'}
  # Stage 5: {'BRAM_18K': '5.729166666666666%', 'DSP48E': '3.6569148936170213%', 'FF': '2.4810919857633773%', 'LUT': '4.616521436753395%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '1.1408730158730158%', 'DSP48E': '0.0%', 'FF': '1.8971718519882177%', 'LUT': '3.9922910530191458%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '6.764168190127971%', 'DSP48E': '1.2484394506866416%', 'FF': '0.7191103174724661%', 'LUT': '0.6861044069391512%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.6861044069391512%
  # Stage 2: {'BRAM_18K': '0.18281535648994515%', 'DSP48E': '57.927590511860174%', 'FF': '49.8154950613429%', 'LUT': '45.69034505504171%', 'URAM': '45.714285714285715%'}
  # LUT only:
  # Stage 2: 45.69034505504171%
  # Stage 3: {'BRAM_18K': '1.0968921389396709%', 'DSP48E': '0.0%', 'FF': '2.6993978783027357%', 'LUT': '3.401037399215397%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 3.401037399215397%
  # Stage 4: {'BRAM_18K': '41.3162705667276%', 'DSP48E': '20.224719101123593%', 'FF': '15.892905948321525%', 'LUT': '14.44071236426669%', 'URAM': '54.285714285714285%'}
  # LUT only:
  # Stage 4: 14.44071236426669%
  # Stage 5: {'BRAM_18K': '42.230347349177336%', 'DSP48E': '20.59925093632959%', 'FF': '17.49528602768383%', 'LUT': '19.188180776098434%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 19.188180776098434%
  # Stage 6: {'BRAM_18K': '8.409506398537477%', 'DSP48E': '0.0%', 'FF': '13.377804766876553%', 'LUT': '16.593619998438626%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 16.593619998438626%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '24.479166666666664%', 'DSP48E': '17.796985815602838%', 'FF': '26.61337368065783%', 'LUT': '38.921812612502045%', 'URAM': '58.333333333333336%'}


  # Constants
  NLIST: 16384
  NPROBE: 16
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: 1
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 6

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 11 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 11

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
