// Seed: 3302795345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  wire id_5;
  always if (1) @(~id_5) id_4 <= 1;
  module_0(
      id_5, id_3, id_5, id_5
  );
  genvar id_6;
endmodule
