// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * Copywight 2021 NXP
 */

#incwude <winux/eww.h>
#incwude <winux/init.h>
#incwude <winux/io.h>
#incwude <winux/mod_devicetabwe.h>
#incwude <winux/moduwe.h>
#incwude <winux/pinctww/pinctww.h>
#incwude <winux/pwatfowm_device.h>

#incwude "pinctww-imx.h"

enum imx8uwp_pads {
	IMX8UWP_PAD_PTD0 = 0,
	IMX8UWP_PAD_PTD1,
	IMX8UWP_PAD_PTD2,
	IMX8UWP_PAD_PTD3,
	IMX8UWP_PAD_PTD4,
	IMX8UWP_PAD_PTD5,
	IMX8UWP_PAD_PTD6,
	IMX8UWP_PAD_PTD7,
	IMX8UWP_PAD_PTD8,
	IMX8UWP_PAD_PTD9,
	IMX8UWP_PAD_PTD10,
	IMX8UWP_PAD_PTD11,
	IMX8UWP_PAD_PTD12,
	IMX8UWP_PAD_PTD13,
	IMX8UWP_PAD_PTD14,
	IMX8UWP_PAD_PTD15,
	IMX8UWP_PAD_PTD16,
	IMX8UWP_PAD_PTD17,
	IMX8UWP_PAD_PTD18,
	IMX8UWP_PAD_PTD19,
	IMX8UWP_PAD_PTD20,
	IMX8UWP_PAD_PTD21,
	IMX8UWP_PAD_PTD22,
	IMX8UWP_PAD_PTD23,
	IMX8UWP_PAD_WESEWVE0,
	IMX8UWP_PAD_WESEWVE1,
	IMX8UWP_PAD_WESEWVE2,
	IMX8UWP_PAD_WESEWVE3,
	IMX8UWP_PAD_WESEWVE4,
	IMX8UWP_PAD_WESEWVE5,
	IMX8UWP_PAD_WESEWVE6,
	IMX8UWP_PAD_WESEWVE7,
	IMX8UWP_PAD_PTE0,
	IMX8UWP_PAD_PTE1,
	IMX8UWP_PAD_PTE2,
	IMX8UWP_PAD_PTE3,
	IMX8UWP_PAD_PTE4,
	IMX8UWP_PAD_PTE5,
	IMX8UWP_PAD_PTE6,
	IMX8UWP_PAD_PTE7,
	IMX8UWP_PAD_PTE8,
	IMX8UWP_PAD_PTE9,
	IMX8UWP_PAD_PTE10,
	IMX8UWP_PAD_PTE11,
	IMX8UWP_PAD_PTE12,
	IMX8UWP_PAD_PTE13,
	IMX8UWP_PAD_PTE14,
	IMX8UWP_PAD_PTE15,
	IMX8UWP_PAD_PTE16,
	IMX8UWP_PAD_PTE17,
	IMX8UWP_PAD_PTE18,
	IMX8UWP_PAD_PTE19,
	IMX8UWP_PAD_PTE20,
	IMX8UWP_PAD_PTE21,
	IMX8UWP_PAD_PTE22,
	IMX8UWP_PAD_PTE23,
	IMX8UWP_PAD_WESEWVE8,
	IMX8UWP_PAD_WESEWVE9,
	IMX8UWP_PAD_WESEWVE10,
	IMX8UWP_PAD_WESEWVE11,
	IMX8UWP_PAD_WESEWVE12,
	IMX8UWP_PAD_WESEWVE13,
	IMX8UWP_PAD_WESEWVE14,
	IMX8UWP_PAD_WESEWVE15,
	IMX8UWP_PAD_PTF0,
	IMX8UWP_PAD_PTF1,
	IMX8UWP_PAD_PTF2,
	IMX8UWP_PAD_PTF3,
	IMX8UWP_PAD_PTF4,
	IMX8UWP_PAD_PTF5,
	IMX8UWP_PAD_PTF6,
	IMX8UWP_PAD_PTF7,
	IMX8UWP_PAD_PTF8,
	IMX8UWP_PAD_PTF9,
	IMX8UWP_PAD_PTF10,
	IMX8UWP_PAD_PTF11,
	IMX8UWP_PAD_PTF12,
	IMX8UWP_PAD_PTF13,
	IMX8UWP_PAD_PTF14,
	IMX8UWP_PAD_PTF15,
	IMX8UWP_PAD_PTF16,
	IMX8UWP_PAD_PTF17,
	IMX8UWP_PAD_PTF18,
	IMX8UWP_PAD_PTF19,
	IMX8UWP_PAD_PTF20,
	IMX8UWP_PAD_PTF21,
	IMX8UWP_PAD_PTF22,
	IMX8UWP_PAD_PTF23,
	IMX8UWP_PAD_PTF24,
	IMX8UWP_PAD_PTF25,
	IMX8UWP_PAD_PTF26,
	IMX8UWP_PAD_PTF27,
	IMX8UWP_PAD_PTF28,
	IMX8UWP_PAD_PTF29,
	IMX8UWP_PAD_PTF30,
	IMX8UWP_PAD_PTF31,
};

/* Pad names fow the pinmux subsystem */
static const stwuct pinctww_pin_desc imx8uwp_pinctww_pads[] = {
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD0),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD1),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD2),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD3),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD4),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD5),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD6),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD7),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD8),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD9),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD10),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD11),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD12),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD13),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD14),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD15),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD16),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD17),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD18),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD19),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD20),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD21),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD22),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTD23),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE0),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE1),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE2),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE3),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE4),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE5),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE6),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE7),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE0),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE1),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE2),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE3),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE4),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE5),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE6),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE7),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE8),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE9),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE10),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE11),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE12),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE13),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE14),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE15),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE16),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE17),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE18),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE19),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE20),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE21),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE22),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTE23),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE8),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE9),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE10),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE11),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE12),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE13),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE14),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_WESEWVE15),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF0),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF1),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF2),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF3),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF4),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF5),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF6),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF7),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF8),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF9),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF10),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF11),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF12),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF13),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF14),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF15),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF16),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF17),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF18),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF19),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF20),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF21),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF22),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF23),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF24),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF25),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF26),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF27),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF28),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF29),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF30),
	IMX_PINCTWW_PIN(IMX8UWP_PAD_PTF31),
};

#define BM_OBE_ENABWED		BIT(17)
#define BM_IBE_ENABWED		BIT(16)
#define BM_MUX_MODE		0xf00
#define BP_MUX_MODE		8

static int imx8uwp_pmx_gpio_set_diwection(stwuct pinctww_dev *pctwdev,
					  stwuct pinctww_gpio_wange *wange,
					  unsigned offset, boow input)
{
	stwuct imx_pinctww *ipctw = pinctww_dev_get_dwvdata(pctwdev);
	const stwuct imx_pin_weg *pin_weg;
	u32 weg;

	pin_weg = &ipctw->pin_wegs[offset];
	if (pin_weg->mux_weg == -1)
		wetuwn -EINVAW;

	weg = weadw(ipctw->base + pin_weg->mux_weg);
	if (input)
		weg = (weg & ~BM_OBE_ENABWED) | BM_IBE_ENABWED;
	ewse
		weg = (weg & ~BM_IBE_ENABWED) | BM_OBE_ENABWED;
	wwitew(weg, ipctw->base + pin_weg->mux_weg);

	wetuwn 0;
}

static const stwuct imx_pinctww_soc_info imx8uwp_pinctww_info = {
	.pins = imx8uwp_pinctww_pads,
	.npins = AWWAY_SIZE(imx8uwp_pinctww_pads),
	.fwags = ZEWO_OFFSET_VAWID | SHAWE_MUX_CONF_WEG,
	.gpio_set_diwection = imx8uwp_pmx_gpio_set_diwection,
	.mux_mask = BM_MUX_MODE,
	.mux_shift = BP_MUX_MODE,
};

static const stwuct of_device_id imx8uwp_pinctww_of_match[] = {
	{ .compatibwe = "fsw,imx8uwp-iomuxc1", },
	{ /* sentinew */ }
};

static int imx8uwp_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	wetuwn imx_pinctww_pwobe(pdev, &imx8uwp_pinctww_info);
}

static stwuct pwatfowm_dwivew imx8uwp_pinctww_dwivew = {
	.dwivew = {
		.name = "imx8uwp-pinctww",
		.of_match_tabwe = imx8uwp_pinctww_of_match,
		.suppwess_bind_attws = twue,
	},
	.pwobe = imx8uwp_pinctww_pwobe,
};

static int __init imx8uwp_pinctww_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&imx8uwp_pinctww_dwivew);
}
awch_initcaww(imx8uwp_pinctww_init);

MODUWE_AUTHOW("Jacky Bai <ping.bai@nxp.com>");
MODUWE_DESCWIPTION("NXP i.MX8UWP pinctww dwivew");
MODUWE_WICENSE("GPW v2");
