Information: Scenario func1_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
Information: Scenario func1_bst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 19:32:46 2020
****************************************


  Scenario 'funccts_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            12.0000
  Critical Path Length:        7.4961
  Critical Path Slack:        -3.3455
  Critical Path Clk Period:    5.4000
  Total Negative Slack:      -39.6310
  No. of Violating Paths:     42.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        2.4886
  Critical Path Slack:         3.8622
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        5.7116
  Critical Path Slack:        -3.0113
  Critical Path Clk Period:    5.4000
  Total Negative Slack:      -15.4462
  No. of Violating Paths:      8.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            35.0000
  Critical Path Length:       14.4509
  Critical Path Slack:        -9.8857
  Critical Path Clk Period:    5.4000
  Total Negative Slack:    -3284.2188
  No. of Violating Paths:   1611.0000
  Worst Hold Violation:       -0.4478
  Total Hold Violation:     -259.4522
  No. of Hold Violations:   1763.0000
  -----------------------------------

  Scenario 'funccts_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:        3.5697
  Critical Path Slack:         0.8746
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.3057
  Total Hold Violation:      -24.7371
  No. of Hold Violations:    182.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              27345
  Buf/Inv Cell Count:            3167
  Buf Cell Count:                 531
  Inv Cell Count:                2636
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     21941
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      56229.4399
  Noncombinational Area:   44262.7205
  Buf/Inv Area:             3941.1199
  Total Buffer Area:        1153.6000
  Total Inverter Area:      2787.5199
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :  18775604.0000
  Net YLength        :  16475762.0000
  -----------------------------------
  Cell Area:              100492.1604
  Design Area:            100492.1604
  Net Length        :   35251368.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         29832
  Nets With Violations:         15876
  Max Trans Violations:          1042
  Max Cap Violations:             149
  Max Net Length Violations:    15419
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             45.8450
  -----------------------------------------
  Overall Compile Time:             46.5919
  Overall Compile Wall Clock Time:  46.7600

  --------------------------------------------------------------------

  Scenario: funccts_wst   WNS: 9.8857  TNS: 3339.2959  Number of Violating Paths: 1661
  Design  WNS: 9.8857  TNS: 3339.2959  Number of Violating Paths: 1661


  Scenario: funccts_wst  (Hold)  WNS: 0.4478  TNS: 284.1894  Number of Violating Paths: 1945
  Design (Hold)  WNS: 0.4478  TNS: 284.1894  Number of Violating Paths: 1945

  --------------------------------------------------------------------


1
