<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='storm_soc.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: storm_soc
    <br/>
    Created: Feb 17, 2012
    <br/>
    Updated: Mar 14, 2014
    <br/>
    SVN Updated: Feb  3, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System on Chip
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: GPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     <u>
      Welcome to the
      <b>
       STORM SoC
      </b>
      project!
     </u>
     <br/>
     This is an FPGA/evaluation board-independent, complete system on chip implementation based on the STORM CORE processor.
     <br/>
     Most of the SoC's components were designed by myself, but the are also some IPs used, which are available here at oppencores.
     <br/>
     All components are connected via an 32-bit, pipelined Wishbone bus fabric.
     <br/>
     The boot ROM features a pre-installed bootloader, which allows easy program downloading to RAM or to an attached I&#178;C EEPROM.
     <br/>
     It is also capable of booting program files directly from the EEPROM.
     <br/>
     Compatible programs files can be generated by using the provided WinARM-compatible makefiles.
     <br/>
     Included IO driver libraries allow fast and easy program setup.
     <br/>
     A tutorial shows how to extend the hardware platform with own IP cores.
     <br/>
     <ul>
      <li>
       
        <b>
         STORM SoC Datasheet and Implementation Guide
        </b>
       
      </li>
     </ul>
     <br/>
     The SVN of the STORM SoC does not contain the sources of the core itself.
     <br/>
     They need to be downloaded separately at the
     
      <b>
       STORM Core Processor project page
      </b>
     
     .
     <br/>
     <br/>
     <u>
      <b>
       STORM SoC features (basic configuration):
      </b>
     </u>
     <br/>
     <ul>
      <li>
       FPGA independent microcontoller-like system on chip based on the STORM CORE Processor
       <br/>
      </li>
      <li>
       Opcode and function compatible to ARM's 32-bit instruction set processor series (ARMv2)
       <br/>
      </li>
      <li>
       1kb D- and 1kb I-cache (full associative)
       <br/>
      </li>
      <li>
       32-bit pipelined Wishbone bus system
       <br/>
      </li>
      <li>
       Clock manager (PLL) and reset generator
       <br/>
      </li>
      <li>
       WinARM compatible makefiles
       <br/>
      </li>
      <li>
       Pre-defined IO driver libraries (C files)
       <br/>
      </li>
      <li>
       Internal 32kb SRAM
       <br/>
      </li>
      <li>
       Internal 8kb boot ROM with pre-installed bootloader
       <br/>
      </li>
      <li>
       Supports booting from UART, RAM and attached I&#178;C EEPROM
       <br/>
      </li>
      <li>
       32-bit system timer
       <br/>
      </li>
      <li>
       Vector-interrupt-controller (LPC native)
       <br/>
      </li>
      <li>
       General purspose IO pins (8xIN, 8xOUT)
       <br/>
      </li>
      <li>
       I&#178;C and SPI controller
       <br/>
      </li>
      <li>
       Simple mini UART
       <br/>
      </li>
      <li>
       8 PWM outputs
       <br/>
      </li>
      <li>
       Easy-to-extend hardware platform
       <br/>
      </li>
      <li>
       Demo program included
       <br/>
      </li>
      <li>
       Tutorial for system setup and modification
       <br/>
      </li>
      <li>
       ...
       <br/>
      </li>
     </ul>
     <br/>
     <u>
      <b>
       Implementation results of STORM SoC basic configuration:
      </b>
     </u>
     <br/>
     <ul>
      <li>
       Target board:
       <b>
        Altera/Terasic DE0nano board
       </b>
       <br/>
      </li>
      <li>
       Target FPGA:
       <b>
        Altera Cyclone IV E EP4CE22F17C6
       </b>
       <br/>
      </li>
      <li>
       Total logic elements: 11,518 / 22,320 ( 52 % )
       <br/>
      </li>
      <li>
       Total comb. functions: 11,158 / 22,320 ( 50 % )
       <br/>
      </li>
      <li>
       Dedicated logic registers: 5,298 / 22,320 ( 24 % )
       <br/>
      </li>
      <li>
       Embedded Multiplier 9-bit elements: 6 / 132 ( 5 % )
       <br/>
      </li>
      <li>
       Total pins: 60 / 154 ( 39 % )
       <br/>
      </li>
      <li>
       Total memory bits: 344,064 / 608,256 ( 57 % )
       <br/>
      </li>
      <li>
       Totla PLLs: 1 / 4 ( 25 % )
       <br/>
      </li>
      <li>
       Maximum clock speed (slow 1200mV 0C model): 67.48 MHz
       <br/>
      </li>
     </ul>
     <ul>
      <li>
       Target board:
       <b>
        Altera/Terasic DE2 board
       </b>
       <br/>
      </li>
      <li>
       Target FPGA:
       <b>
        Altera Cyclone II EP2C35F672C6
       </b>
       <br/>
      </li>
      <li>
       Total logic elements: 11,469 / 33,216 ( 35 % )
       <br/>
      </li>
      <li>
       Total comb. functions: 11,096 / 33,216 ( 33 % )
       <br/>
      </li>
      <li>
       Dedicated logic registers: 5,254 / 33,216 ( 16 % )
       <br/>
      </li>
      <li>
       Embedded Multiplier 9-bit elements: 6 / 70 ( 9 % )
       <br/>
      </li>
      <li>
       Total pins: 60 / 475 ( 13 % )
       <br/>
      </li>
      <li>
       Total memory bits: 344,064 / 483,840 ( 71 % )
       <br/>
      </li>
      <li>
       Totla PLLs: 1 / 4 ( 25 % )
       <br/>
      </li>
      <li>
       Maximum clock speed (slow model): 56.96 MHz
       <br/>
      </li>
     </ul>
     <br/>
    </p>
   </div>
   <div id="d_Contact">
    <h2>
     
     
     Contact
    </h2>
    <p id="p_Contact">
     If you have any questions about the STORM Core / STORM SoC or if you want to give any kind of
     <br/>
     feedback, feel free to drop me some lines... ;)
     <br/>
     <ul>
      <li>
       stnolting@gmail.com
      </li>
     </ul>
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     The processor is running in it's BETA status.
However, currently I'm am concentrating on my new project:
     
      <b>
       Atlas 2k Processor
      </b>
     
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
