{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1696521840017 ""}
{ "Error" "EVRFX2_VHDL_READ_FROM_OUT" "y alu.vhd(154) " "VHDL Interface Declaration error in alu.vhd(154): interface object \"y\" of mode out cannot be read. Change object mode to buffer." {  } { { "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" 154 0 0 0 } }  } 0 13626 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Design Software" 0 -1 1696521840458 ""}
{ "Warning" "WVRFX2_VHDL_FORMAL_PORT_ACTUAL_PORT_INCOMPATIBLE" "saida_alu in y out alu.vhd(154) " "VHDL warning at alu.vhd(154): actual port \"y\" of mode \"out\" is not associated with formal port \"saida_alu\" of mode \"in\"" {  } { { "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" 154 0 0 0 } }  } 0 16779 "VHDL warning at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" is not associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Design Software" 0 -1 1696521840458 ""}
{ "Error" "EVRFX2_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "y alu.vhd(154) " "VHDL error at alu.vhd(154): can't read value of interface object \"y\" of mode OUT" {  } { { "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" 154 0 0 0 } }  } 0 13905 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Design Software" 0 -1 1696521840458 ""}
{ "Error" "EVRFX2_VHDL_UNIT_INGONRED_ERR" "rtl alu.vhd(156) " "Ignored construct rtl at alu.vhd(156) due to previous errors" {  } { { "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/VHDL_ALU-main/VHDL_ALU-main/alu.vhd" 156 0 0 0 } }  } 0 13827 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1696521840458 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1696521840462 ""}
