// Seed: 2840469743
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2[1] = id_2;
  localparam id_3 = 1;
  id_4 :
  assert property (@(1 or posedge 1'b0) id_4 ? 1 : -1'd0)
  else;
  localparam id_5 = -1;
  id_6 :
  assert property (@(id_5 or posedge id_5) -1'b0)
  else;
endmodule
module module_1 #(
    parameter id_1 = 32'd8,
    parameter id_4 = 32'd16
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 (
      id_5,
      id_2
  );
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  input wire _id_1;
  assign id_2 = id_2[id_4];
  wire [id_1 : 1  ==  -1] id_7;
  wire id_8;
endmodule
