Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Sat Nov  9 20:37:47 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 23.22 sec.

Routing started.
Building routing graph takes 1.33 sec.
Processing design graph takes 1.03 sec.
Total nets for routing : 24087.
Global routing takes 1.08 sec.
Detailed routing takes 22.47 sec.
Hold Violation Fix in router takes 1.41 sec.
Finish routing takes 0.83 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 28.83 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| free_clk           | input         | P20     | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| led[0]             | output        | F9      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[1]             | output        | G8      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[2]             | output        | E6      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[3]             | output        | E5      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[4]             | output        | A4      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[5]             | output        | C4      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[6]             | output        | D5      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[7]             | output        | D4      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| rstn               | input         | U6      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| tx_disable[0]      | output        | W13     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| tx_disable[1]      | output        | B2      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch0_led[0]     | output        | Y21     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch0_led[1]     | output        | Y22     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch0_led[2]     | output        | V21     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch1_led[0]     | output        | V22     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch1_led[1]     | output        | T21     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch1_led[2]     | output        | T22     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch2_led[0]     | output        | R20     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch2_led[1]     | output        | R22     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch2_led[2]     | output        | R19     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch3_led[0]     | output        | P19     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch3_led[1]     | output        | M21     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_ch3_led[2]     | output        | M22     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_mdc_o          | output        | T17     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_mdio           | output        | R17     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u10_rstn_out       | output        | V17     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch0_led[0]      | output        | M17     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch0_led[1]      | output        | M18     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch0_led[2]      | output        | M16     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch1_led[0]      | output        | N15     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch1_led[1]      | output        | L19     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch1_led[2]      | output        | K20     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch2_led[0]      | output        | L17     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch2_led[1]      | output        | K17     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch2_led[2]      | output        | N19     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch3_led[0]      | output        | J22     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch3_led[1]      | output        | J20     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_ch3_led[2]      | output        | K22     | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_mdc_o           | output        | C18     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_mdio            | output        | D17     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| u2_rstn_out        | output        | B20     | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 2505     | 6450          | 39                 
|   FF                     | 7908     | 38700         | 21                 
|   LUT                    | 8430     | 25800         | 33                 
|   LUT-FF pairs           | 3180     | 25800         | 13                 
| Use of CLMS              | 1566     | 4250          | 37                 
|   FF                     | 4486     | 25500         | 18                 
|   LUT                    | 5293     | 17000         | 32                 
|   LUT-FF pairs           | 1642     | 17000         | 10                 
|   Distributed RAM        | 320      | 17000         | 2                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 25       | 134           | 19                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 836      | 6672          | 13                 
| Use of HSST              | 1        | 1             | 100                
| Use of IO                | 42       | 296           | 15                 
|   IOBD                   | 8        | 64            | 13                 
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 0        | 8             | 0                  
|   IOBS_LR                | 26       | 161           | 17                 
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 1        | 20            | 5                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 1        | 20            | 5                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 42       | 400           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 11       | 30            | 37                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                 | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                                        | Driver Pin         | Site Of Driver Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg      | USCM_84_108           | ntclkbufg_0         | 2278            | 0                   | u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst     | TCLK2FABRIC[1]     | HSST_88_340             
| clkbufg_4/gopclkbufg      | USCM_84_109           | ntclkbufg_1         | 2058            | 0                   | u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst     | TCLK2FABRIC[2]     | HSST_88_340             
| clkbufg_5/gopclkbufg      | USCM_84_110           | ntclkbufg_2         | 2044            | 0                   | u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst     | TCLK2FABRIC[3]     | HSST_88_340             
| clkbufg_6/gopclkbufg      | USCM_84_111           | ntclkbufg_3         | 2032            | 0                   | u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst     | TCLK2FABRIC[0]     | HSST_88_340             
| clkbufg_7/gopclkbufg      | USCM_84_112           | ntclkbufg_4         | 683             | 0                   | free_clk_ibuf/opit_1                               | INCK               | IOL_327_210             
| clkbufg_8/gopclkbufg      | USCM_84_113           | ntclkbufg_5         | 610             | 0                   | u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst     | RCLK2FABRIC[2]     | HSST_88_340             
| clkbufg_9/gopclkbufg      | USCM_84_114           | ntclkbufg_6         | 610             | 0                   | u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst     | RCLK2FABRIC[3]     | HSST_88_340             
| clkbufg_10/gopclkbufg     | USCM_84_115           | ntclkbufg_7         | 610             | 0                   | u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst     | RCLK2FABRIC[0]     | HSST_88_340             
| clkbufg_11/gopclkbufg     | USCM_84_116           | ntclkbufg_8         | 610             | 0                   | u_hsst_test/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst     | RCLK2FABRIC[1]     | HSST_88_340             
| clkbufg_12/gopclkbufg     | USCM_84_117           | ntclkbufg_9         | 154             | 0                   | CLKROUTE_25                                        | Z                  | CLMA_322_316            
| clkbufg_13/gopclkbufg     | USCM_84_118           | ntclkbufg_10        | 127             | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain               | TCK_USER           | SCANCHAIN_325_0         
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                  | LUT       | FF        | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| mesethernet_test                                                  | 13663     | 12394     | 320                 | 0       | 25      | 0           | 0       | 0        | 0            | 1        | 42     | 1           | 0           | 1            | 0        | 0       | 0        | 0       | 1        | 0          | 1             | 0         | 0        | 11       
| + buf_sfp0_2_u10                                                  | 348       | 370       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch0                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch1                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch2                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch3                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + buf_sfp1_2_u2                                                   | 348       | 370       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch0                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch1                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch2                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch3                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + buf_u2_2_sfp1                                                   | 348       | 370       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch0                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch1                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch2                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch3                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + buf_u10_2_sfp0                                                  | 348       | 370       | 0                   | 0       | 4       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch0                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch1                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch2                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_ch3                                                      | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_0                                          | 86        | 90        | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                          | 86        | 90        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                             | 0         | 0         | 0                   | 0       | 1       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + qsgmii_sfp0_lane1                                               | 2631      | 2432      | 80                  | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_qsgmii_core0                                                | 2631      | 2432      | 80                  | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_reset_gen                                          | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_rx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_tx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_rx                                                 | 120       | 92        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_adapt                                         | 33        | 52        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_sw                                            | 87        | 40        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_tx                                                 | 34        | 97        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_adapt                                         | 32        | 52        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_sw                                            | 2         | 45        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[0].U_qsgmii_port                                       | 636       | 606       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + hsst_cfg_rstn_sync                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 634       | 600       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 6         | 5         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 143       | 96        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 106       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 57        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 5         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 3         | 6         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 204       | 214       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_an_enable_sync                                       | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_restart_an_sync                                      | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_pcs_rxsyn                                       | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rec_rstn_sync                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rstn_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_mode_txsync                                       | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[1].U_qsgmii_port                                       | 620       | 551       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 620       | 551       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_clk_gen                                     | 7         | 6         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 148       | 95        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 2         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_txsync                                      | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[2].U_qsgmii_port                                       | 610       | 541       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 610       | 541       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 145       | 95        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 2         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[3].U_qsgmii_port                                       | 610       | 541       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 610       | 541       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 145       | 95        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 2         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + qsgmii_sfp1_lane0                                               | 2616      | 2409      | 80                  | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_qsgmii_core0                                                | 2616      | 2409      | 80                  | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_reset_gen                                          | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_rx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_tx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_rx                                                 | 120       | 92        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_adapt                                         | 33        | 52        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_sw                                            | 87        | 40        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_tx                                                 | 34        | 97        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_adapt                                         | 32        | 52        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_sw                                            | 2         | 45        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[0].U_qsgmii_port                                       | 628       | 593       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx_rstn_syn                                               | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 627       | 589       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 145       | 96        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 57        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 5         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 2         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 204       | 214       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_an_enable_sync                                       | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_restart_an_sync                                      | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_pcs_rxsyn                                       | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rec_rstn_sync                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rstn_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[1].U_qsgmii_port                                       | 613       | 541       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 613       | 541       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 148       | 95        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 2         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[2].U_qsgmii_port                                       | 608       | 541       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 608       | 541       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 143       | 95        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 104       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 2         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[3].U_qsgmii_port                                       | 612       | 541       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 612       | 541       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 146       | 95        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 2         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + qsgmii_u2_lane3                                                 | 2624      | 2429      | 80                  | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_qsgmii_core0                                                | 2624      | 2429      | 80                  | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_reset_gen                                          | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_rx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_tx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_rx                                                 | 120       | 92        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_adapt                                         | 33        | 52        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_sw                                            | 87        | 40        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_tx                                                 | 35        | 97        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_adapt                                         | 33        | 52        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_sw                                            | 2         | 45        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[0].U_qsgmii_port                                       | 614       | 570       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 612       | 566       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 147       | 98        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 87        | 57        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 5         | 5         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 3         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 204       | 214       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 6         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_an_enable_sync                                       | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_restart_an_sync                                      | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_pcs_rxsyn                                       | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rec_rstn_sync                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rstn_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[1].U_qsgmii_port                                       | 611       | 546       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 611       | 546       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 146       | 97        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 3         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 6         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[2].U_qsgmii_port                                       | 611       | 546       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 611       | 546       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 146       | 97        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 3         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 6         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[3].U_qsgmii_port                                       | 632       | 574       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 632       | 574       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 151       | 97        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 3         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 4         | 12        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + qsgmii_u10_lane2                                                | 2635      | 2451      | 80                  | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_qsgmii_core0                                                | 2635      | 2451      | 80                  | 0       | 2       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_reset_gen                                          | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_rx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + qsgmii_tx_rstn_syn                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_rx                                                 | 120       | 92        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_adapt                                         | 34        | 52        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_rx_sw                                            | 86        | 40        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_qsgmii_tx                                                 | 34        | 97        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_adapt                                         | 32        | 52        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_qsgmii_tx_sw                                            | 2         | 45        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[0].U_qsgmii_port                                       | 621       | 584       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rx_rstn_syn                                               | 1         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx_rstn_syn                                               | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 620       | 580       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 146       | 98        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 57        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 5         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 3         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 204       | 214       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 4         | 8         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 6         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_an_enable_sync                                       | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mr_restart_an_sync                                      | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_pcs_rxsyn                                       | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rec_rstn_sync                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_rstn_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[1].U_qsgmii_port                                       | 621       | 560       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 621       | 560       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 148       | 97        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 3         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 4         | 12        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[2].U_qsgmii_port                                       | 614       | 546       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 614       | 546       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 149       | 97        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 105       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 3         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 0         | 6         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + port[3].U_qsgmii_port                                       | 624       | 568       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sgmii_lane0                                             | 624       | 568       | 20                  | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_auto_neg                             | 143       | 97        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_rx_sm                                | 109       | 87        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_ge_pcs_tx_sm                                | 88        | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ips_sgmii_ge_rd_controller                          | 6         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_manage_reg                                  | 1         | 3         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ips_sgmii_rx_elastic_buffer                           | 203       | 206       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_fifo_128depth_16_width                              | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_128depth_16_width                  | 112       | 102       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                                  | 112       | 102       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                     | 0         | 0         | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + adv_ability_sync                                        | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + lp_adv_ability_sync                                     | 4         | 12        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pcs_lsm_txsync                                          | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rx_sm_to_auto_neg_sync                                  | 68        | 81        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_async_fifo_deep16_width2                            | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_async_fifo_deep16_width2     | 57        | 39        | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipm_distributed_sdpram_async_fifo_deep16_width2   | 20        | 0         | 20                  | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_fifo_ctr                        | 36        | 39        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + sgmii_speed_rx_rec_sync                                 | 0         | 4         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + xmit_sync                                               | 4         | 10        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u1_reset_sync                                                   | 22        | 24        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hsst_test                                                     | 951       | 581       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 1        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_GTP_HSST_WRAPPER                                            | 0         | 0         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 1        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_IPML_HSST_RST                                               | 951       | 581       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_lane_powerup                            | 20        | 15        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_pll                                 | 83        | 58        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_deb                                             | 30        | 15        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_sync                                            | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_wtchdg                                          | 24        | 21        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll_rst_fsm_0                                             | 29        | 20        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_rx                                  | 735       | 452       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE0_ENABLE.rxlane_fsm0                                | 132       | 77        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE1_ENABLE.rxlane_fsm1                                | 133       | 77        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE2_ENABLE.rxlane_fsm2                                | 133       | 77        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE3_ENABLE.rxlane_fsm3                                | 133       | 77        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[0].cdr_align_deb                              | 30        | 15        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[0].cdr_align_sync                             | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[0].sigdet_deb                                 | 21        | 15        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[0].sigdet_sync                                | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[0].word_align_sync                            | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[1].cdr_align_deb                              | 30        | 15        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[1].cdr_align_sync                             | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[1].sigdet_deb                                 | 21        | 15        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[1].sigdet_sync                                | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[1].word_align_sync                            | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_deb                              | 30        | 15        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_sync                             | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_deb                                 | 21        | 15        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_sync                                | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].word_align_sync                            | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_deb                              | 30        | 15        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_sync                             | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_deb                                 | 21        | 15        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_sync                                | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].word_align_sync                            | 0         | 2         | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_tx                                  | 113       | 56        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + TXLANE0_ENABLE.txlane_rst_fsm0                            | 57        | 27        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + TXLANE3_ENABLE.txlane_rst_fsm3                            | 56        | 27        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_led_test                                                      | 48        | 25        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_yt_ctrl                                                       | 328       | 187       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 1           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_mdio_master_driver                                          | 95        | 60        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 1           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_reg_ctrl                                                    | 195       | 103       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_reset_n_delay                                               | 38        | 24        | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                                                         | 408       | 376       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/device_map/mesethernet_test_map.adf          
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/device_map/mesethernet_test.pcf              
| Output     | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/place_route/mesethernet_test_pnr.adf         
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/place_route/clock_utilization.txt            
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/place_route/mesethernet_test_plc.adf         
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/place_route/mesethernet_test.prr             
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/place_route/mesethernet_test_prr.prt         
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/place_route/mesethernet_test_pnr.netlist     
|            | C:/Users/14861/Desktop/nwe_11.9ws/eth/eth_test/place_route/prr.db                           
+-----------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,306 MB
Total CPU time to pnr completion : 0h:1m:13s
Process Total CPU time to pnr completion : 0h:1m:18s
Total real time to pnr completion : 0h:1m:21s
