

================================================================
== Vivado HLS Report for 'transparent_crc'
================================================================
* Date:           Tue Jan  2 17:13:55 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fuzzHLS_syn
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.809|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     378|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     100|    -|
|Register         |        -|      -|      226|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      226|     478|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |select_ln103_fu_348_p3  |  select  |      0|  0|   2|           1|           2|
    |xor_ln100_fu_165_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln101_fu_224_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln102_fu_283_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln103_fu_342_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln104_fu_399_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln105_fu_448_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln106_fu_487_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln72_10_fu_405_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln72_11_fu_467_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln72_12_fu_454_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln72_13_fu_516_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln72_14_fu_493_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln72_15_fu_536_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln72_1_fu_194_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln72_2_fu_180_p2    |    xor   |      0|  0|   8|           8|           8|
    |xor_ln72_3_fu_253_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln72_4_fu_239_p2    |    xor   |      0|  0|   8|           8|           8|
    |xor_ln72_5_fu_312_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln72_6_fu_298_p2    |    xor   |      0|  0|   8|           8|           8|
    |xor_ln72_7_fu_369_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln72_8_fu_355_p2    |    xor   |      0|  0|   8|           8|           8|
    |xor_ln72_9_fu_418_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln72_fu_133_p2      |    xor   |      0|  0|   8|           8|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 378|         377|         378|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  47|         10|    1|         10|
    |crc32_context_o     |   9|          2|   32|         64|
    |crc32_tab_address0  |  44|          9|    8|         72|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 100|         21|   41|        146|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   9|   0|    9|          0|
    |lshr_ln72_1_reg_580   |  24|   0|   24|          0|
    |lshr_ln72_2_reg_590   |  24|   0|   24|          0|
    |lshr_ln72_3_reg_600   |  24|   0|   24|          0|
    |lshr_ln72_4_reg_617   |  24|   0|   24|          0|
    |lshr_ln72_5_reg_627   |  24|   0|   24|          0|
    |lshr_ln_reg_560       |  24|   0|   24|          0|
    |reg_107               |  32|   0|   32|          0|
    |select_ln103_reg_605  |   8|   0|    8|          0|
    |tmp_reg_570           |   1|   0|    1|          0|
    |xor_ln72_11_reg_637   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 226|   0|  226|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | transparent_crc | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | transparent_crc | return value |
|ap_start                |  in |    1| ap_ctrl_hs | transparent_crc | return value |
|ap_done                 | out |    1| ap_ctrl_hs | transparent_crc | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | transparent_crc | return value |
|ap_ready                | out |    1| ap_ctrl_hs | transparent_crc | return value |
|val_r                   |  in |   32|   ap_none  |      val_r      |    scalar    |
|crc32_context_i         |  in |   32|   ap_ovld  |  crc32_context  |    pointer   |
|crc32_context_o         | out |   32|   ap_ovld  |  crc32_context  |    pointer   |
|crc32_context_o_ap_vld  | out |    1|   ap_ovld  |  crc32_context  |    pointer   |
|crc32_tab_address0      | out |    8|  ap_memory |    crc32_tab    |     array    |
|crc32_tab_ce0           | out |    1|  ap_memory |    crc32_tab    |     array    |
|crc32_tab_q0            |  in |   32|  ap_memory |    crc32_tab    |     array    |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%val_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %val_r) nounwind" [/home/jackie/csmith/include/csmith.h:110]   --->   Operation 10 'read' 'val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %val_read to i8" [/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 11 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc32_context_load = load i32* @crc32_context, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 12 'load' 'crc32_context_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %crc32_context_load to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 13 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %crc32_context_load, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.33ns)   --->   "%xor_ln72 = xor i8 %trunc_ln72, %trunc_ln99" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 15 'xor' 'xor_ln72' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i8 %xor_ln72 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 16 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%crc32_tab_addr = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 17 'getelementptr' 'crc32_tab_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.23ns)   --->   "%crc32_tab_load = load i32* %crc32_tab_addr, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 18 'load' 'crc32_tab_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %val_read, i32 31)" [/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 20 [1/2] (1.23ns)   --->   "%crc32_tab_load = load i32* %crc32_tab_addr, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 20 'load' 'crc32_tab_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_2)   --->   "%trunc_ln72_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %crc32_context_load, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 21 'partselect' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_2)   --->   "%trunc_ln72_2 = trunc i32 %crc32_tab_load to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 22 'trunc' 'trunc_ln72_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_2)   --->   "%xor_ln100 = xor i8 %trunc_ln72_2, %trunc_ln72_1" [/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 23 'xor' 'xor_ln100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_2)   --->   "%b_assign_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %val_read, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 24 'partselect' 'b_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_2 = xor i8 %xor_ln100, %b_assign_1" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 25 'xor' 'xor_ln72_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i8 %xor_ln72_2 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 26 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%crc32_tab_addr_1 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_1" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 27 'getelementptr' 'crc32_tab_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.23ns)   --->   "%crc32_tab_load_1 = load i32* %crc32_tab_addr_1, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 28 'load' 'crc32_tab_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.80>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln72_8 = zext i24 %lshr_ln to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 29 'zext' 'zext_ln72_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.35ns)   --->   "%xor_ln72_1 = xor i32 %crc32_tab_load, %zext_ln72_8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:99->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 30 'xor' 'xor_ln72_1' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln72_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_1, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 31 'partselect' 'lshr_ln72_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (1.23ns)   --->   "%crc32_tab_load_1 = load i32* %crc32_tab_addr_1, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 32 'load' 'crc32_tab_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_4)   --->   "%trunc_ln72_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_1, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 33 'partselect' 'trunc_ln72_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_4)   --->   "%trunc_ln72_4 = trunc i32 %crc32_tab_load_1 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 34 'trunc' 'trunc_ln72_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_4)   --->   "%xor_ln101 = xor i8 %trunc_ln72_4, %trunc_ln72_3" [/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 35 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_4)   --->   "%b_assign_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %val_read, i32 16, i32 23)" [/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 36 'partselect' 'b_assign_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_4 = xor i8 %xor_ln101, %b_assign_2" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 37 'xor' 'xor_ln72_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i8 %xor_ln72_4 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 38 'zext' 'zext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%crc32_tab_addr_2 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_2" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 39 'getelementptr' 'crc32_tab_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (1.23ns)   --->   "%crc32_tab_load_2 = load i32* %crc32_tab_addr_2, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 40 'load' 'crc32_tab_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.80>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln72_9 = zext i24 %lshr_ln72_1 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 41 'zext' 'zext_ln72_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.35ns)   --->   "%xor_ln72_3 = xor i32 %crc32_tab_load_1, %zext_ln72_9" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:100->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 42 'xor' 'xor_ln72_3' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln72_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_3, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 43 'partselect' 'lshr_ln72_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (1.23ns)   --->   "%crc32_tab_load_2 = load i32* %crc32_tab_addr_2, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 44 'load' 'crc32_tab_load_2' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_6)   --->   "%trunc_ln72_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_3, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 45 'partselect' 'trunc_ln72_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_6)   --->   "%trunc_ln72_6 = trunc i32 %crc32_tab_load_2 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 46 'trunc' 'trunc_ln72_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_6)   --->   "%xor_ln102 = xor i8 %trunc_ln72_6, %trunc_ln72_5" [/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 47 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_6)   --->   "%b_assign_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %val_read, i32 24, i32 31)" [/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 48 'partselect' 'b_assign_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_6 = xor i8 %xor_ln102, %b_assign_3" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 49 'xor' 'xor_ln72_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i8 %xor_ln72_6 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 50 'zext' 'zext_ln72_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%crc32_tab_addr_3 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_3" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 51 'getelementptr' 'crc32_tab_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.23ns)   --->   "%crc32_tab_load_3 = load i32* %crc32_tab_addr_3, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 52 'load' 'crc32_tab_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.80>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln72_10 = zext i24 %lshr_ln72_2 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 53 'zext' 'zext_ln72_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.35ns)   --->   "%xor_ln72_5 = xor i32 %crc32_tab_load_2, %zext_ln72_10" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:101->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 54 'xor' 'xor_ln72_5' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%lshr_ln72_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_5, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 55 'partselect' 'lshr_ln72_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (1.23ns)   --->   "%crc32_tab_load_3 = load i32* %crc32_tab_addr_3, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 56 'load' 'crc32_tab_load_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_8)   --->   "%trunc_ln72_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_5, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 57 'partselect' 'trunc_ln72_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_8)   --->   "%trunc_ln72_8 = trunc i32 %crc32_tab_load_3 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 58 'trunc' 'trunc_ln72_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_8)   --->   "%xor_ln103 = xor i8 %trunc_ln72_8, %trunc_ln72_7" [/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 59 'xor' 'xor_ln103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.17ns)   --->   "%select_ln103 = select i1 %tmp, i8 -1, i8 0" [/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 60 'select' 'select_ln103' <Predicate = true> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_8 = xor i8 %xor_ln103, %select_ln103" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 61 'xor' 'xor_ln72_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i8 %xor_ln72_8 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 62 'zext' 'zext_ln72_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%crc32_tab_addr_4 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 63 'getelementptr' 'crc32_tab_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (1.23ns)   --->   "%crc32_tab_load_4 = load i32* %crc32_tab_addr_4, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 64 'load' 'crc32_tab_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.80>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln72_11 = zext i24 %lshr_ln72_3 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 65 'zext' 'zext_ln72_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.35ns)   --->   "%xor_ln72_7 = xor i32 %crc32_tab_load_3, %zext_ln72_11" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:102->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 66 'xor' 'xor_ln72_7' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln72_4 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_7, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 67 'partselect' 'lshr_ln72_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/2] (1.23ns)   --->   "%crc32_tab_load_4 = load i32* %crc32_tab_addr_4, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 68 'load' 'crc32_tab_load_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_10)   --->   "%trunc_ln72_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_7, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 69 'partselect' 'trunc_ln72_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_10)   --->   "%trunc_ln72_11 = trunc i32 %crc32_tab_load_4 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 70 'trunc' 'trunc_ln72_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_10)   --->   "%xor_ln104 = xor i8 %trunc_ln72_11, %trunc_ln72_9" [/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 71 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_10 = xor i8 %xor_ln104, %select_ln103" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 72 'xor' 'xor_ln72_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln72_5 = zext i8 %xor_ln72_10 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 73 'zext' 'zext_ln72_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%crc32_tab_addr_5 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_5" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 74 'getelementptr' 'crc32_tab_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (1.23ns)   --->   "%crc32_tab_load_5 = load i32* %crc32_tab_addr_5, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 75 'load' 'crc32_tab_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.80>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln72_12 = zext i24 %lshr_ln72_4 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 76 'zext' 'zext_ln72_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.35ns)   --->   "%xor_ln72_9 = xor i32 %crc32_tab_load_4, %zext_ln72_12" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:103->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 77 'xor' 'xor_ln72_9' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln72_5 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_9, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 78 'partselect' 'lshr_ln72_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/2] (1.23ns)   --->   "%crc32_tab_load_5 = load i32* %crc32_tab_addr_5, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 79 'load' 'crc32_tab_load_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_12)   --->   "%trunc_ln72_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_9, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 80 'partselect' 'trunc_ln72_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_12)   --->   "%trunc_ln72_13 = trunc i32 %crc32_tab_load_5 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 81 'trunc' 'trunc_ln72_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_12)   --->   "%xor_ln105 = xor i8 %trunc_ln72_13, %trunc_ln72_s" [/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 82 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_12 = xor i8 %xor_ln105, %select_ln103" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 83 'xor' 'xor_ln72_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln72_6 = zext i8 %xor_ln72_12 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 84 'zext' 'zext_ln72_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%crc32_tab_addr_6 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_6" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 85 'getelementptr' 'crc32_tab_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [2/2] (1.23ns)   --->   "%crc32_tab_load_6 = load i32* %crc32_tab_addr_6, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 86 'load' 'crc32_tab_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.80>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln72_13 = zext i24 %lshr_ln72_5 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 87 'zext' 'zext_ln72_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.35ns)   --->   "%xor_ln72_11 = xor i32 %crc32_tab_load_5, %zext_ln72_13" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:104->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 88 'xor' 'xor_ln72_11' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/2] (1.23ns)   --->   "%crc32_tab_load_6 = load i32* %crc32_tab_addr_6, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 89 'load' 'crc32_tab_load_6' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_14)   --->   "%trunc_ln72_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln72_11, i32 8, i32 15)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 90 'partselect' 'trunc_ln72_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_14)   --->   "%trunc_ln72_14 = trunc i32 %crc32_tab_load_6 to i8" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 91 'trunc' 'trunc_ln72_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_14)   --->   "%xor_ln106 = xor i8 %trunc_ln72_14, %trunc_ln72_10" [/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 92 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln72_14 = xor i8 %xor_ln106, %select_ln103" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 93 'xor' 'xor_ln72_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln72_7 = zext i8 %xor_ln72_14 to i64" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 94 'zext' 'zext_ln72_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%crc32_tab_addr_7 = getelementptr inbounds [256 x i32]* @crc32_tab, i64 0, i64 %zext_ln72_7" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 95 'getelementptr' 'crc32_tab_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (1.23ns)   --->   "%crc32_tab_load_7 = load i32* %crc32_tab_addr_7, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 96 'load' 'crc32_tab_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_15)   --->   "%lshr_ln72_6 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_11, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 97 'partselect' 'lshr_ln72_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_15)   --->   "%zext_ln72_14 = zext i24 %lshr_ln72_6 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 98 'zext' 'zext_ln72_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_15)   --->   "%xor_ln72_13 = xor i32 %crc32_tab_load_6, %zext_ln72_14" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:105->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 99 'xor' 'xor_ln72_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_15)   --->   "%lshr_ln72_7 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %xor_ln72_13, i32 8, i32 31)" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 100 'partselect' 'lshr_ln72_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln72_15)   --->   "%zext_ln72_15 = zext i24 %lshr_ln72_7 to i32" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 101 'zext' 'zext_ln72_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/2] (1.23ns)   --->   "%crc32_tab_load_7 = load i32* %crc32_tab_addr_7, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 102 'load' 'crc32_tab_load_7' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 103 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln72_15 = xor i32 %crc32_tab_load_7, %zext_ln72_15" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 103 'xor' 'xor_ln72_15' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "store i32 %xor_ln72_15, i32* @crc32_context, align 4" [/home/jackie/csmith/include/csmith.h:72->/home/jackie/csmith/include/csmith.h:106->/home/jackie/csmith/include/csmith.h:112]   --->   Operation 104 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [/home/jackie/csmith/include/csmith.h:116]   --->   Operation 105 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ val_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc32_context]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ crc32_tab]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_read           (read         ) [ 0011100000]
trunc_ln99         (trunc        ) [ 0000000000]
crc32_context_load (load         ) [ 0010000000]
trunc_ln72         (trunc        ) [ 0000000000]
lshr_ln            (partselect   ) [ 0011000000]
xor_ln72           (xor          ) [ 0000000000]
zext_ln72          (zext         ) [ 0000000000]
crc32_tab_addr     (getelementptr) [ 0010000000]
tmp                (bitselect    ) [ 0011110000]
crc32_tab_load     (load         ) [ 0001000000]
trunc_ln72_1       (partselect   ) [ 0000000000]
trunc_ln72_2       (trunc        ) [ 0000000000]
xor_ln100          (xor          ) [ 0000000000]
b_assign_1         (partselect   ) [ 0000000000]
xor_ln72_2         (xor          ) [ 0000000000]
zext_ln72_1        (zext         ) [ 0000000000]
crc32_tab_addr_1   (getelementptr) [ 0001000000]
zext_ln72_8        (zext         ) [ 0000000000]
xor_ln72_1         (xor          ) [ 0000000000]
lshr_ln72_1        (partselect   ) [ 0000100000]
crc32_tab_load_1   (load         ) [ 0000100000]
trunc_ln72_3       (partselect   ) [ 0000000000]
trunc_ln72_4       (trunc        ) [ 0000000000]
xor_ln101          (xor          ) [ 0000000000]
b_assign_2         (partselect   ) [ 0000000000]
xor_ln72_4         (xor          ) [ 0000000000]
zext_ln72_2        (zext         ) [ 0000000000]
crc32_tab_addr_2   (getelementptr) [ 0000100000]
zext_ln72_9        (zext         ) [ 0000000000]
xor_ln72_3         (xor          ) [ 0000000000]
lshr_ln72_2        (partselect   ) [ 0000010000]
crc32_tab_load_2   (load         ) [ 0000010000]
trunc_ln72_5       (partselect   ) [ 0000000000]
trunc_ln72_6       (trunc        ) [ 0000000000]
xor_ln102          (xor          ) [ 0000000000]
b_assign_3         (partselect   ) [ 0000000000]
xor_ln72_6         (xor          ) [ 0000000000]
zext_ln72_3        (zext         ) [ 0000000000]
crc32_tab_addr_3   (getelementptr) [ 0000010000]
zext_ln72_10       (zext         ) [ 0000000000]
xor_ln72_5         (xor          ) [ 0000000000]
lshr_ln72_3        (partselect   ) [ 0000001000]
crc32_tab_load_3   (load         ) [ 0000001000]
trunc_ln72_7       (partselect   ) [ 0000000000]
trunc_ln72_8       (trunc        ) [ 0000000000]
xor_ln103          (xor          ) [ 0000000000]
select_ln103       (select       ) [ 0000001110]
xor_ln72_8         (xor          ) [ 0000000000]
zext_ln72_4        (zext         ) [ 0000000000]
crc32_tab_addr_4   (getelementptr) [ 0000001000]
zext_ln72_11       (zext         ) [ 0000000000]
xor_ln72_7         (xor          ) [ 0000000000]
lshr_ln72_4        (partselect   ) [ 0000000100]
crc32_tab_load_4   (load         ) [ 0000000100]
trunc_ln72_9       (partselect   ) [ 0000000000]
trunc_ln72_11      (trunc        ) [ 0000000000]
xor_ln104          (xor          ) [ 0000000000]
xor_ln72_10        (xor          ) [ 0000000000]
zext_ln72_5        (zext         ) [ 0000000000]
crc32_tab_addr_5   (getelementptr) [ 0000000100]
zext_ln72_12       (zext         ) [ 0000000000]
xor_ln72_9         (xor          ) [ 0000000000]
lshr_ln72_5        (partselect   ) [ 0000000010]
crc32_tab_load_5   (load         ) [ 0000000010]
trunc_ln72_s       (partselect   ) [ 0000000000]
trunc_ln72_13      (trunc        ) [ 0000000000]
xor_ln105          (xor          ) [ 0000000000]
xor_ln72_12        (xor          ) [ 0000000000]
zext_ln72_6        (zext         ) [ 0000000000]
crc32_tab_addr_6   (getelementptr) [ 0000000010]
zext_ln72_13       (zext         ) [ 0000000000]
xor_ln72_11        (xor          ) [ 0000000001]
crc32_tab_load_6   (load         ) [ 0000000001]
trunc_ln72_10      (partselect   ) [ 0000000000]
trunc_ln72_14      (trunc        ) [ 0000000000]
xor_ln106          (xor          ) [ 0000000000]
xor_ln72_14        (xor          ) [ 0000000000]
zext_ln72_7        (zext         ) [ 0000000000]
crc32_tab_addr_7   (getelementptr) [ 0000000001]
lshr_ln72_6        (partselect   ) [ 0000000000]
zext_ln72_14       (zext         ) [ 0000000000]
xor_ln72_13        (xor          ) [ 0000000000]
lshr_ln72_7        (partselect   ) [ 0000000000]
zext_ln72_15       (zext         ) [ 0000000000]
crc32_tab_load_7   (load         ) [ 0000000000]
xor_ln72_15        (xor          ) [ 0000000000]
store_ln72         (store        ) [ 0000000000]
ret_ln116          (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="val_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="crc32_context">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc32_context"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="crc32_tab">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc32_tab"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="val_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="crc32_tab_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="8" slack="0"/>
<pin id="42" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crc32_tab_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc32_tab_load/1 crc32_tab_load_1/2 crc32_tab_load_2/3 crc32_tab_load_3/4 crc32_tab_load_4/5 crc32_tab_load_5/6 crc32_tab_load_6/7 crc32_tab_load_7/8 "/>
</bind>
</comp>

<comp id="51" class="1004" name="crc32_tab_addr_1_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="8" slack="0"/>
<pin id="55" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crc32_tab_addr_1/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="crc32_tab_addr_2_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="8" slack="0"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crc32_tab_addr_2/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="crc32_tab_addr_3_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="8" slack="0"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crc32_tab_addr_3/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="crc32_tab_addr_4_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crc32_tab_addr_4/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="crc32_tab_addr_5_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crc32_tab_addr_5/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="crc32_tab_addr_6_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crc32_tab_addr_6/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="crc32_tab_addr_7_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="crc32_tab_addr_7/8 "/>
</bind>
</comp>

<comp id="107" class="1005" name="reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crc32_tab_load crc32_tab_load_1 crc32_tab_load_2 crc32_tab_load_3 crc32_tab_load_4 crc32_tab_load_5 crc32_tab_load_6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="trunc_ln99_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="crc32_context_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc32_context_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln72_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="lshr_ln_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="24" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="0" index="3" bw="6" slack="0"/>
<pin id="128" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="xor_ln72_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln72_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln72_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="0" index="3" bw="5" slack="0"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln72_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln72_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_2/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="xor_ln100_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="b_assign_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="0" index="3" bw="5" slack="0"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_assign_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="xor_ln72_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_2/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln72_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln72_8_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="2"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_8/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xor_ln72_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="lshr_ln72_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="0" index="3" bw="6" slack="0"/>
<pin id="205" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln72_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln72_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="0" index="3" bw="5" slack="0"/>
<pin id="215" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln72_3/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln72_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_4/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln101_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="b_assign_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="0" index="3" bw="6" slack="0"/>
<pin id="235" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_assign_2/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="xor_ln72_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_4/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln72_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_2/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln72_9_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_9/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xor_ln72_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_3/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="lshr_ln72_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="24" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="0" index="3" bw="6" slack="0"/>
<pin id="264" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln72_2/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln72_5_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="0" index="3" bw="5" slack="0"/>
<pin id="274" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln72_5/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln72_6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_6/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="xor_ln102_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln102/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="b_assign_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="3"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="0" index="3" bw="6" slack="0"/>
<pin id="294" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_assign_3/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xor_ln72_6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_6/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln72_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_3/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln72_10_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="24" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_10/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln72_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_5/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="lshr_ln72_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="24" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln72_3/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln72_7_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="0" index="3" bw="5" slack="0"/>
<pin id="333" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln72_7/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln72_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_8/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="xor_ln103_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln103/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln103_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="4"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="0" index="2" bw="8" slack="0"/>
<pin id="352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="xor_ln72_8_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_8/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln72_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_4/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln72_11_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="24" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_11/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="xor_ln72_7_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_7/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="lshr_ln72_4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="24" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="6" slack="0"/>
<pin id="380" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln72_4/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln72_9_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="5" slack="0"/>
<pin id="389" dir="0" index="3" bw="5" slack="0"/>
<pin id="390" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln72_9/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln72_11_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_11/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="xor_ln104_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln104/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="xor_ln72_10_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="1"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_10/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln72_5_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_5/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln72_12_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="24" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_12/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="xor_ln72_9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_9/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="lshr_ln72_5_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="24" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="0" index="3" bw="6" slack="0"/>
<pin id="429" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln72_5/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln72_s_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="5" slack="0"/>
<pin id="438" dir="0" index="3" bw="5" slack="0"/>
<pin id="439" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln72_s/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln72_13_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_13/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="xor_ln105_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="xor_ln72_12_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="2"/>
<pin id="457" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_12/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln72_6_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_6/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln72_13_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="24" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_13/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="xor_ln72_11_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_11/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln72_10_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="0" index="3" bw="5" slack="0"/>
<pin id="478" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln72_10/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln72_14_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_14/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="xor_ln106_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="xor_ln72_14_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="3"/>
<pin id="496" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_14/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln72_7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_7/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="lshr_ln72_6_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="24" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="1"/>
<pin id="506" dir="0" index="2" bw="5" slack="0"/>
<pin id="507" dir="0" index="3" bw="6" slack="0"/>
<pin id="508" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln72_6/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln72_14_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="24" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_14/9 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xor_ln72_13_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_13/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="lshr_ln72_7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="24" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="5" slack="0"/>
<pin id="526" dir="0" index="3" bw="6" slack="0"/>
<pin id="527" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln72_7/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln72_15_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="24" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_15/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="xor_ln72_15_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72_15/9 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln72_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/9 "/>
</bind>
</comp>

<comp id="548" class="1005" name="val_read_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_read "/>
</bind>
</comp>

<comp id="555" class="1005" name="crc32_context_load_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crc32_context_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="lshr_ln_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="24" slack="2"/>
<pin id="562" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="565" class="1005" name="crc32_tab_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="1"/>
<pin id="567" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="crc32_tab_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="4"/>
<pin id="572" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="575" class="1005" name="crc32_tab_addr_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="1"/>
<pin id="577" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="crc32_tab_addr_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="lshr_ln72_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="24" slack="1"/>
<pin id="582" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln72_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="crc32_tab_addr_2_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="1"/>
<pin id="587" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="crc32_tab_addr_2 "/>
</bind>
</comp>

<comp id="590" class="1005" name="lshr_ln72_2_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="24" slack="1"/>
<pin id="592" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln72_2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="crc32_tab_addr_3_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="1"/>
<pin id="597" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="crc32_tab_addr_3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="lshr_ln72_3_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="24" slack="1"/>
<pin id="602" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln72_3 "/>
</bind>
</comp>

<comp id="605" class="1005" name="select_ln103_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln103 "/>
</bind>
</comp>

<comp id="612" class="1005" name="crc32_tab_addr_4_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="1"/>
<pin id="614" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="crc32_tab_addr_4 "/>
</bind>
</comp>

<comp id="617" class="1005" name="lshr_ln72_4_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="24" slack="1"/>
<pin id="619" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln72_4 "/>
</bind>
</comp>

<comp id="622" class="1005" name="crc32_tab_addr_5_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="crc32_tab_addr_5 "/>
</bind>
</comp>

<comp id="627" class="1005" name="lshr_ln72_5_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="24" slack="1"/>
<pin id="629" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln72_5 "/>
</bind>
</comp>

<comp id="632" class="1005" name="crc32_tab_addr_6_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="1"/>
<pin id="634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="crc32_tab_addr_6 "/>
</bind>
</comp>

<comp id="637" class="1005" name="xor_ln72_11_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln72_11 "/>
</bind>
</comp>

<comp id="642" class="1005" name="crc32_tab_addr_7_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="crc32_tab_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="58"><net_src comp="51" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="59" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="67" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="75" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="110"><net_src comp="45" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="32" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="115" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="137"><net_src comp="119" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="111" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="32" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="164"><net_src comp="45" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="152" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="184"><net_src comp="165" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="171" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="198"><net_src comp="107" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="194" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="45" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="210" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="243"><net_src comp="224" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="230" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="257"><net_src comp="107" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="12" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="275"><net_src comp="18" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="253" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="282"><net_src comp="45" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="269" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="283" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="289" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="316"><net_src comp="107" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="8" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="10" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="334"><net_src comp="18" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="312" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="10" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="20" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="45" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="328" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="28" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="30" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="342" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="373"><net_src comp="107" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="8" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="10" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="12" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="391"><net_src comp="18" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="369" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="10" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="20" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="398"><net_src comp="45" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="385" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="422"><net_src comp="107" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="8" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="10" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="12" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="440"><net_src comp="18" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="418" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="10" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="20" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="45" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="434" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="471"><net_src comp="107" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="479"><net_src comp="18" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="467" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="10" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="20" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="486"><net_src comp="45" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="473" pin="4"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="509"><net_src comp="8" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="10" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="511"><net_src comp="12" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="515"><net_src comp="503" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="107" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="8" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="10" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="12" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="535"><net_src comp="522" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="45" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="2" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="32" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="558"><net_src comp="115" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="563"><net_src comp="123" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="568"><net_src comp="38" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="573"><net_src comp="144" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="578"><net_src comp="51" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="583"><net_src comp="200" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="588"><net_src comp="59" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="593"><net_src comp="259" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="598"><net_src comp="67" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="603"><net_src comp="318" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="608"><net_src comp="348" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="615"><net_src comp="75" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="620"><net_src comp="375" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="625"><net_src comp="83" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="630"><net_src comp="424" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="635"><net_src comp="91" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="640"><net_src comp="467" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="645"><net_src comp="99" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="45" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: crc32_context | {9 }
	Port: crc32_tab | {}
 - Input state : 
	Port: transparent_crc : val_r | {1 }
	Port: transparent_crc : crc32_context | {1 }
	Port: transparent_crc : crc32_tab | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		trunc_ln72 : 1
		lshr_ln : 1
		xor_ln72 : 2
		zext_ln72 : 2
		crc32_tab_addr : 3
		crc32_tab_load : 4
	State 2
		trunc_ln72_2 : 1
		xor_ln100 : 2
		xor_ln72_2 : 2
		zext_ln72_1 : 2
		crc32_tab_addr_1 : 3
		crc32_tab_load_1 : 4
	State 3
		xor_ln72_1 : 1
		lshr_ln72_1 : 1
		trunc_ln72_3 : 1
		trunc_ln72_4 : 1
		xor_ln101 : 2
		xor_ln72_4 : 2
		zext_ln72_2 : 2
		crc32_tab_addr_2 : 3
		crc32_tab_load_2 : 4
	State 4
		xor_ln72_3 : 1
		lshr_ln72_2 : 1
		trunc_ln72_5 : 1
		trunc_ln72_6 : 1
		xor_ln102 : 2
		xor_ln72_6 : 2
		zext_ln72_3 : 2
		crc32_tab_addr_3 : 3
		crc32_tab_load_3 : 4
	State 5
		xor_ln72_5 : 1
		lshr_ln72_3 : 1
		trunc_ln72_7 : 1
		trunc_ln72_8 : 1
		xor_ln103 : 2
		xor_ln72_8 : 2
		zext_ln72_4 : 2
		crc32_tab_addr_4 : 3
		crc32_tab_load_4 : 4
	State 6
		xor_ln72_7 : 1
		lshr_ln72_4 : 1
		trunc_ln72_9 : 1
		trunc_ln72_11 : 1
		xor_ln104 : 2
		xor_ln72_10 : 2
		zext_ln72_5 : 2
		crc32_tab_addr_5 : 3
		crc32_tab_load_5 : 4
	State 7
		xor_ln72_9 : 1
		lshr_ln72_5 : 1
		trunc_ln72_s : 1
		trunc_ln72_13 : 1
		xor_ln105 : 2
		xor_ln72_12 : 2
		zext_ln72_6 : 2
		crc32_tab_addr_6 : 3
		crc32_tab_load_6 : 4
	State 8
		xor_ln72_11 : 1
		trunc_ln72_10 : 1
		trunc_ln72_14 : 1
		xor_ln106 : 2
		xor_ln72_14 : 2
		zext_ln72_7 : 2
		crc32_tab_addr_7 : 3
		crc32_tab_load_7 : 4
	State 9
		zext_ln72_14 : 1
		xor_ln72_13 : 2
		lshr_ln72_7 : 2
		zext_ln72_15 : 3
		xor_ln72_15 : 4
		store_ln72 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    xor_ln72_fu_133   |    0    |    8    |
|          |   xor_ln100_fu_165   |    0    |    8    |
|          |   xor_ln72_2_fu_180  |    0    |    8    |
|          |   xor_ln72_1_fu_194  |    0    |    32   |
|          |   xor_ln101_fu_224   |    0    |    8    |
|          |   xor_ln72_4_fu_239  |    0    |    8    |
|          |   xor_ln72_3_fu_253  |    0    |    32   |
|          |   xor_ln102_fu_283   |    0    |    8    |
|          |   xor_ln72_6_fu_298  |    0    |    8    |
|          |   xor_ln72_5_fu_312  |    0    |    32   |
|          |   xor_ln103_fu_342   |    0    |    8    |
|    xor   |   xor_ln72_8_fu_355  |    0    |    8    |
|          |   xor_ln72_7_fu_369  |    0    |    32   |
|          |   xor_ln104_fu_399   |    0    |    8    |
|          |  xor_ln72_10_fu_405  |    0    |    8    |
|          |   xor_ln72_9_fu_418  |    0    |    32   |
|          |   xor_ln105_fu_448   |    0    |    8    |
|          |  xor_ln72_12_fu_454  |    0    |    8    |
|          |  xor_ln72_11_fu_467  |    0    |    32   |
|          |   xor_ln106_fu_487   |    0    |    8    |
|          |  xor_ln72_14_fu_493  |    0    |    8    |
|          |  xor_ln72_13_fu_516  |    0    |    32   |
|          |  xor_ln72_15_fu_536  |    0    |    32   |
|----------|----------------------|---------|---------|
|  select  |  select_ln103_fu_348 |    0    |    8    |
|----------|----------------------|---------|---------|
|   read   |  val_read_read_fu_32 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   trunc_ln99_fu_111  |    0    |    0    |
|          |   trunc_ln72_fu_119  |    0    |    0    |
|          |  trunc_ln72_2_fu_161 |    0    |    0    |
|          |  trunc_ln72_4_fu_220 |    0    |    0    |
|   trunc  |  trunc_ln72_6_fu_279 |    0    |    0    |
|          |  trunc_ln72_8_fu_338 |    0    |    0    |
|          | trunc_ln72_11_fu_395 |    0    |    0    |
|          | trunc_ln72_13_fu_444 |    0    |    0    |
|          | trunc_ln72_14_fu_483 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    lshr_ln_fu_123    |    0    |    0    |
|          |  trunc_ln72_1_fu_152 |    0    |    0    |
|          |   b_assign_1_fu_171  |    0    |    0    |
|          |  lshr_ln72_1_fu_200  |    0    |    0    |
|          |  trunc_ln72_3_fu_210 |    0    |    0    |
|          |   b_assign_2_fu_230  |    0    |    0    |
|          |  lshr_ln72_2_fu_259  |    0    |    0    |
|          |  trunc_ln72_5_fu_269 |    0    |    0    |
|partselect|   b_assign_3_fu_289  |    0    |    0    |
|          |  lshr_ln72_3_fu_318  |    0    |    0    |
|          |  trunc_ln72_7_fu_328 |    0    |    0    |
|          |  lshr_ln72_4_fu_375  |    0    |    0    |
|          |  trunc_ln72_9_fu_385 |    0    |    0    |
|          |  lshr_ln72_5_fu_424  |    0    |    0    |
|          |  trunc_ln72_s_fu_434 |    0    |    0    |
|          | trunc_ln72_10_fu_473 |    0    |    0    |
|          |  lshr_ln72_6_fu_503  |    0    |    0    |
|          |  lshr_ln72_7_fu_522  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln72_fu_139   |    0    |    0    |
|          |  zext_ln72_1_fu_186  |    0    |    0    |
|          |  zext_ln72_8_fu_191  |    0    |    0    |
|          |  zext_ln72_2_fu_245  |    0    |    0    |
|          |  zext_ln72_9_fu_250  |    0    |    0    |
|          |  zext_ln72_3_fu_304  |    0    |    0    |
|          |  zext_ln72_10_fu_309 |    0    |    0    |
|   zext   |  zext_ln72_4_fu_361  |    0    |    0    |
|          |  zext_ln72_11_fu_366 |    0    |    0    |
|          |  zext_ln72_5_fu_410  |    0    |    0    |
|          |  zext_ln72_12_fu_415 |    0    |    0    |
|          |  zext_ln72_6_fu_459  |    0    |    0    |
|          |  zext_ln72_13_fu_464 |    0    |    0    |
|          |  zext_ln72_7_fu_498  |    0    |    0    |
|          |  zext_ln72_14_fu_512 |    0    |    0    |
|          |  zext_ln72_15_fu_532 |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|      tmp_fu_144      |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   384   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|crc32_context_load_reg_555|   32   |
| crc32_tab_addr_1_reg_575 |    8   |
| crc32_tab_addr_2_reg_585 |    8   |
| crc32_tab_addr_3_reg_595 |    8   |
| crc32_tab_addr_4_reg_612 |    8   |
| crc32_tab_addr_5_reg_622 |    8   |
| crc32_tab_addr_6_reg_632 |    8   |
| crc32_tab_addr_7_reg_642 |    8   |
|  crc32_tab_addr_reg_565  |    8   |
|    lshr_ln72_1_reg_580   |   24   |
|    lshr_ln72_2_reg_590   |   24   |
|    lshr_ln72_3_reg_600   |   24   |
|    lshr_ln72_4_reg_617   |   24   |
|    lshr_ln72_5_reg_627   |   24   |
|      lshr_ln_reg_560     |   24   |
|          reg_107         |   32   |
|   select_ln103_reg_605   |    8   |
|        tmp_reg_570       |    1   |
|     val_read_reg_548     |   32   |
|    xor_ln72_11_reg_637   |   32   |
+--------------------------+--------+
|           Total          |   345  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |  16  |   8  |   128  ||    65   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  1.122  ||    65   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   384  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   65   |
|  Register |    -   |   345  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   345  |   449  |
+-----------+--------+--------+--------+
