// Seed: 2775250238
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wire id_3,
    output wor id_4
    , id_19,
    input wand id_5,
    input supply0 id_6,
    output wand id_7,
    output supply0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri0 id_13,
    input tri id_14,
    input tri id_15,
    input uwire id_16,
    output uwire id_17
);
  wire id_20;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    output wand id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    inout tri id_8,
    input tri0 id_9,
    input tri1 id_10,
    output supply0 id_11,
    output tri0 id_12,
    input tri1 id_13,
    output wire id_14
);
  assign id_0 = 1;
  module_0(
      id_8,
      id_2,
      id_9,
      id_4,
      id_4,
      id_2,
      id_7,
      id_4,
      id_4,
      id_12,
      id_9,
      id_7,
      id_8,
      id_12,
      id_8,
      id_1,
      id_10,
      id_12
  );
  assign id_8 = id_13;
  wire id_16;
endmodule
