
starter-task-four.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009de4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b8  08009ea8  08009ea8  0000aea8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a360  0800a360  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000000  0800a360  0800a360  0000c1d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a360  0800a360  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a360  0800a360  0000b360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a364  0800a364  0000b364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a368  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  200001d4  0800a53c  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000470  0800a53c  0000c470  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a850  00000000  00000000  0000c1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a77  00000000  00000000  00016a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000988  00000000  00000000  000184c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000075e  00000000  00000000  00018e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000131e7  00000000  00000000  000195ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c96f  00000000  00000000  0002c795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006f740  00000000  00000000  00039104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a8844  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003618  00000000  00000000  000a8888  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000abea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009e8c 	.word	0x08009e8c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	08009e8c 	.word	0x08009e8c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ffd7 	bl	80013f0 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ff17 	bl	8001280 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ffc9 	bl	80013f0 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ffbf 	bl	80013f0 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff41 	bl	8001308 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff37 	bl	8001308 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_d2uiz>:
 80004a8:	b570      	push	{r4, r5, r6, lr}
 80004aa:	2200      	movs	r2, #0
 80004ac:	4b0c      	ldr	r3, [pc, #48]	@ (80004e0 <__aeabi_d2uiz+0x38>)
 80004ae:	0004      	movs	r4, r0
 80004b0:	000d      	movs	r5, r1
 80004b2:	f7ff ffef 	bl	8000494 <__aeabi_dcmpge>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d104      	bne.n	80004c4 <__aeabi_d2uiz+0x1c>
 80004ba:	0020      	movs	r0, r4
 80004bc:	0029      	movs	r1, r5
 80004be:	f001 fe8f 	bl	80021e0 <__aeabi_d2iz>
 80004c2:	bd70      	pop	{r4, r5, r6, pc}
 80004c4:	4b06      	ldr	r3, [pc, #24]	@ (80004e0 <__aeabi_d2uiz+0x38>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	0020      	movs	r0, r4
 80004ca:	0029      	movs	r1, r5
 80004cc:	f001 faca 	bl	8001a64 <__aeabi_dsub>
 80004d0:	f001 fe86 	bl	80021e0 <__aeabi_d2iz>
 80004d4:	2380      	movs	r3, #128	@ 0x80
 80004d6:	061b      	lsls	r3, r3, #24
 80004d8:	469c      	mov	ip, r3
 80004da:	4460      	add	r0, ip
 80004dc:	e7f1      	b.n	80004c2 <__aeabi_d2uiz+0x1a>
 80004de:	46c0      	nop			@ (mov r8, r8)
 80004e0:	41e00000 	.word	0x41e00000

080004e4 <__aeabi_d2lz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	2200      	movs	r2, #0
 80004e8:	2300      	movs	r3, #0
 80004ea:	0004      	movs	r4, r0
 80004ec:	000d      	movs	r5, r1
 80004ee:	f7ff ffb3 	bl	8000458 <__aeabi_dcmplt>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d108      	bne.n	8000508 <__aeabi_d2lz+0x24>
 80004f6:	0020      	movs	r0, r4
 80004f8:	0029      	movs	r1, r5
 80004fa:	f000 f80f 	bl	800051c <__aeabi_d2ulz>
 80004fe:	0002      	movs	r2, r0
 8000500:	000b      	movs	r3, r1
 8000502:	0010      	movs	r0, r2
 8000504:	0019      	movs	r1, r3
 8000506:	bd70      	pop	{r4, r5, r6, pc}
 8000508:	2380      	movs	r3, #128	@ 0x80
 800050a:	061b      	lsls	r3, r3, #24
 800050c:	18e9      	adds	r1, r5, r3
 800050e:	0020      	movs	r0, r4
 8000510:	f000 f804 	bl	800051c <__aeabi_d2ulz>
 8000514:	2300      	movs	r3, #0
 8000516:	4242      	negs	r2, r0
 8000518:	418b      	sbcs	r3, r1
 800051a:	e7f2      	b.n	8000502 <__aeabi_d2lz+0x1e>

0800051c <__aeabi_d2ulz>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	2200      	movs	r2, #0
 8000520:	4b0b      	ldr	r3, [pc, #44]	@ (8000550 <__aeabi_d2ulz+0x34>)
 8000522:	000d      	movs	r5, r1
 8000524:	0004      	movs	r4, r0
 8000526:	f000 ffd5 	bl	80014d4 <__aeabi_dmul>
 800052a:	f7ff ffbd 	bl	80004a8 <__aeabi_d2uiz>
 800052e:	0006      	movs	r6, r0
 8000530:	f001 fec0 	bl	80022b4 <__aeabi_ui2d>
 8000534:	2200      	movs	r2, #0
 8000536:	4b07      	ldr	r3, [pc, #28]	@ (8000554 <__aeabi_d2ulz+0x38>)
 8000538:	f000 ffcc 	bl	80014d4 <__aeabi_dmul>
 800053c:	0002      	movs	r2, r0
 800053e:	000b      	movs	r3, r1
 8000540:	0020      	movs	r0, r4
 8000542:	0029      	movs	r1, r5
 8000544:	f001 fa8e 	bl	8001a64 <__aeabi_dsub>
 8000548:	f7ff ffae 	bl	80004a8 <__aeabi_d2uiz>
 800054c:	0031      	movs	r1, r6
 800054e:	bd70      	pop	{r4, r5, r6, pc}
 8000550:	3df00000 	.word	0x3df00000
 8000554:	41f00000 	.word	0x41f00000

08000558 <__aeabi_l2d>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	0006      	movs	r6, r0
 800055c:	0008      	movs	r0, r1
 800055e:	f001 fe7b 	bl	8002258 <__aeabi_i2d>
 8000562:	2200      	movs	r2, #0
 8000564:	4b06      	ldr	r3, [pc, #24]	@ (8000580 <__aeabi_l2d+0x28>)
 8000566:	f000 ffb5 	bl	80014d4 <__aeabi_dmul>
 800056a:	000d      	movs	r5, r1
 800056c:	0004      	movs	r4, r0
 800056e:	0030      	movs	r0, r6
 8000570:	f001 fea0 	bl	80022b4 <__aeabi_ui2d>
 8000574:	002b      	movs	r3, r5
 8000576:	0022      	movs	r2, r4
 8000578:	f000 f804 	bl	8000584 <__aeabi_dadd>
 800057c:	bd70      	pop	{r4, r5, r6, pc}
 800057e:	46c0      	nop			@ (mov r8, r8)
 8000580:	41f00000 	.word	0x41f00000

08000584 <__aeabi_dadd>:
 8000584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000586:	4657      	mov	r7, sl
 8000588:	464e      	mov	r6, r9
 800058a:	4645      	mov	r5, r8
 800058c:	46de      	mov	lr, fp
 800058e:	b5e0      	push	{r5, r6, r7, lr}
 8000590:	b083      	sub	sp, #12
 8000592:	9000      	str	r0, [sp, #0]
 8000594:	9101      	str	r1, [sp, #4]
 8000596:	030c      	lsls	r4, r1, #12
 8000598:	004f      	lsls	r7, r1, #1
 800059a:	0fce      	lsrs	r6, r1, #31
 800059c:	0a61      	lsrs	r1, r4, #9
 800059e:	9c00      	ldr	r4, [sp, #0]
 80005a0:	031d      	lsls	r5, r3, #12
 80005a2:	0f64      	lsrs	r4, r4, #29
 80005a4:	430c      	orrs	r4, r1
 80005a6:	9900      	ldr	r1, [sp, #0]
 80005a8:	9200      	str	r2, [sp, #0]
 80005aa:	9301      	str	r3, [sp, #4]
 80005ac:	00c8      	lsls	r0, r1, #3
 80005ae:	0059      	lsls	r1, r3, #1
 80005b0:	0d4b      	lsrs	r3, r1, #21
 80005b2:	4699      	mov	r9, r3
 80005b4:	9a00      	ldr	r2, [sp, #0]
 80005b6:	9b01      	ldr	r3, [sp, #4]
 80005b8:	0a6d      	lsrs	r5, r5, #9
 80005ba:	0fd9      	lsrs	r1, r3, #31
 80005bc:	0f53      	lsrs	r3, r2, #29
 80005be:	432b      	orrs	r3, r5
 80005c0:	469a      	mov	sl, r3
 80005c2:	9b00      	ldr	r3, [sp, #0]
 80005c4:	0d7f      	lsrs	r7, r7, #21
 80005c6:	00da      	lsls	r2, r3, #3
 80005c8:	4694      	mov	ip, r2
 80005ca:	464a      	mov	r2, r9
 80005cc:	46b0      	mov	r8, r6
 80005ce:	1aba      	subs	r2, r7, r2
 80005d0:	428e      	cmp	r6, r1
 80005d2:	d100      	bne.n	80005d6 <__aeabi_dadd+0x52>
 80005d4:	e0b0      	b.n	8000738 <__aeabi_dadd+0x1b4>
 80005d6:	2a00      	cmp	r2, #0
 80005d8:	dc00      	bgt.n	80005dc <__aeabi_dadd+0x58>
 80005da:	e078      	b.n	80006ce <__aeabi_dadd+0x14a>
 80005dc:	4649      	mov	r1, r9
 80005de:	2900      	cmp	r1, #0
 80005e0:	d100      	bne.n	80005e4 <__aeabi_dadd+0x60>
 80005e2:	e0e9      	b.n	80007b8 <__aeabi_dadd+0x234>
 80005e4:	49c9      	ldr	r1, [pc, #804]	@ (800090c <__aeabi_dadd+0x388>)
 80005e6:	428f      	cmp	r7, r1
 80005e8:	d100      	bne.n	80005ec <__aeabi_dadd+0x68>
 80005ea:	e195      	b.n	8000918 <__aeabi_dadd+0x394>
 80005ec:	2501      	movs	r5, #1
 80005ee:	2a38      	cmp	r2, #56	@ 0x38
 80005f0:	dc16      	bgt.n	8000620 <__aeabi_dadd+0x9c>
 80005f2:	2180      	movs	r1, #128	@ 0x80
 80005f4:	4653      	mov	r3, sl
 80005f6:	0409      	lsls	r1, r1, #16
 80005f8:	430b      	orrs	r3, r1
 80005fa:	469a      	mov	sl, r3
 80005fc:	2a1f      	cmp	r2, #31
 80005fe:	dd00      	ble.n	8000602 <__aeabi_dadd+0x7e>
 8000600:	e1e7      	b.n	80009d2 <__aeabi_dadd+0x44e>
 8000602:	2120      	movs	r1, #32
 8000604:	4655      	mov	r5, sl
 8000606:	1a8b      	subs	r3, r1, r2
 8000608:	4661      	mov	r1, ip
 800060a:	409d      	lsls	r5, r3
 800060c:	40d1      	lsrs	r1, r2
 800060e:	430d      	orrs	r5, r1
 8000610:	4661      	mov	r1, ip
 8000612:	4099      	lsls	r1, r3
 8000614:	1e4b      	subs	r3, r1, #1
 8000616:	4199      	sbcs	r1, r3
 8000618:	4653      	mov	r3, sl
 800061a:	40d3      	lsrs	r3, r2
 800061c:	430d      	orrs	r5, r1
 800061e:	1ae4      	subs	r4, r4, r3
 8000620:	1b45      	subs	r5, r0, r5
 8000622:	42a8      	cmp	r0, r5
 8000624:	4180      	sbcs	r0, r0
 8000626:	4240      	negs	r0, r0
 8000628:	1a24      	subs	r4, r4, r0
 800062a:	0223      	lsls	r3, r4, #8
 800062c:	d400      	bmi.n	8000630 <__aeabi_dadd+0xac>
 800062e:	e10f      	b.n	8000850 <__aeabi_dadd+0x2cc>
 8000630:	0264      	lsls	r4, r4, #9
 8000632:	0a64      	lsrs	r4, r4, #9
 8000634:	2c00      	cmp	r4, #0
 8000636:	d100      	bne.n	800063a <__aeabi_dadd+0xb6>
 8000638:	e139      	b.n	80008ae <__aeabi_dadd+0x32a>
 800063a:	0020      	movs	r0, r4
 800063c:	f001 ff2a 	bl	8002494 <__clzsi2>
 8000640:	0003      	movs	r3, r0
 8000642:	3b08      	subs	r3, #8
 8000644:	2120      	movs	r1, #32
 8000646:	0028      	movs	r0, r5
 8000648:	1aca      	subs	r2, r1, r3
 800064a:	40d0      	lsrs	r0, r2
 800064c:	409c      	lsls	r4, r3
 800064e:	0002      	movs	r2, r0
 8000650:	409d      	lsls	r5, r3
 8000652:	4322      	orrs	r2, r4
 8000654:	429f      	cmp	r7, r3
 8000656:	dd00      	ble.n	800065a <__aeabi_dadd+0xd6>
 8000658:	e173      	b.n	8000942 <__aeabi_dadd+0x3be>
 800065a:	1bd8      	subs	r0, r3, r7
 800065c:	3001      	adds	r0, #1
 800065e:	1a09      	subs	r1, r1, r0
 8000660:	002c      	movs	r4, r5
 8000662:	408d      	lsls	r5, r1
 8000664:	40c4      	lsrs	r4, r0
 8000666:	1e6b      	subs	r3, r5, #1
 8000668:	419d      	sbcs	r5, r3
 800066a:	0013      	movs	r3, r2
 800066c:	40c2      	lsrs	r2, r0
 800066e:	408b      	lsls	r3, r1
 8000670:	4325      	orrs	r5, r4
 8000672:	2700      	movs	r7, #0
 8000674:	0014      	movs	r4, r2
 8000676:	431d      	orrs	r5, r3
 8000678:	076b      	lsls	r3, r5, #29
 800067a:	d009      	beq.n	8000690 <__aeabi_dadd+0x10c>
 800067c:	230f      	movs	r3, #15
 800067e:	402b      	ands	r3, r5
 8000680:	2b04      	cmp	r3, #4
 8000682:	d005      	beq.n	8000690 <__aeabi_dadd+0x10c>
 8000684:	1d2b      	adds	r3, r5, #4
 8000686:	42ab      	cmp	r3, r5
 8000688:	41ad      	sbcs	r5, r5
 800068a:	426d      	negs	r5, r5
 800068c:	1964      	adds	r4, r4, r5
 800068e:	001d      	movs	r5, r3
 8000690:	0223      	lsls	r3, r4, #8
 8000692:	d400      	bmi.n	8000696 <__aeabi_dadd+0x112>
 8000694:	e12d      	b.n	80008f2 <__aeabi_dadd+0x36e>
 8000696:	4a9d      	ldr	r2, [pc, #628]	@ (800090c <__aeabi_dadd+0x388>)
 8000698:	3701      	adds	r7, #1
 800069a:	4297      	cmp	r7, r2
 800069c:	d100      	bne.n	80006a0 <__aeabi_dadd+0x11c>
 800069e:	e0d3      	b.n	8000848 <__aeabi_dadd+0x2c4>
 80006a0:	4646      	mov	r6, r8
 80006a2:	499b      	ldr	r1, [pc, #620]	@ (8000910 <__aeabi_dadd+0x38c>)
 80006a4:	08ed      	lsrs	r5, r5, #3
 80006a6:	4021      	ands	r1, r4
 80006a8:	074a      	lsls	r2, r1, #29
 80006aa:	432a      	orrs	r2, r5
 80006ac:	057c      	lsls	r4, r7, #21
 80006ae:	024d      	lsls	r5, r1, #9
 80006b0:	0b2d      	lsrs	r5, r5, #12
 80006b2:	0d64      	lsrs	r4, r4, #21
 80006b4:	0524      	lsls	r4, r4, #20
 80006b6:	432c      	orrs	r4, r5
 80006b8:	07f6      	lsls	r6, r6, #31
 80006ba:	4334      	orrs	r4, r6
 80006bc:	0010      	movs	r0, r2
 80006be:	0021      	movs	r1, r4
 80006c0:	b003      	add	sp, #12
 80006c2:	bcf0      	pop	{r4, r5, r6, r7}
 80006c4:	46bb      	mov	fp, r7
 80006c6:	46b2      	mov	sl, r6
 80006c8:	46a9      	mov	r9, r5
 80006ca:	46a0      	mov	r8, r4
 80006cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006ce:	2a00      	cmp	r2, #0
 80006d0:	d100      	bne.n	80006d4 <__aeabi_dadd+0x150>
 80006d2:	e084      	b.n	80007de <__aeabi_dadd+0x25a>
 80006d4:	464a      	mov	r2, r9
 80006d6:	1bd2      	subs	r2, r2, r7
 80006d8:	2f00      	cmp	r7, #0
 80006da:	d000      	beq.n	80006de <__aeabi_dadd+0x15a>
 80006dc:	e16d      	b.n	80009ba <__aeabi_dadd+0x436>
 80006de:	0025      	movs	r5, r4
 80006e0:	4305      	orrs	r5, r0
 80006e2:	d100      	bne.n	80006e6 <__aeabi_dadd+0x162>
 80006e4:	e127      	b.n	8000936 <__aeabi_dadd+0x3b2>
 80006e6:	1e56      	subs	r6, r2, #1
 80006e8:	2a01      	cmp	r2, #1
 80006ea:	d100      	bne.n	80006ee <__aeabi_dadd+0x16a>
 80006ec:	e23b      	b.n	8000b66 <__aeabi_dadd+0x5e2>
 80006ee:	4d87      	ldr	r5, [pc, #540]	@ (800090c <__aeabi_dadd+0x388>)
 80006f0:	42aa      	cmp	r2, r5
 80006f2:	d100      	bne.n	80006f6 <__aeabi_dadd+0x172>
 80006f4:	e26a      	b.n	8000bcc <__aeabi_dadd+0x648>
 80006f6:	2501      	movs	r5, #1
 80006f8:	2e38      	cmp	r6, #56	@ 0x38
 80006fa:	dc12      	bgt.n	8000722 <__aeabi_dadd+0x19e>
 80006fc:	0032      	movs	r2, r6
 80006fe:	2a1f      	cmp	r2, #31
 8000700:	dd00      	ble.n	8000704 <__aeabi_dadd+0x180>
 8000702:	e1f8      	b.n	8000af6 <__aeabi_dadd+0x572>
 8000704:	2620      	movs	r6, #32
 8000706:	0025      	movs	r5, r4
 8000708:	1ab6      	subs	r6, r6, r2
 800070a:	0007      	movs	r7, r0
 800070c:	4653      	mov	r3, sl
 800070e:	40b0      	lsls	r0, r6
 8000710:	40d4      	lsrs	r4, r2
 8000712:	40b5      	lsls	r5, r6
 8000714:	40d7      	lsrs	r7, r2
 8000716:	1e46      	subs	r6, r0, #1
 8000718:	41b0      	sbcs	r0, r6
 800071a:	1b1b      	subs	r3, r3, r4
 800071c:	469a      	mov	sl, r3
 800071e:	433d      	orrs	r5, r7
 8000720:	4305      	orrs	r5, r0
 8000722:	4662      	mov	r2, ip
 8000724:	1b55      	subs	r5, r2, r5
 8000726:	45ac      	cmp	ip, r5
 8000728:	4192      	sbcs	r2, r2
 800072a:	4653      	mov	r3, sl
 800072c:	4252      	negs	r2, r2
 800072e:	000e      	movs	r6, r1
 8000730:	464f      	mov	r7, r9
 8000732:	4688      	mov	r8, r1
 8000734:	1a9c      	subs	r4, r3, r2
 8000736:	e778      	b.n	800062a <__aeabi_dadd+0xa6>
 8000738:	2a00      	cmp	r2, #0
 800073a:	dc00      	bgt.n	800073e <__aeabi_dadd+0x1ba>
 800073c:	e08e      	b.n	800085c <__aeabi_dadd+0x2d8>
 800073e:	4649      	mov	r1, r9
 8000740:	2900      	cmp	r1, #0
 8000742:	d175      	bne.n	8000830 <__aeabi_dadd+0x2ac>
 8000744:	4661      	mov	r1, ip
 8000746:	4653      	mov	r3, sl
 8000748:	4319      	orrs	r1, r3
 800074a:	d100      	bne.n	800074e <__aeabi_dadd+0x1ca>
 800074c:	e0f6      	b.n	800093c <__aeabi_dadd+0x3b8>
 800074e:	1e51      	subs	r1, r2, #1
 8000750:	2a01      	cmp	r2, #1
 8000752:	d100      	bne.n	8000756 <__aeabi_dadd+0x1d2>
 8000754:	e191      	b.n	8000a7a <__aeabi_dadd+0x4f6>
 8000756:	4d6d      	ldr	r5, [pc, #436]	@ (800090c <__aeabi_dadd+0x388>)
 8000758:	42aa      	cmp	r2, r5
 800075a:	d100      	bne.n	800075e <__aeabi_dadd+0x1da>
 800075c:	e0dc      	b.n	8000918 <__aeabi_dadd+0x394>
 800075e:	2501      	movs	r5, #1
 8000760:	2938      	cmp	r1, #56	@ 0x38
 8000762:	dc14      	bgt.n	800078e <__aeabi_dadd+0x20a>
 8000764:	000a      	movs	r2, r1
 8000766:	2a1f      	cmp	r2, #31
 8000768:	dd00      	ble.n	800076c <__aeabi_dadd+0x1e8>
 800076a:	e1a2      	b.n	8000ab2 <__aeabi_dadd+0x52e>
 800076c:	2120      	movs	r1, #32
 800076e:	4653      	mov	r3, sl
 8000770:	1a89      	subs	r1, r1, r2
 8000772:	408b      	lsls	r3, r1
 8000774:	001d      	movs	r5, r3
 8000776:	4663      	mov	r3, ip
 8000778:	40d3      	lsrs	r3, r2
 800077a:	431d      	orrs	r5, r3
 800077c:	4663      	mov	r3, ip
 800077e:	408b      	lsls	r3, r1
 8000780:	0019      	movs	r1, r3
 8000782:	1e4b      	subs	r3, r1, #1
 8000784:	4199      	sbcs	r1, r3
 8000786:	4653      	mov	r3, sl
 8000788:	40d3      	lsrs	r3, r2
 800078a:	430d      	orrs	r5, r1
 800078c:	18e4      	adds	r4, r4, r3
 800078e:	182d      	adds	r5, r5, r0
 8000790:	4285      	cmp	r5, r0
 8000792:	4180      	sbcs	r0, r0
 8000794:	4240      	negs	r0, r0
 8000796:	1824      	adds	r4, r4, r0
 8000798:	0223      	lsls	r3, r4, #8
 800079a:	d559      	bpl.n	8000850 <__aeabi_dadd+0x2cc>
 800079c:	4b5b      	ldr	r3, [pc, #364]	@ (800090c <__aeabi_dadd+0x388>)
 800079e:	3701      	adds	r7, #1
 80007a0:	429f      	cmp	r7, r3
 80007a2:	d051      	beq.n	8000848 <__aeabi_dadd+0x2c4>
 80007a4:	2101      	movs	r1, #1
 80007a6:	4b5a      	ldr	r3, [pc, #360]	@ (8000910 <__aeabi_dadd+0x38c>)
 80007a8:	086a      	lsrs	r2, r5, #1
 80007aa:	401c      	ands	r4, r3
 80007ac:	4029      	ands	r1, r5
 80007ae:	430a      	orrs	r2, r1
 80007b0:	07e5      	lsls	r5, r4, #31
 80007b2:	4315      	orrs	r5, r2
 80007b4:	0864      	lsrs	r4, r4, #1
 80007b6:	e75f      	b.n	8000678 <__aeabi_dadd+0xf4>
 80007b8:	4661      	mov	r1, ip
 80007ba:	4653      	mov	r3, sl
 80007bc:	4319      	orrs	r1, r3
 80007be:	d100      	bne.n	80007c2 <__aeabi_dadd+0x23e>
 80007c0:	e0bc      	b.n	800093c <__aeabi_dadd+0x3b8>
 80007c2:	1e51      	subs	r1, r2, #1
 80007c4:	2a01      	cmp	r2, #1
 80007c6:	d100      	bne.n	80007ca <__aeabi_dadd+0x246>
 80007c8:	e164      	b.n	8000a94 <__aeabi_dadd+0x510>
 80007ca:	4d50      	ldr	r5, [pc, #320]	@ (800090c <__aeabi_dadd+0x388>)
 80007cc:	42aa      	cmp	r2, r5
 80007ce:	d100      	bne.n	80007d2 <__aeabi_dadd+0x24e>
 80007d0:	e16a      	b.n	8000aa8 <__aeabi_dadd+0x524>
 80007d2:	2501      	movs	r5, #1
 80007d4:	2938      	cmp	r1, #56	@ 0x38
 80007d6:	dd00      	ble.n	80007da <__aeabi_dadd+0x256>
 80007d8:	e722      	b.n	8000620 <__aeabi_dadd+0x9c>
 80007da:	000a      	movs	r2, r1
 80007dc:	e70e      	b.n	80005fc <__aeabi_dadd+0x78>
 80007de:	4a4d      	ldr	r2, [pc, #308]	@ (8000914 <__aeabi_dadd+0x390>)
 80007e0:	1c7d      	adds	r5, r7, #1
 80007e2:	4215      	tst	r5, r2
 80007e4:	d000      	beq.n	80007e8 <__aeabi_dadd+0x264>
 80007e6:	e0d0      	b.n	800098a <__aeabi_dadd+0x406>
 80007e8:	0025      	movs	r5, r4
 80007ea:	4662      	mov	r2, ip
 80007ec:	4653      	mov	r3, sl
 80007ee:	4305      	orrs	r5, r0
 80007f0:	431a      	orrs	r2, r3
 80007f2:	2f00      	cmp	r7, #0
 80007f4:	d000      	beq.n	80007f8 <__aeabi_dadd+0x274>
 80007f6:	e137      	b.n	8000a68 <__aeabi_dadd+0x4e4>
 80007f8:	2d00      	cmp	r5, #0
 80007fa:	d100      	bne.n	80007fe <__aeabi_dadd+0x27a>
 80007fc:	e1a8      	b.n	8000b50 <__aeabi_dadd+0x5cc>
 80007fe:	2a00      	cmp	r2, #0
 8000800:	d100      	bne.n	8000804 <__aeabi_dadd+0x280>
 8000802:	e16a      	b.n	8000ada <__aeabi_dadd+0x556>
 8000804:	4663      	mov	r3, ip
 8000806:	1ac5      	subs	r5, r0, r3
 8000808:	4653      	mov	r3, sl
 800080a:	1ae2      	subs	r2, r4, r3
 800080c:	42a8      	cmp	r0, r5
 800080e:	419b      	sbcs	r3, r3
 8000810:	425b      	negs	r3, r3
 8000812:	1ad3      	subs	r3, r2, r3
 8000814:	021a      	lsls	r2, r3, #8
 8000816:	d400      	bmi.n	800081a <__aeabi_dadd+0x296>
 8000818:	e203      	b.n	8000c22 <__aeabi_dadd+0x69e>
 800081a:	4663      	mov	r3, ip
 800081c:	1a1d      	subs	r5, r3, r0
 800081e:	45ac      	cmp	ip, r5
 8000820:	4192      	sbcs	r2, r2
 8000822:	4653      	mov	r3, sl
 8000824:	4252      	negs	r2, r2
 8000826:	1b1c      	subs	r4, r3, r4
 8000828:	000e      	movs	r6, r1
 800082a:	4688      	mov	r8, r1
 800082c:	1aa4      	subs	r4, r4, r2
 800082e:	e723      	b.n	8000678 <__aeabi_dadd+0xf4>
 8000830:	4936      	ldr	r1, [pc, #216]	@ (800090c <__aeabi_dadd+0x388>)
 8000832:	428f      	cmp	r7, r1
 8000834:	d070      	beq.n	8000918 <__aeabi_dadd+0x394>
 8000836:	2501      	movs	r5, #1
 8000838:	2a38      	cmp	r2, #56	@ 0x38
 800083a:	dca8      	bgt.n	800078e <__aeabi_dadd+0x20a>
 800083c:	2180      	movs	r1, #128	@ 0x80
 800083e:	4653      	mov	r3, sl
 8000840:	0409      	lsls	r1, r1, #16
 8000842:	430b      	orrs	r3, r1
 8000844:	469a      	mov	sl, r3
 8000846:	e78e      	b.n	8000766 <__aeabi_dadd+0x1e2>
 8000848:	003c      	movs	r4, r7
 800084a:	2500      	movs	r5, #0
 800084c:	2200      	movs	r2, #0
 800084e:	e731      	b.n	80006b4 <__aeabi_dadd+0x130>
 8000850:	2307      	movs	r3, #7
 8000852:	402b      	ands	r3, r5
 8000854:	2b00      	cmp	r3, #0
 8000856:	d000      	beq.n	800085a <__aeabi_dadd+0x2d6>
 8000858:	e710      	b.n	800067c <__aeabi_dadd+0xf8>
 800085a:	e093      	b.n	8000984 <__aeabi_dadd+0x400>
 800085c:	2a00      	cmp	r2, #0
 800085e:	d074      	beq.n	800094a <__aeabi_dadd+0x3c6>
 8000860:	464a      	mov	r2, r9
 8000862:	1bd2      	subs	r2, r2, r7
 8000864:	2f00      	cmp	r7, #0
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0x2e6>
 8000868:	e0c7      	b.n	80009fa <__aeabi_dadd+0x476>
 800086a:	4928      	ldr	r1, [pc, #160]	@ (800090c <__aeabi_dadd+0x388>)
 800086c:	4589      	cmp	r9, r1
 800086e:	d100      	bne.n	8000872 <__aeabi_dadd+0x2ee>
 8000870:	e185      	b.n	8000b7e <__aeabi_dadd+0x5fa>
 8000872:	2501      	movs	r5, #1
 8000874:	2a38      	cmp	r2, #56	@ 0x38
 8000876:	dc12      	bgt.n	800089e <__aeabi_dadd+0x31a>
 8000878:	2180      	movs	r1, #128	@ 0x80
 800087a:	0409      	lsls	r1, r1, #16
 800087c:	430c      	orrs	r4, r1
 800087e:	2a1f      	cmp	r2, #31
 8000880:	dd00      	ble.n	8000884 <__aeabi_dadd+0x300>
 8000882:	e1ab      	b.n	8000bdc <__aeabi_dadd+0x658>
 8000884:	2120      	movs	r1, #32
 8000886:	0025      	movs	r5, r4
 8000888:	1a89      	subs	r1, r1, r2
 800088a:	0007      	movs	r7, r0
 800088c:	4088      	lsls	r0, r1
 800088e:	408d      	lsls	r5, r1
 8000890:	40d7      	lsrs	r7, r2
 8000892:	1e41      	subs	r1, r0, #1
 8000894:	4188      	sbcs	r0, r1
 8000896:	40d4      	lsrs	r4, r2
 8000898:	433d      	orrs	r5, r7
 800089a:	4305      	orrs	r5, r0
 800089c:	44a2      	add	sl, r4
 800089e:	4465      	add	r5, ip
 80008a0:	4565      	cmp	r5, ip
 80008a2:	4192      	sbcs	r2, r2
 80008a4:	4252      	negs	r2, r2
 80008a6:	4452      	add	r2, sl
 80008a8:	0014      	movs	r4, r2
 80008aa:	464f      	mov	r7, r9
 80008ac:	e774      	b.n	8000798 <__aeabi_dadd+0x214>
 80008ae:	0028      	movs	r0, r5
 80008b0:	f001 fdf0 	bl	8002494 <__clzsi2>
 80008b4:	0003      	movs	r3, r0
 80008b6:	3318      	adds	r3, #24
 80008b8:	2b1f      	cmp	r3, #31
 80008ba:	dc00      	bgt.n	80008be <__aeabi_dadd+0x33a>
 80008bc:	e6c2      	b.n	8000644 <__aeabi_dadd+0xc0>
 80008be:	002a      	movs	r2, r5
 80008c0:	3808      	subs	r0, #8
 80008c2:	4082      	lsls	r2, r0
 80008c4:	429f      	cmp	r7, r3
 80008c6:	dd00      	ble.n	80008ca <__aeabi_dadd+0x346>
 80008c8:	e0a9      	b.n	8000a1e <__aeabi_dadd+0x49a>
 80008ca:	1bdb      	subs	r3, r3, r7
 80008cc:	1c58      	adds	r0, r3, #1
 80008ce:	281f      	cmp	r0, #31
 80008d0:	dc00      	bgt.n	80008d4 <__aeabi_dadd+0x350>
 80008d2:	e1ac      	b.n	8000c2e <__aeabi_dadd+0x6aa>
 80008d4:	0015      	movs	r5, r2
 80008d6:	3b1f      	subs	r3, #31
 80008d8:	40dd      	lsrs	r5, r3
 80008da:	2820      	cmp	r0, #32
 80008dc:	d005      	beq.n	80008ea <__aeabi_dadd+0x366>
 80008de:	2340      	movs	r3, #64	@ 0x40
 80008e0:	1a1b      	subs	r3, r3, r0
 80008e2:	409a      	lsls	r2, r3
 80008e4:	1e53      	subs	r3, r2, #1
 80008e6:	419a      	sbcs	r2, r3
 80008e8:	4315      	orrs	r5, r2
 80008ea:	2307      	movs	r3, #7
 80008ec:	2700      	movs	r7, #0
 80008ee:	402b      	ands	r3, r5
 80008f0:	e7b0      	b.n	8000854 <__aeabi_dadd+0x2d0>
 80008f2:	08ed      	lsrs	r5, r5, #3
 80008f4:	4b05      	ldr	r3, [pc, #20]	@ (800090c <__aeabi_dadd+0x388>)
 80008f6:	0762      	lsls	r2, r4, #29
 80008f8:	432a      	orrs	r2, r5
 80008fa:	08e4      	lsrs	r4, r4, #3
 80008fc:	429f      	cmp	r7, r3
 80008fe:	d00f      	beq.n	8000920 <__aeabi_dadd+0x39c>
 8000900:	0324      	lsls	r4, r4, #12
 8000902:	0b25      	lsrs	r5, r4, #12
 8000904:	057c      	lsls	r4, r7, #21
 8000906:	0d64      	lsrs	r4, r4, #21
 8000908:	e6d4      	b.n	80006b4 <__aeabi_dadd+0x130>
 800090a:	46c0      	nop			@ (mov r8, r8)
 800090c:	000007ff 	.word	0x000007ff
 8000910:	ff7fffff 	.word	0xff7fffff
 8000914:	000007fe 	.word	0x000007fe
 8000918:	08c0      	lsrs	r0, r0, #3
 800091a:	0762      	lsls	r2, r4, #29
 800091c:	4302      	orrs	r2, r0
 800091e:	08e4      	lsrs	r4, r4, #3
 8000920:	0013      	movs	r3, r2
 8000922:	4323      	orrs	r3, r4
 8000924:	d100      	bne.n	8000928 <__aeabi_dadd+0x3a4>
 8000926:	e186      	b.n	8000c36 <__aeabi_dadd+0x6b2>
 8000928:	2580      	movs	r5, #128	@ 0x80
 800092a:	032d      	lsls	r5, r5, #12
 800092c:	4325      	orrs	r5, r4
 800092e:	032d      	lsls	r5, r5, #12
 8000930:	4cc3      	ldr	r4, [pc, #780]	@ (8000c40 <__aeabi_dadd+0x6bc>)
 8000932:	0b2d      	lsrs	r5, r5, #12
 8000934:	e6be      	b.n	80006b4 <__aeabi_dadd+0x130>
 8000936:	4660      	mov	r0, ip
 8000938:	4654      	mov	r4, sl
 800093a:	000e      	movs	r6, r1
 800093c:	0017      	movs	r7, r2
 800093e:	08c5      	lsrs	r5, r0, #3
 8000940:	e7d8      	b.n	80008f4 <__aeabi_dadd+0x370>
 8000942:	4cc0      	ldr	r4, [pc, #768]	@ (8000c44 <__aeabi_dadd+0x6c0>)
 8000944:	1aff      	subs	r7, r7, r3
 8000946:	4014      	ands	r4, r2
 8000948:	e696      	b.n	8000678 <__aeabi_dadd+0xf4>
 800094a:	4abf      	ldr	r2, [pc, #764]	@ (8000c48 <__aeabi_dadd+0x6c4>)
 800094c:	1c79      	adds	r1, r7, #1
 800094e:	4211      	tst	r1, r2
 8000950:	d16b      	bne.n	8000a2a <__aeabi_dadd+0x4a6>
 8000952:	0022      	movs	r2, r4
 8000954:	4302      	orrs	r2, r0
 8000956:	2f00      	cmp	r7, #0
 8000958:	d000      	beq.n	800095c <__aeabi_dadd+0x3d8>
 800095a:	e0db      	b.n	8000b14 <__aeabi_dadd+0x590>
 800095c:	2a00      	cmp	r2, #0
 800095e:	d100      	bne.n	8000962 <__aeabi_dadd+0x3de>
 8000960:	e12d      	b.n	8000bbe <__aeabi_dadd+0x63a>
 8000962:	4662      	mov	r2, ip
 8000964:	4653      	mov	r3, sl
 8000966:	431a      	orrs	r2, r3
 8000968:	d100      	bne.n	800096c <__aeabi_dadd+0x3e8>
 800096a:	e0b6      	b.n	8000ada <__aeabi_dadd+0x556>
 800096c:	4663      	mov	r3, ip
 800096e:	18c5      	adds	r5, r0, r3
 8000970:	4285      	cmp	r5, r0
 8000972:	4180      	sbcs	r0, r0
 8000974:	4454      	add	r4, sl
 8000976:	4240      	negs	r0, r0
 8000978:	1824      	adds	r4, r4, r0
 800097a:	0223      	lsls	r3, r4, #8
 800097c:	d502      	bpl.n	8000984 <__aeabi_dadd+0x400>
 800097e:	000f      	movs	r7, r1
 8000980:	4bb0      	ldr	r3, [pc, #704]	@ (8000c44 <__aeabi_dadd+0x6c0>)
 8000982:	401c      	ands	r4, r3
 8000984:	003a      	movs	r2, r7
 8000986:	0028      	movs	r0, r5
 8000988:	e7d8      	b.n	800093c <__aeabi_dadd+0x3b8>
 800098a:	4662      	mov	r2, ip
 800098c:	1a85      	subs	r5, r0, r2
 800098e:	42a8      	cmp	r0, r5
 8000990:	4192      	sbcs	r2, r2
 8000992:	4653      	mov	r3, sl
 8000994:	4252      	negs	r2, r2
 8000996:	4691      	mov	r9, r2
 8000998:	1ae3      	subs	r3, r4, r3
 800099a:	001a      	movs	r2, r3
 800099c:	464b      	mov	r3, r9
 800099e:	1ad2      	subs	r2, r2, r3
 80009a0:	0013      	movs	r3, r2
 80009a2:	4691      	mov	r9, r2
 80009a4:	021a      	lsls	r2, r3, #8
 80009a6:	d454      	bmi.n	8000a52 <__aeabi_dadd+0x4ce>
 80009a8:	464a      	mov	r2, r9
 80009aa:	464c      	mov	r4, r9
 80009ac:	432a      	orrs	r2, r5
 80009ae:	d000      	beq.n	80009b2 <__aeabi_dadd+0x42e>
 80009b0:	e640      	b.n	8000634 <__aeabi_dadd+0xb0>
 80009b2:	2600      	movs	r6, #0
 80009b4:	2400      	movs	r4, #0
 80009b6:	2500      	movs	r5, #0
 80009b8:	e67c      	b.n	80006b4 <__aeabi_dadd+0x130>
 80009ba:	4da1      	ldr	r5, [pc, #644]	@ (8000c40 <__aeabi_dadd+0x6bc>)
 80009bc:	45a9      	cmp	r9, r5
 80009be:	d100      	bne.n	80009c2 <__aeabi_dadd+0x43e>
 80009c0:	e090      	b.n	8000ae4 <__aeabi_dadd+0x560>
 80009c2:	2501      	movs	r5, #1
 80009c4:	2a38      	cmp	r2, #56	@ 0x38
 80009c6:	dd00      	ble.n	80009ca <__aeabi_dadd+0x446>
 80009c8:	e6ab      	b.n	8000722 <__aeabi_dadd+0x19e>
 80009ca:	2580      	movs	r5, #128	@ 0x80
 80009cc:	042d      	lsls	r5, r5, #16
 80009ce:	432c      	orrs	r4, r5
 80009d0:	e695      	b.n	80006fe <__aeabi_dadd+0x17a>
 80009d2:	0011      	movs	r1, r2
 80009d4:	4655      	mov	r5, sl
 80009d6:	3920      	subs	r1, #32
 80009d8:	40cd      	lsrs	r5, r1
 80009da:	46a9      	mov	r9, r5
 80009dc:	2a20      	cmp	r2, #32
 80009de:	d006      	beq.n	80009ee <__aeabi_dadd+0x46a>
 80009e0:	2140      	movs	r1, #64	@ 0x40
 80009e2:	4653      	mov	r3, sl
 80009e4:	1a8a      	subs	r2, r1, r2
 80009e6:	4093      	lsls	r3, r2
 80009e8:	4662      	mov	r2, ip
 80009ea:	431a      	orrs	r2, r3
 80009ec:	4694      	mov	ip, r2
 80009ee:	4665      	mov	r5, ip
 80009f0:	1e6b      	subs	r3, r5, #1
 80009f2:	419d      	sbcs	r5, r3
 80009f4:	464b      	mov	r3, r9
 80009f6:	431d      	orrs	r5, r3
 80009f8:	e612      	b.n	8000620 <__aeabi_dadd+0x9c>
 80009fa:	0021      	movs	r1, r4
 80009fc:	4301      	orrs	r1, r0
 80009fe:	d100      	bne.n	8000a02 <__aeabi_dadd+0x47e>
 8000a00:	e0c4      	b.n	8000b8c <__aeabi_dadd+0x608>
 8000a02:	1e51      	subs	r1, r2, #1
 8000a04:	2a01      	cmp	r2, #1
 8000a06:	d100      	bne.n	8000a0a <__aeabi_dadd+0x486>
 8000a08:	e0fb      	b.n	8000c02 <__aeabi_dadd+0x67e>
 8000a0a:	4d8d      	ldr	r5, [pc, #564]	@ (8000c40 <__aeabi_dadd+0x6bc>)
 8000a0c:	42aa      	cmp	r2, r5
 8000a0e:	d100      	bne.n	8000a12 <__aeabi_dadd+0x48e>
 8000a10:	e0b5      	b.n	8000b7e <__aeabi_dadd+0x5fa>
 8000a12:	2501      	movs	r5, #1
 8000a14:	2938      	cmp	r1, #56	@ 0x38
 8000a16:	dd00      	ble.n	8000a1a <__aeabi_dadd+0x496>
 8000a18:	e741      	b.n	800089e <__aeabi_dadd+0x31a>
 8000a1a:	000a      	movs	r2, r1
 8000a1c:	e72f      	b.n	800087e <__aeabi_dadd+0x2fa>
 8000a1e:	4c89      	ldr	r4, [pc, #548]	@ (8000c44 <__aeabi_dadd+0x6c0>)
 8000a20:	1aff      	subs	r7, r7, r3
 8000a22:	4014      	ands	r4, r2
 8000a24:	0762      	lsls	r2, r4, #29
 8000a26:	08e4      	lsrs	r4, r4, #3
 8000a28:	e76a      	b.n	8000900 <__aeabi_dadd+0x37c>
 8000a2a:	4a85      	ldr	r2, [pc, #532]	@ (8000c40 <__aeabi_dadd+0x6bc>)
 8000a2c:	4291      	cmp	r1, r2
 8000a2e:	d100      	bne.n	8000a32 <__aeabi_dadd+0x4ae>
 8000a30:	e0e3      	b.n	8000bfa <__aeabi_dadd+0x676>
 8000a32:	4663      	mov	r3, ip
 8000a34:	18c2      	adds	r2, r0, r3
 8000a36:	4282      	cmp	r2, r0
 8000a38:	4180      	sbcs	r0, r0
 8000a3a:	0023      	movs	r3, r4
 8000a3c:	4240      	negs	r0, r0
 8000a3e:	4453      	add	r3, sl
 8000a40:	181b      	adds	r3, r3, r0
 8000a42:	07dd      	lsls	r5, r3, #31
 8000a44:	085c      	lsrs	r4, r3, #1
 8000a46:	2307      	movs	r3, #7
 8000a48:	0852      	lsrs	r2, r2, #1
 8000a4a:	4315      	orrs	r5, r2
 8000a4c:	000f      	movs	r7, r1
 8000a4e:	402b      	ands	r3, r5
 8000a50:	e700      	b.n	8000854 <__aeabi_dadd+0x2d0>
 8000a52:	4663      	mov	r3, ip
 8000a54:	1a1d      	subs	r5, r3, r0
 8000a56:	45ac      	cmp	ip, r5
 8000a58:	4192      	sbcs	r2, r2
 8000a5a:	4653      	mov	r3, sl
 8000a5c:	4252      	negs	r2, r2
 8000a5e:	1b1c      	subs	r4, r3, r4
 8000a60:	000e      	movs	r6, r1
 8000a62:	4688      	mov	r8, r1
 8000a64:	1aa4      	subs	r4, r4, r2
 8000a66:	e5e5      	b.n	8000634 <__aeabi_dadd+0xb0>
 8000a68:	2d00      	cmp	r5, #0
 8000a6a:	d000      	beq.n	8000a6e <__aeabi_dadd+0x4ea>
 8000a6c:	e091      	b.n	8000b92 <__aeabi_dadd+0x60e>
 8000a6e:	2a00      	cmp	r2, #0
 8000a70:	d138      	bne.n	8000ae4 <__aeabi_dadd+0x560>
 8000a72:	2480      	movs	r4, #128	@ 0x80
 8000a74:	2600      	movs	r6, #0
 8000a76:	0324      	lsls	r4, r4, #12
 8000a78:	e756      	b.n	8000928 <__aeabi_dadd+0x3a4>
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	18c5      	adds	r5, r0, r3
 8000a7e:	4285      	cmp	r5, r0
 8000a80:	4180      	sbcs	r0, r0
 8000a82:	4454      	add	r4, sl
 8000a84:	4240      	negs	r0, r0
 8000a86:	1824      	adds	r4, r4, r0
 8000a88:	2701      	movs	r7, #1
 8000a8a:	0223      	lsls	r3, r4, #8
 8000a8c:	d400      	bmi.n	8000a90 <__aeabi_dadd+0x50c>
 8000a8e:	e6df      	b.n	8000850 <__aeabi_dadd+0x2cc>
 8000a90:	2702      	movs	r7, #2
 8000a92:	e687      	b.n	80007a4 <__aeabi_dadd+0x220>
 8000a94:	4663      	mov	r3, ip
 8000a96:	1ac5      	subs	r5, r0, r3
 8000a98:	42a8      	cmp	r0, r5
 8000a9a:	4180      	sbcs	r0, r0
 8000a9c:	4653      	mov	r3, sl
 8000a9e:	4240      	negs	r0, r0
 8000aa0:	1ae4      	subs	r4, r4, r3
 8000aa2:	2701      	movs	r7, #1
 8000aa4:	1a24      	subs	r4, r4, r0
 8000aa6:	e5c0      	b.n	800062a <__aeabi_dadd+0xa6>
 8000aa8:	0762      	lsls	r2, r4, #29
 8000aaa:	08c0      	lsrs	r0, r0, #3
 8000aac:	4302      	orrs	r2, r0
 8000aae:	08e4      	lsrs	r4, r4, #3
 8000ab0:	e736      	b.n	8000920 <__aeabi_dadd+0x39c>
 8000ab2:	0011      	movs	r1, r2
 8000ab4:	4653      	mov	r3, sl
 8000ab6:	3920      	subs	r1, #32
 8000ab8:	40cb      	lsrs	r3, r1
 8000aba:	4699      	mov	r9, r3
 8000abc:	2a20      	cmp	r2, #32
 8000abe:	d006      	beq.n	8000ace <__aeabi_dadd+0x54a>
 8000ac0:	2140      	movs	r1, #64	@ 0x40
 8000ac2:	4653      	mov	r3, sl
 8000ac4:	1a8a      	subs	r2, r1, r2
 8000ac6:	4093      	lsls	r3, r2
 8000ac8:	4662      	mov	r2, ip
 8000aca:	431a      	orrs	r2, r3
 8000acc:	4694      	mov	ip, r2
 8000ace:	4665      	mov	r5, ip
 8000ad0:	1e6b      	subs	r3, r5, #1
 8000ad2:	419d      	sbcs	r5, r3
 8000ad4:	464b      	mov	r3, r9
 8000ad6:	431d      	orrs	r5, r3
 8000ad8:	e659      	b.n	800078e <__aeabi_dadd+0x20a>
 8000ada:	0762      	lsls	r2, r4, #29
 8000adc:	08c0      	lsrs	r0, r0, #3
 8000ade:	4302      	orrs	r2, r0
 8000ae0:	08e4      	lsrs	r4, r4, #3
 8000ae2:	e70d      	b.n	8000900 <__aeabi_dadd+0x37c>
 8000ae4:	4653      	mov	r3, sl
 8000ae6:	075a      	lsls	r2, r3, #29
 8000ae8:	4663      	mov	r3, ip
 8000aea:	08d8      	lsrs	r0, r3, #3
 8000aec:	4653      	mov	r3, sl
 8000aee:	000e      	movs	r6, r1
 8000af0:	4302      	orrs	r2, r0
 8000af2:	08dc      	lsrs	r4, r3, #3
 8000af4:	e714      	b.n	8000920 <__aeabi_dadd+0x39c>
 8000af6:	0015      	movs	r5, r2
 8000af8:	0026      	movs	r6, r4
 8000afa:	3d20      	subs	r5, #32
 8000afc:	40ee      	lsrs	r6, r5
 8000afe:	2a20      	cmp	r2, #32
 8000b00:	d003      	beq.n	8000b0a <__aeabi_dadd+0x586>
 8000b02:	2540      	movs	r5, #64	@ 0x40
 8000b04:	1aaa      	subs	r2, r5, r2
 8000b06:	4094      	lsls	r4, r2
 8000b08:	4320      	orrs	r0, r4
 8000b0a:	1e42      	subs	r2, r0, #1
 8000b0c:	4190      	sbcs	r0, r2
 8000b0e:	0005      	movs	r5, r0
 8000b10:	4335      	orrs	r5, r6
 8000b12:	e606      	b.n	8000722 <__aeabi_dadd+0x19e>
 8000b14:	2a00      	cmp	r2, #0
 8000b16:	d07c      	beq.n	8000c12 <__aeabi_dadd+0x68e>
 8000b18:	4662      	mov	r2, ip
 8000b1a:	4653      	mov	r3, sl
 8000b1c:	08c0      	lsrs	r0, r0, #3
 8000b1e:	431a      	orrs	r2, r3
 8000b20:	d100      	bne.n	8000b24 <__aeabi_dadd+0x5a0>
 8000b22:	e6fa      	b.n	800091a <__aeabi_dadd+0x396>
 8000b24:	0762      	lsls	r2, r4, #29
 8000b26:	4310      	orrs	r0, r2
 8000b28:	2280      	movs	r2, #128	@ 0x80
 8000b2a:	08e4      	lsrs	r4, r4, #3
 8000b2c:	0312      	lsls	r2, r2, #12
 8000b2e:	4214      	tst	r4, r2
 8000b30:	d008      	beq.n	8000b44 <__aeabi_dadd+0x5c0>
 8000b32:	08d9      	lsrs	r1, r3, #3
 8000b34:	4211      	tst	r1, r2
 8000b36:	d105      	bne.n	8000b44 <__aeabi_dadd+0x5c0>
 8000b38:	4663      	mov	r3, ip
 8000b3a:	08d8      	lsrs	r0, r3, #3
 8000b3c:	4653      	mov	r3, sl
 8000b3e:	000c      	movs	r4, r1
 8000b40:	075b      	lsls	r3, r3, #29
 8000b42:	4318      	orrs	r0, r3
 8000b44:	0f42      	lsrs	r2, r0, #29
 8000b46:	00c0      	lsls	r0, r0, #3
 8000b48:	08c0      	lsrs	r0, r0, #3
 8000b4a:	0752      	lsls	r2, r2, #29
 8000b4c:	4302      	orrs	r2, r0
 8000b4e:	e6e7      	b.n	8000920 <__aeabi_dadd+0x39c>
 8000b50:	2a00      	cmp	r2, #0
 8000b52:	d100      	bne.n	8000b56 <__aeabi_dadd+0x5d2>
 8000b54:	e72d      	b.n	80009b2 <__aeabi_dadd+0x42e>
 8000b56:	4663      	mov	r3, ip
 8000b58:	08d8      	lsrs	r0, r3, #3
 8000b5a:	4653      	mov	r3, sl
 8000b5c:	075a      	lsls	r2, r3, #29
 8000b5e:	000e      	movs	r6, r1
 8000b60:	4302      	orrs	r2, r0
 8000b62:	08dc      	lsrs	r4, r3, #3
 8000b64:	e6cc      	b.n	8000900 <__aeabi_dadd+0x37c>
 8000b66:	4663      	mov	r3, ip
 8000b68:	1a1d      	subs	r5, r3, r0
 8000b6a:	45ac      	cmp	ip, r5
 8000b6c:	4192      	sbcs	r2, r2
 8000b6e:	4653      	mov	r3, sl
 8000b70:	4252      	negs	r2, r2
 8000b72:	1b1c      	subs	r4, r3, r4
 8000b74:	000e      	movs	r6, r1
 8000b76:	4688      	mov	r8, r1
 8000b78:	1aa4      	subs	r4, r4, r2
 8000b7a:	3701      	adds	r7, #1
 8000b7c:	e555      	b.n	800062a <__aeabi_dadd+0xa6>
 8000b7e:	4663      	mov	r3, ip
 8000b80:	08d9      	lsrs	r1, r3, #3
 8000b82:	4653      	mov	r3, sl
 8000b84:	075a      	lsls	r2, r3, #29
 8000b86:	430a      	orrs	r2, r1
 8000b88:	08dc      	lsrs	r4, r3, #3
 8000b8a:	e6c9      	b.n	8000920 <__aeabi_dadd+0x39c>
 8000b8c:	4660      	mov	r0, ip
 8000b8e:	4654      	mov	r4, sl
 8000b90:	e6d4      	b.n	800093c <__aeabi_dadd+0x3b8>
 8000b92:	08c0      	lsrs	r0, r0, #3
 8000b94:	2a00      	cmp	r2, #0
 8000b96:	d100      	bne.n	8000b9a <__aeabi_dadd+0x616>
 8000b98:	e6bf      	b.n	800091a <__aeabi_dadd+0x396>
 8000b9a:	0762      	lsls	r2, r4, #29
 8000b9c:	4310      	orrs	r0, r2
 8000b9e:	2280      	movs	r2, #128	@ 0x80
 8000ba0:	08e4      	lsrs	r4, r4, #3
 8000ba2:	0312      	lsls	r2, r2, #12
 8000ba4:	4214      	tst	r4, r2
 8000ba6:	d0cd      	beq.n	8000b44 <__aeabi_dadd+0x5c0>
 8000ba8:	08dd      	lsrs	r5, r3, #3
 8000baa:	4215      	tst	r5, r2
 8000bac:	d1ca      	bne.n	8000b44 <__aeabi_dadd+0x5c0>
 8000bae:	4663      	mov	r3, ip
 8000bb0:	08d8      	lsrs	r0, r3, #3
 8000bb2:	4653      	mov	r3, sl
 8000bb4:	075b      	lsls	r3, r3, #29
 8000bb6:	000e      	movs	r6, r1
 8000bb8:	002c      	movs	r4, r5
 8000bba:	4318      	orrs	r0, r3
 8000bbc:	e7c2      	b.n	8000b44 <__aeabi_dadd+0x5c0>
 8000bbe:	4663      	mov	r3, ip
 8000bc0:	08d9      	lsrs	r1, r3, #3
 8000bc2:	4653      	mov	r3, sl
 8000bc4:	075a      	lsls	r2, r3, #29
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	08dc      	lsrs	r4, r3, #3
 8000bca:	e699      	b.n	8000900 <__aeabi_dadd+0x37c>
 8000bcc:	4663      	mov	r3, ip
 8000bce:	08d8      	lsrs	r0, r3, #3
 8000bd0:	4653      	mov	r3, sl
 8000bd2:	075a      	lsls	r2, r3, #29
 8000bd4:	000e      	movs	r6, r1
 8000bd6:	4302      	orrs	r2, r0
 8000bd8:	08dc      	lsrs	r4, r3, #3
 8000bda:	e6a1      	b.n	8000920 <__aeabi_dadd+0x39c>
 8000bdc:	0011      	movs	r1, r2
 8000bde:	0027      	movs	r7, r4
 8000be0:	3920      	subs	r1, #32
 8000be2:	40cf      	lsrs	r7, r1
 8000be4:	2a20      	cmp	r2, #32
 8000be6:	d003      	beq.n	8000bf0 <__aeabi_dadd+0x66c>
 8000be8:	2140      	movs	r1, #64	@ 0x40
 8000bea:	1a8a      	subs	r2, r1, r2
 8000bec:	4094      	lsls	r4, r2
 8000bee:	4320      	orrs	r0, r4
 8000bf0:	1e42      	subs	r2, r0, #1
 8000bf2:	4190      	sbcs	r0, r2
 8000bf4:	0005      	movs	r5, r0
 8000bf6:	433d      	orrs	r5, r7
 8000bf8:	e651      	b.n	800089e <__aeabi_dadd+0x31a>
 8000bfa:	000c      	movs	r4, r1
 8000bfc:	2500      	movs	r5, #0
 8000bfe:	2200      	movs	r2, #0
 8000c00:	e558      	b.n	80006b4 <__aeabi_dadd+0x130>
 8000c02:	4460      	add	r0, ip
 8000c04:	4560      	cmp	r0, ip
 8000c06:	4192      	sbcs	r2, r2
 8000c08:	4454      	add	r4, sl
 8000c0a:	4252      	negs	r2, r2
 8000c0c:	0005      	movs	r5, r0
 8000c0e:	18a4      	adds	r4, r4, r2
 8000c10:	e73a      	b.n	8000a88 <__aeabi_dadd+0x504>
 8000c12:	4653      	mov	r3, sl
 8000c14:	075a      	lsls	r2, r3, #29
 8000c16:	4663      	mov	r3, ip
 8000c18:	08d9      	lsrs	r1, r3, #3
 8000c1a:	4653      	mov	r3, sl
 8000c1c:	430a      	orrs	r2, r1
 8000c1e:	08dc      	lsrs	r4, r3, #3
 8000c20:	e67e      	b.n	8000920 <__aeabi_dadd+0x39c>
 8000c22:	001a      	movs	r2, r3
 8000c24:	001c      	movs	r4, r3
 8000c26:	432a      	orrs	r2, r5
 8000c28:	d000      	beq.n	8000c2c <__aeabi_dadd+0x6a8>
 8000c2a:	e6ab      	b.n	8000984 <__aeabi_dadd+0x400>
 8000c2c:	e6c1      	b.n	80009b2 <__aeabi_dadd+0x42e>
 8000c2e:	2120      	movs	r1, #32
 8000c30:	2500      	movs	r5, #0
 8000c32:	1a09      	subs	r1, r1, r0
 8000c34:	e519      	b.n	800066a <__aeabi_dadd+0xe6>
 8000c36:	2200      	movs	r2, #0
 8000c38:	2500      	movs	r5, #0
 8000c3a:	4c01      	ldr	r4, [pc, #4]	@ (8000c40 <__aeabi_dadd+0x6bc>)
 8000c3c:	e53a      	b.n	80006b4 <__aeabi_dadd+0x130>
 8000c3e:	46c0      	nop			@ (mov r8, r8)
 8000c40:	000007ff 	.word	0x000007ff
 8000c44:	ff7fffff 	.word	0xff7fffff
 8000c48:	000007fe 	.word	0x000007fe

08000c4c <__aeabi_ddiv>:
 8000c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c4e:	46de      	mov	lr, fp
 8000c50:	4645      	mov	r5, r8
 8000c52:	4657      	mov	r7, sl
 8000c54:	464e      	mov	r6, r9
 8000c56:	b5e0      	push	{r5, r6, r7, lr}
 8000c58:	b087      	sub	sp, #28
 8000c5a:	9200      	str	r2, [sp, #0]
 8000c5c:	9301      	str	r3, [sp, #4]
 8000c5e:	030b      	lsls	r3, r1, #12
 8000c60:	0b1b      	lsrs	r3, r3, #12
 8000c62:	469b      	mov	fp, r3
 8000c64:	0fca      	lsrs	r2, r1, #31
 8000c66:	004b      	lsls	r3, r1, #1
 8000c68:	0004      	movs	r4, r0
 8000c6a:	4680      	mov	r8, r0
 8000c6c:	0d5b      	lsrs	r3, r3, #21
 8000c6e:	9202      	str	r2, [sp, #8]
 8000c70:	d100      	bne.n	8000c74 <__aeabi_ddiv+0x28>
 8000c72:	e16a      	b.n	8000f4a <__aeabi_ddiv+0x2fe>
 8000c74:	4ad4      	ldr	r2, [pc, #848]	@ (8000fc8 <__aeabi_ddiv+0x37c>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d100      	bne.n	8000c7c <__aeabi_ddiv+0x30>
 8000c7a:	e18c      	b.n	8000f96 <__aeabi_ddiv+0x34a>
 8000c7c:	4659      	mov	r1, fp
 8000c7e:	0f42      	lsrs	r2, r0, #29
 8000c80:	00c9      	lsls	r1, r1, #3
 8000c82:	430a      	orrs	r2, r1
 8000c84:	2180      	movs	r1, #128	@ 0x80
 8000c86:	0409      	lsls	r1, r1, #16
 8000c88:	4311      	orrs	r1, r2
 8000c8a:	00c2      	lsls	r2, r0, #3
 8000c8c:	4690      	mov	r8, r2
 8000c8e:	4acf      	ldr	r2, [pc, #828]	@ (8000fcc <__aeabi_ddiv+0x380>)
 8000c90:	4689      	mov	r9, r1
 8000c92:	4692      	mov	sl, r2
 8000c94:	449a      	add	sl, r3
 8000c96:	2300      	movs	r3, #0
 8000c98:	2400      	movs	r4, #0
 8000c9a:	9303      	str	r3, [sp, #12]
 8000c9c:	9e00      	ldr	r6, [sp, #0]
 8000c9e:	9f01      	ldr	r7, [sp, #4]
 8000ca0:	033b      	lsls	r3, r7, #12
 8000ca2:	0b1b      	lsrs	r3, r3, #12
 8000ca4:	469b      	mov	fp, r3
 8000ca6:	007b      	lsls	r3, r7, #1
 8000ca8:	0030      	movs	r0, r6
 8000caa:	0d5b      	lsrs	r3, r3, #21
 8000cac:	0ffd      	lsrs	r5, r7, #31
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d100      	bne.n	8000cb4 <__aeabi_ddiv+0x68>
 8000cb2:	e128      	b.n	8000f06 <__aeabi_ddiv+0x2ba>
 8000cb4:	4ac4      	ldr	r2, [pc, #784]	@ (8000fc8 <__aeabi_ddiv+0x37c>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d100      	bne.n	8000cbc <__aeabi_ddiv+0x70>
 8000cba:	e177      	b.n	8000fac <__aeabi_ddiv+0x360>
 8000cbc:	4659      	mov	r1, fp
 8000cbe:	0f72      	lsrs	r2, r6, #29
 8000cc0:	00c9      	lsls	r1, r1, #3
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	2180      	movs	r1, #128	@ 0x80
 8000cc6:	0409      	lsls	r1, r1, #16
 8000cc8:	4311      	orrs	r1, r2
 8000cca:	468b      	mov	fp, r1
 8000ccc:	49bf      	ldr	r1, [pc, #764]	@ (8000fcc <__aeabi_ddiv+0x380>)
 8000cce:	00f2      	lsls	r2, r6, #3
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	4651      	mov	r1, sl
 8000cd4:	4463      	add	r3, ip
 8000cd6:	1acb      	subs	r3, r1, r3
 8000cd8:	469a      	mov	sl, r3
 8000cda:	2300      	movs	r3, #0
 8000cdc:	9e02      	ldr	r6, [sp, #8]
 8000cde:	406e      	eors	r6, r5
 8000ce0:	2c0f      	cmp	r4, #15
 8000ce2:	d827      	bhi.n	8000d34 <__aeabi_ddiv+0xe8>
 8000ce4:	49ba      	ldr	r1, [pc, #744]	@ (8000fd0 <__aeabi_ddiv+0x384>)
 8000ce6:	00a4      	lsls	r4, r4, #2
 8000ce8:	5909      	ldr	r1, [r1, r4]
 8000cea:	468f      	mov	pc, r1
 8000cec:	46cb      	mov	fp, r9
 8000cee:	4642      	mov	r2, r8
 8000cf0:	9e02      	ldr	r6, [sp, #8]
 8000cf2:	9b03      	ldr	r3, [sp, #12]
 8000cf4:	2b02      	cmp	r3, #2
 8000cf6:	d016      	beq.n	8000d26 <__aeabi_ddiv+0xda>
 8000cf8:	2b03      	cmp	r3, #3
 8000cfa:	d100      	bne.n	8000cfe <__aeabi_ddiv+0xb2>
 8000cfc:	e2a6      	b.n	800124c <__aeabi_ddiv+0x600>
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d000      	beq.n	8000d04 <__aeabi_ddiv+0xb8>
 8000d02:	e0df      	b.n	8000ec4 <__aeabi_ddiv+0x278>
 8000d04:	2200      	movs	r2, #0
 8000d06:	2300      	movs	r3, #0
 8000d08:	2400      	movs	r4, #0
 8000d0a:	4690      	mov	r8, r2
 8000d0c:	051b      	lsls	r3, r3, #20
 8000d0e:	4323      	orrs	r3, r4
 8000d10:	07f6      	lsls	r6, r6, #31
 8000d12:	4333      	orrs	r3, r6
 8000d14:	4640      	mov	r0, r8
 8000d16:	0019      	movs	r1, r3
 8000d18:	b007      	add	sp, #28
 8000d1a:	bcf0      	pop	{r4, r5, r6, r7}
 8000d1c:	46bb      	mov	fp, r7
 8000d1e:	46b2      	mov	sl, r6
 8000d20:	46a9      	mov	r9, r5
 8000d22:	46a0      	mov	r8, r4
 8000d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d26:	2200      	movs	r2, #0
 8000d28:	2400      	movs	r4, #0
 8000d2a:	4690      	mov	r8, r2
 8000d2c:	4ba6      	ldr	r3, [pc, #664]	@ (8000fc8 <__aeabi_ddiv+0x37c>)
 8000d2e:	e7ed      	b.n	8000d0c <__aeabi_ddiv+0xc0>
 8000d30:	002e      	movs	r6, r5
 8000d32:	e7df      	b.n	8000cf4 <__aeabi_ddiv+0xa8>
 8000d34:	45cb      	cmp	fp, r9
 8000d36:	d200      	bcs.n	8000d3a <__aeabi_ddiv+0xee>
 8000d38:	e1d4      	b.n	80010e4 <__aeabi_ddiv+0x498>
 8000d3a:	d100      	bne.n	8000d3e <__aeabi_ddiv+0xf2>
 8000d3c:	e1cf      	b.n	80010de <__aeabi_ddiv+0x492>
 8000d3e:	2301      	movs	r3, #1
 8000d40:	425b      	negs	r3, r3
 8000d42:	469c      	mov	ip, r3
 8000d44:	4644      	mov	r4, r8
 8000d46:	4648      	mov	r0, r9
 8000d48:	2700      	movs	r7, #0
 8000d4a:	44e2      	add	sl, ip
 8000d4c:	465b      	mov	r3, fp
 8000d4e:	0e15      	lsrs	r5, r2, #24
 8000d50:	021b      	lsls	r3, r3, #8
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c19      	lsrs	r1, r3, #16
 8000d56:	042b      	lsls	r3, r5, #16
 8000d58:	0212      	lsls	r2, r2, #8
 8000d5a:	9500      	str	r5, [sp, #0]
 8000d5c:	0c1d      	lsrs	r5, r3, #16
 8000d5e:	4691      	mov	r9, r2
 8000d60:	9102      	str	r1, [sp, #8]
 8000d62:	9503      	str	r5, [sp, #12]
 8000d64:	f7ff fa72 	bl	800024c <__aeabi_uidivmod>
 8000d68:	0002      	movs	r2, r0
 8000d6a:	436a      	muls	r2, r5
 8000d6c:	040b      	lsls	r3, r1, #16
 8000d6e:	0c21      	lsrs	r1, r4, #16
 8000d70:	4680      	mov	r8, r0
 8000d72:	4319      	orrs	r1, r3
 8000d74:	428a      	cmp	r2, r1
 8000d76:	d909      	bls.n	8000d8c <__aeabi_ddiv+0x140>
 8000d78:	9d00      	ldr	r5, [sp, #0]
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	46ac      	mov	ip, r5
 8000d7e:	425b      	negs	r3, r3
 8000d80:	4461      	add	r1, ip
 8000d82:	469c      	mov	ip, r3
 8000d84:	44e0      	add	r8, ip
 8000d86:	428d      	cmp	r5, r1
 8000d88:	d800      	bhi.n	8000d8c <__aeabi_ddiv+0x140>
 8000d8a:	e1fb      	b.n	8001184 <__aeabi_ddiv+0x538>
 8000d8c:	1a88      	subs	r0, r1, r2
 8000d8e:	9902      	ldr	r1, [sp, #8]
 8000d90:	f7ff fa5c 	bl	800024c <__aeabi_uidivmod>
 8000d94:	9a03      	ldr	r2, [sp, #12]
 8000d96:	0424      	lsls	r4, r4, #16
 8000d98:	4342      	muls	r2, r0
 8000d9a:	0409      	lsls	r1, r1, #16
 8000d9c:	0c24      	lsrs	r4, r4, #16
 8000d9e:	0003      	movs	r3, r0
 8000da0:	430c      	orrs	r4, r1
 8000da2:	42a2      	cmp	r2, r4
 8000da4:	d906      	bls.n	8000db4 <__aeabi_ddiv+0x168>
 8000da6:	9900      	ldr	r1, [sp, #0]
 8000da8:	3b01      	subs	r3, #1
 8000daa:	468c      	mov	ip, r1
 8000dac:	4464      	add	r4, ip
 8000dae:	42a1      	cmp	r1, r4
 8000db0:	d800      	bhi.n	8000db4 <__aeabi_ddiv+0x168>
 8000db2:	e1e1      	b.n	8001178 <__aeabi_ddiv+0x52c>
 8000db4:	1aa0      	subs	r0, r4, r2
 8000db6:	4642      	mov	r2, r8
 8000db8:	0412      	lsls	r2, r2, #16
 8000dba:	431a      	orrs	r2, r3
 8000dbc:	4693      	mov	fp, r2
 8000dbe:	464b      	mov	r3, r9
 8000dc0:	4659      	mov	r1, fp
 8000dc2:	0c1b      	lsrs	r3, r3, #16
 8000dc4:	001d      	movs	r5, r3
 8000dc6:	9304      	str	r3, [sp, #16]
 8000dc8:	040b      	lsls	r3, r1, #16
 8000dca:	4649      	mov	r1, r9
 8000dcc:	0409      	lsls	r1, r1, #16
 8000dce:	0c09      	lsrs	r1, r1, #16
 8000dd0:	000c      	movs	r4, r1
 8000dd2:	0c1b      	lsrs	r3, r3, #16
 8000dd4:	435c      	muls	r4, r3
 8000dd6:	0c12      	lsrs	r2, r2, #16
 8000dd8:	436b      	muls	r3, r5
 8000dda:	4688      	mov	r8, r1
 8000ddc:	4351      	muls	r1, r2
 8000dde:	436a      	muls	r2, r5
 8000de0:	0c25      	lsrs	r5, r4, #16
 8000de2:	46ac      	mov	ip, r5
 8000de4:	185b      	adds	r3, r3, r1
 8000de6:	4463      	add	r3, ip
 8000de8:	4299      	cmp	r1, r3
 8000dea:	d903      	bls.n	8000df4 <__aeabi_ddiv+0x1a8>
 8000dec:	2180      	movs	r1, #128	@ 0x80
 8000dee:	0249      	lsls	r1, r1, #9
 8000df0:	468c      	mov	ip, r1
 8000df2:	4462      	add	r2, ip
 8000df4:	0c19      	lsrs	r1, r3, #16
 8000df6:	0424      	lsls	r4, r4, #16
 8000df8:	041b      	lsls	r3, r3, #16
 8000dfa:	0c24      	lsrs	r4, r4, #16
 8000dfc:	188a      	adds	r2, r1, r2
 8000dfe:	191c      	adds	r4, r3, r4
 8000e00:	4290      	cmp	r0, r2
 8000e02:	d302      	bcc.n	8000e0a <__aeabi_ddiv+0x1be>
 8000e04:	d116      	bne.n	8000e34 <__aeabi_ddiv+0x1e8>
 8000e06:	42a7      	cmp	r7, r4
 8000e08:	d214      	bcs.n	8000e34 <__aeabi_ddiv+0x1e8>
 8000e0a:	465b      	mov	r3, fp
 8000e0c:	9d00      	ldr	r5, [sp, #0]
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	444f      	add	r7, r9
 8000e12:	9305      	str	r3, [sp, #20]
 8000e14:	454f      	cmp	r7, r9
 8000e16:	419b      	sbcs	r3, r3
 8000e18:	46ac      	mov	ip, r5
 8000e1a:	425b      	negs	r3, r3
 8000e1c:	4463      	add	r3, ip
 8000e1e:	18c0      	adds	r0, r0, r3
 8000e20:	4285      	cmp	r5, r0
 8000e22:	d300      	bcc.n	8000e26 <__aeabi_ddiv+0x1da>
 8000e24:	e1a1      	b.n	800116a <__aeabi_ddiv+0x51e>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	d900      	bls.n	8000e2c <__aeabi_ddiv+0x1e0>
 8000e2a:	e1f6      	b.n	800121a <__aeabi_ddiv+0x5ce>
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_ddiv+0x1e4>
 8000e2e:	e1f1      	b.n	8001214 <__aeabi_ddiv+0x5c8>
 8000e30:	9b05      	ldr	r3, [sp, #20]
 8000e32:	469b      	mov	fp, r3
 8000e34:	1b3c      	subs	r4, r7, r4
 8000e36:	42a7      	cmp	r7, r4
 8000e38:	41bf      	sbcs	r7, r7
 8000e3a:	9d00      	ldr	r5, [sp, #0]
 8000e3c:	1a80      	subs	r0, r0, r2
 8000e3e:	427f      	negs	r7, r7
 8000e40:	1bc0      	subs	r0, r0, r7
 8000e42:	4285      	cmp	r5, r0
 8000e44:	d100      	bne.n	8000e48 <__aeabi_ddiv+0x1fc>
 8000e46:	e1d0      	b.n	80011ea <__aeabi_ddiv+0x59e>
 8000e48:	9902      	ldr	r1, [sp, #8]
 8000e4a:	f7ff f9ff 	bl	800024c <__aeabi_uidivmod>
 8000e4e:	9a03      	ldr	r2, [sp, #12]
 8000e50:	040b      	lsls	r3, r1, #16
 8000e52:	4342      	muls	r2, r0
 8000e54:	0c21      	lsrs	r1, r4, #16
 8000e56:	0007      	movs	r7, r0
 8000e58:	4319      	orrs	r1, r3
 8000e5a:	428a      	cmp	r2, r1
 8000e5c:	d900      	bls.n	8000e60 <__aeabi_ddiv+0x214>
 8000e5e:	e178      	b.n	8001152 <__aeabi_ddiv+0x506>
 8000e60:	1a88      	subs	r0, r1, r2
 8000e62:	9902      	ldr	r1, [sp, #8]
 8000e64:	f7ff f9f2 	bl	800024c <__aeabi_uidivmod>
 8000e68:	9a03      	ldr	r2, [sp, #12]
 8000e6a:	0424      	lsls	r4, r4, #16
 8000e6c:	4342      	muls	r2, r0
 8000e6e:	0409      	lsls	r1, r1, #16
 8000e70:	0c24      	lsrs	r4, r4, #16
 8000e72:	0003      	movs	r3, r0
 8000e74:	430c      	orrs	r4, r1
 8000e76:	42a2      	cmp	r2, r4
 8000e78:	d900      	bls.n	8000e7c <__aeabi_ddiv+0x230>
 8000e7a:	e15d      	b.n	8001138 <__aeabi_ddiv+0x4ec>
 8000e7c:	4641      	mov	r1, r8
 8000e7e:	1aa4      	subs	r4, r4, r2
 8000e80:	043a      	lsls	r2, r7, #16
 8000e82:	431a      	orrs	r2, r3
 8000e84:	9d04      	ldr	r5, [sp, #16]
 8000e86:	0413      	lsls	r3, r2, #16
 8000e88:	0c1b      	lsrs	r3, r3, #16
 8000e8a:	4359      	muls	r1, r3
 8000e8c:	4647      	mov	r7, r8
 8000e8e:	436b      	muls	r3, r5
 8000e90:	469c      	mov	ip, r3
 8000e92:	0c10      	lsrs	r0, r2, #16
 8000e94:	4347      	muls	r7, r0
 8000e96:	0c0b      	lsrs	r3, r1, #16
 8000e98:	44bc      	add	ip, r7
 8000e9a:	4463      	add	r3, ip
 8000e9c:	4368      	muls	r0, r5
 8000e9e:	429f      	cmp	r7, r3
 8000ea0:	d903      	bls.n	8000eaa <__aeabi_ddiv+0x25e>
 8000ea2:	2580      	movs	r5, #128	@ 0x80
 8000ea4:	026d      	lsls	r5, r5, #9
 8000ea6:	46ac      	mov	ip, r5
 8000ea8:	4460      	add	r0, ip
 8000eaa:	0c1f      	lsrs	r7, r3, #16
 8000eac:	0409      	lsls	r1, r1, #16
 8000eae:	041b      	lsls	r3, r3, #16
 8000eb0:	0c09      	lsrs	r1, r1, #16
 8000eb2:	183f      	adds	r7, r7, r0
 8000eb4:	185b      	adds	r3, r3, r1
 8000eb6:	42bc      	cmp	r4, r7
 8000eb8:	d200      	bcs.n	8000ebc <__aeabi_ddiv+0x270>
 8000eba:	e102      	b.n	80010c2 <__aeabi_ddiv+0x476>
 8000ebc:	d100      	bne.n	8000ec0 <__aeabi_ddiv+0x274>
 8000ebe:	e0fd      	b.n	80010bc <__aeabi_ddiv+0x470>
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	431a      	orrs	r2, r3
 8000ec4:	4b43      	ldr	r3, [pc, #268]	@ (8000fd4 <__aeabi_ddiv+0x388>)
 8000ec6:	4453      	add	r3, sl
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	dc00      	bgt.n	8000ece <__aeabi_ddiv+0x282>
 8000ecc:	e0ae      	b.n	800102c <__aeabi_ddiv+0x3e0>
 8000ece:	0751      	lsls	r1, r2, #29
 8000ed0:	d000      	beq.n	8000ed4 <__aeabi_ddiv+0x288>
 8000ed2:	e198      	b.n	8001206 <__aeabi_ddiv+0x5ba>
 8000ed4:	4659      	mov	r1, fp
 8000ed6:	01c9      	lsls	r1, r1, #7
 8000ed8:	d506      	bpl.n	8000ee8 <__aeabi_ddiv+0x29c>
 8000eda:	4659      	mov	r1, fp
 8000edc:	4b3e      	ldr	r3, [pc, #248]	@ (8000fd8 <__aeabi_ddiv+0x38c>)
 8000ede:	4019      	ands	r1, r3
 8000ee0:	2380      	movs	r3, #128	@ 0x80
 8000ee2:	468b      	mov	fp, r1
 8000ee4:	00db      	lsls	r3, r3, #3
 8000ee6:	4453      	add	r3, sl
 8000ee8:	493c      	ldr	r1, [pc, #240]	@ (8000fdc <__aeabi_ddiv+0x390>)
 8000eea:	428b      	cmp	r3, r1
 8000eec:	dd00      	ble.n	8000ef0 <__aeabi_ddiv+0x2a4>
 8000eee:	e71a      	b.n	8000d26 <__aeabi_ddiv+0xda>
 8000ef0:	4659      	mov	r1, fp
 8000ef2:	08d2      	lsrs	r2, r2, #3
 8000ef4:	0749      	lsls	r1, r1, #29
 8000ef6:	4311      	orrs	r1, r2
 8000ef8:	465a      	mov	r2, fp
 8000efa:	055b      	lsls	r3, r3, #21
 8000efc:	0254      	lsls	r4, r2, #9
 8000efe:	4688      	mov	r8, r1
 8000f00:	0b24      	lsrs	r4, r4, #12
 8000f02:	0d5b      	lsrs	r3, r3, #21
 8000f04:	e702      	b.n	8000d0c <__aeabi_ddiv+0xc0>
 8000f06:	465a      	mov	r2, fp
 8000f08:	9b00      	ldr	r3, [sp, #0]
 8000f0a:	431a      	orrs	r2, r3
 8000f0c:	d100      	bne.n	8000f10 <__aeabi_ddiv+0x2c4>
 8000f0e:	e07e      	b.n	800100e <__aeabi_ddiv+0x3c2>
 8000f10:	465b      	mov	r3, fp
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d100      	bne.n	8000f18 <__aeabi_ddiv+0x2cc>
 8000f16:	e100      	b.n	800111a <__aeabi_ddiv+0x4ce>
 8000f18:	4658      	mov	r0, fp
 8000f1a:	f001 fabb 	bl	8002494 <__clzsi2>
 8000f1e:	0002      	movs	r2, r0
 8000f20:	0003      	movs	r3, r0
 8000f22:	3a0b      	subs	r2, #11
 8000f24:	271d      	movs	r7, #29
 8000f26:	9e00      	ldr	r6, [sp, #0]
 8000f28:	1aba      	subs	r2, r7, r2
 8000f2a:	0019      	movs	r1, r3
 8000f2c:	4658      	mov	r0, fp
 8000f2e:	40d6      	lsrs	r6, r2
 8000f30:	3908      	subs	r1, #8
 8000f32:	4088      	lsls	r0, r1
 8000f34:	0032      	movs	r2, r6
 8000f36:	4302      	orrs	r2, r0
 8000f38:	4693      	mov	fp, r2
 8000f3a:	9a00      	ldr	r2, [sp, #0]
 8000f3c:	408a      	lsls	r2, r1
 8000f3e:	4928      	ldr	r1, [pc, #160]	@ (8000fe0 <__aeabi_ddiv+0x394>)
 8000f40:	4453      	add	r3, sl
 8000f42:	468a      	mov	sl, r1
 8000f44:	449a      	add	sl, r3
 8000f46:	2300      	movs	r3, #0
 8000f48:	e6c8      	b.n	8000cdc <__aeabi_ddiv+0x90>
 8000f4a:	465b      	mov	r3, fp
 8000f4c:	4303      	orrs	r3, r0
 8000f4e:	4699      	mov	r9, r3
 8000f50:	d056      	beq.n	8001000 <__aeabi_ddiv+0x3b4>
 8000f52:	465b      	mov	r3, fp
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d100      	bne.n	8000f5a <__aeabi_ddiv+0x30e>
 8000f58:	e0cd      	b.n	80010f6 <__aeabi_ddiv+0x4aa>
 8000f5a:	4658      	mov	r0, fp
 8000f5c:	f001 fa9a 	bl	8002494 <__clzsi2>
 8000f60:	230b      	movs	r3, #11
 8000f62:	425b      	negs	r3, r3
 8000f64:	469c      	mov	ip, r3
 8000f66:	0002      	movs	r2, r0
 8000f68:	4484      	add	ip, r0
 8000f6a:	4666      	mov	r6, ip
 8000f6c:	231d      	movs	r3, #29
 8000f6e:	1b9b      	subs	r3, r3, r6
 8000f70:	0026      	movs	r6, r4
 8000f72:	0011      	movs	r1, r2
 8000f74:	4658      	mov	r0, fp
 8000f76:	40de      	lsrs	r6, r3
 8000f78:	3908      	subs	r1, #8
 8000f7a:	4088      	lsls	r0, r1
 8000f7c:	0033      	movs	r3, r6
 8000f7e:	4303      	orrs	r3, r0
 8000f80:	4699      	mov	r9, r3
 8000f82:	0023      	movs	r3, r4
 8000f84:	408b      	lsls	r3, r1
 8000f86:	4698      	mov	r8, r3
 8000f88:	4b16      	ldr	r3, [pc, #88]	@ (8000fe4 <__aeabi_ddiv+0x398>)
 8000f8a:	2400      	movs	r4, #0
 8000f8c:	1a9b      	subs	r3, r3, r2
 8000f8e:	469a      	mov	sl, r3
 8000f90:	2300      	movs	r3, #0
 8000f92:	9303      	str	r3, [sp, #12]
 8000f94:	e682      	b.n	8000c9c <__aeabi_ddiv+0x50>
 8000f96:	465a      	mov	r2, fp
 8000f98:	4302      	orrs	r2, r0
 8000f9a:	4691      	mov	r9, r2
 8000f9c:	d12a      	bne.n	8000ff4 <__aeabi_ddiv+0x3a8>
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	469a      	mov	sl, r3
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	4690      	mov	r8, r2
 8000fa6:	2408      	movs	r4, #8
 8000fa8:	9303      	str	r3, [sp, #12]
 8000faa:	e677      	b.n	8000c9c <__aeabi_ddiv+0x50>
 8000fac:	465a      	mov	r2, fp
 8000fae:	9b00      	ldr	r3, [sp, #0]
 8000fb0:	431a      	orrs	r2, r3
 8000fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe8 <__aeabi_ddiv+0x39c>)
 8000fb4:	469c      	mov	ip, r3
 8000fb6:	44e2      	add	sl, ip
 8000fb8:	2a00      	cmp	r2, #0
 8000fba:	d117      	bne.n	8000fec <__aeabi_ddiv+0x3a0>
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	431c      	orrs	r4, r3
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	469b      	mov	fp, r3
 8000fc4:	3302      	adds	r3, #2
 8000fc6:	e689      	b.n	8000cdc <__aeabi_ddiv+0x90>
 8000fc8:	000007ff 	.word	0x000007ff
 8000fcc:	fffffc01 	.word	0xfffffc01
 8000fd0:	08009ebc 	.word	0x08009ebc
 8000fd4:	000003ff 	.word	0x000003ff
 8000fd8:	feffffff 	.word	0xfeffffff
 8000fdc:	000007fe 	.word	0x000007fe
 8000fe0:	000003f3 	.word	0x000003f3
 8000fe4:	fffffc0d 	.word	0xfffffc0d
 8000fe8:	fffff801 	.word	0xfffff801
 8000fec:	2303      	movs	r3, #3
 8000fee:	0032      	movs	r2, r6
 8000ff0:	431c      	orrs	r4, r3
 8000ff2:	e673      	b.n	8000cdc <__aeabi_ddiv+0x90>
 8000ff4:	469a      	mov	sl, r3
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	46d9      	mov	r9, fp
 8000ffa:	240c      	movs	r4, #12
 8000ffc:	9303      	str	r3, [sp, #12]
 8000ffe:	e64d      	b.n	8000c9c <__aeabi_ddiv+0x50>
 8001000:	2300      	movs	r3, #0
 8001002:	4698      	mov	r8, r3
 8001004:	469a      	mov	sl, r3
 8001006:	3301      	adds	r3, #1
 8001008:	2404      	movs	r4, #4
 800100a:	9303      	str	r3, [sp, #12]
 800100c:	e646      	b.n	8000c9c <__aeabi_ddiv+0x50>
 800100e:	2301      	movs	r3, #1
 8001010:	431c      	orrs	r4, r3
 8001012:	2300      	movs	r3, #0
 8001014:	469b      	mov	fp, r3
 8001016:	3301      	adds	r3, #1
 8001018:	e660      	b.n	8000cdc <__aeabi_ddiv+0x90>
 800101a:	2300      	movs	r3, #0
 800101c:	2480      	movs	r4, #128	@ 0x80
 800101e:	4698      	mov	r8, r3
 8001020:	2600      	movs	r6, #0
 8001022:	4b92      	ldr	r3, [pc, #584]	@ (800126c <__aeabi_ddiv+0x620>)
 8001024:	0324      	lsls	r4, r4, #12
 8001026:	e671      	b.n	8000d0c <__aeabi_ddiv+0xc0>
 8001028:	2201      	movs	r2, #1
 800102a:	4252      	negs	r2, r2
 800102c:	2101      	movs	r1, #1
 800102e:	1ac9      	subs	r1, r1, r3
 8001030:	2938      	cmp	r1, #56	@ 0x38
 8001032:	dd00      	ble.n	8001036 <__aeabi_ddiv+0x3ea>
 8001034:	e666      	b.n	8000d04 <__aeabi_ddiv+0xb8>
 8001036:	291f      	cmp	r1, #31
 8001038:	dc00      	bgt.n	800103c <__aeabi_ddiv+0x3f0>
 800103a:	e0ab      	b.n	8001194 <__aeabi_ddiv+0x548>
 800103c:	201f      	movs	r0, #31
 800103e:	4240      	negs	r0, r0
 8001040:	1ac3      	subs	r3, r0, r3
 8001042:	4658      	mov	r0, fp
 8001044:	40d8      	lsrs	r0, r3
 8001046:	0003      	movs	r3, r0
 8001048:	2920      	cmp	r1, #32
 800104a:	d004      	beq.n	8001056 <__aeabi_ddiv+0x40a>
 800104c:	4658      	mov	r0, fp
 800104e:	4988      	ldr	r1, [pc, #544]	@ (8001270 <__aeabi_ddiv+0x624>)
 8001050:	4451      	add	r1, sl
 8001052:	4088      	lsls	r0, r1
 8001054:	4302      	orrs	r2, r0
 8001056:	1e51      	subs	r1, r2, #1
 8001058:	418a      	sbcs	r2, r1
 800105a:	431a      	orrs	r2, r3
 800105c:	2307      	movs	r3, #7
 800105e:	0019      	movs	r1, r3
 8001060:	2400      	movs	r4, #0
 8001062:	4011      	ands	r1, r2
 8001064:	4213      	tst	r3, r2
 8001066:	d00c      	beq.n	8001082 <__aeabi_ddiv+0x436>
 8001068:	230f      	movs	r3, #15
 800106a:	4013      	ands	r3, r2
 800106c:	2b04      	cmp	r3, #4
 800106e:	d100      	bne.n	8001072 <__aeabi_ddiv+0x426>
 8001070:	e0f9      	b.n	8001266 <__aeabi_ddiv+0x61a>
 8001072:	1d11      	adds	r1, r2, #4
 8001074:	4291      	cmp	r1, r2
 8001076:	419b      	sbcs	r3, r3
 8001078:	000a      	movs	r2, r1
 800107a:	425b      	negs	r3, r3
 800107c:	0759      	lsls	r1, r3, #29
 800107e:	025b      	lsls	r3, r3, #9
 8001080:	0b1c      	lsrs	r4, r3, #12
 8001082:	08d2      	lsrs	r2, r2, #3
 8001084:	430a      	orrs	r2, r1
 8001086:	4690      	mov	r8, r2
 8001088:	2300      	movs	r3, #0
 800108a:	e63f      	b.n	8000d0c <__aeabi_ddiv+0xc0>
 800108c:	2480      	movs	r4, #128	@ 0x80
 800108e:	464b      	mov	r3, r9
 8001090:	0324      	lsls	r4, r4, #12
 8001092:	4223      	tst	r3, r4
 8001094:	d009      	beq.n	80010aa <__aeabi_ddiv+0x45e>
 8001096:	465b      	mov	r3, fp
 8001098:	4223      	tst	r3, r4
 800109a:	d106      	bne.n	80010aa <__aeabi_ddiv+0x45e>
 800109c:	431c      	orrs	r4, r3
 800109e:	0324      	lsls	r4, r4, #12
 80010a0:	002e      	movs	r6, r5
 80010a2:	4690      	mov	r8, r2
 80010a4:	4b71      	ldr	r3, [pc, #452]	@ (800126c <__aeabi_ddiv+0x620>)
 80010a6:	0b24      	lsrs	r4, r4, #12
 80010a8:	e630      	b.n	8000d0c <__aeabi_ddiv+0xc0>
 80010aa:	2480      	movs	r4, #128	@ 0x80
 80010ac:	464b      	mov	r3, r9
 80010ae:	0324      	lsls	r4, r4, #12
 80010b0:	431c      	orrs	r4, r3
 80010b2:	0324      	lsls	r4, r4, #12
 80010b4:	9e02      	ldr	r6, [sp, #8]
 80010b6:	4b6d      	ldr	r3, [pc, #436]	@ (800126c <__aeabi_ddiv+0x620>)
 80010b8:	0b24      	lsrs	r4, r4, #12
 80010ba:	e627      	b.n	8000d0c <__aeabi_ddiv+0xc0>
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d100      	bne.n	80010c2 <__aeabi_ddiv+0x476>
 80010c0:	e700      	b.n	8000ec4 <__aeabi_ddiv+0x278>
 80010c2:	9800      	ldr	r0, [sp, #0]
 80010c4:	1e51      	subs	r1, r2, #1
 80010c6:	4684      	mov	ip, r0
 80010c8:	4464      	add	r4, ip
 80010ca:	4284      	cmp	r4, r0
 80010cc:	d200      	bcs.n	80010d0 <__aeabi_ddiv+0x484>
 80010ce:	e084      	b.n	80011da <__aeabi_ddiv+0x58e>
 80010d0:	42bc      	cmp	r4, r7
 80010d2:	d200      	bcs.n	80010d6 <__aeabi_ddiv+0x48a>
 80010d4:	e0ae      	b.n	8001234 <__aeabi_ddiv+0x5e8>
 80010d6:	d100      	bne.n	80010da <__aeabi_ddiv+0x48e>
 80010d8:	e0c1      	b.n	800125e <__aeabi_ddiv+0x612>
 80010da:	000a      	movs	r2, r1
 80010dc:	e6f0      	b.n	8000ec0 <__aeabi_ddiv+0x274>
 80010de:	4542      	cmp	r2, r8
 80010e0:	d900      	bls.n	80010e4 <__aeabi_ddiv+0x498>
 80010e2:	e62c      	b.n	8000d3e <__aeabi_ddiv+0xf2>
 80010e4:	464b      	mov	r3, r9
 80010e6:	07dc      	lsls	r4, r3, #31
 80010e8:	0858      	lsrs	r0, r3, #1
 80010ea:	4643      	mov	r3, r8
 80010ec:	085b      	lsrs	r3, r3, #1
 80010ee:	431c      	orrs	r4, r3
 80010f0:	4643      	mov	r3, r8
 80010f2:	07df      	lsls	r7, r3, #31
 80010f4:	e62a      	b.n	8000d4c <__aeabi_ddiv+0x100>
 80010f6:	f001 f9cd 	bl	8002494 <__clzsi2>
 80010fa:	2315      	movs	r3, #21
 80010fc:	469c      	mov	ip, r3
 80010fe:	4484      	add	ip, r0
 8001100:	0002      	movs	r2, r0
 8001102:	4663      	mov	r3, ip
 8001104:	3220      	adds	r2, #32
 8001106:	2b1c      	cmp	r3, #28
 8001108:	dc00      	bgt.n	800110c <__aeabi_ddiv+0x4c0>
 800110a:	e72e      	b.n	8000f6a <__aeabi_ddiv+0x31e>
 800110c:	0023      	movs	r3, r4
 800110e:	3808      	subs	r0, #8
 8001110:	4083      	lsls	r3, r0
 8001112:	4699      	mov	r9, r3
 8001114:	2300      	movs	r3, #0
 8001116:	4698      	mov	r8, r3
 8001118:	e736      	b.n	8000f88 <__aeabi_ddiv+0x33c>
 800111a:	f001 f9bb 	bl	8002494 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	0003      	movs	r3, r0
 8001122:	3215      	adds	r2, #21
 8001124:	3320      	adds	r3, #32
 8001126:	2a1c      	cmp	r2, #28
 8001128:	dc00      	bgt.n	800112c <__aeabi_ddiv+0x4e0>
 800112a:	e6fb      	b.n	8000f24 <__aeabi_ddiv+0x2d8>
 800112c:	9900      	ldr	r1, [sp, #0]
 800112e:	3808      	subs	r0, #8
 8001130:	4081      	lsls	r1, r0
 8001132:	2200      	movs	r2, #0
 8001134:	468b      	mov	fp, r1
 8001136:	e702      	b.n	8000f3e <__aeabi_ddiv+0x2f2>
 8001138:	9900      	ldr	r1, [sp, #0]
 800113a:	3b01      	subs	r3, #1
 800113c:	468c      	mov	ip, r1
 800113e:	4464      	add	r4, ip
 8001140:	42a1      	cmp	r1, r4
 8001142:	d900      	bls.n	8001146 <__aeabi_ddiv+0x4fa>
 8001144:	e69a      	b.n	8000e7c <__aeabi_ddiv+0x230>
 8001146:	42a2      	cmp	r2, r4
 8001148:	d800      	bhi.n	800114c <__aeabi_ddiv+0x500>
 800114a:	e697      	b.n	8000e7c <__aeabi_ddiv+0x230>
 800114c:	1e83      	subs	r3, r0, #2
 800114e:	4464      	add	r4, ip
 8001150:	e694      	b.n	8000e7c <__aeabi_ddiv+0x230>
 8001152:	46ac      	mov	ip, r5
 8001154:	4461      	add	r1, ip
 8001156:	3f01      	subs	r7, #1
 8001158:	428d      	cmp	r5, r1
 800115a:	d900      	bls.n	800115e <__aeabi_ddiv+0x512>
 800115c:	e680      	b.n	8000e60 <__aeabi_ddiv+0x214>
 800115e:	428a      	cmp	r2, r1
 8001160:	d800      	bhi.n	8001164 <__aeabi_ddiv+0x518>
 8001162:	e67d      	b.n	8000e60 <__aeabi_ddiv+0x214>
 8001164:	1e87      	subs	r7, r0, #2
 8001166:	4461      	add	r1, ip
 8001168:	e67a      	b.n	8000e60 <__aeabi_ddiv+0x214>
 800116a:	4285      	cmp	r5, r0
 800116c:	d000      	beq.n	8001170 <__aeabi_ddiv+0x524>
 800116e:	e65f      	b.n	8000e30 <__aeabi_ddiv+0x1e4>
 8001170:	45b9      	cmp	r9, r7
 8001172:	d900      	bls.n	8001176 <__aeabi_ddiv+0x52a>
 8001174:	e65c      	b.n	8000e30 <__aeabi_ddiv+0x1e4>
 8001176:	e656      	b.n	8000e26 <__aeabi_ddiv+0x1da>
 8001178:	42a2      	cmp	r2, r4
 800117a:	d800      	bhi.n	800117e <__aeabi_ddiv+0x532>
 800117c:	e61a      	b.n	8000db4 <__aeabi_ddiv+0x168>
 800117e:	1e83      	subs	r3, r0, #2
 8001180:	4464      	add	r4, ip
 8001182:	e617      	b.n	8000db4 <__aeabi_ddiv+0x168>
 8001184:	428a      	cmp	r2, r1
 8001186:	d800      	bhi.n	800118a <__aeabi_ddiv+0x53e>
 8001188:	e600      	b.n	8000d8c <__aeabi_ddiv+0x140>
 800118a:	46ac      	mov	ip, r5
 800118c:	1e83      	subs	r3, r0, #2
 800118e:	4698      	mov	r8, r3
 8001190:	4461      	add	r1, ip
 8001192:	e5fb      	b.n	8000d8c <__aeabi_ddiv+0x140>
 8001194:	4837      	ldr	r0, [pc, #220]	@ (8001274 <__aeabi_ddiv+0x628>)
 8001196:	0014      	movs	r4, r2
 8001198:	4450      	add	r0, sl
 800119a:	4082      	lsls	r2, r0
 800119c:	465b      	mov	r3, fp
 800119e:	0017      	movs	r7, r2
 80011a0:	4083      	lsls	r3, r0
 80011a2:	40cc      	lsrs	r4, r1
 80011a4:	1e7a      	subs	r2, r7, #1
 80011a6:	4197      	sbcs	r7, r2
 80011a8:	4323      	orrs	r3, r4
 80011aa:	433b      	orrs	r3, r7
 80011ac:	001a      	movs	r2, r3
 80011ae:	465b      	mov	r3, fp
 80011b0:	40cb      	lsrs	r3, r1
 80011b2:	0751      	lsls	r1, r2, #29
 80011b4:	d009      	beq.n	80011ca <__aeabi_ddiv+0x57e>
 80011b6:	210f      	movs	r1, #15
 80011b8:	4011      	ands	r1, r2
 80011ba:	2904      	cmp	r1, #4
 80011bc:	d005      	beq.n	80011ca <__aeabi_ddiv+0x57e>
 80011be:	1d11      	adds	r1, r2, #4
 80011c0:	4291      	cmp	r1, r2
 80011c2:	4192      	sbcs	r2, r2
 80011c4:	4252      	negs	r2, r2
 80011c6:	189b      	adds	r3, r3, r2
 80011c8:	000a      	movs	r2, r1
 80011ca:	0219      	lsls	r1, r3, #8
 80011cc:	d400      	bmi.n	80011d0 <__aeabi_ddiv+0x584>
 80011ce:	e755      	b.n	800107c <__aeabi_ddiv+0x430>
 80011d0:	2200      	movs	r2, #0
 80011d2:	2301      	movs	r3, #1
 80011d4:	2400      	movs	r4, #0
 80011d6:	4690      	mov	r8, r2
 80011d8:	e598      	b.n	8000d0c <__aeabi_ddiv+0xc0>
 80011da:	000a      	movs	r2, r1
 80011dc:	42bc      	cmp	r4, r7
 80011de:	d000      	beq.n	80011e2 <__aeabi_ddiv+0x596>
 80011e0:	e66e      	b.n	8000ec0 <__aeabi_ddiv+0x274>
 80011e2:	454b      	cmp	r3, r9
 80011e4:	d000      	beq.n	80011e8 <__aeabi_ddiv+0x59c>
 80011e6:	e66b      	b.n	8000ec0 <__aeabi_ddiv+0x274>
 80011e8:	e66c      	b.n	8000ec4 <__aeabi_ddiv+0x278>
 80011ea:	4b23      	ldr	r3, [pc, #140]	@ (8001278 <__aeabi_ddiv+0x62c>)
 80011ec:	4a23      	ldr	r2, [pc, #140]	@ (800127c <__aeabi_ddiv+0x630>)
 80011ee:	4453      	add	r3, sl
 80011f0:	4592      	cmp	sl, r2
 80011f2:	da00      	bge.n	80011f6 <__aeabi_ddiv+0x5aa>
 80011f4:	e718      	b.n	8001028 <__aeabi_ddiv+0x3dc>
 80011f6:	2101      	movs	r1, #1
 80011f8:	4249      	negs	r1, r1
 80011fa:	1d0a      	adds	r2, r1, #4
 80011fc:	428a      	cmp	r2, r1
 80011fe:	4189      	sbcs	r1, r1
 8001200:	4249      	negs	r1, r1
 8001202:	448b      	add	fp, r1
 8001204:	e666      	b.n	8000ed4 <__aeabi_ddiv+0x288>
 8001206:	210f      	movs	r1, #15
 8001208:	4011      	ands	r1, r2
 800120a:	2904      	cmp	r1, #4
 800120c:	d100      	bne.n	8001210 <__aeabi_ddiv+0x5c4>
 800120e:	e661      	b.n	8000ed4 <__aeabi_ddiv+0x288>
 8001210:	0011      	movs	r1, r2
 8001212:	e7f2      	b.n	80011fa <__aeabi_ddiv+0x5ae>
 8001214:	42bc      	cmp	r4, r7
 8001216:	d800      	bhi.n	800121a <__aeabi_ddiv+0x5ce>
 8001218:	e60a      	b.n	8000e30 <__aeabi_ddiv+0x1e4>
 800121a:	2302      	movs	r3, #2
 800121c:	425b      	negs	r3, r3
 800121e:	469c      	mov	ip, r3
 8001220:	9900      	ldr	r1, [sp, #0]
 8001222:	444f      	add	r7, r9
 8001224:	454f      	cmp	r7, r9
 8001226:	419b      	sbcs	r3, r3
 8001228:	44e3      	add	fp, ip
 800122a:	468c      	mov	ip, r1
 800122c:	425b      	negs	r3, r3
 800122e:	4463      	add	r3, ip
 8001230:	18c0      	adds	r0, r0, r3
 8001232:	e5ff      	b.n	8000e34 <__aeabi_ddiv+0x1e8>
 8001234:	4649      	mov	r1, r9
 8001236:	9d00      	ldr	r5, [sp, #0]
 8001238:	0048      	lsls	r0, r1, #1
 800123a:	4548      	cmp	r0, r9
 800123c:	4189      	sbcs	r1, r1
 800123e:	46ac      	mov	ip, r5
 8001240:	4249      	negs	r1, r1
 8001242:	4461      	add	r1, ip
 8001244:	4681      	mov	r9, r0
 8001246:	3a02      	subs	r2, #2
 8001248:	1864      	adds	r4, r4, r1
 800124a:	e7c7      	b.n	80011dc <__aeabi_ddiv+0x590>
 800124c:	2480      	movs	r4, #128	@ 0x80
 800124e:	465b      	mov	r3, fp
 8001250:	0324      	lsls	r4, r4, #12
 8001252:	431c      	orrs	r4, r3
 8001254:	0324      	lsls	r4, r4, #12
 8001256:	4690      	mov	r8, r2
 8001258:	4b04      	ldr	r3, [pc, #16]	@ (800126c <__aeabi_ddiv+0x620>)
 800125a:	0b24      	lsrs	r4, r4, #12
 800125c:	e556      	b.n	8000d0c <__aeabi_ddiv+0xc0>
 800125e:	4599      	cmp	r9, r3
 8001260:	d3e8      	bcc.n	8001234 <__aeabi_ddiv+0x5e8>
 8001262:	000a      	movs	r2, r1
 8001264:	e7bd      	b.n	80011e2 <__aeabi_ddiv+0x596>
 8001266:	2300      	movs	r3, #0
 8001268:	e708      	b.n	800107c <__aeabi_ddiv+0x430>
 800126a:	46c0      	nop			@ (mov r8, r8)
 800126c:	000007ff 	.word	0x000007ff
 8001270:	0000043e 	.word	0x0000043e
 8001274:	0000041e 	.word	0x0000041e
 8001278:	000003ff 	.word	0x000003ff
 800127c:	fffffc02 	.word	0xfffffc02

08001280 <__eqdf2>:
 8001280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001282:	4657      	mov	r7, sl
 8001284:	46de      	mov	lr, fp
 8001286:	464e      	mov	r6, r9
 8001288:	4645      	mov	r5, r8
 800128a:	b5e0      	push	{r5, r6, r7, lr}
 800128c:	000d      	movs	r5, r1
 800128e:	0004      	movs	r4, r0
 8001290:	0fe8      	lsrs	r0, r5, #31
 8001292:	4683      	mov	fp, r0
 8001294:	0309      	lsls	r1, r1, #12
 8001296:	0fd8      	lsrs	r0, r3, #31
 8001298:	0b09      	lsrs	r1, r1, #12
 800129a:	4682      	mov	sl, r0
 800129c:	4819      	ldr	r0, [pc, #100]	@ (8001304 <__eqdf2+0x84>)
 800129e:	468c      	mov	ip, r1
 80012a0:	031f      	lsls	r7, r3, #12
 80012a2:	0069      	lsls	r1, r5, #1
 80012a4:	005e      	lsls	r6, r3, #1
 80012a6:	0d49      	lsrs	r1, r1, #21
 80012a8:	0b3f      	lsrs	r7, r7, #12
 80012aa:	0d76      	lsrs	r6, r6, #21
 80012ac:	4281      	cmp	r1, r0
 80012ae:	d018      	beq.n	80012e2 <__eqdf2+0x62>
 80012b0:	4286      	cmp	r6, r0
 80012b2:	d00f      	beq.n	80012d4 <__eqdf2+0x54>
 80012b4:	2001      	movs	r0, #1
 80012b6:	42b1      	cmp	r1, r6
 80012b8:	d10d      	bne.n	80012d6 <__eqdf2+0x56>
 80012ba:	45bc      	cmp	ip, r7
 80012bc:	d10b      	bne.n	80012d6 <__eqdf2+0x56>
 80012be:	4294      	cmp	r4, r2
 80012c0:	d109      	bne.n	80012d6 <__eqdf2+0x56>
 80012c2:	45d3      	cmp	fp, sl
 80012c4:	d01c      	beq.n	8001300 <__eqdf2+0x80>
 80012c6:	2900      	cmp	r1, #0
 80012c8:	d105      	bne.n	80012d6 <__eqdf2+0x56>
 80012ca:	4660      	mov	r0, ip
 80012cc:	4320      	orrs	r0, r4
 80012ce:	1e43      	subs	r3, r0, #1
 80012d0:	4198      	sbcs	r0, r3
 80012d2:	e000      	b.n	80012d6 <__eqdf2+0x56>
 80012d4:	2001      	movs	r0, #1
 80012d6:	bcf0      	pop	{r4, r5, r6, r7}
 80012d8:	46bb      	mov	fp, r7
 80012da:	46b2      	mov	sl, r6
 80012dc:	46a9      	mov	r9, r5
 80012de:	46a0      	mov	r8, r4
 80012e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012e2:	2001      	movs	r0, #1
 80012e4:	428e      	cmp	r6, r1
 80012e6:	d1f6      	bne.n	80012d6 <__eqdf2+0x56>
 80012e8:	4661      	mov	r1, ip
 80012ea:	4339      	orrs	r1, r7
 80012ec:	000f      	movs	r7, r1
 80012ee:	4317      	orrs	r7, r2
 80012f0:	4327      	orrs	r7, r4
 80012f2:	d1f0      	bne.n	80012d6 <__eqdf2+0x56>
 80012f4:	465b      	mov	r3, fp
 80012f6:	4652      	mov	r2, sl
 80012f8:	1a98      	subs	r0, r3, r2
 80012fa:	1e43      	subs	r3, r0, #1
 80012fc:	4198      	sbcs	r0, r3
 80012fe:	e7ea      	b.n	80012d6 <__eqdf2+0x56>
 8001300:	2000      	movs	r0, #0
 8001302:	e7e8      	b.n	80012d6 <__eqdf2+0x56>
 8001304:	000007ff 	.word	0x000007ff

08001308 <__gedf2>:
 8001308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800130a:	4657      	mov	r7, sl
 800130c:	464e      	mov	r6, r9
 800130e:	4645      	mov	r5, r8
 8001310:	46de      	mov	lr, fp
 8001312:	b5e0      	push	{r5, r6, r7, lr}
 8001314:	000d      	movs	r5, r1
 8001316:	030f      	lsls	r7, r1, #12
 8001318:	0b39      	lsrs	r1, r7, #12
 800131a:	b083      	sub	sp, #12
 800131c:	0004      	movs	r4, r0
 800131e:	4680      	mov	r8, r0
 8001320:	9101      	str	r1, [sp, #4]
 8001322:	0058      	lsls	r0, r3, #1
 8001324:	0fe9      	lsrs	r1, r5, #31
 8001326:	4f31      	ldr	r7, [pc, #196]	@ (80013ec <__gedf2+0xe4>)
 8001328:	0d40      	lsrs	r0, r0, #21
 800132a:	468c      	mov	ip, r1
 800132c:	006e      	lsls	r6, r5, #1
 800132e:	0319      	lsls	r1, r3, #12
 8001330:	4682      	mov	sl, r0
 8001332:	4691      	mov	r9, r2
 8001334:	0d76      	lsrs	r6, r6, #21
 8001336:	0b09      	lsrs	r1, r1, #12
 8001338:	0fd8      	lsrs	r0, r3, #31
 800133a:	42be      	cmp	r6, r7
 800133c:	d01f      	beq.n	800137e <__gedf2+0x76>
 800133e:	45ba      	cmp	sl, r7
 8001340:	d00f      	beq.n	8001362 <__gedf2+0x5a>
 8001342:	2e00      	cmp	r6, #0
 8001344:	d12f      	bne.n	80013a6 <__gedf2+0x9e>
 8001346:	4655      	mov	r5, sl
 8001348:	9e01      	ldr	r6, [sp, #4]
 800134a:	4334      	orrs	r4, r6
 800134c:	2d00      	cmp	r5, #0
 800134e:	d127      	bne.n	80013a0 <__gedf2+0x98>
 8001350:	430a      	orrs	r2, r1
 8001352:	d03a      	beq.n	80013ca <__gedf2+0xc2>
 8001354:	2c00      	cmp	r4, #0
 8001356:	d145      	bne.n	80013e4 <__gedf2+0xdc>
 8001358:	2800      	cmp	r0, #0
 800135a:	d11a      	bne.n	8001392 <__gedf2+0x8a>
 800135c:	2001      	movs	r0, #1
 800135e:	4240      	negs	r0, r0
 8001360:	e017      	b.n	8001392 <__gedf2+0x8a>
 8001362:	4311      	orrs	r1, r2
 8001364:	d13b      	bne.n	80013de <__gedf2+0xd6>
 8001366:	2e00      	cmp	r6, #0
 8001368:	d102      	bne.n	8001370 <__gedf2+0x68>
 800136a:	9f01      	ldr	r7, [sp, #4]
 800136c:	4327      	orrs	r7, r4
 800136e:	d0f3      	beq.n	8001358 <__gedf2+0x50>
 8001370:	4584      	cmp	ip, r0
 8001372:	d109      	bne.n	8001388 <__gedf2+0x80>
 8001374:	4663      	mov	r3, ip
 8001376:	2b00      	cmp	r3, #0
 8001378:	d0f0      	beq.n	800135c <__gedf2+0x54>
 800137a:	4660      	mov	r0, ip
 800137c:	e009      	b.n	8001392 <__gedf2+0x8a>
 800137e:	9f01      	ldr	r7, [sp, #4]
 8001380:	4327      	orrs	r7, r4
 8001382:	d12c      	bne.n	80013de <__gedf2+0xd6>
 8001384:	45b2      	cmp	sl, r6
 8001386:	d024      	beq.n	80013d2 <__gedf2+0xca>
 8001388:	4663      	mov	r3, ip
 800138a:	2002      	movs	r0, #2
 800138c:	3b01      	subs	r3, #1
 800138e:	4018      	ands	r0, r3
 8001390:	3801      	subs	r0, #1
 8001392:	b003      	add	sp, #12
 8001394:	bcf0      	pop	{r4, r5, r6, r7}
 8001396:	46bb      	mov	fp, r7
 8001398:	46b2      	mov	sl, r6
 800139a:	46a9      	mov	r9, r5
 800139c:	46a0      	mov	r8, r4
 800139e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013a0:	2c00      	cmp	r4, #0
 80013a2:	d0d9      	beq.n	8001358 <__gedf2+0x50>
 80013a4:	e7e4      	b.n	8001370 <__gedf2+0x68>
 80013a6:	4654      	mov	r4, sl
 80013a8:	2c00      	cmp	r4, #0
 80013aa:	d0ed      	beq.n	8001388 <__gedf2+0x80>
 80013ac:	4584      	cmp	ip, r0
 80013ae:	d1eb      	bne.n	8001388 <__gedf2+0x80>
 80013b0:	4556      	cmp	r6, sl
 80013b2:	dce9      	bgt.n	8001388 <__gedf2+0x80>
 80013b4:	dbde      	blt.n	8001374 <__gedf2+0x6c>
 80013b6:	9b01      	ldr	r3, [sp, #4]
 80013b8:	428b      	cmp	r3, r1
 80013ba:	d8e5      	bhi.n	8001388 <__gedf2+0x80>
 80013bc:	d1da      	bne.n	8001374 <__gedf2+0x6c>
 80013be:	45c8      	cmp	r8, r9
 80013c0:	d8e2      	bhi.n	8001388 <__gedf2+0x80>
 80013c2:	2000      	movs	r0, #0
 80013c4:	45c8      	cmp	r8, r9
 80013c6:	d2e4      	bcs.n	8001392 <__gedf2+0x8a>
 80013c8:	e7d4      	b.n	8001374 <__gedf2+0x6c>
 80013ca:	2000      	movs	r0, #0
 80013cc:	2c00      	cmp	r4, #0
 80013ce:	d0e0      	beq.n	8001392 <__gedf2+0x8a>
 80013d0:	e7da      	b.n	8001388 <__gedf2+0x80>
 80013d2:	4311      	orrs	r1, r2
 80013d4:	d103      	bne.n	80013de <__gedf2+0xd6>
 80013d6:	4584      	cmp	ip, r0
 80013d8:	d1d6      	bne.n	8001388 <__gedf2+0x80>
 80013da:	2000      	movs	r0, #0
 80013dc:	e7d9      	b.n	8001392 <__gedf2+0x8a>
 80013de:	2002      	movs	r0, #2
 80013e0:	4240      	negs	r0, r0
 80013e2:	e7d6      	b.n	8001392 <__gedf2+0x8a>
 80013e4:	4584      	cmp	ip, r0
 80013e6:	d0e6      	beq.n	80013b6 <__gedf2+0xae>
 80013e8:	e7ce      	b.n	8001388 <__gedf2+0x80>
 80013ea:	46c0      	nop			@ (mov r8, r8)
 80013ec:	000007ff 	.word	0x000007ff

080013f0 <__ledf2>:
 80013f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f2:	4657      	mov	r7, sl
 80013f4:	464e      	mov	r6, r9
 80013f6:	4645      	mov	r5, r8
 80013f8:	46de      	mov	lr, fp
 80013fa:	b5e0      	push	{r5, r6, r7, lr}
 80013fc:	000d      	movs	r5, r1
 80013fe:	030f      	lsls	r7, r1, #12
 8001400:	0004      	movs	r4, r0
 8001402:	4680      	mov	r8, r0
 8001404:	0fe8      	lsrs	r0, r5, #31
 8001406:	0b39      	lsrs	r1, r7, #12
 8001408:	4684      	mov	ip, r0
 800140a:	b083      	sub	sp, #12
 800140c:	0058      	lsls	r0, r3, #1
 800140e:	4f30      	ldr	r7, [pc, #192]	@ (80014d0 <__ledf2+0xe0>)
 8001410:	0d40      	lsrs	r0, r0, #21
 8001412:	9101      	str	r1, [sp, #4]
 8001414:	031e      	lsls	r6, r3, #12
 8001416:	0069      	lsls	r1, r5, #1
 8001418:	4682      	mov	sl, r0
 800141a:	4691      	mov	r9, r2
 800141c:	0d49      	lsrs	r1, r1, #21
 800141e:	0b36      	lsrs	r6, r6, #12
 8001420:	0fd8      	lsrs	r0, r3, #31
 8001422:	42b9      	cmp	r1, r7
 8001424:	d020      	beq.n	8001468 <__ledf2+0x78>
 8001426:	45ba      	cmp	sl, r7
 8001428:	d00f      	beq.n	800144a <__ledf2+0x5a>
 800142a:	2900      	cmp	r1, #0
 800142c:	d12b      	bne.n	8001486 <__ledf2+0x96>
 800142e:	9901      	ldr	r1, [sp, #4]
 8001430:	430c      	orrs	r4, r1
 8001432:	4651      	mov	r1, sl
 8001434:	2900      	cmp	r1, #0
 8001436:	d137      	bne.n	80014a8 <__ledf2+0xb8>
 8001438:	4332      	orrs	r2, r6
 800143a:	d038      	beq.n	80014ae <__ledf2+0xbe>
 800143c:	2c00      	cmp	r4, #0
 800143e:	d144      	bne.n	80014ca <__ledf2+0xda>
 8001440:	2800      	cmp	r0, #0
 8001442:	d119      	bne.n	8001478 <__ledf2+0x88>
 8001444:	2001      	movs	r0, #1
 8001446:	4240      	negs	r0, r0
 8001448:	e016      	b.n	8001478 <__ledf2+0x88>
 800144a:	4316      	orrs	r6, r2
 800144c:	d113      	bne.n	8001476 <__ledf2+0x86>
 800144e:	2900      	cmp	r1, #0
 8001450:	d102      	bne.n	8001458 <__ledf2+0x68>
 8001452:	9f01      	ldr	r7, [sp, #4]
 8001454:	4327      	orrs	r7, r4
 8001456:	d0f3      	beq.n	8001440 <__ledf2+0x50>
 8001458:	4584      	cmp	ip, r0
 800145a:	d020      	beq.n	800149e <__ledf2+0xae>
 800145c:	4663      	mov	r3, ip
 800145e:	2002      	movs	r0, #2
 8001460:	3b01      	subs	r3, #1
 8001462:	4018      	ands	r0, r3
 8001464:	3801      	subs	r0, #1
 8001466:	e007      	b.n	8001478 <__ledf2+0x88>
 8001468:	9f01      	ldr	r7, [sp, #4]
 800146a:	4327      	orrs	r7, r4
 800146c:	d103      	bne.n	8001476 <__ledf2+0x86>
 800146e:	458a      	cmp	sl, r1
 8001470:	d1f4      	bne.n	800145c <__ledf2+0x6c>
 8001472:	4316      	orrs	r6, r2
 8001474:	d01f      	beq.n	80014b6 <__ledf2+0xc6>
 8001476:	2002      	movs	r0, #2
 8001478:	b003      	add	sp, #12
 800147a:	bcf0      	pop	{r4, r5, r6, r7}
 800147c:	46bb      	mov	fp, r7
 800147e:	46b2      	mov	sl, r6
 8001480:	46a9      	mov	r9, r5
 8001482:	46a0      	mov	r8, r4
 8001484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001486:	4654      	mov	r4, sl
 8001488:	2c00      	cmp	r4, #0
 800148a:	d0e7      	beq.n	800145c <__ledf2+0x6c>
 800148c:	4584      	cmp	ip, r0
 800148e:	d1e5      	bne.n	800145c <__ledf2+0x6c>
 8001490:	4551      	cmp	r1, sl
 8001492:	dce3      	bgt.n	800145c <__ledf2+0x6c>
 8001494:	db03      	blt.n	800149e <__ledf2+0xae>
 8001496:	9b01      	ldr	r3, [sp, #4]
 8001498:	42b3      	cmp	r3, r6
 800149a:	d8df      	bhi.n	800145c <__ledf2+0x6c>
 800149c:	d00f      	beq.n	80014be <__ledf2+0xce>
 800149e:	4663      	mov	r3, ip
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0cf      	beq.n	8001444 <__ledf2+0x54>
 80014a4:	4660      	mov	r0, ip
 80014a6:	e7e7      	b.n	8001478 <__ledf2+0x88>
 80014a8:	2c00      	cmp	r4, #0
 80014aa:	d0c9      	beq.n	8001440 <__ledf2+0x50>
 80014ac:	e7d4      	b.n	8001458 <__ledf2+0x68>
 80014ae:	2000      	movs	r0, #0
 80014b0:	2c00      	cmp	r4, #0
 80014b2:	d0e1      	beq.n	8001478 <__ledf2+0x88>
 80014b4:	e7d2      	b.n	800145c <__ledf2+0x6c>
 80014b6:	4584      	cmp	ip, r0
 80014b8:	d1d0      	bne.n	800145c <__ledf2+0x6c>
 80014ba:	2000      	movs	r0, #0
 80014bc:	e7dc      	b.n	8001478 <__ledf2+0x88>
 80014be:	45c8      	cmp	r8, r9
 80014c0:	d8cc      	bhi.n	800145c <__ledf2+0x6c>
 80014c2:	2000      	movs	r0, #0
 80014c4:	45c8      	cmp	r8, r9
 80014c6:	d2d7      	bcs.n	8001478 <__ledf2+0x88>
 80014c8:	e7e9      	b.n	800149e <__ledf2+0xae>
 80014ca:	4584      	cmp	ip, r0
 80014cc:	d0e3      	beq.n	8001496 <__ledf2+0xa6>
 80014ce:	e7c5      	b.n	800145c <__ledf2+0x6c>
 80014d0:	000007ff 	.word	0x000007ff

080014d4 <__aeabi_dmul>:
 80014d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014d6:	4657      	mov	r7, sl
 80014d8:	46de      	mov	lr, fp
 80014da:	464e      	mov	r6, r9
 80014dc:	4645      	mov	r5, r8
 80014de:	b5e0      	push	{r5, r6, r7, lr}
 80014e0:	001f      	movs	r7, r3
 80014e2:	030b      	lsls	r3, r1, #12
 80014e4:	0b1b      	lsrs	r3, r3, #12
 80014e6:	0016      	movs	r6, r2
 80014e8:	469a      	mov	sl, r3
 80014ea:	0fca      	lsrs	r2, r1, #31
 80014ec:	004b      	lsls	r3, r1, #1
 80014ee:	0004      	movs	r4, r0
 80014f0:	4693      	mov	fp, r2
 80014f2:	b087      	sub	sp, #28
 80014f4:	0d5b      	lsrs	r3, r3, #21
 80014f6:	d100      	bne.n	80014fa <__aeabi_dmul+0x26>
 80014f8:	e0d5      	b.n	80016a6 <__aeabi_dmul+0x1d2>
 80014fa:	4abb      	ldr	r2, [pc, #748]	@ (80017e8 <__aeabi_dmul+0x314>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d100      	bne.n	8001502 <__aeabi_dmul+0x2e>
 8001500:	e0f8      	b.n	80016f4 <__aeabi_dmul+0x220>
 8001502:	4651      	mov	r1, sl
 8001504:	0f42      	lsrs	r2, r0, #29
 8001506:	00c9      	lsls	r1, r1, #3
 8001508:	430a      	orrs	r2, r1
 800150a:	2180      	movs	r1, #128	@ 0x80
 800150c:	0409      	lsls	r1, r1, #16
 800150e:	4311      	orrs	r1, r2
 8001510:	00c2      	lsls	r2, r0, #3
 8001512:	4691      	mov	r9, r2
 8001514:	4ab5      	ldr	r2, [pc, #724]	@ (80017ec <__aeabi_dmul+0x318>)
 8001516:	468a      	mov	sl, r1
 8001518:	189d      	adds	r5, r3, r2
 800151a:	2300      	movs	r3, #0
 800151c:	4698      	mov	r8, r3
 800151e:	9302      	str	r3, [sp, #8]
 8001520:	033c      	lsls	r4, r7, #12
 8001522:	007b      	lsls	r3, r7, #1
 8001524:	0ffa      	lsrs	r2, r7, #31
 8001526:	0030      	movs	r0, r6
 8001528:	0b24      	lsrs	r4, r4, #12
 800152a:	0d5b      	lsrs	r3, r3, #21
 800152c:	9200      	str	r2, [sp, #0]
 800152e:	d100      	bne.n	8001532 <__aeabi_dmul+0x5e>
 8001530:	e096      	b.n	8001660 <__aeabi_dmul+0x18c>
 8001532:	4aad      	ldr	r2, [pc, #692]	@ (80017e8 <__aeabi_dmul+0x314>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d031      	beq.n	800159c <__aeabi_dmul+0xc8>
 8001538:	0f72      	lsrs	r2, r6, #29
 800153a:	00e4      	lsls	r4, r4, #3
 800153c:	4322      	orrs	r2, r4
 800153e:	2480      	movs	r4, #128	@ 0x80
 8001540:	0424      	lsls	r4, r4, #16
 8001542:	4314      	orrs	r4, r2
 8001544:	4aa9      	ldr	r2, [pc, #676]	@ (80017ec <__aeabi_dmul+0x318>)
 8001546:	00f0      	lsls	r0, r6, #3
 8001548:	4694      	mov	ip, r2
 800154a:	4463      	add	r3, ip
 800154c:	195b      	adds	r3, r3, r5
 800154e:	1c5a      	adds	r2, r3, #1
 8001550:	9201      	str	r2, [sp, #4]
 8001552:	4642      	mov	r2, r8
 8001554:	2600      	movs	r6, #0
 8001556:	2a0a      	cmp	r2, #10
 8001558:	dc42      	bgt.n	80015e0 <__aeabi_dmul+0x10c>
 800155a:	465a      	mov	r2, fp
 800155c:	9900      	ldr	r1, [sp, #0]
 800155e:	404a      	eors	r2, r1
 8001560:	4693      	mov	fp, r2
 8001562:	4642      	mov	r2, r8
 8001564:	2a02      	cmp	r2, #2
 8001566:	dc32      	bgt.n	80015ce <__aeabi_dmul+0xfa>
 8001568:	3a01      	subs	r2, #1
 800156a:	2a01      	cmp	r2, #1
 800156c:	d900      	bls.n	8001570 <__aeabi_dmul+0x9c>
 800156e:	e149      	b.n	8001804 <__aeabi_dmul+0x330>
 8001570:	2e02      	cmp	r6, #2
 8001572:	d100      	bne.n	8001576 <__aeabi_dmul+0xa2>
 8001574:	e0ca      	b.n	800170c <__aeabi_dmul+0x238>
 8001576:	2e01      	cmp	r6, #1
 8001578:	d13d      	bne.n	80015f6 <__aeabi_dmul+0x122>
 800157a:	2300      	movs	r3, #0
 800157c:	2400      	movs	r4, #0
 800157e:	2200      	movs	r2, #0
 8001580:	0010      	movs	r0, r2
 8001582:	465a      	mov	r2, fp
 8001584:	051b      	lsls	r3, r3, #20
 8001586:	4323      	orrs	r3, r4
 8001588:	07d2      	lsls	r2, r2, #31
 800158a:	4313      	orrs	r3, r2
 800158c:	0019      	movs	r1, r3
 800158e:	b007      	add	sp, #28
 8001590:	bcf0      	pop	{r4, r5, r6, r7}
 8001592:	46bb      	mov	fp, r7
 8001594:	46b2      	mov	sl, r6
 8001596:	46a9      	mov	r9, r5
 8001598:	46a0      	mov	r8, r4
 800159a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800159c:	4b92      	ldr	r3, [pc, #584]	@ (80017e8 <__aeabi_dmul+0x314>)
 800159e:	4326      	orrs	r6, r4
 80015a0:	18eb      	adds	r3, r5, r3
 80015a2:	2e00      	cmp	r6, #0
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dmul+0xd4>
 80015a6:	e0bb      	b.n	8001720 <__aeabi_dmul+0x24c>
 80015a8:	2203      	movs	r2, #3
 80015aa:	4641      	mov	r1, r8
 80015ac:	4311      	orrs	r1, r2
 80015ae:	465a      	mov	r2, fp
 80015b0:	4688      	mov	r8, r1
 80015b2:	9900      	ldr	r1, [sp, #0]
 80015b4:	404a      	eors	r2, r1
 80015b6:	2180      	movs	r1, #128	@ 0x80
 80015b8:	0109      	lsls	r1, r1, #4
 80015ba:	468c      	mov	ip, r1
 80015bc:	0029      	movs	r1, r5
 80015be:	4461      	add	r1, ip
 80015c0:	9101      	str	r1, [sp, #4]
 80015c2:	4641      	mov	r1, r8
 80015c4:	290a      	cmp	r1, #10
 80015c6:	dd00      	ble.n	80015ca <__aeabi_dmul+0xf6>
 80015c8:	e233      	b.n	8001a32 <__aeabi_dmul+0x55e>
 80015ca:	4693      	mov	fp, r2
 80015cc:	2603      	movs	r6, #3
 80015ce:	4642      	mov	r2, r8
 80015d0:	2701      	movs	r7, #1
 80015d2:	4097      	lsls	r7, r2
 80015d4:	21a6      	movs	r1, #166	@ 0xa6
 80015d6:	003a      	movs	r2, r7
 80015d8:	00c9      	lsls	r1, r1, #3
 80015da:	400a      	ands	r2, r1
 80015dc:	420f      	tst	r7, r1
 80015de:	d031      	beq.n	8001644 <__aeabi_dmul+0x170>
 80015e0:	9e02      	ldr	r6, [sp, #8]
 80015e2:	2e02      	cmp	r6, #2
 80015e4:	d100      	bne.n	80015e8 <__aeabi_dmul+0x114>
 80015e6:	e235      	b.n	8001a54 <__aeabi_dmul+0x580>
 80015e8:	2e03      	cmp	r6, #3
 80015ea:	d100      	bne.n	80015ee <__aeabi_dmul+0x11a>
 80015ec:	e1d2      	b.n	8001994 <__aeabi_dmul+0x4c0>
 80015ee:	4654      	mov	r4, sl
 80015f0:	4648      	mov	r0, r9
 80015f2:	2e01      	cmp	r6, #1
 80015f4:	d0c1      	beq.n	800157a <__aeabi_dmul+0xa6>
 80015f6:	9a01      	ldr	r2, [sp, #4]
 80015f8:	4b7d      	ldr	r3, [pc, #500]	@ (80017f0 <__aeabi_dmul+0x31c>)
 80015fa:	4694      	mov	ip, r2
 80015fc:	4463      	add	r3, ip
 80015fe:	2b00      	cmp	r3, #0
 8001600:	dc00      	bgt.n	8001604 <__aeabi_dmul+0x130>
 8001602:	e0c0      	b.n	8001786 <__aeabi_dmul+0x2b2>
 8001604:	0742      	lsls	r2, r0, #29
 8001606:	d009      	beq.n	800161c <__aeabi_dmul+0x148>
 8001608:	220f      	movs	r2, #15
 800160a:	4002      	ands	r2, r0
 800160c:	2a04      	cmp	r2, #4
 800160e:	d005      	beq.n	800161c <__aeabi_dmul+0x148>
 8001610:	1d02      	adds	r2, r0, #4
 8001612:	4282      	cmp	r2, r0
 8001614:	4180      	sbcs	r0, r0
 8001616:	4240      	negs	r0, r0
 8001618:	1824      	adds	r4, r4, r0
 800161a:	0010      	movs	r0, r2
 800161c:	01e2      	lsls	r2, r4, #7
 800161e:	d506      	bpl.n	800162e <__aeabi_dmul+0x15a>
 8001620:	4b74      	ldr	r3, [pc, #464]	@ (80017f4 <__aeabi_dmul+0x320>)
 8001622:	9a01      	ldr	r2, [sp, #4]
 8001624:	401c      	ands	r4, r3
 8001626:	2380      	movs	r3, #128	@ 0x80
 8001628:	4694      	mov	ip, r2
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	4463      	add	r3, ip
 800162e:	4a72      	ldr	r2, [pc, #456]	@ (80017f8 <__aeabi_dmul+0x324>)
 8001630:	4293      	cmp	r3, r2
 8001632:	dc6b      	bgt.n	800170c <__aeabi_dmul+0x238>
 8001634:	0762      	lsls	r2, r4, #29
 8001636:	08c0      	lsrs	r0, r0, #3
 8001638:	0264      	lsls	r4, r4, #9
 800163a:	055b      	lsls	r3, r3, #21
 800163c:	4302      	orrs	r2, r0
 800163e:	0b24      	lsrs	r4, r4, #12
 8001640:	0d5b      	lsrs	r3, r3, #21
 8001642:	e79d      	b.n	8001580 <__aeabi_dmul+0xac>
 8001644:	2190      	movs	r1, #144	@ 0x90
 8001646:	0089      	lsls	r1, r1, #2
 8001648:	420f      	tst	r7, r1
 800164a:	d163      	bne.n	8001714 <__aeabi_dmul+0x240>
 800164c:	2288      	movs	r2, #136	@ 0x88
 800164e:	423a      	tst	r2, r7
 8001650:	d100      	bne.n	8001654 <__aeabi_dmul+0x180>
 8001652:	e0d7      	b.n	8001804 <__aeabi_dmul+0x330>
 8001654:	9b00      	ldr	r3, [sp, #0]
 8001656:	46a2      	mov	sl, r4
 8001658:	469b      	mov	fp, r3
 800165a:	4681      	mov	r9, r0
 800165c:	9602      	str	r6, [sp, #8]
 800165e:	e7bf      	b.n	80015e0 <__aeabi_dmul+0x10c>
 8001660:	0023      	movs	r3, r4
 8001662:	4333      	orrs	r3, r6
 8001664:	d100      	bne.n	8001668 <__aeabi_dmul+0x194>
 8001666:	e07f      	b.n	8001768 <__aeabi_dmul+0x294>
 8001668:	2c00      	cmp	r4, #0
 800166a:	d100      	bne.n	800166e <__aeabi_dmul+0x19a>
 800166c:	e1ad      	b.n	80019ca <__aeabi_dmul+0x4f6>
 800166e:	0020      	movs	r0, r4
 8001670:	f000 ff10 	bl	8002494 <__clzsi2>
 8001674:	0002      	movs	r2, r0
 8001676:	0003      	movs	r3, r0
 8001678:	3a0b      	subs	r2, #11
 800167a:	201d      	movs	r0, #29
 800167c:	0019      	movs	r1, r3
 800167e:	1a82      	subs	r2, r0, r2
 8001680:	0030      	movs	r0, r6
 8001682:	3908      	subs	r1, #8
 8001684:	40d0      	lsrs	r0, r2
 8001686:	408c      	lsls	r4, r1
 8001688:	4304      	orrs	r4, r0
 800168a:	0030      	movs	r0, r6
 800168c:	4088      	lsls	r0, r1
 800168e:	4a5b      	ldr	r2, [pc, #364]	@ (80017fc <__aeabi_dmul+0x328>)
 8001690:	1aeb      	subs	r3, r5, r3
 8001692:	4694      	mov	ip, r2
 8001694:	4463      	add	r3, ip
 8001696:	1c5a      	adds	r2, r3, #1
 8001698:	9201      	str	r2, [sp, #4]
 800169a:	4642      	mov	r2, r8
 800169c:	2600      	movs	r6, #0
 800169e:	2a0a      	cmp	r2, #10
 80016a0:	dc00      	bgt.n	80016a4 <__aeabi_dmul+0x1d0>
 80016a2:	e75a      	b.n	800155a <__aeabi_dmul+0x86>
 80016a4:	e79c      	b.n	80015e0 <__aeabi_dmul+0x10c>
 80016a6:	4653      	mov	r3, sl
 80016a8:	4303      	orrs	r3, r0
 80016aa:	4699      	mov	r9, r3
 80016ac:	d054      	beq.n	8001758 <__aeabi_dmul+0x284>
 80016ae:	4653      	mov	r3, sl
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d100      	bne.n	80016b6 <__aeabi_dmul+0x1e2>
 80016b4:	e177      	b.n	80019a6 <__aeabi_dmul+0x4d2>
 80016b6:	4650      	mov	r0, sl
 80016b8:	f000 feec 	bl	8002494 <__clzsi2>
 80016bc:	230b      	movs	r3, #11
 80016be:	425b      	negs	r3, r3
 80016c0:	469c      	mov	ip, r3
 80016c2:	0002      	movs	r2, r0
 80016c4:	4484      	add	ip, r0
 80016c6:	0011      	movs	r1, r2
 80016c8:	4650      	mov	r0, sl
 80016ca:	3908      	subs	r1, #8
 80016cc:	4088      	lsls	r0, r1
 80016ce:	231d      	movs	r3, #29
 80016d0:	4680      	mov	r8, r0
 80016d2:	4660      	mov	r0, ip
 80016d4:	1a1b      	subs	r3, r3, r0
 80016d6:	0020      	movs	r0, r4
 80016d8:	40d8      	lsrs	r0, r3
 80016da:	0003      	movs	r3, r0
 80016dc:	4640      	mov	r0, r8
 80016de:	4303      	orrs	r3, r0
 80016e0:	469a      	mov	sl, r3
 80016e2:	0023      	movs	r3, r4
 80016e4:	408b      	lsls	r3, r1
 80016e6:	4699      	mov	r9, r3
 80016e8:	2300      	movs	r3, #0
 80016ea:	4d44      	ldr	r5, [pc, #272]	@ (80017fc <__aeabi_dmul+0x328>)
 80016ec:	4698      	mov	r8, r3
 80016ee:	1aad      	subs	r5, r5, r2
 80016f0:	9302      	str	r3, [sp, #8]
 80016f2:	e715      	b.n	8001520 <__aeabi_dmul+0x4c>
 80016f4:	4652      	mov	r2, sl
 80016f6:	4302      	orrs	r2, r0
 80016f8:	4691      	mov	r9, r2
 80016fa:	d126      	bne.n	800174a <__aeabi_dmul+0x276>
 80016fc:	2200      	movs	r2, #0
 80016fe:	001d      	movs	r5, r3
 8001700:	2302      	movs	r3, #2
 8001702:	4692      	mov	sl, r2
 8001704:	3208      	adds	r2, #8
 8001706:	4690      	mov	r8, r2
 8001708:	9302      	str	r3, [sp, #8]
 800170a:	e709      	b.n	8001520 <__aeabi_dmul+0x4c>
 800170c:	2400      	movs	r4, #0
 800170e:	2200      	movs	r2, #0
 8001710:	4b35      	ldr	r3, [pc, #212]	@ (80017e8 <__aeabi_dmul+0x314>)
 8001712:	e735      	b.n	8001580 <__aeabi_dmul+0xac>
 8001714:	2300      	movs	r3, #0
 8001716:	2480      	movs	r4, #128	@ 0x80
 8001718:	469b      	mov	fp, r3
 800171a:	0324      	lsls	r4, r4, #12
 800171c:	4b32      	ldr	r3, [pc, #200]	@ (80017e8 <__aeabi_dmul+0x314>)
 800171e:	e72f      	b.n	8001580 <__aeabi_dmul+0xac>
 8001720:	2202      	movs	r2, #2
 8001722:	4641      	mov	r1, r8
 8001724:	4311      	orrs	r1, r2
 8001726:	2280      	movs	r2, #128	@ 0x80
 8001728:	0112      	lsls	r2, r2, #4
 800172a:	4694      	mov	ip, r2
 800172c:	002a      	movs	r2, r5
 800172e:	4462      	add	r2, ip
 8001730:	4688      	mov	r8, r1
 8001732:	9201      	str	r2, [sp, #4]
 8001734:	290a      	cmp	r1, #10
 8001736:	dd00      	ble.n	800173a <__aeabi_dmul+0x266>
 8001738:	e752      	b.n	80015e0 <__aeabi_dmul+0x10c>
 800173a:	465a      	mov	r2, fp
 800173c:	2000      	movs	r0, #0
 800173e:	9900      	ldr	r1, [sp, #0]
 8001740:	0004      	movs	r4, r0
 8001742:	404a      	eors	r2, r1
 8001744:	4693      	mov	fp, r2
 8001746:	2602      	movs	r6, #2
 8001748:	e70b      	b.n	8001562 <__aeabi_dmul+0x8e>
 800174a:	220c      	movs	r2, #12
 800174c:	001d      	movs	r5, r3
 800174e:	2303      	movs	r3, #3
 8001750:	4681      	mov	r9, r0
 8001752:	4690      	mov	r8, r2
 8001754:	9302      	str	r3, [sp, #8]
 8001756:	e6e3      	b.n	8001520 <__aeabi_dmul+0x4c>
 8001758:	2300      	movs	r3, #0
 800175a:	469a      	mov	sl, r3
 800175c:	3304      	adds	r3, #4
 800175e:	4698      	mov	r8, r3
 8001760:	3b03      	subs	r3, #3
 8001762:	2500      	movs	r5, #0
 8001764:	9302      	str	r3, [sp, #8]
 8001766:	e6db      	b.n	8001520 <__aeabi_dmul+0x4c>
 8001768:	4642      	mov	r2, r8
 800176a:	3301      	adds	r3, #1
 800176c:	431a      	orrs	r2, r3
 800176e:	002b      	movs	r3, r5
 8001770:	4690      	mov	r8, r2
 8001772:	1c5a      	adds	r2, r3, #1
 8001774:	9201      	str	r2, [sp, #4]
 8001776:	4642      	mov	r2, r8
 8001778:	2400      	movs	r4, #0
 800177a:	2000      	movs	r0, #0
 800177c:	2601      	movs	r6, #1
 800177e:	2a0a      	cmp	r2, #10
 8001780:	dc00      	bgt.n	8001784 <__aeabi_dmul+0x2b0>
 8001782:	e6ea      	b.n	800155a <__aeabi_dmul+0x86>
 8001784:	e72c      	b.n	80015e0 <__aeabi_dmul+0x10c>
 8001786:	2201      	movs	r2, #1
 8001788:	1ad2      	subs	r2, r2, r3
 800178a:	2a38      	cmp	r2, #56	@ 0x38
 800178c:	dd00      	ble.n	8001790 <__aeabi_dmul+0x2bc>
 800178e:	e6f4      	b.n	800157a <__aeabi_dmul+0xa6>
 8001790:	2a1f      	cmp	r2, #31
 8001792:	dc00      	bgt.n	8001796 <__aeabi_dmul+0x2c2>
 8001794:	e12a      	b.n	80019ec <__aeabi_dmul+0x518>
 8001796:	211f      	movs	r1, #31
 8001798:	4249      	negs	r1, r1
 800179a:	1acb      	subs	r3, r1, r3
 800179c:	0021      	movs	r1, r4
 800179e:	40d9      	lsrs	r1, r3
 80017a0:	000b      	movs	r3, r1
 80017a2:	2a20      	cmp	r2, #32
 80017a4:	d005      	beq.n	80017b2 <__aeabi_dmul+0x2de>
 80017a6:	4a16      	ldr	r2, [pc, #88]	@ (8001800 <__aeabi_dmul+0x32c>)
 80017a8:	9d01      	ldr	r5, [sp, #4]
 80017aa:	4694      	mov	ip, r2
 80017ac:	4465      	add	r5, ip
 80017ae:	40ac      	lsls	r4, r5
 80017b0:	4320      	orrs	r0, r4
 80017b2:	1e42      	subs	r2, r0, #1
 80017b4:	4190      	sbcs	r0, r2
 80017b6:	4318      	orrs	r0, r3
 80017b8:	2307      	movs	r3, #7
 80017ba:	0019      	movs	r1, r3
 80017bc:	2400      	movs	r4, #0
 80017be:	4001      	ands	r1, r0
 80017c0:	4203      	tst	r3, r0
 80017c2:	d00c      	beq.n	80017de <__aeabi_dmul+0x30a>
 80017c4:	230f      	movs	r3, #15
 80017c6:	4003      	ands	r3, r0
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d100      	bne.n	80017ce <__aeabi_dmul+0x2fa>
 80017cc:	e140      	b.n	8001a50 <__aeabi_dmul+0x57c>
 80017ce:	1d03      	adds	r3, r0, #4
 80017d0:	4283      	cmp	r3, r0
 80017d2:	41a4      	sbcs	r4, r4
 80017d4:	0018      	movs	r0, r3
 80017d6:	4264      	negs	r4, r4
 80017d8:	0761      	lsls	r1, r4, #29
 80017da:	0264      	lsls	r4, r4, #9
 80017dc:	0b24      	lsrs	r4, r4, #12
 80017de:	08c2      	lsrs	r2, r0, #3
 80017e0:	2300      	movs	r3, #0
 80017e2:	430a      	orrs	r2, r1
 80017e4:	e6cc      	b.n	8001580 <__aeabi_dmul+0xac>
 80017e6:	46c0      	nop			@ (mov r8, r8)
 80017e8:	000007ff 	.word	0x000007ff
 80017ec:	fffffc01 	.word	0xfffffc01
 80017f0:	000003ff 	.word	0x000003ff
 80017f4:	feffffff 	.word	0xfeffffff
 80017f8:	000007fe 	.word	0x000007fe
 80017fc:	fffffc0d 	.word	0xfffffc0d
 8001800:	0000043e 	.word	0x0000043e
 8001804:	4649      	mov	r1, r9
 8001806:	464a      	mov	r2, r9
 8001808:	0409      	lsls	r1, r1, #16
 800180a:	0c09      	lsrs	r1, r1, #16
 800180c:	000d      	movs	r5, r1
 800180e:	0c16      	lsrs	r6, r2, #16
 8001810:	0c02      	lsrs	r2, r0, #16
 8001812:	0400      	lsls	r0, r0, #16
 8001814:	0c00      	lsrs	r0, r0, #16
 8001816:	4345      	muls	r5, r0
 8001818:	46ac      	mov	ip, r5
 800181a:	0005      	movs	r5, r0
 800181c:	4375      	muls	r5, r6
 800181e:	46a8      	mov	r8, r5
 8001820:	0015      	movs	r5, r2
 8001822:	000f      	movs	r7, r1
 8001824:	4375      	muls	r5, r6
 8001826:	9200      	str	r2, [sp, #0]
 8001828:	9502      	str	r5, [sp, #8]
 800182a:	002a      	movs	r2, r5
 800182c:	9d00      	ldr	r5, [sp, #0]
 800182e:	436f      	muls	r7, r5
 8001830:	4665      	mov	r5, ip
 8001832:	0c2d      	lsrs	r5, r5, #16
 8001834:	46a9      	mov	r9, r5
 8001836:	4447      	add	r7, r8
 8001838:	444f      	add	r7, r9
 800183a:	45b8      	cmp	r8, r7
 800183c:	d905      	bls.n	800184a <__aeabi_dmul+0x376>
 800183e:	0015      	movs	r5, r2
 8001840:	2280      	movs	r2, #128	@ 0x80
 8001842:	0252      	lsls	r2, r2, #9
 8001844:	4690      	mov	r8, r2
 8001846:	4445      	add	r5, r8
 8001848:	9502      	str	r5, [sp, #8]
 800184a:	0c3d      	lsrs	r5, r7, #16
 800184c:	9503      	str	r5, [sp, #12]
 800184e:	4665      	mov	r5, ip
 8001850:	042d      	lsls	r5, r5, #16
 8001852:	043f      	lsls	r7, r7, #16
 8001854:	0c2d      	lsrs	r5, r5, #16
 8001856:	46ac      	mov	ip, r5
 8001858:	003d      	movs	r5, r7
 800185a:	4465      	add	r5, ip
 800185c:	9504      	str	r5, [sp, #16]
 800185e:	0c25      	lsrs	r5, r4, #16
 8001860:	0424      	lsls	r4, r4, #16
 8001862:	0c24      	lsrs	r4, r4, #16
 8001864:	46ac      	mov	ip, r5
 8001866:	0025      	movs	r5, r4
 8001868:	4375      	muls	r5, r6
 800186a:	46a8      	mov	r8, r5
 800186c:	4665      	mov	r5, ip
 800186e:	000f      	movs	r7, r1
 8001870:	4369      	muls	r1, r5
 8001872:	4441      	add	r1, r8
 8001874:	4689      	mov	r9, r1
 8001876:	4367      	muls	r7, r4
 8001878:	0c39      	lsrs	r1, r7, #16
 800187a:	4449      	add	r1, r9
 800187c:	436e      	muls	r6, r5
 800187e:	4588      	cmp	r8, r1
 8001880:	d903      	bls.n	800188a <__aeabi_dmul+0x3b6>
 8001882:	2280      	movs	r2, #128	@ 0x80
 8001884:	0252      	lsls	r2, r2, #9
 8001886:	4690      	mov	r8, r2
 8001888:	4446      	add	r6, r8
 800188a:	0c0d      	lsrs	r5, r1, #16
 800188c:	46a8      	mov	r8, r5
 800188e:	0035      	movs	r5, r6
 8001890:	4445      	add	r5, r8
 8001892:	9505      	str	r5, [sp, #20]
 8001894:	9d03      	ldr	r5, [sp, #12]
 8001896:	043f      	lsls	r7, r7, #16
 8001898:	46a8      	mov	r8, r5
 800189a:	0c3f      	lsrs	r7, r7, #16
 800189c:	0409      	lsls	r1, r1, #16
 800189e:	19c9      	adds	r1, r1, r7
 80018a0:	4488      	add	r8, r1
 80018a2:	4645      	mov	r5, r8
 80018a4:	9503      	str	r5, [sp, #12]
 80018a6:	4655      	mov	r5, sl
 80018a8:	042e      	lsls	r6, r5, #16
 80018aa:	0c36      	lsrs	r6, r6, #16
 80018ac:	0c2f      	lsrs	r7, r5, #16
 80018ae:	0035      	movs	r5, r6
 80018b0:	4345      	muls	r5, r0
 80018b2:	4378      	muls	r0, r7
 80018b4:	4681      	mov	r9, r0
 80018b6:	0038      	movs	r0, r7
 80018b8:	46a8      	mov	r8, r5
 80018ba:	0c2d      	lsrs	r5, r5, #16
 80018bc:	46aa      	mov	sl, r5
 80018be:	9a00      	ldr	r2, [sp, #0]
 80018c0:	4350      	muls	r0, r2
 80018c2:	4372      	muls	r2, r6
 80018c4:	444a      	add	r2, r9
 80018c6:	4452      	add	r2, sl
 80018c8:	4591      	cmp	r9, r2
 80018ca:	d903      	bls.n	80018d4 <__aeabi_dmul+0x400>
 80018cc:	2580      	movs	r5, #128	@ 0x80
 80018ce:	026d      	lsls	r5, r5, #9
 80018d0:	46a9      	mov	r9, r5
 80018d2:	4448      	add	r0, r9
 80018d4:	0c15      	lsrs	r5, r2, #16
 80018d6:	46a9      	mov	r9, r5
 80018d8:	4645      	mov	r5, r8
 80018da:	042d      	lsls	r5, r5, #16
 80018dc:	0c2d      	lsrs	r5, r5, #16
 80018de:	46a8      	mov	r8, r5
 80018e0:	4665      	mov	r5, ip
 80018e2:	437d      	muls	r5, r7
 80018e4:	0412      	lsls	r2, r2, #16
 80018e6:	4448      	add	r0, r9
 80018e8:	4490      	add	r8, r2
 80018ea:	46a9      	mov	r9, r5
 80018ec:	0032      	movs	r2, r6
 80018ee:	4665      	mov	r5, ip
 80018f0:	4362      	muls	r2, r4
 80018f2:	436e      	muls	r6, r5
 80018f4:	437c      	muls	r4, r7
 80018f6:	0c17      	lsrs	r7, r2, #16
 80018f8:	1936      	adds	r6, r6, r4
 80018fa:	19bf      	adds	r7, r7, r6
 80018fc:	42bc      	cmp	r4, r7
 80018fe:	d903      	bls.n	8001908 <__aeabi_dmul+0x434>
 8001900:	2480      	movs	r4, #128	@ 0x80
 8001902:	0264      	lsls	r4, r4, #9
 8001904:	46a4      	mov	ip, r4
 8001906:	44e1      	add	r9, ip
 8001908:	9c02      	ldr	r4, [sp, #8]
 800190a:	9e03      	ldr	r6, [sp, #12]
 800190c:	46a4      	mov	ip, r4
 800190e:	9d05      	ldr	r5, [sp, #20]
 8001910:	4466      	add	r6, ip
 8001912:	428e      	cmp	r6, r1
 8001914:	4189      	sbcs	r1, r1
 8001916:	46ac      	mov	ip, r5
 8001918:	0412      	lsls	r2, r2, #16
 800191a:	043c      	lsls	r4, r7, #16
 800191c:	0c12      	lsrs	r2, r2, #16
 800191e:	18a2      	adds	r2, r4, r2
 8001920:	4462      	add	r2, ip
 8001922:	4249      	negs	r1, r1
 8001924:	1854      	adds	r4, r2, r1
 8001926:	4446      	add	r6, r8
 8001928:	46a4      	mov	ip, r4
 800192a:	4546      	cmp	r6, r8
 800192c:	41a4      	sbcs	r4, r4
 800192e:	4682      	mov	sl, r0
 8001930:	4264      	negs	r4, r4
 8001932:	46a0      	mov	r8, r4
 8001934:	42aa      	cmp	r2, r5
 8001936:	4192      	sbcs	r2, r2
 8001938:	458c      	cmp	ip, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	44e2      	add	sl, ip
 800193e:	44d0      	add	r8, sl
 8001940:	4249      	negs	r1, r1
 8001942:	4252      	negs	r2, r2
 8001944:	430a      	orrs	r2, r1
 8001946:	45a0      	cmp	r8, r4
 8001948:	41a4      	sbcs	r4, r4
 800194a:	4582      	cmp	sl, r0
 800194c:	4189      	sbcs	r1, r1
 800194e:	4264      	negs	r4, r4
 8001950:	4249      	negs	r1, r1
 8001952:	430c      	orrs	r4, r1
 8001954:	4641      	mov	r1, r8
 8001956:	0c3f      	lsrs	r7, r7, #16
 8001958:	19d2      	adds	r2, r2, r7
 800195a:	1912      	adds	r2, r2, r4
 800195c:	0dcc      	lsrs	r4, r1, #23
 800195e:	9904      	ldr	r1, [sp, #16]
 8001960:	0270      	lsls	r0, r6, #9
 8001962:	4308      	orrs	r0, r1
 8001964:	1e41      	subs	r1, r0, #1
 8001966:	4188      	sbcs	r0, r1
 8001968:	4641      	mov	r1, r8
 800196a:	444a      	add	r2, r9
 800196c:	0df6      	lsrs	r6, r6, #23
 800196e:	0252      	lsls	r2, r2, #9
 8001970:	4330      	orrs	r0, r6
 8001972:	0249      	lsls	r1, r1, #9
 8001974:	4314      	orrs	r4, r2
 8001976:	4308      	orrs	r0, r1
 8001978:	01d2      	lsls	r2, r2, #7
 800197a:	d535      	bpl.n	80019e8 <__aeabi_dmul+0x514>
 800197c:	2201      	movs	r2, #1
 800197e:	0843      	lsrs	r3, r0, #1
 8001980:	4002      	ands	r2, r0
 8001982:	4313      	orrs	r3, r2
 8001984:	07e0      	lsls	r0, r4, #31
 8001986:	4318      	orrs	r0, r3
 8001988:	0864      	lsrs	r4, r4, #1
 800198a:	e634      	b.n	80015f6 <__aeabi_dmul+0x122>
 800198c:	9b00      	ldr	r3, [sp, #0]
 800198e:	46a2      	mov	sl, r4
 8001990:	469b      	mov	fp, r3
 8001992:	4681      	mov	r9, r0
 8001994:	2480      	movs	r4, #128	@ 0x80
 8001996:	4653      	mov	r3, sl
 8001998:	0324      	lsls	r4, r4, #12
 800199a:	431c      	orrs	r4, r3
 800199c:	0324      	lsls	r4, r4, #12
 800199e:	464a      	mov	r2, r9
 80019a0:	4b2e      	ldr	r3, [pc, #184]	@ (8001a5c <__aeabi_dmul+0x588>)
 80019a2:	0b24      	lsrs	r4, r4, #12
 80019a4:	e5ec      	b.n	8001580 <__aeabi_dmul+0xac>
 80019a6:	f000 fd75 	bl	8002494 <__clzsi2>
 80019aa:	2315      	movs	r3, #21
 80019ac:	469c      	mov	ip, r3
 80019ae:	4484      	add	ip, r0
 80019b0:	0002      	movs	r2, r0
 80019b2:	4663      	mov	r3, ip
 80019b4:	3220      	adds	r2, #32
 80019b6:	2b1c      	cmp	r3, #28
 80019b8:	dc00      	bgt.n	80019bc <__aeabi_dmul+0x4e8>
 80019ba:	e684      	b.n	80016c6 <__aeabi_dmul+0x1f2>
 80019bc:	2300      	movs	r3, #0
 80019be:	4699      	mov	r9, r3
 80019c0:	0023      	movs	r3, r4
 80019c2:	3808      	subs	r0, #8
 80019c4:	4083      	lsls	r3, r0
 80019c6:	469a      	mov	sl, r3
 80019c8:	e68e      	b.n	80016e8 <__aeabi_dmul+0x214>
 80019ca:	f000 fd63 	bl	8002494 <__clzsi2>
 80019ce:	0002      	movs	r2, r0
 80019d0:	0003      	movs	r3, r0
 80019d2:	3215      	adds	r2, #21
 80019d4:	3320      	adds	r3, #32
 80019d6:	2a1c      	cmp	r2, #28
 80019d8:	dc00      	bgt.n	80019dc <__aeabi_dmul+0x508>
 80019da:	e64e      	b.n	800167a <__aeabi_dmul+0x1a6>
 80019dc:	0002      	movs	r2, r0
 80019de:	0034      	movs	r4, r6
 80019e0:	3a08      	subs	r2, #8
 80019e2:	2000      	movs	r0, #0
 80019e4:	4094      	lsls	r4, r2
 80019e6:	e652      	b.n	800168e <__aeabi_dmul+0x1ba>
 80019e8:	9301      	str	r3, [sp, #4]
 80019ea:	e604      	b.n	80015f6 <__aeabi_dmul+0x122>
 80019ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001a60 <__aeabi_dmul+0x58c>)
 80019ee:	0021      	movs	r1, r4
 80019f0:	469c      	mov	ip, r3
 80019f2:	0003      	movs	r3, r0
 80019f4:	9d01      	ldr	r5, [sp, #4]
 80019f6:	40d3      	lsrs	r3, r2
 80019f8:	4465      	add	r5, ip
 80019fa:	40a9      	lsls	r1, r5
 80019fc:	4319      	orrs	r1, r3
 80019fe:	0003      	movs	r3, r0
 8001a00:	40ab      	lsls	r3, r5
 8001a02:	1e58      	subs	r0, r3, #1
 8001a04:	4183      	sbcs	r3, r0
 8001a06:	4319      	orrs	r1, r3
 8001a08:	0008      	movs	r0, r1
 8001a0a:	40d4      	lsrs	r4, r2
 8001a0c:	074b      	lsls	r3, r1, #29
 8001a0e:	d009      	beq.n	8001a24 <__aeabi_dmul+0x550>
 8001a10:	230f      	movs	r3, #15
 8001a12:	400b      	ands	r3, r1
 8001a14:	2b04      	cmp	r3, #4
 8001a16:	d005      	beq.n	8001a24 <__aeabi_dmul+0x550>
 8001a18:	1d0b      	adds	r3, r1, #4
 8001a1a:	428b      	cmp	r3, r1
 8001a1c:	4180      	sbcs	r0, r0
 8001a1e:	4240      	negs	r0, r0
 8001a20:	1824      	adds	r4, r4, r0
 8001a22:	0018      	movs	r0, r3
 8001a24:	0223      	lsls	r3, r4, #8
 8001a26:	d400      	bmi.n	8001a2a <__aeabi_dmul+0x556>
 8001a28:	e6d6      	b.n	80017d8 <__aeabi_dmul+0x304>
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	2400      	movs	r4, #0
 8001a2e:	2200      	movs	r2, #0
 8001a30:	e5a6      	b.n	8001580 <__aeabi_dmul+0xac>
 8001a32:	290f      	cmp	r1, #15
 8001a34:	d1aa      	bne.n	800198c <__aeabi_dmul+0x4b8>
 8001a36:	2380      	movs	r3, #128	@ 0x80
 8001a38:	4652      	mov	r2, sl
 8001a3a:	031b      	lsls	r3, r3, #12
 8001a3c:	421a      	tst	r2, r3
 8001a3e:	d0a9      	beq.n	8001994 <__aeabi_dmul+0x4c0>
 8001a40:	421c      	tst	r4, r3
 8001a42:	d1a7      	bne.n	8001994 <__aeabi_dmul+0x4c0>
 8001a44:	431c      	orrs	r4, r3
 8001a46:	9b00      	ldr	r3, [sp, #0]
 8001a48:	0002      	movs	r2, r0
 8001a4a:	469b      	mov	fp, r3
 8001a4c:	4b03      	ldr	r3, [pc, #12]	@ (8001a5c <__aeabi_dmul+0x588>)
 8001a4e:	e597      	b.n	8001580 <__aeabi_dmul+0xac>
 8001a50:	2400      	movs	r4, #0
 8001a52:	e6c1      	b.n	80017d8 <__aeabi_dmul+0x304>
 8001a54:	2400      	movs	r4, #0
 8001a56:	4b01      	ldr	r3, [pc, #4]	@ (8001a5c <__aeabi_dmul+0x588>)
 8001a58:	0022      	movs	r2, r4
 8001a5a:	e591      	b.n	8001580 <__aeabi_dmul+0xac>
 8001a5c:	000007ff 	.word	0x000007ff
 8001a60:	0000041e 	.word	0x0000041e

08001a64 <__aeabi_dsub>:
 8001a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a66:	464e      	mov	r6, r9
 8001a68:	4645      	mov	r5, r8
 8001a6a:	46de      	mov	lr, fp
 8001a6c:	4657      	mov	r7, sl
 8001a6e:	b5e0      	push	{r5, r6, r7, lr}
 8001a70:	b085      	sub	sp, #20
 8001a72:	9000      	str	r0, [sp, #0]
 8001a74:	9101      	str	r1, [sp, #4]
 8001a76:	030c      	lsls	r4, r1, #12
 8001a78:	004f      	lsls	r7, r1, #1
 8001a7a:	0fce      	lsrs	r6, r1, #31
 8001a7c:	0a61      	lsrs	r1, r4, #9
 8001a7e:	9c00      	ldr	r4, [sp, #0]
 8001a80:	46b0      	mov	r8, r6
 8001a82:	0f64      	lsrs	r4, r4, #29
 8001a84:	430c      	orrs	r4, r1
 8001a86:	9900      	ldr	r1, [sp, #0]
 8001a88:	0d7f      	lsrs	r7, r7, #21
 8001a8a:	00c8      	lsls	r0, r1, #3
 8001a8c:	0011      	movs	r1, r2
 8001a8e:	001a      	movs	r2, r3
 8001a90:	031b      	lsls	r3, r3, #12
 8001a92:	469c      	mov	ip, r3
 8001a94:	9100      	str	r1, [sp, #0]
 8001a96:	9201      	str	r2, [sp, #4]
 8001a98:	0051      	lsls	r1, r2, #1
 8001a9a:	0d4b      	lsrs	r3, r1, #21
 8001a9c:	4699      	mov	r9, r3
 8001a9e:	9b01      	ldr	r3, [sp, #4]
 8001aa0:	9d00      	ldr	r5, [sp, #0]
 8001aa2:	0fd9      	lsrs	r1, r3, #31
 8001aa4:	4663      	mov	r3, ip
 8001aa6:	0f6a      	lsrs	r2, r5, #29
 8001aa8:	0a5b      	lsrs	r3, r3, #9
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	00ea      	lsls	r2, r5, #3
 8001aae:	4694      	mov	ip, r2
 8001ab0:	4693      	mov	fp, r2
 8001ab2:	4ac1      	ldr	r2, [pc, #772]	@ (8001db8 <__aeabi_dsub+0x354>)
 8001ab4:	9003      	str	r0, [sp, #12]
 8001ab6:	9302      	str	r3, [sp, #8]
 8001ab8:	4591      	cmp	r9, r2
 8001aba:	d100      	bne.n	8001abe <__aeabi_dsub+0x5a>
 8001abc:	e0cd      	b.n	8001c5a <__aeabi_dsub+0x1f6>
 8001abe:	2501      	movs	r5, #1
 8001ac0:	4069      	eors	r1, r5
 8001ac2:	464d      	mov	r5, r9
 8001ac4:	1b7d      	subs	r5, r7, r5
 8001ac6:	46aa      	mov	sl, r5
 8001ac8:	428e      	cmp	r6, r1
 8001aca:	d100      	bne.n	8001ace <__aeabi_dsub+0x6a>
 8001acc:	e080      	b.n	8001bd0 <__aeabi_dsub+0x16c>
 8001ace:	2d00      	cmp	r5, #0
 8001ad0:	dc00      	bgt.n	8001ad4 <__aeabi_dsub+0x70>
 8001ad2:	e335      	b.n	8002140 <__aeabi_dsub+0x6dc>
 8001ad4:	4649      	mov	r1, r9
 8001ad6:	2900      	cmp	r1, #0
 8001ad8:	d100      	bne.n	8001adc <__aeabi_dsub+0x78>
 8001ada:	e0df      	b.n	8001c9c <__aeabi_dsub+0x238>
 8001adc:	4297      	cmp	r7, r2
 8001ade:	d100      	bne.n	8001ae2 <__aeabi_dsub+0x7e>
 8001ae0:	e194      	b.n	8001e0c <__aeabi_dsub+0x3a8>
 8001ae2:	4652      	mov	r2, sl
 8001ae4:	2501      	movs	r5, #1
 8001ae6:	2a38      	cmp	r2, #56	@ 0x38
 8001ae8:	dc19      	bgt.n	8001b1e <__aeabi_dsub+0xba>
 8001aea:	2280      	movs	r2, #128	@ 0x80
 8001aec:	9b02      	ldr	r3, [sp, #8]
 8001aee:	0412      	lsls	r2, r2, #16
 8001af0:	4313      	orrs	r3, r2
 8001af2:	9302      	str	r3, [sp, #8]
 8001af4:	4652      	mov	r2, sl
 8001af6:	2a1f      	cmp	r2, #31
 8001af8:	dd00      	ble.n	8001afc <__aeabi_dsub+0x98>
 8001afa:	e1e3      	b.n	8001ec4 <__aeabi_dsub+0x460>
 8001afc:	4653      	mov	r3, sl
 8001afe:	2220      	movs	r2, #32
 8001b00:	4661      	mov	r1, ip
 8001b02:	9d02      	ldr	r5, [sp, #8]
 8001b04:	1ad2      	subs	r2, r2, r3
 8001b06:	4095      	lsls	r5, r2
 8001b08:	40d9      	lsrs	r1, r3
 8001b0a:	430d      	orrs	r5, r1
 8001b0c:	4661      	mov	r1, ip
 8001b0e:	4091      	lsls	r1, r2
 8001b10:	000a      	movs	r2, r1
 8001b12:	1e51      	subs	r1, r2, #1
 8001b14:	418a      	sbcs	r2, r1
 8001b16:	4315      	orrs	r5, r2
 8001b18:	9a02      	ldr	r2, [sp, #8]
 8001b1a:	40da      	lsrs	r2, r3
 8001b1c:	1aa4      	subs	r4, r4, r2
 8001b1e:	1b45      	subs	r5, r0, r5
 8001b20:	42a8      	cmp	r0, r5
 8001b22:	4180      	sbcs	r0, r0
 8001b24:	4240      	negs	r0, r0
 8001b26:	1a24      	subs	r4, r4, r0
 8001b28:	0223      	lsls	r3, r4, #8
 8001b2a:	d400      	bmi.n	8001b2e <__aeabi_dsub+0xca>
 8001b2c:	e13d      	b.n	8001daa <__aeabi_dsub+0x346>
 8001b2e:	0264      	lsls	r4, r4, #9
 8001b30:	0a64      	lsrs	r4, r4, #9
 8001b32:	2c00      	cmp	r4, #0
 8001b34:	d100      	bne.n	8001b38 <__aeabi_dsub+0xd4>
 8001b36:	e147      	b.n	8001dc8 <__aeabi_dsub+0x364>
 8001b38:	0020      	movs	r0, r4
 8001b3a:	f000 fcab 	bl	8002494 <__clzsi2>
 8001b3e:	0003      	movs	r3, r0
 8001b40:	3b08      	subs	r3, #8
 8001b42:	2120      	movs	r1, #32
 8001b44:	0028      	movs	r0, r5
 8001b46:	1aca      	subs	r2, r1, r3
 8001b48:	40d0      	lsrs	r0, r2
 8001b4a:	409c      	lsls	r4, r3
 8001b4c:	0002      	movs	r2, r0
 8001b4e:	409d      	lsls	r5, r3
 8001b50:	4322      	orrs	r2, r4
 8001b52:	429f      	cmp	r7, r3
 8001b54:	dd00      	ble.n	8001b58 <__aeabi_dsub+0xf4>
 8001b56:	e177      	b.n	8001e48 <__aeabi_dsub+0x3e4>
 8001b58:	1bd8      	subs	r0, r3, r7
 8001b5a:	3001      	adds	r0, #1
 8001b5c:	1a09      	subs	r1, r1, r0
 8001b5e:	002c      	movs	r4, r5
 8001b60:	408d      	lsls	r5, r1
 8001b62:	40c4      	lsrs	r4, r0
 8001b64:	1e6b      	subs	r3, r5, #1
 8001b66:	419d      	sbcs	r5, r3
 8001b68:	0013      	movs	r3, r2
 8001b6a:	40c2      	lsrs	r2, r0
 8001b6c:	408b      	lsls	r3, r1
 8001b6e:	4325      	orrs	r5, r4
 8001b70:	2700      	movs	r7, #0
 8001b72:	0014      	movs	r4, r2
 8001b74:	431d      	orrs	r5, r3
 8001b76:	076b      	lsls	r3, r5, #29
 8001b78:	d009      	beq.n	8001b8e <__aeabi_dsub+0x12a>
 8001b7a:	230f      	movs	r3, #15
 8001b7c:	402b      	ands	r3, r5
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d005      	beq.n	8001b8e <__aeabi_dsub+0x12a>
 8001b82:	1d2b      	adds	r3, r5, #4
 8001b84:	42ab      	cmp	r3, r5
 8001b86:	41ad      	sbcs	r5, r5
 8001b88:	426d      	negs	r5, r5
 8001b8a:	1964      	adds	r4, r4, r5
 8001b8c:	001d      	movs	r5, r3
 8001b8e:	0223      	lsls	r3, r4, #8
 8001b90:	d400      	bmi.n	8001b94 <__aeabi_dsub+0x130>
 8001b92:	e140      	b.n	8001e16 <__aeabi_dsub+0x3b2>
 8001b94:	4a88      	ldr	r2, [pc, #544]	@ (8001db8 <__aeabi_dsub+0x354>)
 8001b96:	3701      	adds	r7, #1
 8001b98:	4297      	cmp	r7, r2
 8001b9a:	d100      	bne.n	8001b9e <__aeabi_dsub+0x13a>
 8001b9c:	e101      	b.n	8001da2 <__aeabi_dsub+0x33e>
 8001b9e:	2601      	movs	r6, #1
 8001ba0:	4643      	mov	r3, r8
 8001ba2:	4986      	ldr	r1, [pc, #536]	@ (8001dbc <__aeabi_dsub+0x358>)
 8001ba4:	08ed      	lsrs	r5, r5, #3
 8001ba6:	4021      	ands	r1, r4
 8001ba8:	074a      	lsls	r2, r1, #29
 8001baa:	432a      	orrs	r2, r5
 8001bac:	057c      	lsls	r4, r7, #21
 8001bae:	024d      	lsls	r5, r1, #9
 8001bb0:	0b2d      	lsrs	r5, r5, #12
 8001bb2:	0d64      	lsrs	r4, r4, #21
 8001bb4:	401e      	ands	r6, r3
 8001bb6:	0524      	lsls	r4, r4, #20
 8001bb8:	432c      	orrs	r4, r5
 8001bba:	07f6      	lsls	r6, r6, #31
 8001bbc:	4334      	orrs	r4, r6
 8001bbe:	0010      	movs	r0, r2
 8001bc0:	0021      	movs	r1, r4
 8001bc2:	b005      	add	sp, #20
 8001bc4:	bcf0      	pop	{r4, r5, r6, r7}
 8001bc6:	46bb      	mov	fp, r7
 8001bc8:	46b2      	mov	sl, r6
 8001bca:	46a9      	mov	r9, r5
 8001bcc:	46a0      	mov	r8, r4
 8001bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bd0:	2d00      	cmp	r5, #0
 8001bd2:	dc00      	bgt.n	8001bd6 <__aeabi_dsub+0x172>
 8001bd4:	e2d0      	b.n	8002178 <__aeabi_dsub+0x714>
 8001bd6:	4649      	mov	r1, r9
 8001bd8:	2900      	cmp	r1, #0
 8001bda:	d000      	beq.n	8001bde <__aeabi_dsub+0x17a>
 8001bdc:	e0d4      	b.n	8001d88 <__aeabi_dsub+0x324>
 8001bde:	4661      	mov	r1, ip
 8001be0:	9b02      	ldr	r3, [sp, #8]
 8001be2:	4319      	orrs	r1, r3
 8001be4:	d100      	bne.n	8001be8 <__aeabi_dsub+0x184>
 8001be6:	e12b      	b.n	8001e40 <__aeabi_dsub+0x3dc>
 8001be8:	1e69      	subs	r1, r5, #1
 8001bea:	2d01      	cmp	r5, #1
 8001bec:	d100      	bne.n	8001bf0 <__aeabi_dsub+0x18c>
 8001bee:	e1d9      	b.n	8001fa4 <__aeabi_dsub+0x540>
 8001bf0:	4295      	cmp	r5, r2
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dsub+0x192>
 8001bf4:	e10a      	b.n	8001e0c <__aeabi_dsub+0x3a8>
 8001bf6:	2501      	movs	r5, #1
 8001bf8:	2938      	cmp	r1, #56	@ 0x38
 8001bfa:	dc17      	bgt.n	8001c2c <__aeabi_dsub+0x1c8>
 8001bfc:	468a      	mov	sl, r1
 8001bfe:	4653      	mov	r3, sl
 8001c00:	2b1f      	cmp	r3, #31
 8001c02:	dd00      	ble.n	8001c06 <__aeabi_dsub+0x1a2>
 8001c04:	e1e7      	b.n	8001fd6 <__aeabi_dsub+0x572>
 8001c06:	2220      	movs	r2, #32
 8001c08:	1ad2      	subs	r2, r2, r3
 8001c0a:	9b02      	ldr	r3, [sp, #8]
 8001c0c:	4661      	mov	r1, ip
 8001c0e:	4093      	lsls	r3, r2
 8001c10:	001d      	movs	r5, r3
 8001c12:	4653      	mov	r3, sl
 8001c14:	40d9      	lsrs	r1, r3
 8001c16:	4663      	mov	r3, ip
 8001c18:	4093      	lsls	r3, r2
 8001c1a:	001a      	movs	r2, r3
 8001c1c:	430d      	orrs	r5, r1
 8001c1e:	1e51      	subs	r1, r2, #1
 8001c20:	418a      	sbcs	r2, r1
 8001c22:	4653      	mov	r3, sl
 8001c24:	4315      	orrs	r5, r2
 8001c26:	9a02      	ldr	r2, [sp, #8]
 8001c28:	40da      	lsrs	r2, r3
 8001c2a:	18a4      	adds	r4, r4, r2
 8001c2c:	182d      	adds	r5, r5, r0
 8001c2e:	4285      	cmp	r5, r0
 8001c30:	4180      	sbcs	r0, r0
 8001c32:	4240      	negs	r0, r0
 8001c34:	1824      	adds	r4, r4, r0
 8001c36:	0223      	lsls	r3, r4, #8
 8001c38:	d400      	bmi.n	8001c3c <__aeabi_dsub+0x1d8>
 8001c3a:	e0b6      	b.n	8001daa <__aeabi_dsub+0x346>
 8001c3c:	4b5e      	ldr	r3, [pc, #376]	@ (8001db8 <__aeabi_dsub+0x354>)
 8001c3e:	3701      	adds	r7, #1
 8001c40:	429f      	cmp	r7, r3
 8001c42:	d100      	bne.n	8001c46 <__aeabi_dsub+0x1e2>
 8001c44:	e0ad      	b.n	8001da2 <__aeabi_dsub+0x33e>
 8001c46:	2101      	movs	r1, #1
 8001c48:	4b5c      	ldr	r3, [pc, #368]	@ (8001dbc <__aeabi_dsub+0x358>)
 8001c4a:	086a      	lsrs	r2, r5, #1
 8001c4c:	401c      	ands	r4, r3
 8001c4e:	4029      	ands	r1, r5
 8001c50:	430a      	orrs	r2, r1
 8001c52:	07e5      	lsls	r5, r4, #31
 8001c54:	4315      	orrs	r5, r2
 8001c56:	0864      	lsrs	r4, r4, #1
 8001c58:	e78d      	b.n	8001b76 <__aeabi_dsub+0x112>
 8001c5a:	4a59      	ldr	r2, [pc, #356]	@ (8001dc0 <__aeabi_dsub+0x35c>)
 8001c5c:	9b02      	ldr	r3, [sp, #8]
 8001c5e:	4692      	mov	sl, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	44ba      	add	sl, r7
 8001c64:	431a      	orrs	r2, r3
 8001c66:	d02c      	beq.n	8001cc2 <__aeabi_dsub+0x25e>
 8001c68:	428e      	cmp	r6, r1
 8001c6a:	d02e      	beq.n	8001cca <__aeabi_dsub+0x266>
 8001c6c:	4652      	mov	r2, sl
 8001c6e:	2a00      	cmp	r2, #0
 8001c70:	d060      	beq.n	8001d34 <__aeabi_dsub+0x2d0>
 8001c72:	2f00      	cmp	r7, #0
 8001c74:	d100      	bne.n	8001c78 <__aeabi_dsub+0x214>
 8001c76:	e0db      	b.n	8001e30 <__aeabi_dsub+0x3cc>
 8001c78:	4663      	mov	r3, ip
 8001c7a:	000e      	movs	r6, r1
 8001c7c:	9c02      	ldr	r4, [sp, #8]
 8001c7e:	08d8      	lsrs	r0, r3, #3
 8001c80:	0762      	lsls	r2, r4, #29
 8001c82:	4302      	orrs	r2, r0
 8001c84:	08e4      	lsrs	r4, r4, #3
 8001c86:	0013      	movs	r3, r2
 8001c88:	4323      	orrs	r3, r4
 8001c8a:	d100      	bne.n	8001c8e <__aeabi_dsub+0x22a>
 8001c8c:	e254      	b.n	8002138 <__aeabi_dsub+0x6d4>
 8001c8e:	2580      	movs	r5, #128	@ 0x80
 8001c90:	032d      	lsls	r5, r5, #12
 8001c92:	4325      	orrs	r5, r4
 8001c94:	032d      	lsls	r5, r5, #12
 8001c96:	4c48      	ldr	r4, [pc, #288]	@ (8001db8 <__aeabi_dsub+0x354>)
 8001c98:	0b2d      	lsrs	r5, r5, #12
 8001c9a:	e78c      	b.n	8001bb6 <__aeabi_dsub+0x152>
 8001c9c:	4661      	mov	r1, ip
 8001c9e:	9b02      	ldr	r3, [sp, #8]
 8001ca0:	4319      	orrs	r1, r3
 8001ca2:	d100      	bne.n	8001ca6 <__aeabi_dsub+0x242>
 8001ca4:	e0cc      	b.n	8001e40 <__aeabi_dsub+0x3dc>
 8001ca6:	0029      	movs	r1, r5
 8001ca8:	3901      	subs	r1, #1
 8001caa:	2d01      	cmp	r5, #1
 8001cac:	d100      	bne.n	8001cb0 <__aeabi_dsub+0x24c>
 8001cae:	e188      	b.n	8001fc2 <__aeabi_dsub+0x55e>
 8001cb0:	4295      	cmp	r5, r2
 8001cb2:	d100      	bne.n	8001cb6 <__aeabi_dsub+0x252>
 8001cb4:	e0aa      	b.n	8001e0c <__aeabi_dsub+0x3a8>
 8001cb6:	2501      	movs	r5, #1
 8001cb8:	2938      	cmp	r1, #56	@ 0x38
 8001cba:	dd00      	ble.n	8001cbe <__aeabi_dsub+0x25a>
 8001cbc:	e72f      	b.n	8001b1e <__aeabi_dsub+0xba>
 8001cbe:	468a      	mov	sl, r1
 8001cc0:	e718      	b.n	8001af4 <__aeabi_dsub+0x90>
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	4051      	eors	r1, r2
 8001cc6:	428e      	cmp	r6, r1
 8001cc8:	d1d0      	bne.n	8001c6c <__aeabi_dsub+0x208>
 8001cca:	4653      	mov	r3, sl
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d100      	bne.n	8001cd2 <__aeabi_dsub+0x26e>
 8001cd0:	e0be      	b.n	8001e50 <__aeabi_dsub+0x3ec>
 8001cd2:	2f00      	cmp	r7, #0
 8001cd4:	d000      	beq.n	8001cd8 <__aeabi_dsub+0x274>
 8001cd6:	e138      	b.n	8001f4a <__aeabi_dsub+0x4e6>
 8001cd8:	46ca      	mov	sl, r9
 8001cda:	0022      	movs	r2, r4
 8001cdc:	4302      	orrs	r2, r0
 8001cde:	d100      	bne.n	8001ce2 <__aeabi_dsub+0x27e>
 8001ce0:	e1e2      	b.n	80020a8 <__aeabi_dsub+0x644>
 8001ce2:	4653      	mov	r3, sl
 8001ce4:	1e59      	subs	r1, r3, #1
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d100      	bne.n	8001cec <__aeabi_dsub+0x288>
 8001cea:	e20d      	b.n	8002108 <__aeabi_dsub+0x6a4>
 8001cec:	4a32      	ldr	r2, [pc, #200]	@ (8001db8 <__aeabi_dsub+0x354>)
 8001cee:	4592      	cmp	sl, r2
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_dsub+0x290>
 8001cf2:	e1d2      	b.n	800209a <__aeabi_dsub+0x636>
 8001cf4:	2701      	movs	r7, #1
 8001cf6:	2938      	cmp	r1, #56	@ 0x38
 8001cf8:	dc13      	bgt.n	8001d22 <__aeabi_dsub+0x2be>
 8001cfa:	291f      	cmp	r1, #31
 8001cfc:	dd00      	ble.n	8001d00 <__aeabi_dsub+0x29c>
 8001cfe:	e1ee      	b.n	80020de <__aeabi_dsub+0x67a>
 8001d00:	2220      	movs	r2, #32
 8001d02:	9b02      	ldr	r3, [sp, #8]
 8001d04:	1a52      	subs	r2, r2, r1
 8001d06:	0025      	movs	r5, r4
 8001d08:	0007      	movs	r7, r0
 8001d0a:	469a      	mov	sl, r3
 8001d0c:	40cc      	lsrs	r4, r1
 8001d0e:	4090      	lsls	r0, r2
 8001d10:	4095      	lsls	r5, r2
 8001d12:	40cf      	lsrs	r7, r1
 8001d14:	44a2      	add	sl, r4
 8001d16:	1e42      	subs	r2, r0, #1
 8001d18:	4190      	sbcs	r0, r2
 8001d1a:	4653      	mov	r3, sl
 8001d1c:	432f      	orrs	r7, r5
 8001d1e:	4307      	orrs	r7, r0
 8001d20:	9302      	str	r3, [sp, #8]
 8001d22:	003d      	movs	r5, r7
 8001d24:	4465      	add	r5, ip
 8001d26:	4565      	cmp	r5, ip
 8001d28:	4192      	sbcs	r2, r2
 8001d2a:	9b02      	ldr	r3, [sp, #8]
 8001d2c:	4252      	negs	r2, r2
 8001d2e:	464f      	mov	r7, r9
 8001d30:	18d4      	adds	r4, r2, r3
 8001d32:	e780      	b.n	8001c36 <__aeabi_dsub+0x1d2>
 8001d34:	4a23      	ldr	r2, [pc, #140]	@ (8001dc4 <__aeabi_dsub+0x360>)
 8001d36:	1c7d      	adds	r5, r7, #1
 8001d38:	4215      	tst	r5, r2
 8001d3a:	d000      	beq.n	8001d3e <__aeabi_dsub+0x2da>
 8001d3c:	e0aa      	b.n	8001e94 <__aeabi_dsub+0x430>
 8001d3e:	4662      	mov	r2, ip
 8001d40:	0025      	movs	r5, r4
 8001d42:	9b02      	ldr	r3, [sp, #8]
 8001d44:	4305      	orrs	r5, r0
 8001d46:	431a      	orrs	r2, r3
 8001d48:	2f00      	cmp	r7, #0
 8001d4a:	d000      	beq.n	8001d4e <__aeabi_dsub+0x2ea>
 8001d4c:	e0f5      	b.n	8001f3a <__aeabi_dsub+0x4d6>
 8001d4e:	2d00      	cmp	r5, #0
 8001d50:	d100      	bne.n	8001d54 <__aeabi_dsub+0x2f0>
 8001d52:	e16b      	b.n	800202c <__aeabi_dsub+0x5c8>
 8001d54:	2a00      	cmp	r2, #0
 8001d56:	d100      	bne.n	8001d5a <__aeabi_dsub+0x2f6>
 8001d58:	e152      	b.n	8002000 <__aeabi_dsub+0x59c>
 8001d5a:	4663      	mov	r3, ip
 8001d5c:	1ac5      	subs	r5, r0, r3
 8001d5e:	9b02      	ldr	r3, [sp, #8]
 8001d60:	1ae2      	subs	r2, r4, r3
 8001d62:	42a8      	cmp	r0, r5
 8001d64:	419b      	sbcs	r3, r3
 8001d66:	425b      	negs	r3, r3
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	021a      	lsls	r2, r3, #8
 8001d6c:	d400      	bmi.n	8001d70 <__aeabi_dsub+0x30c>
 8001d6e:	e1d5      	b.n	800211c <__aeabi_dsub+0x6b8>
 8001d70:	4663      	mov	r3, ip
 8001d72:	1a1d      	subs	r5, r3, r0
 8001d74:	45ac      	cmp	ip, r5
 8001d76:	4192      	sbcs	r2, r2
 8001d78:	2601      	movs	r6, #1
 8001d7a:	9b02      	ldr	r3, [sp, #8]
 8001d7c:	4252      	negs	r2, r2
 8001d7e:	1b1c      	subs	r4, r3, r4
 8001d80:	4688      	mov	r8, r1
 8001d82:	1aa4      	subs	r4, r4, r2
 8001d84:	400e      	ands	r6, r1
 8001d86:	e6f6      	b.n	8001b76 <__aeabi_dsub+0x112>
 8001d88:	4297      	cmp	r7, r2
 8001d8a:	d03f      	beq.n	8001e0c <__aeabi_dsub+0x3a8>
 8001d8c:	4652      	mov	r2, sl
 8001d8e:	2501      	movs	r5, #1
 8001d90:	2a38      	cmp	r2, #56	@ 0x38
 8001d92:	dd00      	ble.n	8001d96 <__aeabi_dsub+0x332>
 8001d94:	e74a      	b.n	8001c2c <__aeabi_dsub+0x1c8>
 8001d96:	2280      	movs	r2, #128	@ 0x80
 8001d98:	9b02      	ldr	r3, [sp, #8]
 8001d9a:	0412      	lsls	r2, r2, #16
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	9302      	str	r3, [sp, #8]
 8001da0:	e72d      	b.n	8001bfe <__aeabi_dsub+0x19a>
 8001da2:	003c      	movs	r4, r7
 8001da4:	2500      	movs	r5, #0
 8001da6:	2200      	movs	r2, #0
 8001da8:	e705      	b.n	8001bb6 <__aeabi_dsub+0x152>
 8001daa:	2307      	movs	r3, #7
 8001dac:	402b      	ands	r3, r5
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d000      	beq.n	8001db4 <__aeabi_dsub+0x350>
 8001db2:	e6e2      	b.n	8001b7a <__aeabi_dsub+0x116>
 8001db4:	e06b      	b.n	8001e8e <__aeabi_dsub+0x42a>
 8001db6:	46c0      	nop			@ (mov r8, r8)
 8001db8:	000007ff 	.word	0x000007ff
 8001dbc:	ff7fffff 	.word	0xff7fffff
 8001dc0:	fffff801 	.word	0xfffff801
 8001dc4:	000007fe 	.word	0x000007fe
 8001dc8:	0028      	movs	r0, r5
 8001dca:	f000 fb63 	bl	8002494 <__clzsi2>
 8001dce:	0003      	movs	r3, r0
 8001dd0:	3318      	adds	r3, #24
 8001dd2:	2b1f      	cmp	r3, #31
 8001dd4:	dc00      	bgt.n	8001dd8 <__aeabi_dsub+0x374>
 8001dd6:	e6b4      	b.n	8001b42 <__aeabi_dsub+0xde>
 8001dd8:	002a      	movs	r2, r5
 8001dda:	3808      	subs	r0, #8
 8001ddc:	4082      	lsls	r2, r0
 8001dde:	429f      	cmp	r7, r3
 8001de0:	dd00      	ble.n	8001de4 <__aeabi_dsub+0x380>
 8001de2:	e0b9      	b.n	8001f58 <__aeabi_dsub+0x4f4>
 8001de4:	1bdb      	subs	r3, r3, r7
 8001de6:	1c58      	adds	r0, r3, #1
 8001de8:	281f      	cmp	r0, #31
 8001dea:	dc00      	bgt.n	8001dee <__aeabi_dsub+0x38a>
 8001dec:	e1a0      	b.n	8002130 <__aeabi_dsub+0x6cc>
 8001dee:	0015      	movs	r5, r2
 8001df0:	3b1f      	subs	r3, #31
 8001df2:	40dd      	lsrs	r5, r3
 8001df4:	2820      	cmp	r0, #32
 8001df6:	d005      	beq.n	8001e04 <__aeabi_dsub+0x3a0>
 8001df8:	2340      	movs	r3, #64	@ 0x40
 8001dfa:	1a1b      	subs	r3, r3, r0
 8001dfc:	409a      	lsls	r2, r3
 8001dfe:	1e53      	subs	r3, r2, #1
 8001e00:	419a      	sbcs	r2, r3
 8001e02:	4315      	orrs	r5, r2
 8001e04:	2307      	movs	r3, #7
 8001e06:	2700      	movs	r7, #0
 8001e08:	402b      	ands	r3, r5
 8001e0a:	e7d0      	b.n	8001dae <__aeabi_dsub+0x34a>
 8001e0c:	08c0      	lsrs	r0, r0, #3
 8001e0e:	0762      	lsls	r2, r4, #29
 8001e10:	4302      	orrs	r2, r0
 8001e12:	08e4      	lsrs	r4, r4, #3
 8001e14:	e737      	b.n	8001c86 <__aeabi_dsub+0x222>
 8001e16:	08ea      	lsrs	r2, r5, #3
 8001e18:	0763      	lsls	r3, r4, #29
 8001e1a:	431a      	orrs	r2, r3
 8001e1c:	4bd3      	ldr	r3, [pc, #844]	@ (800216c <__aeabi_dsub+0x708>)
 8001e1e:	08e4      	lsrs	r4, r4, #3
 8001e20:	429f      	cmp	r7, r3
 8001e22:	d100      	bne.n	8001e26 <__aeabi_dsub+0x3c2>
 8001e24:	e72f      	b.n	8001c86 <__aeabi_dsub+0x222>
 8001e26:	0324      	lsls	r4, r4, #12
 8001e28:	0b25      	lsrs	r5, r4, #12
 8001e2a:	057c      	lsls	r4, r7, #21
 8001e2c:	0d64      	lsrs	r4, r4, #21
 8001e2e:	e6c2      	b.n	8001bb6 <__aeabi_dsub+0x152>
 8001e30:	46ca      	mov	sl, r9
 8001e32:	0022      	movs	r2, r4
 8001e34:	4302      	orrs	r2, r0
 8001e36:	d158      	bne.n	8001eea <__aeabi_dsub+0x486>
 8001e38:	4663      	mov	r3, ip
 8001e3a:	000e      	movs	r6, r1
 8001e3c:	9c02      	ldr	r4, [sp, #8]
 8001e3e:	9303      	str	r3, [sp, #12]
 8001e40:	9b03      	ldr	r3, [sp, #12]
 8001e42:	4657      	mov	r7, sl
 8001e44:	08da      	lsrs	r2, r3, #3
 8001e46:	e7e7      	b.n	8001e18 <__aeabi_dsub+0x3b4>
 8001e48:	4cc9      	ldr	r4, [pc, #804]	@ (8002170 <__aeabi_dsub+0x70c>)
 8001e4a:	1aff      	subs	r7, r7, r3
 8001e4c:	4014      	ands	r4, r2
 8001e4e:	e692      	b.n	8001b76 <__aeabi_dsub+0x112>
 8001e50:	4dc8      	ldr	r5, [pc, #800]	@ (8002174 <__aeabi_dsub+0x710>)
 8001e52:	1c7a      	adds	r2, r7, #1
 8001e54:	422a      	tst	r2, r5
 8001e56:	d000      	beq.n	8001e5a <__aeabi_dsub+0x3f6>
 8001e58:	e084      	b.n	8001f64 <__aeabi_dsub+0x500>
 8001e5a:	0022      	movs	r2, r4
 8001e5c:	4302      	orrs	r2, r0
 8001e5e:	2f00      	cmp	r7, #0
 8001e60:	d000      	beq.n	8001e64 <__aeabi_dsub+0x400>
 8001e62:	e0ef      	b.n	8002044 <__aeabi_dsub+0x5e0>
 8001e64:	2a00      	cmp	r2, #0
 8001e66:	d100      	bne.n	8001e6a <__aeabi_dsub+0x406>
 8001e68:	e0e5      	b.n	8002036 <__aeabi_dsub+0x5d2>
 8001e6a:	4662      	mov	r2, ip
 8001e6c:	9902      	ldr	r1, [sp, #8]
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	d100      	bne.n	8001e74 <__aeabi_dsub+0x410>
 8001e72:	e0c5      	b.n	8002000 <__aeabi_dsub+0x59c>
 8001e74:	4663      	mov	r3, ip
 8001e76:	18c5      	adds	r5, r0, r3
 8001e78:	468c      	mov	ip, r1
 8001e7a:	4285      	cmp	r5, r0
 8001e7c:	4180      	sbcs	r0, r0
 8001e7e:	4464      	add	r4, ip
 8001e80:	4240      	negs	r0, r0
 8001e82:	1824      	adds	r4, r4, r0
 8001e84:	0223      	lsls	r3, r4, #8
 8001e86:	d502      	bpl.n	8001e8e <__aeabi_dsub+0x42a>
 8001e88:	4bb9      	ldr	r3, [pc, #740]	@ (8002170 <__aeabi_dsub+0x70c>)
 8001e8a:	3701      	adds	r7, #1
 8001e8c:	401c      	ands	r4, r3
 8001e8e:	46ba      	mov	sl, r7
 8001e90:	9503      	str	r5, [sp, #12]
 8001e92:	e7d5      	b.n	8001e40 <__aeabi_dsub+0x3dc>
 8001e94:	4662      	mov	r2, ip
 8001e96:	1a85      	subs	r5, r0, r2
 8001e98:	42a8      	cmp	r0, r5
 8001e9a:	4192      	sbcs	r2, r2
 8001e9c:	4252      	negs	r2, r2
 8001e9e:	4691      	mov	r9, r2
 8001ea0:	9b02      	ldr	r3, [sp, #8]
 8001ea2:	1ae3      	subs	r3, r4, r3
 8001ea4:	001a      	movs	r2, r3
 8001ea6:	464b      	mov	r3, r9
 8001ea8:	1ad2      	subs	r2, r2, r3
 8001eaa:	0013      	movs	r3, r2
 8001eac:	4691      	mov	r9, r2
 8001eae:	021a      	lsls	r2, r3, #8
 8001eb0:	d46c      	bmi.n	8001f8c <__aeabi_dsub+0x528>
 8001eb2:	464a      	mov	r2, r9
 8001eb4:	464c      	mov	r4, r9
 8001eb6:	432a      	orrs	r2, r5
 8001eb8:	d000      	beq.n	8001ebc <__aeabi_dsub+0x458>
 8001eba:	e63a      	b.n	8001b32 <__aeabi_dsub+0xce>
 8001ebc:	2600      	movs	r6, #0
 8001ebe:	2400      	movs	r4, #0
 8001ec0:	2500      	movs	r5, #0
 8001ec2:	e678      	b.n	8001bb6 <__aeabi_dsub+0x152>
 8001ec4:	9902      	ldr	r1, [sp, #8]
 8001ec6:	4653      	mov	r3, sl
 8001ec8:	000d      	movs	r5, r1
 8001eca:	3a20      	subs	r2, #32
 8001ecc:	40d5      	lsrs	r5, r2
 8001ece:	2b20      	cmp	r3, #32
 8001ed0:	d006      	beq.n	8001ee0 <__aeabi_dsub+0x47c>
 8001ed2:	2240      	movs	r2, #64	@ 0x40
 8001ed4:	1ad2      	subs	r2, r2, r3
 8001ed6:	000b      	movs	r3, r1
 8001ed8:	4093      	lsls	r3, r2
 8001eda:	4662      	mov	r2, ip
 8001edc:	431a      	orrs	r2, r3
 8001ede:	4693      	mov	fp, r2
 8001ee0:	465b      	mov	r3, fp
 8001ee2:	1e5a      	subs	r2, r3, #1
 8001ee4:	4193      	sbcs	r3, r2
 8001ee6:	431d      	orrs	r5, r3
 8001ee8:	e619      	b.n	8001b1e <__aeabi_dsub+0xba>
 8001eea:	4653      	mov	r3, sl
 8001eec:	1e5a      	subs	r2, r3, #1
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d100      	bne.n	8001ef4 <__aeabi_dsub+0x490>
 8001ef2:	e0c6      	b.n	8002082 <__aeabi_dsub+0x61e>
 8001ef4:	4e9d      	ldr	r6, [pc, #628]	@ (800216c <__aeabi_dsub+0x708>)
 8001ef6:	45b2      	cmp	sl, r6
 8001ef8:	d100      	bne.n	8001efc <__aeabi_dsub+0x498>
 8001efa:	e6bd      	b.n	8001c78 <__aeabi_dsub+0x214>
 8001efc:	4688      	mov	r8, r1
 8001efe:	000e      	movs	r6, r1
 8001f00:	2501      	movs	r5, #1
 8001f02:	2a38      	cmp	r2, #56	@ 0x38
 8001f04:	dc10      	bgt.n	8001f28 <__aeabi_dsub+0x4c4>
 8001f06:	2a1f      	cmp	r2, #31
 8001f08:	dc7f      	bgt.n	800200a <__aeabi_dsub+0x5a6>
 8001f0a:	2120      	movs	r1, #32
 8001f0c:	0025      	movs	r5, r4
 8001f0e:	1a89      	subs	r1, r1, r2
 8001f10:	0007      	movs	r7, r0
 8001f12:	4088      	lsls	r0, r1
 8001f14:	408d      	lsls	r5, r1
 8001f16:	40d7      	lsrs	r7, r2
 8001f18:	40d4      	lsrs	r4, r2
 8001f1a:	1e41      	subs	r1, r0, #1
 8001f1c:	4188      	sbcs	r0, r1
 8001f1e:	9b02      	ldr	r3, [sp, #8]
 8001f20:	433d      	orrs	r5, r7
 8001f22:	1b1b      	subs	r3, r3, r4
 8001f24:	4305      	orrs	r5, r0
 8001f26:	9302      	str	r3, [sp, #8]
 8001f28:	4662      	mov	r2, ip
 8001f2a:	1b55      	subs	r5, r2, r5
 8001f2c:	45ac      	cmp	ip, r5
 8001f2e:	4192      	sbcs	r2, r2
 8001f30:	9b02      	ldr	r3, [sp, #8]
 8001f32:	4252      	negs	r2, r2
 8001f34:	464f      	mov	r7, r9
 8001f36:	1a9c      	subs	r4, r3, r2
 8001f38:	e5f6      	b.n	8001b28 <__aeabi_dsub+0xc4>
 8001f3a:	2d00      	cmp	r5, #0
 8001f3c:	d000      	beq.n	8001f40 <__aeabi_dsub+0x4dc>
 8001f3e:	e0b7      	b.n	80020b0 <__aeabi_dsub+0x64c>
 8001f40:	2a00      	cmp	r2, #0
 8001f42:	d100      	bne.n	8001f46 <__aeabi_dsub+0x4e2>
 8001f44:	e0f0      	b.n	8002128 <__aeabi_dsub+0x6c4>
 8001f46:	2601      	movs	r6, #1
 8001f48:	400e      	ands	r6, r1
 8001f4a:	4663      	mov	r3, ip
 8001f4c:	9802      	ldr	r0, [sp, #8]
 8001f4e:	08d9      	lsrs	r1, r3, #3
 8001f50:	0742      	lsls	r2, r0, #29
 8001f52:	430a      	orrs	r2, r1
 8001f54:	08c4      	lsrs	r4, r0, #3
 8001f56:	e696      	b.n	8001c86 <__aeabi_dsub+0x222>
 8001f58:	4c85      	ldr	r4, [pc, #532]	@ (8002170 <__aeabi_dsub+0x70c>)
 8001f5a:	1aff      	subs	r7, r7, r3
 8001f5c:	4014      	ands	r4, r2
 8001f5e:	0762      	lsls	r2, r4, #29
 8001f60:	08e4      	lsrs	r4, r4, #3
 8001f62:	e760      	b.n	8001e26 <__aeabi_dsub+0x3c2>
 8001f64:	4981      	ldr	r1, [pc, #516]	@ (800216c <__aeabi_dsub+0x708>)
 8001f66:	428a      	cmp	r2, r1
 8001f68:	d100      	bne.n	8001f6c <__aeabi_dsub+0x508>
 8001f6a:	e0c9      	b.n	8002100 <__aeabi_dsub+0x69c>
 8001f6c:	4663      	mov	r3, ip
 8001f6e:	18c1      	adds	r1, r0, r3
 8001f70:	4281      	cmp	r1, r0
 8001f72:	4180      	sbcs	r0, r0
 8001f74:	9b02      	ldr	r3, [sp, #8]
 8001f76:	4240      	negs	r0, r0
 8001f78:	18e3      	adds	r3, r4, r3
 8001f7a:	181b      	adds	r3, r3, r0
 8001f7c:	07dd      	lsls	r5, r3, #31
 8001f7e:	085c      	lsrs	r4, r3, #1
 8001f80:	2307      	movs	r3, #7
 8001f82:	0849      	lsrs	r1, r1, #1
 8001f84:	430d      	orrs	r5, r1
 8001f86:	0017      	movs	r7, r2
 8001f88:	402b      	ands	r3, r5
 8001f8a:	e710      	b.n	8001dae <__aeabi_dsub+0x34a>
 8001f8c:	4663      	mov	r3, ip
 8001f8e:	1a1d      	subs	r5, r3, r0
 8001f90:	45ac      	cmp	ip, r5
 8001f92:	4192      	sbcs	r2, r2
 8001f94:	2601      	movs	r6, #1
 8001f96:	9b02      	ldr	r3, [sp, #8]
 8001f98:	4252      	negs	r2, r2
 8001f9a:	1b1c      	subs	r4, r3, r4
 8001f9c:	4688      	mov	r8, r1
 8001f9e:	1aa4      	subs	r4, r4, r2
 8001fa0:	400e      	ands	r6, r1
 8001fa2:	e5c6      	b.n	8001b32 <__aeabi_dsub+0xce>
 8001fa4:	4663      	mov	r3, ip
 8001fa6:	18c5      	adds	r5, r0, r3
 8001fa8:	9b02      	ldr	r3, [sp, #8]
 8001faa:	4285      	cmp	r5, r0
 8001fac:	4180      	sbcs	r0, r0
 8001fae:	469c      	mov	ip, r3
 8001fb0:	4240      	negs	r0, r0
 8001fb2:	4464      	add	r4, ip
 8001fb4:	1824      	adds	r4, r4, r0
 8001fb6:	2701      	movs	r7, #1
 8001fb8:	0223      	lsls	r3, r4, #8
 8001fba:	d400      	bmi.n	8001fbe <__aeabi_dsub+0x55a>
 8001fbc:	e6f5      	b.n	8001daa <__aeabi_dsub+0x346>
 8001fbe:	2702      	movs	r7, #2
 8001fc0:	e641      	b.n	8001c46 <__aeabi_dsub+0x1e2>
 8001fc2:	4663      	mov	r3, ip
 8001fc4:	1ac5      	subs	r5, r0, r3
 8001fc6:	42a8      	cmp	r0, r5
 8001fc8:	4180      	sbcs	r0, r0
 8001fca:	9b02      	ldr	r3, [sp, #8]
 8001fcc:	4240      	negs	r0, r0
 8001fce:	1ae4      	subs	r4, r4, r3
 8001fd0:	2701      	movs	r7, #1
 8001fd2:	1a24      	subs	r4, r4, r0
 8001fd4:	e5a8      	b.n	8001b28 <__aeabi_dsub+0xc4>
 8001fd6:	9d02      	ldr	r5, [sp, #8]
 8001fd8:	4652      	mov	r2, sl
 8001fda:	002b      	movs	r3, r5
 8001fdc:	3a20      	subs	r2, #32
 8001fde:	40d3      	lsrs	r3, r2
 8001fe0:	0019      	movs	r1, r3
 8001fe2:	4653      	mov	r3, sl
 8001fe4:	2b20      	cmp	r3, #32
 8001fe6:	d006      	beq.n	8001ff6 <__aeabi_dsub+0x592>
 8001fe8:	2240      	movs	r2, #64	@ 0x40
 8001fea:	1ad2      	subs	r2, r2, r3
 8001fec:	002b      	movs	r3, r5
 8001fee:	4093      	lsls	r3, r2
 8001ff0:	4662      	mov	r2, ip
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	4693      	mov	fp, r2
 8001ff6:	465d      	mov	r5, fp
 8001ff8:	1e6b      	subs	r3, r5, #1
 8001ffa:	419d      	sbcs	r5, r3
 8001ffc:	430d      	orrs	r5, r1
 8001ffe:	e615      	b.n	8001c2c <__aeabi_dsub+0x1c8>
 8002000:	0762      	lsls	r2, r4, #29
 8002002:	08c0      	lsrs	r0, r0, #3
 8002004:	4302      	orrs	r2, r0
 8002006:	08e4      	lsrs	r4, r4, #3
 8002008:	e70d      	b.n	8001e26 <__aeabi_dsub+0x3c2>
 800200a:	0011      	movs	r1, r2
 800200c:	0027      	movs	r7, r4
 800200e:	3920      	subs	r1, #32
 8002010:	40cf      	lsrs	r7, r1
 8002012:	2a20      	cmp	r2, #32
 8002014:	d005      	beq.n	8002022 <__aeabi_dsub+0x5be>
 8002016:	2140      	movs	r1, #64	@ 0x40
 8002018:	1a8a      	subs	r2, r1, r2
 800201a:	4094      	lsls	r4, r2
 800201c:	0025      	movs	r5, r4
 800201e:	4305      	orrs	r5, r0
 8002020:	9503      	str	r5, [sp, #12]
 8002022:	9d03      	ldr	r5, [sp, #12]
 8002024:	1e6a      	subs	r2, r5, #1
 8002026:	4195      	sbcs	r5, r2
 8002028:	433d      	orrs	r5, r7
 800202a:	e77d      	b.n	8001f28 <__aeabi_dsub+0x4c4>
 800202c:	2a00      	cmp	r2, #0
 800202e:	d100      	bne.n	8002032 <__aeabi_dsub+0x5ce>
 8002030:	e744      	b.n	8001ebc <__aeabi_dsub+0x458>
 8002032:	2601      	movs	r6, #1
 8002034:	400e      	ands	r6, r1
 8002036:	4663      	mov	r3, ip
 8002038:	08d9      	lsrs	r1, r3, #3
 800203a:	9b02      	ldr	r3, [sp, #8]
 800203c:	075a      	lsls	r2, r3, #29
 800203e:	430a      	orrs	r2, r1
 8002040:	08dc      	lsrs	r4, r3, #3
 8002042:	e6f0      	b.n	8001e26 <__aeabi_dsub+0x3c2>
 8002044:	2a00      	cmp	r2, #0
 8002046:	d028      	beq.n	800209a <__aeabi_dsub+0x636>
 8002048:	4662      	mov	r2, ip
 800204a:	9f02      	ldr	r7, [sp, #8]
 800204c:	08c0      	lsrs	r0, r0, #3
 800204e:	433a      	orrs	r2, r7
 8002050:	d100      	bne.n	8002054 <__aeabi_dsub+0x5f0>
 8002052:	e6dc      	b.n	8001e0e <__aeabi_dsub+0x3aa>
 8002054:	0762      	lsls	r2, r4, #29
 8002056:	4310      	orrs	r0, r2
 8002058:	2280      	movs	r2, #128	@ 0x80
 800205a:	08e4      	lsrs	r4, r4, #3
 800205c:	0312      	lsls	r2, r2, #12
 800205e:	4214      	tst	r4, r2
 8002060:	d009      	beq.n	8002076 <__aeabi_dsub+0x612>
 8002062:	08fd      	lsrs	r5, r7, #3
 8002064:	4215      	tst	r5, r2
 8002066:	d106      	bne.n	8002076 <__aeabi_dsub+0x612>
 8002068:	4663      	mov	r3, ip
 800206a:	2601      	movs	r6, #1
 800206c:	002c      	movs	r4, r5
 800206e:	08d8      	lsrs	r0, r3, #3
 8002070:	077b      	lsls	r3, r7, #29
 8002072:	4318      	orrs	r0, r3
 8002074:	400e      	ands	r6, r1
 8002076:	0f42      	lsrs	r2, r0, #29
 8002078:	00c0      	lsls	r0, r0, #3
 800207a:	08c0      	lsrs	r0, r0, #3
 800207c:	0752      	lsls	r2, r2, #29
 800207e:	4302      	orrs	r2, r0
 8002080:	e601      	b.n	8001c86 <__aeabi_dsub+0x222>
 8002082:	4663      	mov	r3, ip
 8002084:	1a1d      	subs	r5, r3, r0
 8002086:	45ac      	cmp	ip, r5
 8002088:	4192      	sbcs	r2, r2
 800208a:	9b02      	ldr	r3, [sp, #8]
 800208c:	4252      	negs	r2, r2
 800208e:	1b1c      	subs	r4, r3, r4
 8002090:	000e      	movs	r6, r1
 8002092:	4688      	mov	r8, r1
 8002094:	2701      	movs	r7, #1
 8002096:	1aa4      	subs	r4, r4, r2
 8002098:	e546      	b.n	8001b28 <__aeabi_dsub+0xc4>
 800209a:	4663      	mov	r3, ip
 800209c:	08d9      	lsrs	r1, r3, #3
 800209e:	9b02      	ldr	r3, [sp, #8]
 80020a0:	075a      	lsls	r2, r3, #29
 80020a2:	430a      	orrs	r2, r1
 80020a4:	08dc      	lsrs	r4, r3, #3
 80020a6:	e5ee      	b.n	8001c86 <__aeabi_dsub+0x222>
 80020a8:	4663      	mov	r3, ip
 80020aa:	9c02      	ldr	r4, [sp, #8]
 80020ac:	9303      	str	r3, [sp, #12]
 80020ae:	e6c7      	b.n	8001e40 <__aeabi_dsub+0x3dc>
 80020b0:	08c0      	lsrs	r0, r0, #3
 80020b2:	2a00      	cmp	r2, #0
 80020b4:	d100      	bne.n	80020b8 <__aeabi_dsub+0x654>
 80020b6:	e6aa      	b.n	8001e0e <__aeabi_dsub+0x3aa>
 80020b8:	0762      	lsls	r2, r4, #29
 80020ba:	4310      	orrs	r0, r2
 80020bc:	2280      	movs	r2, #128	@ 0x80
 80020be:	08e4      	lsrs	r4, r4, #3
 80020c0:	0312      	lsls	r2, r2, #12
 80020c2:	4214      	tst	r4, r2
 80020c4:	d0d7      	beq.n	8002076 <__aeabi_dsub+0x612>
 80020c6:	9f02      	ldr	r7, [sp, #8]
 80020c8:	08fd      	lsrs	r5, r7, #3
 80020ca:	4215      	tst	r5, r2
 80020cc:	d1d3      	bne.n	8002076 <__aeabi_dsub+0x612>
 80020ce:	4663      	mov	r3, ip
 80020d0:	2601      	movs	r6, #1
 80020d2:	08d8      	lsrs	r0, r3, #3
 80020d4:	077b      	lsls	r3, r7, #29
 80020d6:	002c      	movs	r4, r5
 80020d8:	4318      	orrs	r0, r3
 80020da:	400e      	ands	r6, r1
 80020dc:	e7cb      	b.n	8002076 <__aeabi_dsub+0x612>
 80020de:	000a      	movs	r2, r1
 80020e0:	0027      	movs	r7, r4
 80020e2:	3a20      	subs	r2, #32
 80020e4:	40d7      	lsrs	r7, r2
 80020e6:	2920      	cmp	r1, #32
 80020e8:	d005      	beq.n	80020f6 <__aeabi_dsub+0x692>
 80020ea:	2240      	movs	r2, #64	@ 0x40
 80020ec:	1a52      	subs	r2, r2, r1
 80020ee:	4094      	lsls	r4, r2
 80020f0:	0025      	movs	r5, r4
 80020f2:	4305      	orrs	r5, r0
 80020f4:	9503      	str	r5, [sp, #12]
 80020f6:	9d03      	ldr	r5, [sp, #12]
 80020f8:	1e6a      	subs	r2, r5, #1
 80020fa:	4195      	sbcs	r5, r2
 80020fc:	432f      	orrs	r7, r5
 80020fe:	e610      	b.n	8001d22 <__aeabi_dsub+0x2be>
 8002100:	0014      	movs	r4, r2
 8002102:	2500      	movs	r5, #0
 8002104:	2200      	movs	r2, #0
 8002106:	e556      	b.n	8001bb6 <__aeabi_dsub+0x152>
 8002108:	9b02      	ldr	r3, [sp, #8]
 800210a:	4460      	add	r0, ip
 800210c:	4699      	mov	r9, r3
 800210e:	4560      	cmp	r0, ip
 8002110:	4192      	sbcs	r2, r2
 8002112:	444c      	add	r4, r9
 8002114:	4252      	negs	r2, r2
 8002116:	0005      	movs	r5, r0
 8002118:	18a4      	adds	r4, r4, r2
 800211a:	e74c      	b.n	8001fb6 <__aeabi_dsub+0x552>
 800211c:	001a      	movs	r2, r3
 800211e:	001c      	movs	r4, r3
 8002120:	432a      	orrs	r2, r5
 8002122:	d000      	beq.n	8002126 <__aeabi_dsub+0x6c2>
 8002124:	e6b3      	b.n	8001e8e <__aeabi_dsub+0x42a>
 8002126:	e6c9      	b.n	8001ebc <__aeabi_dsub+0x458>
 8002128:	2480      	movs	r4, #128	@ 0x80
 800212a:	2600      	movs	r6, #0
 800212c:	0324      	lsls	r4, r4, #12
 800212e:	e5ae      	b.n	8001c8e <__aeabi_dsub+0x22a>
 8002130:	2120      	movs	r1, #32
 8002132:	2500      	movs	r5, #0
 8002134:	1a09      	subs	r1, r1, r0
 8002136:	e517      	b.n	8001b68 <__aeabi_dsub+0x104>
 8002138:	2200      	movs	r2, #0
 800213a:	2500      	movs	r5, #0
 800213c:	4c0b      	ldr	r4, [pc, #44]	@ (800216c <__aeabi_dsub+0x708>)
 800213e:	e53a      	b.n	8001bb6 <__aeabi_dsub+0x152>
 8002140:	2d00      	cmp	r5, #0
 8002142:	d100      	bne.n	8002146 <__aeabi_dsub+0x6e2>
 8002144:	e5f6      	b.n	8001d34 <__aeabi_dsub+0x2d0>
 8002146:	464b      	mov	r3, r9
 8002148:	1bda      	subs	r2, r3, r7
 800214a:	4692      	mov	sl, r2
 800214c:	2f00      	cmp	r7, #0
 800214e:	d100      	bne.n	8002152 <__aeabi_dsub+0x6ee>
 8002150:	e66f      	b.n	8001e32 <__aeabi_dsub+0x3ce>
 8002152:	2a38      	cmp	r2, #56	@ 0x38
 8002154:	dc05      	bgt.n	8002162 <__aeabi_dsub+0x6fe>
 8002156:	2680      	movs	r6, #128	@ 0x80
 8002158:	0436      	lsls	r6, r6, #16
 800215a:	4334      	orrs	r4, r6
 800215c:	4688      	mov	r8, r1
 800215e:	000e      	movs	r6, r1
 8002160:	e6d1      	b.n	8001f06 <__aeabi_dsub+0x4a2>
 8002162:	4688      	mov	r8, r1
 8002164:	000e      	movs	r6, r1
 8002166:	2501      	movs	r5, #1
 8002168:	e6de      	b.n	8001f28 <__aeabi_dsub+0x4c4>
 800216a:	46c0      	nop			@ (mov r8, r8)
 800216c:	000007ff 	.word	0x000007ff
 8002170:	ff7fffff 	.word	0xff7fffff
 8002174:	000007fe 	.word	0x000007fe
 8002178:	2d00      	cmp	r5, #0
 800217a:	d100      	bne.n	800217e <__aeabi_dsub+0x71a>
 800217c:	e668      	b.n	8001e50 <__aeabi_dsub+0x3ec>
 800217e:	464b      	mov	r3, r9
 8002180:	1bd9      	subs	r1, r3, r7
 8002182:	2f00      	cmp	r7, #0
 8002184:	d101      	bne.n	800218a <__aeabi_dsub+0x726>
 8002186:	468a      	mov	sl, r1
 8002188:	e5a7      	b.n	8001cda <__aeabi_dsub+0x276>
 800218a:	2701      	movs	r7, #1
 800218c:	2938      	cmp	r1, #56	@ 0x38
 800218e:	dd00      	ble.n	8002192 <__aeabi_dsub+0x72e>
 8002190:	e5c7      	b.n	8001d22 <__aeabi_dsub+0x2be>
 8002192:	2280      	movs	r2, #128	@ 0x80
 8002194:	0412      	lsls	r2, r2, #16
 8002196:	4314      	orrs	r4, r2
 8002198:	e5af      	b.n	8001cfa <__aeabi_dsub+0x296>
 800219a:	46c0      	nop			@ (mov r8, r8)

0800219c <__aeabi_dcmpun>:
 800219c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800219e:	46c6      	mov	lr, r8
 80021a0:	031e      	lsls	r6, r3, #12
 80021a2:	0b36      	lsrs	r6, r6, #12
 80021a4:	46b0      	mov	r8, r6
 80021a6:	4e0d      	ldr	r6, [pc, #52]	@ (80021dc <__aeabi_dcmpun+0x40>)
 80021a8:	030c      	lsls	r4, r1, #12
 80021aa:	004d      	lsls	r5, r1, #1
 80021ac:	005f      	lsls	r7, r3, #1
 80021ae:	b500      	push	{lr}
 80021b0:	0b24      	lsrs	r4, r4, #12
 80021b2:	0d6d      	lsrs	r5, r5, #21
 80021b4:	0d7f      	lsrs	r7, r7, #21
 80021b6:	42b5      	cmp	r5, r6
 80021b8:	d00b      	beq.n	80021d2 <__aeabi_dcmpun+0x36>
 80021ba:	4908      	ldr	r1, [pc, #32]	@ (80021dc <__aeabi_dcmpun+0x40>)
 80021bc:	2000      	movs	r0, #0
 80021be:	428f      	cmp	r7, r1
 80021c0:	d104      	bne.n	80021cc <__aeabi_dcmpun+0x30>
 80021c2:	4646      	mov	r6, r8
 80021c4:	4316      	orrs	r6, r2
 80021c6:	0030      	movs	r0, r6
 80021c8:	1e43      	subs	r3, r0, #1
 80021ca:	4198      	sbcs	r0, r3
 80021cc:	bc80      	pop	{r7}
 80021ce:	46b8      	mov	r8, r7
 80021d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021d2:	4304      	orrs	r4, r0
 80021d4:	2001      	movs	r0, #1
 80021d6:	2c00      	cmp	r4, #0
 80021d8:	d1f8      	bne.n	80021cc <__aeabi_dcmpun+0x30>
 80021da:	e7ee      	b.n	80021ba <__aeabi_dcmpun+0x1e>
 80021dc:	000007ff 	.word	0x000007ff

080021e0 <__aeabi_d2iz>:
 80021e0:	000b      	movs	r3, r1
 80021e2:	0002      	movs	r2, r0
 80021e4:	b570      	push	{r4, r5, r6, lr}
 80021e6:	4d16      	ldr	r5, [pc, #88]	@ (8002240 <__aeabi_d2iz+0x60>)
 80021e8:	030c      	lsls	r4, r1, #12
 80021ea:	b082      	sub	sp, #8
 80021ec:	0049      	lsls	r1, r1, #1
 80021ee:	2000      	movs	r0, #0
 80021f0:	9200      	str	r2, [sp, #0]
 80021f2:	9301      	str	r3, [sp, #4]
 80021f4:	0b24      	lsrs	r4, r4, #12
 80021f6:	0d49      	lsrs	r1, r1, #21
 80021f8:	0fde      	lsrs	r6, r3, #31
 80021fa:	42a9      	cmp	r1, r5
 80021fc:	dd04      	ble.n	8002208 <__aeabi_d2iz+0x28>
 80021fe:	4811      	ldr	r0, [pc, #68]	@ (8002244 <__aeabi_d2iz+0x64>)
 8002200:	4281      	cmp	r1, r0
 8002202:	dd03      	ble.n	800220c <__aeabi_d2iz+0x2c>
 8002204:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <__aeabi_d2iz+0x68>)
 8002206:	18f0      	adds	r0, r6, r3
 8002208:	b002      	add	sp, #8
 800220a:	bd70      	pop	{r4, r5, r6, pc}
 800220c:	2080      	movs	r0, #128	@ 0x80
 800220e:	0340      	lsls	r0, r0, #13
 8002210:	4320      	orrs	r0, r4
 8002212:	4c0e      	ldr	r4, [pc, #56]	@ (800224c <__aeabi_d2iz+0x6c>)
 8002214:	1a64      	subs	r4, r4, r1
 8002216:	2c1f      	cmp	r4, #31
 8002218:	dd08      	ble.n	800222c <__aeabi_d2iz+0x4c>
 800221a:	4b0d      	ldr	r3, [pc, #52]	@ (8002250 <__aeabi_d2iz+0x70>)
 800221c:	1a5b      	subs	r3, r3, r1
 800221e:	40d8      	lsrs	r0, r3
 8002220:	0003      	movs	r3, r0
 8002222:	4258      	negs	r0, r3
 8002224:	2e00      	cmp	r6, #0
 8002226:	d1ef      	bne.n	8002208 <__aeabi_d2iz+0x28>
 8002228:	0018      	movs	r0, r3
 800222a:	e7ed      	b.n	8002208 <__aeabi_d2iz+0x28>
 800222c:	4b09      	ldr	r3, [pc, #36]	@ (8002254 <__aeabi_d2iz+0x74>)
 800222e:	9a00      	ldr	r2, [sp, #0]
 8002230:	469c      	mov	ip, r3
 8002232:	0003      	movs	r3, r0
 8002234:	4461      	add	r1, ip
 8002236:	408b      	lsls	r3, r1
 8002238:	40e2      	lsrs	r2, r4
 800223a:	4313      	orrs	r3, r2
 800223c:	e7f1      	b.n	8002222 <__aeabi_d2iz+0x42>
 800223e:	46c0      	nop			@ (mov r8, r8)
 8002240:	000003fe 	.word	0x000003fe
 8002244:	0000041d 	.word	0x0000041d
 8002248:	7fffffff 	.word	0x7fffffff
 800224c:	00000433 	.word	0x00000433
 8002250:	00000413 	.word	0x00000413
 8002254:	fffffbed 	.word	0xfffffbed

08002258 <__aeabi_i2d>:
 8002258:	b570      	push	{r4, r5, r6, lr}
 800225a:	2800      	cmp	r0, #0
 800225c:	d016      	beq.n	800228c <__aeabi_i2d+0x34>
 800225e:	17c3      	asrs	r3, r0, #31
 8002260:	18c5      	adds	r5, r0, r3
 8002262:	405d      	eors	r5, r3
 8002264:	0fc4      	lsrs	r4, r0, #31
 8002266:	0028      	movs	r0, r5
 8002268:	f000 f914 	bl	8002494 <__clzsi2>
 800226c:	4b10      	ldr	r3, [pc, #64]	@ (80022b0 <__aeabi_i2d+0x58>)
 800226e:	1a1b      	subs	r3, r3, r0
 8002270:	055b      	lsls	r3, r3, #21
 8002272:	0d5b      	lsrs	r3, r3, #21
 8002274:	280a      	cmp	r0, #10
 8002276:	dc14      	bgt.n	80022a2 <__aeabi_i2d+0x4a>
 8002278:	0002      	movs	r2, r0
 800227a:	002e      	movs	r6, r5
 800227c:	3215      	adds	r2, #21
 800227e:	4096      	lsls	r6, r2
 8002280:	220b      	movs	r2, #11
 8002282:	1a12      	subs	r2, r2, r0
 8002284:	40d5      	lsrs	r5, r2
 8002286:	032d      	lsls	r5, r5, #12
 8002288:	0b2d      	lsrs	r5, r5, #12
 800228a:	e003      	b.n	8002294 <__aeabi_i2d+0x3c>
 800228c:	2400      	movs	r4, #0
 800228e:	2300      	movs	r3, #0
 8002290:	2500      	movs	r5, #0
 8002292:	2600      	movs	r6, #0
 8002294:	051b      	lsls	r3, r3, #20
 8002296:	432b      	orrs	r3, r5
 8002298:	07e4      	lsls	r4, r4, #31
 800229a:	4323      	orrs	r3, r4
 800229c:	0030      	movs	r0, r6
 800229e:	0019      	movs	r1, r3
 80022a0:	bd70      	pop	{r4, r5, r6, pc}
 80022a2:	380b      	subs	r0, #11
 80022a4:	4085      	lsls	r5, r0
 80022a6:	032d      	lsls	r5, r5, #12
 80022a8:	2600      	movs	r6, #0
 80022aa:	0b2d      	lsrs	r5, r5, #12
 80022ac:	e7f2      	b.n	8002294 <__aeabi_i2d+0x3c>
 80022ae:	46c0      	nop			@ (mov r8, r8)
 80022b0:	0000041e 	.word	0x0000041e

080022b4 <__aeabi_ui2d>:
 80022b4:	b510      	push	{r4, lr}
 80022b6:	1e04      	subs	r4, r0, #0
 80022b8:	d010      	beq.n	80022dc <__aeabi_ui2d+0x28>
 80022ba:	f000 f8eb 	bl	8002494 <__clzsi2>
 80022be:	4b0e      	ldr	r3, [pc, #56]	@ (80022f8 <__aeabi_ui2d+0x44>)
 80022c0:	1a1b      	subs	r3, r3, r0
 80022c2:	055b      	lsls	r3, r3, #21
 80022c4:	0d5b      	lsrs	r3, r3, #21
 80022c6:	280a      	cmp	r0, #10
 80022c8:	dc0f      	bgt.n	80022ea <__aeabi_ui2d+0x36>
 80022ca:	220b      	movs	r2, #11
 80022cc:	0021      	movs	r1, r4
 80022ce:	1a12      	subs	r2, r2, r0
 80022d0:	40d1      	lsrs	r1, r2
 80022d2:	3015      	adds	r0, #21
 80022d4:	030a      	lsls	r2, r1, #12
 80022d6:	4084      	lsls	r4, r0
 80022d8:	0b12      	lsrs	r2, r2, #12
 80022da:	e001      	b.n	80022e0 <__aeabi_ui2d+0x2c>
 80022dc:	2300      	movs	r3, #0
 80022de:	2200      	movs	r2, #0
 80022e0:	051b      	lsls	r3, r3, #20
 80022e2:	4313      	orrs	r3, r2
 80022e4:	0020      	movs	r0, r4
 80022e6:	0019      	movs	r1, r3
 80022e8:	bd10      	pop	{r4, pc}
 80022ea:	0022      	movs	r2, r4
 80022ec:	380b      	subs	r0, #11
 80022ee:	4082      	lsls	r2, r0
 80022f0:	0312      	lsls	r2, r2, #12
 80022f2:	2400      	movs	r4, #0
 80022f4:	0b12      	lsrs	r2, r2, #12
 80022f6:	e7f3      	b.n	80022e0 <__aeabi_ui2d+0x2c>
 80022f8:	0000041e 	.word	0x0000041e

080022fc <__aeabi_f2d>:
 80022fc:	b570      	push	{r4, r5, r6, lr}
 80022fe:	0242      	lsls	r2, r0, #9
 8002300:	0043      	lsls	r3, r0, #1
 8002302:	0fc4      	lsrs	r4, r0, #31
 8002304:	20fe      	movs	r0, #254	@ 0xfe
 8002306:	0e1b      	lsrs	r3, r3, #24
 8002308:	1c59      	adds	r1, r3, #1
 800230a:	0a55      	lsrs	r5, r2, #9
 800230c:	4208      	tst	r0, r1
 800230e:	d00c      	beq.n	800232a <__aeabi_f2d+0x2e>
 8002310:	21e0      	movs	r1, #224	@ 0xe0
 8002312:	0089      	lsls	r1, r1, #2
 8002314:	468c      	mov	ip, r1
 8002316:	076d      	lsls	r5, r5, #29
 8002318:	0b12      	lsrs	r2, r2, #12
 800231a:	4463      	add	r3, ip
 800231c:	051b      	lsls	r3, r3, #20
 800231e:	4313      	orrs	r3, r2
 8002320:	07e4      	lsls	r4, r4, #31
 8002322:	4323      	orrs	r3, r4
 8002324:	0028      	movs	r0, r5
 8002326:	0019      	movs	r1, r3
 8002328:	bd70      	pop	{r4, r5, r6, pc}
 800232a:	2b00      	cmp	r3, #0
 800232c:	d114      	bne.n	8002358 <__aeabi_f2d+0x5c>
 800232e:	2d00      	cmp	r5, #0
 8002330:	d01b      	beq.n	800236a <__aeabi_f2d+0x6e>
 8002332:	0028      	movs	r0, r5
 8002334:	f000 f8ae 	bl	8002494 <__clzsi2>
 8002338:	280a      	cmp	r0, #10
 800233a:	dc1c      	bgt.n	8002376 <__aeabi_f2d+0x7a>
 800233c:	230b      	movs	r3, #11
 800233e:	002a      	movs	r2, r5
 8002340:	1a1b      	subs	r3, r3, r0
 8002342:	40da      	lsrs	r2, r3
 8002344:	0003      	movs	r3, r0
 8002346:	3315      	adds	r3, #21
 8002348:	409d      	lsls	r5, r3
 800234a:	4b0e      	ldr	r3, [pc, #56]	@ (8002384 <__aeabi_f2d+0x88>)
 800234c:	0312      	lsls	r2, r2, #12
 800234e:	1a1b      	subs	r3, r3, r0
 8002350:	055b      	lsls	r3, r3, #21
 8002352:	0b12      	lsrs	r2, r2, #12
 8002354:	0d5b      	lsrs	r3, r3, #21
 8002356:	e7e1      	b.n	800231c <__aeabi_f2d+0x20>
 8002358:	2d00      	cmp	r5, #0
 800235a:	d009      	beq.n	8002370 <__aeabi_f2d+0x74>
 800235c:	0b13      	lsrs	r3, r2, #12
 800235e:	2280      	movs	r2, #128	@ 0x80
 8002360:	0312      	lsls	r2, r2, #12
 8002362:	431a      	orrs	r2, r3
 8002364:	076d      	lsls	r5, r5, #29
 8002366:	4b08      	ldr	r3, [pc, #32]	@ (8002388 <__aeabi_f2d+0x8c>)
 8002368:	e7d8      	b.n	800231c <__aeabi_f2d+0x20>
 800236a:	2300      	movs	r3, #0
 800236c:	2200      	movs	r2, #0
 800236e:	e7d5      	b.n	800231c <__aeabi_f2d+0x20>
 8002370:	2200      	movs	r2, #0
 8002372:	4b05      	ldr	r3, [pc, #20]	@ (8002388 <__aeabi_f2d+0x8c>)
 8002374:	e7d2      	b.n	800231c <__aeabi_f2d+0x20>
 8002376:	0003      	movs	r3, r0
 8002378:	002a      	movs	r2, r5
 800237a:	3b0b      	subs	r3, #11
 800237c:	409a      	lsls	r2, r3
 800237e:	2500      	movs	r5, #0
 8002380:	e7e3      	b.n	800234a <__aeabi_f2d+0x4e>
 8002382:	46c0      	nop			@ (mov r8, r8)
 8002384:	00000389 	.word	0x00000389
 8002388:	000007ff 	.word	0x000007ff

0800238c <__aeabi_d2f>:
 800238c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800238e:	004b      	lsls	r3, r1, #1
 8002390:	030f      	lsls	r7, r1, #12
 8002392:	0d5b      	lsrs	r3, r3, #21
 8002394:	4c3b      	ldr	r4, [pc, #236]	@ (8002484 <__aeabi_d2f+0xf8>)
 8002396:	0f45      	lsrs	r5, r0, #29
 8002398:	b083      	sub	sp, #12
 800239a:	0a7f      	lsrs	r7, r7, #9
 800239c:	1c5e      	adds	r6, r3, #1
 800239e:	432f      	orrs	r7, r5
 80023a0:	9000      	str	r0, [sp, #0]
 80023a2:	9101      	str	r1, [sp, #4]
 80023a4:	0fca      	lsrs	r2, r1, #31
 80023a6:	00c5      	lsls	r5, r0, #3
 80023a8:	4226      	tst	r6, r4
 80023aa:	d00b      	beq.n	80023c4 <__aeabi_d2f+0x38>
 80023ac:	4936      	ldr	r1, [pc, #216]	@ (8002488 <__aeabi_d2f+0xfc>)
 80023ae:	185c      	adds	r4, r3, r1
 80023b0:	2cfe      	cmp	r4, #254	@ 0xfe
 80023b2:	dd13      	ble.n	80023dc <__aeabi_d2f+0x50>
 80023b4:	20ff      	movs	r0, #255	@ 0xff
 80023b6:	2300      	movs	r3, #0
 80023b8:	05c0      	lsls	r0, r0, #23
 80023ba:	4318      	orrs	r0, r3
 80023bc:	07d2      	lsls	r2, r2, #31
 80023be:	4310      	orrs	r0, r2
 80023c0:	b003      	add	sp, #12
 80023c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d102      	bne.n	80023ce <__aeabi_d2f+0x42>
 80023c8:	2000      	movs	r0, #0
 80023ca:	2300      	movs	r3, #0
 80023cc:	e7f4      	b.n	80023b8 <__aeabi_d2f+0x2c>
 80023ce:	433d      	orrs	r5, r7
 80023d0:	d0f0      	beq.n	80023b4 <__aeabi_d2f+0x28>
 80023d2:	2380      	movs	r3, #128	@ 0x80
 80023d4:	03db      	lsls	r3, r3, #15
 80023d6:	20ff      	movs	r0, #255	@ 0xff
 80023d8:	433b      	orrs	r3, r7
 80023da:	e7ed      	b.n	80023b8 <__aeabi_d2f+0x2c>
 80023dc:	2c00      	cmp	r4, #0
 80023de:	dd14      	ble.n	800240a <__aeabi_d2f+0x7e>
 80023e0:	9b00      	ldr	r3, [sp, #0]
 80023e2:	00ff      	lsls	r7, r7, #3
 80023e4:	019b      	lsls	r3, r3, #6
 80023e6:	1e58      	subs	r0, r3, #1
 80023e8:	4183      	sbcs	r3, r0
 80023ea:	0f69      	lsrs	r1, r5, #29
 80023ec:	433b      	orrs	r3, r7
 80023ee:	430b      	orrs	r3, r1
 80023f0:	0759      	lsls	r1, r3, #29
 80023f2:	d041      	beq.n	8002478 <__aeabi_d2f+0xec>
 80023f4:	210f      	movs	r1, #15
 80023f6:	4019      	ands	r1, r3
 80023f8:	2904      	cmp	r1, #4
 80023fa:	d028      	beq.n	800244e <__aeabi_d2f+0xc2>
 80023fc:	3304      	adds	r3, #4
 80023fe:	0159      	lsls	r1, r3, #5
 8002400:	d525      	bpl.n	800244e <__aeabi_d2f+0xc2>
 8002402:	3401      	adds	r4, #1
 8002404:	2300      	movs	r3, #0
 8002406:	b2e0      	uxtb	r0, r4
 8002408:	e7d6      	b.n	80023b8 <__aeabi_d2f+0x2c>
 800240a:	0021      	movs	r1, r4
 800240c:	3117      	adds	r1, #23
 800240e:	dbdb      	blt.n	80023c8 <__aeabi_d2f+0x3c>
 8002410:	2180      	movs	r1, #128	@ 0x80
 8002412:	201e      	movs	r0, #30
 8002414:	0409      	lsls	r1, r1, #16
 8002416:	4339      	orrs	r1, r7
 8002418:	1b00      	subs	r0, r0, r4
 800241a:	281f      	cmp	r0, #31
 800241c:	dd1b      	ble.n	8002456 <__aeabi_d2f+0xca>
 800241e:	2602      	movs	r6, #2
 8002420:	4276      	negs	r6, r6
 8002422:	1b34      	subs	r4, r6, r4
 8002424:	000e      	movs	r6, r1
 8002426:	40e6      	lsrs	r6, r4
 8002428:	0034      	movs	r4, r6
 800242a:	2820      	cmp	r0, #32
 800242c:	d004      	beq.n	8002438 <__aeabi_d2f+0xac>
 800242e:	4817      	ldr	r0, [pc, #92]	@ (800248c <__aeabi_d2f+0x100>)
 8002430:	4684      	mov	ip, r0
 8002432:	4463      	add	r3, ip
 8002434:	4099      	lsls	r1, r3
 8002436:	430d      	orrs	r5, r1
 8002438:	002b      	movs	r3, r5
 800243a:	1e59      	subs	r1, r3, #1
 800243c:	418b      	sbcs	r3, r1
 800243e:	4323      	orrs	r3, r4
 8002440:	0759      	lsls	r1, r3, #29
 8002442:	d015      	beq.n	8002470 <__aeabi_d2f+0xe4>
 8002444:	210f      	movs	r1, #15
 8002446:	2400      	movs	r4, #0
 8002448:	4019      	ands	r1, r3
 800244a:	2904      	cmp	r1, #4
 800244c:	d117      	bne.n	800247e <__aeabi_d2f+0xf2>
 800244e:	019b      	lsls	r3, r3, #6
 8002450:	0a5b      	lsrs	r3, r3, #9
 8002452:	b2e0      	uxtb	r0, r4
 8002454:	e7b0      	b.n	80023b8 <__aeabi_d2f+0x2c>
 8002456:	4c0e      	ldr	r4, [pc, #56]	@ (8002490 <__aeabi_d2f+0x104>)
 8002458:	191c      	adds	r4, r3, r4
 800245a:	002b      	movs	r3, r5
 800245c:	40a5      	lsls	r5, r4
 800245e:	40c3      	lsrs	r3, r0
 8002460:	40a1      	lsls	r1, r4
 8002462:	1e68      	subs	r0, r5, #1
 8002464:	4185      	sbcs	r5, r0
 8002466:	4329      	orrs	r1, r5
 8002468:	430b      	orrs	r3, r1
 800246a:	2400      	movs	r4, #0
 800246c:	0759      	lsls	r1, r3, #29
 800246e:	d1c1      	bne.n	80023f4 <__aeabi_d2f+0x68>
 8002470:	019b      	lsls	r3, r3, #6
 8002472:	2000      	movs	r0, #0
 8002474:	0a5b      	lsrs	r3, r3, #9
 8002476:	e79f      	b.n	80023b8 <__aeabi_d2f+0x2c>
 8002478:	08db      	lsrs	r3, r3, #3
 800247a:	b2e0      	uxtb	r0, r4
 800247c:	e79c      	b.n	80023b8 <__aeabi_d2f+0x2c>
 800247e:	3304      	adds	r3, #4
 8002480:	e7e5      	b.n	800244e <__aeabi_d2f+0xc2>
 8002482:	46c0      	nop			@ (mov r8, r8)
 8002484:	000007fe 	.word	0x000007fe
 8002488:	fffffc80 	.word	0xfffffc80
 800248c:	fffffca2 	.word	0xfffffca2
 8002490:	fffffc82 	.word	0xfffffc82

08002494 <__clzsi2>:
 8002494:	211c      	movs	r1, #28
 8002496:	2301      	movs	r3, #1
 8002498:	041b      	lsls	r3, r3, #16
 800249a:	4298      	cmp	r0, r3
 800249c:	d301      	bcc.n	80024a2 <__clzsi2+0xe>
 800249e:	0c00      	lsrs	r0, r0, #16
 80024a0:	3910      	subs	r1, #16
 80024a2:	0a1b      	lsrs	r3, r3, #8
 80024a4:	4298      	cmp	r0, r3
 80024a6:	d301      	bcc.n	80024ac <__clzsi2+0x18>
 80024a8:	0a00      	lsrs	r0, r0, #8
 80024aa:	3908      	subs	r1, #8
 80024ac:	091b      	lsrs	r3, r3, #4
 80024ae:	4298      	cmp	r0, r3
 80024b0:	d301      	bcc.n	80024b6 <__clzsi2+0x22>
 80024b2:	0900      	lsrs	r0, r0, #4
 80024b4:	3904      	subs	r1, #4
 80024b6:	a202      	add	r2, pc, #8	@ (adr r2, 80024c0 <__clzsi2+0x2c>)
 80024b8:	5c10      	ldrb	r0, [r2, r0]
 80024ba:	1840      	adds	r0, r0, r1
 80024bc:	4770      	bx	lr
 80024be:	46c0      	nop			@ (mov r8, r8)
 80024c0:	02020304 	.word	0x02020304
 80024c4:	01010101 	.word	0x01010101
	...

080024d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024d0:	b590      	push	{r4, r7, lr}
 80024d2:	b0d1      	sub	sp, #324	@ 0x144
 80024d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	char uart_buf[300];
	int uart_buf_len;
	uint8_t spi_buf[2] = {0x00, 0x01};
 80024d6:	4b3e      	ldr	r3, [pc, #248]	@ (80025d0 <main+0x100>)
 80024d8:	22a0      	movs	r2, #160	@ 0xa0
 80024da:	0052      	lsls	r2, r2, #1
 80024dc:	189b      	adds	r3, r3, r2
 80024de:	19db      	adds	r3, r3, r7
 80024e0:	2280      	movs	r2, #128	@ 0x80
 80024e2:	0052      	lsls	r2, r2, #1
 80024e4:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024e6:	f000 fc11 	bl	8002d0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024ea:	f000 f87f 	bl	80025ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024ee:	f000 f9b1 	bl	8002854 <MX_GPIO_Init>
  MX_ADC_Init();
 80024f2:	f000 f8e3 	bl	80026bc <MX_ADC_Init>
  MX_USART1_UART_Init();
 80024f6:	f000 f97d 	bl	80027f4 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80024fa:	f000 f93b 	bl	8002774 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 80024fe:	2380      	movs	r3, #128	@ 0x80
 8002500:	021b      	lsls	r3, r3, #8
 8002502:	4834      	ldr	r0, [pc, #208]	@ (80025d4 <main+0x104>)
 8002504:	2201      	movs	r2, #1
 8002506:	0019      	movs	r1, r3
 8002508:	f001 f8fa 	bl	8003700 <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800250c:	2380      	movs	r3, #128	@ 0x80
 800250e:	021b      	lsls	r3, r3, #8
 8002510:	4830      	ldr	r0, [pc, #192]	@ (80025d4 <main+0x104>)
 8002512:	2200      	movs	r2, #0
 8002514:	0019      	movs	r1, r3
 8002516:	f001 f8f3 	bl	8003700 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (uint8_t *)spi_buf, 2, 100);
 800251a:	1d39      	adds	r1, r7, #4
 800251c:	482e      	ldr	r0, [pc, #184]	@ (80025d8 <main+0x108>)
 800251e:	2364      	movs	r3, #100	@ 0x64
 8002520:	2202      	movs	r2, #2
 8002522:	f001 feff 	bl	8004324 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8002526:	2380      	movs	r3, #128	@ 0x80
 8002528:	021b      	lsls	r3, r3, #8
 800252a:	482a      	ldr	r0, [pc, #168]	@ (80025d4 <main+0x104>)
 800252c:	2201      	movs	r2, #1
 800252e:	0019      	movs	r1, r3
 8002530:	f001 f8e6 	bl	8003700 <HAL_GPIO_WritePin>

	  raw = (spi_buf[0] << 8) | spi_buf[1];
 8002534:	4b26      	ldr	r3, [pc, #152]	@ (80025d0 <main+0x100>)
 8002536:	21a0      	movs	r1, #160	@ 0xa0
 8002538:	0049      	lsls	r1, r1, #1
 800253a:	185b      	adds	r3, r3, r1
 800253c:	19db      	adds	r3, r3, r7
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	021b      	lsls	r3, r3, #8
 8002542:	4a23      	ldr	r2, [pc, #140]	@ (80025d0 <main+0x100>)
 8002544:	1852      	adds	r2, r2, r1
 8002546:	19d2      	adds	r2, r2, r7
 8002548:	7852      	ldrb	r2, [r2, #1]
 800254a:	4313      	orrs	r3, r2
 800254c:	229e      	movs	r2, #158	@ 0x9e
 800254e:	0052      	lsls	r2, r2, #1
 8002550:	18b9      	adds	r1, r7, r2
 8002552:	600b      	str	r3, [r1, #0]
	  voltage = ((raw + 1) * 5.0) / 65536;
 8002554:	18bb      	adds	r3, r7, r2
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	3301      	adds	r3, #1
 800255a:	0018      	movs	r0, r3
 800255c:	f7ff feaa 	bl	80022b4 <__aeabi_ui2d>
 8002560:	2200      	movs	r2, #0
 8002562:	4b1e      	ldr	r3, [pc, #120]	@ (80025dc <main+0x10c>)
 8002564:	f7fe ffb6 	bl	80014d4 <__aeabi_dmul>
 8002568:	0002      	movs	r2, r0
 800256a:	000b      	movs	r3, r1
 800256c:	0010      	movs	r0, r2
 800256e:	0019      	movs	r1, r3
 8002570:	2200      	movs	r2, #0
 8002572:	4b1b      	ldr	r3, [pc, #108]	@ (80025e0 <main+0x110>)
 8002574:	f7fe fb6a 	bl	8000c4c <__aeabi_ddiv>
 8002578:	0002      	movs	r2, r0
 800257a:	000b      	movs	r3, r1
 800257c:	0010      	movs	r0, r2
 800257e:	0019      	movs	r1, r3
 8002580:	f7ff ff04 	bl	800238c <__aeabi_d2f>
 8002584:	1c03      	adds	r3, r0, #0
 8002586:	229c      	movs	r2, #156	@ 0x9c
 8002588:	0052      	lsls	r2, r2, #1
 800258a:	18b9      	adds	r1, r7, r2
 800258c:	600b      	str	r3, [r1, #0]

	  uart_buf_len = sprintf(uart_buf, "voltage: %.2f V\r\n", voltage);
 800258e:	18bb      	adds	r3, r7, r2
 8002590:	6818      	ldr	r0, [r3, #0]
 8002592:	f7ff feb3 	bl	80022fc <__aeabi_f2d>
 8002596:	0002      	movs	r2, r0
 8002598:	000b      	movs	r3, r1
 800259a:	4912      	ldr	r1, [pc, #72]	@ (80025e4 <main+0x114>)
 800259c:	2408      	movs	r4, #8
 800259e:	1938      	adds	r0, r7, r4
 80025a0:	f003 ff5a 	bl	8006458 <siprintf>
 80025a4:	0003      	movs	r3, r0
 80025a6:	229a      	movs	r2, #154	@ 0x9a
 80025a8:	0052      	lsls	r2, r2, #1
 80025aa:	18b9      	adds	r1, r7, r2
 80025ac:	600b      	str	r3, [r1, #0]
	  HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, uart_buf_len, HAL_MAX_DELAY);
 80025ae:	18bb      	adds	r3, r7, r2
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	2301      	movs	r3, #1
 80025b6:	425b      	negs	r3, r3
 80025b8:	1939      	adds	r1, r7, r4
 80025ba:	480b      	ldr	r0, [pc, #44]	@ (80025e8 <main+0x118>)
 80025bc:	f002 fc0e 	bl	8004ddc <HAL_UART_Transmit>

	  HAL_Delay(500);
 80025c0:	23fa      	movs	r3, #250	@ 0xfa
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	0018      	movs	r0, r3
 80025c6:	f000 fc05 	bl	8002dd4 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80025ca:	46c0      	nop			@ (mov r8, r8)
 80025cc:	e79e      	b.n	800250c <main+0x3c>
 80025ce:	46c0      	nop			@ (mov r8, r8)
 80025d0:	fffffec4 	.word	0xfffffec4
 80025d4:	48000800 	.word	0x48000800
 80025d8:	20000230 	.word	0x20000230
 80025dc:	40140000 	.word	0x40140000
 80025e0:	40f00000 	.word	0x40f00000
 80025e4:	08009ea8 	.word	0x08009ea8
 80025e8:	20000294 	.word	0x20000294

080025ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b097      	sub	sp, #92	@ 0x5c
 80025f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025f2:	2428      	movs	r4, #40	@ 0x28
 80025f4:	193b      	adds	r3, r7, r4
 80025f6:	0018      	movs	r0, r3
 80025f8:	2330      	movs	r3, #48	@ 0x30
 80025fa:	001a      	movs	r2, r3
 80025fc:	2100      	movs	r1, #0
 80025fe:	f003 ff97 	bl	8006530 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002602:	2318      	movs	r3, #24
 8002604:	18fb      	adds	r3, r7, r3
 8002606:	0018      	movs	r0, r3
 8002608:	2310      	movs	r3, #16
 800260a:	001a      	movs	r2, r3
 800260c:	2100      	movs	r1, #0
 800260e:	f003 ff8f 	bl	8006530 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002612:	1d3b      	adds	r3, r7, #4
 8002614:	0018      	movs	r0, r3
 8002616:	2314      	movs	r3, #20
 8002618:	001a      	movs	r2, r3
 800261a:	2100      	movs	r1, #0
 800261c:	f003 ff88 	bl	8006530 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8002620:	0021      	movs	r1, r4
 8002622:	187b      	adds	r3, r7, r1
 8002624:	2212      	movs	r2, #18
 8002626:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002628:	187b      	adds	r3, r7, r1
 800262a:	2201      	movs	r2, #1
 800262c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800262e:	187b      	adds	r3, r7, r1
 8002630:	2201      	movs	r2, #1
 8002632:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002634:	187b      	adds	r3, r7, r1
 8002636:	2210      	movs	r2, #16
 8002638:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800263a:	187b      	adds	r3, r7, r1
 800263c:	2210      	movs	r2, #16
 800263e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002640:	187b      	adds	r3, r7, r1
 8002642:	2202      	movs	r2, #2
 8002644:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002646:	187b      	adds	r3, r7, r1
 8002648:	2200      	movs	r2, #0
 800264a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800264c:	187b      	adds	r3, r7, r1
 800264e:	22a0      	movs	r2, #160	@ 0xa0
 8002650:	0392      	lsls	r2, r2, #14
 8002652:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002654:	187b      	adds	r3, r7, r1
 8002656:	2200      	movs	r2, #0
 8002658:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800265a:	187b      	adds	r3, r7, r1
 800265c:	0018      	movs	r0, r3
 800265e:	f001 f86d 	bl	800373c <HAL_RCC_OscConfig>
 8002662:	1e03      	subs	r3, r0, #0
 8002664:	d001      	beq.n	800266a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8002666:	f000 f93f 	bl	80028e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800266a:	2118      	movs	r1, #24
 800266c:	187b      	adds	r3, r7, r1
 800266e:	2207      	movs	r2, #7
 8002670:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002672:	187b      	adds	r3, r7, r1
 8002674:	2202      	movs	r2, #2
 8002676:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002678:	187b      	adds	r3, r7, r1
 800267a:	2200      	movs	r2, #0
 800267c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800267e:	187b      	adds	r3, r7, r1
 8002680:	2200      	movs	r2, #0
 8002682:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002684:	187b      	adds	r3, r7, r1
 8002686:	2101      	movs	r1, #1
 8002688:	0018      	movs	r0, r3
 800268a:	f001 fb71 	bl	8003d70 <HAL_RCC_ClockConfig>
 800268e:	1e03      	subs	r3, r0, #0
 8002690:	d001      	beq.n	8002696 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002692:	f000 f929 	bl	80028e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002696:	1d3b      	adds	r3, r7, #4
 8002698:	2201      	movs	r2, #1
 800269a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800269c:	1d3b      	adds	r3, r7, #4
 800269e:	2200      	movs	r2, #0
 80026a0:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026a2:	1d3b      	adds	r3, r7, #4
 80026a4:	0018      	movs	r0, r3
 80026a6:	f001 fca7 	bl	8003ff8 <HAL_RCCEx_PeriphCLKConfig>
 80026aa:	1e03      	subs	r3, r0, #0
 80026ac:	d001      	beq.n	80026b2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80026ae:	f000 f91b 	bl	80028e8 <Error_Handler>
  }
}
 80026b2:	46c0      	nop			@ (mov r8, r8)
 80026b4:	46bd      	mov	sp, r7
 80026b6:	b017      	add	sp, #92	@ 0x5c
 80026b8:	bd90      	pop	{r4, r7, pc}
	...

080026bc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80026c2:	1d3b      	adds	r3, r7, #4
 80026c4:	0018      	movs	r0, r3
 80026c6:	230c      	movs	r3, #12
 80026c8:	001a      	movs	r2, r3
 80026ca:	2100      	movs	r1, #0
 80026cc:	f003 ff30 	bl	8006530 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80026d0:	4b26      	ldr	r3, [pc, #152]	@ (800276c <MX_ADC_Init+0xb0>)
 80026d2:	4a27      	ldr	r2, [pc, #156]	@ (8002770 <MX_ADC_Init+0xb4>)
 80026d4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80026d6:	4b25      	ldr	r3, [pc, #148]	@ (800276c <MX_ADC_Init+0xb0>)
 80026d8:	2200      	movs	r2, #0
 80026da:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80026dc:	4b23      	ldr	r3, [pc, #140]	@ (800276c <MX_ADC_Init+0xb0>)
 80026de:	2200      	movs	r2, #0
 80026e0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80026e2:	4b22      	ldr	r3, [pc, #136]	@ (800276c <MX_ADC_Init+0xb0>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80026e8:	4b20      	ldr	r3, [pc, #128]	@ (800276c <MX_ADC_Init+0xb0>)
 80026ea:	2201      	movs	r2, #1
 80026ec:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80026ee:	4b1f      	ldr	r3, [pc, #124]	@ (800276c <MX_ADC_Init+0xb0>)
 80026f0:	2204      	movs	r2, #4
 80026f2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80026f4:	4b1d      	ldr	r3, [pc, #116]	@ (800276c <MX_ADC_Init+0xb0>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80026fa:	4b1c      	ldr	r3, [pc, #112]	@ (800276c <MX_ADC_Init+0xb0>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002700:	4b1a      	ldr	r3, [pc, #104]	@ (800276c <MX_ADC_Init+0xb0>)
 8002702:	2200      	movs	r2, #0
 8002704:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002706:	4b19      	ldr	r3, [pc, #100]	@ (800276c <MX_ADC_Init+0xb0>)
 8002708:	2200      	movs	r2, #0
 800270a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800270c:	4b17      	ldr	r3, [pc, #92]	@ (800276c <MX_ADC_Init+0xb0>)
 800270e:	22c2      	movs	r2, #194	@ 0xc2
 8002710:	32ff      	adds	r2, #255	@ 0xff
 8002712:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002714:	4b15      	ldr	r3, [pc, #84]	@ (800276c <MX_ADC_Init+0xb0>)
 8002716:	2200      	movs	r2, #0
 8002718:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800271a:	4b14      	ldr	r3, [pc, #80]	@ (800276c <MX_ADC_Init+0xb0>)
 800271c:	2224      	movs	r2, #36	@ 0x24
 800271e:	2100      	movs	r1, #0
 8002720:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002722:	4b12      	ldr	r3, [pc, #72]	@ (800276c <MX_ADC_Init+0xb0>)
 8002724:	2201      	movs	r2, #1
 8002726:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002728:	4b10      	ldr	r3, [pc, #64]	@ (800276c <MX_ADC_Init+0xb0>)
 800272a:	0018      	movs	r0, r3
 800272c:	f000 fb76 	bl	8002e1c <HAL_ADC_Init>
 8002730:	1e03      	subs	r3, r0, #0
 8002732:	d001      	beq.n	8002738 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002734:	f000 f8d8 	bl	80028e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002738:	1d3b      	adds	r3, r7, #4
 800273a:	2200      	movs	r2, #0
 800273c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800273e:	1d3b      	adds	r3, r7, #4
 8002740:	2280      	movs	r2, #128	@ 0x80
 8002742:	0152      	lsls	r2, r2, #5
 8002744:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002746:	1d3b      	adds	r3, r7, #4
 8002748:	2280      	movs	r2, #128	@ 0x80
 800274a:	0552      	lsls	r2, r2, #21
 800274c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800274e:	1d3a      	adds	r2, r7, #4
 8002750:	4b06      	ldr	r3, [pc, #24]	@ (800276c <MX_ADC_Init+0xb0>)
 8002752:	0011      	movs	r1, r2
 8002754:	0018      	movs	r0, r3
 8002756:	f000 fca1 	bl	800309c <HAL_ADC_ConfigChannel>
 800275a:	1e03      	subs	r3, r0, #0
 800275c:	d001      	beq.n	8002762 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800275e:	f000 f8c3 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002762:	46c0      	nop			@ (mov r8, r8)
 8002764:	46bd      	mov	sp, r7
 8002766:	b004      	add	sp, #16
 8002768:	bd80      	pop	{r7, pc}
 800276a:	46c0      	nop			@ (mov r8, r8)
 800276c:	200001f0 	.word	0x200001f0
 8002770:	40012400 	.word	0x40012400

08002774 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002778:	4b1c      	ldr	r3, [pc, #112]	@ (80027ec <MX_SPI1_Init+0x78>)
 800277a:	4a1d      	ldr	r2, [pc, #116]	@ (80027f0 <MX_SPI1_Init+0x7c>)
 800277c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800277e:	4b1b      	ldr	r3, [pc, #108]	@ (80027ec <MX_SPI1_Init+0x78>)
 8002780:	2282      	movs	r2, #130	@ 0x82
 8002782:	0052      	lsls	r2, r2, #1
 8002784:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002786:	4b19      	ldr	r3, [pc, #100]	@ (80027ec <MX_SPI1_Init+0x78>)
 8002788:	2280      	movs	r2, #128	@ 0x80
 800278a:	00d2      	lsls	r2, r2, #3
 800278c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800278e:	4b17      	ldr	r3, [pc, #92]	@ (80027ec <MX_SPI1_Init+0x78>)
 8002790:	22e0      	movs	r2, #224	@ 0xe0
 8002792:	00d2      	lsls	r2, r2, #3
 8002794:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002796:	4b15      	ldr	r3, [pc, #84]	@ (80027ec <MX_SPI1_Init+0x78>)
 8002798:	2200      	movs	r2, #0
 800279a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800279c:	4b13      	ldr	r3, [pc, #76]	@ (80027ec <MX_SPI1_Init+0x78>)
 800279e:	2200      	movs	r2, #0
 80027a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027a2:	4b12      	ldr	r3, [pc, #72]	@ (80027ec <MX_SPI1_Init+0x78>)
 80027a4:	2280      	movs	r2, #128	@ 0x80
 80027a6:	0092      	lsls	r2, r2, #2
 80027a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80027aa:	4b10      	ldr	r3, [pc, #64]	@ (80027ec <MX_SPI1_Init+0x78>)
 80027ac:	2220      	movs	r2, #32
 80027ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027b0:	4b0e      	ldr	r3, [pc, #56]	@ (80027ec <MX_SPI1_Init+0x78>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80027b6:	4b0d      	ldr	r3, [pc, #52]	@ (80027ec <MX_SPI1_Init+0x78>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027bc:	4b0b      	ldr	r3, [pc, #44]	@ (80027ec <MX_SPI1_Init+0x78>)
 80027be:	2200      	movs	r2, #0
 80027c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80027c2:	4b0a      	ldr	r3, [pc, #40]	@ (80027ec <MX_SPI1_Init+0x78>)
 80027c4:	2207      	movs	r2, #7
 80027c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80027c8:	4b08      	ldr	r3, [pc, #32]	@ (80027ec <MX_SPI1_Init+0x78>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80027ce:	4b07      	ldr	r3, [pc, #28]	@ (80027ec <MX_SPI1_Init+0x78>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80027d4:	4b05      	ldr	r3, [pc, #20]	@ (80027ec <MX_SPI1_Init+0x78>)
 80027d6:	0018      	movs	r0, r3
 80027d8:	f001 fcec 	bl	80041b4 <HAL_SPI_Init>
 80027dc:	1e03      	subs	r3, r0, #0
 80027de:	d001      	beq.n	80027e4 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 80027e0:	f000 f882 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80027e4:	46c0      	nop			@ (mov r8, r8)
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	46c0      	nop			@ (mov r8, r8)
 80027ec:	20000230 	.word	0x20000230
 80027f0:	40013000 	.word	0x40013000

080027f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80027f8:	4b14      	ldr	r3, [pc, #80]	@ (800284c <MX_USART1_UART_Init+0x58>)
 80027fa:	4a15      	ldr	r2, [pc, #84]	@ (8002850 <MX_USART1_UART_Init+0x5c>)
 80027fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80027fe:	4b13      	ldr	r3, [pc, #76]	@ (800284c <MX_USART1_UART_Init+0x58>)
 8002800:	22e1      	movs	r2, #225	@ 0xe1
 8002802:	0252      	lsls	r2, r2, #9
 8002804:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002806:	4b11      	ldr	r3, [pc, #68]	@ (800284c <MX_USART1_UART_Init+0x58>)
 8002808:	2200      	movs	r2, #0
 800280a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800280c:	4b0f      	ldr	r3, [pc, #60]	@ (800284c <MX_USART1_UART_Init+0x58>)
 800280e:	2200      	movs	r2, #0
 8002810:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002812:	4b0e      	ldr	r3, [pc, #56]	@ (800284c <MX_USART1_UART_Init+0x58>)
 8002814:	2200      	movs	r2, #0
 8002816:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002818:	4b0c      	ldr	r3, [pc, #48]	@ (800284c <MX_USART1_UART_Init+0x58>)
 800281a:	220c      	movs	r2, #12
 800281c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800281e:	4b0b      	ldr	r3, [pc, #44]	@ (800284c <MX_USART1_UART_Init+0x58>)
 8002820:	2200      	movs	r2, #0
 8002822:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002824:	4b09      	ldr	r3, [pc, #36]	@ (800284c <MX_USART1_UART_Init+0x58>)
 8002826:	2200      	movs	r2, #0
 8002828:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800282a:	4b08      	ldr	r3, [pc, #32]	@ (800284c <MX_USART1_UART_Init+0x58>)
 800282c:	2200      	movs	r2, #0
 800282e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002830:	4b06      	ldr	r3, [pc, #24]	@ (800284c <MX_USART1_UART_Init+0x58>)
 8002832:	2200      	movs	r2, #0
 8002834:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002836:	4b05      	ldr	r3, [pc, #20]	@ (800284c <MX_USART1_UART_Init+0x58>)
 8002838:	0018      	movs	r0, r3
 800283a:	f002 fa7b 	bl	8004d34 <HAL_UART_Init>
 800283e:	1e03      	subs	r3, r0, #0
 8002840:	d001      	beq.n	8002846 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002842:	f000 f851 	bl	80028e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002846:	46c0      	nop			@ (mov r8, r8)
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	20000294 	.word	0x20000294
 8002850:	40013800 	.word	0x40013800

08002854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002854:	b590      	push	{r4, r7, lr}
 8002856:	b089      	sub	sp, #36	@ 0x24
 8002858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800285a:	240c      	movs	r4, #12
 800285c:	193b      	adds	r3, r7, r4
 800285e:	0018      	movs	r0, r3
 8002860:	2314      	movs	r3, #20
 8002862:	001a      	movs	r2, r3
 8002864:	2100      	movs	r1, #0
 8002866:	f003 fe63 	bl	8006530 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800286a:	4b1d      	ldr	r3, [pc, #116]	@ (80028e0 <MX_GPIO_Init+0x8c>)
 800286c:	695a      	ldr	r2, [r3, #20]
 800286e:	4b1c      	ldr	r3, [pc, #112]	@ (80028e0 <MX_GPIO_Init+0x8c>)
 8002870:	2180      	movs	r1, #128	@ 0x80
 8002872:	0309      	lsls	r1, r1, #12
 8002874:	430a      	orrs	r2, r1
 8002876:	615a      	str	r2, [r3, #20]
 8002878:	4b19      	ldr	r3, [pc, #100]	@ (80028e0 <MX_GPIO_Init+0x8c>)
 800287a:	695a      	ldr	r2, [r3, #20]
 800287c:	2380      	movs	r3, #128	@ 0x80
 800287e:	031b      	lsls	r3, r3, #12
 8002880:	4013      	ands	r3, r2
 8002882:	60bb      	str	r3, [r7, #8]
 8002884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002886:	4b16      	ldr	r3, [pc, #88]	@ (80028e0 <MX_GPIO_Init+0x8c>)
 8002888:	695a      	ldr	r2, [r3, #20]
 800288a:	4b15      	ldr	r3, [pc, #84]	@ (80028e0 <MX_GPIO_Init+0x8c>)
 800288c:	2180      	movs	r1, #128	@ 0x80
 800288e:	0289      	lsls	r1, r1, #10
 8002890:	430a      	orrs	r2, r1
 8002892:	615a      	str	r2, [r3, #20]
 8002894:	4b12      	ldr	r3, [pc, #72]	@ (80028e0 <MX_GPIO_Init+0x8c>)
 8002896:	695a      	ldr	r2, [r3, #20]
 8002898:	2380      	movs	r3, #128	@ 0x80
 800289a:	029b      	lsls	r3, r3, #10
 800289c:	4013      	ands	r3, r2
 800289e:	607b      	str	r3, [r7, #4]
 80028a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15|LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80028a2:	2383      	movs	r3, #131	@ 0x83
 80028a4:	021b      	lsls	r3, r3, #8
 80028a6:	480f      	ldr	r0, [pc, #60]	@ (80028e4 <MX_GPIO_Init+0x90>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	0019      	movs	r1, r3
 80028ac:	f000 ff28 	bl	8003700 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC15 LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_15|LD4_Pin|LD3_Pin;
 80028b0:	193b      	adds	r3, r7, r4
 80028b2:	2283      	movs	r2, #131	@ 0x83
 80028b4:	0212      	lsls	r2, r2, #8
 80028b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028b8:	193b      	adds	r3, r7, r4
 80028ba:	2201      	movs	r2, #1
 80028bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	193b      	adds	r3, r7, r4
 80028c0:	2200      	movs	r2, #0
 80028c2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c4:	193b      	adds	r3, r7, r4
 80028c6:	2200      	movs	r2, #0
 80028c8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028ca:	193b      	adds	r3, r7, r4
 80028cc:	4a05      	ldr	r2, [pc, #20]	@ (80028e4 <MX_GPIO_Init+0x90>)
 80028ce:	0019      	movs	r1, r3
 80028d0:	0010      	movs	r0, r2
 80028d2:	f000 fda5 	bl	8003420 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028d6:	46c0      	nop			@ (mov r8, r8)
 80028d8:	46bd      	mov	sp, r7
 80028da:	b009      	add	sp, #36	@ 0x24
 80028dc:	bd90      	pop	{r4, r7, pc}
 80028de:	46c0      	nop			@ (mov r8, r8)
 80028e0:	40021000 	.word	0x40021000
 80028e4:	48000800 	.word	0x48000800

080028e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028ec:	b672      	cpsid	i
}
 80028ee:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028f0:	46c0      	nop			@ (mov r8, r8)
 80028f2:	e7fd      	b.n	80028f0 <Error_Handler+0x8>

080028f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002938 <HAL_MspInit+0x44>)
 80028fc:	699a      	ldr	r2, [r3, #24]
 80028fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002938 <HAL_MspInit+0x44>)
 8002900:	2101      	movs	r1, #1
 8002902:	430a      	orrs	r2, r1
 8002904:	619a      	str	r2, [r3, #24]
 8002906:	4b0c      	ldr	r3, [pc, #48]	@ (8002938 <HAL_MspInit+0x44>)
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	2201      	movs	r2, #1
 800290c:	4013      	ands	r3, r2
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002912:	4b09      	ldr	r3, [pc, #36]	@ (8002938 <HAL_MspInit+0x44>)
 8002914:	69da      	ldr	r2, [r3, #28]
 8002916:	4b08      	ldr	r3, [pc, #32]	@ (8002938 <HAL_MspInit+0x44>)
 8002918:	2180      	movs	r1, #128	@ 0x80
 800291a:	0549      	lsls	r1, r1, #21
 800291c:	430a      	orrs	r2, r1
 800291e:	61da      	str	r2, [r3, #28]
 8002920:	4b05      	ldr	r3, [pc, #20]	@ (8002938 <HAL_MspInit+0x44>)
 8002922:	69da      	ldr	r2, [r3, #28]
 8002924:	2380      	movs	r3, #128	@ 0x80
 8002926:	055b      	lsls	r3, r3, #21
 8002928:	4013      	ands	r3, r2
 800292a:	603b      	str	r3, [r7, #0]
 800292c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800292e:	46c0      	nop			@ (mov r8, r8)
 8002930:	46bd      	mov	sp, r7
 8002932:	b002      	add	sp, #8
 8002934:	bd80      	pop	{r7, pc}
 8002936:	46c0      	nop			@ (mov r8, r8)
 8002938:	40021000 	.word	0x40021000

0800293c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800293c:	b590      	push	{r4, r7, lr}
 800293e:	b08b      	sub	sp, #44	@ 0x2c
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002944:	2414      	movs	r4, #20
 8002946:	193b      	adds	r3, r7, r4
 8002948:	0018      	movs	r0, r3
 800294a:	2314      	movs	r3, #20
 800294c:	001a      	movs	r2, r3
 800294e:	2100      	movs	r1, #0
 8002950:	f003 fdee 	bl	8006530 <memset>
  if(hadc->Instance==ADC1)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a19      	ldr	r2, [pc, #100]	@ (80029c0 <HAL_ADC_MspInit+0x84>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d12b      	bne.n	80029b6 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800295e:	4b19      	ldr	r3, [pc, #100]	@ (80029c4 <HAL_ADC_MspInit+0x88>)
 8002960:	699a      	ldr	r2, [r3, #24]
 8002962:	4b18      	ldr	r3, [pc, #96]	@ (80029c4 <HAL_ADC_MspInit+0x88>)
 8002964:	2180      	movs	r1, #128	@ 0x80
 8002966:	0089      	lsls	r1, r1, #2
 8002968:	430a      	orrs	r2, r1
 800296a:	619a      	str	r2, [r3, #24]
 800296c:	4b15      	ldr	r3, [pc, #84]	@ (80029c4 <HAL_ADC_MspInit+0x88>)
 800296e:	699a      	ldr	r2, [r3, #24]
 8002970:	2380      	movs	r3, #128	@ 0x80
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4013      	ands	r3, r2
 8002976:	613b      	str	r3, [r7, #16]
 8002978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800297a:	4b12      	ldr	r3, [pc, #72]	@ (80029c4 <HAL_ADC_MspInit+0x88>)
 800297c:	695a      	ldr	r2, [r3, #20]
 800297e:	4b11      	ldr	r3, [pc, #68]	@ (80029c4 <HAL_ADC_MspInit+0x88>)
 8002980:	2180      	movs	r1, #128	@ 0x80
 8002982:	0289      	lsls	r1, r1, #10
 8002984:	430a      	orrs	r2, r1
 8002986:	615a      	str	r2, [r3, #20]
 8002988:	4b0e      	ldr	r3, [pc, #56]	@ (80029c4 <HAL_ADC_MspInit+0x88>)
 800298a:	695a      	ldr	r2, [r3, #20]
 800298c:	2380      	movs	r3, #128	@ 0x80
 800298e:	029b      	lsls	r3, r3, #10
 8002990:	4013      	ands	r3, r2
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002996:	193b      	adds	r3, r7, r4
 8002998:	2201      	movs	r2, #1
 800299a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800299c:	193b      	adds	r3, r7, r4
 800299e:	2203      	movs	r2, #3
 80029a0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a2:	193b      	adds	r3, r7, r4
 80029a4:	2200      	movs	r2, #0
 80029a6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a8:	193a      	adds	r2, r7, r4
 80029aa:	2390      	movs	r3, #144	@ 0x90
 80029ac:	05db      	lsls	r3, r3, #23
 80029ae:	0011      	movs	r1, r2
 80029b0:	0018      	movs	r0, r3
 80029b2:	f000 fd35 	bl	8003420 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80029b6:	46c0      	nop			@ (mov r8, r8)
 80029b8:	46bd      	mov	sp, r7
 80029ba:	b00b      	add	sp, #44	@ 0x2c
 80029bc:	bd90      	pop	{r4, r7, pc}
 80029be:	46c0      	nop			@ (mov r8, r8)
 80029c0:	40012400 	.word	0x40012400
 80029c4:	40021000 	.word	0x40021000

080029c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029c8:	b590      	push	{r4, r7, lr}
 80029ca:	b08b      	sub	sp, #44	@ 0x2c
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d0:	2414      	movs	r4, #20
 80029d2:	193b      	adds	r3, r7, r4
 80029d4:	0018      	movs	r0, r3
 80029d6:	2314      	movs	r3, #20
 80029d8:	001a      	movs	r2, r3
 80029da:	2100      	movs	r1, #0
 80029dc:	f003 fda8 	bl	8006530 <memset>
  if(hspi->Instance==SPI1)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a1c      	ldr	r2, [pc, #112]	@ (8002a58 <HAL_SPI_MspInit+0x90>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d132      	bne.n	8002a50 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029ea:	4b1c      	ldr	r3, [pc, #112]	@ (8002a5c <HAL_SPI_MspInit+0x94>)
 80029ec:	699a      	ldr	r2, [r3, #24]
 80029ee:	4b1b      	ldr	r3, [pc, #108]	@ (8002a5c <HAL_SPI_MspInit+0x94>)
 80029f0:	2180      	movs	r1, #128	@ 0x80
 80029f2:	0149      	lsls	r1, r1, #5
 80029f4:	430a      	orrs	r2, r1
 80029f6:	619a      	str	r2, [r3, #24]
 80029f8:	4b18      	ldr	r3, [pc, #96]	@ (8002a5c <HAL_SPI_MspInit+0x94>)
 80029fa:	699a      	ldr	r2, [r3, #24]
 80029fc:	2380      	movs	r3, #128	@ 0x80
 80029fe:	015b      	lsls	r3, r3, #5
 8002a00:	4013      	ands	r3, r2
 8002a02:	613b      	str	r3, [r7, #16]
 8002a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a06:	4b15      	ldr	r3, [pc, #84]	@ (8002a5c <HAL_SPI_MspInit+0x94>)
 8002a08:	695a      	ldr	r2, [r3, #20]
 8002a0a:	4b14      	ldr	r3, [pc, #80]	@ (8002a5c <HAL_SPI_MspInit+0x94>)
 8002a0c:	2180      	movs	r1, #128	@ 0x80
 8002a0e:	0289      	lsls	r1, r1, #10
 8002a10:	430a      	orrs	r2, r1
 8002a12:	615a      	str	r2, [r3, #20]
 8002a14:	4b11      	ldr	r3, [pc, #68]	@ (8002a5c <HAL_SPI_MspInit+0x94>)
 8002a16:	695a      	ldr	r2, [r3, #20]
 8002a18:	2380      	movs	r3, #128	@ 0x80
 8002a1a:	029b      	lsls	r3, r3, #10
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002a22:	0021      	movs	r1, r4
 8002a24:	187b      	adds	r3, r7, r1
 8002a26:	2260      	movs	r2, #96	@ 0x60
 8002a28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2a:	187b      	adds	r3, r7, r1
 8002a2c:	2202      	movs	r2, #2
 8002a2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a30:	187b      	adds	r3, r7, r1
 8002a32:	2200      	movs	r2, #0
 8002a34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a36:	187b      	adds	r3, r7, r1
 8002a38:	2203      	movs	r2, #3
 8002a3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002a3c:	187b      	adds	r3, r7, r1
 8002a3e:	2200      	movs	r2, #0
 8002a40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a42:	187a      	adds	r2, r7, r1
 8002a44:	2390      	movs	r3, #144	@ 0x90
 8002a46:	05db      	lsls	r3, r3, #23
 8002a48:	0011      	movs	r1, r2
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f000 fce8 	bl	8003420 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002a50:	46c0      	nop			@ (mov r8, r8)
 8002a52:	46bd      	mov	sp, r7
 8002a54:	b00b      	add	sp, #44	@ 0x2c
 8002a56:	bd90      	pop	{r4, r7, pc}
 8002a58:	40013000 	.word	0x40013000
 8002a5c:	40021000 	.word	0x40021000

08002a60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a60:	b590      	push	{r4, r7, lr}
 8002a62:	b08b      	sub	sp, #44	@ 0x2c
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a68:	2414      	movs	r4, #20
 8002a6a:	193b      	adds	r3, r7, r4
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	2314      	movs	r3, #20
 8002a70:	001a      	movs	r2, r3
 8002a72:	2100      	movs	r1, #0
 8002a74:	f003 fd5c 	bl	8006530 <memset>
  if(huart->Instance==USART1)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8002af4 <HAL_UART_MspInit+0x94>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d133      	bne.n	8002aea <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a82:	4b1d      	ldr	r3, [pc, #116]	@ (8002af8 <HAL_UART_MspInit+0x98>)
 8002a84:	699a      	ldr	r2, [r3, #24]
 8002a86:	4b1c      	ldr	r3, [pc, #112]	@ (8002af8 <HAL_UART_MspInit+0x98>)
 8002a88:	2180      	movs	r1, #128	@ 0x80
 8002a8a:	01c9      	lsls	r1, r1, #7
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	619a      	str	r2, [r3, #24]
 8002a90:	4b19      	ldr	r3, [pc, #100]	@ (8002af8 <HAL_UART_MspInit+0x98>)
 8002a92:	699a      	ldr	r2, [r3, #24]
 8002a94:	2380      	movs	r3, #128	@ 0x80
 8002a96:	01db      	lsls	r3, r3, #7
 8002a98:	4013      	ands	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
 8002a9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a9e:	4b16      	ldr	r3, [pc, #88]	@ (8002af8 <HAL_UART_MspInit+0x98>)
 8002aa0:	695a      	ldr	r2, [r3, #20]
 8002aa2:	4b15      	ldr	r3, [pc, #84]	@ (8002af8 <HAL_UART_MspInit+0x98>)
 8002aa4:	2180      	movs	r1, #128	@ 0x80
 8002aa6:	0289      	lsls	r1, r1, #10
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	615a      	str	r2, [r3, #20]
 8002aac:	4b12      	ldr	r3, [pc, #72]	@ (8002af8 <HAL_UART_MspInit+0x98>)
 8002aae:	695a      	ldr	r2, [r3, #20]
 8002ab0:	2380      	movs	r3, #128	@ 0x80
 8002ab2:	029b      	lsls	r3, r3, #10
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002aba:	193b      	adds	r3, r7, r4
 8002abc:	22c0      	movs	r2, #192	@ 0xc0
 8002abe:	00d2      	lsls	r2, r2, #3
 8002ac0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac2:	0021      	movs	r1, r4
 8002ac4:	187b      	adds	r3, r7, r1
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aca:	187b      	adds	r3, r7, r1
 8002acc:	2200      	movs	r2, #0
 8002ace:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ad0:	187b      	adds	r3, r7, r1
 8002ad2:	2203      	movs	r2, #3
 8002ad4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002ad6:	187b      	adds	r3, r7, r1
 8002ad8:	2201      	movs	r2, #1
 8002ada:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002adc:	187a      	adds	r2, r7, r1
 8002ade:	2390      	movs	r3, #144	@ 0x90
 8002ae0:	05db      	lsls	r3, r3, #23
 8002ae2:	0011      	movs	r1, r2
 8002ae4:	0018      	movs	r0, r3
 8002ae6:	f000 fc9b 	bl	8003420 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002aea:	46c0      	nop			@ (mov r8, r8)
 8002aec:	46bd      	mov	sp, r7
 8002aee:	b00b      	add	sp, #44	@ 0x2c
 8002af0:	bd90      	pop	{r4, r7, pc}
 8002af2:	46c0      	nop			@ (mov r8, r8)
 8002af4:	40013800 	.word	0x40013800
 8002af8:	40021000 	.word	0x40021000

08002afc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b00:	46c0      	nop			@ (mov r8, r8)
 8002b02:	e7fd      	b.n	8002b00 <NMI_Handler+0x4>

08002b04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b08:	46c0      	nop			@ (mov r8, r8)
 8002b0a:	e7fd      	b.n	8002b08 <HardFault_Handler+0x4>

08002b0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002b10:	46c0      	nop			@ (mov r8, r8)
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b1a:	46c0      	nop			@ (mov r8, r8)
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b24:	f000 f93a 	bl	8002d9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b28:	46c0      	nop			@ (mov r8, r8)
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	af00      	add	r7, sp, #0
  return 1;
 8002b32:	2301      	movs	r3, #1
}
 8002b34:	0018      	movs	r0, r3
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <_kill>:

int _kill(int pid, int sig)
{
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b082      	sub	sp, #8
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
 8002b42:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b44:	f003 fd4e 	bl	80065e4 <__errno>
 8002b48:	0003      	movs	r3, r0
 8002b4a:	2216      	movs	r2, #22
 8002b4c:	601a      	str	r2, [r3, #0]
  return -1;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	425b      	negs	r3, r3
}
 8002b52:	0018      	movs	r0, r3
 8002b54:	46bd      	mov	sp, r7
 8002b56:	b002      	add	sp, #8
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <_exit>:

void _exit (int status)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b082      	sub	sp, #8
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b62:	2301      	movs	r3, #1
 8002b64:	425a      	negs	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	0011      	movs	r1, r2
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	f7ff ffe5 	bl	8002b3a <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b70:	46c0      	nop			@ (mov r8, r8)
 8002b72:	e7fd      	b.n	8002b70 <_exit+0x16>

08002b74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b086      	sub	sp, #24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b80:	2300      	movs	r3, #0
 8002b82:	617b      	str	r3, [r7, #20]
 8002b84:	e00a      	b.n	8002b9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b86:	e000      	b.n	8002b8a <_read+0x16>
 8002b88:	bf00      	nop
 8002b8a:	0001      	movs	r1, r0
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	1c5a      	adds	r2, r3, #1
 8002b90:	60ba      	str	r2, [r7, #8]
 8002b92:	b2ca      	uxtb	r2, r1
 8002b94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	617b      	str	r3, [r7, #20]
 8002b9c:	697a      	ldr	r2, [r7, #20]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	dbf0      	blt.n	8002b86 <_read+0x12>
  }

  return len;
 8002ba4:	687b      	ldr	r3, [r7, #4]
}
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	b006      	add	sp, #24
 8002bac:	bd80      	pop	{r7, pc}

08002bae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b086      	sub	sp, #24
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	60f8      	str	r0, [r7, #12]
 8002bb6:	60b9      	str	r1, [r7, #8]
 8002bb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bba:	2300      	movs	r3, #0
 8002bbc:	617b      	str	r3, [r7, #20]
 8002bbe:	e009      	b.n	8002bd4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	1c5a      	adds	r2, r3, #1
 8002bc4:	60ba      	str	r2, [r7, #8]
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	0018      	movs	r0, r3
 8002bca:	e000      	b.n	8002bce <_write+0x20>
 8002bcc:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	617b      	str	r3, [r7, #20]
 8002bd4:	697a      	ldr	r2, [r7, #20]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	dbf1      	blt.n	8002bc0 <_write+0x12>
  }
  return len;
 8002bdc:	687b      	ldr	r3, [r7, #4]
}
 8002bde:	0018      	movs	r0, r3
 8002be0:	46bd      	mov	sp, r7
 8002be2:	b006      	add	sp, #24
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <_close>:

int _close(int file)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	425b      	negs	r3, r3
}
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	b002      	add	sp, #8
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b082      	sub	sp, #8
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
 8002c02:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	2280      	movs	r2, #128	@ 0x80
 8002c08:	0192      	lsls	r2, r2, #6
 8002c0a:	605a      	str	r2, [r3, #4]
  return 0;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	0018      	movs	r0, r3
 8002c10:	46bd      	mov	sp, r7
 8002c12:	b002      	add	sp, #8
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <_isatty>:

int _isatty(int file)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b082      	sub	sp, #8
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c1e:	2301      	movs	r3, #1
}
 8002c20:	0018      	movs	r0, r3
 8002c22:	46bd      	mov	sp, r7
 8002c24:	b002      	add	sp, #8
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	0018      	movs	r0, r3
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	b004      	add	sp, #16
 8002c3c:	bd80      	pop	{r7, pc}
	...

08002c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c48:	4a14      	ldr	r2, [pc, #80]	@ (8002c9c <_sbrk+0x5c>)
 8002c4a:	4b15      	ldr	r3, [pc, #84]	@ (8002ca0 <_sbrk+0x60>)
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c54:	4b13      	ldr	r3, [pc, #76]	@ (8002ca4 <_sbrk+0x64>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d102      	bne.n	8002c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ca4 <_sbrk+0x64>)
 8002c5e:	4a12      	ldr	r2, [pc, #72]	@ (8002ca8 <_sbrk+0x68>)
 8002c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c62:	4b10      	ldr	r3, [pc, #64]	@ (8002ca4 <_sbrk+0x64>)
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	18d3      	adds	r3, r2, r3
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d207      	bcs.n	8002c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c70:	f003 fcb8 	bl	80065e4 <__errno>
 8002c74:	0003      	movs	r3, r0
 8002c76:	220c      	movs	r2, #12
 8002c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	425b      	negs	r3, r3
 8002c7e:	e009      	b.n	8002c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c80:	4b08      	ldr	r3, [pc, #32]	@ (8002ca4 <_sbrk+0x64>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c86:	4b07      	ldr	r3, [pc, #28]	@ (8002ca4 <_sbrk+0x64>)
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	18d2      	adds	r2, r2, r3
 8002c8e:	4b05      	ldr	r3, [pc, #20]	@ (8002ca4 <_sbrk+0x64>)
 8002c90:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002c92:	68fb      	ldr	r3, [r7, #12]
}
 8002c94:	0018      	movs	r0, r3
 8002c96:	46bd      	mov	sp, r7
 8002c98:	b006      	add	sp, #24
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	20002000 	.word	0x20002000
 8002ca0:	00000400 	.word	0x00000400
 8002ca4:	2000031c 	.word	0x2000031c
 8002ca8:	20000470 	.word	0x20000470

08002cac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002cb0:	46c0      	nop			@ (mov r8, r8)
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002cb8:	480d      	ldr	r0, [pc, #52]	@ (8002cf0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002cba:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8002cbc:	f7ff fff6 	bl	8002cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cc0:	480c      	ldr	r0, [pc, #48]	@ (8002cf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002cc2:	490d      	ldr	r1, [pc, #52]	@ (8002cf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8002cfc <LoopForever+0xe>)
  movs r3, #0
 8002cc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cc8:	e002      	b.n	8002cd0 <LoopCopyDataInit>

08002cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cce:	3304      	adds	r3, #4

08002cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cd4:	d3f9      	bcc.n	8002cca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002d00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002cd8:	4c0a      	ldr	r4, [pc, #40]	@ (8002d04 <LoopForever+0x16>)
  movs r3, #0
 8002cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cdc:	e001      	b.n	8002ce2 <LoopFillZerobss>

08002cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ce0:	3204      	adds	r2, #4

08002ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ce4:	d3fb      	bcc.n	8002cde <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002ce6:	f003 fc83 	bl	80065f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002cea:	f7ff fbf1 	bl	80024d0 <main>

08002cee <LoopForever>:

LoopForever:
    b LoopForever
 8002cee:	e7fe      	b.n	8002cee <LoopForever>
  ldr   r0, =_estack
 8002cf0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cf8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002cfc:	0800a368 	.word	0x0800a368
  ldr r2, =_sbss
 8002d00:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002d04:	20000470 	.word	0x20000470

08002d08 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d08:	e7fe      	b.n	8002d08 <ADC1_COMP_IRQHandler>
	...

08002d0c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d10:	4b07      	ldr	r3, [pc, #28]	@ (8002d30 <HAL_Init+0x24>)
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	4b06      	ldr	r3, [pc, #24]	@ (8002d30 <HAL_Init+0x24>)
 8002d16:	2110      	movs	r1, #16
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	f000 f809 	bl	8002d34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d22:	f7ff fde7 	bl	80028f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	0018      	movs	r0, r3
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	46c0      	nop			@ (mov r8, r8)
 8002d30:	40022000 	.word	0x40022000

08002d34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d34:	b590      	push	{r4, r7, lr}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d3c:	4b14      	ldr	r3, [pc, #80]	@ (8002d90 <HAL_InitTick+0x5c>)
 8002d3e:	681c      	ldr	r4, [r3, #0]
 8002d40:	4b14      	ldr	r3, [pc, #80]	@ (8002d94 <HAL_InitTick+0x60>)
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	0019      	movs	r1, r3
 8002d46:	23fa      	movs	r3, #250	@ 0xfa
 8002d48:	0098      	lsls	r0, r3, #2
 8002d4a:	f7fd f9f9 	bl	8000140 <__udivsi3>
 8002d4e:	0003      	movs	r3, r0
 8002d50:	0019      	movs	r1, r3
 8002d52:	0020      	movs	r0, r4
 8002d54:	f7fd f9f4 	bl	8000140 <__udivsi3>
 8002d58:	0003      	movs	r3, r0
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	f000 fb53 	bl	8003406 <HAL_SYSTICK_Config>
 8002d60:	1e03      	subs	r3, r0, #0
 8002d62:	d001      	beq.n	8002d68 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e00f      	b.n	8002d88 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2b03      	cmp	r3, #3
 8002d6c:	d80b      	bhi.n	8002d86 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	2301      	movs	r3, #1
 8002d72:	425b      	negs	r3, r3
 8002d74:	2200      	movs	r2, #0
 8002d76:	0018      	movs	r0, r3
 8002d78:	f000 fb30 	bl	80033dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	@ (8002d98 <HAL_InitTick+0x64>)
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002d82:	2300      	movs	r3, #0
 8002d84:	e000      	b.n	8002d88 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
}
 8002d88:	0018      	movs	r0, r3
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	b003      	add	sp, #12
 8002d8e:	bd90      	pop	{r4, r7, pc}
 8002d90:	20000000 	.word	0x20000000
 8002d94:	20000008 	.word	0x20000008
 8002d98:	20000004 	.word	0x20000004

08002d9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002da0:	4b05      	ldr	r3, [pc, #20]	@ (8002db8 <HAL_IncTick+0x1c>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	001a      	movs	r2, r3
 8002da6:	4b05      	ldr	r3, [pc, #20]	@ (8002dbc <HAL_IncTick+0x20>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	18d2      	adds	r2, r2, r3
 8002dac:	4b03      	ldr	r3, [pc, #12]	@ (8002dbc <HAL_IncTick+0x20>)
 8002dae:	601a      	str	r2, [r3, #0]
}
 8002db0:	46c0      	nop			@ (mov r8, r8)
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	46c0      	nop			@ (mov r8, r8)
 8002db8:	20000008 	.word	0x20000008
 8002dbc:	20000320 	.word	0x20000320

08002dc0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  return uwTick;
 8002dc4:	4b02      	ldr	r3, [pc, #8]	@ (8002dd0 <HAL_GetTick+0x10>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
}
 8002dc8:	0018      	movs	r0, r3
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	46c0      	nop			@ (mov r8, r8)
 8002dd0:	20000320 	.word	0x20000320

08002dd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ddc:	f7ff fff0 	bl	8002dc0 <HAL_GetTick>
 8002de0:	0003      	movs	r3, r0
 8002de2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	3301      	adds	r3, #1
 8002dec:	d005      	beq.n	8002dfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dee:	4b0a      	ldr	r3, [pc, #40]	@ (8002e18 <HAL_Delay+0x44>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	001a      	movs	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	189b      	adds	r3, r3, r2
 8002df8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002dfa:	46c0      	nop			@ (mov r8, r8)
 8002dfc:	f7ff ffe0 	bl	8002dc0 <HAL_GetTick>
 8002e00:	0002      	movs	r2, r0
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d8f7      	bhi.n	8002dfc <HAL_Delay+0x28>
  {
  }
}
 8002e0c:	46c0      	nop			@ (mov r8, r8)
 8002e0e:	46c0      	nop			@ (mov r8, r8)
 8002e10:	46bd      	mov	sp, r7
 8002e12:	b004      	add	sp, #16
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	46c0      	nop			@ (mov r8, r8)
 8002e18:	20000008 	.word	0x20000008

08002e1c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e24:	230f      	movs	r3, #15
 8002e26:	18fb      	adds	r3, r7, r3
 8002e28:	2200      	movs	r2, #0
 8002e2a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d101      	bne.n	8002e3a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e125      	b.n	8003086 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10a      	bne.n	8002e58 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2234      	movs	r2, #52	@ 0x34
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	0018      	movs	r0, r3
 8002e54:	f7ff fd72 	bl	800293c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e5c:	2210      	movs	r2, #16
 8002e5e:	4013      	ands	r3, r2
 8002e60:	d000      	beq.n	8002e64 <HAL_ADC_Init+0x48>
 8002e62:	e103      	b.n	800306c <HAL_ADC_Init+0x250>
 8002e64:	230f      	movs	r3, #15
 8002e66:	18fb      	adds	r3, r7, r3
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d000      	beq.n	8002e70 <HAL_ADC_Init+0x54>
 8002e6e:	e0fd      	b.n	800306c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	2204      	movs	r2, #4
 8002e78:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002e7a:	d000      	beq.n	8002e7e <HAL_ADC_Init+0x62>
 8002e7c:	e0f6      	b.n	800306c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e82:	4a83      	ldr	r2, [pc, #524]	@ (8003090 <HAL_ADC_Init+0x274>)
 8002e84:	4013      	ands	r3, r2
 8002e86:	2202      	movs	r2, #2
 8002e88:	431a      	orrs	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	2203      	movs	r2, #3
 8002e96:	4013      	ands	r3, r2
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d112      	bne.n	8002ec2 <HAL_ADC_Init+0xa6>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d009      	beq.n	8002ebe <HAL_ADC_Init+0xa2>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	68da      	ldr	r2, [r3, #12]
 8002eb0:	2380      	movs	r3, #128	@ 0x80
 8002eb2:	021b      	lsls	r3, r3, #8
 8002eb4:	401a      	ands	r2, r3
 8002eb6:	2380      	movs	r3, #128	@ 0x80
 8002eb8:	021b      	lsls	r3, r3, #8
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d101      	bne.n	8002ec2 <HAL_ADC_Init+0xa6>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e000      	b.n	8002ec4 <HAL_ADC_Init+0xa8>
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d116      	bne.n	8002ef6 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	2218      	movs	r2, #24
 8002ed0:	4393      	bics	r3, r2
 8002ed2:	0019      	movs	r1, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	430a      	orrs	r2, r1
 8002ede:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	0899      	lsrs	r1, r3, #2
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685a      	ldr	r2, [r3, #4]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68da      	ldr	r2, [r3, #12]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4964      	ldr	r1, [pc, #400]	@ (8003094 <HAL_ADC_Init+0x278>)
 8002f02:	400a      	ands	r2, r1
 8002f04:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	7e1b      	ldrb	r3, [r3, #24]
 8002f0a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	7e5b      	ldrb	r3, [r3, #25]
 8002f10:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f12:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	7e9b      	ldrb	r3, [r3, #26]
 8002f18:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002f1a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d002      	beq.n	8002f2a <HAL_ADC_Init+0x10e>
 8002f24:	2380      	movs	r3, #128	@ 0x80
 8002f26:	015b      	lsls	r3, r3, #5
 8002f28:	e000      	b.n	8002f2c <HAL_ADC_Init+0x110>
 8002f2a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002f2c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002f32:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	691b      	ldr	r3, [r3, #16]
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d101      	bne.n	8002f40 <HAL_ADC_Init+0x124>
 8002f3c:	2304      	movs	r3, #4
 8002f3e:	e000      	b.n	8002f42 <HAL_ADC_Init+0x126>
 8002f40:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8002f42:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2124      	movs	r1, #36	@ 0x24
 8002f48:	5c5b      	ldrb	r3, [r3, r1]
 8002f4a:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002f4c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f4e:	68ba      	ldr	r2, [r7, #8]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	7edb      	ldrb	r3, [r3, #27]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d115      	bne.n	8002f88 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	7e9b      	ldrb	r3, [r3, #26]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d105      	bne.n	8002f70 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	2280      	movs	r2, #128	@ 0x80
 8002f68:	0252      	lsls	r2, r2, #9
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	60bb      	str	r3, [r7, #8]
 8002f6e:	e00b      	b.n	8002f88 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f74:	2220      	movs	r2, #32
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f80:	2201      	movs	r2, #1
 8002f82:	431a      	orrs	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	69da      	ldr	r2, [r3, #28]
 8002f8c:	23c2      	movs	r3, #194	@ 0xc2
 8002f8e:	33ff      	adds	r3, #255	@ 0xff
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d007      	beq.n	8002fa4 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	68ba      	ldr	r2, [r7, #8]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	68d9      	ldr	r1, [r3, #12]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fb8:	2380      	movs	r3, #128	@ 0x80
 8002fba:	055b      	lsls	r3, r3, #21
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d01b      	beq.n	8002ff8 <HAL_ADC_Init+0x1dc>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d017      	beq.n	8002ff8 <HAL_ADC_Init+0x1dc>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d013      	beq.n	8002ff8 <HAL_ADC_Init+0x1dc>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd4:	2b03      	cmp	r3, #3
 8002fd6:	d00f      	beq.n	8002ff8 <HAL_ADC_Init+0x1dc>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fdc:	2b04      	cmp	r3, #4
 8002fde:	d00b      	beq.n	8002ff8 <HAL_ADC_Init+0x1dc>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fe4:	2b05      	cmp	r3, #5
 8002fe6:	d007      	beq.n	8002ff8 <HAL_ADC_Init+0x1dc>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fec:	2b06      	cmp	r3, #6
 8002fee:	d003      	beq.n	8002ff8 <HAL_ADC_Init+0x1dc>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff4:	2b07      	cmp	r3, #7
 8002ff6:	d112      	bne.n	800301e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	695a      	ldr	r2, [r3, #20]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2107      	movs	r1, #7
 8003004:	438a      	bics	r2, r1
 8003006:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6959      	ldr	r1, [r3, #20]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003012:	2207      	movs	r2, #7
 8003014:	401a      	ands	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	4a1c      	ldr	r2, [pc, #112]	@ (8003098 <HAL_ADC_Init+0x27c>)
 8003026:	4013      	ands	r3, r2
 8003028:	68ba      	ldr	r2, [r7, #8]
 800302a:	429a      	cmp	r2, r3
 800302c:	d10b      	bne.n	8003046 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003038:	2203      	movs	r2, #3
 800303a:	4393      	bics	r3, r2
 800303c:	2201      	movs	r2, #1
 800303e:	431a      	orrs	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003044:	e01c      	b.n	8003080 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800304a:	2212      	movs	r2, #18
 800304c:	4393      	bics	r3, r2
 800304e:	2210      	movs	r2, #16
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800305a:	2201      	movs	r2, #1
 800305c:	431a      	orrs	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8003062:	230f      	movs	r3, #15
 8003064:	18fb      	adds	r3, r7, r3
 8003066:	2201      	movs	r2, #1
 8003068:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800306a:	e009      	b.n	8003080 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003070:	2210      	movs	r2, #16
 8003072:	431a      	orrs	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8003078:	230f      	movs	r3, #15
 800307a:	18fb      	adds	r3, r7, r3
 800307c:	2201      	movs	r2, #1
 800307e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003080:	230f      	movs	r3, #15
 8003082:	18fb      	adds	r3, r7, r3
 8003084:	781b      	ldrb	r3, [r3, #0]
}
 8003086:	0018      	movs	r0, r3
 8003088:	46bd      	mov	sp, r7
 800308a:	b004      	add	sp, #16
 800308c:	bd80      	pop	{r7, pc}
 800308e:	46c0      	nop			@ (mov r8, r8)
 8003090:	fffffefd 	.word	0xfffffefd
 8003094:	fffe0219 	.word	0xfffe0219
 8003098:	833fffe7 	.word	0x833fffe7

0800309c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030a6:	230f      	movs	r3, #15
 80030a8:	18fb      	adds	r3, r7, r3
 80030aa:	2200      	movs	r2, #0
 80030ac:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80030ae:	2300      	movs	r3, #0
 80030b0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030b6:	2380      	movs	r3, #128	@ 0x80
 80030b8:	055b      	lsls	r3, r3, #21
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d011      	beq.n	80030e2 <HAL_ADC_ConfigChannel+0x46>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d00d      	beq.n	80030e2 <HAL_ADC_ConfigChannel+0x46>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d009      	beq.n	80030e2 <HAL_ADC_ConfigChannel+0x46>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d2:	2b03      	cmp	r3, #3
 80030d4:	d005      	beq.n	80030e2 <HAL_ADC_ConfigChannel+0x46>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030da:	2b04      	cmp	r3, #4
 80030dc:	d001      	beq.n	80030e2 <HAL_ADC_ConfigChannel+0x46>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2234      	movs	r2, #52	@ 0x34
 80030e6:	5c9b      	ldrb	r3, [r3, r2]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d101      	bne.n	80030f0 <HAL_ADC_ConfigChannel+0x54>
 80030ec:	2302      	movs	r3, #2
 80030ee:	e0d0      	b.n	8003292 <HAL_ADC_ConfigChannel+0x1f6>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2234      	movs	r2, #52	@ 0x34
 80030f4:	2101      	movs	r1, #1
 80030f6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	2204      	movs	r2, #4
 8003100:	4013      	ands	r3, r2
 8003102:	d000      	beq.n	8003106 <HAL_ADC_ConfigChannel+0x6a>
 8003104:	e0b4      	b.n	8003270 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	4a64      	ldr	r2, [pc, #400]	@ (800329c <HAL_ADC_ConfigChannel+0x200>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d100      	bne.n	8003112 <HAL_ADC_ConfigChannel+0x76>
 8003110:	e082      	b.n	8003218 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2201      	movs	r2, #1
 800311e:	409a      	lsls	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	430a      	orrs	r2, r1
 8003126:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800312c:	2380      	movs	r3, #128	@ 0x80
 800312e:	055b      	lsls	r3, r3, #21
 8003130:	429a      	cmp	r2, r3
 8003132:	d037      	beq.n	80031a4 <HAL_ADC_ConfigChannel+0x108>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003138:	2b01      	cmp	r3, #1
 800313a:	d033      	beq.n	80031a4 <HAL_ADC_ConfigChannel+0x108>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003140:	2b02      	cmp	r3, #2
 8003142:	d02f      	beq.n	80031a4 <HAL_ADC_ConfigChannel+0x108>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003148:	2b03      	cmp	r3, #3
 800314a:	d02b      	beq.n	80031a4 <HAL_ADC_ConfigChannel+0x108>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003150:	2b04      	cmp	r3, #4
 8003152:	d027      	beq.n	80031a4 <HAL_ADC_ConfigChannel+0x108>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003158:	2b05      	cmp	r3, #5
 800315a:	d023      	beq.n	80031a4 <HAL_ADC_ConfigChannel+0x108>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003160:	2b06      	cmp	r3, #6
 8003162:	d01f      	beq.n	80031a4 <HAL_ADC_ConfigChannel+0x108>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003168:	2b07      	cmp	r3, #7
 800316a:	d01b      	beq.n	80031a4 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	2107      	movs	r1, #7
 8003178:	400b      	ands	r3, r1
 800317a:	429a      	cmp	r2, r3
 800317c:	d012      	beq.n	80031a4 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	695a      	ldr	r2, [r3, #20]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2107      	movs	r1, #7
 800318a:	438a      	bics	r2, r1
 800318c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6959      	ldr	r1, [r3, #20]
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	2207      	movs	r2, #7
 800319a:	401a      	ands	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	430a      	orrs	r2, r1
 80031a2:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2b10      	cmp	r3, #16
 80031aa:	d007      	beq.n	80031bc <HAL_ADC_ConfigChannel+0x120>
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2b11      	cmp	r3, #17
 80031b2:	d003      	beq.n	80031bc <HAL_ADC_ConfigChannel+0x120>
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b12      	cmp	r3, #18
 80031ba:	d163      	bne.n	8003284 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80031bc:	4b38      	ldr	r3, [pc, #224]	@ (80032a0 <HAL_ADC_ConfigChannel+0x204>)
 80031be:	6819      	ldr	r1, [r3, #0]
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b10      	cmp	r3, #16
 80031c6:	d009      	beq.n	80031dc <HAL_ADC_ConfigChannel+0x140>
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2b11      	cmp	r3, #17
 80031ce:	d102      	bne.n	80031d6 <HAL_ADC_ConfigChannel+0x13a>
 80031d0:	2380      	movs	r3, #128	@ 0x80
 80031d2:	03db      	lsls	r3, r3, #15
 80031d4:	e004      	b.n	80031e0 <HAL_ADC_ConfigChannel+0x144>
 80031d6:	2380      	movs	r3, #128	@ 0x80
 80031d8:	045b      	lsls	r3, r3, #17
 80031da:	e001      	b.n	80031e0 <HAL_ADC_ConfigChannel+0x144>
 80031dc:	2380      	movs	r3, #128	@ 0x80
 80031de:	041b      	lsls	r3, r3, #16
 80031e0:	4a2f      	ldr	r2, [pc, #188]	@ (80032a0 <HAL_ADC_ConfigChannel+0x204>)
 80031e2:	430b      	orrs	r3, r1
 80031e4:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2b10      	cmp	r3, #16
 80031ec:	d14a      	bne.n	8003284 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80031ee:	4b2d      	ldr	r3, [pc, #180]	@ (80032a4 <HAL_ADC_ConfigChannel+0x208>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	492d      	ldr	r1, [pc, #180]	@ (80032a8 <HAL_ADC_ConfigChannel+0x20c>)
 80031f4:	0018      	movs	r0, r3
 80031f6:	f7fc ffa3 	bl	8000140 <__udivsi3>
 80031fa:	0003      	movs	r3, r0
 80031fc:	001a      	movs	r2, r3
 80031fe:	0013      	movs	r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	189b      	adds	r3, r3, r2
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003208:	e002      	b.n	8003210 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	3b01      	subs	r3, #1
 800320e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1f9      	bne.n	800320a <HAL_ADC_ConfigChannel+0x16e>
 8003216:	e035      	b.n	8003284 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2101      	movs	r1, #1
 8003224:	4099      	lsls	r1, r3
 8003226:	000b      	movs	r3, r1
 8003228:	43d9      	mvns	r1, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	400a      	ands	r2, r1
 8003230:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2b10      	cmp	r3, #16
 8003238:	d007      	beq.n	800324a <HAL_ADC_ConfigChannel+0x1ae>
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2b11      	cmp	r3, #17
 8003240:	d003      	beq.n	800324a <HAL_ADC_ConfigChannel+0x1ae>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2b12      	cmp	r3, #18
 8003248:	d11c      	bne.n	8003284 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800324a:	4b15      	ldr	r3, [pc, #84]	@ (80032a0 <HAL_ADC_ConfigChannel+0x204>)
 800324c:	6819      	ldr	r1, [r3, #0]
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2b10      	cmp	r3, #16
 8003254:	d007      	beq.n	8003266 <HAL_ADC_ConfigChannel+0x1ca>
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b11      	cmp	r3, #17
 800325c:	d101      	bne.n	8003262 <HAL_ADC_ConfigChannel+0x1c6>
 800325e:	4b13      	ldr	r3, [pc, #76]	@ (80032ac <HAL_ADC_ConfigChannel+0x210>)
 8003260:	e002      	b.n	8003268 <HAL_ADC_ConfigChannel+0x1cc>
 8003262:	4b13      	ldr	r3, [pc, #76]	@ (80032b0 <HAL_ADC_ConfigChannel+0x214>)
 8003264:	e000      	b.n	8003268 <HAL_ADC_ConfigChannel+0x1cc>
 8003266:	4b13      	ldr	r3, [pc, #76]	@ (80032b4 <HAL_ADC_ConfigChannel+0x218>)
 8003268:	4a0d      	ldr	r2, [pc, #52]	@ (80032a0 <HAL_ADC_ConfigChannel+0x204>)
 800326a:	400b      	ands	r3, r1
 800326c:	6013      	str	r3, [r2, #0]
 800326e:	e009      	b.n	8003284 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003274:	2220      	movs	r2, #32
 8003276:	431a      	orrs	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 800327c:	230f      	movs	r3, #15
 800327e:	18fb      	adds	r3, r7, r3
 8003280:	2201      	movs	r2, #1
 8003282:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2234      	movs	r2, #52	@ 0x34
 8003288:	2100      	movs	r1, #0
 800328a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800328c:	230f      	movs	r3, #15
 800328e:	18fb      	adds	r3, r7, r3
 8003290:	781b      	ldrb	r3, [r3, #0]
}
 8003292:	0018      	movs	r0, r3
 8003294:	46bd      	mov	sp, r7
 8003296:	b004      	add	sp, #16
 8003298:	bd80      	pop	{r7, pc}
 800329a:	46c0      	nop			@ (mov r8, r8)
 800329c:	00001001 	.word	0x00001001
 80032a0:	40012708 	.word	0x40012708
 80032a4:	20000000 	.word	0x20000000
 80032a8:	000f4240 	.word	0x000f4240
 80032ac:	ffbfffff 	.word	0xffbfffff
 80032b0:	feffffff 	.word	0xfeffffff
 80032b4:	ff7fffff 	.word	0xff7fffff

080032b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032b8:	b590      	push	{r4, r7, lr}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	0002      	movs	r2, r0
 80032c0:	6039      	str	r1, [r7, #0]
 80032c2:	1dfb      	adds	r3, r7, #7
 80032c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80032c6:	1dfb      	adds	r3, r7, #7
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80032cc:	d828      	bhi.n	8003320 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032ce:	4a2f      	ldr	r2, [pc, #188]	@ (800338c <__NVIC_SetPriority+0xd4>)
 80032d0:	1dfb      	adds	r3, r7, #7
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	b25b      	sxtb	r3, r3
 80032d6:	089b      	lsrs	r3, r3, #2
 80032d8:	33c0      	adds	r3, #192	@ 0xc0
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	589b      	ldr	r3, [r3, r2]
 80032de:	1dfa      	adds	r2, r7, #7
 80032e0:	7812      	ldrb	r2, [r2, #0]
 80032e2:	0011      	movs	r1, r2
 80032e4:	2203      	movs	r2, #3
 80032e6:	400a      	ands	r2, r1
 80032e8:	00d2      	lsls	r2, r2, #3
 80032ea:	21ff      	movs	r1, #255	@ 0xff
 80032ec:	4091      	lsls	r1, r2
 80032ee:	000a      	movs	r2, r1
 80032f0:	43d2      	mvns	r2, r2
 80032f2:	401a      	ands	r2, r3
 80032f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	019b      	lsls	r3, r3, #6
 80032fa:	22ff      	movs	r2, #255	@ 0xff
 80032fc:	401a      	ands	r2, r3
 80032fe:	1dfb      	adds	r3, r7, #7
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	0018      	movs	r0, r3
 8003304:	2303      	movs	r3, #3
 8003306:	4003      	ands	r3, r0
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800330c:	481f      	ldr	r0, [pc, #124]	@ (800338c <__NVIC_SetPriority+0xd4>)
 800330e:	1dfb      	adds	r3, r7, #7
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	b25b      	sxtb	r3, r3
 8003314:	089b      	lsrs	r3, r3, #2
 8003316:	430a      	orrs	r2, r1
 8003318:	33c0      	adds	r3, #192	@ 0xc0
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800331e:	e031      	b.n	8003384 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003320:	4a1b      	ldr	r2, [pc, #108]	@ (8003390 <__NVIC_SetPriority+0xd8>)
 8003322:	1dfb      	adds	r3, r7, #7
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	0019      	movs	r1, r3
 8003328:	230f      	movs	r3, #15
 800332a:	400b      	ands	r3, r1
 800332c:	3b08      	subs	r3, #8
 800332e:	089b      	lsrs	r3, r3, #2
 8003330:	3306      	adds	r3, #6
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	18d3      	adds	r3, r2, r3
 8003336:	3304      	adds	r3, #4
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	1dfa      	adds	r2, r7, #7
 800333c:	7812      	ldrb	r2, [r2, #0]
 800333e:	0011      	movs	r1, r2
 8003340:	2203      	movs	r2, #3
 8003342:	400a      	ands	r2, r1
 8003344:	00d2      	lsls	r2, r2, #3
 8003346:	21ff      	movs	r1, #255	@ 0xff
 8003348:	4091      	lsls	r1, r2
 800334a:	000a      	movs	r2, r1
 800334c:	43d2      	mvns	r2, r2
 800334e:	401a      	ands	r2, r3
 8003350:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	019b      	lsls	r3, r3, #6
 8003356:	22ff      	movs	r2, #255	@ 0xff
 8003358:	401a      	ands	r2, r3
 800335a:	1dfb      	adds	r3, r7, #7
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	0018      	movs	r0, r3
 8003360:	2303      	movs	r3, #3
 8003362:	4003      	ands	r3, r0
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003368:	4809      	ldr	r0, [pc, #36]	@ (8003390 <__NVIC_SetPriority+0xd8>)
 800336a:	1dfb      	adds	r3, r7, #7
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	001c      	movs	r4, r3
 8003370:	230f      	movs	r3, #15
 8003372:	4023      	ands	r3, r4
 8003374:	3b08      	subs	r3, #8
 8003376:	089b      	lsrs	r3, r3, #2
 8003378:	430a      	orrs	r2, r1
 800337a:	3306      	adds	r3, #6
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	18c3      	adds	r3, r0, r3
 8003380:	3304      	adds	r3, #4
 8003382:	601a      	str	r2, [r3, #0]
}
 8003384:	46c0      	nop			@ (mov r8, r8)
 8003386:	46bd      	mov	sp, r7
 8003388:	b003      	add	sp, #12
 800338a:	bd90      	pop	{r4, r7, pc}
 800338c:	e000e100 	.word	0xe000e100
 8003390:	e000ed00 	.word	0xe000ed00

08003394 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	1e5a      	subs	r2, r3, #1
 80033a0:	2380      	movs	r3, #128	@ 0x80
 80033a2:	045b      	lsls	r3, r3, #17
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d301      	bcc.n	80033ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033a8:	2301      	movs	r3, #1
 80033aa:	e010      	b.n	80033ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033ac:	4b0a      	ldr	r3, [pc, #40]	@ (80033d8 <SysTick_Config+0x44>)
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	3a01      	subs	r2, #1
 80033b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033b4:	2301      	movs	r3, #1
 80033b6:	425b      	negs	r3, r3
 80033b8:	2103      	movs	r1, #3
 80033ba:	0018      	movs	r0, r3
 80033bc:	f7ff ff7c 	bl	80032b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033c0:	4b05      	ldr	r3, [pc, #20]	@ (80033d8 <SysTick_Config+0x44>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033c6:	4b04      	ldr	r3, [pc, #16]	@ (80033d8 <SysTick_Config+0x44>)
 80033c8:	2207      	movs	r2, #7
 80033ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	0018      	movs	r0, r3
 80033d0:	46bd      	mov	sp, r7
 80033d2:	b002      	add	sp, #8
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	46c0      	nop			@ (mov r8, r8)
 80033d8:	e000e010 	.word	0xe000e010

080033dc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60b9      	str	r1, [r7, #8]
 80033e4:	607a      	str	r2, [r7, #4]
 80033e6:	210f      	movs	r1, #15
 80033e8:	187b      	adds	r3, r7, r1
 80033ea:	1c02      	adds	r2, r0, #0
 80033ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80033ee:	68ba      	ldr	r2, [r7, #8]
 80033f0:	187b      	adds	r3, r7, r1
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	b25b      	sxtb	r3, r3
 80033f6:	0011      	movs	r1, r2
 80033f8:	0018      	movs	r0, r3
 80033fa:	f7ff ff5d 	bl	80032b8 <__NVIC_SetPriority>
}
 80033fe:	46c0      	nop			@ (mov r8, r8)
 8003400:	46bd      	mov	sp, r7
 8003402:	b004      	add	sp, #16
 8003404:	bd80      	pop	{r7, pc}

08003406 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b082      	sub	sp, #8
 800340a:	af00      	add	r7, sp, #0
 800340c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	0018      	movs	r0, r3
 8003412:	f7ff ffbf 	bl	8003394 <SysTick_Config>
 8003416:	0003      	movs	r3, r0
}
 8003418:	0018      	movs	r0, r3
 800341a:	46bd      	mov	sp, r7
 800341c:	b002      	add	sp, #8
 800341e:	bd80      	pop	{r7, pc}

08003420 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800342a:	2300      	movs	r3, #0
 800342c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800342e:	e14f      	b.n	80036d0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2101      	movs	r1, #1
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	4091      	lsls	r1, r2
 800343a:	000a      	movs	r2, r1
 800343c:	4013      	ands	r3, r2
 800343e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d100      	bne.n	8003448 <HAL_GPIO_Init+0x28>
 8003446:	e140      	b.n	80036ca <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	2203      	movs	r2, #3
 800344e:	4013      	ands	r3, r2
 8003450:	2b01      	cmp	r3, #1
 8003452:	d005      	beq.n	8003460 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	2203      	movs	r2, #3
 800345a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800345c:	2b02      	cmp	r3, #2
 800345e:	d130      	bne.n	80034c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	2203      	movs	r2, #3
 800346c:	409a      	lsls	r2, r3
 800346e:	0013      	movs	r3, r2
 8003470:	43da      	mvns	r2, r3
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	4013      	ands	r3, r2
 8003476:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	68da      	ldr	r2, [r3, #12]
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	409a      	lsls	r2, r3
 8003482:	0013      	movs	r3, r2
 8003484:	693a      	ldr	r2, [r7, #16]
 8003486:	4313      	orrs	r3, r2
 8003488:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003496:	2201      	movs	r2, #1
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	409a      	lsls	r2, r3
 800349c:	0013      	movs	r3, r2
 800349e:	43da      	mvns	r2, r3
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	4013      	ands	r3, r2
 80034a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	091b      	lsrs	r3, r3, #4
 80034ac:	2201      	movs	r2, #1
 80034ae:	401a      	ands	r2, r3
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	409a      	lsls	r2, r3
 80034b4:	0013      	movs	r3, r2
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	693a      	ldr	r2, [r7, #16]
 80034c0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	2203      	movs	r2, #3
 80034c8:	4013      	ands	r3, r2
 80034ca:	2b03      	cmp	r3, #3
 80034cc:	d017      	beq.n	80034fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	2203      	movs	r2, #3
 80034da:	409a      	lsls	r2, r3
 80034dc:	0013      	movs	r3, r2
 80034de:	43da      	mvns	r2, r3
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	4013      	ands	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	689a      	ldr	r2, [r3, #8]
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	409a      	lsls	r2, r3
 80034f0:	0013      	movs	r3, r2
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	2203      	movs	r2, #3
 8003504:	4013      	ands	r3, r2
 8003506:	2b02      	cmp	r3, #2
 8003508:	d123      	bne.n	8003552 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	08da      	lsrs	r2, r3, #3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	3208      	adds	r2, #8
 8003512:	0092      	lsls	r2, r2, #2
 8003514:	58d3      	ldr	r3, [r2, r3]
 8003516:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	2207      	movs	r2, #7
 800351c:	4013      	ands	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	220f      	movs	r2, #15
 8003522:	409a      	lsls	r2, r3
 8003524:	0013      	movs	r3, r2
 8003526:	43da      	mvns	r2, r3
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	4013      	ands	r3, r2
 800352c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	691a      	ldr	r2, [r3, #16]
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	2107      	movs	r1, #7
 8003536:	400b      	ands	r3, r1
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	409a      	lsls	r2, r3
 800353c:	0013      	movs	r3, r2
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	4313      	orrs	r3, r2
 8003542:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	08da      	lsrs	r2, r3, #3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	3208      	adds	r2, #8
 800354c:	0092      	lsls	r2, r2, #2
 800354e:	6939      	ldr	r1, [r7, #16]
 8003550:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	2203      	movs	r2, #3
 800355e:	409a      	lsls	r2, r3
 8003560:	0013      	movs	r3, r2
 8003562:	43da      	mvns	r2, r3
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	4013      	ands	r3, r2
 8003568:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2203      	movs	r2, #3
 8003570:	401a      	ands	r2, r3
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	409a      	lsls	r2, r3
 8003578:	0013      	movs	r3, r2
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4313      	orrs	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	693a      	ldr	r2, [r7, #16]
 8003584:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	23c0      	movs	r3, #192	@ 0xc0
 800358c:	029b      	lsls	r3, r3, #10
 800358e:	4013      	ands	r3, r2
 8003590:	d100      	bne.n	8003594 <HAL_GPIO_Init+0x174>
 8003592:	e09a      	b.n	80036ca <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003594:	4b54      	ldr	r3, [pc, #336]	@ (80036e8 <HAL_GPIO_Init+0x2c8>)
 8003596:	699a      	ldr	r2, [r3, #24]
 8003598:	4b53      	ldr	r3, [pc, #332]	@ (80036e8 <HAL_GPIO_Init+0x2c8>)
 800359a:	2101      	movs	r1, #1
 800359c:	430a      	orrs	r2, r1
 800359e:	619a      	str	r2, [r3, #24]
 80035a0:	4b51      	ldr	r3, [pc, #324]	@ (80036e8 <HAL_GPIO_Init+0x2c8>)
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	2201      	movs	r2, #1
 80035a6:	4013      	ands	r3, r2
 80035a8:	60bb      	str	r3, [r7, #8]
 80035aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035ac:	4a4f      	ldr	r2, [pc, #316]	@ (80036ec <HAL_GPIO_Init+0x2cc>)
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	089b      	lsrs	r3, r3, #2
 80035b2:	3302      	adds	r3, #2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	589b      	ldr	r3, [r3, r2]
 80035b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	2203      	movs	r2, #3
 80035be:	4013      	ands	r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	220f      	movs	r2, #15
 80035c4:	409a      	lsls	r2, r3
 80035c6:	0013      	movs	r3, r2
 80035c8:	43da      	mvns	r2, r3
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	4013      	ands	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	2390      	movs	r3, #144	@ 0x90
 80035d4:	05db      	lsls	r3, r3, #23
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d013      	beq.n	8003602 <HAL_GPIO_Init+0x1e2>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a44      	ldr	r2, [pc, #272]	@ (80036f0 <HAL_GPIO_Init+0x2d0>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d00d      	beq.n	80035fe <HAL_GPIO_Init+0x1de>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a43      	ldr	r2, [pc, #268]	@ (80036f4 <HAL_GPIO_Init+0x2d4>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d007      	beq.n	80035fa <HAL_GPIO_Init+0x1da>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a42      	ldr	r2, [pc, #264]	@ (80036f8 <HAL_GPIO_Init+0x2d8>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d101      	bne.n	80035f6 <HAL_GPIO_Init+0x1d6>
 80035f2:	2303      	movs	r3, #3
 80035f4:	e006      	b.n	8003604 <HAL_GPIO_Init+0x1e4>
 80035f6:	2305      	movs	r3, #5
 80035f8:	e004      	b.n	8003604 <HAL_GPIO_Init+0x1e4>
 80035fa:	2302      	movs	r3, #2
 80035fc:	e002      	b.n	8003604 <HAL_GPIO_Init+0x1e4>
 80035fe:	2301      	movs	r3, #1
 8003600:	e000      	b.n	8003604 <HAL_GPIO_Init+0x1e4>
 8003602:	2300      	movs	r3, #0
 8003604:	697a      	ldr	r2, [r7, #20]
 8003606:	2103      	movs	r1, #3
 8003608:	400a      	ands	r2, r1
 800360a:	0092      	lsls	r2, r2, #2
 800360c:	4093      	lsls	r3, r2
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	4313      	orrs	r3, r2
 8003612:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003614:	4935      	ldr	r1, [pc, #212]	@ (80036ec <HAL_GPIO_Init+0x2cc>)
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	089b      	lsrs	r3, r3, #2
 800361a:	3302      	adds	r3, #2
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003622:	4b36      	ldr	r3, [pc, #216]	@ (80036fc <HAL_GPIO_Init+0x2dc>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	43da      	mvns	r2, r3
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	4013      	ands	r3, r2
 8003630:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	685a      	ldr	r2, [r3, #4]
 8003636:	2380      	movs	r3, #128	@ 0x80
 8003638:	035b      	lsls	r3, r3, #13
 800363a:	4013      	ands	r3, r2
 800363c:	d003      	beq.n	8003646 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	4313      	orrs	r3, r2
 8003644:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003646:	4b2d      	ldr	r3, [pc, #180]	@ (80036fc <HAL_GPIO_Init+0x2dc>)
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800364c:	4b2b      	ldr	r3, [pc, #172]	@ (80036fc <HAL_GPIO_Init+0x2dc>)
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	43da      	mvns	r2, r3
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	4013      	ands	r3, r2
 800365a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	685a      	ldr	r2, [r3, #4]
 8003660:	2380      	movs	r3, #128	@ 0x80
 8003662:	039b      	lsls	r3, r3, #14
 8003664:	4013      	ands	r3, r2
 8003666:	d003      	beq.n	8003670 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003668:	693a      	ldr	r2, [r7, #16]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	4313      	orrs	r3, r2
 800366e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003670:	4b22      	ldr	r3, [pc, #136]	@ (80036fc <HAL_GPIO_Init+0x2dc>)
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003676:	4b21      	ldr	r3, [pc, #132]	@ (80036fc <HAL_GPIO_Init+0x2dc>)
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	43da      	mvns	r2, r3
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4013      	ands	r3, r2
 8003684:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	2380      	movs	r3, #128	@ 0x80
 800368c:	029b      	lsls	r3, r3, #10
 800368e:	4013      	ands	r3, r2
 8003690:	d003      	beq.n	800369a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	4313      	orrs	r3, r2
 8003698:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800369a:	4b18      	ldr	r3, [pc, #96]	@ (80036fc <HAL_GPIO_Init+0x2dc>)
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80036a0:	4b16      	ldr	r3, [pc, #88]	@ (80036fc <HAL_GPIO_Init+0x2dc>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	43da      	mvns	r2, r3
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	4013      	ands	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685a      	ldr	r2, [r3, #4]
 80036b4:	2380      	movs	r3, #128	@ 0x80
 80036b6:	025b      	lsls	r3, r3, #9
 80036b8:	4013      	ands	r3, r2
 80036ba:	d003      	beq.n	80036c4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80036c4:	4b0d      	ldr	r3, [pc, #52]	@ (80036fc <HAL_GPIO_Init+0x2dc>)
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	3301      	adds	r3, #1
 80036ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	40da      	lsrs	r2, r3
 80036d8:	1e13      	subs	r3, r2, #0
 80036da:	d000      	beq.n	80036de <HAL_GPIO_Init+0x2be>
 80036dc:	e6a8      	b.n	8003430 <HAL_GPIO_Init+0x10>
  } 
}
 80036de:	46c0      	nop			@ (mov r8, r8)
 80036e0:	46c0      	nop			@ (mov r8, r8)
 80036e2:	46bd      	mov	sp, r7
 80036e4:	b006      	add	sp, #24
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40021000 	.word	0x40021000
 80036ec:	40010000 	.word	0x40010000
 80036f0:	48000400 	.word	0x48000400
 80036f4:	48000800 	.word	0x48000800
 80036f8:	48000c00 	.word	0x48000c00
 80036fc:	40010400 	.word	0x40010400

08003700 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	0008      	movs	r0, r1
 800370a:	0011      	movs	r1, r2
 800370c:	1cbb      	adds	r3, r7, #2
 800370e:	1c02      	adds	r2, r0, #0
 8003710:	801a      	strh	r2, [r3, #0]
 8003712:	1c7b      	adds	r3, r7, #1
 8003714:	1c0a      	adds	r2, r1, #0
 8003716:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003718:	1c7b      	adds	r3, r7, #1
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d004      	beq.n	800372a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003720:	1cbb      	adds	r3, r7, #2
 8003722:	881a      	ldrh	r2, [r3, #0]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003728:	e003      	b.n	8003732 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800372a:	1cbb      	adds	r3, r7, #2
 800372c:	881a      	ldrh	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003732:	46c0      	nop			@ (mov r8, r8)
 8003734:	46bd      	mov	sp, r7
 8003736:	b002      	add	sp, #8
 8003738:	bd80      	pop	{r7, pc}
	...

0800373c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b088      	sub	sp, #32
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d101      	bne.n	800374e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e301      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2201      	movs	r2, #1
 8003754:	4013      	ands	r3, r2
 8003756:	d100      	bne.n	800375a <HAL_RCC_OscConfig+0x1e>
 8003758:	e08d      	b.n	8003876 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800375a:	4bc3      	ldr	r3, [pc, #780]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	220c      	movs	r2, #12
 8003760:	4013      	ands	r3, r2
 8003762:	2b04      	cmp	r3, #4
 8003764:	d00e      	beq.n	8003784 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003766:	4bc0      	ldr	r3, [pc, #768]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	220c      	movs	r2, #12
 800376c:	4013      	ands	r3, r2
 800376e:	2b08      	cmp	r3, #8
 8003770:	d116      	bne.n	80037a0 <HAL_RCC_OscConfig+0x64>
 8003772:	4bbd      	ldr	r3, [pc, #756]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003774:	685a      	ldr	r2, [r3, #4]
 8003776:	2380      	movs	r3, #128	@ 0x80
 8003778:	025b      	lsls	r3, r3, #9
 800377a:	401a      	ands	r2, r3
 800377c:	2380      	movs	r3, #128	@ 0x80
 800377e:	025b      	lsls	r3, r3, #9
 8003780:	429a      	cmp	r2, r3
 8003782:	d10d      	bne.n	80037a0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003784:	4bb8      	ldr	r3, [pc, #736]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	2380      	movs	r3, #128	@ 0x80
 800378a:	029b      	lsls	r3, r3, #10
 800378c:	4013      	ands	r3, r2
 800378e:	d100      	bne.n	8003792 <HAL_RCC_OscConfig+0x56>
 8003790:	e070      	b.n	8003874 <HAL_RCC_OscConfig+0x138>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d000      	beq.n	800379c <HAL_RCC_OscConfig+0x60>
 800379a:	e06b      	b.n	8003874 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e2d8      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d107      	bne.n	80037b8 <HAL_RCC_OscConfig+0x7c>
 80037a8:	4baf      	ldr	r3, [pc, #700]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	4bae      	ldr	r3, [pc, #696]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80037ae:	2180      	movs	r1, #128	@ 0x80
 80037b0:	0249      	lsls	r1, r1, #9
 80037b2:	430a      	orrs	r2, r1
 80037b4:	601a      	str	r2, [r3, #0]
 80037b6:	e02f      	b.n	8003818 <HAL_RCC_OscConfig+0xdc>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d10c      	bne.n	80037da <HAL_RCC_OscConfig+0x9e>
 80037c0:	4ba9      	ldr	r3, [pc, #676]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	4ba8      	ldr	r3, [pc, #672]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80037c6:	49a9      	ldr	r1, [pc, #676]	@ (8003a6c <HAL_RCC_OscConfig+0x330>)
 80037c8:	400a      	ands	r2, r1
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	4ba6      	ldr	r3, [pc, #664]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	4ba5      	ldr	r3, [pc, #660]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80037d2:	49a7      	ldr	r1, [pc, #668]	@ (8003a70 <HAL_RCC_OscConfig+0x334>)
 80037d4:	400a      	ands	r2, r1
 80037d6:	601a      	str	r2, [r3, #0]
 80037d8:	e01e      	b.n	8003818 <HAL_RCC_OscConfig+0xdc>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2b05      	cmp	r3, #5
 80037e0:	d10e      	bne.n	8003800 <HAL_RCC_OscConfig+0xc4>
 80037e2:	4ba1      	ldr	r3, [pc, #644]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	4ba0      	ldr	r3, [pc, #640]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80037e8:	2180      	movs	r1, #128	@ 0x80
 80037ea:	02c9      	lsls	r1, r1, #11
 80037ec:	430a      	orrs	r2, r1
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	4b9d      	ldr	r3, [pc, #628]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	4b9c      	ldr	r3, [pc, #624]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80037f6:	2180      	movs	r1, #128	@ 0x80
 80037f8:	0249      	lsls	r1, r1, #9
 80037fa:	430a      	orrs	r2, r1
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	e00b      	b.n	8003818 <HAL_RCC_OscConfig+0xdc>
 8003800:	4b99      	ldr	r3, [pc, #612]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	4b98      	ldr	r3, [pc, #608]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003806:	4999      	ldr	r1, [pc, #612]	@ (8003a6c <HAL_RCC_OscConfig+0x330>)
 8003808:	400a      	ands	r2, r1
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	4b96      	ldr	r3, [pc, #600]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	4b95      	ldr	r3, [pc, #596]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003812:	4997      	ldr	r1, [pc, #604]	@ (8003a70 <HAL_RCC_OscConfig+0x334>)
 8003814:	400a      	ands	r2, r1
 8003816:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d014      	beq.n	800384a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003820:	f7ff face 	bl	8002dc0 <HAL_GetTick>
 8003824:	0003      	movs	r3, r0
 8003826:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800382a:	f7ff fac9 	bl	8002dc0 <HAL_GetTick>
 800382e:	0002      	movs	r2, r0
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b64      	cmp	r3, #100	@ 0x64
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e28a      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800383c:	4b8a      	ldr	r3, [pc, #552]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	2380      	movs	r3, #128	@ 0x80
 8003842:	029b      	lsls	r3, r3, #10
 8003844:	4013      	ands	r3, r2
 8003846:	d0f0      	beq.n	800382a <HAL_RCC_OscConfig+0xee>
 8003848:	e015      	b.n	8003876 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384a:	f7ff fab9 	bl	8002dc0 <HAL_GetTick>
 800384e:	0003      	movs	r3, r0
 8003850:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003852:	e008      	b.n	8003866 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003854:	f7ff fab4 	bl	8002dc0 <HAL_GetTick>
 8003858:	0002      	movs	r2, r0
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b64      	cmp	r3, #100	@ 0x64
 8003860:	d901      	bls.n	8003866 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e275      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003866:	4b80      	ldr	r3, [pc, #512]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	2380      	movs	r3, #128	@ 0x80
 800386c:	029b      	lsls	r3, r3, #10
 800386e:	4013      	ands	r3, r2
 8003870:	d1f0      	bne.n	8003854 <HAL_RCC_OscConfig+0x118>
 8003872:	e000      	b.n	8003876 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003874:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2202      	movs	r2, #2
 800387c:	4013      	ands	r3, r2
 800387e:	d100      	bne.n	8003882 <HAL_RCC_OscConfig+0x146>
 8003880:	e069      	b.n	8003956 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003882:	4b79      	ldr	r3, [pc, #484]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	220c      	movs	r2, #12
 8003888:	4013      	ands	r3, r2
 800388a:	d00b      	beq.n	80038a4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800388c:	4b76      	ldr	r3, [pc, #472]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	220c      	movs	r2, #12
 8003892:	4013      	ands	r3, r2
 8003894:	2b08      	cmp	r3, #8
 8003896:	d11c      	bne.n	80038d2 <HAL_RCC_OscConfig+0x196>
 8003898:	4b73      	ldr	r3, [pc, #460]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800389a:	685a      	ldr	r2, [r3, #4]
 800389c:	2380      	movs	r3, #128	@ 0x80
 800389e:	025b      	lsls	r3, r3, #9
 80038a0:	4013      	ands	r3, r2
 80038a2:	d116      	bne.n	80038d2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038a4:	4b70      	ldr	r3, [pc, #448]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2202      	movs	r2, #2
 80038aa:	4013      	ands	r3, r2
 80038ac:	d005      	beq.n	80038ba <HAL_RCC_OscConfig+0x17e>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d001      	beq.n	80038ba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e24b      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ba:	4b6b      	ldr	r3, [pc, #428]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	22f8      	movs	r2, #248	@ 0xf8
 80038c0:	4393      	bics	r3, r2
 80038c2:	0019      	movs	r1, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	00da      	lsls	r2, r3, #3
 80038ca:	4b67      	ldr	r3, [pc, #412]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80038cc:	430a      	orrs	r2, r1
 80038ce:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038d0:	e041      	b.n	8003956 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d024      	beq.n	8003924 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038da:	4b63      	ldr	r3, [pc, #396]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	4b62      	ldr	r3, [pc, #392]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80038e0:	2101      	movs	r1, #1
 80038e2:	430a      	orrs	r2, r1
 80038e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e6:	f7ff fa6b 	bl	8002dc0 <HAL_GetTick>
 80038ea:	0003      	movs	r3, r0
 80038ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038f0:	f7ff fa66 	bl	8002dc0 <HAL_GetTick>
 80038f4:	0002      	movs	r2, r0
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e227      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003902:	4b59      	ldr	r3, [pc, #356]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2202      	movs	r2, #2
 8003908:	4013      	ands	r3, r2
 800390a:	d0f1      	beq.n	80038f0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800390c:	4b56      	ldr	r3, [pc, #344]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	22f8      	movs	r2, #248	@ 0xf8
 8003912:	4393      	bics	r3, r2
 8003914:	0019      	movs	r1, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	691b      	ldr	r3, [r3, #16]
 800391a:	00da      	lsls	r2, r3, #3
 800391c:	4b52      	ldr	r3, [pc, #328]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800391e:	430a      	orrs	r2, r1
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	e018      	b.n	8003956 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003924:	4b50      	ldr	r3, [pc, #320]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	4b4f      	ldr	r3, [pc, #316]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800392a:	2101      	movs	r1, #1
 800392c:	438a      	bics	r2, r1
 800392e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003930:	f7ff fa46 	bl	8002dc0 <HAL_GetTick>
 8003934:	0003      	movs	r3, r0
 8003936:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003938:	e008      	b.n	800394c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800393a:	f7ff fa41 	bl	8002dc0 <HAL_GetTick>
 800393e:	0002      	movs	r2, r0
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	2b02      	cmp	r3, #2
 8003946:	d901      	bls.n	800394c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	e202      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800394c:	4b46      	ldr	r3, [pc, #280]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2202      	movs	r2, #2
 8003952:	4013      	ands	r3, r2
 8003954:	d1f1      	bne.n	800393a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2208      	movs	r2, #8
 800395c:	4013      	ands	r3, r2
 800395e:	d036      	beq.n	80039ce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	69db      	ldr	r3, [r3, #28]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d019      	beq.n	800399c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003968:	4b3f      	ldr	r3, [pc, #252]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800396a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800396c:	4b3e      	ldr	r3, [pc, #248]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800396e:	2101      	movs	r1, #1
 8003970:	430a      	orrs	r2, r1
 8003972:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003974:	f7ff fa24 	bl	8002dc0 <HAL_GetTick>
 8003978:	0003      	movs	r3, r0
 800397a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800397c:	e008      	b.n	8003990 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800397e:	f7ff fa1f 	bl	8002dc0 <HAL_GetTick>
 8003982:	0002      	movs	r2, r0
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	2b02      	cmp	r3, #2
 800398a:	d901      	bls.n	8003990 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e1e0      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003990:	4b35      	ldr	r3, [pc, #212]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003994:	2202      	movs	r2, #2
 8003996:	4013      	ands	r3, r2
 8003998:	d0f1      	beq.n	800397e <HAL_RCC_OscConfig+0x242>
 800399a:	e018      	b.n	80039ce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800399c:	4b32      	ldr	r3, [pc, #200]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 800399e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039a0:	4b31      	ldr	r3, [pc, #196]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80039a2:	2101      	movs	r1, #1
 80039a4:	438a      	bics	r2, r1
 80039a6:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039a8:	f7ff fa0a 	bl	8002dc0 <HAL_GetTick>
 80039ac:	0003      	movs	r3, r0
 80039ae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039b0:	e008      	b.n	80039c4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039b2:	f7ff fa05 	bl	8002dc0 <HAL_GetTick>
 80039b6:	0002      	movs	r2, r0
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d901      	bls.n	80039c4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e1c6      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039c4:	4b28      	ldr	r3, [pc, #160]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80039c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c8:	2202      	movs	r2, #2
 80039ca:	4013      	ands	r3, r2
 80039cc:	d1f1      	bne.n	80039b2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2204      	movs	r2, #4
 80039d4:	4013      	ands	r3, r2
 80039d6:	d100      	bne.n	80039da <HAL_RCC_OscConfig+0x29e>
 80039d8:	e0b4      	b.n	8003b44 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039da:	201f      	movs	r0, #31
 80039dc:	183b      	adds	r3, r7, r0
 80039de:	2200      	movs	r2, #0
 80039e0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039e2:	4b21      	ldr	r3, [pc, #132]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80039e4:	69da      	ldr	r2, [r3, #28]
 80039e6:	2380      	movs	r3, #128	@ 0x80
 80039e8:	055b      	lsls	r3, r3, #21
 80039ea:	4013      	ands	r3, r2
 80039ec:	d110      	bne.n	8003a10 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80039f0:	69da      	ldr	r2, [r3, #28]
 80039f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80039f4:	2180      	movs	r1, #128	@ 0x80
 80039f6:	0549      	lsls	r1, r1, #21
 80039f8:	430a      	orrs	r2, r1
 80039fa:	61da      	str	r2, [r3, #28]
 80039fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 80039fe:	69da      	ldr	r2, [r3, #28]
 8003a00:	2380      	movs	r3, #128	@ 0x80
 8003a02:	055b      	lsls	r3, r3, #21
 8003a04:	4013      	ands	r3, r2
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003a0a:	183b      	adds	r3, r7, r0
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a10:	4b18      	ldr	r3, [pc, #96]	@ (8003a74 <HAL_RCC_OscConfig+0x338>)
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	2380      	movs	r3, #128	@ 0x80
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	4013      	ands	r3, r2
 8003a1a:	d11a      	bne.n	8003a52 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a1c:	4b15      	ldr	r3, [pc, #84]	@ (8003a74 <HAL_RCC_OscConfig+0x338>)
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	4b14      	ldr	r3, [pc, #80]	@ (8003a74 <HAL_RCC_OscConfig+0x338>)
 8003a22:	2180      	movs	r1, #128	@ 0x80
 8003a24:	0049      	lsls	r1, r1, #1
 8003a26:	430a      	orrs	r2, r1
 8003a28:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a2a:	f7ff f9c9 	bl	8002dc0 <HAL_GetTick>
 8003a2e:	0003      	movs	r3, r0
 8003a30:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a34:	f7ff f9c4 	bl	8002dc0 <HAL_GetTick>
 8003a38:	0002      	movs	r2, r0
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b64      	cmp	r3, #100	@ 0x64
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e185      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a46:	4b0b      	ldr	r3, [pc, #44]	@ (8003a74 <HAL_RCC_OscConfig+0x338>)
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	2380      	movs	r3, #128	@ 0x80
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	4013      	ands	r3, r2
 8003a50:	d0f0      	beq.n	8003a34 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d10e      	bne.n	8003a78 <HAL_RCC_OscConfig+0x33c>
 8003a5a:	4b03      	ldr	r3, [pc, #12]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003a5c:	6a1a      	ldr	r2, [r3, #32]
 8003a5e:	4b02      	ldr	r3, [pc, #8]	@ (8003a68 <HAL_RCC_OscConfig+0x32c>)
 8003a60:	2101      	movs	r1, #1
 8003a62:	430a      	orrs	r2, r1
 8003a64:	621a      	str	r2, [r3, #32]
 8003a66:	e035      	b.n	8003ad4 <HAL_RCC_OscConfig+0x398>
 8003a68:	40021000 	.word	0x40021000
 8003a6c:	fffeffff 	.word	0xfffeffff
 8003a70:	fffbffff 	.word	0xfffbffff
 8003a74:	40007000 	.word	0x40007000
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d10c      	bne.n	8003a9a <HAL_RCC_OscConfig+0x35e>
 8003a80:	4bb6      	ldr	r3, [pc, #728]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003a82:	6a1a      	ldr	r2, [r3, #32]
 8003a84:	4bb5      	ldr	r3, [pc, #724]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003a86:	2101      	movs	r1, #1
 8003a88:	438a      	bics	r2, r1
 8003a8a:	621a      	str	r2, [r3, #32]
 8003a8c:	4bb3      	ldr	r3, [pc, #716]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003a8e:	6a1a      	ldr	r2, [r3, #32]
 8003a90:	4bb2      	ldr	r3, [pc, #712]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003a92:	2104      	movs	r1, #4
 8003a94:	438a      	bics	r2, r1
 8003a96:	621a      	str	r2, [r3, #32]
 8003a98:	e01c      	b.n	8003ad4 <HAL_RCC_OscConfig+0x398>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	2b05      	cmp	r3, #5
 8003aa0:	d10c      	bne.n	8003abc <HAL_RCC_OscConfig+0x380>
 8003aa2:	4bae      	ldr	r3, [pc, #696]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003aa4:	6a1a      	ldr	r2, [r3, #32]
 8003aa6:	4bad      	ldr	r3, [pc, #692]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003aa8:	2104      	movs	r1, #4
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	621a      	str	r2, [r3, #32]
 8003aae:	4bab      	ldr	r3, [pc, #684]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003ab0:	6a1a      	ldr	r2, [r3, #32]
 8003ab2:	4baa      	ldr	r3, [pc, #680]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003ab4:	2101      	movs	r1, #1
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	621a      	str	r2, [r3, #32]
 8003aba:	e00b      	b.n	8003ad4 <HAL_RCC_OscConfig+0x398>
 8003abc:	4ba7      	ldr	r3, [pc, #668]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003abe:	6a1a      	ldr	r2, [r3, #32]
 8003ac0:	4ba6      	ldr	r3, [pc, #664]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003ac2:	2101      	movs	r1, #1
 8003ac4:	438a      	bics	r2, r1
 8003ac6:	621a      	str	r2, [r3, #32]
 8003ac8:	4ba4      	ldr	r3, [pc, #656]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003aca:	6a1a      	ldr	r2, [r3, #32]
 8003acc:	4ba3      	ldr	r3, [pc, #652]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003ace:	2104      	movs	r1, #4
 8003ad0:	438a      	bics	r2, r1
 8003ad2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d014      	beq.n	8003b06 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003adc:	f7ff f970 	bl	8002dc0 <HAL_GetTick>
 8003ae0:	0003      	movs	r3, r0
 8003ae2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ae4:	e009      	b.n	8003afa <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ae6:	f7ff f96b 	bl	8002dc0 <HAL_GetTick>
 8003aea:	0002      	movs	r2, r0
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	4a9b      	ldr	r2, [pc, #620]	@ (8003d60 <HAL_RCC_OscConfig+0x624>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e12b      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003afa:	4b98      	ldr	r3, [pc, #608]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003afc:	6a1b      	ldr	r3, [r3, #32]
 8003afe:	2202      	movs	r2, #2
 8003b00:	4013      	ands	r3, r2
 8003b02:	d0f0      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x3aa>
 8003b04:	e013      	b.n	8003b2e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b06:	f7ff f95b 	bl	8002dc0 <HAL_GetTick>
 8003b0a:	0003      	movs	r3, r0
 8003b0c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b0e:	e009      	b.n	8003b24 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b10:	f7ff f956 	bl	8002dc0 <HAL_GetTick>
 8003b14:	0002      	movs	r2, r0
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	4a91      	ldr	r2, [pc, #580]	@ (8003d60 <HAL_RCC_OscConfig+0x624>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d901      	bls.n	8003b24 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e116      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b24:	4b8d      	ldr	r3, [pc, #564]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003b26:	6a1b      	ldr	r3, [r3, #32]
 8003b28:	2202      	movs	r2, #2
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	d1f0      	bne.n	8003b10 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b2e:	231f      	movs	r3, #31
 8003b30:	18fb      	adds	r3, r7, r3
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d105      	bne.n	8003b44 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b38:	4b88      	ldr	r3, [pc, #544]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003b3a:	69da      	ldr	r2, [r3, #28]
 8003b3c:	4b87      	ldr	r3, [pc, #540]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003b3e:	4989      	ldr	r1, [pc, #548]	@ (8003d64 <HAL_RCC_OscConfig+0x628>)
 8003b40:	400a      	ands	r2, r1
 8003b42:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2210      	movs	r2, #16
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	d063      	beq.n	8003c16 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d12a      	bne.n	8003bac <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003b56:	4b81      	ldr	r3, [pc, #516]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003b58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b5a:	4b80      	ldr	r3, [pc, #512]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003b5c:	2104      	movs	r1, #4
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003b62:	4b7e      	ldr	r3, [pc, #504]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003b64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b66:	4b7d      	ldr	r3, [pc, #500]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003b68:	2101      	movs	r1, #1
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b6e:	f7ff f927 	bl	8002dc0 <HAL_GetTick>
 8003b72:	0003      	movs	r3, r0
 8003b74:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003b78:	f7ff f922 	bl	8002dc0 <HAL_GetTick>
 8003b7c:	0002      	movs	r2, r0
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e0e3      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003b8a:	4b74      	ldr	r3, [pc, #464]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003b8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8e:	2202      	movs	r2, #2
 8003b90:	4013      	ands	r3, r2
 8003b92:	d0f1      	beq.n	8003b78 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003b94:	4b71      	ldr	r3, [pc, #452]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b98:	22f8      	movs	r2, #248	@ 0xf8
 8003b9a:	4393      	bics	r3, r2
 8003b9c:	0019      	movs	r1, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	00da      	lsls	r2, r3, #3
 8003ba4:	4b6d      	ldr	r3, [pc, #436]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	635a      	str	r2, [r3, #52]	@ 0x34
 8003baa:	e034      	b.n	8003c16 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	695b      	ldr	r3, [r3, #20]
 8003bb0:	3305      	adds	r3, #5
 8003bb2:	d111      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003bb4:	4b69      	ldr	r3, [pc, #420]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003bb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bb8:	4b68      	ldr	r3, [pc, #416]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003bba:	2104      	movs	r1, #4
 8003bbc:	438a      	bics	r2, r1
 8003bbe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003bc0:	4b66      	ldr	r3, [pc, #408]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bc4:	22f8      	movs	r2, #248	@ 0xf8
 8003bc6:	4393      	bics	r3, r2
 8003bc8:	0019      	movs	r1, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	699b      	ldr	r3, [r3, #24]
 8003bce:	00da      	lsls	r2, r3, #3
 8003bd0:	4b62      	ldr	r3, [pc, #392]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	635a      	str	r2, [r3, #52]	@ 0x34
 8003bd6:	e01e      	b.n	8003c16 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003bd8:	4b60      	ldr	r3, [pc, #384]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003bda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003bdc:	4b5f      	ldr	r3, [pc, #380]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003bde:	2104      	movs	r1, #4
 8003be0:	430a      	orrs	r2, r1
 8003be2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003be4:	4b5d      	ldr	r3, [pc, #372]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003be6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003be8:	4b5c      	ldr	r3, [pc, #368]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003bea:	2101      	movs	r1, #1
 8003bec:	438a      	bics	r2, r1
 8003bee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf0:	f7ff f8e6 	bl	8002dc0 <HAL_GetTick>
 8003bf4:	0003      	movs	r3, r0
 8003bf6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003bf8:	e008      	b.n	8003c0c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003bfa:	f7ff f8e1 	bl	8002dc0 <HAL_GetTick>
 8003bfe:	0002      	movs	r2, r0
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d901      	bls.n	8003c0c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e0a2      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003c0c:	4b53      	ldr	r3, [pc, #332]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003c0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c10:	2202      	movs	r2, #2
 8003c12:	4013      	ands	r3, r2
 8003c14:	d1f1      	bne.n	8003bfa <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d100      	bne.n	8003c20 <HAL_RCC_OscConfig+0x4e4>
 8003c1e:	e097      	b.n	8003d50 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c20:	4b4e      	ldr	r3, [pc, #312]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	220c      	movs	r2, #12
 8003c26:	4013      	ands	r3, r2
 8003c28:	2b08      	cmp	r3, #8
 8003c2a:	d100      	bne.n	8003c2e <HAL_RCC_OscConfig+0x4f2>
 8003c2c:	e06b      	b.n	8003d06 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d14c      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c36:	4b49      	ldr	r3, [pc, #292]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	4b48      	ldr	r3, [pc, #288]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003c3c:	494a      	ldr	r1, [pc, #296]	@ (8003d68 <HAL_RCC_OscConfig+0x62c>)
 8003c3e:	400a      	ands	r2, r1
 8003c40:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c42:	f7ff f8bd 	bl	8002dc0 <HAL_GetTick>
 8003c46:	0003      	movs	r3, r0
 8003c48:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c4c:	f7ff f8b8 	bl	8002dc0 <HAL_GetTick>
 8003c50:	0002      	movs	r2, r0
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e079      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c5e:	4b3f      	ldr	r3, [pc, #252]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	2380      	movs	r3, #128	@ 0x80
 8003c64:	049b      	lsls	r3, r3, #18
 8003c66:	4013      	ands	r3, r2
 8003c68:	d1f0      	bne.n	8003c4c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c6a:	4b3c      	ldr	r3, [pc, #240]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c6e:	220f      	movs	r2, #15
 8003c70:	4393      	bics	r3, r2
 8003c72:	0019      	movs	r1, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c78:	4b38      	ldr	r3, [pc, #224]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003c7e:	4b37      	ldr	r3, [pc, #220]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	4a3a      	ldr	r2, [pc, #232]	@ (8003d6c <HAL_RCC_OscConfig+0x630>)
 8003c84:	4013      	ands	r3, r2
 8003c86:	0019      	movs	r1, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c90:	431a      	orrs	r2, r3
 8003c92:	4b32      	ldr	r3, [pc, #200]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003c94:	430a      	orrs	r2, r1
 8003c96:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c98:	4b30      	ldr	r3, [pc, #192]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	4b2f      	ldr	r3, [pc, #188]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003c9e:	2180      	movs	r1, #128	@ 0x80
 8003ca0:	0449      	lsls	r1, r1, #17
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca6:	f7ff f88b 	bl	8002dc0 <HAL_GetTick>
 8003caa:	0003      	movs	r3, r0
 8003cac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cae:	e008      	b.n	8003cc2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cb0:	f7ff f886 	bl	8002dc0 <HAL_GetTick>
 8003cb4:	0002      	movs	r2, r0
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b02      	cmp	r3, #2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e047      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cc2:	4b26      	ldr	r3, [pc, #152]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	2380      	movs	r3, #128	@ 0x80
 8003cc8:	049b      	lsls	r3, r3, #18
 8003cca:	4013      	ands	r3, r2
 8003ccc:	d0f0      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x574>
 8003cce:	e03f      	b.n	8003d50 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd0:	4b22      	ldr	r3, [pc, #136]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	4b21      	ldr	r3, [pc, #132]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003cd6:	4924      	ldr	r1, [pc, #144]	@ (8003d68 <HAL_RCC_OscConfig+0x62c>)
 8003cd8:	400a      	ands	r2, r1
 8003cda:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cdc:	f7ff f870 	bl	8002dc0 <HAL_GetTick>
 8003ce0:	0003      	movs	r3, r0
 8003ce2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ce4:	e008      	b.n	8003cf8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ce6:	f7ff f86b 	bl	8002dc0 <HAL_GetTick>
 8003cea:	0002      	movs	r2, r0
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e02c      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cf8:	4b18      	ldr	r3, [pc, #96]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	2380      	movs	r3, #128	@ 0x80
 8003cfe:	049b      	lsls	r3, r3, #18
 8003d00:	4013      	ands	r3, r2
 8003d02:	d1f0      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x5aa>
 8003d04:	e024      	b.n	8003d50 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a1b      	ldr	r3, [r3, #32]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d101      	bne.n	8003d12 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e01f      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003d12:	4b12      	ldr	r3, [pc, #72]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003d18:	4b10      	ldr	r3, [pc, #64]	@ (8003d5c <HAL_RCC_OscConfig+0x620>)
 8003d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d1e:	697a      	ldr	r2, [r7, #20]
 8003d20:	2380      	movs	r3, #128	@ 0x80
 8003d22:	025b      	lsls	r3, r3, #9
 8003d24:	401a      	ands	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d10e      	bne.n	8003d4c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	220f      	movs	r2, #15
 8003d32:	401a      	ands	r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d107      	bne.n	8003d4c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003d3c:	697a      	ldr	r2, [r7, #20]
 8003d3e:	23f0      	movs	r3, #240	@ 0xf0
 8003d40:	039b      	lsls	r3, r3, #14
 8003d42:	401a      	ands	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d001      	beq.n	8003d50 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e000      	b.n	8003d52 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	0018      	movs	r0, r3
 8003d54:	46bd      	mov	sp, r7
 8003d56:	b008      	add	sp, #32
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	46c0      	nop			@ (mov r8, r8)
 8003d5c:	40021000 	.word	0x40021000
 8003d60:	00001388 	.word	0x00001388
 8003d64:	efffffff 	.word	0xefffffff
 8003d68:	feffffff 	.word	0xfeffffff
 8003d6c:	ffc2ffff 	.word	0xffc2ffff

08003d70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d101      	bne.n	8003d84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e0b3      	b.n	8003eec <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d84:	4b5b      	ldr	r3, [pc, #364]	@ (8003ef4 <HAL_RCC_ClockConfig+0x184>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	683a      	ldr	r2, [r7, #0]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d911      	bls.n	8003db6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d92:	4b58      	ldr	r3, [pc, #352]	@ (8003ef4 <HAL_RCC_ClockConfig+0x184>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2201      	movs	r2, #1
 8003d98:	4393      	bics	r3, r2
 8003d9a:	0019      	movs	r1, r3
 8003d9c:	4b55      	ldr	r3, [pc, #340]	@ (8003ef4 <HAL_RCC_ClockConfig+0x184>)
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	430a      	orrs	r2, r1
 8003da2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003da4:	4b53      	ldr	r3, [pc, #332]	@ (8003ef4 <HAL_RCC_ClockConfig+0x184>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2201      	movs	r2, #1
 8003daa:	4013      	ands	r3, r2
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d001      	beq.n	8003db6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e09a      	b.n	8003eec <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	d015      	beq.n	8003dec <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2204      	movs	r2, #4
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	d006      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003dca:	4b4b      	ldr	r3, [pc, #300]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003dcc:	685a      	ldr	r2, [r3, #4]
 8003dce:	4b4a      	ldr	r3, [pc, #296]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003dd0:	21e0      	movs	r1, #224	@ 0xe0
 8003dd2:	00c9      	lsls	r1, r1, #3
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dd8:	4b47      	ldr	r3, [pc, #284]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	22f0      	movs	r2, #240	@ 0xf0
 8003dde:	4393      	bics	r3, r2
 8003de0:	0019      	movs	r1, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	689a      	ldr	r2, [r3, #8]
 8003de6:	4b44      	ldr	r3, [pc, #272]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003de8:	430a      	orrs	r2, r1
 8003dea:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2201      	movs	r2, #1
 8003df2:	4013      	ands	r3, r2
 8003df4:	d040      	beq.n	8003e78 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d107      	bne.n	8003e0e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dfe:	4b3e      	ldr	r3, [pc, #248]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	2380      	movs	r3, #128	@ 0x80
 8003e04:	029b      	lsls	r3, r3, #10
 8003e06:	4013      	ands	r3, r2
 8003e08:	d114      	bne.n	8003e34 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e06e      	b.n	8003eec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d107      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e16:	4b38      	ldr	r3, [pc, #224]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	2380      	movs	r3, #128	@ 0x80
 8003e1c:	049b      	lsls	r3, r3, #18
 8003e1e:	4013      	ands	r3, r2
 8003e20:	d108      	bne.n	8003e34 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e062      	b.n	8003eec <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e26:	4b34      	ldr	r3, [pc, #208]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	d101      	bne.n	8003e34 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e05b      	b.n	8003eec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e34:	4b30      	ldr	r3, [pc, #192]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	2203      	movs	r2, #3
 8003e3a:	4393      	bics	r3, r2
 8003e3c:	0019      	movs	r1, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	4b2d      	ldr	r3, [pc, #180]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003e44:	430a      	orrs	r2, r1
 8003e46:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e48:	f7fe ffba 	bl	8002dc0 <HAL_GetTick>
 8003e4c:	0003      	movs	r3, r0
 8003e4e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e50:	e009      	b.n	8003e66 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e52:	f7fe ffb5 	bl	8002dc0 <HAL_GetTick>
 8003e56:	0002      	movs	r2, r0
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	4a27      	ldr	r2, [pc, #156]	@ (8003efc <HAL_RCC_ClockConfig+0x18c>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e042      	b.n	8003eec <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e66:	4b24      	ldr	r3, [pc, #144]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	220c      	movs	r2, #12
 8003e6c:	401a      	ands	r2, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d1ec      	bne.n	8003e52 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e78:	4b1e      	ldr	r3, [pc, #120]	@ (8003ef4 <HAL_RCC_ClockConfig+0x184>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	4013      	ands	r3, r2
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d211      	bcs.n	8003eaa <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e86:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef4 <HAL_RCC_ClockConfig+0x184>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	4393      	bics	r3, r2
 8003e8e:	0019      	movs	r1, r3
 8003e90:	4b18      	ldr	r3, [pc, #96]	@ (8003ef4 <HAL_RCC_ClockConfig+0x184>)
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e98:	4b16      	ldr	r3, [pc, #88]	@ (8003ef4 <HAL_RCC_ClockConfig+0x184>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d001      	beq.n	8003eaa <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e020      	b.n	8003eec <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2204      	movs	r2, #4
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	d009      	beq.n	8003ec8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003eb4:	4b10      	ldr	r3, [pc, #64]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	4a11      	ldr	r2, [pc, #68]	@ (8003f00 <HAL_RCC_ClockConfig+0x190>)
 8003eba:	4013      	ands	r3, r2
 8003ebc:	0019      	movs	r1, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	68da      	ldr	r2, [r3, #12]
 8003ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003ec8:	f000 f820 	bl	8003f0c <HAL_RCC_GetSysClockFreq>
 8003ecc:	0001      	movs	r1, r0
 8003ece:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef8 <HAL_RCC_ClockConfig+0x188>)
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	091b      	lsrs	r3, r3, #4
 8003ed4:	220f      	movs	r2, #15
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	4a0a      	ldr	r2, [pc, #40]	@ (8003f04 <HAL_RCC_ClockConfig+0x194>)
 8003eda:	5cd3      	ldrb	r3, [r2, r3]
 8003edc:	000a      	movs	r2, r1
 8003ede:	40da      	lsrs	r2, r3
 8003ee0:	4b09      	ldr	r3, [pc, #36]	@ (8003f08 <HAL_RCC_ClockConfig+0x198>)
 8003ee2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003ee4:	2000      	movs	r0, #0
 8003ee6:	f7fe ff25 	bl	8002d34 <HAL_InitTick>
  
  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	0018      	movs	r0, r3
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	b004      	add	sp, #16
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	40022000 	.word	0x40022000
 8003ef8:	40021000 	.word	0x40021000
 8003efc:	00001388 	.word	0x00001388
 8003f00:	fffff8ff 	.word	0xfffff8ff
 8003f04:	08009efc 	.word	0x08009efc
 8003f08:	20000000 	.word	0x20000000

08003f0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f12:	2300      	movs	r3, #0
 8003f14:	60fb      	str	r3, [r7, #12]
 8003f16:	2300      	movs	r3, #0
 8003f18:	60bb      	str	r3, [r7, #8]
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	617b      	str	r3, [r7, #20]
 8003f1e:	2300      	movs	r3, #0
 8003f20:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003f22:	2300      	movs	r3, #0
 8003f24:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003f26:	4b20      	ldr	r3, [pc, #128]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	220c      	movs	r2, #12
 8003f30:	4013      	ands	r3, r2
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	d002      	beq.n	8003f3c <HAL_RCC_GetSysClockFreq+0x30>
 8003f36:	2b08      	cmp	r3, #8
 8003f38:	d003      	beq.n	8003f42 <HAL_RCC_GetSysClockFreq+0x36>
 8003f3a:	e02c      	b.n	8003f96 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8003fac <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f3e:	613b      	str	r3, [r7, #16]
      break;
 8003f40:	e02c      	b.n	8003f9c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	0c9b      	lsrs	r3, r3, #18
 8003f46:	220f      	movs	r2, #15
 8003f48:	4013      	ands	r3, r2
 8003f4a:	4a19      	ldr	r2, [pc, #100]	@ (8003fb0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f4c:	5cd3      	ldrb	r3, [r2, r3]
 8003f4e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003f50:	4b15      	ldr	r3, [pc, #84]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f54:	220f      	movs	r2, #15
 8003f56:	4013      	ands	r3, r2
 8003f58:	4a16      	ldr	r2, [pc, #88]	@ (8003fb4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8003f5a:	5cd3      	ldrb	r3, [r2, r3]
 8003f5c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	2380      	movs	r3, #128	@ 0x80
 8003f62:	025b      	lsls	r3, r3, #9
 8003f64:	4013      	ands	r3, r2
 8003f66:	d009      	beq.n	8003f7c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f68:	68b9      	ldr	r1, [r7, #8]
 8003f6a:	4810      	ldr	r0, [pc, #64]	@ (8003fac <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f6c:	f7fc f8e8 	bl	8000140 <__udivsi3>
 8003f70:	0003      	movs	r3, r0
 8003f72:	001a      	movs	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4353      	muls	r3, r2
 8003f78:	617b      	str	r3, [r7, #20]
 8003f7a:	e009      	b.n	8003f90 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	000a      	movs	r2, r1
 8003f80:	0152      	lsls	r2, r2, #5
 8003f82:	1a52      	subs	r2, r2, r1
 8003f84:	0193      	lsls	r3, r2, #6
 8003f86:	1a9b      	subs	r3, r3, r2
 8003f88:	00db      	lsls	r3, r3, #3
 8003f8a:	185b      	adds	r3, r3, r1
 8003f8c:	021b      	lsls	r3, r3, #8
 8003f8e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	613b      	str	r3, [r7, #16]
      break;
 8003f94:	e002      	b.n	8003f9c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f96:	4b05      	ldr	r3, [pc, #20]	@ (8003fac <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f98:	613b      	str	r3, [r7, #16]
      break;
 8003f9a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003f9c:	693b      	ldr	r3, [r7, #16]
}
 8003f9e:	0018      	movs	r0, r3
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	b006      	add	sp, #24
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	46c0      	nop			@ (mov r8, r8)
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	007a1200 	.word	0x007a1200
 8003fb0:	08009f14 	.word	0x08009f14
 8003fb4:	08009f24 	.word	0x08009f24

08003fb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fbc:	4b02      	ldr	r3, [pc, #8]	@ (8003fc8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
}
 8003fc0:	0018      	movs	r0, r3
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	46c0      	nop			@ (mov r8, r8)
 8003fc8:	20000000 	.word	0x20000000

08003fcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003fd0:	f7ff fff2 	bl	8003fb8 <HAL_RCC_GetHCLKFreq>
 8003fd4:	0001      	movs	r1, r0
 8003fd6:	4b06      	ldr	r3, [pc, #24]	@ (8003ff0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	0a1b      	lsrs	r3, r3, #8
 8003fdc:	2207      	movs	r2, #7
 8003fde:	4013      	ands	r3, r2
 8003fe0:	4a04      	ldr	r2, [pc, #16]	@ (8003ff4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003fe2:	5cd3      	ldrb	r3, [r2, r3]
 8003fe4:	40d9      	lsrs	r1, r3
 8003fe6:	000b      	movs	r3, r1
}    
 8003fe8:	0018      	movs	r0, r3
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	46c0      	nop			@ (mov r8, r8)
 8003ff0:	40021000 	.word	0x40021000
 8003ff4:	08009f0c 	.word	0x08009f0c

08003ff8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b086      	sub	sp, #24
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004000:	2300      	movs	r3, #0
 8004002:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004004:	2300      	movs	r3, #0
 8004006:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	2380      	movs	r3, #128	@ 0x80
 800400e:	025b      	lsls	r3, r3, #9
 8004010:	4013      	ands	r3, r2
 8004012:	d100      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004014:	e08e      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004016:	2017      	movs	r0, #23
 8004018:	183b      	adds	r3, r7, r0
 800401a:	2200      	movs	r2, #0
 800401c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800401e:	4b5f      	ldr	r3, [pc, #380]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004020:	69da      	ldr	r2, [r3, #28]
 8004022:	2380      	movs	r3, #128	@ 0x80
 8004024:	055b      	lsls	r3, r3, #21
 8004026:	4013      	ands	r3, r2
 8004028:	d110      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800402a:	4b5c      	ldr	r3, [pc, #368]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800402c:	69da      	ldr	r2, [r3, #28]
 800402e:	4b5b      	ldr	r3, [pc, #364]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004030:	2180      	movs	r1, #128	@ 0x80
 8004032:	0549      	lsls	r1, r1, #21
 8004034:	430a      	orrs	r2, r1
 8004036:	61da      	str	r2, [r3, #28]
 8004038:	4b58      	ldr	r3, [pc, #352]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800403a:	69da      	ldr	r2, [r3, #28]
 800403c:	2380      	movs	r3, #128	@ 0x80
 800403e:	055b      	lsls	r3, r3, #21
 8004040:	4013      	ands	r3, r2
 8004042:	60bb      	str	r3, [r7, #8]
 8004044:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004046:	183b      	adds	r3, r7, r0
 8004048:	2201      	movs	r2, #1
 800404a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800404c:	4b54      	ldr	r3, [pc, #336]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	2380      	movs	r3, #128	@ 0x80
 8004052:	005b      	lsls	r3, r3, #1
 8004054:	4013      	ands	r3, r2
 8004056:	d11a      	bne.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004058:	4b51      	ldr	r3, [pc, #324]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	4b50      	ldr	r3, [pc, #320]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800405e:	2180      	movs	r1, #128	@ 0x80
 8004060:	0049      	lsls	r1, r1, #1
 8004062:	430a      	orrs	r2, r1
 8004064:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004066:	f7fe feab 	bl	8002dc0 <HAL_GetTick>
 800406a:	0003      	movs	r3, r0
 800406c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800406e:	e008      	b.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004070:	f7fe fea6 	bl	8002dc0 <HAL_GetTick>
 8004074:	0002      	movs	r2, r0
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b64      	cmp	r3, #100	@ 0x64
 800407c:	d901      	bls.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e087      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004082:	4b47      	ldr	r3, [pc, #284]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	2380      	movs	r3, #128	@ 0x80
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	4013      	ands	r3, r2
 800408c:	d0f0      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800408e:	4b43      	ldr	r3, [pc, #268]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004090:	6a1a      	ldr	r2, [r3, #32]
 8004092:	23c0      	movs	r3, #192	@ 0xc0
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4013      	ands	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d034      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x112>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685a      	ldr	r2, [r3, #4]
 80040a4:	23c0      	movs	r3, #192	@ 0xc0
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	4013      	ands	r3, r2
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d02c      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040b0:	4b3a      	ldr	r3, [pc, #232]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	4a3b      	ldr	r2, [pc, #236]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80040b6:	4013      	ands	r3, r2
 80040b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040ba:	4b38      	ldr	r3, [pc, #224]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040bc:	6a1a      	ldr	r2, [r3, #32]
 80040be:	4b37      	ldr	r3, [pc, #220]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040c0:	2180      	movs	r1, #128	@ 0x80
 80040c2:	0249      	lsls	r1, r1, #9
 80040c4:	430a      	orrs	r2, r1
 80040c6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040c8:	4b34      	ldr	r3, [pc, #208]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040ca:	6a1a      	ldr	r2, [r3, #32]
 80040cc:	4b33      	ldr	r3, [pc, #204]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040ce:	4936      	ldr	r1, [pc, #216]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80040d0:	400a      	ands	r2, r1
 80040d2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80040d4:	4b31      	ldr	r3, [pc, #196]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2201      	movs	r2, #1
 80040de:	4013      	ands	r3, r2
 80040e0:	d013      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e2:	f7fe fe6d 	bl	8002dc0 <HAL_GetTick>
 80040e6:	0003      	movs	r3, r0
 80040e8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040ea:	e009      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ec:	f7fe fe68 	bl	8002dc0 <HAL_GetTick>
 80040f0:	0002      	movs	r2, r0
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	4a2d      	ldr	r2, [pc, #180]	@ (80041ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d901      	bls.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e048      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004100:	4b26      	ldr	r3, [pc, #152]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	2202      	movs	r2, #2
 8004106:	4013      	ands	r3, r2
 8004108:	d0f0      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800410a:	4b24      	ldr	r3, [pc, #144]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	4a25      	ldr	r2, [pc, #148]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004110:	4013      	ands	r3, r2
 8004112:	0019      	movs	r1, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685a      	ldr	r2, [r3, #4]
 8004118:	4b20      	ldr	r3, [pc, #128]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800411a:	430a      	orrs	r2, r1
 800411c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800411e:	2317      	movs	r3, #23
 8004120:	18fb      	adds	r3, r7, r3
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	2b01      	cmp	r3, #1
 8004126:	d105      	bne.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004128:	4b1c      	ldr	r3, [pc, #112]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800412a:	69da      	ldr	r2, [r3, #28]
 800412c:	4b1b      	ldr	r3, [pc, #108]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800412e:	4920      	ldr	r1, [pc, #128]	@ (80041b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004130:	400a      	ands	r2, r1
 8004132:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2201      	movs	r2, #1
 800413a:	4013      	ands	r3, r2
 800413c:	d009      	beq.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800413e:	4b17      	ldr	r3, [pc, #92]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004142:	2203      	movs	r2, #3
 8004144:	4393      	bics	r3, r2
 8004146:	0019      	movs	r1, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689a      	ldr	r2, [r3, #8]
 800414c:	4b13      	ldr	r3, [pc, #76]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800414e:	430a      	orrs	r2, r1
 8004150:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2220      	movs	r2, #32
 8004158:	4013      	ands	r3, r2
 800415a:	d009      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800415c:	4b0f      	ldr	r3, [pc, #60]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800415e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004160:	2210      	movs	r2, #16
 8004162:	4393      	bics	r3, r2
 8004164:	0019      	movs	r1, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68da      	ldr	r2, [r3, #12]
 800416a:	4b0c      	ldr	r3, [pc, #48]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800416c:	430a      	orrs	r2, r1
 800416e:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	2380      	movs	r3, #128	@ 0x80
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	4013      	ands	r3, r2
 800417a:	d009      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800417c:	4b07      	ldr	r3, [pc, #28]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800417e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004180:	2240      	movs	r2, #64	@ 0x40
 8004182:	4393      	bics	r3, r2
 8004184:	0019      	movs	r1, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	691a      	ldr	r2, [r3, #16]
 800418a:	4b04      	ldr	r3, [pc, #16]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800418c:	430a      	orrs	r2, r1
 800418e:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	0018      	movs	r0, r3
 8004194:	46bd      	mov	sp, r7
 8004196:	b006      	add	sp, #24
 8004198:	bd80      	pop	{r7, pc}
 800419a:	46c0      	nop			@ (mov r8, r8)
 800419c:	40021000 	.word	0x40021000
 80041a0:	40007000 	.word	0x40007000
 80041a4:	fffffcff 	.word	0xfffffcff
 80041a8:	fffeffff 	.word	0xfffeffff
 80041ac:	00001388 	.word	0x00001388
 80041b0:	efffffff 	.word	0xefffffff

080041b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e0a8      	b.n	8004318 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d109      	bne.n	80041e2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685a      	ldr	r2, [r3, #4]
 80041d2:	2382      	movs	r3, #130	@ 0x82
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d009      	beq.n	80041ee <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	61da      	str	r2, [r3, #28]
 80041e0:	e005      	b.n	80041ee <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2200      	movs	r2, #0
 80041f2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	225d      	movs	r2, #93	@ 0x5d
 80041f8:	5c9b      	ldrb	r3, [r3, r2]
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d107      	bne.n	8004210 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	225c      	movs	r2, #92	@ 0x5c
 8004204:	2100      	movs	r1, #0
 8004206:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	0018      	movs	r0, r3
 800420c:	f7fe fbdc 	bl	80029c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	225d      	movs	r2, #93	@ 0x5d
 8004214:	2102      	movs	r1, #2
 8004216:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2140      	movs	r1, #64	@ 0x40
 8004224:	438a      	bics	r2, r1
 8004226:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	68da      	ldr	r2, [r3, #12]
 800422c:	23e0      	movs	r3, #224	@ 0xe0
 800422e:	00db      	lsls	r3, r3, #3
 8004230:	429a      	cmp	r2, r3
 8004232:	d902      	bls.n	800423a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004234:	2300      	movs	r3, #0
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	e002      	b.n	8004240 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800423a:	2380      	movs	r3, #128	@ 0x80
 800423c:	015b      	lsls	r3, r3, #5
 800423e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68da      	ldr	r2, [r3, #12]
 8004244:	23f0      	movs	r3, #240	@ 0xf0
 8004246:	011b      	lsls	r3, r3, #4
 8004248:	429a      	cmp	r2, r3
 800424a:	d008      	beq.n	800425e <HAL_SPI_Init+0xaa>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68da      	ldr	r2, [r3, #12]
 8004250:	23e0      	movs	r3, #224	@ 0xe0
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	429a      	cmp	r2, r3
 8004256:	d002      	beq.n	800425e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685a      	ldr	r2, [r3, #4]
 8004262:	2382      	movs	r3, #130	@ 0x82
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	401a      	ands	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6899      	ldr	r1, [r3, #8]
 800426c:	2384      	movs	r3, #132	@ 0x84
 800426e:	021b      	lsls	r3, r3, #8
 8004270:	400b      	ands	r3, r1
 8004272:	431a      	orrs	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	2102      	movs	r1, #2
 800427a:	400b      	ands	r3, r1
 800427c:	431a      	orrs	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	2101      	movs	r1, #1
 8004284:	400b      	ands	r3, r1
 8004286:	431a      	orrs	r2, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6999      	ldr	r1, [r3, #24]
 800428c:	2380      	movs	r3, #128	@ 0x80
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	400b      	ands	r3, r1
 8004292:	431a      	orrs	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	69db      	ldr	r3, [r3, #28]
 8004298:	2138      	movs	r1, #56	@ 0x38
 800429a:	400b      	ands	r3, r1
 800429c:	431a      	orrs	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	2180      	movs	r1, #128	@ 0x80
 80042a4:	400b      	ands	r3, r1
 80042a6:	431a      	orrs	r2, r3
 80042a8:	0011      	movs	r1, r2
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80042ae:	2380      	movs	r3, #128	@ 0x80
 80042b0:	019b      	lsls	r3, r3, #6
 80042b2:	401a      	ands	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	430a      	orrs	r2, r1
 80042ba:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	0c1b      	lsrs	r3, r3, #16
 80042c2:	2204      	movs	r2, #4
 80042c4:	401a      	ands	r2, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ca:	2110      	movs	r1, #16
 80042cc:	400b      	ands	r3, r1
 80042ce:	431a      	orrs	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042d4:	2108      	movs	r1, #8
 80042d6:	400b      	ands	r3, r1
 80042d8:	431a      	orrs	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68d9      	ldr	r1, [r3, #12]
 80042de:	23f0      	movs	r3, #240	@ 0xf0
 80042e0:	011b      	lsls	r3, r3, #4
 80042e2:	400b      	ands	r3, r1
 80042e4:	431a      	orrs	r2, r3
 80042e6:	0011      	movs	r1, r2
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	2380      	movs	r3, #128	@ 0x80
 80042ec:	015b      	lsls	r3, r3, #5
 80042ee:	401a      	ands	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	430a      	orrs	r2, r1
 80042f6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	69da      	ldr	r2, [r3, #28]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4907      	ldr	r1, [pc, #28]	@ (8004320 <HAL_SPI_Init+0x16c>)
 8004304:	400a      	ands	r2, r1
 8004306:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	225d      	movs	r2, #93	@ 0x5d
 8004312:	2101      	movs	r1, #1
 8004314:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004316:	2300      	movs	r3, #0
}
 8004318:	0018      	movs	r0, r3
 800431a:	46bd      	mov	sp, r7
 800431c:	b004      	add	sp, #16
 800431e:	bd80      	pop	{r7, pc}
 8004320:	fffff7ff 	.word	0xfffff7ff

08004324 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004324:	b590      	push	{r4, r7, lr}
 8004326:	b089      	sub	sp, #36	@ 0x24
 8004328:	af02      	add	r7, sp, #8
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	603b      	str	r3, [r7, #0]
 8004330:	1dbb      	adds	r3, r7, #6
 8004332:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004334:	2117      	movs	r1, #23
 8004336:	187b      	adds	r3, r7, r1
 8004338:	2200      	movs	r2, #0
 800433a:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	225d      	movs	r2, #93	@ 0x5d
 8004340:	5c9b      	ldrb	r3, [r3, r2]
 8004342:	b2db      	uxtb	r3, r3
 8004344:	2b01      	cmp	r3, #1
 8004346:	d003      	beq.n	8004350 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8004348:	187b      	adds	r3, r7, r1
 800434a:	2202      	movs	r2, #2
 800434c:	701a      	strb	r2, [r3, #0]
    goto error;
 800434e:	e12b      	b.n	80045a8 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	685a      	ldr	r2, [r3, #4]
 8004354:	2382      	movs	r3, #130	@ 0x82
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	429a      	cmp	r2, r3
 800435a:	d113      	bne.n	8004384 <HAL_SPI_Receive+0x60>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d10f      	bne.n	8004384 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	225d      	movs	r2, #93	@ 0x5d
 8004368:	2104      	movs	r1, #4
 800436a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800436c:	1dbb      	adds	r3, r7, #6
 800436e:	881c      	ldrh	r4, [r3, #0]
 8004370:	68ba      	ldr	r2, [r7, #8]
 8004372:	68b9      	ldr	r1, [r7, #8]
 8004374:	68f8      	ldr	r0, [r7, #12]
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	0023      	movs	r3, r4
 800437c:	f000 f924 	bl	80045c8 <HAL_SPI_TransmitReceive>
 8004380:	0003      	movs	r3, r0
 8004382:	e118      	b.n	80045b6 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	225c      	movs	r2, #92	@ 0x5c
 8004388:	5c9b      	ldrb	r3, [r3, r2]
 800438a:	2b01      	cmp	r3, #1
 800438c:	d101      	bne.n	8004392 <HAL_SPI_Receive+0x6e>
 800438e:	2302      	movs	r3, #2
 8004390:	e111      	b.n	80045b6 <HAL_SPI_Receive+0x292>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	225c      	movs	r2, #92	@ 0x5c
 8004396:	2101      	movs	r1, #1
 8004398:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800439a:	f7fe fd11 	bl	8002dc0 <HAL_GetTick>
 800439e:	0003      	movs	r3, r0
 80043a0:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_SPI_Receive+0x8c>
 80043a8:	1dbb      	adds	r3, r7, #6
 80043aa:	881b      	ldrh	r3, [r3, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d104      	bne.n	80043ba <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 80043b0:	2317      	movs	r3, #23
 80043b2:	18fb      	adds	r3, r7, r3
 80043b4:	2201      	movs	r2, #1
 80043b6:	701a      	strb	r2, [r3, #0]
    goto error;
 80043b8:	e0f6      	b.n	80045a8 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	225d      	movs	r2, #93	@ 0x5d
 80043be:	2104      	movs	r1, #4
 80043c0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	68ba      	ldr	r2, [r7, #8]
 80043cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	1dba      	adds	r2, r7, #6
 80043d2:	2144      	movs	r1, #68	@ 0x44
 80043d4:	8812      	ldrh	r2, [r2, #0]
 80043d6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	1dba      	adds	r2, r7, #6
 80043dc:	2146      	movs	r1, #70	@ 0x46
 80043de:	8812      	ldrh	r2, [r2, #0]
 80043e0:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	68da      	ldr	r2, [r3, #12]
 8004404:	23e0      	movs	r3, #224	@ 0xe0
 8004406:	00db      	lsls	r3, r3, #3
 8004408:	429a      	cmp	r2, r3
 800440a:	d908      	bls.n	800441e <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	685a      	ldr	r2, [r3, #4]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	496a      	ldr	r1, [pc, #424]	@ (80045c0 <HAL_SPI_Receive+0x29c>)
 8004418:	400a      	ands	r2, r1
 800441a:	605a      	str	r2, [r3, #4]
 800441c:	e008      	b.n	8004430 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	685a      	ldr	r2, [r3, #4]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2180      	movs	r1, #128	@ 0x80
 800442a:	0149      	lsls	r1, r1, #5
 800442c:	430a      	orrs	r2, r1
 800442e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	2380      	movs	r3, #128	@ 0x80
 8004436:	021b      	lsls	r3, r3, #8
 8004438:	429a      	cmp	r2, r3
 800443a:	d10f      	bne.n	800445c <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2140      	movs	r1, #64	@ 0x40
 8004448:	438a      	bics	r2, r1
 800444a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	495b      	ldr	r1, [pc, #364]	@ (80045c4 <HAL_SPI_Receive+0x2a0>)
 8004458:	400a      	ands	r2, r1
 800445a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2240      	movs	r2, #64	@ 0x40
 8004464:	4013      	ands	r3, r2
 8004466:	2b40      	cmp	r3, #64	@ 0x40
 8004468:	d007      	beq.n	800447a <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2140      	movs	r1, #64	@ 0x40
 8004476:	430a      	orrs	r2, r1
 8004478:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	68da      	ldr	r2, [r3, #12]
 800447e:	23e0      	movs	r3, #224	@ 0xe0
 8004480:	00db      	lsls	r3, r3, #3
 8004482:	429a      	cmp	r2, r3
 8004484:	d900      	bls.n	8004488 <HAL_SPI_Receive+0x164>
 8004486:	e071      	b.n	800456c <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004488:	e035      	b.n	80044f6 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	2201      	movs	r2, #1
 8004492:	4013      	ands	r3, r2
 8004494:	2b01      	cmp	r3, #1
 8004496:	d117      	bne.n	80044c8 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	330c      	adds	r3, #12
 800449e:	001a      	movs	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a4:	7812      	ldrb	r2, [r2, #0]
 80044a6:	b2d2      	uxtb	r2, r2
 80044a8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ae:	1c5a      	adds	r2, r3, #1
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2246      	movs	r2, #70	@ 0x46
 80044b8:	5a9b      	ldrh	r3, [r3, r2]
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	3b01      	subs	r3, #1
 80044be:	b299      	uxth	r1, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2246      	movs	r2, #70	@ 0x46
 80044c4:	5299      	strh	r1, [r3, r2]
 80044c6:	e016      	b.n	80044f6 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044c8:	f7fe fc7a 	bl	8002dc0 <HAL_GetTick>
 80044cc:	0002      	movs	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	683a      	ldr	r2, [r7, #0]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d802      	bhi.n	80044de <HAL_SPI_Receive+0x1ba>
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	3301      	adds	r3, #1
 80044dc:	d102      	bne.n	80044e4 <HAL_SPI_Receive+0x1c0>
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d108      	bne.n	80044f6 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 80044e4:	2317      	movs	r3, #23
 80044e6:	18fb      	adds	r3, r7, r3
 80044e8:	2203      	movs	r2, #3
 80044ea:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	225d      	movs	r2, #93	@ 0x5d
 80044f0:	2101      	movs	r1, #1
 80044f2:	5499      	strb	r1, [r3, r2]
          goto error;
 80044f4:	e058      	b.n	80045a8 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2246      	movs	r2, #70	@ 0x46
 80044fa:	5a9b      	ldrh	r3, [r3, r2]
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1c3      	bne.n	800448a <HAL_SPI_Receive+0x166>
 8004502:	e039      	b.n	8004578 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	2201      	movs	r2, #1
 800450c:	4013      	ands	r3, r2
 800450e:	2b01      	cmp	r3, #1
 8004510:	d115      	bne.n	800453e <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68da      	ldr	r2, [r3, #12]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451c:	b292      	uxth	r2, r2
 800451e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004524:	1c9a      	adds	r2, r3, #2
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2246      	movs	r2, #70	@ 0x46
 800452e:	5a9b      	ldrh	r3, [r3, r2]
 8004530:	b29b      	uxth	r3, r3
 8004532:	3b01      	subs	r3, #1
 8004534:	b299      	uxth	r1, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2246      	movs	r2, #70	@ 0x46
 800453a:	5299      	strh	r1, [r3, r2]
 800453c:	e016      	b.n	800456c <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800453e:	f7fe fc3f 	bl	8002dc0 <HAL_GetTick>
 8004542:	0002      	movs	r2, r0
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	683a      	ldr	r2, [r7, #0]
 800454a:	429a      	cmp	r2, r3
 800454c:	d802      	bhi.n	8004554 <HAL_SPI_Receive+0x230>
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	3301      	adds	r3, #1
 8004552:	d102      	bne.n	800455a <HAL_SPI_Receive+0x236>
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d108      	bne.n	800456c <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 800455a:	2317      	movs	r3, #23
 800455c:	18fb      	adds	r3, r7, r3
 800455e:	2203      	movs	r2, #3
 8004560:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	225d      	movs	r2, #93	@ 0x5d
 8004566:	2101      	movs	r1, #1
 8004568:	5499      	strb	r1, [r3, r2]
          goto error;
 800456a:	e01d      	b.n	80045a8 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2246      	movs	r2, #70	@ 0x46
 8004570:	5a9b      	ldrh	r3, [r3, r2]
 8004572:	b29b      	uxth	r3, r3
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1c5      	bne.n	8004504 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	6839      	ldr	r1, [r7, #0]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	0018      	movs	r0, r3
 8004580:	f000 fb34 	bl	8004bec <SPI_EndRxTransaction>
 8004584:	1e03      	subs	r3, r0, #0
 8004586:	d002      	beq.n	800458e <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2220      	movs	r2, #32
 800458c:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004592:	2b00      	cmp	r3, #0
 8004594:	d004      	beq.n	80045a0 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8004596:	2317      	movs	r3, #23
 8004598:	18fb      	adds	r3, r7, r3
 800459a:	2201      	movs	r2, #1
 800459c:	701a      	strb	r2, [r3, #0]
 800459e:	e003      	b.n	80045a8 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	225d      	movs	r2, #93	@ 0x5d
 80045a4:	2101      	movs	r1, #1
 80045a6:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	225c      	movs	r2, #92	@ 0x5c
 80045ac:	2100      	movs	r1, #0
 80045ae:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80045b0:	2317      	movs	r3, #23
 80045b2:	18fb      	adds	r3, r7, r3
 80045b4:	781b      	ldrb	r3, [r3, #0]
}
 80045b6:	0018      	movs	r0, r3
 80045b8:	46bd      	mov	sp, r7
 80045ba:	b007      	add	sp, #28
 80045bc:	bd90      	pop	{r4, r7, pc}
 80045be:	46c0      	nop			@ (mov r8, r8)
 80045c0:	ffffefff 	.word	0xffffefff
 80045c4:	ffffbfff 	.word	0xffffbfff

080045c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b08a      	sub	sp, #40	@ 0x28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
 80045d4:	001a      	movs	r2, r3
 80045d6:	1cbb      	adds	r3, r7, #2
 80045d8:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045da:	2301      	movs	r3, #1
 80045dc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80045de:	2323      	movs	r3, #35	@ 0x23
 80045e0:	18fb      	adds	r3, r7, r3
 80045e2:	2200      	movs	r2, #0
 80045e4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	225c      	movs	r2, #92	@ 0x5c
 80045ea:	5c9b      	ldrb	r3, [r3, r2]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d101      	bne.n	80045f4 <HAL_SPI_TransmitReceive+0x2c>
 80045f0:	2302      	movs	r3, #2
 80045f2:	e1c4      	b.n	800497e <HAL_SPI_TransmitReceive+0x3b6>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	225c      	movs	r2, #92	@ 0x5c
 80045f8:	2101      	movs	r1, #1
 80045fa:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045fc:	f7fe fbe0 	bl	8002dc0 <HAL_GetTick>
 8004600:	0003      	movs	r3, r0
 8004602:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004604:	201b      	movs	r0, #27
 8004606:	183b      	adds	r3, r7, r0
 8004608:	68fa      	ldr	r2, [r7, #12]
 800460a:	215d      	movs	r1, #93	@ 0x5d
 800460c:	5c52      	ldrb	r2, [r2, r1]
 800460e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004616:	2312      	movs	r3, #18
 8004618:	18fb      	adds	r3, r7, r3
 800461a:	1cba      	adds	r2, r7, #2
 800461c:	8812      	ldrh	r2, [r2, #0]
 800461e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004620:	183b      	adds	r3, r7, r0
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	2b01      	cmp	r3, #1
 8004626:	d011      	beq.n	800464c <HAL_SPI_TransmitReceive+0x84>
 8004628:	697a      	ldr	r2, [r7, #20]
 800462a:	2382      	movs	r3, #130	@ 0x82
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	429a      	cmp	r2, r3
 8004630:	d107      	bne.n	8004642 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d103      	bne.n	8004642 <HAL_SPI_TransmitReceive+0x7a>
 800463a:	183b      	adds	r3, r7, r0
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	2b04      	cmp	r3, #4
 8004640:	d004      	beq.n	800464c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8004642:	2323      	movs	r3, #35	@ 0x23
 8004644:	18fb      	adds	r3, r7, r3
 8004646:	2202      	movs	r2, #2
 8004648:	701a      	strb	r2, [r3, #0]
    goto error;
 800464a:	e191      	b.n	8004970 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d006      	beq.n	8004660 <HAL_SPI_TransmitReceive+0x98>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d003      	beq.n	8004660 <HAL_SPI_TransmitReceive+0x98>
 8004658:	1cbb      	adds	r3, r7, #2
 800465a:	881b      	ldrh	r3, [r3, #0]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d104      	bne.n	800466a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8004660:	2323      	movs	r3, #35	@ 0x23
 8004662:	18fb      	adds	r3, r7, r3
 8004664:	2201      	movs	r2, #1
 8004666:	701a      	strb	r2, [r3, #0]
    goto error;
 8004668:	e182      	b.n	8004970 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	225d      	movs	r2, #93	@ 0x5d
 800466e:	5c9b      	ldrb	r3, [r3, r2]
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b04      	cmp	r3, #4
 8004674:	d003      	beq.n	800467e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	225d      	movs	r2, #93	@ 0x5d
 800467a:	2105      	movs	r1, #5
 800467c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	1cba      	adds	r2, r7, #2
 800468e:	2146      	movs	r1, #70	@ 0x46
 8004690:	8812      	ldrh	r2, [r2, #0]
 8004692:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	1cba      	adds	r2, r7, #2
 8004698:	2144      	movs	r1, #68	@ 0x44
 800469a:	8812      	ldrh	r2, [r2, #0]
 800469c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	1cba      	adds	r2, r7, #2
 80046a8:	8812      	ldrh	r2, [r2, #0]
 80046aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	1cba      	adds	r2, r7, #2
 80046b0:	8812      	ldrh	r2, [r2, #0]
 80046b2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	68da      	ldr	r2, [r3, #12]
 80046c4:	23e0      	movs	r3, #224	@ 0xe0
 80046c6:	00db      	lsls	r3, r3, #3
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d908      	bls.n	80046de <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	49ac      	ldr	r1, [pc, #688]	@ (8004988 <HAL_SPI_TransmitReceive+0x3c0>)
 80046d8:	400a      	ands	r2, r1
 80046da:	605a      	str	r2, [r3, #4]
 80046dc:	e008      	b.n	80046f0 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	685a      	ldr	r2, [r3, #4]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2180      	movs	r1, #128	@ 0x80
 80046ea:	0149      	lsls	r1, r1, #5
 80046ec:	430a      	orrs	r2, r1
 80046ee:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2240      	movs	r2, #64	@ 0x40
 80046f8:	4013      	ands	r3, r2
 80046fa:	2b40      	cmp	r3, #64	@ 0x40
 80046fc:	d007      	beq.n	800470e <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2140      	movs	r1, #64	@ 0x40
 800470a:	430a      	orrs	r2, r1
 800470c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	23e0      	movs	r3, #224	@ 0xe0
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	429a      	cmp	r2, r3
 8004718:	d800      	bhi.n	800471c <HAL_SPI_TransmitReceive+0x154>
 800471a:	e083      	b.n	8004824 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d005      	beq.n	8004730 <HAL_SPI_TransmitReceive+0x168>
 8004724:	2312      	movs	r3, #18
 8004726:	18fb      	adds	r3, r7, r3
 8004728:	881b      	ldrh	r3, [r3, #0]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d000      	beq.n	8004730 <HAL_SPI_TransmitReceive+0x168>
 800472e:	e06d      	b.n	800480c <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004734:	881a      	ldrh	r2, [r3, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004740:	1c9a      	adds	r2, r3, #2
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800474a:	b29b      	uxth	r3, r3
 800474c:	3b01      	subs	r3, #1
 800474e:	b29a      	uxth	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004754:	e05a      	b.n	800480c <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	2202      	movs	r2, #2
 800475e:	4013      	ands	r3, r2
 8004760:	2b02      	cmp	r3, #2
 8004762:	d11b      	bne.n	800479c <HAL_SPI_TransmitReceive+0x1d4>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004768:	b29b      	uxth	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d016      	beq.n	800479c <HAL_SPI_TransmitReceive+0x1d4>
 800476e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004770:	2b01      	cmp	r3, #1
 8004772:	d113      	bne.n	800479c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004778:	881a      	ldrh	r2, [r3, #0]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004784:	1c9a      	adds	r2, r3, #2
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800478e:	b29b      	uxth	r3, r3
 8004790:	3b01      	subs	r3, #1
 8004792:	b29a      	uxth	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004798:	2300      	movs	r3, #0
 800479a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	2201      	movs	r2, #1
 80047a4:	4013      	ands	r3, r2
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d11c      	bne.n	80047e4 <HAL_SPI_TransmitReceive+0x21c>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2246      	movs	r2, #70	@ 0x46
 80047ae:	5a9b      	ldrh	r3, [r3, r2]
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d016      	beq.n	80047e4 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68da      	ldr	r2, [r3, #12]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c0:	b292      	uxth	r2, r2
 80047c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c8:	1c9a      	adds	r2, r3, #2
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2246      	movs	r2, #70	@ 0x46
 80047d2:	5a9b      	ldrh	r3, [r3, r2]
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	3b01      	subs	r3, #1
 80047d8:	b299      	uxth	r1, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2246      	movs	r2, #70	@ 0x46
 80047de:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047e0:	2301      	movs	r3, #1
 80047e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047e4:	f7fe faec 	bl	8002dc0 <HAL_GetTick>
 80047e8:	0002      	movs	r2, r0
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d80b      	bhi.n	800480c <HAL_SPI_TransmitReceive+0x244>
 80047f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f6:	3301      	adds	r3, #1
 80047f8:	d008      	beq.n	800480c <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 80047fa:	2323      	movs	r3, #35	@ 0x23
 80047fc:	18fb      	adds	r3, r7, r3
 80047fe:	2203      	movs	r2, #3
 8004800:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	225d      	movs	r2, #93	@ 0x5d
 8004806:	2101      	movs	r1, #1
 8004808:	5499      	strb	r1, [r3, r2]
        goto error;
 800480a:	e0b1      	b.n	8004970 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004810:	b29b      	uxth	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d19f      	bne.n	8004756 <HAL_SPI_TransmitReceive+0x18e>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2246      	movs	r2, #70	@ 0x46
 800481a:	5a9b      	ldrh	r3, [r3, r2]
 800481c:	b29b      	uxth	r3, r3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d199      	bne.n	8004756 <HAL_SPI_TransmitReceive+0x18e>
 8004822:	e089      	b.n	8004938 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d005      	beq.n	8004838 <HAL_SPI_TransmitReceive+0x270>
 800482c:	2312      	movs	r3, #18
 800482e:	18fb      	adds	r3, r7, r3
 8004830:	881b      	ldrh	r3, [r3, #0]
 8004832:	2b01      	cmp	r3, #1
 8004834:	d000      	beq.n	8004838 <HAL_SPI_TransmitReceive+0x270>
 8004836:	e074      	b.n	8004922 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	330c      	adds	r3, #12
 8004842:	7812      	ldrb	r2, [r2, #0]
 8004844:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800484a:	1c5a      	adds	r2, r3, #1
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004854:	b29b      	uxth	r3, r3
 8004856:	3b01      	subs	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800485e:	e060      	b.n	8004922 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	2202      	movs	r2, #2
 8004868:	4013      	ands	r3, r2
 800486a:	2b02      	cmp	r3, #2
 800486c:	d11c      	bne.n	80048a8 <HAL_SPI_TransmitReceive+0x2e0>
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004872:	b29b      	uxth	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d017      	beq.n	80048a8 <HAL_SPI_TransmitReceive+0x2e0>
 8004878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487a:	2b01      	cmp	r3, #1
 800487c:	d114      	bne.n	80048a8 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	330c      	adds	r3, #12
 8004888:	7812      	ldrb	r2, [r2, #0]
 800488a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004890:	1c5a      	adds	r2, r3, #1
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800489a:	b29b      	uxth	r3, r3
 800489c:	3b01      	subs	r3, #1
 800489e:	b29a      	uxth	r2, r3
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048a4:	2300      	movs	r3, #0
 80048a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	2201      	movs	r2, #1
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d11e      	bne.n	80048f4 <HAL_SPI_TransmitReceive+0x32c>
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2246      	movs	r2, #70	@ 0x46
 80048ba:	5a9b      	ldrh	r3, [r3, r2]
 80048bc:	b29b      	uxth	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d018      	beq.n	80048f4 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	330c      	adds	r3, #12
 80048c8:	001a      	movs	r2, r3
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ce:	7812      	ldrb	r2, [r2, #0]
 80048d0:	b2d2      	uxtb	r2, r2
 80048d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d8:	1c5a      	adds	r2, r3, #1
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2246      	movs	r2, #70	@ 0x46
 80048e2:	5a9b      	ldrh	r3, [r3, r2]
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	3b01      	subs	r3, #1
 80048e8:	b299      	uxth	r1, r3
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2246      	movs	r2, #70	@ 0x46
 80048ee:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80048f0:	2301      	movs	r3, #1
 80048f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80048f4:	f7fe fa64 	bl	8002dc0 <HAL_GetTick>
 80048f8:	0002      	movs	r2, r0
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004900:	429a      	cmp	r2, r3
 8004902:	d802      	bhi.n	800490a <HAL_SPI_TransmitReceive+0x342>
 8004904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004906:	3301      	adds	r3, #1
 8004908:	d102      	bne.n	8004910 <HAL_SPI_TransmitReceive+0x348>
 800490a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800490c:	2b00      	cmp	r3, #0
 800490e:	d108      	bne.n	8004922 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8004910:	2323      	movs	r3, #35	@ 0x23
 8004912:	18fb      	adds	r3, r7, r3
 8004914:	2203      	movs	r2, #3
 8004916:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	225d      	movs	r2, #93	@ 0x5d
 800491c:	2101      	movs	r1, #1
 800491e:	5499      	strb	r1, [r3, r2]
        goto error;
 8004920:	e026      	b.n	8004970 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004926:	b29b      	uxth	r3, r3
 8004928:	2b00      	cmp	r3, #0
 800492a:	d199      	bne.n	8004860 <HAL_SPI_TransmitReceive+0x298>
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2246      	movs	r2, #70	@ 0x46
 8004930:	5a9b      	ldrh	r3, [r3, r2]
 8004932:	b29b      	uxth	r3, r3
 8004934:	2b00      	cmp	r3, #0
 8004936:	d193      	bne.n	8004860 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004938:	69fa      	ldr	r2, [r7, #28]
 800493a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	0018      	movs	r0, r3
 8004940:	f000 f9b2 	bl	8004ca8 <SPI_EndRxTxTransaction>
 8004944:	1e03      	subs	r3, r0, #0
 8004946:	d006      	beq.n	8004956 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8004948:	2323      	movs	r3, #35	@ 0x23
 800494a:	18fb      	adds	r3, r7, r3
 800494c:	2201      	movs	r2, #1
 800494e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2220      	movs	r2, #32
 8004954:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800495a:	2b00      	cmp	r3, #0
 800495c:	d004      	beq.n	8004968 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 800495e:	2323      	movs	r3, #35	@ 0x23
 8004960:	18fb      	adds	r3, r7, r3
 8004962:	2201      	movs	r2, #1
 8004964:	701a      	strb	r2, [r3, #0]
 8004966:	e003      	b.n	8004970 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	225d      	movs	r2, #93	@ 0x5d
 800496c:	2101      	movs	r1, #1
 800496e:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	225c      	movs	r2, #92	@ 0x5c
 8004974:	2100      	movs	r1, #0
 8004976:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004978:	2323      	movs	r3, #35	@ 0x23
 800497a:	18fb      	adds	r3, r7, r3
 800497c:	781b      	ldrb	r3, [r3, #0]
}
 800497e:	0018      	movs	r0, r3
 8004980:	46bd      	mov	sp, r7
 8004982:	b00a      	add	sp, #40	@ 0x28
 8004984:	bd80      	pop	{r7, pc}
 8004986:	46c0      	nop			@ (mov r8, r8)
 8004988:	ffffefff 	.word	0xffffefff

0800498c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b088      	sub	sp, #32
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	603b      	str	r3, [r7, #0]
 8004998:	1dfb      	adds	r3, r7, #7
 800499a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800499c:	f7fe fa10 	bl	8002dc0 <HAL_GetTick>
 80049a0:	0002      	movs	r2, r0
 80049a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a4:	1a9b      	subs	r3, r3, r2
 80049a6:	683a      	ldr	r2, [r7, #0]
 80049a8:	18d3      	adds	r3, r2, r3
 80049aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80049ac:	f7fe fa08 	bl	8002dc0 <HAL_GetTick>
 80049b0:	0003      	movs	r3, r0
 80049b2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80049b4:	4b3a      	ldr	r3, [pc, #232]	@ (8004aa0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	015b      	lsls	r3, r3, #5
 80049ba:	0d1b      	lsrs	r3, r3, #20
 80049bc:	69fa      	ldr	r2, [r7, #28]
 80049be:	4353      	muls	r3, r2
 80049c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049c2:	e058      	b.n	8004a76 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	3301      	adds	r3, #1
 80049c8:	d055      	beq.n	8004a76 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80049ca:	f7fe f9f9 	bl	8002dc0 <HAL_GetTick>
 80049ce:	0002      	movs	r2, r0
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	69fa      	ldr	r2, [r7, #28]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d902      	bls.n	80049e0 <SPI_WaitFlagStateUntilTimeout+0x54>
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d142      	bne.n	8004a66 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	21e0      	movs	r1, #224	@ 0xe0
 80049ec:	438a      	bics	r2, r1
 80049ee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	685a      	ldr	r2, [r3, #4]
 80049f4:	2382      	movs	r3, #130	@ 0x82
 80049f6:	005b      	lsls	r3, r3, #1
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d113      	bne.n	8004a24 <SPI_WaitFlagStateUntilTimeout+0x98>
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	689a      	ldr	r2, [r3, #8]
 8004a00:	2380      	movs	r3, #128	@ 0x80
 8004a02:	021b      	lsls	r3, r3, #8
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d005      	beq.n	8004a14 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	2380      	movs	r3, #128	@ 0x80
 8004a0e:	00db      	lsls	r3, r3, #3
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d107      	bne.n	8004a24 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2140      	movs	r1, #64	@ 0x40
 8004a20:	438a      	bics	r2, r1
 8004a22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004a28:	2380      	movs	r3, #128	@ 0x80
 8004a2a:	019b      	lsls	r3, r3, #6
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d110      	bne.n	8004a52 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	491a      	ldr	r1, [pc, #104]	@ (8004aa4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004a3c:	400a      	ands	r2, r1
 8004a3e:	601a      	str	r2, [r3, #0]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2180      	movs	r1, #128	@ 0x80
 8004a4c:	0189      	lsls	r1, r1, #6
 8004a4e:	430a      	orrs	r2, r1
 8004a50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	225d      	movs	r2, #93	@ 0x5d
 8004a56:	2101      	movs	r1, #1
 8004a58:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	225c      	movs	r2, #92	@ 0x5c
 8004a5e:	2100      	movs	r1, #0
 8004a60:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e017      	b.n	8004a96 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d101      	bne.n	8004a70 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	3b01      	subs	r3, #1
 8004a74:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	68ba      	ldr	r2, [r7, #8]
 8004a7e:	4013      	ands	r3, r2
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	425a      	negs	r2, r3
 8004a86:	4153      	adcs	r3, r2
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	001a      	movs	r2, r3
 8004a8c:	1dfb      	adds	r3, r7, #7
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d197      	bne.n	80049c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	0018      	movs	r0, r3
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	b008      	add	sp, #32
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	46c0      	nop			@ (mov r8, r8)
 8004aa0:	20000000 	.word	0x20000000
 8004aa4:	ffffdfff 	.word	0xffffdfff

08004aa8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b08a      	sub	sp, #40	@ 0x28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
 8004ab4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004ab6:	2317      	movs	r3, #23
 8004ab8:	18fb      	adds	r3, r7, r3
 8004aba:	2200      	movs	r2, #0
 8004abc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004abe:	f7fe f97f 	bl	8002dc0 <HAL_GetTick>
 8004ac2:	0002      	movs	r2, r0
 8004ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac6:	1a9b      	subs	r3, r3, r2
 8004ac8:	683a      	ldr	r2, [r7, #0]
 8004aca:	18d3      	adds	r3, r2, r3
 8004acc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004ace:	f7fe f977 	bl	8002dc0 <HAL_GetTick>
 8004ad2:	0003      	movs	r3, r0
 8004ad4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	330c      	adds	r3, #12
 8004adc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004ade:	4b41      	ldr	r3, [pc, #260]	@ (8004be4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	0013      	movs	r3, r2
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	189b      	adds	r3, r3, r2
 8004ae8:	00da      	lsls	r2, r3, #3
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	0d1b      	lsrs	r3, r3, #20
 8004aee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004af0:	4353      	muls	r3, r2
 8004af2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004af4:	e068      	b.n	8004bc8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004af6:	68ba      	ldr	r2, [r7, #8]
 8004af8:	23c0      	movs	r3, #192	@ 0xc0
 8004afa:	00db      	lsls	r3, r3, #3
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d10a      	bne.n	8004b16 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d107      	bne.n	8004b16 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	781b      	ldrb	r3, [r3, #0]
 8004b0a:	b2da      	uxtb	r2, r3
 8004b0c:	2117      	movs	r1, #23
 8004b0e:	187b      	adds	r3, r7, r1
 8004b10:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004b12:	187b      	adds	r3, r7, r1
 8004b14:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	3301      	adds	r3, #1
 8004b1a:	d055      	beq.n	8004bc8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b1c:	f7fe f950 	bl	8002dc0 <HAL_GetTick>
 8004b20:	0002      	movs	r2, r0
 8004b22:	6a3b      	ldr	r3, [r7, #32]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d902      	bls.n	8004b32 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d142      	bne.n	8004bb8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	21e0      	movs	r1, #224	@ 0xe0
 8004b3e:	438a      	bics	r2, r1
 8004b40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	685a      	ldr	r2, [r3, #4]
 8004b46:	2382      	movs	r3, #130	@ 0x82
 8004b48:	005b      	lsls	r3, r3, #1
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d113      	bne.n	8004b76 <SPI_WaitFifoStateUntilTimeout+0xce>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	689a      	ldr	r2, [r3, #8]
 8004b52:	2380      	movs	r3, #128	@ 0x80
 8004b54:	021b      	lsls	r3, r3, #8
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d005      	beq.n	8004b66 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	689a      	ldr	r2, [r3, #8]
 8004b5e:	2380      	movs	r3, #128	@ 0x80
 8004b60:	00db      	lsls	r3, r3, #3
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d107      	bne.n	8004b76 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2140      	movs	r1, #64	@ 0x40
 8004b72:	438a      	bics	r2, r1
 8004b74:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b7a:	2380      	movs	r3, #128	@ 0x80
 8004b7c:	019b      	lsls	r3, r3, #6
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d110      	bne.n	8004ba4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4916      	ldr	r1, [pc, #88]	@ (8004be8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8004b8e:	400a      	ands	r2, r1
 8004b90:	601a      	str	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2180      	movs	r1, #128	@ 0x80
 8004b9e:	0189      	lsls	r1, r1, #6
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	225d      	movs	r2, #93	@ 0x5d
 8004ba8:	2101      	movs	r1, #1
 8004baa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	225c      	movs	r2, #92	@ 0x5c
 8004bb0:	2100      	movs	r1, #0
 8004bb2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e010      	b.n	8004bda <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	68ba      	ldr	r2, [r7, #8]
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d18e      	bne.n	8004af6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004bd8:	2300      	movs	r3, #0
}
 8004bda:	0018      	movs	r0, r3
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	b00a      	add	sp, #40	@ 0x28
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	46c0      	nop			@ (mov r8, r8)
 8004be4:	20000000 	.word	0x20000000
 8004be8:	ffffdfff 	.word	0xffffdfff

08004bec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af02      	add	r7, sp, #8
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	685a      	ldr	r2, [r3, #4]
 8004bfc:	2382      	movs	r3, #130	@ 0x82
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d113      	bne.n	8004c2c <SPI_EndRxTransaction+0x40>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	689a      	ldr	r2, [r3, #8]
 8004c08:	2380      	movs	r3, #128	@ 0x80
 8004c0a:	021b      	lsls	r3, r3, #8
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d005      	beq.n	8004c1c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	689a      	ldr	r2, [r3, #8]
 8004c14:	2380      	movs	r3, #128	@ 0x80
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d107      	bne.n	8004c2c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2140      	movs	r1, #64	@ 0x40
 8004c28:	438a      	bics	r2, r1
 8004c2a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c2c:	68ba      	ldr	r2, [r7, #8]
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	9300      	str	r3, [sp, #0]
 8004c34:	0013      	movs	r3, r2
 8004c36:	2200      	movs	r2, #0
 8004c38:	2180      	movs	r1, #128	@ 0x80
 8004c3a:	f7ff fea7 	bl	800498c <SPI_WaitFlagStateUntilTimeout>
 8004c3e:	1e03      	subs	r3, r0, #0
 8004c40:	d007      	beq.n	8004c52 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c46:	2220      	movs	r2, #32
 8004c48:	431a      	orrs	r2, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e026      	b.n	8004ca0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	2382      	movs	r3, #130	@ 0x82
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d11f      	bne.n	8004c9e <SPI_EndRxTransaction+0xb2>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	689a      	ldr	r2, [r3, #8]
 8004c62:	2380      	movs	r3, #128	@ 0x80
 8004c64:	021b      	lsls	r3, r3, #8
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d005      	beq.n	8004c76 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	689a      	ldr	r2, [r3, #8]
 8004c6e:	2380      	movs	r3, #128	@ 0x80
 8004c70:	00db      	lsls	r3, r3, #3
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d113      	bne.n	8004c9e <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c76:	68ba      	ldr	r2, [r7, #8]
 8004c78:	23c0      	movs	r3, #192	@ 0xc0
 8004c7a:	00d9      	lsls	r1, r3, #3
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	0013      	movs	r3, r2
 8004c84:	2200      	movs	r2, #0
 8004c86:	f7ff ff0f 	bl	8004aa8 <SPI_WaitFifoStateUntilTimeout>
 8004c8a:	1e03      	subs	r3, r0, #0
 8004c8c:	d007      	beq.n	8004c9e <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c92:	2220      	movs	r2, #32
 8004c94:	431a      	orrs	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e000      	b.n	8004ca0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	0018      	movs	r0, r3
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	b004      	add	sp, #16
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af02      	add	r7, sp, #8
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004cb4:	68ba      	ldr	r2, [r7, #8]
 8004cb6:	23c0      	movs	r3, #192	@ 0xc0
 8004cb8:	0159      	lsls	r1, r3, #5
 8004cba:	68f8      	ldr	r0, [r7, #12]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	0013      	movs	r3, r2
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f7ff fef0 	bl	8004aa8 <SPI_WaitFifoStateUntilTimeout>
 8004cc8:	1e03      	subs	r3, r0, #0
 8004cca:	d007      	beq.n	8004cdc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e027      	b.n	8004d2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cdc:	68ba      	ldr	r2, [r7, #8]
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	0013      	movs	r3, r2
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	2180      	movs	r1, #128	@ 0x80
 8004cea:	f7ff fe4f 	bl	800498c <SPI_WaitFlagStateUntilTimeout>
 8004cee:	1e03      	subs	r3, r0, #0
 8004cf0:	d007      	beq.n	8004d02 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	431a      	orrs	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e014      	b.n	8004d2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d02:	68ba      	ldr	r2, [r7, #8]
 8004d04:	23c0      	movs	r3, #192	@ 0xc0
 8004d06:	00d9      	lsls	r1, r3, #3
 8004d08:	68f8      	ldr	r0, [r7, #12]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	9300      	str	r3, [sp, #0]
 8004d0e:	0013      	movs	r3, r2
 8004d10:	2200      	movs	r2, #0
 8004d12:	f7ff fec9 	bl	8004aa8 <SPI_WaitFifoStateUntilTimeout>
 8004d16:	1e03      	subs	r3, r0, #0
 8004d18:	d007      	beq.n	8004d2a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d1e:	2220      	movs	r2, #32
 8004d20:	431a      	orrs	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e000      	b.n	8004d2c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004d2a:	2300      	movs	r3, #0
}
 8004d2c:	0018      	movs	r0, r3
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	b004      	add	sp, #16
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d101      	bne.n	8004d46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e044      	b.n	8004dd0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d107      	bne.n	8004d5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2278      	movs	r2, #120	@ 0x78
 8004d52:	2100      	movs	r1, #0
 8004d54:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	0018      	movs	r0, r3
 8004d5a:	f7fd fe81 	bl	8002a60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2224      	movs	r2, #36	@ 0x24
 8004d62:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2101      	movs	r1, #1
 8004d70:	438a      	bics	r2, r1
 8004d72:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	0018      	movs	r0, r3
 8004d78:	f000 f8d0 	bl	8004f1c <UART_SetConfig>
 8004d7c:	0003      	movs	r3, r0
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d101      	bne.n	8004d86 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e024      	b.n	8004dd0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d003      	beq.n	8004d96 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	0018      	movs	r0, r3
 8004d92:	f000 fa03 	bl	800519c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	490d      	ldr	r1, [pc, #52]	@ (8004dd8 <HAL_UART_Init+0xa4>)
 8004da2:	400a      	ands	r2, r1
 8004da4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	689a      	ldr	r2, [r3, #8]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	212a      	movs	r1, #42	@ 0x2a
 8004db2:	438a      	bics	r2, r1
 8004db4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	0018      	movs	r0, r3
 8004dca:	f000 fa9b 	bl	8005304 <UART_CheckIdleState>
 8004dce:	0003      	movs	r3, r0
}
 8004dd0:	0018      	movs	r0, r3
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	b002      	add	sp, #8
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	ffffb7ff 	.word	0xffffb7ff

08004ddc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b08a      	sub	sp, #40	@ 0x28
 8004de0:	af02      	add	r7, sp, #8
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	603b      	str	r3, [r7, #0]
 8004de8:	1dbb      	adds	r3, r7, #6
 8004dea:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004df0:	2b20      	cmp	r3, #32
 8004df2:	d000      	beq.n	8004df6 <HAL_UART_Transmit+0x1a>
 8004df4:	e08c      	b.n	8004f10 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d003      	beq.n	8004e04 <HAL_UART_Transmit+0x28>
 8004dfc:	1dbb      	adds	r3, r7, #6
 8004dfe:	881b      	ldrh	r3, [r3, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d101      	bne.n	8004e08 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e084      	b.n	8004f12 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	689a      	ldr	r2, [r3, #8]
 8004e0c:	2380      	movs	r3, #128	@ 0x80
 8004e0e:	015b      	lsls	r3, r3, #5
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d109      	bne.n	8004e28 <HAL_UART_Transmit+0x4c>
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d105      	bne.n	8004e28 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	4013      	ands	r3, r2
 8004e22:	d001      	beq.n	8004e28 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e074      	b.n	8004f12 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2284      	movs	r2, #132	@ 0x84
 8004e2c:	2100      	movs	r1, #0
 8004e2e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2221      	movs	r2, #33	@ 0x21
 8004e34:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e36:	f7fd ffc3 	bl	8002dc0 <HAL_GetTick>
 8004e3a:	0003      	movs	r3, r0
 8004e3c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	1dba      	adds	r2, r7, #6
 8004e42:	2150      	movs	r1, #80	@ 0x50
 8004e44:	8812      	ldrh	r2, [r2, #0]
 8004e46:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	1dba      	adds	r2, r7, #6
 8004e4c:	2152      	movs	r1, #82	@ 0x52
 8004e4e:	8812      	ldrh	r2, [r2, #0]
 8004e50:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	689a      	ldr	r2, [r3, #8]
 8004e56:	2380      	movs	r3, #128	@ 0x80
 8004e58:	015b      	lsls	r3, r3, #5
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d108      	bne.n	8004e70 <HAL_UART_Transmit+0x94>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d104      	bne.n	8004e70 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8004e66:	2300      	movs	r3, #0
 8004e68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	61bb      	str	r3, [r7, #24]
 8004e6e:	e003      	b.n	8004e78 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e74:	2300      	movs	r3, #0
 8004e76:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e78:	e02f      	b.n	8004eda <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e7a:	697a      	ldr	r2, [r7, #20]
 8004e7c:	68f8      	ldr	r0, [r7, #12]
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	9300      	str	r3, [sp, #0]
 8004e82:	0013      	movs	r3, r2
 8004e84:	2200      	movs	r2, #0
 8004e86:	2180      	movs	r1, #128	@ 0x80
 8004e88:	f000 fae4 	bl	8005454 <UART_WaitOnFlagUntilTimeout>
 8004e8c:	1e03      	subs	r3, r0, #0
 8004e8e:	d004      	beq.n	8004e9a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2220      	movs	r2, #32
 8004e94:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e03b      	b.n	8004f12 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d10b      	bne.n	8004eb8 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	881a      	ldrh	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	05d2      	lsls	r2, r2, #23
 8004eaa:	0dd2      	lsrs	r2, r2, #23
 8004eac:	b292      	uxth	r2, r2
 8004eae:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	3302      	adds	r3, #2
 8004eb4:	61bb      	str	r3, [r7, #24]
 8004eb6:	e007      	b.n	8004ec8 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	781a      	ldrb	r2, [r3, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2252      	movs	r2, #82	@ 0x52
 8004ecc:	5a9b      	ldrh	r3, [r3, r2]
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	b299      	uxth	r1, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2252      	movs	r2, #82	@ 0x52
 8004ed8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2252      	movs	r2, #82	@ 0x52
 8004ede:	5a9b      	ldrh	r3, [r3, r2]
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1c9      	bne.n	8004e7a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	9300      	str	r3, [sp, #0]
 8004eee:	0013      	movs	r3, r2
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	2140      	movs	r1, #64	@ 0x40
 8004ef4:	f000 faae 	bl	8005454 <UART_WaitOnFlagUntilTimeout>
 8004ef8:	1e03      	subs	r3, r0, #0
 8004efa:	d004      	beq.n	8004f06 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2220      	movs	r2, #32
 8004f00:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e005      	b.n	8004f12 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2220      	movs	r2, #32
 8004f0a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	e000      	b.n	8004f12 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8004f10:	2302      	movs	r3, #2
  }
}
 8004f12:	0018      	movs	r0, r3
 8004f14:	46bd      	mov	sp, r7
 8004f16:	b008      	add	sp, #32
 8004f18:	bd80      	pop	{r7, pc}
	...

08004f1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b088      	sub	sp, #32
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f24:	231e      	movs	r3, #30
 8004f26:	18fb      	adds	r3, r7, r3
 8004f28:	2200      	movs	r2, #0
 8004f2a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	689a      	ldr	r2, [r3, #8]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	691b      	ldr	r3, [r3, #16]
 8004f34:	431a      	orrs	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	431a      	orrs	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	69db      	ldr	r3, [r3, #28]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a8d      	ldr	r2, [pc, #564]	@ (8005180 <UART_SetConfig+0x264>)
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	0019      	movs	r1, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	697a      	ldr	r2, [r7, #20]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	4a88      	ldr	r2, [pc, #544]	@ (8005184 <UART_SetConfig+0x268>)
 8004f62:	4013      	ands	r3, r2
 8004f64:	0019      	movs	r1, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	68da      	ldr	r2, [r3, #12]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a1b      	ldr	r3, [r3, #32]
 8004f7c:	697a      	ldr	r2, [r7, #20]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	4a7f      	ldr	r2, [pc, #508]	@ (8005188 <UART_SetConfig+0x26c>)
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	0019      	movs	r1, r3
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	430a      	orrs	r2, r1
 8004f96:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a7b      	ldr	r2, [pc, #492]	@ (800518c <UART_SetConfig+0x270>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d127      	bne.n	8004ff2 <UART_SetConfig+0xd6>
 8004fa2:	4b7b      	ldr	r3, [pc, #492]	@ (8005190 <UART_SetConfig+0x274>)
 8004fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa6:	2203      	movs	r2, #3
 8004fa8:	4013      	ands	r3, r2
 8004faa:	2b03      	cmp	r3, #3
 8004fac:	d00d      	beq.n	8004fca <UART_SetConfig+0xae>
 8004fae:	d81b      	bhi.n	8004fe8 <UART_SetConfig+0xcc>
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d014      	beq.n	8004fde <UART_SetConfig+0xc2>
 8004fb4:	d818      	bhi.n	8004fe8 <UART_SetConfig+0xcc>
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d002      	beq.n	8004fc0 <UART_SetConfig+0xa4>
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d00a      	beq.n	8004fd4 <UART_SetConfig+0xb8>
 8004fbe:	e013      	b.n	8004fe8 <UART_SetConfig+0xcc>
 8004fc0:	231f      	movs	r3, #31
 8004fc2:	18fb      	adds	r3, r7, r3
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	701a      	strb	r2, [r3, #0]
 8004fc8:	e021      	b.n	800500e <UART_SetConfig+0xf2>
 8004fca:	231f      	movs	r3, #31
 8004fcc:	18fb      	adds	r3, r7, r3
 8004fce:	2202      	movs	r2, #2
 8004fd0:	701a      	strb	r2, [r3, #0]
 8004fd2:	e01c      	b.n	800500e <UART_SetConfig+0xf2>
 8004fd4:	231f      	movs	r3, #31
 8004fd6:	18fb      	adds	r3, r7, r3
 8004fd8:	2204      	movs	r2, #4
 8004fda:	701a      	strb	r2, [r3, #0]
 8004fdc:	e017      	b.n	800500e <UART_SetConfig+0xf2>
 8004fde:	231f      	movs	r3, #31
 8004fe0:	18fb      	adds	r3, r7, r3
 8004fe2:	2208      	movs	r2, #8
 8004fe4:	701a      	strb	r2, [r3, #0]
 8004fe6:	e012      	b.n	800500e <UART_SetConfig+0xf2>
 8004fe8:	231f      	movs	r3, #31
 8004fea:	18fb      	adds	r3, r7, r3
 8004fec:	2210      	movs	r2, #16
 8004fee:	701a      	strb	r2, [r3, #0]
 8004ff0:	e00d      	b.n	800500e <UART_SetConfig+0xf2>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a67      	ldr	r2, [pc, #412]	@ (8005194 <UART_SetConfig+0x278>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d104      	bne.n	8005006 <UART_SetConfig+0xea>
 8004ffc:	231f      	movs	r3, #31
 8004ffe:	18fb      	adds	r3, r7, r3
 8005000:	2200      	movs	r2, #0
 8005002:	701a      	strb	r2, [r3, #0]
 8005004:	e003      	b.n	800500e <UART_SetConfig+0xf2>
 8005006:	231f      	movs	r3, #31
 8005008:	18fb      	adds	r3, r7, r3
 800500a:	2210      	movs	r2, #16
 800500c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	69da      	ldr	r2, [r3, #28]
 8005012:	2380      	movs	r3, #128	@ 0x80
 8005014:	021b      	lsls	r3, r3, #8
 8005016:	429a      	cmp	r2, r3
 8005018:	d15c      	bne.n	80050d4 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800501a:	231f      	movs	r3, #31
 800501c:	18fb      	adds	r3, r7, r3
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	2b08      	cmp	r3, #8
 8005022:	d015      	beq.n	8005050 <UART_SetConfig+0x134>
 8005024:	dc18      	bgt.n	8005058 <UART_SetConfig+0x13c>
 8005026:	2b04      	cmp	r3, #4
 8005028:	d00d      	beq.n	8005046 <UART_SetConfig+0x12a>
 800502a:	dc15      	bgt.n	8005058 <UART_SetConfig+0x13c>
 800502c:	2b00      	cmp	r3, #0
 800502e:	d002      	beq.n	8005036 <UART_SetConfig+0x11a>
 8005030:	2b02      	cmp	r3, #2
 8005032:	d005      	beq.n	8005040 <UART_SetConfig+0x124>
 8005034:	e010      	b.n	8005058 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005036:	f7fe ffc9 	bl	8003fcc <HAL_RCC_GetPCLK1Freq>
 800503a:	0003      	movs	r3, r0
 800503c:	61bb      	str	r3, [r7, #24]
        break;
 800503e:	e012      	b.n	8005066 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005040:	4b55      	ldr	r3, [pc, #340]	@ (8005198 <UART_SetConfig+0x27c>)
 8005042:	61bb      	str	r3, [r7, #24]
        break;
 8005044:	e00f      	b.n	8005066 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005046:	f7fe ff61 	bl	8003f0c <HAL_RCC_GetSysClockFreq>
 800504a:	0003      	movs	r3, r0
 800504c:	61bb      	str	r3, [r7, #24]
        break;
 800504e:	e00a      	b.n	8005066 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005050:	2380      	movs	r3, #128	@ 0x80
 8005052:	021b      	lsls	r3, r3, #8
 8005054:	61bb      	str	r3, [r7, #24]
        break;
 8005056:	e006      	b.n	8005066 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8005058:	2300      	movs	r3, #0
 800505a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800505c:	231e      	movs	r3, #30
 800505e:	18fb      	adds	r3, r7, r3
 8005060:	2201      	movs	r2, #1
 8005062:	701a      	strb	r2, [r3, #0]
        break;
 8005064:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d100      	bne.n	800506e <UART_SetConfig+0x152>
 800506c:	e07a      	b.n	8005164 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	005a      	lsls	r2, r3, #1
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	085b      	lsrs	r3, r3, #1
 8005078:	18d2      	adds	r2, r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	0019      	movs	r1, r3
 8005080:	0010      	movs	r0, r2
 8005082:	f7fb f85d 	bl	8000140 <__udivsi3>
 8005086:	0003      	movs	r3, r0
 8005088:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	2b0f      	cmp	r3, #15
 800508e:	d91c      	bls.n	80050ca <UART_SetConfig+0x1ae>
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	2380      	movs	r3, #128	@ 0x80
 8005094:	025b      	lsls	r3, r3, #9
 8005096:	429a      	cmp	r2, r3
 8005098:	d217      	bcs.n	80050ca <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	b29a      	uxth	r2, r3
 800509e:	200e      	movs	r0, #14
 80050a0:	183b      	adds	r3, r7, r0
 80050a2:	210f      	movs	r1, #15
 80050a4:	438a      	bics	r2, r1
 80050a6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	085b      	lsrs	r3, r3, #1
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	2207      	movs	r2, #7
 80050b0:	4013      	ands	r3, r2
 80050b2:	b299      	uxth	r1, r3
 80050b4:	183b      	adds	r3, r7, r0
 80050b6:	183a      	adds	r2, r7, r0
 80050b8:	8812      	ldrh	r2, [r2, #0]
 80050ba:	430a      	orrs	r2, r1
 80050bc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	183a      	adds	r2, r7, r0
 80050c4:	8812      	ldrh	r2, [r2, #0]
 80050c6:	60da      	str	r2, [r3, #12]
 80050c8:	e04c      	b.n	8005164 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80050ca:	231e      	movs	r3, #30
 80050cc:	18fb      	adds	r3, r7, r3
 80050ce:	2201      	movs	r2, #1
 80050d0:	701a      	strb	r2, [r3, #0]
 80050d2:	e047      	b.n	8005164 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80050d4:	231f      	movs	r3, #31
 80050d6:	18fb      	adds	r3, r7, r3
 80050d8:	781b      	ldrb	r3, [r3, #0]
 80050da:	2b08      	cmp	r3, #8
 80050dc:	d015      	beq.n	800510a <UART_SetConfig+0x1ee>
 80050de:	dc18      	bgt.n	8005112 <UART_SetConfig+0x1f6>
 80050e0:	2b04      	cmp	r3, #4
 80050e2:	d00d      	beq.n	8005100 <UART_SetConfig+0x1e4>
 80050e4:	dc15      	bgt.n	8005112 <UART_SetConfig+0x1f6>
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d002      	beq.n	80050f0 <UART_SetConfig+0x1d4>
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d005      	beq.n	80050fa <UART_SetConfig+0x1de>
 80050ee:	e010      	b.n	8005112 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050f0:	f7fe ff6c 	bl	8003fcc <HAL_RCC_GetPCLK1Freq>
 80050f4:	0003      	movs	r3, r0
 80050f6:	61bb      	str	r3, [r7, #24]
        break;
 80050f8:	e012      	b.n	8005120 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050fa:	4b27      	ldr	r3, [pc, #156]	@ (8005198 <UART_SetConfig+0x27c>)
 80050fc:	61bb      	str	r3, [r7, #24]
        break;
 80050fe:	e00f      	b.n	8005120 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005100:	f7fe ff04 	bl	8003f0c <HAL_RCC_GetSysClockFreq>
 8005104:	0003      	movs	r3, r0
 8005106:	61bb      	str	r3, [r7, #24]
        break;
 8005108:	e00a      	b.n	8005120 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800510a:	2380      	movs	r3, #128	@ 0x80
 800510c:	021b      	lsls	r3, r3, #8
 800510e:	61bb      	str	r3, [r7, #24]
        break;
 8005110:	e006      	b.n	8005120 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005112:	2300      	movs	r3, #0
 8005114:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005116:	231e      	movs	r3, #30
 8005118:	18fb      	adds	r3, r7, r3
 800511a:	2201      	movs	r2, #1
 800511c:	701a      	strb	r2, [r3, #0]
        break;
 800511e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d01e      	beq.n	8005164 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	085a      	lsrs	r2, r3, #1
 800512c:	69bb      	ldr	r3, [r7, #24]
 800512e:	18d2      	adds	r2, r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	0019      	movs	r1, r3
 8005136:	0010      	movs	r0, r2
 8005138:	f7fb f802 	bl	8000140 <__udivsi3>
 800513c:	0003      	movs	r3, r0
 800513e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	2b0f      	cmp	r3, #15
 8005144:	d90a      	bls.n	800515c <UART_SetConfig+0x240>
 8005146:	693a      	ldr	r2, [r7, #16]
 8005148:	2380      	movs	r3, #128	@ 0x80
 800514a:	025b      	lsls	r3, r3, #9
 800514c:	429a      	cmp	r2, r3
 800514e:	d205      	bcs.n	800515c <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	b29a      	uxth	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	60da      	str	r2, [r3, #12]
 800515a:	e003      	b.n	8005164 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800515c:	231e      	movs	r3, #30
 800515e:	18fb      	adds	r3, r7, r3
 8005160:	2201      	movs	r2, #1
 8005162:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005170:	231e      	movs	r3, #30
 8005172:	18fb      	adds	r3, r7, r3
 8005174:	781b      	ldrb	r3, [r3, #0]
}
 8005176:	0018      	movs	r0, r3
 8005178:	46bd      	mov	sp, r7
 800517a:	b008      	add	sp, #32
 800517c:	bd80      	pop	{r7, pc}
 800517e:	46c0      	nop			@ (mov r8, r8)
 8005180:	ffff69f3 	.word	0xffff69f3
 8005184:	ffffcfff 	.word	0xffffcfff
 8005188:	fffff4ff 	.word	0xfffff4ff
 800518c:	40013800 	.word	0x40013800
 8005190:	40021000 	.word	0x40021000
 8005194:	40004400 	.word	0x40004400
 8005198:	007a1200 	.word	0x007a1200

0800519c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a8:	2201      	movs	r2, #1
 80051aa:	4013      	ands	r3, r2
 80051ac:	d00b      	beq.n	80051c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	4a4a      	ldr	r2, [pc, #296]	@ (80052e0 <UART_AdvFeatureConfig+0x144>)
 80051b6:	4013      	ands	r3, r2
 80051b8:	0019      	movs	r1, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	430a      	orrs	r2, r1
 80051c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ca:	2202      	movs	r2, #2
 80051cc:	4013      	ands	r3, r2
 80051ce:	d00b      	beq.n	80051e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	4a43      	ldr	r2, [pc, #268]	@ (80052e4 <UART_AdvFeatureConfig+0x148>)
 80051d8:	4013      	ands	r3, r2
 80051da:	0019      	movs	r1, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	430a      	orrs	r2, r1
 80051e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ec:	2204      	movs	r2, #4
 80051ee:	4013      	ands	r3, r2
 80051f0:	d00b      	beq.n	800520a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	4a3b      	ldr	r2, [pc, #236]	@ (80052e8 <UART_AdvFeatureConfig+0x14c>)
 80051fa:	4013      	ands	r3, r2
 80051fc:	0019      	movs	r1, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520e:	2208      	movs	r2, #8
 8005210:	4013      	ands	r3, r2
 8005212:	d00b      	beq.n	800522c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	4a34      	ldr	r2, [pc, #208]	@ (80052ec <UART_AdvFeatureConfig+0x150>)
 800521c:	4013      	ands	r3, r2
 800521e:	0019      	movs	r1, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	430a      	orrs	r2, r1
 800522a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005230:	2210      	movs	r2, #16
 8005232:	4013      	ands	r3, r2
 8005234:	d00b      	beq.n	800524e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	4a2c      	ldr	r2, [pc, #176]	@ (80052f0 <UART_AdvFeatureConfig+0x154>)
 800523e:	4013      	ands	r3, r2
 8005240:	0019      	movs	r1, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	430a      	orrs	r2, r1
 800524c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005252:	2220      	movs	r2, #32
 8005254:	4013      	ands	r3, r2
 8005256:	d00b      	beq.n	8005270 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	4a25      	ldr	r2, [pc, #148]	@ (80052f4 <UART_AdvFeatureConfig+0x158>)
 8005260:	4013      	ands	r3, r2
 8005262:	0019      	movs	r1, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	430a      	orrs	r2, r1
 800526e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005274:	2240      	movs	r2, #64	@ 0x40
 8005276:	4013      	ands	r3, r2
 8005278:	d01d      	beq.n	80052b6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	4a1d      	ldr	r2, [pc, #116]	@ (80052f8 <UART_AdvFeatureConfig+0x15c>)
 8005282:	4013      	ands	r3, r2
 8005284:	0019      	movs	r1, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005296:	2380      	movs	r3, #128	@ 0x80
 8005298:	035b      	lsls	r3, r3, #13
 800529a:	429a      	cmp	r2, r3
 800529c:	d10b      	bne.n	80052b6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	4a15      	ldr	r2, [pc, #84]	@ (80052fc <UART_AdvFeatureConfig+0x160>)
 80052a6:	4013      	ands	r3, r2
 80052a8:	0019      	movs	r1, r3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ba:	2280      	movs	r2, #128	@ 0x80
 80052bc:	4013      	ands	r3, r2
 80052be:	d00b      	beq.n	80052d8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	4a0e      	ldr	r2, [pc, #56]	@ (8005300 <UART_AdvFeatureConfig+0x164>)
 80052c8:	4013      	ands	r3, r2
 80052ca:	0019      	movs	r1, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	430a      	orrs	r2, r1
 80052d6:	605a      	str	r2, [r3, #4]
  }
}
 80052d8:	46c0      	nop			@ (mov r8, r8)
 80052da:	46bd      	mov	sp, r7
 80052dc:	b002      	add	sp, #8
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	fffdffff 	.word	0xfffdffff
 80052e4:	fffeffff 	.word	0xfffeffff
 80052e8:	fffbffff 	.word	0xfffbffff
 80052ec:	ffff7fff 	.word	0xffff7fff
 80052f0:	ffffefff 	.word	0xffffefff
 80052f4:	ffffdfff 	.word	0xffffdfff
 80052f8:	ffefffff 	.word	0xffefffff
 80052fc:	ff9fffff 	.word	0xff9fffff
 8005300:	fff7ffff 	.word	0xfff7ffff

08005304 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b092      	sub	sp, #72	@ 0x48
 8005308:	af02      	add	r7, sp, #8
 800530a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2284      	movs	r2, #132	@ 0x84
 8005310:	2100      	movs	r1, #0
 8005312:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005314:	f7fd fd54 	bl	8002dc0 <HAL_GetTick>
 8005318:	0003      	movs	r3, r0
 800531a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2208      	movs	r2, #8
 8005324:	4013      	ands	r3, r2
 8005326:	2b08      	cmp	r3, #8
 8005328:	d12c      	bne.n	8005384 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800532a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800532c:	2280      	movs	r2, #128	@ 0x80
 800532e:	0391      	lsls	r1, r2, #14
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	4a46      	ldr	r2, [pc, #280]	@ (800544c <UART_CheckIdleState+0x148>)
 8005334:	9200      	str	r2, [sp, #0]
 8005336:	2200      	movs	r2, #0
 8005338:	f000 f88c 	bl	8005454 <UART_WaitOnFlagUntilTimeout>
 800533c:	1e03      	subs	r3, r0, #0
 800533e:	d021      	beq.n	8005384 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005340:	f3ef 8310 	mrs	r3, PRIMASK
 8005344:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005348:	63bb      	str	r3, [r7, #56]	@ 0x38
 800534a:	2301      	movs	r3, #1
 800534c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800534e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005350:	f383 8810 	msr	PRIMASK, r3
}
 8005354:	46c0      	nop			@ (mov r8, r8)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2180      	movs	r1, #128	@ 0x80
 8005362:	438a      	bics	r2, r1
 8005364:	601a      	str	r2, [r3, #0]
 8005366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005368:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800536a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800536c:	f383 8810 	msr	PRIMASK, r3
}
 8005370:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2220      	movs	r2, #32
 8005376:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2278      	movs	r2, #120	@ 0x78
 800537c:	2100      	movs	r1, #0
 800537e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e05f      	b.n	8005444 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2204      	movs	r2, #4
 800538c:	4013      	ands	r3, r2
 800538e:	2b04      	cmp	r3, #4
 8005390:	d146      	bne.n	8005420 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005392:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005394:	2280      	movs	r2, #128	@ 0x80
 8005396:	03d1      	lsls	r1, r2, #15
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	4a2c      	ldr	r2, [pc, #176]	@ (800544c <UART_CheckIdleState+0x148>)
 800539c:	9200      	str	r2, [sp, #0]
 800539e:	2200      	movs	r2, #0
 80053a0:	f000 f858 	bl	8005454 <UART_WaitOnFlagUntilTimeout>
 80053a4:	1e03      	subs	r3, r0, #0
 80053a6:	d03b      	beq.n	8005420 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053a8:	f3ef 8310 	mrs	r3, PRIMASK
 80053ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80053ae:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80053b2:	2301      	movs	r3, #1
 80053b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	f383 8810 	msr	PRIMASK, r3
}
 80053bc:	46c0      	nop			@ (mov r8, r8)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4921      	ldr	r1, [pc, #132]	@ (8005450 <UART_CheckIdleState+0x14c>)
 80053ca:	400a      	ands	r2, r1
 80053cc:	601a      	str	r2, [r3, #0]
 80053ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	f383 8810 	msr	PRIMASK, r3
}
 80053d8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053da:	f3ef 8310 	mrs	r3, PRIMASK
 80053de:	61bb      	str	r3, [r7, #24]
  return(result);
 80053e0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80053e4:	2301      	movs	r3, #1
 80053e6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	f383 8810 	msr	PRIMASK, r3
}
 80053ee:	46c0      	nop			@ (mov r8, r8)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	689a      	ldr	r2, [r3, #8]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2101      	movs	r1, #1
 80053fc:	438a      	bics	r2, r1
 80053fe:	609a      	str	r2, [r3, #8]
 8005400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005402:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005404:	6a3b      	ldr	r3, [r7, #32]
 8005406:	f383 8810 	msr	PRIMASK, r3
}
 800540a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2280      	movs	r2, #128	@ 0x80
 8005410:	2120      	movs	r1, #32
 8005412:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2278      	movs	r2, #120	@ 0x78
 8005418:	2100      	movs	r1, #0
 800541a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e011      	b.n	8005444 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2220      	movs	r2, #32
 8005424:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2280      	movs	r2, #128	@ 0x80
 800542a:	2120      	movs	r1, #32
 800542c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2278      	movs	r2, #120	@ 0x78
 800543e:	2100      	movs	r1, #0
 8005440:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005442:	2300      	movs	r3, #0
}
 8005444:	0018      	movs	r0, r3
 8005446:	46bd      	mov	sp, r7
 8005448:	b010      	add	sp, #64	@ 0x40
 800544a:	bd80      	pop	{r7, pc}
 800544c:	01ffffff 	.word	0x01ffffff
 8005450:	fffffedf 	.word	0xfffffedf

08005454 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	603b      	str	r3, [r7, #0]
 8005460:	1dfb      	adds	r3, r7, #7
 8005462:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005464:	e04b      	b.n	80054fe <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	3301      	adds	r3, #1
 800546a:	d048      	beq.n	80054fe <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800546c:	f7fd fca8 	bl	8002dc0 <HAL_GetTick>
 8005470:	0002      	movs	r2, r0
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	69ba      	ldr	r2, [r7, #24]
 8005478:	429a      	cmp	r2, r3
 800547a:	d302      	bcc.n	8005482 <UART_WaitOnFlagUntilTimeout+0x2e>
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d101      	bne.n	8005486 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e04b      	b.n	800551e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2204      	movs	r2, #4
 800548e:	4013      	ands	r3, r2
 8005490:	d035      	beq.n	80054fe <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	69db      	ldr	r3, [r3, #28]
 8005498:	2208      	movs	r2, #8
 800549a:	4013      	ands	r3, r2
 800549c:	2b08      	cmp	r3, #8
 800549e:	d111      	bne.n	80054c4 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2208      	movs	r2, #8
 80054a6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	0018      	movs	r0, r3
 80054ac:	f000 f83c 	bl	8005528 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2284      	movs	r2, #132	@ 0x84
 80054b4:	2108      	movs	r1, #8
 80054b6:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2278      	movs	r2, #120	@ 0x78
 80054bc:	2100      	movs	r1, #0
 80054be:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e02c      	b.n	800551e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	69da      	ldr	r2, [r3, #28]
 80054ca:	2380      	movs	r3, #128	@ 0x80
 80054cc:	011b      	lsls	r3, r3, #4
 80054ce:	401a      	ands	r2, r3
 80054d0:	2380      	movs	r3, #128	@ 0x80
 80054d2:	011b      	lsls	r3, r3, #4
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d112      	bne.n	80054fe <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2280      	movs	r2, #128	@ 0x80
 80054de:	0112      	lsls	r2, r2, #4
 80054e0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	0018      	movs	r0, r3
 80054e6:	f000 f81f 	bl	8005528 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2284      	movs	r2, #132	@ 0x84
 80054ee:	2120      	movs	r1, #32
 80054f0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2278      	movs	r2, #120	@ 0x78
 80054f6:	2100      	movs	r1, #0
 80054f8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e00f      	b.n	800551e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69db      	ldr	r3, [r3, #28]
 8005504:	68ba      	ldr	r2, [r7, #8]
 8005506:	4013      	ands	r3, r2
 8005508:	68ba      	ldr	r2, [r7, #8]
 800550a:	1ad3      	subs	r3, r2, r3
 800550c:	425a      	negs	r2, r3
 800550e:	4153      	adcs	r3, r2
 8005510:	b2db      	uxtb	r3, r3
 8005512:	001a      	movs	r2, r3
 8005514:	1dfb      	adds	r3, r7, #7
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	429a      	cmp	r2, r3
 800551a:	d0a4      	beq.n	8005466 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	0018      	movs	r0, r3
 8005520:	46bd      	mov	sp, r7
 8005522:	b004      	add	sp, #16
 8005524:	bd80      	pop	{r7, pc}
	...

08005528 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b08e      	sub	sp, #56	@ 0x38
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005530:	f3ef 8310 	mrs	r3, PRIMASK
 8005534:	617b      	str	r3, [r7, #20]
  return(result);
 8005536:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005538:	637b      	str	r3, [r7, #52]	@ 0x34
 800553a:	2301      	movs	r3, #1
 800553c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	f383 8810 	msr	PRIMASK, r3
}
 8005544:	46c0      	nop			@ (mov r8, r8)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4926      	ldr	r1, [pc, #152]	@ (80055ec <UART_EndRxTransfer+0xc4>)
 8005552:	400a      	ands	r2, r1
 8005554:	601a      	str	r2, [r3, #0]
 8005556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005558:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	f383 8810 	msr	PRIMASK, r3
}
 8005560:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005562:	f3ef 8310 	mrs	r3, PRIMASK
 8005566:	623b      	str	r3, [r7, #32]
  return(result);
 8005568:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800556a:	633b      	str	r3, [r7, #48]	@ 0x30
 800556c:	2301      	movs	r3, #1
 800556e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005572:	f383 8810 	msr	PRIMASK, r3
}
 8005576:	46c0      	nop			@ (mov r8, r8)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2101      	movs	r1, #1
 8005584:	438a      	bics	r2, r1
 8005586:	609a      	str	r2, [r3, #8]
 8005588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800558c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800558e:	f383 8810 	msr	PRIMASK, r3
}
 8005592:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005598:	2b01      	cmp	r3, #1
 800559a:	d118      	bne.n	80055ce <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800559c:	f3ef 8310 	mrs	r3, PRIMASK
 80055a0:	60bb      	str	r3, [r7, #8]
  return(result);
 80055a2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055a6:	2301      	movs	r3, #1
 80055a8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f383 8810 	msr	PRIMASK, r3
}
 80055b0:	46c0      	nop			@ (mov r8, r8)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2110      	movs	r1, #16
 80055be:	438a      	bics	r2, r1
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	f383 8810 	msr	PRIMASK, r3
}
 80055cc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2280      	movs	r2, #128	@ 0x80
 80055d2:	2120      	movs	r1, #32
 80055d4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80055e2:	46c0      	nop			@ (mov r8, r8)
 80055e4:	46bd      	mov	sp, r7
 80055e6:	b00e      	add	sp, #56	@ 0x38
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	46c0      	nop			@ (mov r8, r8)
 80055ec:	fffffedf 	.word	0xfffffedf

080055f0 <__cvt>:
 80055f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055f2:	001f      	movs	r7, r3
 80055f4:	2300      	movs	r3, #0
 80055f6:	0016      	movs	r6, r2
 80055f8:	b08b      	sub	sp, #44	@ 0x2c
 80055fa:	429f      	cmp	r7, r3
 80055fc:	da04      	bge.n	8005608 <__cvt+0x18>
 80055fe:	2180      	movs	r1, #128	@ 0x80
 8005600:	0609      	lsls	r1, r1, #24
 8005602:	187b      	adds	r3, r7, r1
 8005604:	001f      	movs	r7, r3
 8005606:	232d      	movs	r3, #45	@ 0x2d
 8005608:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800560a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800560c:	7013      	strb	r3, [r2, #0]
 800560e:	2320      	movs	r3, #32
 8005610:	2203      	movs	r2, #3
 8005612:	439d      	bics	r5, r3
 8005614:	2d46      	cmp	r5, #70	@ 0x46
 8005616:	d007      	beq.n	8005628 <__cvt+0x38>
 8005618:	002b      	movs	r3, r5
 800561a:	3b45      	subs	r3, #69	@ 0x45
 800561c:	4259      	negs	r1, r3
 800561e:	414b      	adcs	r3, r1
 8005620:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8005622:	3a01      	subs	r2, #1
 8005624:	18cb      	adds	r3, r1, r3
 8005626:	9310      	str	r3, [sp, #64]	@ 0x40
 8005628:	ab09      	add	r3, sp, #36	@ 0x24
 800562a:	9304      	str	r3, [sp, #16]
 800562c:	ab08      	add	r3, sp, #32
 800562e:	9303      	str	r3, [sp, #12]
 8005630:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005632:	9200      	str	r2, [sp, #0]
 8005634:	9302      	str	r3, [sp, #8]
 8005636:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005638:	0032      	movs	r2, r6
 800563a:	9301      	str	r3, [sp, #4]
 800563c:	003b      	movs	r3, r7
 800563e:	f001 f89b 	bl	8006778 <_dtoa_r>
 8005642:	0004      	movs	r4, r0
 8005644:	2d47      	cmp	r5, #71	@ 0x47
 8005646:	d11b      	bne.n	8005680 <__cvt+0x90>
 8005648:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800564a:	07db      	lsls	r3, r3, #31
 800564c:	d511      	bpl.n	8005672 <__cvt+0x82>
 800564e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005650:	18c3      	adds	r3, r0, r3
 8005652:	9307      	str	r3, [sp, #28]
 8005654:	2200      	movs	r2, #0
 8005656:	2300      	movs	r3, #0
 8005658:	0030      	movs	r0, r6
 800565a:	0039      	movs	r1, r7
 800565c:	f7fa fef6 	bl	800044c <__aeabi_dcmpeq>
 8005660:	2800      	cmp	r0, #0
 8005662:	d001      	beq.n	8005668 <__cvt+0x78>
 8005664:	9b07      	ldr	r3, [sp, #28]
 8005666:	9309      	str	r3, [sp, #36]	@ 0x24
 8005668:	2230      	movs	r2, #48	@ 0x30
 800566a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800566c:	9907      	ldr	r1, [sp, #28]
 800566e:	428b      	cmp	r3, r1
 8005670:	d320      	bcc.n	80056b4 <__cvt+0xc4>
 8005672:	0020      	movs	r0, r4
 8005674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005676:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005678:	1b1b      	subs	r3, r3, r4
 800567a:	6013      	str	r3, [r2, #0]
 800567c:	b00b      	add	sp, #44	@ 0x2c
 800567e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005680:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005682:	18c3      	adds	r3, r0, r3
 8005684:	9307      	str	r3, [sp, #28]
 8005686:	2d46      	cmp	r5, #70	@ 0x46
 8005688:	d1e4      	bne.n	8005654 <__cvt+0x64>
 800568a:	7803      	ldrb	r3, [r0, #0]
 800568c:	2b30      	cmp	r3, #48	@ 0x30
 800568e:	d10c      	bne.n	80056aa <__cvt+0xba>
 8005690:	2200      	movs	r2, #0
 8005692:	2300      	movs	r3, #0
 8005694:	0030      	movs	r0, r6
 8005696:	0039      	movs	r1, r7
 8005698:	f7fa fed8 	bl	800044c <__aeabi_dcmpeq>
 800569c:	2800      	cmp	r0, #0
 800569e:	d104      	bne.n	80056aa <__cvt+0xba>
 80056a0:	2301      	movs	r3, #1
 80056a2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80056a4:	1a9b      	subs	r3, r3, r2
 80056a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80056a8:	6013      	str	r3, [r2, #0]
 80056aa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80056ac:	9a07      	ldr	r2, [sp, #28]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	18d3      	adds	r3, r2, r3
 80056b2:	e7ce      	b.n	8005652 <__cvt+0x62>
 80056b4:	1c59      	adds	r1, r3, #1
 80056b6:	9109      	str	r1, [sp, #36]	@ 0x24
 80056b8:	701a      	strb	r2, [r3, #0]
 80056ba:	e7d6      	b.n	800566a <__cvt+0x7a>

080056bc <__exponent>:
 80056bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056be:	232b      	movs	r3, #43	@ 0x2b
 80056c0:	0005      	movs	r5, r0
 80056c2:	000c      	movs	r4, r1
 80056c4:	b085      	sub	sp, #20
 80056c6:	7002      	strb	r2, [r0, #0]
 80056c8:	2900      	cmp	r1, #0
 80056ca:	da01      	bge.n	80056d0 <__exponent+0x14>
 80056cc:	424c      	negs	r4, r1
 80056ce:	3302      	adds	r3, #2
 80056d0:	706b      	strb	r3, [r5, #1]
 80056d2:	2c09      	cmp	r4, #9
 80056d4:	dd2c      	ble.n	8005730 <__exponent+0x74>
 80056d6:	ab02      	add	r3, sp, #8
 80056d8:	1dde      	adds	r6, r3, #7
 80056da:	0020      	movs	r0, r4
 80056dc:	210a      	movs	r1, #10
 80056de:	f7fa fe9f 	bl	8000420 <__aeabi_idivmod>
 80056e2:	0037      	movs	r7, r6
 80056e4:	3130      	adds	r1, #48	@ 0x30
 80056e6:	3e01      	subs	r6, #1
 80056e8:	0020      	movs	r0, r4
 80056ea:	7031      	strb	r1, [r6, #0]
 80056ec:	210a      	movs	r1, #10
 80056ee:	9401      	str	r4, [sp, #4]
 80056f0:	f7fa fdb0 	bl	8000254 <__divsi3>
 80056f4:	9b01      	ldr	r3, [sp, #4]
 80056f6:	0004      	movs	r4, r0
 80056f8:	2b63      	cmp	r3, #99	@ 0x63
 80056fa:	dcee      	bgt.n	80056da <__exponent+0x1e>
 80056fc:	1eba      	subs	r2, r7, #2
 80056fe:	1ca8      	adds	r0, r5, #2
 8005700:	0001      	movs	r1, r0
 8005702:	0013      	movs	r3, r2
 8005704:	3430      	adds	r4, #48	@ 0x30
 8005706:	7014      	strb	r4, [r2, #0]
 8005708:	ac02      	add	r4, sp, #8
 800570a:	3407      	adds	r4, #7
 800570c:	429c      	cmp	r4, r3
 800570e:	d80a      	bhi.n	8005726 <__exponent+0x6a>
 8005710:	2300      	movs	r3, #0
 8005712:	42a2      	cmp	r2, r4
 8005714:	d803      	bhi.n	800571e <__exponent+0x62>
 8005716:	3309      	adds	r3, #9
 8005718:	aa02      	add	r2, sp, #8
 800571a:	189b      	adds	r3, r3, r2
 800571c:	1bdb      	subs	r3, r3, r7
 800571e:	18c0      	adds	r0, r0, r3
 8005720:	1b40      	subs	r0, r0, r5
 8005722:	b005      	add	sp, #20
 8005724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005726:	781c      	ldrb	r4, [r3, #0]
 8005728:	3301      	adds	r3, #1
 800572a:	700c      	strb	r4, [r1, #0]
 800572c:	3101      	adds	r1, #1
 800572e:	e7eb      	b.n	8005708 <__exponent+0x4c>
 8005730:	2330      	movs	r3, #48	@ 0x30
 8005732:	18e4      	adds	r4, r4, r3
 8005734:	70ab      	strb	r3, [r5, #2]
 8005736:	1d28      	adds	r0, r5, #4
 8005738:	70ec      	strb	r4, [r5, #3]
 800573a:	e7f1      	b.n	8005720 <__exponent+0x64>

0800573c <_printf_float>:
 800573c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800573e:	b097      	sub	sp, #92	@ 0x5c
 8005740:	000d      	movs	r5, r1
 8005742:	920a      	str	r2, [sp, #40]	@ 0x28
 8005744:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8005746:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005748:	9009      	str	r0, [sp, #36]	@ 0x24
 800574a:	f000 fef9 	bl	8006540 <_localeconv_r>
 800574e:	6803      	ldr	r3, [r0, #0]
 8005750:	0018      	movs	r0, r3
 8005752:	930d      	str	r3, [sp, #52]	@ 0x34
 8005754:	f7fa fcd8 	bl	8000108 <strlen>
 8005758:	2300      	movs	r3, #0
 800575a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800575c:	9314      	str	r3, [sp, #80]	@ 0x50
 800575e:	7e2b      	ldrb	r3, [r5, #24]
 8005760:	2207      	movs	r2, #7
 8005762:	930c      	str	r3, [sp, #48]	@ 0x30
 8005764:	682b      	ldr	r3, [r5, #0]
 8005766:	930e      	str	r3, [sp, #56]	@ 0x38
 8005768:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800576a:	6823      	ldr	r3, [r4, #0]
 800576c:	05c9      	lsls	r1, r1, #23
 800576e:	d545      	bpl.n	80057fc <_printf_float+0xc0>
 8005770:	189b      	adds	r3, r3, r2
 8005772:	4393      	bics	r3, r2
 8005774:	001a      	movs	r2, r3
 8005776:	3208      	adds	r2, #8
 8005778:	6022      	str	r2, [r4, #0]
 800577a:	2201      	movs	r2, #1
 800577c:	681e      	ldr	r6, [r3, #0]
 800577e:	685f      	ldr	r7, [r3, #4]
 8005780:	007b      	lsls	r3, r7, #1
 8005782:	085b      	lsrs	r3, r3, #1
 8005784:	9311      	str	r3, [sp, #68]	@ 0x44
 8005786:	9610      	str	r6, [sp, #64]	@ 0x40
 8005788:	64ae      	str	r6, [r5, #72]	@ 0x48
 800578a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800578c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800578e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8005790:	4ba7      	ldr	r3, [pc, #668]	@ (8005a30 <_printf_float+0x2f4>)
 8005792:	4252      	negs	r2, r2
 8005794:	f7fc fd02 	bl	800219c <__aeabi_dcmpun>
 8005798:	2800      	cmp	r0, #0
 800579a:	d131      	bne.n	8005800 <_printf_float+0xc4>
 800579c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800579e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80057a0:	2201      	movs	r2, #1
 80057a2:	4ba3      	ldr	r3, [pc, #652]	@ (8005a30 <_printf_float+0x2f4>)
 80057a4:	4252      	negs	r2, r2
 80057a6:	f7fa fe61 	bl	800046c <__aeabi_dcmple>
 80057aa:	2800      	cmp	r0, #0
 80057ac:	d128      	bne.n	8005800 <_printf_float+0xc4>
 80057ae:	2200      	movs	r2, #0
 80057b0:	2300      	movs	r3, #0
 80057b2:	0030      	movs	r0, r6
 80057b4:	0039      	movs	r1, r7
 80057b6:	f7fa fe4f 	bl	8000458 <__aeabi_dcmplt>
 80057ba:	2800      	cmp	r0, #0
 80057bc:	d003      	beq.n	80057c6 <_printf_float+0x8a>
 80057be:	002b      	movs	r3, r5
 80057c0:	222d      	movs	r2, #45	@ 0x2d
 80057c2:	3343      	adds	r3, #67	@ 0x43
 80057c4:	701a      	strb	r2, [r3, #0]
 80057c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80057c8:	4f9a      	ldr	r7, [pc, #616]	@ (8005a34 <_printf_float+0x2f8>)
 80057ca:	2b47      	cmp	r3, #71	@ 0x47
 80057cc:	d900      	bls.n	80057d0 <_printf_float+0x94>
 80057ce:	4f9a      	ldr	r7, [pc, #616]	@ (8005a38 <_printf_float+0x2fc>)
 80057d0:	2303      	movs	r3, #3
 80057d2:	2400      	movs	r4, #0
 80057d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80057d6:	612b      	str	r3, [r5, #16]
 80057d8:	3301      	adds	r3, #1
 80057da:	439a      	bics	r2, r3
 80057dc:	602a      	str	r2, [r5, #0]
 80057de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057e0:	0029      	movs	r1, r5
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80057e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80057e8:	aa15      	add	r2, sp, #84	@ 0x54
 80057ea:	f000 f9e5 	bl	8005bb8 <_printf_common>
 80057ee:	3001      	adds	r0, #1
 80057f0:	d000      	beq.n	80057f4 <_printf_float+0xb8>
 80057f2:	e09f      	b.n	8005934 <_printf_float+0x1f8>
 80057f4:	2001      	movs	r0, #1
 80057f6:	4240      	negs	r0, r0
 80057f8:	b017      	add	sp, #92	@ 0x5c
 80057fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057fc:	3307      	adds	r3, #7
 80057fe:	e7b8      	b.n	8005772 <_printf_float+0x36>
 8005800:	0032      	movs	r2, r6
 8005802:	003b      	movs	r3, r7
 8005804:	0030      	movs	r0, r6
 8005806:	0039      	movs	r1, r7
 8005808:	f7fc fcc8 	bl	800219c <__aeabi_dcmpun>
 800580c:	2800      	cmp	r0, #0
 800580e:	d00b      	beq.n	8005828 <_printf_float+0xec>
 8005810:	2f00      	cmp	r7, #0
 8005812:	da03      	bge.n	800581c <_printf_float+0xe0>
 8005814:	002b      	movs	r3, r5
 8005816:	222d      	movs	r2, #45	@ 0x2d
 8005818:	3343      	adds	r3, #67	@ 0x43
 800581a:	701a      	strb	r2, [r3, #0]
 800581c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800581e:	4f87      	ldr	r7, [pc, #540]	@ (8005a3c <_printf_float+0x300>)
 8005820:	2b47      	cmp	r3, #71	@ 0x47
 8005822:	d9d5      	bls.n	80057d0 <_printf_float+0x94>
 8005824:	4f86      	ldr	r7, [pc, #536]	@ (8005a40 <_printf_float+0x304>)
 8005826:	e7d3      	b.n	80057d0 <_printf_float+0x94>
 8005828:	2220      	movs	r2, #32
 800582a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800582c:	686b      	ldr	r3, [r5, #4]
 800582e:	4394      	bics	r4, r2
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	d146      	bne.n	80058c2 <_printf_float+0x186>
 8005834:	3307      	adds	r3, #7
 8005836:	606b      	str	r3, [r5, #4]
 8005838:	2380      	movs	r3, #128	@ 0x80
 800583a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	4313      	orrs	r3, r2
 8005840:	2200      	movs	r2, #0
 8005842:	602b      	str	r3, [r5, #0]
 8005844:	9206      	str	r2, [sp, #24]
 8005846:	aa14      	add	r2, sp, #80	@ 0x50
 8005848:	9205      	str	r2, [sp, #20]
 800584a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800584c:	a90a      	add	r1, sp, #40	@ 0x28
 800584e:	9204      	str	r2, [sp, #16]
 8005850:	aa13      	add	r2, sp, #76	@ 0x4c
 8005852:	9203      	str	r2, [sp, #12]
 8005854:	2223      	movs	r2, #35	@ 0x23
 8005856:	1852      	adds	r2, r2, r1
 8005858:	9202      	str	r2, [sp, #8]
 800585a:	9301      	str	r3, [sp, #4]
 800585c:	686b      	ldr	r3, [r5, #4]
 800585e:	0032      	movs	r2, r6
 8005860:	9300      	str	r3, [sp, #0]
 8005862:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005864:	003b      	movs	r3, r7
 8005866:	f7ff fec3 	bl	80055f0 <__cvt>
 800586a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800586c:	0007      	movs	r7, r0
 800586e:	2c47      	cmp	r4, #71	@ 0x47
 8005870:	d12d      	bne.n	80058ce <_printf_float+0x192>
 8005872:	1cd3      	adds	r3, r2, #3
 8005874:	db02      	blt.n	800587c <_printf_float+0x140>
 8005876:	686b      	ldr	r3, [r5, #4]
 8005878:	429a      	cmp	r2, r3
 800587a:	dd48      	ble.n	800590e <_printf_float+0x1d2>
 800587c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800587e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005880:	3b02      	subs	r3, #2
 8005882:	b2db      	uxtb	r3, r3
 8005884:	930c      	str	r3, [sp, #48]	@ 0x30
 8005886:	0028      	movs	r0, r5
 8005888:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800588a:	3901      	subs	r1, #1
 800588c:	3050      	adds	r0, #80	@ 0x50
 800588e:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005890:	f7ff ff14 	bl	80056bc <__exponent>
 8005894:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005896:	0004      	movs	r4, r0
 8005898:	1813      	adds	r3, r2, r0
 800589a:	612b      	str	r3, [r5, #16]
 800589c:	2a01      	cmp	r2, #1
 800589e:	dc02      	bgt.n	80058a6 <_printf_float+0x16a>
 80058a0:	682a      	ldr	r2, [r5, #0]
 80058a2:	07d2      	lsls	r2, r2, #31
 80058a4:	d501      	bpl.n	80058aa <_printf_float+0x16e>
 80058a6:	3301      	adds	r3, #1
 80058a8:	612b      	str	r3, [r5, #16]
 80058aa:	2323      	movs	r3, #35	@ 0x23
 80058ac:	aa0a      	add	r2, sp, #40	@ 0x28
 80058ae:	189b      	adds	r3, r3, r2
 80058b0:	781b      	ldrb	r3, [r3, #0]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d100      	bne.n	80058b8 <_printf_float+0x17c>
 80058b6:	e792      	b.n	80057de <_printf_float+0xa2>
 80058b8:	002b      	movs	r3, r5
 80058ba:	222d      	movs	r2, #45	@ 0x2d
 80058bc:	3343      	adds	r3, #67	@ 0x43
 80058be:	701a      	strb	r2, [r3, #0]
 80058c0:	e78d      	b.n	80057de <_printf_float+0xa2>
 80058c2:	2c47      	cmp	r4, #71	@ 0x47
 80058c4:	d1b8      	bne.n	8005838 <_printf_float+0xfc>
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1b6      	bne.n	8005838 <_printf_float+0xfc>
 80058ca:	3301      	adds	r3, #1
 80058cc:	e7b3      	b.n	8005836 <_printf_float+0xfa>
 80058ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80058d0:	0011      	movs	r1, r2
 80058d2:	2b65      	cmp	r3, #101	@ 0x65
 80058d4:	d9d7      	bls.n	8005886 <_printf_float+0x14a>
 80058d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80058d8:	2b66      	cmp	r3, #102	@ 0x66
 80058da:	d11a      	bne.n	8005912 <_printf_float+0x1d6>
 80058dc:	686b      	ldr	r3, [r5, #4]
 80058de:	2a00      	cmp	r2, #0
 80058e0:	dd09      	ble.n	80058f6 <_printf_float+0x1ba>
 80058e2:	612a      	str	r2, [r5, #16]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d102      	bne.n	80058ee <_printf_float+0x1b2>
 80058e8:	6829      	ldr	r1, [r5, #0]
 80058ea:	07c9      	lsls	r1, r1, #31
 80058ec:	d50b      	bpl.n	8005906 <_printf_float+0x1ca>
 80058ee:	3301      	adds	r3, #1
 80058f0:	189b      	adds	r3, r3, r2
 80058f2:	612b      	str	r3, [r5, #16]
 80058f4:	e007      	b.n	8005906 <_printf_float+0x1ca>
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d103      	bne.n	8005902 <_printf_float+0x1c6>
 80058fa:	2201      	movs	r2, #1
 80058fc:	6829      	ldr	r1, [r5, #0]
 80058fe:	4211      	tst	r1, r2
 8005900:	d000      	beq.n	8005904 <_printf_float+0x1c8>
 8005902:	1c9a      	adds	r2, r3, #2
 8005904:	612a      	str	r2, [r5, #16]
 8005906:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005908:	2400      	movs	r4, #0
 800590a:	65ab      	str	r3, [r5, #88]	@ 0x58
 800590c:	e7cd      	b.n	80058aa <_printf_float+0x16e>
 800590e:	2367      	movs	r3, #103	@ 0x67
 8005910:	930c      	str	r3, [sp, #48]	@ 0x30
 8005912:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005914:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005916:	4299      	cmp	r1, r3
 8005918:	db06      	blt.n	8005928 <_printf_float+0x1ec>
 800591a:	682b      	ldr	r3, [r5, #0]
 800591c:	6129      	str	r1, [r5, #16]
 800591e:	07db      	lsls	r3, r3, #31
 8005920:	d5f1      	bpl.n	8005906 <_printf_float+0x1ca>
 8005922:	3101      	adds	r1, #1
 8005924:	6129      	str	r1, [r5, #16]
 8005926:	e7ee      	b.n	8005906 <_printf_float+0x1ca>
 8005928:	2201      	movs	r2, #1
 800592a:	2900      	cmp	r1, #0
 800592c:	dce0      	bgt.n	80058f0 <_printf_float+0x1b4>
 800592e:	1892      	adds	r2, r2, r2
 8005930:	1a52      	subs	r2, r2, r1
 8005932:	e7dd      	b.n	80058f0 <_printf_float+0x1b4>
 8005934:	682a      	ldr	r2, [r5, #0]
 8005936:	0553      	lsls	r3, r2, #21
 8005938:	d408      	bmi.n	800594c <_printf_float+0x210>
 800593a:	692b      	ldr	r3, [r5, #16]
 800593c:	003a      	movs	r2, r7
 800593e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005940:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005942:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005944:	47a0      	blx	r4
 8005946:	3001      	adds	r0, #1
 8005948:	d129      	bne.n	800599e <_printf_float+0x262>
 800594a:	e753      	b.n	80057f4 <_printf_float+0xb8>
 800594c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800594e:	2b65      	cmp	r3, #101	@ 0x65
 8005950:	d800      	bhi.n	8005954 <_printf_float+0x218>
 8005952:	e0da      	b.n	8005b0a <_printf_float+0x3ce>
 8005954:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005956:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005958:	2200      	movs	r2, #0
 800595a:	2300      	movs	r3, #0
 800595c:	f7fa fd76 	bl	800044c <__aeabi_dcmpeq>
 8005960:	2800      	cmp	r0, #0
 8005962:	d033      	beq.n	80059cc <_printf_float+0x290>
 8005964:	2301      	movs	r3, #1
 8005966:	4a37      	ldr	r2, [pc, #220]	@ (8005a44 <_printf_float+0x308>)
 8005968:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800596a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800596c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800596e:	47a0      	blx	r4
 8005970:	3001      	adds	r0, #1
 8005972:	d100      	bne.n	8005976 <_printf_float+0x23a>
 8005974:	e73e      	b.n	80057f4 <_printf_float+0xb8>
 8005976:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8005978:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800597a:	42b3      	cmp	r3, r6
 800597c:	db02      	blt.n	8005984 <_printf_float+0x248>
 800597e:	682b      	ldr	r3, [r5, #0]
 8005980:	07db      	lsls	r3, r3, #31
 8005982:	d50c      	bpl.n	800599e <_printf_float+0x262>
 8005984:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005986:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005988:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800598a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800598c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800598e:	47a0      	blx	r4
 8005990:	2400      	movs	r4, #0
 8005992:	3001      	adds	r0, #1
 8005994:	d100      	bne.n	8005998 <_printf_float+0x25c>
 8005996:	e72d      	b.n	80057f4 <_printf_float+0xb8>
 8005998:	1e73      	subs	r3, r6, #1
 800599a:	42a3      	cmp	r3, r4
 800599c:	dc0a      	bgt.n	80059b4 <_printf_float+0x278>
 800599e:	682b      	ldr	r3, [r5, #0]
 80059a0:	079b      	lsls	r3, r3, #30
 80059a2:	d500      	bpl.n	80059a6 <_printf_float+0x26a>
 80059a4:	e105      	b.n	8005bb2 <_printf_float+0x476>
 80059a6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80059a8:	68e8      	ldr	r0, [r5, #12]
 80059aa:	4298      	cmp	r0, r3
 80059ac:	db00      	blt.n	80059b0 <_printf_float+0x274>
 80059ae:	e723      	b.n	80057f8 <_printf_float+0xbc>
 80059b0:	0018      	movs	r0, r3
 80059b2:	e721      	b.n	80057f8 <_printf_float+0xbc>
 80059b4:	002a      	movs	r2, r5
 80059b6:	2301      	movs	r3, #1
 80059b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80059ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059bc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80059be:	321a      	adds	r2, #26
 80059c0:	47b8      	blx	r7
 80059c2:	3001      	adds	r0, #1
 80059c4:	d100      	bne.n	80059c8 <_printf_float+0x28c>
 80059c6:	e715      	b.n	80057f4 <_printf_float+0xb8>
 80059c8:	3401      	adds	r4, #1
 80059ca:	e7e5      	b.n	8005998 <_printf_float+0x25c>
 80059cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	dc3a      	bgt.n	8005a48 <_printf_float+0x30c>
 80059d2:	2301      	movs	r3, #1
 80059d4:	4a1b      	ldr	r2, [pc, #108]	@ (8005a44 <_printf_float+0x308>)
 80059d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80059d8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059da:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80059dc:	47a0      	blx	r4
 80059de:	3001      	adds	r0, #1
 80059e0:	d100      	bne.n	80059e4 <_printf_float+0x2a8>
 80059e2:	e707      	b.n	80057f4 <_printf_float+0xb8>
 80059e4:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80059e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80059e8:	4333      	orrs	r3, r6
 80059ea:	d102      	bne.n	80059f2 <_printf_float+0x2b6>
 80059ec:	682b      	ldr	r3, [r5, #0]
 80059ee:	07db      	lsls	r3, r3, #31
 80059f0:	d5d5      	bpl.n	800599e <_printf_float+0x262>
 80059f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80059f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80059f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80059f8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059fa:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80059fc:	47a0      	blx	r4
 80059fe:	2300      	movs	r3, #0
 8005a00:	3001      	adds	r0, #1
 8005a02:	d100      	bne.n	8005a06 <_printf_float+0x2ca>
 8005a04:	e6f6      	b.n	80057f4 <_printf_float+0xb8>
 8005a06:	930c      	str	r3, [sp, #48]	@ 0x30
 8005a08:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005a0a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a0c:	425b      	negs	r3, r3
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	dc01      	bgt.n	8005a16 <_printf_float+0x2da>
 8005a12:	0033      	movs	r3, r6
 8005a14:	e792      	b.n	800593c <_printf_float+0x200>
 8005a16:	002a      	movs	r2, r5
 8005a18:	2301      	movs	r3, #1
 8005a1a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005a1c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a1e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005a20:	321a      	adds	r2, #26
 8005a22:	47a0      	blx	r4
 8005a24:	3001      	adds	r0, #1
 8005a26:	d100      	bne.n	8005a2a <_printf_float+0x2ee>
 8005a28:	e6e4      	b.n	80057f4 <_printf_float+0xb8>
 8005a2a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	e7ea      	b.n	8005a06 <_printf_float+0x2ca>
 8005a30:	7fefffff 	.word	0x7fefffff
 8005a34:	08009f34 	.word	0x08009f34
 8005a38:	08009f38 	.word	0x08009f38
 8005a3c:	08009f3c 	.word	0x08009f3c
 8005a40:	08009f40 	.word	0x08009f40
 8005a44:	08009f44 	.word	0x08009f44
 8005a48:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005a4a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005a4c:	930c      	str	r3, [sp, #48]	@ 0x30
 8005a4e:	429e      	cmp	r6, r3
 8005a50:	dd00      	ble.n	8005a54 <_printf_float+0x318>
 8005a52:	001e      	movs	r6, r3
 8005a54:	2e00      	cmp	r6, #0
 8005a56:	dc31      	bgt.n	8005abc <_printf_float+0x380>
 8005a58:	43f3      	mvns	r3, r6
 8005a5a:	2400      	movs	r4, #0
 8005a5c:	17db      	asrs	r3, r3, #31
 8005a5e:	4033      	ands	r3, r6
 8005a60:	930e      	str	r3, [sp, #56]	@ 0x38
 8005a62:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005a64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a66:	1af3      	subs	r3, r6, r3
 8005a68:	42a3      	cmp	r3, r4
 8005a6a:	dc30      	bgt.n	8005ace <_printf_float+0x392>
 8005a6c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005a6e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a70:	429a      	cmp	r2, r3
 8005a72:	dc38      	bgt.n	8005ae6 <_printf_float+0x3aa>
 8005a74:	682b      	ldr	r3, [r5, #0]
 8005a76:	07db      	lsls	r3, r3, #31
 8005a78:	d435      	bmi.n	8005ae6 <_printf_float+0x3aa>
 8005a7a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8005a7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a7e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a80:	1b9b      	subs	r3, r3, r6
 8005a82:	1b14      	subs	r4, r2, r4
 8005a84:	429c      	cmp	r4, r3
 8005a86:	dd00      	ble.n	8005a8a <_printf_float+0x34e>
 8005a88:	001c      	movs	r4, r3
 8005a8a:	2c00      	cmp	r4, #0
 8005a8c:	dc34      	bgt.n	8005af8 <_printf_float+0x3bc>
 8005a8e:	43e3      	mvns	r3, r4
 8005a90:	2600      	movs	r6, #0
 8005a92:	17db      	asrs	r3, r3, #31
 8005a94:	401c      	ands	r4, r3
 8005a96:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005a98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005a9a:	1ad3      	subs	r3, r2, r3
 8005a9c:	1b1b      	subs	r3, r3, r4
 8005a9e:	42b3      	cmp	r3, r6
 8005aa0:	dc00      	bgt.n	8005aa4 <_printf_float+0x368>
 8005aa2:	e77c      	b.n	800599e <_printf_float+0x262>
 8005aa4:	002a      	movs	r2, r5
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005aaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005aac:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005aae:	321a      	adds	r2, #26
 8005ab0:	47b8      	blx	r7
 8005ab2:	3001      	adds	r0, #1
 8005ab4:	d100      	bne.n	8005ab8 <_printf_float+0x37c>
 8005ab6:	e69d      	b.n	80057f4 <_printf_float+0xb8>
 8005ab8:	3601      	adds	r6, #1
 8005aba:	e7ec      	b.n	8005a96 <_printf_float+0x35a>
 8005abc:	0033      	movs	r3, r6
 8005abe:	003a      	movs	r2, r7
 8005ac0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ac2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ac4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005ac6:	47a0      	blx	r4
 8005ac8:	3001      	adds	r0, #1
 8005aca:	d1c5      	bne.n	8005a58 <_printf_float+0x31c>
 8005acc:	e692      	b.n	80057f4 <_printf_float+0xb8>
 8005ace:	002a      	movs	r2, r5
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ad4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ad6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005ad8:	321a      	adds	r2, #26
 8005ada:	47b0      	blx	r6
 8005adc:	3001      	adds	r0, #1
 8005ade:	d100      	bne.n	8005ae2 <_printf_float+0x3a6>
 8005ae0:	e688      	b.n	80057f4 <_printf_float+0xb8>
 8005ae2:	3401      	adds	r4, #1
 8005ae4:	e7bd      	b.n	8005a62 <_printf_float+0x326>
 8005ae6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ae8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005aea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005aec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005aee:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005af0:	47a0      	blx	r4
 8005af2:	3001      	adds	r0, #1
 8005af4:	d1c1      	bne.n	8005a7a <_printf_float+0x33e>
 8005af6:	e67d      	b.n	80057f4 <_printf_float+0xb8>
 8005af8:	19ba      	adds	r2, r7, r6
 8005afa:	0023      	movs	r3, r4
 8005afc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005afe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b00:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005b02:	47b0      	blx	r6
 8005b04:	3001      	adds	r0, #1
 8005b06:	d1c2      	bne.n	8005a8e <_printf_float+0x352>
 8005b08:	e674      	b.n	80057f4 <_printf_float+0xb8>
 8005b0a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b0c:	930c      	str	r3, [sp, #48]	@ 0x30
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	dc02      	bgt.n	8005b18 <_printf_float+0x3dc>
 8005b12:	2301      	movs	r3, #1
 8005b14:	421a      	tst	r2, r3
 8005b16:	d039      	beq.n	8005b8c <_printf_float+0x450>
 8005b18:	2301      	movs	r3, #1
 8005b1a:	003a      	movs	r2, r7
 8005b1c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b20:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005b22:	47b0      	blx	r6
 8005b24:	3001      	adds	r0, #1
 8005b26:	d100      	bne.n	8005b2a <_printf_float+0x3ee>
 8005b28:	e664      	b.n	80057f4 <_printf_float+0xb8>
 8005b2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005b2e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b30:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b32:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005b34:	47b0      	blx	r6
 8005b36:	3001      	adds	r0, #1
 8005b38:	d100      	bne.n	8005b3c <_printf_float+0x400>
 8005b3a:	e65b      	b.n	80057f4 <_printf_float+0xb8>
 8005b3c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005b3e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005b40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b42:	2200      	movs	r2, #0
 8005b44:	3b01      	subs	r3, #1
 8005b46:	930c      	str	r3, [sp, #48]	@ 0x30
 8005b48:	2300      	movs	r3, #0
 8005b4a:	f7fa fc7f 	bl	800044c <__aeabi_dcmpeq>
 8005b4e:	2800      	cmp	r0, #0
 8005b50:	d11a      	bne.n	8005b88 <_printf_float+0x44c>
 8005b52:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b54:	1c7a      	adds	r2, r7, #1
 8005b56:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b58:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b5a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005b5c:	47b0      	blx	r6
 8005b5e:	3001      	adds	r0, #1
 8005b60:	d10e      	bne.n	8005b80 <_printf_float+0x444>
 8005b62:	e647      	b.n	80057f4 <_printf_float+0xb8>
 8005b64:	002a      	movs	r2, r5
 8005b66:	2301      	movs	r3, #1
 8005b68:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b6c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005b6e:	321a      	adds	r2, #26
 8005b70:	47b8      	blx	r7
 8005b72:	3001      	adds	r0, #1
 8005b74:	d100      	bne.n	8005b78 <_printf_float+0x43c>
 8005b76:	e63d      	b.n	80057f4 <_printf_float+0xb8>
 8005b78:	3601      	adds	r6, #1
 8005b7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b7c:	429e      	cmp	r6, r3
 8005b7e:	dbf1      	blt.n	8005b64 <_printf_float+0x428>
 8005b80:	002a      	movs	r2, r5
 8005b82:	0023      	movs	r3, r4
 8005b84:	3250      	adds	r2, #80	@ 0x50
 8005b86:	e6da      	b.n	800593e <_printf_float+0x202>
 8005b88:	2600      	movs	r6, #0
 8005b8a:	e7f6      	b.n	8005b7a <_printf_float+0x43e>
 8005b8c:	003a      	movs	r2, r7
 8005b8e:	e7e2      	b.n	8005b56 <_printf_float+0x41a>
 8005b90:	002a      	movs	r2, r5
 8005b92:	2301      	movs	r3, #1
 8005b94:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b98:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005b9a:	3219      	adds	r2, #25
 8005b9c:	47b0      	blx	r6
 8005b9e:	3001      	adds	r0, #1
 8005ba0:	d100      	bne.n	8005ba4 <_printf_float+0x468>
 8005ba2:	e627      	b.n	80057f4 <_printf_float+0xb8>
 8005ba4:	3401      	adds	r4, #1
 8005ba6:	68eb      	ldr	r3, [r5, #12]
 8005ba8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005baa:	1a9b      	subs	r3, r3, r2
 8005bac:	42a3      	cmp	r3, r4
 8005bae:	dcef      	bgt.n	8005b90 <_printf_float+0x454>
 8005bb0:	e6f9      	b.n	80059a6 <_printf_float+0x26a>
 8005bb2:	2400      	movs	r4, #0
 8005bb4:	e7f7      	b.n	8005ba6 <_printf_float+0x46a>
 8005bb6:	46c0      	nop			@ (mov r8, r8)

08005bb8 <_printf_common>:
 8005bb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bba:	0016      	movs	r6, r2
 8005bbc:	9301      	str	r3, [sp, #4]
 8005bbe:	688a      	ldr	r2, [r1, #8]
 8005bc0:	690b      	ldr	r3, [r1, #16]
 8005bc2:	000c      	movs	r4, r1
 8005bc4:	9000      	str	r0, [sp, #0]
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	da00      	bge.n	8005bcc <_printf_common+0x14>
 8005bca:	0013      	movs	r3, r2
 8005bcc:	0022      	movs	r2, r4
 8005bce:	6033      	str	r3, [r6, #0]
 8005bd0:	3243      	adds	r2, #67	@ 0x43
 8005bd2:	7812      	ldrb	r2, [r2, #0]
 8005bd4:	2a00      	cmp	r2, #0
 8005bd6:	d001      	beq.n	8005bdc <_printf_common+0x24>
 8005bd8:	3301      	adds	r3, #1
 8005bda:	6033      	str	r3, [r6, #0]
 8005bdc:	6823      	ldr	r3, [r4, #0]
 8005bde:	069b      	lsls	r3, r3, #26
 8005be0:	d502      	bpl.n	8005be8 <_printf_common+0x30>
 8005be2:	6833      	ldr	r3, [r6, #0]
 8005be4:	3302      	adds	r3, #2
 8005be6:	6033      	str	r3, [r6, #0]
 8005be8:	6822      	ldr	r2, [r4, #0]
 8005bea:	2306      	movs	r3, #6
 8005bec:	0015      	movs	r5, r2
 8005bee:	401d      	ands	r5, r3
 8005bf0:	421a      	tst	r2, r3
 8005bf2:	d027      	beq.n	8005c44 <_printf_common+0x8c>
 8005bf4:	0023      	movs	r3, r4
 8005bf6:	3343      	adds	r3, #67	@ 0x43
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	1e5a      	subs	r2, r3, #1
 8005bfc:	4193      	sbcs	r3, r2
 8005bfe:	6822      	ldr	r2, [r4, #0]
 8005c00:	0692      	lsls	r2, r2, #26
 8005c02:	d430      	bmi.n	8005c66 <_printf_common+0xae>
 8005c04:	0022      	movs	r2, r4
 8005c06:	9901      	ldr	r1, [sp, #4]
 8005c08:	9800      	ldr	r0, [sp, #0]
 8005c0a:	9d08      	ldr	r5, [sp, #32]
 8005c0c:	3243      	adds	r2, #67	@ 0x43
 8005c0e:	47a8      	blx	r5
 8005c10:	3001      	adds	r0, #1
 8005c12:	d025      	beq.n	8005c60 <_printf_common+0xa8>
 8005c14:	2206      	movs	r2, #6
 8005c16:	6823      	ldr	r3, [r4, #0]
 8005c18:	2500      	movs	r5, #0
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	2b04      	cmp	r3, #4
 8005c1e:	d105      	bne.n	8005c2c <_printf_common+0x74>
 8005c20:	6833      	ldr	r3, [r6, #0]
 8005c22:	68e5      	ldr	r5, [r4, #12]
 8005c24:	1aed      	subs	r5, r5, r3
 8005c26:	43eb      	mvns	r3, r5
 8005c28:	17db      	asrs	r3, r3, #31
 8005c2a:	401d      	ands	r5, r3
 8005c2c:	68a3      	ldr	r3, [r4, #8]
 8005c2e:	6922      	ldr	r2, [r4, #16]
 8005c30:	4293      	cmp	r3, r2
 8005c32:	dd01      	ble.n	8005c38 <_printf_common+0x80>
 8005c34:	1a9b      	subs	r3, r3, r2
 8005c36:	18ed      	adds	r5, r5, r3
 8005c38:	2600      	movs	r6, #0
 8005c3a:	42b5      	cmp	r5, r6
 8005c3c:	d120      	bne.n	8005c80 <_printf_common+0xc8>
 8005c3e:	2000      	movs	r0, #0
 8005c40:	e010      	b.n	8005c64 <_printf_common+0xac>
 8005c42:	3501      	adds	r5, #1
 8005c44:	68e3      	ldr	r3, [r4, #12]
 8005c46:	6832      	ldr	r2, [r6, #0]
 8005c48:	1a9b      	subs	r3, r3, r2
 8005c4a:	42ab      	cmp	r3, r5
 8005c4c:	ddd2      	ble.n	8005bf4 <_printf_common+0x3c>
 8005c4e:	0022      	movs	r2, r4
 8005c50:	2301      	movs	r3, #1
 8005c52:	9901      	ldr	r1, [sp, #4]
 8005c54:	9800      	ldr	r0, [sp, #0]
 8005c56:	9f08      	ldr	r7, [sp, #32]
 8005c58:	3219      	adds	r2, #25
 8005c5a:	47b8      	blx	r7
 8005c5c:	3001      	adds	r0, #1
 8005c5e:	d1f0      	bne.n	8005c42 <_printf_common+0x8a>
 8005c60:	2001      	movs	r0, #1
 8005c62:	4240      	negs	r0, r0
 8005c64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005c66:	2030      	movs	r0, #48	@ 0x30
 8005c68:	18e1      	adds	r1, r4, r3
 8005c6a:	3143      	adds	r1, #67	@ 0x43
 8005c6c:	7008      	strb	r0, [r1, #0]
 8005c6e:	0021      	movs	r1, r4
 8005c70:	1c5a      	adds	r2, r3, #1
 8005c72:	3145      	adds	r1, #69	@ 0x45
 8005c74:	7809      	ldrb	r1, [r1, #0]
 8005c76:	18a2      	adds	r2, r4, r2
 8005c78:	3243      	adds	r2, #67	@ 0x43
 8005c7a:	3302      	adds	r3, #2
 8005c7c:	7011      	strb	r1, [r2, #0]
 8005c7e:	e7c1      	b.n	8005c04 <_printf_common+0x4c>
 8005c80:	0022      	movs	r2, r4
 8005c82:	2301      	movs	r3, #1
 8005c84:	9901      	ldr	r1, [sp, #4]
 8005c86:	9800      	ldr	r0, [sp, #0]
 8005c88:	9f08      	ldr	r7, [sp, #32]
 8005c8a:	321a      	adds	r2, #26
 8005c8c:	47b8      	blx	r7
 8005c8e:	3001      	adds	r0, #1
 8005c90:	d0e6      	beq.n	8005c60 <_printf_common+0xa8>
 8005c92:	3601      	adds	r6, #1
 8005c94:	e7d1      	b.n	8005c3a <_printf_common+0x82>
	...

08005c98 <_printf_i>:
 8005c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c9a:	b08b      	sub	sp, #44	@ 0x2c
 8005c9c:	9206      	str	r2, [sp, #24]
 8005c9e:	000a      	movs	r2, r1
 8005ca0:	3243      	adds	r2, #67	@ 0x43
 8005ca2:	9307      	str	r3, [sp, #28]
 8005ca4:	9005      	str	r0, [sp, #20]
 8005ca6:	9203      	str	r2, [sp, #12]
 8005ca8:	7e0a      	ldrb	r2, [r1, #24]
 8005caa:	000c      	movs	r4, r1
 8005cac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005cae:	2a78      	cmp	r2, #120	@ 0x78
 8005cb0:	d809      	bhi.n	8005cc6 <_printf_i+0x2e>
 8005cb2:	2a62      	cmp	r2, #98	@ 0x62
 8005cb4:	d80b      	bhi.n	8005cce <_printf_i+0x36>
 8005cb6:	2a00      	cmp	r2, #0
 8005cb8:	d100      	bne.n	8005cbc <_printf_i+0x24>
 8005cba:	e0bc      	b.n	8005e36 <_printf_i+0x19e>
 8005cbc:	497b      	ldr	r1, [pc, #492]	@ (8005eac <_printf_i+0x214>)
 8005cbe:	9104      	str	r1, [sp, #16]
 8005cc0:	2a58      	cmp	r2, #88	@ 0x58
 8005cc2:	d100      	bne.n	8005cc6 <_printf_i+0x2e>
 8005cc4:	e090      	b.n	8005de8 <_printf_i+0x150>
 8005cc6:	0025      	movs	r5, r4
 8005cc8:	3542      	adds	r5, #66	@ 0x42
 8005cca:	702a      	strb	r2, [r5, #0]
 8005ccc:	e022      	b.n	8005d14 <_printf_i+0x7c>
 8005cce:	0010      	movs	r0, r2
 8005cd0:	3863      	subs	r0, #99	@ 0x63
 8005cd2:	2815      	cmp	r0, #21
 8005cd4:	d8f7      	bhi.n	8005cc6 <_printf_i+0x2e>
 8005cd6:	f7fa fa29 	bl	800012c <__gnu_thumb1_case_shi>
 8005cda:	0016      	.short	0x0016
 8005cdc:	fff6001f 	.word	0xfff6001f
 8005ce0:	fff6fff6 	.word	0xfff6fff6
 8005ce4:	001ffff6 	.word	0x001ffff6
 8005ce8:	fff6fff6 	.word	0xfff6fff6
 8005cec:	fff6fff6 	.word	0xfff6fff6
 8005cf0:	003600a1 	.word	0x003600a1
 8005cf4:	fff60080 	.word	0xfff60080
 8005cf8:	00b2fff6 	.word	0x00b2fff6
 8005cfc:	0036fff6 	.word	0x0036fff6
 8005d00:	fff6fff6 	.word	0xfff6fff6
 8005d04:	0084      	.short	0x0084
 8005d06:	0025      	movs	r5, r4
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	3542      	adds	r5, #66	@ 0x42
 8005d0c:	1d11      	adds	r1, r2, #4
 8005d0e:	6019      	str	r1, [r3, #0]
 8005d10:	6813      	ldr	r3, [r2, #0]
 8005d12:	702b      	strb	r3, [r5, #0]
 8005d14:	2301      	movs	r3, #1
 8005d16:	e0a0      	b.n	8005e5a <_printf_i+0x1c2>
 8005d18:	6818      	ldr	r0, [r3, #0]
 8005d1a:	6809      	ldr	r1, [r1, #0]
 8005d1c:	1d02      	adds	r2, r0, #4
 8005d1e:	060d      	lsls	r5, r1, #24
 8005d20:	d50b      	bpl.n	8005d3a <_printf_i+0xa2>
 8005d22:	6806      	ldr	r6, [r0, #0]
 8005d24:	601a      	str	r2, [r3, #0]
 8005d26:	2e00      	cmp	r6, #0
 8005d28:	da03      	bge.n	8005d32 <_printf_i+0x9a>
 8005d2a:	232d      	movs	r3, #45	@ 0x2d
 8005d2c:	9a03      	ldr	r2, [sp, #12]
 8005d2e:	4276      	negs	r6, r6
 8005d30:	7013      	strb	r3, [r2, #0]
 8005d32:	4b5e      	ldr	r3, [pc, #376]	@ (8005eac <_printf_i+0x214>)
 8005d34:	270a      	movs	r7, #10
 8005d36:	9304      	str	r3, [sp, #16]
 8005d38:	e018      	b.n	8005d6c <_printf_i+0xd4>
 8005d3a:	6806      	ldr	r6, [r0, #0]
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	0649      	lsls	r1, r1, #25
 8005d40:	d5f1      	bpl.n	8005d26 <_printf_i+0x8e>
 8005d42:	b236      	sxth	r6, r6
 8005d44:	e7ef      	b.n	8005d26 <_printf_i+0x8e>
 8005d46:	6808      	ldr	r0, [r1, #0]
 8005d48:	6819      	ldr	r1, [r3, #0]
 8005d4a:	c940      	ldmia	r1!, {r6}
 8005d4c:	0605      	lsls	r5, r0, #24
 8005d4e:	d402      	bmi.n	8005d56 <_printf_i+0xbe>
 8005d50:	0640      	lsls	r0, r0, #25
 8005d52:	d500      	bpl.n	8005d56 <_printf_i+0xbe>
 8005d54:	b2b6      	uxth	r6, r6
 8005d56:	6019      	str	r1, [r3, #0]
 8005d58:	4b54      	ldr	r3, [pc, #336]	@ (8005eac <_printf_i+0x214>)
 8005d5a:	270a      	movs	r7, #10
 8005d5c:	9304      	str	r3, [sp, #16]
 8005d5e:	2a6f      	cmp	r2, #111	@ 0x6f
 8005d60:	d100      	bne.n	8005d64 <_printf_i+0xcc>
 8005d62:	3f02      	subs	r7, #2
 8005d64:	0023      	movs	r3, r4
 8005d66:	2200      	movs	r2, #0
 8005d68:	3343      	adds	r3, #67	@ 0x43
 8005d6a:	701a      	strb	r2, [r3, #0]
 8005d6c:	6863      	ldr	r3, [r4, #4]
 8005d6e:	60a3      	str	r3, [r4, #8]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	db03      	blt.n	8005d7c <_printf_i+0xe4>
 8005d74:	2104      	movs	r1, #4
 8005d76:	6822      	ldr	r2, [r4, #0]
 8005d78:	438a      	bics	r2, r1
 8005d7a:	6022      	str	r2, [r4, #0]
 8005d7c:	2e00      	cmp	r6, #0
 8005d7e:	d102      	bne.n	8005d86 <_printf_i+0xee>
 8005d80:	9d03      	ldr	r5, [sp, #12]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00c      	beq.n	8005da0 <_printf_i+0x108>
 8005d86:	9d03      	ldr	r5, [sp, #12]
 8005d88:	0030      	movs	r0, r6
 8005d8a:	0039      	movs	r1, r7
 8005d8c:	f7fa fa5e 	bl	800024c <__aeabi_uidivmod>
 8005d90:	9b04      	ldr	r3, [sp, #16]
 8005d92:	3d01      	subs	r5, #1
 8005d94:	5c5b      	ldrb	r3, [r3, r1]
 8005d96:	702b      	strb	r3, [r5, #0]
 8005d98:	0033      	movs	r3, r6
 8005d9a:	0006      	movs	r6, r0
 8005d9c:	429f      	cmp	r7, r3
 8005d9e:	d9f3      	bls.n	8005d88 <_printf_i+0xf0>
 8005da0:	2f08      	cmp	r7, #8
 8005da2:	d109      	bne.n	8005db8 <_printf_i+0x120>
 8005da4:	6823      	ldr	r3, [r4, #0]
 8005da6:	07db      	lsls	r3, r3, #31
 8005da8:	d506      	bpl.n	8005db8 <_printf_i+0x120>
 8005daa:	6862      	ldr	r2, [r4, #4]
 8005dac:	6923      	ldr	r3, [r4, #16]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	dc02      	bgt.n	8005db8 <_printf_i+0x120>
 8005db2:	2330      	movs	r3, #48	@ 0x30
 8005db4:	3d01      	subs	r5, #1
 8005db6:	702b      	strb	r3, [r5, #0]
 8005db8:	9b03      	ldr	r3, [sp, #12]
 8005dba:	1b5b      	subs	r3, r3, r5
 8005dbc:	6123      	str	r3, [r4, #16]
 8005dbe:	9b07      	ldr	r3, [sp, #28]
 8005dc0:	0021      	movs	r1, r4
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	9805      	ldr	r0, [sp, #20]
 8005dc6:	9b06      	ldr	r3, [sp, #24]
 8005dc8:	aa09      	add	r2, sp, #36	@ 0x24
 8005dca:	f7ff fef5 	bl	8005bb8 <_printf_common>
 8005dce:	3001      	adds	r0, #1
 8005dd0:	d148      	bne.n	8005e64 <_printf_i+0x1cc>
 8005dd2:	2001      	movs	r0, #1
 8005dd4:	4240      	negs	r0, r0
 8005dd6:	b00b      	add	sp, #44	@ 0x2c
 8005dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dda:	2220      	movs	r2, #32
 8005ddc:	6809      	ldr	r1, [r1, #0]
 8005dde:	430a      	orrs	r2, r1
 8005de0:	6022      	str	r2, [r4, #0]
 8005de2:	2278      	movs	r2, #120	@ 0x78
 8005de4:	4932      	ldr	r1, [pc, #200]	@ (8005eb0 <_printf_i+0x218>)
 8005de6:	9104      	str	r1, [sp, #16]
 8005de8:	0021      	movs	r1, r4
 8005dea:	3145      	adds	r1, #69	@ 0x45
 8005dec:	700a      	strb	r2, [r1, #0]
 8005dee:	6819      	ldr	r1, [r3, #0]
 8005df0:	6822      	ldr	r2, [r4, #0]
 8005df2:	c940      	ldmia	r1!, {r6}
 8005df4:	0610      	lsls	r0, r2, #24
 8005df6:	d402      	bmi.n	8005dfe <_printf_i+0x166>
 8005df8:	0650      	lsls	r0, r2, #25
 8005dfa:	d500      	bpl.n	8005dfe <_printf_i+0x166>
 8005dfc:	b2b6      	uxth	r6, r6
 8005dfe:	6019      	str	r1, [r3, #0]
 8005e00:	07d3      	lsls	r3, r2, #31
 8005e02:	d502      	bpl.n	8005e0a <_printf_i+0x172>
 8005e04:	2320      	movs	r3, #32
 8005e06:	4313      	orrs	r3, r2
 8005e08:	6023      	str	r3, [r4, #0]
 8005e0a:	2e00      	cmp	r6, #0
 8005e0c:	d001      	beq.n	8005e12 <_printf_i+0x17a>
 8005e0e:	2710      	movs	r7, #16
 8005e10:	e7a8      	b.n	8005d64 <_printf_i+0xcc>
 8005e12:	2220      	movs	r2, #32
 8005e14:	6823      	ldr	r3, [r4, #0]
 8005e16:	4393      	bics	r3, r2
 8005e18:	6023      	str	r3, [r4, #0]
 8005e1a:	e7f8      	b.n	8005e0e <_printf_i+0x176>
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	680d      	ldr	r5, [r1, #0]
 8005e20:	1d10      	adds	r0, r2, #4
 8005e22:	6949      	ldr	r1, [r1, #20]
 8005e24:	6018      	str	r0, [r3, #0]
 8005e26:	6813      	ldr	r3, [r2, #0]
 8005e28:	062e      	lsls	r6, r5, #24
 8005e2a:	d501      	bpl.n	8005e30 <_printf_i+0x198>
 8005e2c:	6019      	str	r1, [r3, #0]
 8005e2e:	e002      	b.n	8005e36 <_printf_i+0x19e>
 8005e30:	066d      	lsls	r5, r5, #25
 8005e32:	d5fb      	bpl.n	8005e2c <_printf_i+0x194>
 8005e34:	8019      	strh	r1, [r3, #0]
 8005e36:	2300      	movs	r3, #0
 8005e38:	9d03      	ldr	r5, [sp, #12]
 8005e3a:	6123      	str	r3, [r4, #16]
 8005e3c:	e7bf      	b.n	8005dbe <_printf_i+0x126>
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	1d11      	adds	r1, r2, #4
 8005e42:	6019      	str	r1, [r3, #0]
 8005e44:	6815      	ldr	r5, [r2, #0]
 8005e46:	2100      	movs	r1, #0
 8005e48:	0028      	movs	r0, r5
 8005e4a:	6862      	ldr	r2, [r4, #4]
 8005e4c:	f000 fbf7 	bl	800663e <memchr>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	d001      	beq.n	8005e58 <_printf_i+0x1c0>
 8005e54:	1b40      	subs	r0, r0, r5
 8005e56:	6060      	str	r0, [r4, #4]
 8005e58:	6863      	ldr	r3, [r4, #4]
 8005e5a:	6123      	str	r3, [r4, #16]
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	9a03      	ldr	r2, [sp, #12]
 8005e60:	7013      	strb	r3, [r2, #0]
 8005e62:	e7ac      	b.n	8005dbe <_printf_i+0x126>
 8005e64:	002a      	movs	r2, r5
 8005e66:	6923      	ldr	r3, [r4, #16]
 8005e68:	9906      	ldr	r1, [sp, #24]
 8005e6a:	9805      	ldr	r0, [sp, #20]
 8005e6c:	9d07      	ldr	r5, [sp, #28]
 8005e6e:	47a8      	blx	r5
 8005e70:	3001      	adds	r0, #1
 8005e72:	d0ae      	beq.n	8005dd2 <_printf_i+0x13a>
 8005e74:	6823      	ldr	r3, [r4, #0]
 8005e76:	079b      	lsls	r3, r3, #30
 8005e78:	d415      	bmi.n	8005ea6 <_printf_i+0x20e>
 8005e7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e7c:	68e0      	ldr	r0, [r4, #12]
 8005e7e:	4298      	cmp	r0, r3
 8005e80:	daa9      	bge.n	8005dd6 <_printf_i+0x13e>
 8005e82:	0018      	movs	r0, r3
 8005e84:	e7a7      	b.n	8005dd6 <_printf_i+0x13e>
 8005e86:	0022      	movs	r2, r4
 8005e88:	2301      	movs	r3, #1
 8005e8a:	9906      	ldr	r1, [sp, #24]
 8005e8c:	9805      	ldr	r0, [sp, #20]
 8005e8e:	9e07      	ldr	r6, [sp, #28]
 8005e90:	3219      	adds	r2, #25
 8005e92:	47b0      	blx	r6
 8005e94:	3001      	adds	r0, #1
 8005e96:	d09c      	beq.n	8005dd2 <_printf_i+0x13a>
 8005e98:	3501      	adds	r5, #1
 8005e9a:	68e3      	ldr	r3, [r4, #12]
 8005e9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e9e:	1a9b      	subs	r3, r3, r2
 8005ea0:	42ab      	cmp	r3, r5
 8005ea2:	dcf0      	bgt.n	8005e86 <_printf_i+0x1ee>
 8005ea4:	e7e9      	b.n	8005e7a <_printf_i+0x1e2>
 8005ea6:	2500      	movs	r5, #0
 8005ea8:	e7f7      	b.n	8005e9a <_printf_i+0x202>
 8005eaa:	46c0      	nop			@ (mov r8, r8)
 8005eac:	08009f46 	.word	0x08009f46
 8005eb0:	08009f57 	.word	0x08009f57

08005eb4 <_scanf_float>:
 8005eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005eb6:	b08b      	sub	sp, #44	@ 0x2c
 8005eb8:	0016      	movs	r6, r2
 8005eba:	9003      	str	r0, [sp, #12]
 8005ebc:	22ae      	movs	r2, #174	@ 0xae
 8005ebe:	2000      	movs	r0, #0
 8005ec0:	9307      	str	r3, [sp, #28]
 8005ec2:	688b      	ldr	r3, [r1, #8]
 8005ec4:	000c      	movs	r4, r1
 8005ec6:	1e59      	subs	r1, r3, #1
 8005ec8:	0052      	lsls	r2, r2, #1
 8005eca:	9006      	str	r0, [sp, #24]
 8005ecc:	4291      	cmp	r1, r2
 8005ece:	d905      	bls.n	8005edc <_scanf_float+0x28>
 8005ed0:	3b5e      	subs	r3, #94	@ 0x5e
 8005ed2:	3bff      	subs	r3, #255	@ 0xff
 8005ed4:	9306      	str	r3, [sp, #24]
 8005ed6:	235e      	movs	r3, #94	@ 0x5e
 8005ed8:	33ff      	adds	r3, #255	@ 0xff
 8005eda:	60a3      	str	r3, [r4, #8]
 8005edc:	23f0      	movs	r3, #240	@ 0xf0
 8005ede:	6822      	ldr	r2, [r4, #0]
 8005ee0:	00db      	lsls	r3, r3, #3
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	6023      	str	r3, [r4, #0]
 8005ee6:	0023      	movs	r3, r4
 8005ee8:	2500      	movs	r5, #0
 8005eea:	331c      	adds	r3, #28
 8005eec:	001f      	movs	r7, r3
 8005eee:	9304      	str	r3, [sp, #16]
 8005ef0:	9502      	str	r5, [sp, #8]
 8005ef2:	9509      	str	r5, [sp, #36]	@ 0x24
 8005ef4:	9508      	str	r5, [sp, #32]
 8005ef6:	9501      	str	r5, [sp, #4]
 8005ef8:	9505      	str	r5, [sp, #20]
 8005efa:	68a2      	ldr	r2, [r4, #8]
 8005efc:	2a00      	cmp	r2, #0
 8005efe:	d00a      	beq.n	8005f16 <_scanf_float+0x62>
 8005f00:	6833      	ldr	r3, [r6, #0]
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	2b4e      	cmp	r3, #78	@ 0x4e
 8005f06:	d844      	bhi.n	8005f92 <_scanf_float+0xde>
 8005f08:	0018      	movs	r0, r3
 8005f0a:	2b40      	cmp	r3, #64	@ 0x40
 8005f0c:	d82c      	bhi.n	8005f68 <_scanf_float+0xb4>
 8005f0e:	382b      	subs	r0, #43	@ 0x2b
 8005f10:	b2c1      	uxtb	r1, r0
 8005f12:	290e      	cmp	r1, #14
 8005f14:	d92a      	bls.n	8005f6c <_scanf_float+0xb8>
 8005f16:	9b01      	ldr	r3, [sp, #4]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d003      	beq.n	8005f24 <_scanf_float+0x70>
 8005f1c:	6823      	ldr	r3, [r4, #0]
 8005f1e:	4aa6      	ldr	r2, [pc, #664]	@ (80061b8 <_scanf_float+0x304>)
 8005f20:	4013      	ands	r3, r2
 8005f22:	6023      	str	r3, [r4, #0]
 8005f24:	9b02      	ldr	r3, [sp, #8]
 8005f26:	3b01      	subs	r3, #1
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d900      	bls.n	8005f2e <_scanf_float+0x7a>
 8005f2c:	e0fe      	b.n	800612c <_scanf_float+0x278>
 8005f2e:	25be      	movs	r5, #190	@ 0xbe
 8005f30:	006d      	lsls	r5, r5, #1
 8005f32:	9b04      	ldr	r3, [sp, #16]
 8005f34:	429f      	cmp	r7, r3
 8005f36:	d900      	bls.n	8005f3a <_scanf_float+0x86>
 8005f38:	e0ee      	b.n	8006118 <_scanf_float+0x264>
 8005f3a:	2001      	movs	r0, #1
 8005f3c:	b00b      	add	sp, #44	@ 0x2c
 8005f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f40:	0018      	movs	r0, r3
 8005f42:	3861      	subs	r0, #97	@ 0x61
 8005f44:	280d      	cmp	r0, #13
 8005f46:	d8e6      	bhi.n	8005f16 <_scanf_float+0x62>
 8005f48:	f7fa f8f0 	bl	800012c <__gnu_thumb1_case_shi>
 8005f4c:	ffe50089 	.word	0xffe50089
 8005f50:	ffe5ffe5 	.word	0xffe5ffe5
 8005f54:	00a700bb 	.word	0x00a700bb
 8005f58:	ffe5ffe5 	.word	0xffe5ffe5
 8005f5c:	ffe5008f 	.word	0xffe5008f
 8005f60:	ffe5ffe5 	.word	0xffe5ffe5
 8005f64:	006bffe5 	.word	0x006bffe5
 8005f68:	3841      	subs	r0, #65	@ 0x41
 8005f6a:	e7eb      	b.n	8005f44 <_scanf_float+0x90>
 8005f6c:	280e      	cmp	r0, #14
 8005f6e:	d8d2      	bhi.n	8005f16 <_scanf_float+0x62>
 8005f70:	f7fa f8dc 	bl	800012c <__gnu_thumb1_case_shi>
 8005f74:	ffd1004f 	.word	0xffd1004f
 8005f78:	009d004f 	.word	0x009d004f
 8005f7c:	0021ffd1 	.word	0x0021ffd1
 8005f80:	00410041 	.word	0x00410041
 8005f84:	00410041 	.word	0x00410041
 8005f88:	00410041 	.word	0x00410041
 8005f8c:	00410041 	.word	0x00410041
 8005f90:	0041      	.short	0x0041
 8005f92:	2b6e      	cmp	r3, #110	@ 0x6e
 8005f94:	d80a      	bhi.n	8005fac <_scanf_float+0xf8>
 8005f96:	2b60      	cmp	r3, #96	@ 0x60
 8005f98:	d8d2      	bhi.n	8005f40 <_scanf_float+0x8c>
 8005f9a:	2b54      	cmp	r3, #84	@ 0x54
 8005f9c:	d100      	bne.n	8005fa0 <_scanf_float+0xec>
 8005f9e:	e081      	b.n	80060a4 <_scanf_float+0x1f0>
 8005fa0:	2b59      	cmp	r3, #89	@ 0x59
 8005fa2:	d1b8      	bne.n	8005f16 <_scanf_float+0x62>
 8005fa4:	2d07      	cmp	r5, #7
 8005fa6:	d1b6      	bne.n	8005f16 <_scanf_float+0x62>
 8005fa8:	2508      	movs	r5, #8
 8005faa:	e02f      	b.n	800600c <_scanf_float+0x158>
 8005fac:	2b74      	cmp	r3, #116	@ 0x74
 8005fae:	d079      	beq.n	80060a4 <_scanf_float+0x1f0>
 8005fb0:	2b79      	cmp	r3, #121	@ 0x79
 8005fb2:	d0f7      	beq.n	8005fa4 <_scanf_float+0xf0>
 8005fb4:	e7af      	b.n	8005f16 <_scanf_float+0x62>
 8005fb6:	6821      	ldr	r1, [r4, #0]
 8005fb8:	05c8      	lsls	r0, r1, #23
 8005fba:	d51c      	bpl.n	8005ff6 <_scanf_float+0x142>
 8005fbc:	2380      	movs	r3, #128	@ 0x80
 8005fbe:	4399      	bics	r1, r3
 8005fc0:	9b01      	ldr	r3, [sp, #4]
 8005fc2:	6021      	str	r1, [r4, #0]
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	9301      	str	r3, [sp, #4]
 8005fc8:	9b06      	ldr	r3, [sp, #24]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <_scanf_float+0x122>
 8005fce:	3b01      	subs	r3, #1
 8005fd0:	3201      	adds	r2, #1
 8005fd2:	9306      	str	r3, [sp, #24]
 8005fd4:	60a2      	str	r2, [r4, #8]
 8005fd6:	68a3      	ldr	r3, [r4, #8]
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	60a3      	str	r3, [r4, #8]
 8005fdc:	6923      	ldr	r3, [r4, #16]
 8005fde:	3301      	adds	r3, #1
 8005fe0:	6123      	str	r3, [r4, #16]
 8005fe2:	6873      	ldr	r3, [r6, #4]
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	6073      	str	r3, [r6, #4]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	dc00      	bgt.n	8005fee <_scanf_float+0x13a>
 8005fec:	e08a      	b.n	8006104 <_scanf_float+0x250>
 8005fee:	6833      	ldr	r3, [r6, #0]
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	6033      	str	r3, [r6, #0]
 8005ff4:	e781      	b.n	8005efa <_scanf_float+0x46>
 8005ff6:	9a02      	ldr	r2, [sp, #8]
 8005ff8:	1951      	adds	r1, r2, r5
 8005ffa:	2900      	cmp	r1, #0
 8005ffc:	d000      	beq.n	8006000 <_scanf_float+0x14c>
 8005ffe:	e78a      	b.n	8005f16 <_scanf_float+0x62>
 8006000:	000d      	movs	r5, r1
 8006002:	6822      	ldr	r2, [r4, #0]
 8006004:	486d      	ldr	r0, [pc, #436]	@ (80061bc <_scanf_float+0x308>)
 8006006:	9102      	str	r1, [sp, #8]
 8006008:	4002      	ands	r2, r0
 800600a:	6022      	str	r2, [r4, #0]
 800600c:	703b      	strb	r3, [r7, #0]
 800600e:	3701      	adds	r7, #1
 8006010:	e7e1      	b.n	8005fd6 <_scanf_float+0x122>
 8006012:	2180      	movs	r1, #128	@ 0x80
 8006014:	6822      	ldr	r2, [r4, #0]
 8006016:	420a      	tst	r2, r1
 8006018:	d100      	bne.n	800601c <_scanf_float+0x168>
 800601a:	e77c      	b.n	8005f16 <_scanf_float+0x62>
 800601c:	438a      	bics	r2, r1
 800601e:	6022      	str	r2, [r4, #0]
 8006020:	e7f4      	b.n	800600c <_scanf_float+0x158>
 8006022:	9a02      	ldr	r2, [sp, #8]
 8006024:	2a00      	cmp	r2, #0
 8006026:	d10f      	bne.n	8006048 <_scanf_float+0x194>
 8006028:	9a01      	ldr	r2, [sp, #4]
 800602a:	2a00      	cmp	r2, #0
 800602c:	d10f      	bne.n	800604e <_scanf_float+0x19a>
 800602e:	6822      	ldr	r2, [r4, #0]
 8006030:	21e0      	movs	r1, #224	@ 0xe0
 8006032:	0010      	movs	r0, r2
 8006034:	00c9      	lsls	r1, r1, #3
 8006036:	4008      	ands	r0, r1
 8006038:	4288      	cmp	r0, r1
 800603a:	d108      	bne.n	800604e <_scanf_float+0x19a>
 800603c:	4960      	ldr	r1, [pc, #384]	@ (80061c0 <_scanf_float+0x30c>)
 800603e:	400a      	ands	r2, r1
 8006040:	6022      	str	r2, [r4, #0]
 8006042:	2201      	movs	r2, #1
 8006044:	9202      	str	r2, [sp, #8]
 8006046:	e7e1      	b.n	800600c <_scanf_float+0x158>
 8006048:	9a02      	ldr	r2, [sp, #8]
 800604a:	2a02      	cmp	r2, #2
 800604c:	d058      	beq.n	8006100 <_scanf_float+0x24c>
 800604e:	2d01      	cmp	r5, #1
 8006050:	d002      	beq.n	8006058 <_scanf_float+0x1a4>
 8006052:	2d04      	cmp	r5, #4
 8006054:	d000      	beq.n	8006058 <_scanf_float+0x1a4>
 8006056:	e75e      	b.n	8005f16 <_scanf_float+0x62>
 8006058:	3501      	adds	r5, #1
 800605a:	b2ed      	uxtb	r5, r5
 800605c:	e7d6      	b.n	800600c <_scanf_float+0x158>
 800605e:	9a02      	ldr	r2, [sp, #8]
 8006060:	2a01      	cmp	r2, #1
 8006062:	d000      	beq.n	8006066 <_scanf_float+0x1b2>
 8006064:	e757      	b.n	8005f16 <_scanf_float+0x62>
 8006066:	2202      	movs	r2, #2
 8006068:	e7ec      	b.n	8006044 <_scanf_float+0x190>
 800606a:	2d00      	cmp	r5, #0
 800606c:	d110      	bne.n	8006090 <_scanf_float+0x1dc>
 800606e:	9a01      	ldr	r2, [sp, #4]
 8006070:	2a00      	cmp	r2, #0
 8006072:	d000      	beq.n	8006076 <_scanf_float+0x1c2>
 8006074:	e752      	b.n	8005f1c <_scanf_float+0x68>
 8006076:	6822      	ldr	r2, [r4, #0]
 8006078:	21e0      	movs	r1, #224	@ 0xe0
 800607a:	0010      	movs	r0, r2
 800607c:	00c9      	lsls	r1, r1, #3
 800607e:	4008      	ands	r0, r1
 8006080:	4288      	cmp	r0, r1
 8006082:	d000      	beq.n	8006086 <_scanf_float+0x1d2>
 8006084:	e11d      	b.n	80062c2 <_scanf_float+0x40e>
 8006086:	494e      	ldr	r1, [pc, #312]	@ (80061c0 <_scanf_float+0x30c>)
 8006088:	3501      	adds	r5, #1
 800608a:	400a      	ands	r2, r1
 800608c:	6022      	str	r2, [r4, #0]
 800608e:	e7bd      	b.n	800600c <_scanf_float+0x158>
 8006090:	21fd      	movs	r1, #253	@ 0xfd
 8006092:	1eea      	subs	r2, r5, #3
 8006094:	420a      	tst	r2, r1
 8006096:	d0df      	beq.n	8006058 <_scanf_float+0x1a4>
 8006098:	e73d      	b.n	8005f16 <_scanf_float+0x62>
 800609a:	2d02      	cmp	r5, #2
 800609c:	d000      	beq.n	80060a0 <_scanf_float+0x1ec>
 800609e:	e73a      	b.n	8005f16 <_scanf_float+0x62>
 80060a0:	2503      	movs	r5, #3
 80060a2:	e7b3      	b.n	800600c <_scanf_float+0x158>
 80060a4:	2d06      	cmp	r5, #6
 80060a6:	d000      	beq.n	80060aa <_scanf_float+0x1f6>
 80060a8:	e735      	b.n	8005f16 <_scanf_float+0x62>
 80060aa:	2507      	movs	r5, #7
 80060ac:	e7ae      	b.n	800600c <_scanf_float+0x158>
 80060ae:	6822      	ldr	r2, [r4, #0]
 80060b0:	0591      	lsls	r1, r2, #22
 80060b2:	d400      	bmi.n	80060b6 <_scanf_float+0x202>
 80060b4:	e72f      	b.n	8005f16 <_scanf_float+0x62>
 80060b6:	4943      	ldr	r1, [pc, #268]	@ (80061c4 <_scanf_float+0x310>)
 80060b8:	400a      	ands	r2, r1
 80060ba:	6022      	str	r2, [r4, #0]
 80060bc:	9a01      	ldr	r2, [sp, #4]
 80060be:	9205      	str	r2, [sp, #20]
 80060c0:	e7a4      	b.n	800600c <_scanf_float+0x158>
 80060c2:	21a0      	movs	r1, #160	@ 0xa0
 80060c4:	2080      	movs	r0, #128	@ 0x80
 80060c6:	6822      	ldr	r2, [r4, #0]
 80060c8:	00c9      	lsls	r1, r1, #3
 80060ca:	4011      	ands	r1, r2
 80060cc:	00c0      	lsls	r0, r0, #3
 80060ce:	4281      	cmp	r1, r0
 80060d0:	d006      	beq.n	80060e0 <_scanf_float+0x22c>
 80060d2:	4202      	tst	r2, r0
 80060d4:	d100      	bne.n	80060d8 <_scanf_float+0x224>
 80060d6:	e71e      	b.n	8005f16 <_scanf_float+0x62>
 80060d8:	9901      	ldr	r1, [sp, #4]
 80060da:	2900      	cmp	r1, #0
 80060dc:	d100      	bne.n	80060e0 <_scanf_float+0x22c>
 80060de:	e0f0      	b.n	80062c2 <_scanf_float+0x40e>
 80060e0:	0591      	lsls	r1, r2, #22
 80060e2:	d404      	bmi.n	80060ee <_scanf_float+0x23a>
 80060e4:	9901      	ldr	r1, [sp, #4]
 80060e6:	9805      	ldr	r0, [sp, #20]
 80060e8:	9709      	str	r7, [sp, #36]	@ 0x24
 80060ea:	1a09      	subs	r1, r1, r0
 80060ec:	9108      	str	r1, [sp, #32]
 80060ee:	4934      	ldr	r1, [pc, #208]	@ (80061c0 <_scanf_float+0x30c>)
 80060f0:	400a      	ands	r2, r1
 80060f2:	21c0      	movs	r1, #192	@ 0xc0
 80060f4:	0049      	lsls	r1, r1, #1
 80060f6:	430a      	orrs	r2, r1
 80060f8:	6022      	str	r2, [r4, #0]
 80060fa:	2200      	movs	r2, #0
 80060fc:	9201      	str	r2, [sp, #4]
 80060fe:	e785      	b.n	800600c <_scanf_float+0x158>
 8006100:	2203      	movs	r2, #3
 8006102:	e79f      	b.n	8006044 <_scanf_float+0x190>
 8006104:	23c0      	movs	r3, #192	@ 0xc0
 8006106:	005b      	lsls	r3, r3, #1
 8006108:	0031      	movs	r1, r6
 800610a:	58e3      	ldr	r3, [r4, r3]
 800610c:	9803      	ldr	r0, [sp, #12]
 800610e:	4798      	blx	r3
 8006110:	2800      	cmp	r0, #0
 8006112:	d100      	bne.n	8006116 <_scanf_float+0x262>
 8006114:	e6f1      	b.n	8005efa <_scanf_float+0x46>
 8006116:	e6fe      	b.n	8005f16 <_scanf_float+0x62>
 8006118:	3f01      	subs	r7, #1
 800611a:	5963      	ldr	r3, [r4, r5]
 800611c:	0032      	movs	r2, r6
 800611e:	7839      	ldrb	r1, [r7, #0]
 8006120:	9803      	ldr	r0, [sp, #12]
 8006122:	4798      	blx	r3
 8006124:	6923      	ldr	r3, [r4, #16]
 8006126:	3b01      	subs	r3, #1
 8006128:	6123      	str	r3, [r4, #16]
 800612a:	e702      	b.n	8005f32 <_scanf_float+0x7e>
 800612c:	1e6b      	subs	r3, r5, #1
 800612e:	2b06      	cmp	r3, #6
 8006130:	d80e      	bhi.n	8006150 <_scanf_float+0x29c>
 8006132:	9702      	str	r7, [sp, #8]
 8006134:	2d02      	cmp	r5, #2
 8006136:	d920      	bls.n	800617a <_scanf_float+0x2c6>
 8006138:	1beb      	subs	r3, r5, r7
 800613a:	b2db      	uxtb	r3, r3
 800613c:	9306      	str	r3, [sp, #24]
 800613e:	9b02      	ldr	r3, [sp, #8]
 8006140:	9a06      	ldr	r2, [sp, #24]
 8006142:	189b      	adds	r3, r3, r2
 8006144:	b2db      	uxtb	r3, r3
 8006146:	2b03      	cmp	r3, #3
 8006148:	d127      	bne.n	800619a <_scanf_float+0x2e6>
 800614a:	3d03      	subs	r5, #3
 800614c:	b2ed      	uxtb	r5, r5
 800614e:	1b7f      	subs	r7, r7, r5
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	05da      	lsls	r2, r3, #23
 8006154:	d553      	bpl.n	80061fe <_scanf_float+0x34a>
 8006156:	055b      	lsls	r3, r3, #21
 8006158:	d536      	bpl.n	80061c8 <_scanf_float+0x314>
 800615a:	25be      	movs	r5, #190	@ 0xbe
 800615c:	006d      	lsls	r5, r5, #1
 800615e:	9b04      	ldr	r3, [sp, #16]
 8006160:	429f      	cmp	r7, r3
 8006162:	d800      	bhi.n	8006166 <_scanf_float+0x2b2>
 8006164:	e6e9      	b.n	8005f3a <_scanf_float+0x86>
 8006166:	3f01      	subs	r7, #1
 8006168:	5963      	ldr	r3, [r4, r5]
 800616a:	0032      	movs	r2, r6
 800616c:	7839      	ldrb	r1, [r7, #0]
 800616e:	9803      	ldr	r0, [sp, #12]
 8006170:	4798      	blx	r3
 8006172:	6923      	ldr	r3, [r4, #16]
 8006174:	3b01      	subs	r3, #1
 8006176:	6123      	str	r3, [r4, #16]
 8006178:	e7f1      	b.n	800615e <_scanf_float+0x2aa>
 800617a:	25be      	movs	r5, #190	@ 0xbe
 800617c:	006d      	lsls	r5, r5, #1
 800617e:	9b04      	ldr	r3, [sp, #16]
 8006180:	429f      	cmp	r7, r3
 8006182:	d800      	bhi.n	8006186 <_scanf_float+0x2d2>
 8006184:	e6d9      	b.n	8005f3a <_scanf_float+0x86>
 8006186:	3f01      	subs	r7, #1
 8006188:	5963      	ldr	r3, [r4, r5]
 800618a:	0032      	movs	r2, r6
 800618c:	7839      	ldrb	r1, [r7, #0]
 800618e:	9803      	ldr	r0, [sp, #12]
 8006190:	4798      	blx	r3
 8006192:	6923      	ldr	r3, [r4, #16]
 8006194:	3b01      	subs	r3, #1
 8006196:	6123      	str	r3, [r4, #16]
 8006198:	e7f1      	b.n	800617e <_scanf_float+0x2ca>
 800619a:	9b02      	ldr	r3, [sp, #8]
 800619c:	0032      	movs	r2, r6
 800619e:	3b01      	subs	r3, #1
 80061a0:	7819      	ldrb	r1, [r3, #0]
 80061a2:	9302      	str	r3, [sp, #8]
 80061a4:	23be      	movs	r3, #190	@ 0xbe
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	58e3      	ldr	r3, [r4, r3]
 80061aa:	9803      	ldr	r0, [sp, #12]
 80061ac:	4798      	blx	r3
 80061ae:	6923      	ldr	r3, [r4, #16]
 80061b0:	3b01      	subs	r3, #1
 80061b2:	6123      	str	r3, [r4, #16]
 80061b4:	e7c3      	b.n	800613e <_scanf_float+0x28a>
 80061b6:	46c0      	nop			@ (mov r8, r8)
 80061b8:	fffffeff 	.word	0xfffffeff
 80061bc:	fffffe7f 	.word	0xfffffe7f
 80061c0:	fffff87f 	.word	0xfffff87f
 80061c4:	fffffd7f 	.word	0xfffffd7f
 80061c8:	6923      	ldr	r3, [r4, #16]
 80061ca:	1e7d      	subs	r5, r7, #1
 80061cc:	7829      	ldrb	r1, [r5, #0]
 80061ce:	3b01      	subs	r3, #1
 80061d0:	6123      	str	r3, [r4, #16]
 80061d2:	2965      	cmp	r1, #101	@ 0x65
 80061d4:	d00c      	beq.n	80061f0 <_scanf_float+0x33c>
 80061d6:	2945      	cmp	r1, #69	@ 0x45
 80061d8:	d00a      	beq.n	80061f0 <_scanf_float+0x33c>
 80061da:	23be      	movs	r3, #190	@ 0xbe
 80061dc:	005b      	lsls	r3, r3, #1
 80061de:	58e3      	ldr	r3, [r4, r3]
 80061e0:	0032      	movs	r2, r6
 80061e2:	9803      	ldr	r0, [sp, #12]
 80061e4:	4798      	blx	r3
 80061e6:	6923      	ldr	r3, [r4, #16]
 80061e8:	1ebd      	subs	r5, r7, #2
 80061ea:	3b01      	subs	r3, #1
 80061ec:	7829      	ldrb	r1, [r5, #0]
 80061ee:	6123      	str	r3, [r4, #16]
 80061f0:	23be      	movs	r3, #190	@ 0xbe
 80061f2:	005b      	lsls	r3, r3, #1
 80061f4:	0032      	movs	r2, r6
 80061f6:	58e3      	ldr	r3, [r4, r3]
 80061f8:	9803      	ldr	r0, [sp, #12]
 80061fa:	4798      	blx	r3
 80061fc:	002f      	movs	r7, r5
 80061fe:	6821      	ldr	r1, [r4, #0]
 8006200:	2310      	movs	r3, #16
 8006202:	000a      	movs	r2, r1
 8006204:	401a      	ands	r2, r3
 8006206:	4219      	tst	r1, r3
 8006208:	d001      	beq.n	800620e <_scanf_float+0x35a>
 800620a:	2000      	movs	r0, #0
 800620c:	e696      	b.n	8005f3c <_scanf_float+0x88>
 800620e:	21c0      	movs	r1, #192	@ 0xc0
 8006210:	703a      	strb	r2, [r7, #0]
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	00c9      	lsls	r1, r1, #3
 8006216:	400b      	ands	r3, r1
 8006218:	2180      	movs	r1, #128	@ 0x80
 800621a:	00c9      	lsls	r1, r1, #3
 800621c:	428b      	cmp	r3, r1
 800621e:	d11c      	bne.n	800625a <_scanf_float+0x3a6>
 8006220:	9b05      	ldr	r3, [sp, #20]
 8006222:	9a01      	ldr	r2, [sp, #4]
 8006224:	9905      	ldr	r1, [sp, #20]
 8006226:	1a9a      	subs	r2, r3, r2
 8006228:	9b01      	ldr	r3, [sp, #4]
 800622a:	428b      	cmp	r3, r1
 800622c:	d121      	bne.n	8006272 <_scanf_float+0x3be>
 800622e:	2200      	movs	r2, #0
 8006230:	9904      	ldr	r1, [sp, #16]
 8006232:	9803      	ldr	r0, [sp, #12]
 8006234:	f002 fc6e 	bl	8008b14 <_strtod_r>
 8006238:	9b07      	ldr	r3, [sp, #28]
 800623a:	6822      	ldr	r2, [r4, #0]
 800623c:	0006      	movs	r6, r0
 800623e:	000f      	movs	r7, r1
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	0791      	lsls	r1, r2, #30
 8006244:	d522      	bpl.n	800628c <_scanf_float+0x3d8>
 8006246:	9907      	ldr	r1, [sp, #28]
 8006248:	1d1a      	adds	r2, r3, #4
 800624a:	600a      	str	r2, [r1, #0]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	601e      	str	r6, [r3, #0]
 8006250:	605f      	str	r7, [r3, #4]
 8006252:	68e3      	ldr	r3, [r4, #12]
 8006254:	3301      	adds	r3, #1
 8006256:	60e3      	str	r3, [r4, #12]
 8006258:	e7d7      	b.n	800620a <_scanf_float+0x356>
 800625a:	9b08      	ldr	r3, [sp, #32]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d0e6      	beq.n	800622e <_scanf_float+0x37a>
 8006260:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006262:	9803      	ldr	r0, [sp, #12]
 8006264:	1c59      	adds	r1, r3, #1
 8006266:	230a      	movs	r3, #10
 8006268:	f002 fce6 	bl	8008c38 <_strtol_r>
 800626c:	9b08      	ldr	r3, [sp, #32]
 800626e:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8006270:	1ac2      	subs	r2, r0, r3
 8006272:	0023      	movs	r3, r4
 8006274:	3370      	adds	r3, #112	@ 0x70
 8006276:	33ff      	adds	r3, #255	@ 0xff
 8006278:	429f      	cmp	r7, r3
 800627a:	d302      	bcc.n	8006282 <_scanf_float+0x3ce>
 800627c:	0027      	movs	r7, r4
 800627e:	376f      	adds	r7, #111	@ 0x6f
 8006280:	37ff      	adds	r7, #255	@ 0xff
 8006282:	0038      	movs	r0, r7
 8006284:	4910      	ldr	r1, [pc, #64]	@ (80062c8 <_scanf_float+0x414>)
 8006286:	f000 f8e7 	bl	8006458 <siprintf>
 800628a:	e7d0      	b.n	800622e <_scanf_float+0x37a>
 800628c:	1d19      	adds	r1, r3, #4
 800628e:	0752      	lsls	r2, r2, #29
 8006290:	d502      	bpl.n	8006298 <_scanf_float+0x3e4>
 8006292:	9a07      	ldr	r2, [sp, #28]
 8006294:	6011      	str	r1, [r2, #0]
 8006296:	e7d9      	b.n	800624c <_scanf_float+0x398>
 8006298:	9a07      	ldr	r2, [sp, #28]
 800629a:	0030      	movs	r0, r6
 800629c:	6011      	str	r1, [r2, #0]
 800629e:	681d      	ldr	r5, [r3, #0]
 80062a0:	0032      	movs	r2, r6
 80062a2:	003b      	movs	r3, r7
 80062a4:	0039      	movs	r1, r7
 80062a6:	f7fb ff79 	bl	800219c <__aeabi_dcmpun>
 80062aa:	2800      	cmp	r0, #0
 80062ac:	d004      	beq.n	80062b8 <_scanf_float+0x404>
 80062ae:	4807      	ldr	r0, [pc, #28]	@ (80062cc <_scanf_float+0x418>)
 80062b0:	f000 f9d0 	bl	8006654 <nanf>
 80062b4:	6028      	str	r0, [r5, #0]
 80062b6:	e7cc      	b.n	8006252 <_scanf_float+0x39e>
 80062b8:	0030      	movs	r0, r6
 80062ba:	0039      	movs	r1, r7
 80062bc:	f7fc f866 	bl	800238c <__aeabi_d2f>
 80062c0:	e7f8      	b.n	80062b4 <_scanf_float+0x400>
 80062c2:	2300      	movs	r3, #0
 80062c4:	9301      	str	r3, [sp, #4]
 80062c6:	e62d      	b.n	8005f24 <_scanf_float+0x70>
 80062c8:	08009f68 	.word	0x08009f68
 80062cc:	0800a2fd 	.word	0x0800a2fd

080062d0 <std>:
 80062d0:	2300      	movs	r3, #0
 80062d2:	b510      	push	{r4, lr}
 80062d4:	0004      	movs	r4, r0
 80062d6:	6003      	str	r3, [r0, #0]
 80062d8:	6043      	str	r3, [r0, #4]
 80062da:	6083      	str	r3, [r0, #8]
 80062dc:	8181      	strh	r1, [r0, #12]
 80062de:	6643      	str	r3, [r0, #100]	@ 0x64
 80062e0:	81c2      	strh	r2, [r0, #14]
 80062e2:	6103      	str	r3, [r0, #16]
 80062e4:	6143      	str	r3, [r0, #20]
 80062e6:	6183      	str	r3, [r0, #24]
 80062e8:	0019      	movs	r1, r3
 80062ea:	2208      	movs	r2, #8
 80062ec:	305c      	adds	r0, #92	@ 0x5c
 80062ee:	f000 f91f 	bl	8006530 <memset>
 80062f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006320 <std+0x50>)
 80062f4:	6224      	str	r4, [r4, #32]
 80062f6:	6263      	str	r3, [r4, #36]	@ 0x24
 80062f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006324 <std+0x54>)
 80062fa:	62a3      	str	r3, [r4, #40]	@ 0x28
 80062fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006328 <std+0x58>)
 80062fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006300:	4b0a      	ldr	r3, [pc, #40]	@ (800632c <std+0x5c>)
 8006302:	6323      	str	r3, [r4, #48]	@ 0x30
 8006304:	4b0a      	ldr	r3, [pc, #40]	@ (8006330 <std+0x60>)
 8006306:	429c      	cmp	r4, r3
 8006308:	d005      	beq.n	8006316 <std+0x46>
 800630a:	4b0a      	ldr	r3, [pc, #40]	@ (8006334 <std+0x64>)
 800630c:	429c      	cmp	r4, r3
 800630e:	d002      	beq.n	8006316 <std+0x46>
 8006310:	4b09      	ldr	r3, [pc, #36]	@ (8006338 <std+0x68>)
 8006312:	429c      	cmp	r4, r3
 8006314:	d103      	bne.n	800631e <std+0x4e>
 8006316:	0020      	movs	r0, r4
 8006318:	3058      	adds	r0, #88	@ 0x58
 800631a:	f000 f98d 	bl	8006638 <__retarget_lock_init_recursive>
 800631e:	bd10      	pop	{r4, pc}
 8006320:	08006499 	.word	0x08006499
 8006324:	080064c1 	.word	0x080064c1
 8006328:	080064f9 	.word	0x080064f9
 800632c:	08006525 	.word	0x08006525
 8006330:	20000324 	.word	0x20000324
 8006334:	2000038c 	.word	0x2000038c
 8006338:	200003f4 	.word	0x200003f4

0800633c <stdio_exit_handler>:
 800633c:	b510      	push	{r4, lr}
 800633e:	4a03      	ldr	r2, [pc, #12]	@ (800634c <stdio_exit_handler+0x10>)
 8006340:	4903      	ldr	r1, [pc, #12]	@ (8006350 <stdio_exit_handler+0x14>)
 8006342:	4804      	ldr	r0, [pc, #16]	@ (8006354 <stdio_exit_handler+0x18>)
 8006344:	f000 f86c 	bl	8006420 <_fwalk_sglue>
 8006348:	bd10      	pop	{r4, pc}
 800634a:	46c0      	nop			@ (mov r8, r8)
 800634c:	2000000c 	.word	0x2000000c
 8006350:	08009009 	.word	0x08009009
 8006354:	2000001c 	.word	0x2000001c

08006358 <cleanup_stdio>:
 8006358:	6841      	ldr	r1, [r0, #4]
 800635a:	4b0b      	ldr	r3, [pc, #44]	@ (8006388 <cleanup_stdio+0x30>)
 800635c:	b510      	push	{r4, lr}
 800635e:	0004      	movs	r4, r0
 8006360:	4299      	cmp	r1, r3
 8006362:	d001      	beq.n	8006368 <cleanup_stdio+0x10>
 8006364:	f002 fe50 	bl	8009008 <_fflush_r>
 8006368:	68a1      	ldr	r1, [r4, #8]
 800636a:	4b08      	ldr	r3, [pc, #32]	@ (800638c <cleanup_stdio+0x34>)
 800636c:	4299      	cmp	r1, r3
 800636e:	d002      	beq.n	8006376 <cleanup_stdio+0x1e>
 8006370:	0020      	movs	r0, r4
 8006372:	f002 fe49 	bl	8009008 <_fflush_r>
 8006376:	68e1      	ldr	r1, [r4, #12]
 8006378:	4b05      	ldr	r3, [pc, #20]	@ (8006390 <cleanup_stdio+0x38>)
 800637a:	4299      	cmp	r1, r3
 800637c:	d002      	beq.n	8006384 <cleanup_stdio+0x2c>
 800637e:	0020      	movs	r0, r4
 8006380:	f002 fe42 	bl	8009008 <_fflush_r>
 8006384:	bd10      	pop	{r4, pc}
 8006386:	46c0      	nop			@ (mov r8, r8)
 8006388:	20000324 	.word	0x20000324
 800638c:	2000038c 	.word	0x2000038c
 8006390:	200003f4 	.word	0x200003f4

08006394 <global_stdio_init.part.0>:
 8006394:	b510      	push	{r4, lr}
 8006396:	4b09      	ldr	r3, [pc, #36]	@ (80063bc <global_stdio_init.part.0+0x28>)
 8006398:	4a09      	ldr	r2, [pc, #36]	@ (80063c0 <global_stdio_init.part.0+0x2c>)
 800639a:	2104      	movs	r1, #4
 800639c:	601a      	str	r2, [r3, #0]
 800639e:	4809      	ldr	r0, [pc, #36]	@ (80063c4 <global_stdio_init.part.0+0x30>)
 80063a0:	2200      	movs	r2, #0
 80063a2:	f7ff ff95 	bl	80062d0 <std>
 80063a6:	2201      	movs	r2, #1
 80063a8:	2109      	movs	r1, #9
 80063aa:	4807      	ldr	r0, [pc, #28]	@ (80063c8 <global_stdio_init.part.0+0x34>)
 80063ac:	f7ff ff90 	bl	80062d0 <std>
 80063b0:	2202      	movs	r2, #2
 80063b2:	2112      	movs	r1, #18
 80063b4:	4805      	ldr	r0, [pc, #20]	@ (80063cc <global_stdio_init.part.0+0x38>)
 80063b6:	f7ff ff8b 	bl	80062d0 <std>
 80063ba:	bd10      	pop	{r4, pc}
 80063bc:	2000045c 	.word	0x2000045c
 80063c0:	0800633d 	.word	0x0800633d
 80063c4:	20000324 	.word	0x20000324
 80063c8:	2000038c 	.word	0x2000038c
 80063cc:	200003f4 	.word	0x200003f4

080063d0 <__sfp_lock_acquire>:
 80063d0:	b510      	push	{r4, lr}
 80063d2:	4802      	ldr	r0, [pc, #8]	@ (80063dc <__sfp_lock_acquire+0xc>)
 80063d4:	f000 f931 	bl	800663a <__retarget_lock_acquire_recursive>
 80063d8:	bd10      	pop	{r4, pc}
 80063da:	46c0      	nop			@ (mov r8, r8)
 80063dc:	20000465 	.word	0x20000465

080063e0 <__sfp_lock_release>:
 80063e0:	b510      	push	{r4, lr}
 80063e2:	4802      	ldr	r0, [pc, #8]	@ (80063ec <__sfp_lock_release+0xc>)
 80063e4:	f000 f92a 	bl	800663c <__retarget_lock_release_recursive>
 80063e8:	bd10      	pop	{r4, pc}
 80063ea:	46c0      	nop			@ (mov r8, r8)
 80063ec:	20000465 	.word	0x20000465

080063f0 <__sinit>:
 80063f0:	b510      	push	{r4, lr}
 80063f2:	0004      	movs	r4, r0
 80063f4:	f7ff ffec 	bl	80063d0 <__sfp_lock_acquire>
 80063f8:	6a23      	ldr	r3, [r4, #32]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d002      	beq.n	8006404 <__sinit+0x14>
 80063fe:	f7ff ffef 	bl	80063e0 <__sfp_lock_release>
 8006402:	bd10      	pop	{r4, pc}
 8006404:	4b04      	ldr	r3, [pc, #16]	@ (8006418 <__sinit+0x28>)
 8006406:	6223      	str	r3, [r4, #32]
 8006408:	4b04      	ldr	r3, [pc, #16]	@ (800641c <__sinit+0x2c>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d1f6      	bne.n	80063fe <__sinit+0xe>
 8006410:	f7ff ffc0 	bl	8006394 <global_stdio_init.part.0>
 8006414:	e7f3      	b.n	80063fe <__sinit+0xe>
 8006416:	46c0      	nop			@ (mov r8, r8)
 8006418:	08006359 	.word	0x08006359
 800641c:	2000045c 	.word	0x2000045c

08006420 <_fwalk_sglue>:
 8006420:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006422:	0014      	movs	r4, r2
 8006424:	2600      	movs	r6, #0
 8006426:	9000      	str	r0, [sp, #0]
 8006428:	9101      	str	r1, [sp, #4]
 800642a:	68a5      	ldr	r5, [r4, #8]
 800642c:	6867      	ldr	r7, [r4, #4]
 800642e:	3f01      	subs	r7, #1
 8006430:	d504      	bpl.n	800643c <_fwalk_sglue+0x1c>
 8006432:	6824      	ldr	r4, [r4, #0]
 8006434:	2c00      	cmp	r4, #0
 8006436:	d1f8      	bne.n	800642a <_fwalk_sglue+0xa>
 8006438:	0030      	movs	r0, r6
 800643a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800643c:	89ab      	ldrh	r3, [r5, #12]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d908      	bls.n	8006454 <_fwalk_sglue+0x34>
 8006442:	220e      	movs	r2, #14
 8006444:	5eab      	ldrsh	r3, [r5, r2]
 8006446:	3301      	adds	r3, #1
 8006448:	d004      	beq.n	8006454 <_fwalk_sglue+0x34>
 800644a:	0029      	movs	r1, r5
 800644c:	9800      	ldr	r0, [sp, #0]
 800644e:	9b01      	ldr	r3, [sp, #4]
 8006450:	4798      	blx	r3
 8006452:	4306      	orrs	r6, r0
 8006454:	3568      	adds	r5, #104	@ 0x68
 8006456:	e7ea      	b.n	800642e <_fwalk_sglue+0xe>

08006458 <siprintf>:
 8006458:	b40e      	push	{r1, r2, r3}
 800645a:	b500      	push	{lr}
 800645c:	490b      	ldr	r1, [pc, #44]	@ (800648c <siprintf+0x34>)
 800645e:	b09c      	sub	sp, #112	@ 0x70
 8006460:	ab1d      	add	r3, sp, #116	@ 0x74
 8006462:	9002      	str	r0, [sp, #8]
 8006464:	9006      	str	r0, [sp, #24]
 8006466:	9107      	str	r1, [sp, #28]
 8006468:	9104      	str	r1, [sp, #16]
 800646a:	4809      	ldr	r0, [pc, #36]	@ (8006490 <siprintf+0x38>)
 800646c:	4909      	ldr	r1, [pc, #36]	@ (8006494 <siprintf+0x3c>)
 800646e:	cb04      	ldmia	r3!, {r2}
 8006470:	9105      	str	r1, [sp, #20]
 8006472:	6800      	ldr	r0, [r0, #0]
 8006474:	a902      	add	r1, sp, #8
 8006476:	9301      	str	r3, [sp, #4]
 8006478:	f002 fc42 	bl	8008d00 <_svfiprintf_r>
 800647c:	2200      	movs	r2, #0
 800647e:	9b02      	ldr	r3, [sp, #8]
 8006480:	701a      	strb	r2, [r3, #0]
 8006482:	b01c      	add	sp, #112	@ 0x70
 8006484:	bc08      	pop	{r3}
 8006486:	b003      	add	sp, #12
 8006488:	4718      	bx	r3
 800648a:	46c0      	nop			@ (mov r8, r8)
 800648c:	7fffffff 	.word	0x7fffffff
 8006490:	20000018 	.word	0x20000018
 8006494:	ffff0208 	.word	0xffff0208

08006498 <__sread>:
 8006498:	b570      	push	{r4, r5, r6, lr}
 800649a:	000c      	movs	r4, r1
 800649c:	250e      	movs	r5, #14
 800649e:	5f49      	ldrsh	r1, [r1, r5]
 80064a0:	f000 f878 	bl	8006594 <_read_r>
 80064a4:	2800      	cmp	r0, #0
 80064a6:	db03      	blt.n	80064b0 <__sread+0x18>
 80064a8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80064aa:	181b      	adds	r3, r3, r0
 80064ac:	6563      	str	r3, [r4, #84]	@ 0x54
 80064ae:	bd70      	pop	{r4, r5, r6, pc}
 80064b0:	89a3      	ldrh	r3, [r4, #12]
 80064b2:	4a02      	ldr	r2, [pc, #8]	@ (80064bc <__sread+0x24>)
 80064b4:	4013      	ands	r3, r2
 80064b6:	81a3      	strh	r3, [r4, #12]
 80064b8:	e7f9      	b.n	80064ae <__sread+0x16>
 80064ba:	46c0      	nop			@ (mov r8, r8)
 80064bc:	ffffefff 	.word	0xffffefff

080064c0 <__swrite>:
 80064c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064c2:	001f      	movs	r7, r3
 80064c4:	898b      	ldrh	r3, [r1, #12]
 80064c6:	0005      	movs	r5, r0
 80064c8:	000c      	movs	r4, r1
 80064ca:	0016      	movs	r6, r2
 80064cc:	05db      	lsls	r3, r3, #23
 80064ce:	d505      	bpl.n	80064dc <__swrite+0x1c>
 80064d0:	230e      	movs	r3, #14
 80064d2:	5ec9      	ldrsh	r1, [r1, r3]
 80064d4:	2200      	movs	r2, #0
 80064d6:	2302      	movs	r3, #2
 80064d8:	f000 f848 	bl	800656c <_lseek_r>
 80064dc:	89a3      	ldrh	r3, [r4, #12]
 80064de:	4a05      	ldr	r2, [pc, #20]	@ (80064f4 <__swrite+0x34>)
 80064e0:	0028      	movs	r0, r5
 80064e2:	4013      	ands	r3, r2
 80064e4:	81a3      	strh	r3, [r4, #12]
 80064e6:	0032      	movs	r2, r6
 80064e8:	230e      	movs	r3, #14
 80064ea:	5ee1      	ldrsh	r1, [r4, r3]
 80064ec:	003b      	movs	r3, r7
 80064ee:	f000 f865 	bl	80065bc <_write_r>
 80064f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064f4:	ffffefff 	.word	0xffffefff

080064f8 <__sseek>:
 80064f8:	b570      	push	{r4, r5, r6, lr}
 80064fa:	000c      	movs	r4, r1
 80064fc:	250e      	movs	r5, #14
 80064fe:	5f49      	ldrsh	r1, [r1, r5]
 8006500:	f000 f834 	bl	800656c <_lseek_r>
 8006504:	89a3      	ldrh	r3, [r4, #12]
 8006506:	1c42      	adds	r2, r0, #1
 8006508:	d103      	bne.n	8006512 <__sseek+0x1a>
 800650a:	4a05      	ldr	r2, [pc, #20]	@ (8006520 <__sseek+0x28>)
 800650c:	4013      	ands	r3, r2
 800650e:	81a3      	strh	r3, [r4, #12]
 8006510:	bd70      	pop	{r4, r5, r6, pc}
 8006512:	2280      	movs	r2, #128	@ 0x80
 8006514:	0152      	lsls	r2, r2, #5
 8006516:	4313      	orrs	r3, r2
 8006518:	81a3      	strh	r3, [r4, #12]
 800651a:	6560      	str	r0, [r4, #84]	@ 0x54
 800651c:	e7f8      	b.n	8006510 <__sseek+0x18>
 800651e:	46c0      	nop			@ (mov r8, r8)
 8006520:	ffffefff 	.word	0xffffefff

08006524 <__sclose>:
 8006524:	b510      	push	{r4, lr}
 8006526:	230e      	movs	r3, #14
 8006528:	5ec9      	ldrsh	r1, [r1, r3]
 800652a:	f000 f80d 	bl	8006548 <_close_r>
 800652e:	bd10      	pop	{r4, pc}

08006530 <memset>:
 8006530:	0003      	movs	r3, r0
 8006532:	1882      	adds	r2, r0, r2
 8006534:	4293      	cmp	r3, r2
 8006536:	d100      	bne.n	800653a <memset+0xa>
 8006538:	4770      	bx	lr
 800653a:	7019      	strb	r1, [r3, #0]
 800653c:	3301      	adds	r3, #1
 800653e:	e7f9      	b.n	8006534 <memset+0x4>

08006540 <_localeconv_r>:
 8006540:	4800      	ldr	r0, [pc, #0]	@ (8006544 <_localeconv_r+0x4>)
 8006542:	4770      	bx	lr
 8006544:	20000158 	.word	0x20000158

08006548 <_close_r>:
 8006548:	2300      	movs	r3, #0
 800654a:	b570      	push	{r4, r5, r6, lr}
 800654c:	4d06      	ldr	r5, [pc, #24]	@ (8006568 <_close_r+0x20>)
 800654e:	0004      	movs	r4, r0
 8006550:	0008      	movs	r0, r1
 8006552:	602b      	str	r3, [r5, #0]
 8006554:	f7fc fb47 	bl	8002be6 <_close>
 8006558:	1c43      	adds	r3, r0, #1
 800655a:	d103      	bne.n	8006564 <_close_r+0x1c>
 800655c:	682b      	ldr	r3, [r5, #0]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d000      	beq.n	8006564 <_close_r+0x1c>
 8006562:	6023      	str	r3, [r4, #0]
 8006564:	bd70      	pop	{r4, r5, r6, pc}
 8006566:	46c0      	nop			@ (mov r8, r8)
 8006568:	20000460 	.word	0x20000460

0800656c <_lseek_r>:
 800656c:	b570      	push	{r4, r5, r6, lr}
 800656e:	0004      	movs	r4, r0
 8006570:	0008      	movs	r0, r1
 8006572:	0011      	movs	r1, r2
 8006574:	001a      	movs	r2, r3
 8006576:	2300      	movs	r3, #0
 8006578:	4d05      	ldr	r5, [pc, #20]	@ (8006590 <_lseek_r+0x24>)
 800657a:	602b      	str	r3, [r5, #0]
 800657c:	f7fc fb54 	bl	8002c28 <_lseek>
 8006580:	1c43      	adds	r3, r0, #1
 8006582:	d103      	bne.n	800658c <_lseek_r+0x20>
 8006584:	682b      	ldr	r3, [r5, #0]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d000      	beq.n	800658c <_lseek_r+0x20>
 800658a:	6023      	str	r3, [r4, #0]
 800658c:	bd70      	pop	{r4, r5, r6, pc}
 800658e:	46c0      	nop			@ (mov r8, r8)
 8006590:	20000460 	.word	0x20000460

08006594 <_read_r>:
 8006594:	b570      	push	{r4, r5, r6, lr}
 8006596:	0004      	movs	r4, r0
 8006598:	0008      	movs	r0, r1
 800659a:	0011      	movs	r1, r2
 800659c:	001a      	movs	r2, r3
 800659e:	2300      	movs	r3, #0
 80065a0:	4d05      	ldr	r5, [pc, #20]	@ (80065b8 <_read_r+0x24>)
 80065a2:	602b      	str	r3, [r5, #0]
 80065a4:	f7fc fae6 	bl	8002b74 <_read>
 80065a8:	1c43      	adds	r3, r0, #1
 80065aa:	d103      	bne.n	80065b4 <_read_r+0x20>
 80065ac:	682b      	ldr	r3, [r5, #0]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d000      	beq.n	80065b4 <_read_r+0x20>
 80065b2:	6023      	str	r3, [r4, #0]
 80065b4:	bd70      	pop	{r4, r5, r6, pc}
 80065b6:	46c0      	nop			@ (mov r8, r8)
 80065b8:	20000460 	.word	0x20000460

080065bc <_write_r>:
 80065bc:	b570      	push	{r4, r5, r6, lr}
 80065be:	0004      	movs	r4, r0
 80065c0:	0008      	movs	r0, r1
 80065c2:	0011      	movs	r1, r2
 80065c4:	001a      	movs	r2, r3
 80065c6:	2300      	movs	r3, #0
 80065c8:	4d05      	ldr	r5, [pc, #20]	@ (80065e0 <_write_r+0x24>)
 80065ca:	602b      	str	r3, [r5, #0]
 80065cc:	f7fc faef 	bl	8002bae <_write>
 80065d0:	1c43      	adds	r3, r0, #1
 80065d2:	d103      	bne.n	80065dc <_write_r+0x20>
 80065d4:	682b      	ldr	r3, [r5, #0]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d000      	beq.n	80065dc <_write_r+0x20>
 80065da:	6023      	str	r3, [r4, #0]
 80065dc:	bd70      	pop	{r4, r5, r6, pc}
 80065de:	46c0      	nop			@ (mov r8, r8)
 80065e0:	20000460 	.word	0x20000460

080065e4 <__errno>:
 80065e4:	4b01      	ldr	r3, [pc, #4]	@ (80065ec <__errno+0x8>)
 80065e6:	6818      	ldr	r0, [r3, #0]
 80065e8:	4770      	bx	lr
 80065ea:	46c0      	nop			@ (mov r8, r8)
 80065ec:	20000018 	.word	0x20000018

080065f0 <__libc_init_array>:
 80065f0:	b570      	push	{r4, r5, r6, lr}
 80065f2:	2600      	movs	r6, #0
 80065f4:	4c0c      	ldr	r4, [pc, #48]	@ (8006628 <__libc_init_array+0x38>)
 80065f6:	4d0d      	ldr	r5, [pc, #52]	@ (800662c <__libc_init_array+0x3c>)
 80065f8:	1b64      	subs	r4, r4, r5
 80065fa:	10a4      	asrs	r4, r4, #2
 80065fc:	42a6      	cmp	r6, r4
 80065fe:	d109      	bne.n	8006614 <__libc_init_array+0x24>
 8006600:	2600      	movs	r6, #0
 8006602:	f003 fc43 	bl	8009e8c <_init>
 8006606:	4c0a      	ldr	r4, [pc, #40]	@ (8006630 <__libc_init_array+0x40>)
 8006608:	4d0a      	ldr	r5, [pc, #40]	@ (8006634 <__libc_init_array+0x44>)
 800660a:	1b64      	subs	r4, r4, r5
 800660c:	10a4      	asrs	r4, r4, #2
 800660e:	42a6      	cmp	r6, r4
 8006610:	d105      	bne.n	800661e <__libc_init_array+0x2e>
 8006612:	bd70      	pop	{r4, r5, r6, pc}
 8006614:	00b3      	lsls	r3, r6, #2
 8006616:	58eb      	ldr	r3, [r5, r3]
 8006618:	4798      	blx	r3
 800661a:	3601      	adds	r6, #1
 800661c:	e7ee      	b.n	80065fc <__libc_init_array+0xc>
 800661e:	00b3      	lsls	r3, r6, #2
 8006620:	58eb      	ldr	r3, [r5, r3]
 8006622:	4798      	blx	r3
 8006624:	3601      	adds	r6, #1
 8006626:	e7f2      	b.n	800660e <__libc_init_array+0x1e>
 8006628:	0800a360 	.word	0x0800a360
 800662c:	0800a360 	.word	0x0800a360
 8006630:	0800a364 	.word	0x0800a364
 8006634:	0800a360 	.word	0x0800a360

08006638 <__retarget_lock_init_recursive>:
 8006638:	4770      	bx	lr

0800663a <__retarget_lock_acquire_recursive>:
 800663a:	4770      	bx	lr

0800663c <__retarget_lock_release_recursive>:
 800663c:	4770      	bx	lr

0800663e <memchr>:
 800663e:	b2c9      	uxtb	r1, r1
 8006640:	1882      	adds	r2, r0, r2
 8006642:	4290      	cmp	r0, r2
 8006644:	d101      	bne.n	800664a <memchr+0xc>
 8006646:	2000      	movs	r0, #0
 8006648:	4770      	bx	lr
 800664a:	7803      	ldrb	r3, [r0, #0]
 800664c:	428b      	cmp	r3, r1
 800664e:	d0fb      	beq.n	8006648 <memchr+0xa>
 8006650:	3001      	adds	r0, #1
 8006652:	e7f6      	b.n	8006642 <memchr+0x4>

08006654 <nanf>:
 8006654:	4800      	ldr	r0, [pc, #0]	@ (8006658 <nanf+0x4>)
 8006656:	4770      	bx	lr
 8006658:	7fc00000 	.word	0x7fc00000

0800665c <quorem>:
 800665c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800665e:	6902      	ldr	r2, [r0, #16]
 8006660:	690f      	ldr	r7, [r1, #16]
 8006662:	b087      	sub	sp, #28
 8006664:	0006      	movs	r6, r0
 8006666:	000b      	movs	r3, r1
 8006668:	2000      	movs	r0, #0
 800666a:	9102      	str	r1, [sp, #8]
 800666c:	42ba      	cmp	r2, r7
 800666e:	db6d      	blt.n	800674c <quorem+0xf0>
 8006670:	3f01      	subs	r7, #1
 8006672:	00bc      	lsls	r4, r7, #2
 8006674:	3314      	adds	r3, #20
 8006676:	9305      	str	r3, [sp, #20]
 8006678:	191b      	adds	r3, r3, r4
 800667a:	9303      	str	r3, [sp, #12]
 800667c:	0033      	movs	r3, r6
 800667e:	3314      	adds	r3, #20
 8006680:	191c      	adds	r4, r3, r4
 8006682:	9301      	str	r3, [sp, #4]
 8006684:	6823      	ldr	r3, [r4, #0]
 8006686:	9304      	str	r3, [sp, #16]
 8006688:	9b03      	ldr	r3, [sp, #12]
 800668a:	9804      	ldr	r0, [sp, #16]
 800668c:	681d      	ldr	r5, [r3, #0]
 800668e:	3501      	adds	r5, #1
 8006690:	0029      	movs	r1, r5
 8006692:	f7f9 fd55 	bl	8000140 <__udivsi3>
 8006696:	9b04      	ldr	r3, [sp, #16]
 8006698:	9000      	str	r0, [sp, #0]
 800669a:	42ab      	cmp	r3, r5
 800669c:	d32b      	bcc.n	80066f6 <quorem+0x9a>
 800669e:	9b05      	ldr	r3, [sp, #20]
 80066a0:	9d01      	ldr	r5, [sp, #4]
 80066a2:	469c      	mov	ip, r3
 80066a4:	2300      	movs	r3, #0
 80066a6:	9305      	str	r3, [sp, #20]
 80066a8:	9304      	str	r3, [sp, #16]
 80066aa:	4662      	mov	r2, ip
 80066ac:	ca08      	ldmia	r2!, {r3}
 80066ae:	6828      	ldr	r0, [r5, #0]
 80066b0:	4694      	mov	ip, r2
 80066b2:	9a00      	ldr	r2, [sp, #0]
 80066b4:	b299      	uxth	r1, r3
 80066b6:	4351      	muls	r1, r2
 80066b8:	9a05      	ldr	r2, [sp, #20]
 80066ba:	0c1b      	lsrs	r3, r3, #16
 80066bc:	1889      	adds	r1, r1, r2
 80066be:	9a00      	ldr	r2, [sp, #0]
 80066c0:	4353      	muls	r3, r2
 80066c2:	0c0a      	lsrs	r2, r1, #16
 80066c4:	189b      	adds	r3, r3, r2
 80066c6:	0c1a      	lsrs	r2, r3, #16
 80066c8:	b289      	uxth	r1, r1
 80066ca:	9205      	str	r2, [sp, #20]
 80066cc:	b282      	uxth	r2, r0
 80066ce:	1a52      	subs	r2, r2, r1
 80066d0:	9904      	ldr	r1, [sp, #16]
 80066d2:	0c00      	lsrs	r0, r0, #16
 80066d4:	1852      	adds	r2, r2, r1
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	1411      	asrs	r1, r2, #16
 80066da:	1ac3      	subs	r3, r0, r3
 80066dc:	185b      	adds	r3, r3, r1
 80066de:	1419      	asrs	r1, r3, #16
 80066e0:	b292      	uxth	r2, r2
 80066e2:	041b      	lsls	r3, r3, #16
 80066e4:	431a      	orrs	r2, r3
 80066e6:	9b03      	ldr	r3, [sp, #12]
 80066e8:	9104      	str	r1, [sp, #16]
 80066ea:	c504      	stmia	r5!, {r2}
 80066ec:	4563      	cmp	r3, ip
 80066ee:	d2dc      	bcs.n	80066aa <quorem+0x4e>
 80066f0:	6823      	ldr	r3, [r4, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d030      	beq.n	8006758 <quorem+0xfc>
 80066f6:	0030      	movs	r0, r6
 80066f8:	9902      	ldr	r1, [sp, #8]
 80066fa:	f001 fa11 	bl	8007b20 <__mcmp>
 80066fe:	2800      	cmp	r0, #0
 8006700:	db23      	blt.n	800674a <quorem+0xee>
 8006702:	0034      	movs	r4, r6
 8006704:	2500      	movs	r5, #0
 8006706:	9902      	ldr	r1, [sp, #8]
 8006708:	3414      	adds	r4, #20
 800670a:	3114      	adds	r1, #20
 800670c:	6823      	ldr	r3, [r4, #0]
 800670e:	c901      	ldmia	r1!, {r0}
 8006710:	9302      	str	r3, [sp, #8]
 8006712:	466b      	mov	r3, sp
 8006714:	891b      	ldrh	r3, [r3, #8]
 8006716:	b282      	uxth	r2, r0
 8006718:	1a9a      	subs	r2, r3, r2
 800671a:	9b02      	ldr	r3, [sp, #8]
 800671c:	1952      	adds	r2, r2, r5
 800671e:	0c00      	lsrs	r0, r0, #16
 8006720:	0c1b      	lsrs	r3, r3, #16
 8006722:	1a1b      	subs	r3, r3, r0
 8006724:	1410      	asrs	r0, r2, #16
 8006726:	181b      	adds	r3, r3, r0
 8006728:	141d      	asrs	r5, r3, #16
 800672a:	b292      	uxth	r2, r2
 800672c:	041b      	lsls	r3, r3, #16
 800672e:	431a      	orrs	r2, r3
 8006730:	9b03      	ldr	r3, [sp, #12]
 8006732:	c404      	stmia	r4!, {r2}
 8006734:	428b      	cmp	r3, r1
 8006736:	d2e9      	bcs.n	800670c <quorem+0xb0>
 8006738:	9a01      	ldr	r2, [sp, #4]
 800673a:	00bb      	lsls	r3, r7, #2
 800673c:	18d3      	adds	r3, r2, r3
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	2a00      	cmp	r2, #0
 8006742:	d013      	beq.n	800676c <quorem+0x110>
 8006744:	9b00      	ldr	r3, [sp, #0]
 8006746:	3301      	adds	r3, #1
 8006748:	9300      	str	r3, [sp, #0]
 800674a:	9800      	ldr	r0, [sp, #0]
 800674c:	b007      	add	sp, #28
 800674e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006750:	6823      	ldr	r3, [r4, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d104      	bne.n	8006760 <quorem+0x104>
 8006756:	3f01      	subs	r7, #1
 8006758:	9b01      	ldr	r3, [sp, #4]
 800675a:	3c04      	subs	r4, #4
 800675c:	42a3      	cmp	r3, r4
 800675e:	d3f7      	bcc.n	8006750 <quorem+0xf4>
 8006760:	6137      	str	r7, [r6, #16]
 8006762:	e7c8      	b.n	80066f6 <quorem+0x9a>
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	2a00      	cmp	r2, #0
 8006768:	d104      	bne.n	8006774 <quorem+0x118>
 800676a:	3f01      	subs	r7, #1
 800676c:	9a01      	ldr	r2, [sp, #4]
 800676e:	3b04      	subs	r3, #4
 8006770:	429a      	cmp	r2, r3
 8006772:	d3f7      	bcc.n	8006764 <quorem+0x108>
 8006774:	6137      	str	r7, [r6, #16]
 8006776:	e7e5      	b.n	8006744 <quorem+0xe8>

08006778 <_dtoa_r>:
 8006778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800677a:	0014      	movs	r4, r2
 800677c:	001d      	movs	r5, r3
 800677e:	69c6      	ldr	r6, [r0, #28]
 8006780:	b09d      	sub	sp, #116	@ 0x74
 8006782:	940a      	str	r4, [sp, #40]	@ 0x28
 8006784:	950b      	str	r5, [sp, #44]	@ 0x2c
 8006786:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8006788:	9003      	str	r0, [sp, #12]
 800678a:	2e00      	cmp	r6, #0
 800678c:	d10f      	bne.n	80067ae <_dtoa_r+0x36>
 800678e:	2010      	movs	r0, #16
 8006790:	f000 fe30 	bl	80073f4 <malloc>
 8006794:	9b03      	ldr	r3, [sp, #12]
 8006796:	1e02      	subs	r2, r0, #0
 8006798:	61d8      	str	r0, [r3, #28]
 800679a:	d104      	bne.n	80067a6 <_dtoa_r+0x2e>
 800679c:	21ef      	movs	r1, #239	@ 0xef
 800679e:	4bc7      	ldr	r3, [pc, #796]	@ (8006abc <_dtoa_r+0x344>)
 80067a0:	48c7      	ldr	r0, [pc, #796]	@ (8006ac0 <_dtoa_r+0x348>)
 80067a2:	f002 fca3 	bl	80090ec <__assert_func>
 80067a6:	6046      	str	r6, [r0, #4]
 80067a8:	6086      	str	r6, [r0, #8]
 80067aa:	6006      	str	r6, [r0, #0]
 80067ac:	60c6      	str	r6, [r0, #12]
 80067ae:	9b03      	ldr	r3, [sp, #12]
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	6819      	ldr	r1, [r3, #0]
 80067b4:	2900      	cmp	r1, #0
 80067b6:	d00b      	beq.n	80067d0 <_dtoa_r+0x58>
 80067b8:	685a      	ldr	r2, [r3, #4]
 80067ba:	2301      	movs	r3, #1
 80067bc:	4093      	lsls	r3, r2
 80067be:	604a      	str	r2, [r1, #4]
 80067c0:	608b      	str	r3, [r1, #8]
 80067c2:	9803      	ldr	r0, [sp, #12]
 80067c4:	f000 ff16 	bl	80075f4 <_Bfree>
 80067c8:	2200      	movs	r2, #0
 80067ca:	9b03      	ldr	r3, [sp, #12]
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	601a      	str	r2, [r3, #0]
 80067d0:	2d00      	cmp	r5, #0
 80067d2:	da1e      	bge.n	8006812 <_dtoa_r+0x9a>
 80067d4:	2301      	movs	r3, #1
 80067d6:	603b      	str	r3, [r7, #0]
 80067d8:	006b      	lsls	r3, r5, #1
 80067da:	085b      	lsrs	r3, r3, #1
 80067dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067de:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80067e0:	4bb8      	ldr	r3, [pc, #736]	@ (8006ac4 <_dtoa_r+0x34c>)
 80067e2:	4ab8      	ldr	r2, [pc, #736]	@ (8006ac4 <_dtoa_r+0x34c>)
 80067e4:	403b      	ands	r3, r7
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d116      	bne.n	8006818 <_dtoa_r+0xa0>
 80067ea:	4bb7      	ldr	r3, [pc, #732]	@ (8006ac8 <_dtoa_r+0x350>)
 80067ec:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80067ee:	6013      	str	r3, [r2, #0]
 80067f0:	033b      	lsls	r3, r7, #12
 80067f2:	0b1b      	lsrs	r3, r3, #12
 80067f4:	4323      	orrs	r3, r4
 80067f6:	d101      	bne.n	80067fc <_dtoa_r+0x84>
 80067f8:	f000 fd83 	bl	8007302 <_dtoa_r+0xb8a>
 80067fc:	4bb3      	ldr	r3, [pc, #716]	@ (8006acc <_dtoa_r+0x354>)
 80067fe:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006800:	9308      	str	r3, [sp, #32]
 8006802:	2a00      	cmp	r2, #0
 8006804:	d002      	beq.n	800680c <_dtoa_r+0x94>
 8006806:	4bb2      	ldr	r3, [pc, #712]	@ (8006ad0 <_dtoa_r+0x358>)
 8006808:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800680a:	6013      	str	r3, [r2, #0]
 800680c:	9808      	ldr	r0, [sp, #32]
 800680e:	b01d      	add	sp, #116	@ 0x74
 8006810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006812:	2300      	movs	r3, #0
 8006814:	603b      	str	r3, [r7, #0]
 8006816:	e7e2      	b.n	80067de <_dtoa_r+0x66>
 8006818:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800681a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800681c:	9212      	str	r2, [sp, #72]	@ 0x48
 800681e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006820:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006822:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006824:	2200      	movs	r2, #0
 8006826:	2300      	movs	r3, #0
 8006828:	f7f9 fe10 	bl	800044c <__aeabi_dcmpeq>
 800682c:	1e06      	subs	r6, r0, #0
 800682e:	d00b      	beq.n	8006848 <_dtoa_r+0xd0>
 8006830:	2301      	movs	r3, #1
 8006832:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006834:	6013      	str	r3, [r2, #0]
 8006836:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8006838:	2b00      	cmp	r3, #0
 800683a:	d002      	beq.n	8006842 <_dtoa_r+0xca>
 800683c:	4ba5      	ldr	r3, [pc, #660]	@ (8006ad4 <_dtoa_r+0x35c>)
 800683e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006840:	6013      	str	r3, [r2, #0]
 8006842:	4ba5      	ldr	r3, [pc, #660]	@ (8006ad8 <_dtoa_r+0x360>)
 8006844:	9308      	str	r3, [sp, #32]
 8006846:	e7e1      	b.n	800680c <_dtoa_r+0x94>
 8006848:	ab1a      	add	r3, sp, #104	@ 0x68
 800684a:	9301      	str	r3, [sp, #4]
 800684c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800684e:	9300      	str	r3, [sp, #0]
 8006850:	9803      	ldr	r0, [sp, #12]
 8006852:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006854:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006856:	f001 fa85 	bl	8007d64 <__d2b>
 800685a:	007a      	lsls	r2, r7, #1
 800685c:	9005      	str	r0, [sp, #20]
 800685e:	0d52      	lsrs	r2, r2, #21
 8006860:	d100      	bne.n	8006864 <_dtoa_r+0xec>
 8006862:	e07b      	b.n	800695c <_dtoa_r+0x1e4>
 8006864:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006866:	9618      	str	r6, [sp, #96]	@ 0x60
 8006868:	0319      	lsls	r1, r3, #12
 800686a:	4b9c      	ldr	r3, [pc, #624]	@ (8006adc <_dtoa_r+0x364>)
 800686c:	0b09      	lsrs	r1, r1, #12
 800686e:	430b      	orrs	r3, r1
 8006870:	499b      	ldr	r1, [pc, #620]	@ (8006ae0 <_dtoa_r+0x368>)
 8006872:	1857      	adds	r7, r2, r1
 8006874:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006876:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006878:	0019      	movs	r1, r3
 800687a:	2200      	movs	r2, #0
 800687c:	4b99      	ldr	r3, [pc, #612]	@ (8006ae4 <_dtoa_r+0x36c>)
 800687e:	f7fb f8f1 	bl	8001a64 <__aeabi_dsub>
 8006882:	4a99      	ldr	r2, [pc, #612]	@ (8006ae8 <_dtoa_r+0x370>)
 8006884:	4b99      	ldr	r3, [pc, #612]	@ (8006aec <_dtoa_r+0x374>)
 8006886:	f7fa fe25 	bl	80014d4 <__aeabi_dmul>
 800688a:	4a99      	ldr	r2, [pc, #612]	@ (8006af0 <_dtoa_r+0x378>)
 800688c:	4b99      	ldr	r3, [pc, #612]	@ (8006af4 <_dtoa_r+0x37c>)
 800688e:	f7f9 fe79 	bl	8000584 <__aeabi_dadd>
 8006892:	0004      	movs	r4, r0
 8006894:	0038      	movs	r0, r7
 8006896:	000d      	movs	r5, r1
 8006898:	f7fb fcde 	bl	8002258 <__aeabi_i2d>
 800689c:	4a96      	ldr	r2, [pc, #600]	@ (8006af8 <_dtoa_r+0x380>)
 800689e:	4b97      	ldr	r3, [pc, #604]	@ (8006afc <_dtoa_r+0x384>)
 80068a0:	f7fa fe18 	bl	80014d4 <__aeabi_dmul>
 80068a4:	0002      	movs	r2, r0
 80068a6:	000b      	movs	r3, r1
 80068a8:	0020      	movs	r0, r4
 80068aa:	0029      	movs	r1, r5
 80068ac:	f7f9 fe6a 	bl	8000584 <__aeabi_dadd>
 80068b0:	0004      	movs	r4, r0
 80068b2:	000d      	movs	r5, r1
 80068b4:	f7fb fc94 	bl	80021e0 <__aeabi_d2iz>
 80068b8:	2200      	movs	r2, #0
 80068ba:	9004      	str	r0, [sp, #16]
 80068bc:	2300      	movs	r3, #0
 80068be:	0020      	movs	r0, r4
 80068c0:	0029      	movs	r1, r5
 80068c2:	f7f9 fdc9 	bl	8000458 <__aeabi_dcmplt>
 80068c6:	2800      	cmp	r0, #0
 80068c8:	d00b      	beq.n	80068e2 <_dtoa_r+0x16a>
 80068ca:	9804      	ldr	r0, [sp, #16]
 80068cc:	f7fb fcc4 	bl	8002258 <__aeabi_i2d>
 80068d0:	002b      	movs	r3, r5
 80068d2:	0022      	movs	r2, r4
 80068d4:	f7f9 fdba 	bl	800044c <__aeabi_dcmpeq>
 80068d8:	4243      	negs	r3, r0
 80068da:	4158      	adcs	r0, r3
 80068dc:	9b04      	ldr	r3, [sp, #16]
 80068de:	1a1b      	subs	r3, r3, r0
 80068e0:	9304      	str	r3, [sp, #16]
 80068e2:	2301      	movs	r3, #1
 80068e4:	9315      	str	r3, [sp, #84]	@ 0x54
 80068e6:	9b04      	ldr	r3, [sp, #16]
 80068e8:	2b16      	cmp	r3, #22
 80068ea:	d810      	bhi.n	800690e <_dtoa_r+0x196>
 80068ec:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80068ee:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80068f0:	9a04      	ldr	r2, [sp, #16]
 80068f2:	4b83      	ldr	r3, [pc, #524]	@ (8006b00 <_dtoa_r+0x388>)
 80068f4:	00d2      	lsls	r2, r2, #3
 80068f6:	189b      	adds	r3, r3, r2
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	f7f9 fdac 	bl	8000458 <__aeabi_dcmplt>
 8006900:	2800      	cmp	r0, #0
 8006902:	d047      	beq.n	8006994 <_dtoa_r+0x21c>
 8006904:	9b04      	ldr	r3, [sp, #16]
 8006906:	3b01      	subs	r3, #1
 8006908:	9304      	str	r3, [sp, #16]
 800690a:	2300      	movs	r3, #0
 800690c:	9315      	str	r3, [sp, #84]	@ 0x54
 800690e:	2200      	movs	r2, #0
 8006910:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006912:	9206      	str	r2, [sp, #24]
 8006914:	1bdb      	subs	r3, r3, r7
 8006916:	1e5a      	subs	r2, r3, #1
 8006918:	d53e      	bpl.n	8006998 <_dtoa_r+0x220>
 800691a:	2201      	movs	r2, #1
 800691c:	1ad3      	subs	r3, r2, r3
 800691e:	9306      	str	r3, [sp, #24]
 8006920:	2300      	movs	r3, #0
 8006922:	930d      	str	r3, [sp, #52]	@ 0x34
 8006924:	9b04      	ldr	r3, [sp, #16]
 8006926:	2b00      	cmp	r3, #0
 8006928:	db38      	blt.n	800699c <_dtoa_r+0x224>
 800692a:	9a04      	ldr	r2, [sp, #16]
 800692c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800692e:	4694      	mov	ip, r2
 8006930:	4463      	add	r3, ip
 8006932:	930d      	str	r3, [sp, #52]	@ 0x34
 8006934:	2300      	movs	r3, #0
 8006936:	9214      	str	r2, [sp, #80]	@ 0x50
 8006938:	930f      	str	r3, [sp, #60]	@ 0x3c
 800693a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800693c:	2401      	movs	r4, #1
 800693e:	2b09      	cmp	r3, #9
 8006940:	d867      	bhi.n	8006a12 <_dtoa_r+0x29a>
 8006942:	2b05      	cmp	r3, #5
 8006944:	dd02      	ble.n	800694c <_dtoa_r+0x1d4>
 8006946:	2400      	movs	r4, #0
 8006948:	3b04      	subs	r3, #4
 800694a:	9322      	str	r3, [sp, #136]	@ 0x88
 800694c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800694e:	1e98      	subs	r0, r3, #2
 8006950:	2803      	cmp	r0, #3
 8006952:	d867      	bhi.n	8006a24 <_dtoa_r+0x2ac>
 8006954:	f7f9 fbe0 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006958:	5b383a2b 	.word	0x5b383a2b
 800695c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800695e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8006960:	18f6      	adds	r6, r6, r3
 8006962:	4b68      	ldr	r3, [pc, #416]	@ (8006b04 <_dtoa_r+0x38c>)
 8006964:	18f2      	adds	r2, r6, r3
 8006966:	2a20      	cmp	r2, #32
 8006968:	dd0f      	ble.n	800698a <_dtoa_r+0x212>
 800696a:	2340      	movs	r3, #64	@ 0x40
 800696c:	1a9b      	subs	r3, r3, r2
 800696e:	409f      	lsls	r7, r3
 8006970:	4b65      	ldr	r3, [pc, #404]	@ (8006b08 <_dtoa_r+0x390>)
 8006972:	0038      	movs	r0, r7
 8006974:	18f3      	adds	r3, r6, r3
 8006976:	40dc      	lsrs	r4, r3
 8006978:	4320      	orrs	r0, r4
 800697a:	f7fb fc9b 	bl	80022b4 <__aeabi_ui2d>
 800697e:	2201      	movs	r2, #1
 8006980:	4b62      	ldr	r3, [pc, #392]	@ (8006b0c <_dtoa_r+0x394>)
 8006982:	1e77      	subs	r7, r6, #1
 8006984:	18cb      	adds	r3, r1, r3
 8006986:	9218      	str	r2, [sp, #96]	@ 0x60
 8006988:	e776      	b.n	8006878 <_dtoa_r+0x100>
 800698a:	2320      	movs	r3, #32
 800698c:	0020      	movs	r0, r4
 800698e:	1a9b      	subs	r3, r3, r2
 8006990:	4098      	lsls	r0, r3
 8006992:	e7f2      	b.n	800697a <_dtoa_r+0x202>
 8006994:	9015      	str	r0, [sp, #84]	@ 0x54
 8006996:	e7ba      	b.n	800690e <_dtoa_r+0x196>
 8006998:	920d      	str	r2, [sp, #52]	@ 0x34
 800699a:	e7c3      	b.n	8006924 <_dtoa_r+0x1ac>
 800699c:	9b06      	ldr	r3, [sp, #24]
 800699e:	9a04      	ldr	r2, [sp, #16]
 80069a0:	1a9b      	subs	r3, r3, r2
 80069a2:	9306      	str	r3, [sp, #24]
 80069a4:	4253      	negs	r3, r2
 80069a6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80069a8:	2300      	movs	r3, #0
 80069aa:	9314      	str	r3, [sp, #80]	@ 0x50
 80069ac:	e7c5      	b.n	800693a <_dtoa_r+0x1c2>
 80069ae:	2300      	movs	r3, #0
 80069b0:	9310      	str	r3, [sp, #64]	@ 0x40
 80069b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80069b4:	930e      	str	r3, [sp, #56]	@ 0x38
 80069b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	dc13      	bgt.n	80069e4 <_dtoa_r+0x26c>
 80069bc:	2301      	movs	r3, #1
 80069be:	001a      	movs	r2, r3
 80069c0:	930e      	str	r3, [sp, #56]	@ 0x38
 80069c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80069c4:	9223      	str	r2, [sp, #140]	@ 0x8c
 80069c6:	e00d      	b.n	80069e4 <_dtoa_r+0x26c>
 80069c8:	2301      	movs	r3, #1
 80069ca:	e7f1      	b.n	80069b0 <_dtoa_r+0x238>
 80069cc:	2300      	movs	r3, #0
 80069ce:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80069d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80069d2:	4694      	mov	ip, r2
 80069d4:	9b04      	ldr	r3, [sp, #16]
 80069d6:	4463      	add	r3, ip
 80069d8:	930e      	str	r3, [sp, #56]	@ 0x38
 80069da:	3301      	adds	r3, #1
 80069dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80069de:	2b00      	cmp	r3, #0
 80069e0:	dc00      	bgt.n	80069e4 <_dtoa_r+0x26c>
 80069e2:	2301      	movs	r3, #1
 80069e4:	9a03      	ldr	r2, [sp, #12]
 80069e6:	2100      	movs	r1, #0
 80069e8:	69d0      	ldr	r0, [r2, #28]
 80069ea:	2204      	movs	r2, #4
 80069ec:	0015      	movs	r5, r2
 80069ee:	3514      	adds	r5, #20
 80069f0:	429d      	cmp	r5, r3
 80069f2:	d91b      	bls.n	8006a2c <_dtoa_r+0x2b4>
 80069f4:	6041      	str	r1, [r0, #4]
 80069f6:	9803      	ldr	r0, [sp, #12]
 80069f8:	f000 fdb8 	bl	800756c <_Balloc>
 80069fc:	9008      	str	r0, [sp, #32]
 80069fe:	2800      	cmp	r0, #0
 8006a00:	d117      	bne.n	8006a32 <_dtoa_r+0x2ba>
 8006a02:	21b0      	movs	r1, #176	@ 0xb0
 8006a04:	4b42      	ldr	r3, [pc, #264]	@ (8006b10 <_dtoa_r+0x398>)
 8006a06:	482e      	ldr	r0, [pc, #184]	@ (8006ac0 <_dtoa_r+0x348>)
 8006a08:	9a08      	ldr	r2, [sp, #32]
 8006a0a:	31ff      	adds	r1, #255	@ 0xff
 8006a0c:	e6c9      	b.n	80067a2 <_dtoa_r+0x2a>
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e7dd      	b.n	80069ce <_dtoa_r+0x256>
 8006a12:	2300      	movs	r3, #0
 8006a14:	9410      	str	r4, [sp, #64]	@ 0x40
 8006a16:	9322      	str	r3, [sp, #136]	@ 0x88
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a1e:	2200      	movs	r2, #0
 8006a20:	3313      	adds	r3, #19
 8006a22:	e7cf      	b.n	80069c4 <_dtoa_r+0x24c>
 8006a24:	2301      	movs	r3, #1
 8006a26:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a28:	3b02      	subs	r3, #2
 8006a2a:	e7f6      	b.n	8006a1a <_dtoa_r+0x2a2>
 8006a2c:	3101      	adds	r1, #1
 8006a2e:	0052      	lsls	r2, r2, #1
 8006a30:	e7dc      	b.n	80069ec <_dtoa_r+0x274>
 8006a32:	9b03      	ldr	r3, [sp, #12]
 8006a34:	9a08      	ldr	r2, [sp, #32]
 8006a36:	69db      	ldr	r3, [r3, #28]
 8006a38:	601a      	str	r2, [r3, #0]
 8006a3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a3c:	2b0e      	cmp	r3, #14
 8006a3e:	d900      	bls.n	8006a42 <_dtoa_r+0x2ca>
 8006a40:	e0d9      	b.n	8006bf6 <_dtoa_r+0x47e>
 8006a42:	2c00      	cmp	r4, #0
 8006a44:	d100      	bne.n	8006a48 <_dtoa_r+0x2d0>
 8006a46:	e0d6      	b.n	8006bf6 <_dtoa_r+0x47e>
 8006a48:	9b04      	ldr	r3, [sp, #16]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	dd64      	ble.n	8006b18 <_dtoa_r+0x3a0>
 8006a4e:	210f      	movs	r1, #15
 8006a50:	9a04      	ldr	r2, [sp, #16]
 8006a52:	4b2b      	ldr	r3, [pc, #172]	@ (8006b00 <_dtoa_r+0x388>)
 8006a54:	400a      	ands	r2, r1
 8006a56:	00d2      	lsls	r2, r2, #3
 8006a58:	189b      	adds	r3, r3, r2
 8006a5a:	681e      	ldr	r6, [r3, #0]
 8006a5c:	685f      	ldr	r7, [r3, #4]
 8006a5e:	9b04      	ldr	r3, [sp, #16]
 8006a60:	2402      	movs	r4, #2
 8006a62:	111d      	asrs	r5, r3, #4
 8006a64:	05db      	lsls	r3, r3, #23
 8006a66:	d50a      	bpl.n	8006a7e <_dtoa_r+0x306>
 8006a68:	4b2a      	ldr	r3, [pc, #168]	@ (8006b14 <_dtoa_r+0x39c>)
 8006a6a:	400d      	ands	r5, r1
 8006a6c:	6a1a      	ldr	r2, [r3, #32]
 8006a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a70:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006a72:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006a74:	f7fa f8ea 	bl	8000c4c <__aeabi_ddiv>
 8006a78:	900a      	str	r0, [sp, #40]	@ 0x28
 8006a7a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006a7c:	3401      	adds	r4, #1
 8006a7e:	4b25      	ldr	r3, [pc, #148]	@ (8006b14 <_dtoa_r+0x39c>)
 8006a80:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a82:	2d00      	cmp	r5, #0
 8006a84:	d108      	bne.n	8006a98 <_dtoa_r+0x320>
 8006a86:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006a88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006a8a:	0032      	movs	r2, r6
 8006a8c:	003b      	movs	r3, r7
 8006a8e:	f7fa f8dd 	bl	8000c4c <__aeabi_ddiv>
 8006a92:	900a      	str	r0, [sp, #40]	@ 0x28
 8006a94:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006a96:	e05a      	b.n	8006b4e <_dtoa_r+0x3d6>
 8006a98:	2301      	movs	r3, #1
 8006a9a:	421d      	tst	r5, r3
 8006a9c:	d009      	beq.n	8006ab2 <_dtoa_r+0x33a>
 8006a9e:	18e4      	adds	r4, r4, r3
 8006aa0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006aa2:	0030      	movs	r0, r6
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	0039      	movs	r1, r7
 8006aaa:	f7fa fd13 	bl	80014d4 <__aeabi_dmul>
 8006aae:	0006      	movs	r6, r0
 8006ab0:	000f      	movs	r7, r1
 8006ab2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ab4:	106d      	asrs	r5, r5, #1
 8006ab6:	3308      	adds	r3, #8
 8006ab8:	e7e2      	b.n	8006a80 <_dtoa_r+0x308>
 8006aba:	46c0      	nop			@ (mov r8, r8)
 8006abc:	08009f7a 	.word	0x08009f7a
 8006ac0:	08009f91 	.word	0x08009f91
 8006ac4:	7ff00000 	.word	0x7ff00000
 8006ac8:	0000270f 	.word	0x0000270f
 8006acc:	08009f76 	.word	0x08009f76
 8006ad0:	08009f79 	.word	0x08009f79
 8006ad4:	08009f45 	.word	0x08009f45
 8006ad8:	08009f44 	.word	0x08009f44
 8006adc:	3ff00000 	.word	0x3ff00000
 8006ae0:	fffffc01 	.word	0xfffffc01
 8006ae4:	3ff80000 	.word	0x3ff80000
 8006ae8:	636f4361 	.word	0x636f4361
 8006aec:	3fd287a7 	.word	0x3fd287a7
 8006af0:	8b60c8b3 	.word	0x8b60c8b3
 8006af4:	3fc68a28 	.word	0x3fc68a28
 8006af8:	509f79fb 	.word	0x509f79fb
 8006afc:	3fd34413 	.word	0x3fd34413
 8006b00:	0800a088 	.word	0x0800a088
 8006b04:	00000432 	.word	0x00000432
 8006b08:	00000412 	.word	0x00000412
 8006b0c:	fe100000 	.word	0xfe100000
 8006b10:	08009fe9 	.word	0x08009fe9
 8006b14:	0800a060 	.word	0x0800a060
 8006b18:	9b04      	ldr	r3, [sp, #16]
 8006b1a:	2402      	movs	r4, #2
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d016      	beq.n	8006b4e <_dtoa_r+0x3d6>
 8006b20:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006b22:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006b24:	220f      	movs	r2, #15
 8006b26:	425d      	negs	r5, r3
 8006b28:	402a      	ands	r2, r5
 8006b2a:	4bd7      	ldr	r3, [pc, #860]	@ (8006e88 <_dtoa_r+0x710>)
 8006b2c:	00d2      	lsls	r2, r2, #3
 8006b2e:	189b      	adds	r3, r3, r2
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	f7fa fcce 	bl	80014d4 <__aeabi_dmul>
 8006b38:	2701      	movs	r7, #1
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b3e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006b40:	4ed2      	ldr	r6, [pc, #840]	@ (8006e8c <_dtoa_r+0x714>)
 8006b42:	112d      	asrs	r5, r5, #4
 8006b44:	2d00      	cmp	r5, #0
 8006b46:	d000      	beq.n	8006b4a <_dtoa_r+0x3d2>
 8006b48:	e0ba      	b.n	8006cc0 <_dtoa_r+0x548>
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1a1      	bne.n	8006a92 <_dtoa_r+0x31a>
 8006b4e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006b50:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006b52:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d100      	bne.n	8006b5a <_dtoa_r+0x3e2>
 8006b58:	e0bd      	b.n	8006cd6 <_dtoa_r+0x55e>
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	0030      	movs	r0, r6
 8006b5e:	0039      	movs	r1, r7
 8006b60:	4bcb      	ldr	r3, [pc, #812]	@ (8006e90 <_dtoa_r+0x718>)
 8006b62:	f7f9 fc79 	bl	8000458 <__aeabi_dcmplt>
 8006b66:	2800      	cmp	r0, #0
 8006b68:	d100      	bne.n	8006b6c <_dtoa_r+0x3f4>
 8006b6a:	e0b4      	b.n	8006cd6 <_dtoa_r+0x55e>
 8006b6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d100      	bne.n	8006b74 <_dtoa_r+0x3fc>
 8006b72:	e0b0      	b.n	8006cd6 <_dtoa_r+0x55e>
 8006b74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	dd39      	ble.n	8006bee <_dtoa_r+0x476>
 8006b7a:	9b04      	ldr	r3, [sp, #16]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b82:	0030      	movs	r0, r6
 8006b84:	4bc3      	ldr	r3, [pc, #780]	@ (8006e94 <_dtoa_r+0x71c>)
 8006b86:	0039      	movs	r1, r7
 8006b88:	f7fa fca4 	bl	80014d4 <__aeabi_dmul>
 8006b8c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b8e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006b90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b92:	3401      	adds	r4, #1
 8006b94:	0020      	movs	r0, r4
 8006b96:	9311      	str	r3, [sp, #68]	@ 0x44
 8006b98:	f7fb fb5e 	bl	8002258 <__aeabi_i2d>
 8006b9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ba0:	f7fa fc98 	bl	80014d4 <__aeabi_dmul>
 8006ba4:	4bbc      	ldr	r3, [pc, #752]	@ (8006e98 <_dtoa_r+0x720>)
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f7f9 fcec 	bl	8000584 <__aeabi_dadd>
 8006bac:	4bbb      	ldr	r3, [pc, #748]	@ (8006e9c <_dtoa_r+0x724>)
 8006bae:	0006      	movs	r6, r0
 8006bb0:	18cf      	adds	r7, r1, r3
 8006bb2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d000      	beq.n	8006bba <_dtoa_r+0x442>
 8006bb8:	e091      	b.n	8006cde <_dtoa_r+0x566>
 8006bba:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006bbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	4bb7      	ldr	r3, [pc, #732]	@ (8006ea0 <_dtoa_r+0x728>)
 8006bc2:	f7fa ff4f 	bl	8001a64 <__aeabi_dsub>
 8006bc6:	0032      	movs	r2, r6
 8006bc8:	003b      	movs	r3, r7
 8006bca:	0004      	movs	r4, r0
 8006bcc:	000d      	movs	r5, r1
 8006bce:	f7f9 fc57 	bl	8000480 <__aeabi_dcmpgt>
 8006bd2:	2800      	cmp	r0, #0
 8006bd4:	d000      	beq.n	8006bd8 <_dtoa_r+0x460>
 8006bd6:	e29d      	b.n	8007114 <_dtoa_r+0x99c>
 8006bd8:	2180      	movs	r1, #128	@ 0x80
 8006bda:	0609      	lsls	r1, r1, #24
 8006bdc:	187b      	adds	r3, r7, r1
 8006bde:	0032      	movs	r2, r6
 8006be0:	0020      	movs	r0, r4
 8006be2:	0029      	movs	r1, r5
 8006be4:	f7f9 fc38 	bl	8000458 <__aeabi_dcmplt>
 8006be8:	2800      	cmp	r0, #0
 8006bea:	d000      	beq.n	8006bee <_dtoa_r+0x476>
 8006bec:	e130      	b.n	8006e50 <_dtoa_r+0x6d8>
 8006bee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006bf0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006bf2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bf4:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006bf6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	da00      	bge.n	8006bfe <_dtoa_r+0x486>
 8006bfc:	e177      	b.n	8006eee <_dtoa_r+0x776>
 8006bfe:	9a04      	ldr	r2, [sp, #16]
 8006c00:	2a0e      	cmp	r2, #14
 8006c02:	dd00      	ble.n	8006c06 <_dtoa_r+0x48e>
 8006c04:	e173      	b.n	8006eee <_dtoa_r+0x776>
 8006c06:	4ba0      	ldr	r3, [pc, #640]	@ (8006e88 <_dtoa_r+0x710>)
 8006c08:	00d2      	lsls	r2, r2, #3
 8006c0a:	189b      	adds	r3, r3, r2
 8006c0c:	685c      	ldr	r4, [r3, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	9306      	str	r3, [sp, #24]
 8006c12:	9407      	str	r4, [sp, #28]
 8006c14:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	da03      	bge.n	8006c22 <_dtoa_r+0x4aa>
 8006c1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	dc00      	bgt.n	8006c22 <_dtoa_r+0x4aa>
 8006c20:	e106      	b.n	8006e30 <_dtoa_r+0x6b8>
 8006c22:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006c24:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006c26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c28:	9d08      	ldr	r5, [sp, #32]
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	195b      	adds	r3, r3, r5
 8006c2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c30:	9a06      	ldr	r2, [sp, #24]
 8006c32:	9b07      	ldr	r3, [sp, #28]
 8006c34:	0030      	movs	r0, r6
 8006c36:	0039      	movs	r1, r7
 8006c38:	f7fa f808 	bl	8000c4c <__aeabi_ddiv>
 8006c3c:	f7fb fad0 	bl	80021e0 <__aeabi_d2iz>
 8006c40:	9009      	str	r0, [sp, #36]	@ 0x24
 8006c42:	f7fb fb09 	bl	8002258 <__aeabi_i2d>
 8006c46:	9a06      	ldr	r2, [sp, #24]
 8006c48:	9b07      	ldr	r3, [sp, #28]
 8006c4a:	f7fa fc43 	bl	80014d4 <__aeabi_dmul>
 8006c4e:	0002      	movs	r2, r0
 8006c50:	000b      	movs	r3, r1
 8006c52:	0030      	movs	r0, r6
 8006c54:	0039      	movs	r1, r7
 8006c56:	f7fa ff05 	bl	8001a64 <__aeabi_dsub>
 8006c5a:	002b      	movs	r3, r5
 8006c5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c5e:	3501      	adds	r5, #1
 8006c60:	3230      	adds	r2, #48	@ 0x30
 8006c62:	701a      	strb	r2, [r3, #0]
 8006c64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c66:	002c      	movs	r4, r5
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d000      	beq.n	8006c6e <_dtoa_r+0x4f6>
 8006c6c:	e131      	b.n	8006ed2 <_dtoa_r+0x75a>
 8006c6e:	0002      	movs	r2, r0
 8006c70:	000b      	movs	r3, r1
 8006c72:	f7f9 fc87 	bl	8000584 <__aeabi_dadd>
 8006c76:	9a06      	ldr	r2, [sp, #24]
 8006c78:	9b07      	ldr	r3, [sp, #28]
 8006c7a:	0006      	movs	r6, r0
 8006c7c:	000f      	movs	r7, r1
 8006c7e:	f7f9 fbff 	bl	8000480 <__aeabi_dcmpgt>
 8006c82:	2800      	cmp	r0, #0
 8006c84:	d000      	beq.n	8006c88 <_dtoa_r+0x510>
 8006c86:	e10f      	b.n	8006ea8 <_dtoa_r+0x730>
 8006c88:	9a06      	ldr	r2, [sp, #24]
 8006c8a:	9b07      	ldr	r3, [sp, #28]
 8006c8c:	0030      	movs	r0, r6
 8006c8e:	0039      	movs	r1, r7
 8006c90:	f7f9 fbdc 	bl	800044c <__aeabi_dcmpeq>
 8006c94:	2800      	cmp	r0, #0
 8006c96:	d003      	beq.n	8006ca0 <_dtoa_r+0x528>
 8006c98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c9a:	07dd      	lsls	r5, r3, #31
 8006c9c:	d500      	bpl.n	8006ca0 <_dtoa_r+0x528>
 8006c9e:	e103      	b.n	8006ea8 <_dtoa_r+0x730>
 8006ca0:	9905      	ldr	r1, [sp, #20]
 8006ca2:	9803      	ldr	r0, [sp, #12]
 8006ca4:	f000 fca6 	bl	80075f4 <_Bfree>
 8006ca8:	2300      	movs	r3, #0
 8006caa:	7023      	strb	r3, [r4, #0]
 8006cac:	9b04      	ldr	r3, [sp, #16]
 8006cae:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006cb0:	3301      	adds	r3, #1
 8006cb2:	6013      	str	r3, [r2, #0]
 8006cb4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d100      	bne.n	8006cbc <_dtoa_r+0x544>
 8006cba:	e5a7      	b.n	800680c <_dtoa_r+0x94>
 8006cbc:	601c      	str	r4, [r3, #0]
 8006cbe:	e5a5      	b.n	800680c <_dtoa_r+0x94>
 8006cc0:	423d      	tst	r5, r7
 8006cc2:	d005      	beq.n	8006cd0 <_dtoa_r+0x558>
 8006cc4:	6832      	ldr	r2, [r6, #0]
 8006cc6:	6873      	ldr	r3, [r6, #4]
 8006cc8:	f7fa fc04 	bl	80014d4 <__aeabi_dmul>
 8006ccc:	003b      	movs	r3, r7
 8006cce:	3401      	adds	r4, #1
 8006cd0:	106d      	asrs	r5, r5, #1
 8006cd2:	3608      	adds	r6, #8
 8006cd4:	e736      	b.n	8006b44 <_dtoa_r+0x3cc>
 8006cd6:	9b04      	ldr	r3, [sp, #16]
 8006cd8:	930c      	str	r3, [sp, #48]	@ 0x30
 8006cda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cdc:	e75a      	b.n	8006b94 <_dtoa_r+0x41c>
 8006cde:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006ce0:	4b69      	ldr	r3, [pc, #420]	@ (8006e88 <_dtoa_r+0x710>)
 8006ce2:	3a01      	subs	r2, #1
 8006ce4:	00d2      	lsls	r2, r2, #3
 8006ce6:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8006ce8:	189b      	adds	r3, r3, r2
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	2900      	cmp	r1, #0
 8006cf0:	d04c      	beq.n	8006d8c <_dtoa_r+0x614>
 8006cf2:	2000      	movs	r0, #0
 8006cf4:	496b      	ldr	r1, [pc, #428]	@ (8006ea4 <_dtoa_r+0x72c>)
 8006cf6:	f7f9 ffa9 	bl	8000c4c <__aeabi_ddiv>
 8006cfa:	0032      	movs	r2, r6
 8006cfc:	003b      	movs	r3, r7
 8006cfe:	f7fa feb1 	bl	8001a64 <__aeabi_dsub>
 8006d02:	9a08      	ldr	r2, [sp, #32]
 8006d04:	0006      	movs	r6, r0
 8006d06:	4694      	mov	ip, r2
 8006d08:	000f      	movs	r7, r1
 8006d0a:	9b08      	ldr	r3, [sp, #32]
 8006d0c:	9316      	str	r3, [sp, #88]	@ 0x58
 8006d0e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006d10:	4463      	add	r3, ip
 8006d12:	9311      	str	r3, [sp, #68]	@ 0x44
 8006d14:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006d16:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d18:	f7fb fa62 	bl	80021e0 <__aeabi_d2iz>
 8006d1c:	0005      	movs	r5, r0
 8006d1e:	f7fb fa9b 	bl	8002258 <__aeabi_i2d>
 8006d22:	0002      	movs	r2, r0
 8006d24:	000b      	movs	r3, r1
 8006d26:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006d28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d2a:	f7fa fe9b 	bl	8001a64 <__aeabi_dsub>
 8006d2e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006d30:	3530      	adds	r5, #48	@ 0x30
 8006d32:	1c5c      	adds	r4, r3, #1
 8006d34:	701d      	strb	r5, [r3, #0]
 8006d36:	0032      	movs	r2, r6
 8006d38:	003b      	movs	r3, r7
 8006d3a:	900a      	str	r0, [sp, #40]	@ 0x28
 8006d3c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006d3e:	f7f9 fb8b 	bl	8000458 <__aeabi_dcmplt>
 8006d42:	2800      	cmp	r0, #0
 8006d44:	d16a      	bne.n	8006e1c <_dtoa_r+0x6a4>
 8006d46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d4a:	2000      	movs	r0, #0
 8006d4c:	4950      	ldr	r1, [pc, #320]	@ (8006e90 <_dtoa_r+0x718>)
 8006d4e:	f7fa fe89 	bl	8001a64 <__aeabi_dsub>
 8006d52:	0032      	movs	r2, r6
 8006d54:	003b      	movs	r3, r7
 8006d56:	f7f9 fb7f 	bl	8000458 <__aeabi_dcmplt>
 8006d5a:	2800      	cmp	r0, #0
 8006d5c:	d000      	beq.n	8006d60 <_dtoa_r+0x5e8>
 8006d5e:	e0a5      	b.n	8006eac <_dtoa_r+0x734>
 8006d60:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006d62:	42a3      	cmp	r3, r4
 8006d64:	d100      	bne.n	8006d68 <_dtoa_r+0x5f0>
 8006d66:	e742      	b.n	8006bee <_dtoa_r+0x476>
 8006d68:	2200      	movs	r2, #0
 8006d6a:	0030      	movs	r0, r6
 8006d6c:	0039      	movs	r1, r7
 8006d6e:	4b49      	ldr	r3, [pc, #292]	@ (8006e94 <_dtoa_r+0x71c>)
 8006d70:	f7fa fbb0 	bl	80014d4 <__aeabi_dmul>
 8006d74:	2200      	movs	r2, #0
 8006d76:	0006      	movs	r6, r0
 8006d78:	000f      	movs	r7, r1
 8006d7a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006d7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d7e:	4b45      	ldr	r3, [pc, #276]	@ (8006e94 <_dtoa_r+0x71c>)
 8006d80:	f7fa fba8 	bl	80014d4 <__aeabi_dmul>
 8006d84:	9416      	str	r4, [sp, #88]	@ 0x58
 8006d86:	900a      	str	r0, [sp, #40]	@ 0x28
 8006d88:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006d8a:	e7c3      	b.n	8006d14 <_dtoa_r+0x59c>
 8006d8c:	0030      	movs	r0, r6
 8006d8e:	0039      	movs	r1, r7
 8006d90:	f7fa fba0 	bl	80014d4 <__aeabi_dmul>
 8006d94:	9d08      	ldr	r5, [sp, #32]
 8006d96:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d98:	002b      	movs	r3, r5
 8006d9a:	4694      	mov	ip, r2
 8006d9c:	9016      	str	r0, [sp, #88]	@ 0x58
 8006d9e:	9117      	str	r1, [sp, #92]	@ 0x5c
 8006da0:	4463      	add	r3, ip
 8006da2:	9319      	str	r3, [sp, #100]	@ 0x64
 8006da4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006da6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006da8:	f7fb fa1a 	bl	80021e0 <__aeabi_d2iz>
 8006dac:	0004      	movs	r4, r0
 8006dae:	f7fb fa53 	bl	8002258 <__aeabi_i2d>
 8006db2:	000b      	movs	r3, r1
 8006db4:	0002      	movs	r2, r0
 8006db6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006db8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006dba:	f7fa fe53 	bl	8001a64 <__aeabi_dsub>
 8006dbe:	3430      	adds	r4, #48	@ 0x30
 8006dc0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006dc2:	702c      	strb	r4, [r5, #0]
 8006dc4:	3501      	adds	r5, #1
 8006dc6:	0006      	movs	r6, r0
 8006dc8:	000f      	movs	r7, r1
 8006dca:	42ab      	cmp	r3, r5
 8006dcc:	d129      	bne.n	8006e22 <_dtoa_r+0x6aa>
 8006dce:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8006dd0:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8006dd2:	9b08      	ldr	r3, [sp, #32]
 8006dd4:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8006dd6:	469c      	mov	ip, r3
 8006dd8:	2200      	movs	r2, #0
 8006dda:	4b32      	ldr	r3, [pc, #200]	@ (8006ea4 <_dtoa_r+0x72c>)
 8006ddc:	4464      	add	r4, ip
 8006dde:	f7f9 fbd1 	bl	8000584 <__aeabi_dadd>
 8006de2:	0002      	movs	r2, r0
 8006de4:	000b      	movs	r3, r1
 8006de6:	0030      	movs	r0, r6
 8006de8:	0039      	movs	r1, r7
 8006dea:	f7f9 fb49 	bl	8000480 <__aeabi_dcmpgt>
 8006dee:	2800      	cmp	r0, #0
 8006df0:	d15c      	bne.n	8006eac <_dtoa_r+0x734>
 8006df2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006df4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006df6:	2000      	movs	r0, #0
 8006df8:	492a      	ldr	r1, [pc, #168]	@ (8006ea4 <_dtoa_r+0x72c>)
 8006dfa:	f7fa fe33 	bl	8001a64 <__aeabi_dsub>
 8006dfe:	0002      	movs	r2, r0
 8006e00:	000b      	movs	r3, r1
 8006e02:	0030      	movs	r0, r6
 8006e04:	0039      	movs	r1, r7
 8006e06:	f7f9 fb27 	bl	8000458 <__aeabi_dcmplt>
 8006e0a:	2800      	cmp	r0, #0
 8006e0c:	d100      	bne.n	8006e10 <_dtoa_r+0x698>
 8006e0e:	e6ee      	b.n	8006bee <_dtoa_r+0x476>
 8006e10:	0023      	movs	r3, r4
 8006e12:	3c01      	subs	r4, #1
 8006e14:	7822      	ldrb	r2, [r4, #0]
 8006e16:	2a30      	cmp	r2, #48	@ 0x30
 8006e18:	d0fa      	beq.n	8006e10 <_dtoa_r+0x698>
 8006e1a:	001c      	movs	r4, r3
 8006e1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e1e:	9304      	str	r3, [sp, #16]
 8006e20:	e73e      	b.n	8006ca0 <_dtoa_r+0x528>
 8006e22:	2200      	movs	r2, #0
 8006e24:	4b1b      	ldr	r3, [pc, #108]	@ (8006e94 <_dtoa_r+0x71c>)
 8006e26:	f7fa fb55 	bl	80014d4 <__aeabi_dmul>
 8006e2a:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e2c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006e2e:	e7b9      	b.n	8006da4 <_dtoa_r+0x62c>
 8006e30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d10c      	bne.n	8006e50 <_dtoa_r+0x6d8>
 8006e36:	9806      	ldr	r0, [sp, #24]
 8006e38:	9907      	ldr	r1, [sp, #28]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	4b18      	ldr	r3, [pc, #96]	@ (8006ea0 <_dtoa_r+0x728>)
 8006e3e:	f7fa fb49 	bl	80014d4 <__aeabi_dmul>
 8006e42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e46:	f7f9 fb25 	bl	8000494 <__aeabi_dcmpge>
 8006e4a:	2800      	cmp	r0, #0
 8006e4c:	d100      	bne.n	8006e50 <_dtoa_r+0x6d8>
 8006e4e:	e164      	b.n	800711a <_dtoa_r+0x9a2>
 8006e50:	2600      	movs	r6, #0
 8006e52:	0037      	movs	r7, r6
 8006e54:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006e56:	9c08      	ldr	r4, [sp, #32]
 8006e58:	43db      	mvns	r3, r3
 8006e5a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	9304      	str	r3, [sp, #16]
 8006e60:	0031      	movs	r1, r6
 8006e62:	9803      	ldr	r0, [sp, #12]
 8006e64:	f000 fbc6 	bl	80075f4 <_Bfree>
 8006e68:	2f00      	cmp	r7, #0
 8006e6a:	d0d7      	beq.n	8006e1c <_dtoa_r+0x6a4>
 8006e6c:	9b04      	ldr	r3, [sp, #16]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d005      	beq.n	8006e7e <_dtoa_r+0x706>
 8006e72:	42bb      	cmp	r3, r7
 8006e74:	d003      	beq.n	8006e7e <_dtoa_r+0x706>
 8006e76:	0019      	movs	r1, r3
 8006e78:	9803      	ldr	r0, [sp, #12]
 8006e7a:	f000 fbbb 	bl	80075f4 <_Bfree>
 8006e7e:	0039      	movs	r1, r7
 8006e80:	9803      	ldr	r0, [sp, #12]
 8006e82:	f000 fbb7 	bl	80075f4 <_Bfree>
 8006e86:	e7c9      	b.n	8006e1c <_dtoa_r+0x6a4>
 8006e88:	0800a088 	.word	0x0800a088
 8006e8c:	0800a060 	.word	0x0800a060
 8006e90:	3ff00000 	.word	0x3ff00000
 8006e94:	40240000 	.word	0x40240000
 8006e98:	401c0000 	.word	0x401c0000
 8006e9c:	fcc00000 	.word	0xfcc00000
 8006ea0:	40140000 	.word	0x40140000
 8006ea4:	3fe00000 	.word	0x3fe00000
 8006ea8:	9b04      	ldr	r3, [sp, #16]
 8006eaa:	930c      	str	r3, [sp, #48]	@ 0x30
 8006eac:	0023      	movs	r3, r4
 8006eae:	001c      	movs	r4, r3
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	781a      	ldrb	r2, [r3, #0]
 8006eb4:	2a39      	cmp	r2, #57	@ 0x39
 8006eb6:	d108      	bne.n	8006eca <_dtoa_r+0x752>
 8006eb8:	9a08      	ldr	r2, [sp, #32]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d1f7      	bne.n	8006eae <_dtoa_r+0x736>
 8006ebe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006ec0:	9908      	ldr	r1, [sp, #32]
 8006ec2:	3201      	adds	r2, #1
 8006ec4:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ec6:	2230      	movs	r2, #48	@ 0x30
 8006ec8:	700a      	strb	r2, [r1, #0]
 8006eca:	781a      	ldrb	r2, [r3, #0]
 8006ecc:	3201      	adds	r2, #1
 8006ece:	701a      	strb	r2, [r3, #0]
 8006ed0:	e7a4      	b.n	8006e1c <_dtoa_r+0x6a4>
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	4bc6      	ldr	r3, [pc, #792]	@ (80071f0 <_dtoa_r+0xa78>)
 8006ed6:	f7fa fafd 	bl	80014d4 <__aeabi_dmul>
 8006eda:	2200      	movs	r2, #0
 8006edc:	2300      	movs	r3, #0
 8006ede:	0006      	movs	r6, r0
 8006ee0:	000f      	movs	r7, r1
 8006ee2:	f7f9 fab3 	bl	800044c <__aeabi_dcmpeq>
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	d100      	bne.n	8006eec <_dtoa_r+0x774>
 8006eea:	e6a1      	b.n	8006c30 <_dtoa_r+0x4b8>
 8006eec:	e6d8      	b.n	8006ca0 <_dtoa_r+0x528>
 8006eee:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8006ef0:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8006ef2:	9c06      	ldr	r4, [sp, #24]
 8006ef4:	2f00      	cmp	r7, #0
 8006ef6:	d014      	beq.n	8006f22 <_dtoa_r+0x7aa>
 8006ef8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006efa:	2a01      	cmp	r2, #1
 8006efc:	dd00      	ble.n	8006f00 <_dtoa_r+0x788>
 8006efe:	e0c8      	b.n	8007092 <_dtoa_r+0x91a>
 8006f00:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8006f02:	2a00      	cmp	r2, #0
 8006f04:	d100      	bne.n	8006f08 <_dtoa_r+0x790>
 8006f06:	e0be      	b.n	8007086 <_dtoa_r+0x90e>
 8006f08:	4aba      	ldr	r2, [pc, #744]	@ (80071f4 <_dtoa_r+0xa7c>)
 8006f0a:	189b      	adds	r3, r3, r2
 8006f0c:	9a06      	ldr	r2, [sp, #24]
 8006f0e:	2101      	movs	r1, #1
 8006f10:	18d2      	adds	r2, r2, r3
 8006f12:	9206      	str	r2, [sp, #24]
 8006f14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f16:	9803      	ldr	r0, [sp, #12]
 8006f18:	18d3      	adds	r3, r2, r3
 8006f1a:	930d      	str	r3, [sp, #52]	@ 0x34
 8006f1c:	f000 fc6e 	bl	80077fc <__i2b>
 8006f20:	0007      	movs	r7, r0
 8006f22:	2c00      	cmp	r4, #0
 8006f24:	d00e      	beq.n	8006f44 <_dtoa_r+0x7cc>
 8006f26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	dd0b      	ble.n	8006f44 <_dtoa_r+0x7cc>
 8006f2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f2e:	0023      	movs	r3, r4
 8006f30:	4294      	cmp	r4, r2
 8006f32:	dd00      	ble.n	8006f36 <_dtoa_r+0x7be>
 8006f34:	0013      	movs	r3, r2
 8006f36:	9a06      	ldr	r2, [sp, #24]
 8006f38:	1ae4      	subs	r4, r4, r3
 8006f3a:	1ad2      	subs	r2, r2, r3
 8006f3c:	9206      	str	r2, [sp, #24]
 8006f3e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f40:	1ad3      	subs	r3, r2, r3
 8006f42:	930d      	str	r3, [sp, #52]	@ 0x34
 8006f44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d01f      	beq.n	8006f8a <_dtoa_r+0x812>
 8006f4a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d100      	bne.n	8006f52 <_dtoa_r+0x7da>
 8006f50:	e0b5      	b.n	80070be <_dtoa_r+0x946>
 8006f52:	2d00      	cmp	r5, #0
 8006f54:	d010      	beq.n	8006f78 <_dtoa_r+0x800>
 8006f56:	0039      	movs	r1, r7
 8006f58:	002a      	movs	r2, r5
 8006f5a:	9803      	ldr	r0, [sp, #12]
 8006f5c:	f000 fd18 	bl	8007990 <__pow5mult>
 8006f60:	9a05      	ldr	r2, [sp, #20]
 8006f62:	0001      	movs	r1, r0
 8006f64:	0007      	movs	r7, r0
 8006f66:	9803      	ldr	r0, [sp, #12]
 8006f68:	f000 fc60 	bl	800782c <__multiply>
 8006f6c:	0006      	movs	r6, r0
 8006f6e:	9905      	ldr	r1, [sp, #20]
 8006f70:	9803      	ldr	r0, [sp, #12]
 8006f72:	f000 fb3f 	bl	80075f4 <_Bfree>
 8006f76:	9605      	str	r6, [sp, #20]
 8006f78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f7a:	1b5a      	subs	r2, r3, r5
 8006f7c:	42ab      	cmp	r3, r5
 8006f7e:	d004      	beq.n	8006f8a <_dtoa_r+0x812>
 8006f80:	9905      	ldr	r1, [sp, #20]
 8006f82:	9803      	ldr	r0, [sp, #12]
 8006f84:	f000 fd04 	bl	8007990 <__pow5mult>
 8006f88:	9005      	str	r0, [sp, #20]
 8006f8a:	2101      	movs	r1, #1
 8006f8c:	9803      	ldr	r0, [sp, #12]
 8006f8e:	f000 fc35 	bl	80077fc <__i2b>
 8006f92:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006f94:	0006      	movs	r6, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d100      	bne.n	8006f9c <_dtoa_r+0x824>
 8006f9a:	e1bc      	b.n	8007316 <_dtoa_r+0xb9e>
 8006f9c:	001a      	movs	r2, r3
 8006f9e:	0001      	movs	r1, r0
 8006fa0:	9803      	ldr	r0, [sp, #12]
 8006fa2:	f000 fcf5 	bl	8007990 <__pow5mult>
 8006fa6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006fa8:	0006      	movs	r6, r0
 8006faa:	2500      	movs	r5, #0
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	dc16      	bgt.n	8006fde <_dtoa_r+0x866>
 8006fb0:	2500      	movs	r5, #0
 8006fb2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fb4:	42ab      	cmp	r3, r5
 8006fb6:	d10e      	bne.n	8006fd6 <_dtoa_r+0x85e>
 8006fb8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fba:	031b      	lsls	r3, r3, #12
 8006fbc:	42ab      	cmp	r3, r5
 8006fbe:	d10a      	bne.n	8006fd6 <_dtoa_r+0x85e>
 8006fc0:	4b8d      	ldr	r3, [pc, #564]	@ (80071f8 <_dtoa_r+0xa80>)
 8006fc2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006fc4:	4213      	tst	r3, r2
 8006fc6:	d006      	beq.n	8006fd6 <_dtoa_r+0x85e>
 8006fc8:	9b06      	ldr	r3, [sp, #24]
 8006fca:	3501      	adds	r5, #1
 8006fcc:	3301      	adds	r3, #1
 8006fce:	9306      	str	r3, [sp, #24]
 8006fd0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fd2:	3301      	adds	r3, #1
 8006fd4:	930d      	str	r3, [sp, #52]	@ 0x34
 8006fd6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006fd8:	2001      	movs	r0, #1
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d008      	beq.n	8006ff0 <_dtoa_r+0x878>
 8006fde:	6933      	ldr	r3, [r6, #16]
 8006fe0:	3303      	adds	r3, #3
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	18f3      	adds	r3, r6, r3
 8006fe6:	6858      	ldr	r0, [r3, #4]
 8006fe8:	f000 fbb8 	bl	800775c <__hi0bits>
 8006fec:	2320      	movs	r3, #32
 8006fee:	1a18      	subs	r0, r3, r0
 8006ff0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ff2:	1818      	adds	r0, r3, r0
 8006ff4:	0002      	movs	r2, r0
 8006ff6:	231f      	movs	r3, #31
 8006ff8:	401a      	ands	r2, r3
 8006ffa:	4218      	tst	r0, r3
 8006ffc:	d065      	beq.n	80070ca <_dtoa_r+0x952>
 8006ffe:	3301      	adds	r3, #1
 8007000:	1a9b      	subs	r3, r3, r2
 8007002:	2b04      	cmp	r3, #4
 8007004:	dd5d      	ble.n	80070c2 <_dtoa_r+0x94a>
 8007006:	231c      	movs	r3, #28
 8007008:	1a9b      	subs	r3, r3, r2
 800700a:	9a06      	ldr	r2, [sp, #24]
 800700c:	18e4      	adds	r4, r4, r3
 800700e:	18d2      	adds	r2, r2, r3
 8007010:	9206      	str	r2, [sp, #24]
 8007012:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007014:	18d3      	adds	r3, r2, r3
 8007016:	930d      	str	r3, [sp, #52]	@ 0x34
 8007018:	9b06      	ldr	r3, [sp, #24]
 800701a:	2b00      	cmp	r3, #0
 800701c:	dd05      	ble.n	800702a <_dtoa_r+0x8b2>
 800701e:	001a      	movs	r2, r3
 8007020:	9905      	ldr	r1, [sp, #20]
 8007022:	9803      	ldr	r0, [sp, #12]
 8007024:	f000 fd10 	bl	8007a48 <__lshift>
 8007028:	9005      	str	r0, [sp, #20]
 800702a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800702c:	2b00      	cmp	r3, #0
 800702e:	dd05      	ble.n	800703c <_dtoa_r+0x8c4>
 8007030:	0031      	movs	r1, r6
 8007032:	001a      	movs	r2, r3
 8007034:	9803      	ldr	r0, [sp, #12]
 8007036:	f000 fd07 	bl	8007a48 <__lshift>
 800703a:	0006      	movs	r6, r0
 800703c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800703e:	2b00      	cmp	r3, #0
 8007040:	d045      	beq.n	80070ce <_dtoa_r+0x956>
 8007042:	0031      	movs	r1, r6
 8007044:	9805      	ldr	r0, [sp, #20]
 8007046:	f000 fd6b 	bl	8007b20 <__mcmp>
 800704a:	2800      	cmp	r0, #0
 800704c:	da3f      	bge.n	80070ce <_dtoa_r+0x956>
 800704e:	9b04      	ldr	r3, [sp, #16]
 8007050:	220a      	movs	r2, #10
 8007052:	3b01      	subs	r3, #1
 8007054:	930c      	str	r3, [sp, #48]	@ 0x30
 8007056:	9905      	ldr	r1, [sp, #20]
 8007058:	2300      	movs	r3, #0
 800705a:	9803      	ldr	r0, [sp, #12]
 800705c:	f000 faee 	bl	800763c <__multadd>
 8007060:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007062:	9005      	str	r0, [sp, #20]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d100      	bne.n	800706a <_dtoa_r+0x8f2>
 8007068:	e15c      	b.n	8007324 <_dtoa_r+0xbac>
 800706a:	2300      	movs	r3, #0
 800706c:	0039      	movs	r1, r7
 800706e:	220a      	movs	r2, #10
 8007070:	9803      	ldr	r0, [sp, #12]
 8007072:	f000 fae3 	bl	800763c <__multadd>
 8007076:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007078:	0007      	movs	r7, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	dc55      	bgt.n	800712a <_dtoa_r+0x9b2>
 800707e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007080:	2b02      	cmp	r3, #2
 8007082:	dc2d      	bgt.n	80070e0 <_dtoa_r+0x968>
 8007084:	e051      	b.n	800712a <_dtoa_r+0x9b2>
 8007086:	2336      	movs	r3, #54	@ 0x36
 8007088:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800708a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800708c:	9c06      	ldr	r4, [sp, #24]
 800708e:	1a9b      	subs	r3, r3, r2
 8007090:	e73c      	b.n	8006f0c <_dtoa_r+0x794>
 8007092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007094:	1e5d      	subs	r5, r3, #1
 8007096:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007098:	42ab      	cmp	r3, r5
 800709a:	db08      	blt.n	80070ae <_dtoa_r+0x936>
 800709c:	1b5d      	subs	r5, r3, r5
 800709e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070a0:	9c06      	ldr	r4, [sp, #24]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	db00      	blt.n	80070a8 <_dtoa_r+0x930>
 80070a6:	e731      	b.n	8006f0c <_dtoa_r+0x794>
 80070a8:	1ae4      	subs	r4, r4, r3
 80070aa:	2300      	movs	r3, #0
 80070ac:	e72e      	b.n	8006f0c <_dtoa_r+0x794>
 80070ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070b0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80070b2:	1aeb      	subs	r3, r5, r3
 80070b4:	18d3      	adds	r3, r2, r3
 80070b6:	950f      	str	r5, [sp, #60]	@ 0x3c
 80070b8:	9314      	str	r3, [sp, #80]	@ 0x50
 80070ba:	2500      	movs	r5, #0
 80070bc:	e7ef      	b.n	800709e <_dtoa_r+0x926>
 80070be:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80070c0:	e75e      	b.n	8006f80 <_dtoa_r+0x808>
 80070c2:	2b04      	cmp	r3, #4
 80070c4:	d0a8      	beq.n	8007018 <_dtoa_r+0x8a0>
 80070c6:	331c      	adds	r3, #28
 80070c8:	e79f      	b.n	800700a <_dtoa_r+0x892>
 80070ca:	0013      	movs	r3, r2
 80070cc:	e7fb      	b.n	80070c6 <_dtoa_r+0x94e>
 80070ce:	9b04      	ldr	r3, [sp, #16]
 80070d0:	930c      	str	r3, [sp, #48]	@ 0x30
 80070d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070d4:	930e      	str	r3, [sp, #56]	@ 0x38
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	dc23      	bgt.n	8007122 <_dtoa_r+0x9aa>
 80070da:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80070dc:	2b02      	cmp	r3, #2
 80070de:	dd20      	ble.n	8007122 <_dtoa_r+0x9aa>
 80070e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d000      	beq.n	80070e8 <_dtoa_r+0x970>
 80070e6:	e6b5      	b.n	8006e54 <_dtoa_r+0x6dc>
 80070e8:	0031      	movs	r1, r6
 80070ea:	2205      	movs	r2, #5
 80070ec:	9803      	ldr	r0, [sp, #12]
 80070ee:	f000 faa5 	bl	800763c <__multadd>
 80070f2:	0006      	movs	r6, r0
 80070f4:	0001      	movs	r1, r0
 80070f6:	9805      	ldr	r0, [sp, #20]
 80070f8:	f000 fd12 	bl	8007b20 <__mcmp>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	dc00      	bgt.n	8007102 <_dtoa_r+0x98a>
 8007100:	e6a8      	b.n	8006e54 <_dtoa_r+0x6dc>
 8007102:	9b08      	ldr	r3, [sp, #32]
 8007104:	9a08      	ldr	r2, [sp, #32]
 8007106:	1c5c      	adds	r4, r3, #1
 8007108:	2331      	movs	r3, #49	@ 0x31
 800710a:	7013      	strb	r3, [r2, #0]
 800710c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800710e:	3301      	adds	r3, #1
 8007110:	930c      	str	r3, [sp, #48]	@ 0x30
 8007112:	e6a3      	b.n	8006e5c <_dtoa_r+0x6e4>
 8007114:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8007116:	0037      	movs	r7, r6
 8007118:	e7f3      	b.n	8007102 <_dtoa_r+0x98a>
 800711a:	9b04      	ldr	r3, [sp, #16]
 800711c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800711e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007120:	e7f9      	b.n	8007116 <_dtoa_r+0x99e>
 8007122:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007124:	2b00      	cmp	r3, #0
 8007126:	d100      	bne.n	800712a <_dtoa_r+0x9b2>
 8007128:	e100      	b.n	800732c <_dtoa_r+0xbb4>
 800712a:	2c00      	cmp	r4, #0
 800712c:	dd05      	ble.n	800713a <_dtoa_r+0x9c2>
 800712e:	0039      	movs	r1, r7
 8007130:	0022      	movs	r2, r4
 8007132:	9803      	ldr	r0, [sp, #12]
 8007134:	f000 fc88 	bl	8007a48 <__lshift>
 8007138:	0007      	movs	r7, r0
 800713a:	0038      	movs	r0, r7
 800713c:	2d00      	cmp	r5, #0
 800713e:	d018      	beq.n	8007172 <_dtoa_r+0x9fa>
 8007140:	6879      	ldr	r1, [r7, #4]
 8007142:	9803      	ldr	r0, [sp, #12]
 8007144:	f000 fa12 	bl	800756c <_Balloc>
 8007148:	1e04      	subs	r4, r0, #0
 800714a:	d105      	bne.n	8007158 <_dtoa_r+0x9e0>
 800714c:	0022      	movs	r2, r4
 800714e:	4b2b      	ldr	r3, [pc, #172]	@ (80071fc <_dtoa_r+0xa84>)
 8007150:	482b      	ldr	r0, [pc, #172]	@ (8007200 <_dtoa_r+0xa88>)
 8007152:	492c      	ldr	r1, [pc, #176]	@ (8007204 <_dtoa_r+0xa8c>)
 8007154:	f7ff fb25 	bl	80067a2 <_dtoa_r+0x2a>
 8007158:	0039      	movs	r1, r7
 800715a:	693a      	ldr	r2, [r7, #16]
 800715c:	310c      	adds	r1, #12
 800715e:	3202      	adds	r2, #2
 8007160:	0092      	lsls	r2, r2, #2
 8007162:	300c      	adds	r0, #12
 8007164:	f001 ffb2 	bl	80090cc <memcpy>
 8007168:	2201      	movs	r2, #1
 800716a:	0021      	movs	r1, r4
 800716c:	9803      	ldr	r0, [sp, #12]
 800716e:	f000 fc6b 	bl	8007a48 <__lshift>
 8007172:	9b08      	ldr	r3, [sp, #32]
 8007174:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007176:	9306      	str	r3, [sp, #24]
 8007178:	3b01      	subs	r3, #1
 800717a:	189b      	adds	r3, r3, r2
 800717c:	2201      	movs	r2, #1
 800717e:	9704      	str	r7, [sp, #16]
 8007180:	0007      	movs	r7, r0
 8007182:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007184:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007186:	4013      	ands	r3, r2
 8007188:	930e      	str	r3, [sp, #56]	@ 0x38
 800718a:	0031      	movs	r1, r6
 800718c:	9805      	ldr	r0, [sp, #20]
 800718e:	f7ff fa65 	bl	800665c <quorem>
 8007192:	9904      	ldr	r1, [sp, #16]
 8007194:	0005      	movs	r5, r0
 8007196:	900a      	str	r0, [sp, #40]	@ 0x28
 8007198:	9805      	ldr	r0, [sp, #20]
 800719a:	f000 fcc1 	bl	8007b20 <__mcmp>
 800719e:	003a      	movs	r2, r7
 80071a0:	900d      	str	r0, [sp, #52]	@ 0x34
 80071a2:	0031      	movs	r1, r6
 80071a4:	9803      	ldr	r0, [sp, #12]
 80071a6:	f000 fcd7 	bl	8007b58 <__mdiff>
 80071aa:	2201      	movs	r2, #1
 80071ac:	68c3      	ldr	r3, [r0, #12]
 80071ae:	0004      	movs	r4, r0
 80071b0:	3530      	adds	r5, #48	@ 0x30
 80071b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d104      	bne.n	80071c2 <_dtoa_r+0xa4a>
 80071b8:	0001      	movs	r1, r0
 80071ba:	9805      	ldr	r0, [sp, #20]
 80071bc:	f000 fcb0 	bl	8007b20 <__mcmp>
 80071c0:	9009      	str	r0, [sp, #36]	@ 0x24
 80071c2:	0021      	movs	r1, r4
 80071c4:	9803      	ldr	r0, [sp, #12]
 80071c6:	f000 fa15 	bl	80075f4 <_Bfree>
 80071ca:	9b06      	ldr	r3, [sp, #24]
 80071cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071ce:	1c5c      	adds	r4, r3, #1
 80071d0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80071d2:	4313      	orrs	r3, r2
 80071d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071d6:	4313      	orrs	r3, r2
 80071d8:	d116      	bne.n	8007208 <_dtoa_r+0xa90>
 80071da:	2d39      	cmp	r5, #57	@ 0x39
 80071dc:	d02f      	beq.n	800723e <_dtoa_r+0xac6>
 80071de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	dd01      	ble.n	80071e8 <_dtoa_r+0xa70>
 80071e4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80071e6:	3531      	adds	r5, #49	@ 0x31
 80071e8:	9b06      	ldr	r3, [sp, #24]
 80071ea:	701d      	strb	r5, [r3, #0]
 80071ec:	e638      	b.n	8006e60 <_dtoa_r+0x6e8>
 80071ee:	46c0      	nop			@ (mov r8, r8)
 80071f0:	40240000 	.word	0x40240000
 80071f4:	00000433 	.word	0x00000433
 80071f8:	7ff00000 	.word	0x7ff00000
 80071fc:	08009fe9 	.word	0x08009fe9
 8007200:	08009f91 	.word	0x08009f91
 8007204:	000002ef 	.word	0x000002ef
 8007208:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800720a:	2b00      	cmp	r3, #0
 800720c:	db04      	blt.n	8007218 <_dtoa_r+0xaa0>
 800720e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007210:	4313      	orrs	r3, r2
 8007212:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007214:	4313      	orrs	r3, r2
 8007216:	d11e      	bne.n	8007256 <_dtoa_r+0xade>
 8007218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800721a:	2b00      	cmp	r3, #0
 800721c:	dde4      	ble.n	80071e8 <_dtoa_r+0xa70>
 800721e:	9905      	ldr	r1, [sp, #20]
 8007220:	2201      	movs	r2, #1
 8007222:	9803      	ldr	r0, [sp, #12]
 8007224:	f000 fc10 	bl	8007a48 <__lshift>
 8007228:	0031      	movs	r1, r6
 800722a:	9005      	str	r0, [sp, #20]
 800722c:	f000 fc78 	bl	8007b20 <__mcmp>
 8007230:	2800      	cmp	r0, #0
 8007232:	dc02      	bgt.n	800723a <_dtoa_r+0xac2>
 8007234:	d1d8      	bne.n	80071e8 <_dtoa_r+0xa70>
 8007236:	07eb      	lsls	r3, r5, #31
 8007238:	d5d6      	bpl.n	80071e8 <_dtoa_r+0xa70>
 800723a:	2d39      	cmp	r5, #57	@ 0x39
 800723c:	d1d2      	bne.n	80071e4 <_dtoa_r+0xa6c>
 800723e:	2339      	movs	r3, #57	@ 0x39
 8007240:	9a06      	ldr	r2, [sp, #24]
 8007242:	7013      	strb	r3, [r2, #0]
 8007244:	0023      	movs	r3, r4
 8007246:	001c      	movs	r4, r3
 8007248:	3b01      	subs	r3, #1
 800724a:	781a      	ldrb	r2, [r3, #0]
 800724c:	2a39      	cmp	r2, #57	@ 0x39
 800724e:	d04f      	beq.n	80072f0 <_dtoa_r+0xb78>
 8007250:	3201      	adds	r2, #1
 8007252:	701a      	strb	r2, [r3, #0]
 8007254:	e604      	b.n	8006e60 <_dtoa_r+0x6e8>
 8007256:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007258:	2b00      	cmp	r3, #0
 800725a:	dd03      	ble.n	8007264 <_dtoa_r+0xaec>
 800725c:	2d39      	cmp	r5, #57	@ 0x39
 800725e:	d0ee      	beq.n	800723e <_dtoa_r+0xac6>
 8007260:	3501      	adds	r5, #1
 8007262:	e7c1      	b.n	80071e8 <_dtoa_r+0xa70>
 8007264:	9b06      	ldr	r3, [sp, #24]
 8007266:	9a06      	ldr	r2, [sp, #24]
 8007268:	701d      	strb	r5, [r3, #0]
 800726a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800726c:	4293      	cmp	r3, r2
 800726e:	d02a      	beq.n	80072c6 <_dtoa_r+0xb4e>
 8007270:	2300      	movs	r3, #0
 8007272:	220a      	movs	r2, #10
 8007274:	9905      	ldr	r1, [sp, #20]
 8007276:	9803      	ldr	r0, [sp, #12]
 8007278:	f000 f9e0 	bl	800763c <__multadd>
 800727c:	9b04      	ldr	r3, [sp, #16]
 800727e:	9005      	str	r0, [sp, #20]
 8007280:	42bb      	cmp	r3, r7
 8007282:	d109      	bne.n	8007298 <_dtoa_r+0xb20>
 8007284:	2300      	movs	r3, #0
 8007286:	220a      	movs	r2, #10
 8007288:	9904      	ldr	r1, [sp, #16]
 800728a:	9803      	ldr	r0, [sp, #12]
 800728c:	f000 f9d6 	bl	800763c <__multadd>
 8007290:	9004      	str	r0, [sp, #16]
 8007292:	0007      	movs	r7, r0
 8007294:	9406      	str	r4, [sp, #24]
 8007296:	e778      	b.n	800718a <_dtoa_r+0xa12>
 8007298:	9904      	ldr	r1, [sp, #16]
 800729a:	2300      	movs	r3, #0
 800729c:	220a      	movs	r2, #10
 800729e:	9803      	ldr	r0, [sp, #12]
 80072a0:	f000 f9cc 	bl	800763c <__multadd>
 80072a4:	2300      	movs	r3, #0
 80072a6:	9004      	str	r0, [sp, #16]
 80072a8:	220a      	movs	r2, #10
 80072aa:	0039      	movs	r1, r7
 80072ac:	9803      	ldr	r0, [sp, #12]
 80072ae:	f000 f9c5 	bl	800763c <__multadd>
 80072b2:	e7ee      	b.n	8007292 <_dtoa_r+0xb1a>
 80072b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072b6:	2401      	movs	r4, #1
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	dd00      	ble.n	80072be <_dtoa_r+0xb46>
 80072bc:	001c      	movs	r4, r3
 80072be:	9b08      	ldr	r3, [sp, #32]
 80072c0:	191c      	adds	r4, r3, r4
 80072c2:	2300      	movs	r3, #0
 80072c4:	9304      	str	r3, [sp, #16]
 80072c6:	9905      	ldr	r1, [sp, #20]
 80072c8:	2201      	movs	r2, #1
 80072ca:	9803      	ldr	r0, [sp, #12]
 80072cc:	f000 fbbc 	bl	8007a48 <__lshift>
 80072d0:	0031      	movs	r1, r6
 80072d2:	9005      	str	r0, [sp, #20]
 80072d4:	f000 fc24 	bl	8007b20 <__mcmp>
 80072d8:	2800      	cmp	r0, #0
 80072da:	dcb3      	bgt.n	8007244 <_dtoa_r+0xacc>
 80072dc:	d101      	bne.n	80072e2 <_dtoa_r+0xb6a>
 80072de:	07ed      	lsls	r5, r5, #31
 80072e0:	d4b0      	bmi.n	8007244 <_dtoa_r+0xacc>
 80072e2:	0023      	movs	r3, r4
 80072e4:	001c      	movs	r4, r3
 80072e6:	3b01      	subs	r3, #1
 80072e8:	781a      	ldrb	r2, [r3, #0]
 80072ea:	2a30      	cmp	r2, #48	@ 0x30
 80072ec:	d0fa      	beq.n	80072e4 <_dtoa_r+0xb6c>
 80072ee:	e5b7      	b.n	8006e60 <_dtoa_r+0x6e8>
 80072f0:	9a08      	ldr	r2, [sp, #32]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d1a7      	bne.n	8007246 <_dtoa_r+0xace>
 80072f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80072f8:	3301      	adds	r3, #1
 80072fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80072fc:	2331      	movs	r3, #49	@ 0x31
 80072fe:	7013      	strb	r3, [r2, #0]
 8007300:	e5ae      	b.n	8006e60 <_dtoa_r+0x6e8>
 8007302:	4b15      	ldr	r3, [pc, #84]	@ (8007358 <_dtoa_r+0xbe0>)
 8007304:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007306:	9308      	str	r3, [sp, #32]
 8007308:	4b14      	ldr	r3, [pc, #80]	@ (800735c <_dtoa_r+0xbe4>)
 800730a:	2a00      	cmp	r2, #0
 800730c:	d001      	beq.n	8007312 <_dtoa_r+0xb9a>
 800730e:	f7ff fa7b 	bl	8006808 <_dtoa_r+0x90>
 8007312:	f7ff fa7b 	bl	800680c <_dtoa_r+0x94>
 8007316:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007318:	2b01      	cmp	r3, #1
 800731a:	dc00      	bgt.n	800731e <_dtoa_r+0xba6>
 800731c:	e648      	b.n	8006fb0 <_dtoa_r+0x838>
 800731e:	2001      	movs	r0, #1
 8007320:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8007322:	e665      	b.n	8006ff0 <_dtoa_r+0x878>
 8007324:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007326:	2b00      	cmp	r3, #0
 8007328:	dc00      	bgt.n	800732c <_dtoa_r+0xbb4>
 800732a:	e6d6      	b.n	80070da <_dtoa_r+0x962>
 800732c:	2400      	movs	r4, #0
 800732e:	0031      	movs	r1, r6
 8007330:	9805      	ldr	r0, [sp, #20]
 8007332:	f7ff f993 	bl	800665c <quorem>
 8007336:	9b08      	ldr	r3, [sp, #32]
 8007338:	3030      	adds	r0, #48	@ 0x30
 800733a:	5518      	strb	r0, [r3, r4]
 800733c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800733e:	3401      	adds	r4, #1
 8007340:	0005      	movs	r5, r0
 8007342:	429c      	cmp	r4, r3
 8007344:	dab6      	bge.n	80072b4 <_dtoa_r+0xb3c>
 8007346:	2300      	movs	r3, #0
 8007348:	220a      	movs	r2, #10
 800734a:	9905      	ldr	r1, [sp, #20]
 800734c:	9803      	ldr	r0, [sp, #12]
 800734e:	f000 f975 	bl	800763c <__multadd>
 8007352:	9005      	str	r0, [sp, #20]
 8007354:	e7eb      	b.n	800732e <_dtoa_r+0xbb6>
 8007356:	46c0      	nop			@ (mov r8, r8)
 8007358:	08009f6d 	.word	0x08009f6d
 800735c:	08009f75 	.word	0x08009f75

08007360 <_free_r>:
 8007360:	b570      	push	{r4, r5, r6, lr}
 8007362:	0005      	movs	r5, r0
 8007364:	1e0c      	subs	r4, r1, #0
 8007366:	d010      	beq.n	800738a <_free_r+0x2a>
 8007368:	3c04      	subs	r4, #4
 800736a:	6823      	ldr	r3, [r4, #0]
 800736c:	2b00      	cmp	r3, #0
 800736e:	da00      	bge.n	8007372 <_free_r+0x12>
 8007370:	18e4      	adds	r4, r4, r3
 8007372:	0028      	movs	r0, r5
 8007374:	f000 f8ea 	bl	800754c <__malloc_lock>
 8007378:	4a1d      	ldr	r2, [pc, #116]	@ (80073f0 <_free_r+0x90>)
 800737a:	6813      	ldr	r3, [r2, #0]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d105      	bne.n	800738c <_free_r+0x2c>
 8007380:	6063      	str	r3, [r4, #4]
 8007382:	6014      	str	r4, [r2, #0]
 8007384:	0028      	movs	r0, r5
 8007386:	f000 f8e9 	bl	800755c <__malloc_unlock>
 800738a:	bd70      	pop	{r4, r5, r6, pc}
 800738c:	42a3      	cmp	r3, r4
 800738e:	d908      	bls.n	80073a2 <_free_r+0x42>
 8007390:	6820      	ldr	r0, [r4, #0]
 8007392:	1821      	adds	r1, r4, r0
 8007394:	428b      	cmp	r3, r1
 8007396:	d1f3      	bne.n	8007380 <_free_r+0x20>
 8007398:	6819      	ldr	r1, [r3, #0]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	1809      	adds	r1, r1, r0
 800739e:	6021      	str	r1, [r4, #0]
 80073a0:	e7ee      	b.n	8007380 <_free_r+0x20>
 80073a2:	001a      	movs	r2, r3
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d001      	beq.n	80073ae <_free_r+0x4e>
 80073aa:	42a3      	cmp	r3, r4
 80073ac:	d9f9      	bls.n	80073a2 <_free_r+0x42>
 80073ae:	6811      	ldr	r1, [r2, #0]
 80073b0:	1850      	adds	r0, r2, r1
 80073b2:	42a0      	cmp	r0, r4
 80073b4:	d10b      	bne.n	80073ce <_free_r+0x6e>
 80073b6:	6820      	ldr	r0, [r4, #0]
 80073b8:	1809      	adds	r1, r1, r0
 80073ba:	1850      	adds	r0, r2, r1
 80073bc:	6011      	str	r1, [r2, #0]
 80073be:	4283      	cmp	r3, r0
 80073c0:	d1e0      	bne.n	8007384 <_free_r+0x24>
 80073c2:	6818      	ldr	r0, [r3, #0]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	1841      	adds	r1, r0, r1
 80073c8:	6011      	str	r1, [r2, #0]
 80073ca:	6053      	str	r3, [r2, #4]
 80073cc:	e7da      	b.n	8007384 <_free_r+0x24>
 80073ce:	42a0      	cmp	r0, r4
 80073d0:	d902      	bls.n	80073d8 <_free_r+0x78>
 80073d2:	230c      	movs	r3, #12
 80073d4:	602b      	str	r3, [r5, #0]
 80073d6:	e7d5      	b.n	8007384 <_free_r+0x24>
 80073d8:	6820      	ldr	r0, [r4, #0]
 80073da:	1821      	adds	r1, r4, r0
 80073dc:	428b      	cmp	r3, r1
 80073de:	d103      	bne.n	80073e8 <_free_r+0x88>
 80073e0:	6819      	ldr	r1, [r3, #0]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	1809      	adds	r1, r1, r0
 80073e6:	6021      	str	r1, [r4, #0]
 80073e8:	6063      	str	r3, [r4, #4]
 80073ea:	6054      	str	r4, [r2, #4]
 80073ec:	e7ca      	b.n	8007384 <_free_r+0x24>
 80073ee:	46c0      	nop			@ (mov r8, r8)
 80073f0:	2000046c 	.word	0x2000046c

080073f4 <malloc>:
 80073f4:	b510      	push	{r4, lr}
 80073f6:	4b03      	ldr	r3, [pc, #12]	@ (8007404 <malloc+0x10>)
 80073f8:	0001      	movs	r1, r0
 80073fa:	6818      	ldr	r0, [r3, #0]
 80073fc:	f000 f826 	bl	800744c <_malloc_r>
 8007400:	bd10      	pop	{r4, pc}
 8007402:	46c0      	nop			@ (mov r8, r8)
 8007404:	20000018 	.word	0x20000018

08007408 <sbrk_aligned>:
 8007408:	b570      	push	{r4, r5, r6, lr}
 800740a:	4e0f      	ldr	r6, [pc, #60]	@ (8007448 <sbrk_aligned+0x40>)
 800740c:	000d      	movs	r5, r1
 800740e:	6831      	ldr	r1, [r6, #0]
 8007410:	0004      	movs	r4, r0
 8007412:	2900      	cmp	r1, #0
 8007414:	d102      	bne.n	800741c <sbrk_aligned+0x14>
 8007416:	f001 fe47 	bl	80090a8 <_sbrk_r>
 800741a:	6030      	str	r0, [r6, #0]
 800741c:	0029      	movs	r1, r5
 800741e:	0020      	movs	r0, r4
 8007420:	f001 fe42 	bl	80090a8 <_sbrk_r>
 8007424:	1c43      	adds	r3, r0, #1
 8007426:	d103      	bne.n	8007430 <sbrk_aligned+0x28>
 8007428:	2501      	movs	r5, #1
 800742a:	426d      	negs	r5, r5
 800742c:	0028      	movs	r0, r5
 800742e:	bd70      	pop	{r4, r5, r6, pc}
 8007430:	2303      	movs	r3, #3
 8007432:	1cc5      	adds	r5, r0, #3
 8007434:	439d      	bics	r5, r3
 8007436:	42a8      	cmp	r0, r5
 8007438:	d0f8      	beq.n	800742c <sbrk_aligned+0x24>
 800743a:	1a29      	subs	r1, r5, r0
 800743c:	0020      	movs	r0, r4
 800743e:	f001 fe33 	bl	80090a8 <_sbrk_r>
 8007442:	3001      	adds	r0, #1
 8007444:	d1f2      	bne.n	800742c <sbrk_aligned+0x24>
 8007446:	e7ef      	b.n	8007428 <sbrk_aligned+0x20>
 8007448:	20000468 	.word	0x20000468

0800744c <_malloc_r>:
 800744c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800744e:	2203      	movs	r2, #3
 8007450:	1ccb      	adds	r3, r1, #3
 8007452:	4393      	bics	r3, r2
 8007454:	3308      	adds	r3, #8
 8007456:	0005      	movs	r5, r0
 8007458:	001f      	movs	r7, r3
 800745a:	2b0c      	cmp	r3, #12
 800745c:	d234      	bcs.n	80074c8 <_malloc_r+0x7c>
 800745e:	270c      	movs	r7, #12
 8007460:	42b9      	cmp	r1, r7
 8007462:	d833      	bhi.n	80074cc <_malloc_r+0x80>
 8007464:	0028      	movs	r0, r5
 8007466:	f000 f871 	bl	800754c <__malloc_lock>
 800746a:	4e37      	ldr	r6, [pc, #220]	@ (8007548 <_malloc_r+0xfc>)
 800746c:	6833      	ldr	r3, [r6, #0]
 800746e:	001c      	movs	r4, r3
 8007470:	2c00      	cmp	r4, #0
 8007472:	d12f      	bne.n	80074d4 <_malloc_r+0x88>
 8007474:	0039      	movs	r1, r7
 8007476:	0028      	movs	r0, r5
 8007478:	f7ff ffc6 	bl	8007408 <sbrk_aligned>
 800747c:	0004      	movs	r4, r0
 800747e:	1c43      	adds	r3, r0, #1
 8007480:	d15f      	bne.n	8007542 <_malloc_r+0xf6>
 8007482:	6834      	ldr	r4, [r6, #0]
 8007484:	9400      	str	r4, [sp, #0]
 8007486:	9b00      	ldr	r3, [sp, #0]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d14a      	bne.n	8007522 <_malloc_r+0xd6>
 800748c:	2c00      	cmp	r4, #0
 800748e:	d052      	beq.n	8007536 <_malloc_r+0xea>
 8007490:	6823      	ldr	r3, [r4, #0]
 8007492:	0028      	movs	r0, r5
 8007494:	18e3      	adds	r3, r4, r3
 8007496:	9900      	ldr	r1, [sp, #0]
 8007498:	9301      	str	r3, [sp, #4]
 800749a:	f001 fe05 	bl	80090a8 <_sbrk_r>
 800749e:	9b01      	ldr	r3, [sp, #4]
 80074a0:	4283      	cmp	r3, r0
 80074a2:	d148      	bne.n	8007536 <_malloc_r+0xea>
 80074a4:	6823      	ldr	r3, [r4, #0]
 80074a6:	0028      	movs	r0, r5
 80074a8:	1aff      	subs	r7, r7, r3
 80074aa:	0039      	movs	r1, r7
 80074ac:	f7ff ffac 	bl	8007408 <sbrk_aligned>
 80074b0:	3001      	adds	r0, #1
 80074b2:	d040      	beq.n	8007536 <_malloc_r+0xea>
 80074b4:	6823      	ldr	r3, [r4, #0]
 80074b6:	19db      	adds	r3, r3, r7
 80074b8:	6023      	str	r3, [r4, #0]
 80074ba:	6833      	ldr	r3, [r6, #0]
 80074bc:	685a      	ldr	r2, [r3, #4]
 80074be:	2a00      	cmp	r2, #0
 80074c0:	d133      	bne.n	800752a <_malloc_r+0xde>
 80074c2:	9b00      	ldr	r3, [sp, #0]
 80074c4:	6033      	str	r3, [r6, #0]
 80074c6:	e019      	b.n	80074fc <_malloc_r+0xb0>
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	dac9      	bge.n	8007460 <_malloc_r+0x14>
 80074cc:	230c      	movs	r3, #12
 80074ce:	602b      	str	r3, [r5, #0]
 80074d0:	2000      	movs	r0, #0
 80074d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80074d4:	6821      	ldr	r1, [r4, #0]
 80074d6:	1bc9      	subs	r1, r1, r7
 80074d8:	d420      	bmi.n	800751c <_malloc_r+0xd0>
 80074da:	290b      	cmp	r1, #11
 80074dc:	d90a      	bls.n	80074f4 <_malloc_r+0xa8>
 80074de:	19e2      	adds	r2, r4, r7
 80074e0:	6027      	str	r7, [r4, #0]
 80074e2:	42a3      	cmp	r3, r4
 80074e4:	d104      	bne.n	80074f0 <_malloc_r+0xa4>
 80074e6:	6032      	str	r2, [r6, #0]
 80074e8:	6863      	ldr	r3, [r4, #4]
 80074ea:	6011      	str	r1, [r2, #0]
 80074ec:	6053      	str	r3, [r2, #4]
 80074ee:	e005      	b.n	80074fc <_malloc_r+0xb0>
 80074f0:	605a      	str	r2, [r3, #4]
 80074f2:	e7f9      	b.n	80074e8 <_malloc_r+0x9c>
 80074f4:	6862      	ldr	r2, [r4, #4]
 80074f6:	42a3      	cmp	r3, r4
 80074f8:	d10e      	bne.n	8007518 <_malloc_r+0xcc>
 80074fa:	6032      	str	r2, [r6, #0]
 80074fc:	0028      	movs	r0, r5
 80074fe:	f000 f82d 	bl	800755c <__malloc_unlock>
 8007502:	0020      	movs	r0, r4
 8007504:	2207      	movs	r2, #7
 8007506:	300b      	adds	r0, #11
 8007508:	1d23      	adds	r3, r4, #4
 800750a:	4390      	bics	r0, r2
 800750c:	1ac2      	subs	r2, r0, r3
 800750e:	4298      	cmp	r0, r3
 8007510:	d0df      	beq.n	80074d2 <_malloc_r+0x86>
 8007512:	1a1b      	subs	r3, r3, r0
 8007514:	50a3      	str	r3, [r4, r2]
 8007516:	e7dc      	b.n	80074d2 <_malloc_r+0x86>
 8007518:	605a      	str	r2, [r3, #4]
 800751a:	e7ef      	b.n	80074fc <_malloc_r+0xb0>
 800751c:	0023      	movs	r3, r4
 800751e:	6864      	ldr	r4, [r4, #4]
 8007520:	e7a6      	b.n	8007470 <_malloc_r+0x24>
 8007522:	9c00      	ldr	r4, [sp, #0]
 8007524:	6863      	ldr	r3, [r4, #4]
 8007526:	9300      	str	r3, [sp, #0]
 8007528:	e7ad      	b.n	8007486 <_malloc_r+0x3a>
 800752a:	001a      	movs	r2, r3
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	42a3      	cmp	r3, r4
 8007530:	d1fb      	bne.n	800752a <_malloc_r+0xde>
 8007532:	2300      	movs	r3, #0
 8007534:	e7da      	b.n	80074ec <_malloc_r+0xa0>
 8007536:	230c      	movs	r3, #12
 8007538:	0028      	movs	r0, r5
 800753a:	602b      	str	r3, [r5, #0]
 800753c:	f000 f80e 	bl	800755c <__malloc_unlock>
 8007540:	e7c6      	b.n	80074d0 <_malloc_r+0x84>
 8007542:	6007      	str	r7, [r0, #0]
 8007544:	e7da      	b.n	80074fc <_malloc_r+0xb0>
 8007546:	46c0      	nop			@ (mov r8, r8)
 8007548:	2000046c 	.word	0x2000046c

0800754c <__malloc_lock>:
 800754c:	b510      	push	{r4, lr}
 800754e:	4802      	ldr	r0, [pc, #8]	@ (8007558 <__malloc_lock+0xc>)
 8007550:	f7ff f873 	bl	800663a <__retarget_lock_acquire_recursive>
 8007554:	bd10      	pop	{r4, pc}
 8007556:	46c0      	nop			@ (mov r8, r8)
 8007558:	20000464 	.word	0x20000464

0800755c <__malloc_unlock>:
 800755c:	b510      	push	{r4, lr}
 800755e:	4802      	ldr	r0, [pc, #8]	@ (8007568 <__malloc_unlock+0xc>)
 8007560:	f7ff f86c 	bl	800663c <__retarget_lock_release_recursive>
 8007564:	bd10      	pop	{r4, pc}
 8007566:	46c0      	nop			@ (mov r8, r8)
 8007568:	20000464 	.word	0x20000464

0800756c <_Balloc>:
 800756c:	b570      	push	{r4, r5, r6, lr}
 800756e:	69c5      	ldr	r5, [r0, #28]
 8007570:	0006      	movs	r6, r0
 8007572:	000c      	movs	r4, r1
 8007574:	2d00      	cmp	r5, #0
 8007576:	d10e      	bne.n	8007596 <_Balloc+0x2a>
 8007578:	2010      	movs	r0, #16
 800757a:	f7ff ff3b 	bl	80073f4 <malloc>
 800757e:	1e02      	subs	r2, r0, #0
 8007580:	61f0      	str	r0, [r6, #28]
 8007582:	d104      	bne.n	800758e <_Balloc+0x22>
 8007584:	216b      	movs	r1, #107	@ 0x6b
 8007586:	4b19      	ldr	r3, [pc, #100]	@ (80075ec <_Balloc+0x80>)
 8007588:	4819      	ldr	r0, [pc, #100]	@ (80075f0 <_Balloc+0x84>)
 800758a:	f001 fdaf 	bl	80090ec <__assert_func>
 800758e:	6045      	str	r5, [r0, #4]
 8007590:	6085      	str	r5, [r0, #8]
 8007592:	6005      	str	r5, [r0, #0]
 8007594:	60c5      	str	r5, [r0, #12]
 8007596:	69f5      	ldr	r5, [r6, #28]
 8007598:	68eb      	ldr	r3, [r5, #12]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d013      	beq.n	80075c6 <_Balloc+0x5a>
 800759e:	69f3      	ldr	r3, [r6, #28]
 80075a0:	00a2      	lsls	r2, r4, #2
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	189b      	adds	r3, r3, r2
 80075a6:	6818      	ldr	r0, [r3, #0]
 80075a8:	2800      	cmp	r0, #0
 80075aa:	d118      	bne.n	80075de <_Balloc+0x72>
 80075ac:	2101      	movs	r1, #1
 80075ae:	000d      	movs	r5, r1
 80075b0:	40a5      	lsls	r5, r4
 80075b2:	1d6a      	adds	r2, r5, #5
 80075b4:	0030      	movs	r0, r6
 80075b6:	0092      	lsls	r2, r2, #2
 80075b8:	f001 fdb6 	bl	8009128 <_calloc_r>
 80075bc:	2800      	cmp	r0, #0
 80075be:	d00c      	beq.n	80075da <_Balloc+0x6e>
 80075c0:	6044      	str	r4, [r0, #4]
 80075c2:	6085      	str	r5, [r0, #8]
 80075c4:	e00d      	b.n	80075e2 <_Balloc+0x76>
 80075c6:	2221      	movs	r2, #33	@ 0x21
 80075c8:	2104      	movs	r1, #4
 80075ca:	0030      	movs	r0, r6
 80075cc:	f001 fdac 	bl	8009128 <_calloc_r>
 80075d0:	69f3      	ldr	r3, [r6, #28]
 80075d2:	60e8      	str	r0, [r5, #12]
 80075d4:	68db      	ldr	r3, [r3, #12]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d1e1      	bne.n	800759e <_Balloc+0x32>
 80075da:	2000      	movs	r0, #0
 80075dc:	bd70      	pop	{r4, r5, r6, pc}
 80075de:	6802      	ldr	r2, [r0, #0]
 80075e0:	601a      	str	r2, [r3, #0]
 80075e2:	2300      	movs	r3, #0
 80075e4:	6103      	str	r3, [r0, #16]
 80075e6:	60c3      	str	r3, [r0, #12]
 80075e8:	e7f8      	b.n	80075dc <_Balloc+0x70>
 80075ea:	46c0      	nop			@ (mov r8, r8)
 80075ec:	08009f7a 	.word	0x08009f7a
 80075f0:	08009ffa 	.word	0x08009ffa

080075f4 <_Bfree>:
 80075f4:	b570      	push	{r4, r5, r6, lr}
 80075f6:	69c6      	ldr	r6, [r0, #28]
 80075f8:	0005      	movs	r5, r0
 80075fa:	000c      	movs	r4, r1
 80075fc:	2e00      	cmp	r6, #0
 80075fe:	d10e      	bne.n	800761e <_Bfree+0x2a>
 8007600:	2010      	movs	r0, #16
 8007602:	f7ff fef7 	bl	80073f4 <malloc>
 8007606:	1e02      	subs	r2, r0, #0
 8007608:	61e8      	str	r0, [r5, #28]
 800760a:	d104      	bne.n	8007616 <_Bfree+0x22>
 800760c:	218f      	movs	r1, #143	@ 0x8f
 800760e:	4b09      	ldr	r3, [pc, #36]	@ (8007634 <_Bfree+0x40>)
 8007610:	4809      	ldr	r0, [pc, #36]	@ (8007638 <_Bfree+0x44>)
 8007612:	f001 fd6b 	bl	80090ec <__assert_func>
 8007616:	6046      	str	r6, [r0, #4]
 8007618:	6086      	str	r6, [r0, #8]
 800761a:	6006      	str	r6, [r0, #0]
 800761c:	60c6      	str	r6, [r0, #12]
 800761e:	2c00      	cmp	r4, #0
 8007620:	d007      	beq.n	8007632 <_Bfree+0x3e>
 8007622:	69eb      	ldr	r3, [r5, #28]
 8007624:	6862      	ldr	r2, [r4, #4]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	0092      	lsls	r2, r2, #2
 800762a:	189b      	adds	r3, r3, r2
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	6022      	str	r2, [r4, #0]
 8007630:	601c      	str	r4, [r3, #0]
 8007632:	bd70      	pop	{r4, r5, r6, pc}
 8007634:	08009f7a 	.word	0x08009f7a
 8007638:	08009ffa 	.word	0x08009ffa

0800763c <__multadd>:
 800763c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800763e:	000f      	movs	r7, r1
 8007640:	9001      	str	r0, [sp, #4]
 8007642:	000c      	movs	r4, r1
 8007644:	001e      	movs	r6, r3
 8007646:	2000      	movs	r0, #0
 8007648:	690d      	ldr	r5, [r1, #16]
 800764a:	3714      	adds	r7, #20
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	3001      	adds	r0, #1
 8007650:	b299      	uxth	r1, r3
 8007652:	4351      	muls	r1, r2
 8007654:	0c1b      	lsrs	r3, r3, #16
 8007656:	4353      	muls	r3, r2
 8007658:	1989      	adds	r1, r1, r6
 800765a:	0c0e      	lsrs	r6, r1, #16
 800765c:	199b      	adds	r3, r3, r6
 800765e:	0c1e      	lsrs	r6, r3, #16
 8007660:	b289      	uxth	r1, r1
 8007662:	041b      	lsls	r3, r3, #16
 8007664:	185b      	adds	r3, r3, r1
 8007666:	c708      	stmia	r7!, {r3}
 8007668:	4285      	cmp	r5, r0
 800766a:	dcef      	bgt.n	800764c <__multadd+0x10>
 800766c:	2e00      	cmp	r6, #0
 800766e:	d022      	beq.n	80076b6 <__multadd+0x7a>
 8007670:	68a3      	ldr	r3, [r4, #8]
 8007672:	42ab      	cmp	r3, r5
 8007674:	dc19      	bgt.n	80076aa <__multadd+0x6e>
 8007676:	6861      	ldr	r1, [r4, #4]
 8007678:	9801      	ldr	r0, [sp, #4]
 800767a:	3101      	adds	r1, #1
 800767c:	f7ff ff76 	bl	800756c <_Balloc>
 8007680:	1e07      	subs	r7, r0, #0
 8007682:	d105      	bne.n	8007690 <__multadd+0x54>
 8007684:	003a      	movs	r2, r7
 8007686:	21ba      	movs	r1, #186	@ 0xba
 8007688:	4b0c      	ldr	r3, [pc, #48]	@ (80076bc <__multadd+0x80>)
 800768a:	480d      	ldr	r0, [pc, #52]	@ (80076c0 <__multadd+0x84>)
 800768c:	f001 fd2e 	bl	80090ec <__assert_func>
 8007690:	0021      	movs	r1, r4
 8007692:	6922      	ldr	r2, [r4, #16]
 8007694:	310c      	adds	r1, #12
 8007696:	3202      	adds	r2, #2
 8007698:	0092      	lsls	r2, r2, #2
 800769a:	300c      	adds	r0, #12
 800769c:	f001 fd16 	bl	80090cc <memcpy>
 80076a0:	0021      	movs	r1, r4
 80076a2:	9801      	ldr	r0, [sp, #4]
 80076a4:	f7ff ffa6 	bl	80075f4 <_Bfree>
 80076a8:	003c      	movs	r4, r7
 80076aa:	1d2b      	adds	r3, r5, #4
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	18e3      	adds	r3, r4, r3
 80076b0:	3501      	adds	r5, #1
 80076b2:	605e      	str	r6, [r3, #4]
 80076b4:	6125      	str	r5, [r4, #16]
 80076b6:	0020      	movs	r0, r4
 80076b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80076ba:	46c0      	nop			@ (mov r8, r8)
 80076bc:	08009fe9 	.word	0x08009fe9
 80076c0:	08009ffa 	.word	0x08009ffa

080076c4 <__s2b>:
 80076c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076c6:	0007      	movs	r7, r0
 80076c8:	0018      	movs	r0, r3
 80076ca:	000c      	movs	r4, r1
 80076cc:	3008      	adds	r0, #8
 80076ce:	2109      	movs	r1, #9
 80076d0:	9301      	str	r3, [sp, #4]
 80076d2:	0015      	movs	r5, r2
 80076d4:	f7f8 fdbe 	bl	8000254 <__divsi3>
 80076d8:	2301      	movs	r3, #1
 80076da:	2100      	movs	r1, #0
 80076dc:	4283      	cmp	r3, r0
 80076de:	db0a      	blt.n	80076f6 <__s2b+0x32>
 80076e0:	0038      	movs	r0, r7
 80076e2:	f7ff ff43 	bl	800756c <_Balloc>
 80076e6:	1e01      	subs	r1, r0, #0
 80076e8:	d108      	bne.n	80076fc <__s2b+0x38>
 80076ea:	000a      	movs	r2, r1
 80076ec:	4b19      	ldr	r3, [pc, #100]	@ (8007754 <__s2b+0x90>)
 80076ee:	481a      	ldr	r0, [pc, #104]	@ (8007758 <__s2b+0x94>)
 80076f0:	31d3      	adds	r1, #211	@ 0xd3
 80076f2:	f001 fcfb 	bl	80090ec <__assert_func>
 80076f6:	005b      	lsls	r3, r3, #1
 80076f8:	3101      	adds	r1, #1
 80076fa:	e7ef      	b.n	80076dc <__s2b+0x18>
 80076fc:	9b08      	ldr	r3, [sp, #32]
 80076fe:	6143      	str	r3, [r0, #20]
 8007700:	2301      	movs	r3, #1
 8007702:	6103      	str	r3, [r0, #16]
 8007704:	2d09      	cmp	r5, #9
 8007706:	dd18      	ble.n	800773a <__s2b+0x76>
 8007708:	0023      	movs	r3, r4
 800770a:	3309      	adds	r3, #9
 800770c:	001e      	movs	r6, r3
 800770e:	9300      	str	r3, [sp, #0]
 8007710:	1964      	adds	r4, r4, r5
 8007712:	7833      	ldrb	r3, [r6, #0]
 8007714:	220a      	movs	r2, #10
 8007716:	0038      	movs	r0, r7
 8007718:	3b30      	subs	r3, #48	@ 0x30
 800771a:	f7ff ff8f 	bl	800763c <__multadd>
 800771e:	3601      	adds	r6, #1
 8007720:	0001      	movs	r1, r0
 8007722:	42a6      	cmp	r6, r4
 8007724:	d1f5      	bne.n	8007712 <__s2b+0x4e>
 8007726:	002c      	movs	r4, r5
 8007728:	9b00      	ldr	r3, [sp, #0]
 800772a:	3c08      	subs	r4, #8
 800772c:	191c      	adds	r4, r3, r4
 800772e:	002e      	movs	r6, r5
 8007730:	9b01      	ldr	r3, [sp, #4]
 8007732:	429e      	cmp	r6, r3
 8007734:	db04      	blt.n	8007740 <__s2b+0x7c>
 8007736:	0008      	movs	r0, r1
 8007738:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800773a:	2509      	movs	r5, #9
 800773c:	340a      	adds	r4, #10
 800773e:	e7f6      	b.n	800772e <__s2b+0x6a>
 8007740:	1b63      	subs	r3, r4, r5
 8007742:	5d9b      	ldrb	r3, [r3, r6]
 8007744:	220a      	movs	r2, #10
 8007746:	0038      	movs	r0, r7
 8007748:	3b30      	subs	r3, #48	@ 0x30
 800774a:	f7ff ff77 	bl	800763c <__multadd>
 800774e:	3601      	adds	r6, #1
 8007750:	0001      	movs	r1, r0
 8007752:	e7ed      	b.n	8007730 <__s2b+0x6c>
 8007754:	08009fe9 	.word	0x08009fe9
 8007758:	08009ffa 	.word	0x08009ffa

0800775c <__hi0bits>:
 800775c:	2280      	movs	r2, #128	@ 0x80
 800775e:	0003      	movs	r3, r0
 8007760:	0252      	lsls	r2, r2, #9
 8007762:	2000      	movs	r0, #0
 8007764:	4293      	cmp	r3, r2
 8007766:	d201      	bcs.n	800776c <__hi0bits+0x10>
 8007768:	041b      	lsls	r3, r3, #16
 800776a:	3010      	adds	r0, #16
 800776c:	2280      	movs	r2, #128	@ 0x80
 800776e:	0452      	lsls	r2, r2, #17
 8007770:	4293      	cmp	r3, r2
 8007772:	d201      	bcs.n	8007778 <__hi0bits+0x1c>
 8007774:	3008      	adds	r0, #8
 8007776:	021b      	lsls	r3, r3, #8
 8007778:	2280      	movs	r2, #128	@ 0x80
 800777a:	0552      	lsls	r2, r2, #21
 800777c:	4293      	cmp	r3, r2
 800777e:	d201      	bcs.n	8007784 <__hi0bits+0x28>
 8007780:	3004      	adds	r0, #4
 8007782:	011b      	lsls	r3, r3, #4
 8007784:	2280      	movs	r2, #128	@ 0x80
 8007786:	05d2      	lsls	r2, r2, #23
 8007788:	4293      	cmp	r3, r2
 800778a:	d201      	bcs.n	8007790 <__hi0bits+0x34>
 800778c:	3002      	adds	r0, #2
 800778e:	009b      	lsls	r3, r3, #2
 8007790:	2b00      	cmp	r3, #0
 8007792:	db03      	blt.n	800779c <__hi0bits+0x40>
 8007794:	3001      	adds	r0, #1
 8007796:	4213      	tst	r3, r2
 8007798:	d100      	bne.n	800779c <__hi0bits+0x40>
 800779a:	2020      	movs	r0, #32
 800779c:	4770      	bx	lr

0800779e <__lo0bits>:
 800779e:	6803      	ldr	r3, [r0, #0]
 80077a0:	0001      	movs	r1, r0
 80077a2:	2207      	movs	r2, #7
 80077a4:	0018      	movs	r0, r3
 80077a6:	4010      	ands	r0, r2
 80077a8:	4213      	tst	r3, r2
 80077aa:	d00d      	beq.n	80077c8 <__lo0bits+0x2a>
 80077ac:	3a06      	subs	r2, #6
 80077ae:	2000      	movs	r0, #0
 80077b0:	4213      	tst	r3, r2
 80077b2:	d105      	bne.n	80077c0 <__lo0bits+0x22>
 80077b4:	3002      	adds	r0, #2
 80077b6:	4203      	tst	r3, r0
 80077b8:	d003      	beq.n	80077c2 <__lo0bits+0x24>
 80077ba:	40d3      	lsrs	r3, r2
 80077bc:	0010      	movs	r0, r2
 80077be:	600b      	str	r3, [r1, #0]
 80077c0:	4770      	bx	lr
 80077c2:	089b      	lsrs	r3, r3, #2
 80077c4:	600b      	str	r3, [r1, #0]
 80077c6:	e7fb      	b.n	80077c0 <__lo0bits+0x22>
 80077c8:	b29a      	uxth	r2, r3
 80077ca:	2a00      	cmp	r2, #0
 80077cc:	d101      	bne.n	80077d2 <__lo0bits+0x34>
 80077ce:	2010      	movs	r0, #16
 80077d0:	0c1b      	lsrs	r3, r3, #16
 80077d2:	b2da      	uxtb	r2, r3
 80077d4:	2a00      	cmp	r2, #0
 80077d6:	d101      	bne.n	80077dc <__lo0bits+0x3e>
 80077d8:	3008      	adds	r0, #8
 80077da:	0a1b      	lsrs	r3, r3, #8
 80077dc:	071a      	lsls	r2, r3, #28
 80077de:	d101      	bne.n	80077e4 <__lo0bits+0x46>
 80077e0:	3004      	adds	r0, #4
 80077e2:	091b      	lsrs	r3, r3, #4
 80077e4:	079a      	lsls	r2, r3, #30
 80077e6:	d101      	bne.n	80077ec <__lo0bits+0x4e>
 80077e8:	3002      	adds	r0, #2
 80077ea:	089b      	lsrs	r3, r3, #2
 80077ec:	07da      	lsls	r2, r3, #31
 80077ee:	d4e9      	bmi.n	80077c4 <__lo0bits+0x26>
 80077f0:	3001      	adds	r0, #1
 80077f2:	085b      	lsrs	r3, r3, #1
 80077f4:	d1e6      	bne.n	80077c4 <__lo0bits+0x26>
 80077f6:	2020      	movs	r0, #32
 80077f8:	e7e2      	b.n	80077c0 <__lo0bits+0x22>
	...

080077fc <__i2b>:
 80077fc:	b510      	push	{r4, lr}
 80077fe:	000c      	movs	r4, r1
 8007800:	2101      	movs	r1, #1
 8007802:	f7ff feb3 	bl	800756c <_Balloc>
 8007806:	2800      	cmp	r0, #0
 8007808:	d107      	bne.n	800781a <__i2b+0x1e>
 800780a:	2146      	movs	r1, #70	@ 0x46
 800780c:	4c05      	ldr	r4, [pc, #20]	@ (8007824 <__i2b+0x28>)
 800780e:	0002      	movs	r2, r0
 8007810:	4b05      	ldr	r3, [pc, #20]	@ (8007828 <__i2b+0x2c>)
 8007812:	0020      	movs	r0, r4
 8007814:	31ff      	adds	r1, #255	@ 0xff
 8007816:	f001 fc69 	bl	80090ec <__assert_func>
 800781a:	2301      	movs	r3, #1
 800781c:	6144      	str	r4, [r0, #20]
 800781e:	6103      	str	r3, [r0, #16]
 8007820:	bd10      	pop	{r4, pc}
 8007822:	46c0      	nop			@ (mov r8, r8)
 8007824:	08009ffa 	.word	0x08009ffa
 8007828:	08009fe9 	.word	0x08009fe9

0800782c <__multiply>:
 800782c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800782e:	0014      	movs	r4, r2
 8007830:	690a      	ldr	r2, [r1, #16]
 8007832:	6923      	ldr	r3, [r4, #16]
 8007834:	000d      	movs	r5, r1
 8007836:	b08b      	sub	sp, #44	@ 0x2c
 8007838:	429a      	cmp	r2, r3
 800783a:	db02      	blt.n	8007842 <__multiply+0x16>
 800783c:	0023      	movs	r3, r4
 800783e:	000c      	movs	r4, r1
 8007840:	001d      	movs	r5, r3
 8007842:	6927      	ldr	r7, [r4, #16]
 8007844:	692e      	ldr	r6, [r5, #16]
 8007846:	6861      	ldr	r1, [r4, #4]
 8007848:	19bb      	adds	r3, r7, r6
 800784a:	9303      	str	r3, [sp, #12]
 800784c:	68a3      	ldr	r3, [r4, #8]
 800784e:	19ba      	adds	r2, r7, r6
 8007850:	4293      	cmp	r3, r2
 8007852:	da00      	bge.n	8007856 <__multiply+0x2a>
 8007854:	3101      	adds	r1, #1
 8007856:	f7ff fe89 	bl	800756c <_Balloc>
 800785a:	9002      	str	r0, [sp, #8]
 800785c:	2800      	cmp	r0, #0
 800785e:	d106      	bne.n	800786e <__multiply+0x42>
 8007860:	21b1      	movs	r1, #177	@ 0xb1
 8007862:	4b49      	ldr	r3, [pc, #292]	@ (8007988 <__multiply+0x15c>)
 8007864:	4849      	ldr	r0, [pc, #292]	@ (800798c <__multiply+0x160>)
 8007866:	9a02      	ldr	r2, [sp, #8]
 8007868:	0049      	lsls	r1, r1, #1
 800786a:	f001 fc3f 	bl	80090ec <__assert_func>
 800786e:	9b02      	ldr	r3, [sp, #8]
 8007870:	2200      	movs	r2, #0
 8007872:	3314      	adds	r3, #20
 8007874:	469c      	mov	ip, r3
 8007876:	19bb      	adds	r3, r7, r6
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	4463      	add	r3, ip
 800787c:	9304      	str	r3, [sp, #16]
 800787e:	4663      	mov	r3, ip
 8007880:	9904      	ldr	r1, [sp, #16]
 8007882:	428b      	cmp	r3, r1
 8007884:	d32a      	bcc.n	80078dc <__multiply+0xb0>
 8007886:	0023      	movs	r3, r4
 8007888:	00bf      	lsls	r7, r7, #2
 800788a:	3314      	adds	r3, #20
 800788c:	3514      	adds	r5, #20
 800788e:	9308      	str	r3, [sp, #32]
 8007890:	00b6      	lsls	r6, r6, #2
 8007892:	19db      	adds	r3, r3, r7
 8007894:	9305      	str	r3, [sp, #20]
 8007896:	19ab      	adds	r3, r5, r6
 8007898:	9309      	str	r3, [sp, #36]	@ 0x24
 800789a:	2304      	movs	r3, #4
 800789c:	9306      	str	r3, [sp, #24]
 800789e:	0023      	movs	r3, r4
 80078a0:	9a05      	ldr	r2, [sp, #20]
 80078a2:	3315      	adds	r3, #21
 80078a4:	9501      	str	r5, [sp, #4]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d305      	bcc.n	80078b6 <__multiply+0x8a>
 80078aa:	1b13      	subs	r3, r2, r4
 80078ac:	3b15      	subs	r3, #21
 80078ae:	089b      	lsrs	r3, r3, #2
 80078b0:	3301      	adds	r3, #1
 80078b2:	009b      	lsls	r3, r3, #2
 80078b4:	9306      	str	r3, [sp, #24]
 80078b6:	9b01      	ldr	r3, [sp, #4]
 80078b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d310      	bcc.n	80078e0 <__multiply+0xb4>
 80078be:	9b03      	ldr	r3, [sp, #12]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	dd05      	ble.n	80078d0 <__multiply+0xa4>
 80078c4:	9b04      	ldr	r3, [sp, #16]
 80078c6:	3b04      	subs	r3, #4
 80078c8:	9304      	str	r3, [sp, #16]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d056      	beq.n	800797e <__multiply+0x152>
 80078d0:	9b02      	ldr	r3, [sp, #8]
 80078d2:	9a03      	ldr	r2, [sp, #12]
 80078d4:	0018      	movs	r0, r3
 80078d6:	611a      	str	r2, [r3, #16]
 80078d8:	b00b      	add	sp, #44	@ 0x2c
 80078da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078dc:	c304      	stmia	r3!, {r2}
 80078de:	e7cf      	b.n	8007880 <__multiply+0x54>
 80078e0:	9b01      	ldr	r3, [sp, #4]
 80078e2:	6818      	ldr	r0, [r3, #0]
 80078e4:	b280      	uxth	r0, r0
 80078e6:	2800      	cmp	r0, #0
 80078e8:	d01e      	beq.n	8007928 <__multiply+0xfc>
 80078ea:	4667      	mov	r7, ip
 80078ec:	2500      	movs	r5, #0
 80078ee:	9e08      	ldr	r6, [sp, #32]
 80078f0:	ce02      	ldmia	r6!, {r1}
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	9307      	str	r3, [sp, #28]
 80078f6:	b28b      	uxth	r3, r1
 80078f8:	4343      	muls	r3, r0
 80078fa:	001a      	movs	r2, r3
 80078fc:	466b      	mov	r3, sp
 80078fe:	0c09      	lsrs	r1, r1, #16
 8007900:	8b9b      	ldrh	r3, [r3, #28]
 8007902:	4341      	muls	r1, r0
 8007904:	18d3      	adds	r3, r2, r3
 8007906:	9a07      	ldr	r2, [sp, #28]
 8007908:	195b      	adds	r3, r3, r5
 800790a:	0c12      	lsrs	r2, r2, #16
 800790c:	1889      	adds	r1, r1, r2
 800790e:	0c1a      	lsrs	r2, r3, #16
 8007910:	188a      	adds	r2, r1, r2
 8007912:	b29b      	uxth	r3, r3
 8007914:	0c15      	lsrs	r5, r2, #16
 8007916:	0412      	lsls	r2, r2, #16
 8007918:	431a      	orrs	r2, r3
 800791a:	9b05      	ldr	r3, [sp, #20]
 800791c:	c704      	stmia	r7!, {r2}
 800791e:	42b3      	cmp	r3, r6
 8007920:	d8e6      	bhi.n	80078f0 <__multiply+0xc4>
 8007922:	4663      	mov	r3, ip
 8007924:	9a06      	ldr	r2, [sp, #24]
 8007926:	509d      	str	r5, [r3, r2]
 8007928:	9b01      	ldr	r3, [sp, #4]
 800792a:	6818      	ldr	r0, [r3, #0]
 800792c:	0c00      	lsrs	r0, r0, #16
 800792e:	d020      	beq.n	8007972 <__multiply+0x146>
 8007930:	4663      	mov	r3, ip
 8007932:	0025      	movs	r5, r4
 8007934:	4661      	mov	r1, ip
 8007936:	2700      	movs	r7, #0
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	3514      	adds	r5, #20
 800793c:	682a      	ldr	r2, [r5, #0]
 800793e:	680e      	ldr	r6, [r1, #0]
 8007940:	b292      	uxth	r2, r2
 8007942:	4342      	muls	r2, r0
 8007944:	0c36      	lsrs	r6, r6, #16
 8007946:	1992      	adds	r2, r2, r6
 8007948:	19d2      	adds	r2, r2, r7
 800794a:	0416      	lsls	r6, r2, #16
 800794c:	b29b      	uxth	r3, r3
 800794e:	431e      	orrs	r6, r3
 8007950:	600e      	str	r6, [r1, #0]
 8007952:	cd40      	ldmia	r5!, {r6}
 8007954:	684b      	ldr	r3, [r1, #4]
 8007956:	0c36      	lsrs	r6, r6, #16
 8007958:	4346      	muls	r6, r0
 800795a:	b29b      	uxth	r3, r3
 800795c:	0c12      	lsrs	r2, r2, #16
 800795e:	18f3      	adds	r3, r6, r3
 8007960:	189b      	adds	r3, r3, r2
 8007962:	9a05      	ldr	r2, [sp, #20]
 8007964:	0c1f      	lsrs	r7, r3, #16
 8007966:	3104      	adds	r1, #4
 8007968:	42aa      	cmp	r2, r5
 800796a:	d8e7      	bhi.n	800793c <__multiply+0x110>
 800796c:	4662      	mov	r2, ip
 800796e:	9906      	ldr	r1, [sp, #24]
 8007970:	5053      	str	r3, [r2, r1]
 8007972:	9b01      	ldr	r3, [sp, #4]
 8007974:	3304      	adds	r3, #4
 8007976:	9301      	str	r3, [sp, #4]
 8007978:	2304      	movs	r3, #4
 800797a:	449c      	add	ip, r3
 800797c:	e79b      	b.n	80078b6 <__multiply+0x8a>
 800797e:	9b03      	ldr	r3, [sp, #12]
 8007980:	3b01      	subs	r3, #1
 8007982:	9303      	str	r3, [sp, #12]
 8007984:	e79b      	b.n	80078be <__multiply+0x92>
 8007986:	46c0      	nop			@ (mov r8, r8)
 8007988:	08009fe9 	.word	0x08009fe9
 800798c:	08009ffa 	.word	0x08009ffa

08007990 <__pow5mult>:
 8007990:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007992:	2303      	movs	r3, #3
 8007994:	0015      	movs	r5, r2
 8007996:	0007      	movs	r7, r0
 8007998:	000e      	movs	r6, r1
 800799a:	401a      	ands	r2, r3
 800799c:	421d      	tst	r5, r3
 800799e:	d008      	beq.n	80079b2 <__pow5mult+0x22>
 80079a0:	4925      	ldr	r1, [pc, #148]	@ (8007a38 <__pow5mult+0xa8>)
 80079a2:	3a01      	subs	r2, #1
 80079a4:	0092      	lsls	r2, r2, #2
 80079a6:	5852      	ldr	r2, [r2, r1]
 80079a8:	2300      	movs	r3, #0
 80079aa:	0031      	movs	r1, r6
 80079ac:	f7ff fe46 	bl	800763c <__multadd>
 80079b0:	0006      	movs	r6, r0
 80079b2:	10ad      	asrs	r5, r5, #2
 80079b4:	d03d      	beq.n	8007a32 <__pow5mult+0xa2>
 80079b6:	69fc      	ldr	r4, [r7, #28]
 80079b8:	2c00      	cmp	r4, #0
 80079ba:	d10f      	bne.n	80079dc <__pow5mult+0x4c>
 80079bc:	2010      	movs	r0, #16
 80079be:	f7ff fd19 	bl	80073f4 <malloc>
 80079c2:	1e02      	subs	r2, r0, #0
 80079c4:	61f8      	str	r0, [r7, #28]
 80079c6:	d105      	bne.n	80079d4 <__pow5mult+0x44>
 80079c8:	21b4      	movs	r1, #180	@ 0xb4
 80079ca:	4b1c      	ldr	r3, [pc, #112]	@ (8007a3c <__pow5mult+0xac>)
 80079cc:	481c      	ldr	r0, [pc, #112]	@ (8007a40 <__pow5mult+0xb0>)
 80079ce:	31ff      	adds	r1, #255	@ 0xff
 80079d0:	f001 fb8c 	bl	80090ec <__assert_func>
 80079d4:	6044      	str	r4, [r0, #4]
 80079d6:	6084      	str	r4, [r0, #8]
 80079d8:	6004      	str	r4, [r0, #0]
 80079da:	60c4      	str	r4, [r0, #12]
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	689c      	ldr	r4, [r3, #8]
 80079e0:	9301      	str	r3, [sp, #4]
 80079e2:	2c00      	cmp	r4, #0
 80079e4:	d108      	bne.n	80079f8 <__pow5mult+0x68>
 80079e6:	0038      	movs	r0, r7
 80079e8:	4916      	ldr	r1, [pc, #88]	@ (8007a44 <__pow5mult+0xb4>)
 80079ea:	f7ff ff07 	bl	80077fc <__i2b>
 80079ee:	9b01      	ldr	r3, [sp, #4]
 80079f0:	0004      	movs	r4, r0
 80079f2:	6098      	str	r0, [r3, #8]
 80079f4:	2300      	movs	r3, #0
 80079f6:	6003      	str	r3, [r0, #0]
 80079f8:	2301      	movs	r3, #1
 80079fa:	421d      	tst	r5, r3
 80079fc:	d00a      	beq.n	8007a14 <__pow5mult+0x84>
 80079fe:	0031      	movs	r1, r6
 8007a00:	0022      	movs	r2, r4
 8007a02:	0038      	movs	r0, r7
 8007a04:	f7ff ff12 	bl	800782c <__multiply>
 8007a08:	0031      	movs	r1, r6
 8007a0a:	9001      	str	r0, [sp, #4]
 8007a0c:	0038      	movs	r0, r7
 8007a0e:	f7ff fdf1 	bl	80075f4 <_Bfree>
 8007a12:	9e01      	ldr	r6, [sp, #4]
 8007a14:	106d      	asrs	r5, r5, #1
 8007a16:	d00c      	beq.n	8007a32 <__pow5mult+0xa2>
 8007a18:	6820      	ldr	r0, [r4, #0]
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	d107      	bne.n	8007a2e <__pow5mult+0x9e>
 8007a1e:	0022      	movs	r2, r4
 8007a20:	0021      	movs	r1, r4
 8007a22:	0038      	movs	r0, r7
 8007a24:	f7ff ff02 	bl	800782c <__multiply>
 8007a28:	2300      	movs	r3, #0
 8007a2a:	6020      	str	r0, [r4, #0]
 8007a2c:	6003      	str	r3, [r0, #0]
 8007a2e:	0004      	movs	r4, r0
 8007a30:	e7e2      	b.n	80079f8 <__pow5mult+0x68>
 8007a32:	0030      	movs	r0, r6
 8007a34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007a36:	46c0      	nop			@ (mov r8, r8)
 8007a38:	0800a054 	.word	0x0800a054
 8007a3c:	08009f7a 	.word	0x08009f7a
 8007a40:	08009ffa 	.word	0x08009ffa
 8007a44:	00000271 	.word	0x00000271

08007a48 <__lshift>:
 8007a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a4a:	000c      	movs	r4, r1
 8007a4c:	0016      	movs	r6, r2
 8007a4e:	6923      	ldr	r3, [r4, #16]
 8007a50:	1157      	asrs	r7, r2, #5
 8007a52:	b085      	sub	sp, #20
 8007a54:	18fb      	adds	r3, r7, r3
 8007a56:	9301      	str	r3, [sp, #4]
 8007a58:	3301      	adds	r3, #1
 8007a5a:	9300      	str	r3, [sp, #0]
 8007a5c:	6849      	ldr	r1, [r1, #4]
 8007a5e:	68a3      	ldr	r3, [r4, #8]
 8007a60:	9002      	str	r0, [sp, #8]
 8007a62:	9a00      	ldr	r2, [sp, #0]
 8007a64:	4293      	cmp	r3, r2
 8007a66:	db10      	blt.n	8007a8a <__lshift+0x42>
 8007a68:	9802      	ldr	r0, [sp, #8]
 8007a6a:	f7ff fd7f 	bl	800756c <_Balloc>
 8007a6e:	2300      	movs	r3, #0
 8007a70:	0001      	movs	r1, r0
 8007a72:	0005      	movs	r5, r0
 8007a74:	001a      	movs	r2, r3
 8007a76:	3114      	adds	r1, #20
 8007a78:	4298      	cmp	r0, r3
 8007a7a:	d10c      	bne.n	8007a96 <__lshift+0x4e>
 8007a7c:	21ef      	movs	r1, #239	@ 0xef
 8007a7e:	002a      	movs	r2, r5
 8007a80:	4b25      	ldr	r3, [pc, #148]	@ (8007b18 <__lshift+0xd0>)
 8007a82:	4826      	ldr	r0, [pc, #152]	@ (8007b1c <__lshift+0xd4>)
 8007a84:	0049      	lsls	r1, r1, #1
 8007a86:	f001 fb31 	bl	80090ec <__assert_func>
 8007a8a:	3101      	adds	r1, #1
 8007a8c:	005b      	lsls	r3, r3, #1
 8007a8e:	e7e8      	b.n	8007a62 <__lshift+0x1a>
 8007a90:	0098      	lsls	r0, r3, #2
 8007a92:	500a      	str	r2, [r1, r0]
 8007a94:	3301      	adds	r3, #1
 8007a96:	42bb      	cmp	r3, r7
 8007a98:	dbfa      	blt.n	8007a90 <__lshift+0x48>
 8007a9a:	43fb      	mvns	r3, r7
 8007a9c:	17db      	asrs	r3, r3, #31
 8007a9e:	401f      	ands	r7, r3
 8007aa0:	00bf      	lsls	r7, r7, #2
 8007aa2:	0023      	movs	r3, r4
 8007aa4:	201f      	movs	r0, #31
 8007aa6:	19c9      	adds	r1, r1, r7
 8007aa8:	0037      	movs	r7, r6
 8007aaa:	6922      	ldr	r2, [r4, #16]
 8007aac:	3314      	adds	r3, #20
 8007aae:	0092      	lsls	r2, r2, #2
 8007ab0:	189a      	adds	r2, r3, r2
 8007ab2:	4007      	ands	r7, r0
 8007ab4:	4206      	tst	r6, r0
 8007ab6:	d029      	beq.n	8007b0c <__lshift+0xc4>
 8007ab8:	3001      	adds	r0, #1
 8007aba:	1bc0      	subs	r0, r0, r7
 8007abc:	9003      	str	r0, [sp, #12]
 8007abe:	468c      	mov	ip, r1
 8007ac0:	2000      	movs	r0, #0
 8007ac2:	681e      	ldr	r6, [r3, #0]
 8007ac4:	40be      	lsls	r6, r7
 8007ac6:	4306      	orrs	r6, r0
 8007ac8:	4660      	mov	r0, ip
 8007aca:	c040      	stmia	r0!, {r6}
 8007acc:	4684      	mov	ip, r0
 8007ace:	9e03      	ldr	r6, [sp, #12]
 8007ad0:	cb01      	ldmia	r3!, {r0}
 8007ad2:	40f0      	lsrs	r0, r6
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d8f4      	bhi.n	8007ac2 <__lshift+0x7a>
 8007ad8:	0026      	movs	r6, r4
 8007ada:	3615      	adds	r6, #21
 8007adc:	2304      	movs	r3, #4
 8007ade:	42b2      	cmp	r2, r6
 8007ae0:	d304      	bcc.n	8007aec <__lshift+0xa4>
 8007ae2:	1b13      	subs	r3, r2, r4
 8007ae4:	3b15      	subs	r3, #21
 8007ae6:	089b      	lsrs	r3, r3, #2
 8007ae8:	3301      	adds	r3, #1
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	50c8      	str	r0, [r1, r3]
 8007aee:	2800      	cmp	r0, #0
 8007af0:	d002      	beq.n	8007af8 <__lshift+0xb0>
 8007af2:	9b01      	ldr	r3, [sp, #4]
 8007af4:	3302      	adds	r3, #2
 8007af6:	9300      	str	r3, [sp, #0]
 8007af8:	9b00      	ldr	r3, [sp, #0]
 8007afa:	9802      	ldr	r0, [sp, #8]
 8007afc:	3b01      	subs	r3, #1
 8007afe:	0021      	movs	r1, r4
 8007b00:	612b      	str	r3, [r5, #16]
 8007b02:	f7ff fd77 	bl	80075f4 <_Bfree>
 8007b06:	0028      	movs	r0, r5
 8007b08:	b005      	add	sp, #20
 8007b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b0c:	cb01      	ldmia	r3!, {r0}
 8007b0e:	c101      	stmia	r1!, {r0}
 8007b10:	429a      	cmp	r2, r3
 8007b12:	d8fb      	bhi.n	8007b0c <__lshift+0xc4>
 8007b14:	e7f0      	b.n	8007af8 <__lshift+0xb0>
 8007b16:	46c0      	nop			@ (mov r8, r8)
 8007b18:	08009fe9 	.word	0x08009fe9
 8007b1c:	08009ffa 	.word	0x08009ffa

08007b20 <__mcmp>:
 8007b20:	b530      	push	{r4, r5, lr}
 8007b22:	690b      	ldr	r3, [r1, #16]
 8007b24:	6904      	ldr	r4, [r0, #16]
 8007b26:	0002      	movs	r2, r0
 8007b28:	1ae0      	subs	r0, r4, r3
 8007b2a:	429c      	cmp	r4, r3
 8007b2c:	d10f      	bne.n	8007b4e <__mcmp+0x2e>
 8007b2e:	3214      	adds	r2, #20
 8007b30:	009b      	lsls	r3, r3, #2
 8007b32:	3114      	adds	r1, #20
 8007b34:	0014      	movs	r4, r2
 8007b36:	18c9      	adds	r1, r1, r3
 8007b38:	18d2      	adds	r2, r2, r3
 8007b3a:	3a04      	subs	r2, #4
 8007b3c:	3904      	subs	r1, #4
 8007b3e:	6815      	ldr	r5, [r2, #0]
 8007b40:	680b      	ldr	r3, [r1, #0]
 8007b42:	429d      	cmp	r5, r3
 8007b44:	d004      	beq.n	8007b50 <__mcmp+0x30>
 8007b46:	2001      	movs	r0, #1
 8007b48:	429d      	cmp	r5, r3
 8007b4a:	d200      	bcs.n	8007b4e <__mcmp+0x2e>
 8007b4c:	3802      	subs	r0, #2
 8007b4e:	bd30      	pop	{r4, r5, pc}
 8007b50:	4294      	cmp	r4, r2
 8007b52:	d3f2      	bcc.n	8007b3a <__mcmp+0x1a>
 8007b54:	e7fb      	b.n	8007b4e <__mcmp+0x2e>
	...

08007b58 <__mdiff>:
 8007b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b5a:	000c      	movs	r4, r1
 8007b5c:	b087      	sub	sp, #28
 8007b5e:	9000      	str	r0, [sp, #0]
 8007b60:	0011      	movs	r1, r2
 8007b62:	0020      	movs	r0, r4
 8007b64:	0017      	movs	r7, r2
 8007b66:	f7ff ffdb 	bl	8007b20 <__mcmp>
 8007b6a:	1e05      	subs	r5, r0, #0
 8007b6c:	d110      	bne.n	8007b90 <__mdiff+0x38>
 8007b6e:	0001      	movs	r1, r0
 8007b70:	9800      	ldr	r0, [sp, #0]
 8007b72:	f7ff fcfb 	bl	800756c <_Balloc>
 8007b76:	1e02      	subs	r2, r0, #0
 8007b78:	d104      	bne.n	8007b84 <__mdiff+0x2c>
 8007b7a:	4b40      	ldr	r3, [pc, #256]	@ (8007c7c <__mdiff+0x124>)
 8007b7c:	4840      	ldr	r0, [pc, #256]	@ (8007c80 <__mdiff+0x128>)
 8007b7e:	4941      	ldr	r1, [pc, #260]	@ (8007c84 <__mdiff+0x12c>)
 8007b80:	f001 fab4 	bl	80090ec <__assert_func>
 8007b84:	2301      	movs	r3, #1
 8007b86:	6145      	str	r5, [r0, #20]
 8007b88:	6103      	str	r3, [r0, #16]
 8007b8a:	0010      	movs	r0, r2
 8007b8c:	b007      	add	sp, #28
 8007b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b90:	2600      	movs	r6, #0
 8007b92:	42b0      	cmp	r0, r6
 8007b94:	da03      	bge.n	8007b9e <__mdiff+0x46>
 8007b96:	0023      	movs	r3, r4
 8007b98:	003c      	movs	r4, r7
 8007b9a:	001f      	movs	r7, r3
 8007b9c:	3601      	adds	r6, #1
 8007b9e:	6861      	ldr	r1, [r4, #4]
 8007ba0:	9800      	ldr	r0, [sp, #0]
 8007ba2:	f7ff fce3 	bl	800756c <_Balloc>
 8007ba6:	1e02      	subs	r2, r0, #0
 8007ba8:	d103      	bne.n	8007bb2 <__mdiff+0x5a>
 8007baa:	4b34      	ldr	r3, [pc, #208]	@ (8007c7c <__mdiff+0x124>)
 8007bac:	4834      	ldr	r0, [pc, #208]	@ (8007c80 <__mdiff+0x128>)
 8007bae:	4936      	ldr	r1, [pc, #216]	@ (8007c88 <__mdiff+0x130>)
 8007bb0:	e7e6      	b.n	8007b80 <__mdiff+0x28>
 8007bb2:	6923      	ldr	r3, [r4, #16]
 8007bb4:	3414      	adds	r4, #20
 8007bb6:	9300      	str	r3, [sp, #0]
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	18e3      	adds	r3, r4, r3
 8007bbc:	0021      	movs	r1, r4
 8007bbe:	9401      	str	r4, [sp, #4]
 8007bc0:	003c      	movs	r4, r7
 8007bc2:	9302      	str	r3, [sp, #8]
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	3414      	adds	r4, #20
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	18e3      	adds	r3, r4, r3
 8007bcc:	9303      	str	r3, [sp, #12]
 8007bce:	0003      	movs	r3, r0
 8007bd0:	60c6      	str	r6, [r0, #12]
 8007bd2:	468c      	mov	ip, r1
 8007bd4:	2000      	movs	r0, #0
 8007bd6:	3314      	adds	r3, #20
 8007bd8:	9304      	str	r3, [sp, #16]
 8007bda:	9305      	str	r3, [sp, #20]
 8007bdc:	4663      	mov	r3, ip
 8007bde:	cb20      	ldmia	r3!, {r5}
 8007be0:	b2a9      	uxth	r1, r5
 8007be2:	000e      	movs	r6, r1
 8007be4:	469c      	mov	ip, r3
 8007be6:	cc08      	ldmia	r4!, {r3}
 8007be8:	0c2d      	lsrs	r5, r5, #16
 8007bea:	b299      	uxth	r1, r3
 8007bec:	1a71      	subs	r1, r6, r1
 8007bee:	1809      	adds	r1, r1, r0
 8007bf0:	0c1b      	lsrs	r3, r3, #16
 8007bf2:	1408      	asrs	r0, r1, #16
 8007bf4:	1aeb      	subs	r3, r5, r3
 8007bf6:	181b      	adds	r3, r3, r0
 8007bf8:	1418      	asrs	r0, r3, #16
 8007bfa:	b289      	uxth	r1, r1
 8007bfc:	041b      	lsls	r3, r3, #16
 8007bfe:	4319      	orrs	r1, r3
 8007c00:	9b05      	ldr	r3, [sp, #20]
 8007c02:	c302      	stmia	r3!, {r1}
 8007c04:	9305      	str	r3, [sp, #20]
 8007c06:	9b03      	ldr	r3, [sp, #12]
 8007c08:	42a3      	cmp	r3, r4
 8007c0a:	d8e7      	bhi.n	8007bdc <__mdiff+0x84>
 8007c0c:	0039      	movs	r1, r7
 8007c0e:	9c03      	ldr	r4, [sp, #12]
 8007c10:	3115      	adds	r1, #21
 8007c12:	2304      	movs	r3, #4
 8007c14:	428c      	cmp	r4, r1
 8007c16:	d304      	bcc.n	8007c22 <__mdiff+0xca>
 8007c18:	1be3      	subs	r3, r4, r7
 8007c1a:	3b15      	subs	r3, #21
 8007c1c:	089b      	lsrs	r3, r3, #2
 8007c1e:	3301      	adds	r3, #1
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	9901      	ldr	r1, [sp, #4]
 8007c24:	18cd      	adds	r5, r1, r3
 8007c26:	9904      	ldr	r1, [sp, #16]
 8007c28:	002e      	movs	r6, r5
 8007c2a:	18cb      	adds	r3, r1, r3
 8007c2c:	001f      	movs	r7, r3
 8007c2e:	9902      	ldr	r1, [sp, #8]
 8007c30:	428e      	cmp	r6, r1
 8007c32:	d311      	bcc.n	8007c58 <__mdiff+0x100>
 8007c34:	9c02      	ldr	r4, [sp, #8]
 8007c36:	1ee9      	subs	r1, r5, #3
 8007c38:	2000      	movs	r0, #0
 8007c3a:	428c      	cmp	r4, r1
 8007c3c:	d304      	bcc.n	8007c48 <__mdiff+0xf0>
 8007c3e:	0021      	movs	r1, r4
 8007c40:	3103      	adds	r1, #3
 8007c42:	1b49      	subs	r1, r1, r5
 8007c44:	0889      	lsrs	r1, r1, #2
 8007c46:	0088      	lsls	r0, r1, #2
 8007c48:	181b      	adds	r3, r3, r0
 8007c4a:	3b04      	subs	r3, #4
 8007c4c:	6819      	ldr	r1, [r3, #0]
 8007c4e:	2900      	cmp	r1, #0
 8007c50:	d010      	beq.n	8007c74 <__mdiff+0x11c>
 8007c52:	9b00      	ldr	r3, [sp, #0]
 8007c54:	6113      	str	r3, [r2, #16]
 8007c56:	e798      	b.n	8007b8a <__mdiff+0x32>
 8007c58:	4684      	mov	ip, r0
 8007c5a:	ce02      	ldmia	r6!, {r1}
 8007c5c:	b288      	uxth	r0, r1
 8007c5e:	4460      	add	r0, ip
 8007c60:	1400      	asrs	r0, r0, #16
 8007c62:	0c0c      	lsrs	r4, r1, #16
 8007c64:	1904      	adds	r4, r0, r4
 8007c66:	4461      	add	r1, ip
 8007c68:	1420      	asrs	r0, r4, #16
 8007c6a:	b289      	uxth	r1, r1
 8007c6c:	0424      	lsls	r4, r4, #16
 8007c6e:	4321      	orrs	r1, r4
 8007c70:	c702      	stmia	r7!, {r1}
 8007c72:	e7dc      	b.n	8007c2e <__mdiff+0xd6>
 8007c74:	9900      	ldr	r1, [sp, #0]
 8007c76:	3901      	subs	r1, #1
 8007c78:	9100      	str	r1, [sp, #0]
 8007c7a:	e7e6      	b.n	8007c4a <__mdiff+0xf2>
 8007c7c:	08009fe9 	.word	0x08009fe9
 8007c80:	08009ffa 	.word	0x08009ffa
 8007c84:	00000237 	.word	0x00000237
 8007c88:	00000245 	.word	0x00000245

08007c8c <__ulp>:
 8007c8c:	b510      	push	{r4, lr}
 8007c8e:	2400      	movs	r4, #0
 8007c90:	4b0c      	ldr	r3, [pc, #48]	@ (8007cc4 <__ulp+0x38>)
 8007c92:	4a0d      	ldr	r2, [pc, #52]	@ (8007cc8 <__ulp+0x3c>)
 8007c94:	400b      	ands	r3, r1
 8007c96:	189b      	adds	r3, r3, r2
 8007c98:	42a3      	cmp	r3, r4
 8007c9a:	dc06      	bgt.n	8007caa <__ulp+0x1e>
 8007c9c:	425b      	negs	r3, r3
 8007c9e:	151a      	asrs	r2, r3, #20
 8007ca0:	2a13      	cmp	r2, #19
 8007ca2:	dc05      	bgt.n	8007cb0 <__ulp+0x24>
 8007ca4:	2380      	movs	r3, #128	@ 0x80
 8007ca6:	031b      	lsls	r3, r3, #12
 8007ca8:	4113      	asrs	r3, r2
 8007caa:	0019      	movs	r1, r3
 8007cac:	0020      	movs	r0, r4
 8007cae:	bd10      	pop	{r4, pc}
 8007cb0:	3a14      	subs	r2, #20
 8007cb2:	2401      	movs	r4, #1
 8007cb4:	2a1e      	cmp	r2, #30
 8007cb6:	dc02      	bgt.n	8007cbe <__ulp+0x32>
 8007cb8:	2480      	movs	r4, #128	@ 0x80
 8007cba:	0624      	lsls	r4, r4, #24
 8007cbc:	40d4      	lsrs	r4, r2
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	e7f3      	b.n	8007caa <__ulp+0x1e>
 8007cc2:	46c0      	nop			@ (mov r8, r8)
 8007cc4:	7ff00000 	.word	0x7ff00000
 8007cc8:	fcc00000 	.word	0xfcc00000

08007ccc <__b2d>:
 8007ccc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cce:	0006      	movs	r6, r0
 8007cd0:	6903      	ldr	r3, [r0, #16]
 8007cd2:	3614      	adds	r6, #20
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	18f3      	adds	r3, r6, r3
 8007cd8:	1f1d      	subs	r5, r3, #4
 8007cda:	682c      	ldr	r4, [r5, #0]
 8007cdc:	000f      	movs	r7, r1
 8007cde:	0020      	movs	r0, r4
 8007ce0:	9301      	str	r3, [sp, #4]
 8007ce2:	f7ff fd3b 	bl	800775c <__hi0bits>
 8007ce6:	2220      	movs	r2, #32
 8007ce8:	1a12      	subs	r2, r2, r0
 8007cea:	603a      	str	r2, [r7, #0]
 8007cec:	0003      	movs	r3, r0
 8007cee:	4a1c      	ldr	r2, [pc, #112]	@ (8007d60 <__b2d+0x94>)
 8007cf0:	280a      	cmp	r0, #10
 8007cf2:	dc15      	bgt.n	8007d20 <__b2d+0x54>
 8007cf4:	210b      	movs	r1, #11
 8007cf6:	0027      	movs	r7, r4
 8007cf8:	1a09      	subs	r1, r1, r0
 8007cfa:	40cf      	lsrs	r7, r1
 8007cfc:	433a      	orrs	r2, r7
 8007cfe:	468c      	mov	ip, r1
 8007d00:	0011      	movs	r1, r2
 8007d02:	2200      	movs	r2, #0
 8007d04:	42ae      	cmp	r6, r5
 8007d06:	d202      	bcs.n	8007d0e <__b2d+0x42>
 8007d08:	9a01      	ldr	r2, [sp, #4]
 8007d0a:	3a08      	subs	r2, #8
 8007d0c:	6812      	ldr	r2, [r2, #0]
 8007d0e:	3315      	adds	r3, #21
 8007d10:	409c      	lsls	r4, r3
 8007d12:	4663      	mov	r3, ip
 8007d14:	0027      	movs	r7, r4
 8007d16:	40da      	lsrs	r2, r3
 8007d18:	4317      	orrs	r7, r2
 8007d1a:	0038      	movs	r0, r7
 8007d1c:	b003      	add	sp, #12
 8007d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d20:	2700      	movs	r7, #0
 8007d22:	42ae      	cmp	r6, r5
 8007d24:	d202      	bcs.n	8007d2c <__b2d+0x60>
 8007d26:	9d01      	ldr	r5, [sp, #4]
 8007d28:	3d08      	subs	r5, #8
 8007d2a:	682f      	ldr	r7, [r5, #0]
 8007d2c:	210b      	movs	r1, #11
 8007d2e:	4249      	negs	r1, r1
 8007d30:	468c      	mov	ip, r1
 8007d32:	449c      	add	ip, r3
 8007d34:	2b0b      	cmp	r3, #11
 8007d36:	d010      	beq.n	8007d5a <__b2d+0x8e>
 8007d38:	4661      	mov	r1, ip
 8007d3a:	2320      	movs	r3, #32
 8007d3c:	408c      	lsls	r4, r1
 8007d3e:	1a5b      	subs	r3, r3, r1
 8007d40:	0039      	movs	r1, r7
 8007d42:	40d9      	lsrs	r1, r3
 8007d44:	430c      	orrs	r4, r1
 8007d46:	4322      	orrs	r2, r4
 8007d48:	0011      	movs	r1, r2
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	42b5      	cmp	r5, r6
 8007d4e:	d901      	bls.n	8007d54 <__b2d+0x88>
 8007d50:	3d04      	subs	r5, #4
 8007d52:	682a      	ldr	r2, [r5, #0]
 8007d54:	4664      	mov	r4, ip
 8007d56:	40a7      	lsls	r7, r4
 8007d58:	e7dd      	b.n	8007d16 <__b2d+0x4a>
 8007d5a:	4322      	orrs	r2, r4
 8007d5c:	0011      	movs	r1, r2
 8007d5e:	e7dc      	b.n	8007d1a <__b2d+0x4e>
 8007d60:	3ff00000 	.word	0x3ff00000

08007d64 <__d2b>:
 8007d64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d66:	2101      	movs	r1, #1
 8007d68:	0016      	movs	r6, r2
 8007d6a:	001f      	movs	r7, r3
 8007d6c:	f7ff fbfe 	bl	800756c <_Balloc>
 8007d70:	1e04      	subs	r4, r0, #0
 8007d72:	d105      	bne.n	8007d80 <__d2b+0x1c>
 8007d74:	0022      	movs	r2, r4
 8007d76:	4b25      	ldr	r3, [pc, #148]	@ (8007e0c <__d2b+0xa8>)
 8007d78:	4825      	ldr	r0, [pc, #148]	@ (8007e10 <__d2b+0xac>)
 8007d7a:	4926      	ldr	r1, [pc, #152]	@ (8007e14 <__d2b+0xb0>)
 8007d7c:	f001 f9b6 	bl	80090ec <__assert_func>
 8007d80:	033b      	lsls	r3, r7, #12
 8007d82:	007d      	lsls	r5, r7, #1
 8007d84:	0b1b      	lsrs	r3, r3, #12
 8007d86:	0d6d      	lsrs	r5, r5, #21
 8007d88:	d002      	beq.n	8007d90 <__d2b+0x2c>
 8007d8a:	2280      	movs	r2, #128	@ 0x80
 8007d8c:	0352      	lsls	r2, r2, #13
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	9301      	str	r3, [sp, #4]
 8007d92:	2e00      	cmp	r6, #0
 8007d94:	d025      	beq.n	8007de2 <__d2b+0x7e>
 8007d96:	4668      	mov	r0, sp
 8007d98:	9600      	str	r6, [sp, #0]
 8007d9a:	f7ff fd00 	bl	800779e <__lo0bits>
 8007d9e:	9b01      	ldr	r3, [sp, #4]
 8007da0:	9900      	ldr	r1, [sp, #0]
 8007da2:	2800      	cmp	r0, #0
 8007da4:	d01b      	beq.n	8007dde <__d2b+0x7a>
 8007da6:	2220      	movs	r2, #32
 8007da8:	001e      	movs	r6, r3
 8007daa:	1a12      	subs	r2, r2, r0
 8007dac:	4096      	lsls	r6, r2
 8007dae:	0032      	movs	r2, r6
 8007db0:	40c3      	lsrs	r3, r0
 8007db2:	430a      	orrs	r2, r1
 8007db4:	6162      	str	r2, [r4, #20]
 8007db6:	9301      	str	r3, [sp, #4]
 8007db8:	9e01      	ldr	r6, [sp, #4]
 8007dba:	61a6      	str	r6, [r4, #24]
 8007dbc:	1e73      	subs	r3, r6, #1
 8007dbe:	419e      	sbcs	r6, r3
 8007dc0:	3601      	adds	r6, #1
 8007dc2:	6126      	str	r6, [r4, #16]
 8007dc4:	2d00      	cmp	r5, #0
 8007dc6:	d014      	beq.n	8007df2 <__d2b+0x8e>
 8007dc8:	2635      	movs	r6, #53	@ 0x35
 8007dca:	4b13      	ldr	r3, [pc, #76]	@ (8007e18 <__d2b+0xb4>)
 8007dcc:	18ed      	adds	r5, r5, r3
 8007dce:	9b08      	ldr	r3, [sp, #32]
 8007dd0:	182d      	adds	r5, r5, r0
 8007dd2:	601d      	str	r5, [r3, #0]
 8007dd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd6:	1a36      	subs	r6, r6, r0
 8007dd8:	601e      	str	r6, [r3, #0]
 8007dda:	0020      	movs	r0, r4
 8007ddc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007dde:	6161      	str	r1, [r4, #20]
 8007de0:	e7ea      	b.n	8007db8 <__d2b+0x54>
 8007de2:	a801      	add	r0, sp, #4
 8007de4:	f7ff fcdb 	bl	800779e <__lo0bits>
 8007de8:	9b01      	ldr	r3, [sp, #4]
 8007dea:	2601      	movs	r6, #1
 8007dec:	6163      	str	r3, [r4, #20]
 8007dee:	3020      	adds	r0, #32
 8007df0:	e7e7      	b.n	8007dc2 <__d2b+0x5e>
 8007df2:	4b0a      	ldr	r3, [pc, #40]	@ (8007e1c <__d2b+0xb8>)
 8007df4:	18c0      	adds	r0, r0, r3
 8007df6:	9b08      	ldr	r3, [sp, #32]
 8007df8:	6018      	str	r0, [r3, #0]
 8007dfa:	4b09      	ldr	r3, [pc, #36]	@ (8007e20 <__d2b+0xbc>)
 8007dfc:	18f3      	adds	r3, r6, r3
 8007dfe:	009b      	lsls	r3, r3, #2
 8007e00:	18e3      	adds	r3, r4, r3
 8007e02:	6958      	ldr	r0, [r3, #20]
 8007e04:	f7ff fcaa 	bl	800775c <__hi0bits>
 8007e08:	0176      	lsls	r6, r6, #5
 8007e0a:	e7e3      	b.n	8007dd4 <__d2b+0x70>
 8007e0c:	08009fe9 	.word	0x08009fe9
 8007e10:	08009ffa 	.word	0x08009ffa
 8007e14:	0000030f 	.word	0x0000030f
 8007e18:	fffffbcd 	.word	0xfffffbcd
 8007e1c:	fffffbce 	.word	0xfffffbce
 8007e20:	3fffffff 	.word	0x3fffffff

08007e24 <__ratio>:
 8007e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e26:	b087      	sub	sp, #28
 8007e28:	000f      	movs	r7, r1
 8007e2a:	a904      	add	r1, sp, #16
 8007e2c:	0006      	movs	r6, r0
 8007e2e:	f7ff ff4d 	bl	8007ccc <__b2d>
 8007e32:	9000      	str	r0, [sp, #0]
 8007e34:	9101      	str	r1, [sp, #4]
 8007e36:	9b00      	ldr	r3, [sp, #0]
 8007e38:	9c01      	ldr	r4, [sp, #4]
 8007e3a:	0038      	movs	r0, r7
 8007e3c:	a905      	add	r1, sp, #20
 8007e3e:	9302      	str	r3, [sp, #8]
 8007e40:	9403      	str	r4, [sp, #12]
 8007e42:	f7ff ff43 	bl	8007ccc <__b2d>
 8007e46:	000d      	movs	r5, r1
 8007e48:	0002      	movs	r2, r0
 8007e4a:	000b      	movs	r3, r1
 8007e4c:	6930      	ldr	r0, [r6, #16]
 8007e4e:	6939      	ldr	r1, [r7, #16]
 8007e50:	9e04      	ldr	r6, [sp, #16]
 8007e52:	1a40      	subs	r0, r0, r1
 8007e54:	9905      	ldr	r1, [sp, #20]
 8007e56:	0140      	lsls	r0, r0, #5
 8007e58:	1a71      	subs	r1, r6, r1
 8007e5a:	1841      	adds	r1, r0, r1
 8007e5c:	0508      	lsls	r0, r1, #20
 8007e5e:	2900      	cmp	r1, #0
 8007e60:	dd08      	ble.n	8007e74 <__ratio+0x50>
 8007e62:	9901      	ldr	r1, [sp, #4]
 8007e64:	1841      	adds	r1, r0, r1
 8007e66:	9103      	str	r1, [sp, #12]
 8007e68:	9802      	ldr	r0, [sp, #8]
 8007e6a:	9903      	ldr	r1, [sp, #12]
 8007e6c:	f7f8 feee 	bl	8000c4c <__aeabi_ddiv>
 8007e70:	b007      	add	sp, #28
 8007e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e74:	1a2b      	subs	r3, r5, r0
 8007e76:	e7f7      	b.n	8007e68 <__ratio+0x44>

08007e78 <__copybits>:
 8007e78:	b570      	push	{r4, r5, r6, lr}
 8007e7a:	0014      	movs	r4, r2
 8007e7c:	0005      	movs	r5, r0
 8007e7e:	3901      	subs	r1, #1
 8007e80:	6913      	ldr	r3, [r2, #16]
 8007e82:	1149      	asrs	r1, r1, #5
 8007e84:	3101      	adds	r1, #1
 8007e86:	0089      	lsls	r1, r1, #2
 8007e88:	3414      	adds	r4, #20
 8007e8a:	009b      	lsls	r3, r3, #2
 8007e8c:	1841      	adds	r1, r0, r1
 8007e8e:	18e3      	adds	r3, r4, r3
 8007e90:	42a3      	cmp	r3, r4
 8007e92:	d80d      	bhi.n	8007eb0 <__copybits+0x38>
 8007e94:	0014      	movs	r4, r2
 8007e96:	3411      	adds	r4, #17
 8007e98:	2500      	movs	r5, #0
 8007e9a:	429c      	cmp	r4, r3
 8007e9c:	d803      	bhi.n	8007ea6 <__copybits+0x2e>
 8007e9e:	1a9b      	subs	r3, r3, r2
 8007ea0:	3b11      	subs	r3, #17
 8007ea2:	089b      	lsrs	r3, r3, #2
 8007ea4:	009d      	lsls	r5, r3, #2
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	1940      	adds	r0, r0, r5
 8007eaa:	4281      	cmp	r1, r0
 8007eac:	d803      	bhi.n	8007eb6 <__copybits+0x3e>
 8007eae:	bd70      	pop	{r4, r5, r6, pc}
 8007eb0:	cc40      	ldmia	r4!, {r6}
 8007eb2:	c540      	stmia	r5!, {r6}
 8007eb4:	e7ec      	b.n	8007e90 <__copybits+0x18>
 8007eb6:	c008      	stmia	r0!, {r3}
 8007eb8:	e7f7      	b.n	8007eaa <__copybits+0x32>

08007eba <__any_on>:
 8007eba:	0002      	movs	r2, r0
 8007ebc:	6900      	ldr	r0, [r0, #16]
 8007ebe:	b510      	push	{r4, lr}
 8007ec0:	3214      	adds	r2, #20
 8007ec2:	114b      	asrs	r3, r1, #5
 8007ec4:	4298      	cmp	r0, r3
 8007ec6:	db13      	blt.n	8007ef0 <__any_on+0x36>
 8007ec8:	dd0c      	ble.n	8007ee4 <__any_on+0x2a>
 8007eca:	241f      	movs	r4, #31
 8007ecc:	0008      	movs	r0, r1
 8007ece:	4020      	ands	r0, r4
 8007ed0:	4221      	tst	r1, r4
 8007ed2:	d007      	beq.n	8007ee4 <__any_on+0x2a>
 8007ed4:	0099      	lsls	r1, r3, #2
 8007ed6:	588c      	ldr	r4, [r1, r2]
 8007ed8:	0021      	movs	r1, r4
 8007eda:	40c1      	lsrs	r1, r0
 8007edc:	4081      	lsls	r1, r0
 8007ede:	2001      	movs	r0, #1
 8007ee0:	428c      	cmp	r4, r1
 8007ee2:	d104      	bne.n	8007eee <__any_on+0x34>
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	18d3      	adds	r3, r2, r3
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d803      	bhi.n	8007ef4 <__any_on+0x3a>
 8007eec:	2000      	movs	r0, #0
 8007eee:	bd10      	pop	{r4, pc}
 8007ef0:	0003      	movs	r3, r0
 8007ef2:	e7f7      	b.n	8007ee4 <__any_on+0x2a>
 8007ef4:	3b04      	subs	r3, #4
 8007ef6:	6819      	ldr	r1, [r3, #0]
 8007ef8:	2900      	cmp	r1, #0
 8007efa:	d0f5      	beq.n	8007ee8 <__any_on+0x2e>
 8007efc:	2001      	movs	r0, #1
 8007efe:	e7f6      	b.n	8007eee <__any_on+0x34>

08007f00 <sulp>:
 8007f00:	b570      	push	{r4, r5, r6, lr}
 8007f02:	0016      	movs	r6, r2
 8007f04:	000d      	movs	r5, r1
 8007f06:	f7ff fec1 	bl	8007c8c <__ulp>
 8007f0a:	2e00      	cmp	r6, #0
 8007f0c:	d00d      	beq.n	8007f2a <sulp+0x2a>
 8007f0e:	236b      	movs	r3, #107	@ 0x6b
 8007f10:	006a      	lsls	r2, r5, #1
 8007f12:	0d52      	lsrs	r2, r2, #21
 8007f14:	1a9b      	subs	r3, r3, r2
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	dd07      	ble.n	8007f2a <sulp+0x2a>
 8007f1a:	2400      	movs	r4, #0
 8007f1c:	4a03      	ldr	r2, [pc, #12]	@ (8007f2c <sulp+0x2c>)
 8007f1e:	051b      	lsls	r3, r3, #20
 8007f20:	189d      	adds	r5, r3, r2
 8007f22:	002b      	movs	r3, r5
 8007f24:	0022      	movs	r2, r4
 8007f26:	f7f9 fad5 	bl	80014d4 <__aeabi_dmul>
 8007f2a:	bd70      	pop	{r4, r5, r6, pc}
 8007f2c:	3ff00000 	.word	0x3ff00000

08007f30 <_strtod_l>:
 8007f30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f32:	b0a3      	sub	sp, #140	@ 0x8c
 8007f34:	921b      	str	r2, [sp, #108]	@ 0x6c
 8007f36:	2200      	movs	r2, #0
 8007f38:	2600      	movs	r6, #0
 8007f3a:	2700      	movs	r7, #0
 8007f3c:	9005      	str	r0, [sp, #20]
 8007f3e:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f40:	921e      	str	r2, [sp, #120]	@ 0x78
 8007f42:	911d      	str	r1, [sp, #116]	@ 0x74
 8007f44:	780a      	ldrb	r2, [r1, #0]
 8007f46:	2a2b      	cmp	r2, #43	@ 0x2b
 8007f48:	d053      	beq.n	8007ff2 <_strtod_l+0xc2>
 8007f4a:	d83f      	bhi.n	8007fcc <_strtod_l+0x9c>
 8007f4c:	2a0d      	cmp	r2, #13
 8007f4e:	d839      	bhi.n	8007fc4 <_strtod_l+0x94>
 8007f50:	2a08      	cmp	r2, #8
 8007f52:	d839      	bhi.n	8007fc8 <_strtod_l+0x98>
 8007f54:	2a00      	cmp	r2, #0
 8007f56:	d042      	beq.n	8007fde <_strtod_l+0xae>
 8007f58:	2200      	movs	r2, #0
 8007f5a:	9212      	str	r2, [sp, #72]	@ 0x48
 8007f5c:	2100      	movs	r1, #0
 8007f5e:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8007f60:	910c      	str	r1, [sp, #48]	@ 0x30
 8007f62:	782a      	ldrb	r2, [r5, #0]
 8007f64:	2a30      	cmp	r2, #48	@ 0x30
 8007f66:	d000      	beq.n	8007f6a <_strtod_l+0x3a>
 8007f68:	e083      	b.n	8008072 <_strtod_l+0x142>
 8007f6a:	786a      	ldrb	r2, [r5, #1]
 8007f6c:	3120      	adds	r1, #32
 8007f6e:	438a      	bics	r2, r1
 8007f70:	2a58      	cmp	r2, #88	@ 0x58
 8007f72:	d000      	beq.n	8007f76 <_strtod_l+0x46>
 8007f74:	e073      	b.n	800805e <_strtod_l+0x12e>
 8007f76:	9302      	str	r3, [sp, #8]
 8007f78:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007f7a:	4a95      	ldr	r2, [pc, #596]	@ (80081d0 <_strtod_l+0x2a0>)
 8007f7c:	9301      	str	r3, [sp, #4]
 8007f7e:	ab1e      	add	r3, sp, #120	@ 0x78
 8007f80:	9300      	str	r3, [sp, #0]
 8007f82:	9805      	ldr	r0, [sp, #20]
 8007f84:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007f86:	a91d      	add	r1, sp, #116	@ 0x74
 8007f88:	f001 f964 	bl	8009254 <__gethex>
 8007f8c:	230f      	movs	r3, #15
 8007f8e:	0002      	movs	r2, r0
 8007f90:	401a      	ands	r2, r3
 8007f92:	0004      	movs	r4, r0
 8007f94:	9206      	str	r2, [sp, #24]
 8007f96:	4218      	tst	r0, r3
 8007f98:	d005      	beq.n	8007fa6 <_strtod_l+0x76>
 8007f9a:	2a06      	cmp	r2, #6
 8007f9c:	d12b      	bne.n	8007ff6 <_strtod_l+0xc6>
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	3501      	adds	r5, #1
 8007fa2:	951d      	str	r5, [sp, #116]	@ 0x74
 8007fa4:	9312      	str	r3, [sp, #72]	@ 0x48
 8007fa6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d002      	beq.n	8007fb2 <_strtod_l+0x82>
 8007fac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007fae:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007fb0:	6013      	str	r3, [r2, #0]
 8007fb2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d019      	beq.n	8007fec <_strtod_l+0xbc>
 8007fb8:	2380      	movs	r3, #128	@ 0x80
 8007fba:	0030      	movs	r0, r6
 8007fbc:	061b      	lsls	r3, r3, #24
 8007fbe:	18f9      	adds	r1, r7, r3
 8007fc0:	b023      	add	sp, #140	@ 0x8c
 8007fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fc4:	2a20      	cmp	r2, #32
 8007fc6:	d1c7      	bne.n	8007f58 <_strtod_l+0x28>
 8007fc8:	3101      	adds	r1, #1
 8007fca:	e7ba      	b.n	8007f42 <_strtod_l+0x12>
 8007fcc:	2a2d      	cmp	r2, #45	@ 0x2d
 8007fce:	d1c3      	bne.n	8007f58 <_strtod_l+0x28>
 8007fd0:	3a2c      	subs	r2, #44	@ 0x2c
 8007fd2:	9212      	str	r2, [sp, #72]	@ 0x48
 8007fd4:	1c4a      	adds	r2, r1, #1
 8007fd6:	921d      	str	r2, [sp, #116]	@ 0x74
 8007fd8:	784a      	ldrb	r2, [r1, #1]
 8007fda:	2a00      	cmp	r2, #0
 8007fdc:	d1be      	bne.n	8007f5c <_strtod_l+0x2c>
 8007fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe0:	931d      	str	r3, [sp, #116]	@ 0x74
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	9312      	str	r3, [sp, #72]	@ 0x48
 8007fe6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d1df      	bne.n	8007fac <_strtod_l+0x7c>
 8007fec:	0030      	movs	r0, r6
 8007fee:	0039      	movs	r1, r7
 8007ff0:	e7e6      	b.n	8007fc0 <_strtod_l+0x90>
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	e7ed      	b.n	8007fd2 <_strtod_l+0xa2>
 8007ff6:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8007ff8:	2a00      	cmp	r2, #0
 8007ffa:	d007      	beq.n	800800c <_strtod_l+0xdc>
 8007ffc:	2135      	movs	r1, #53	@ 0x35
 8007ffe:	a820      	add	r0, sp, #128	@ 0x80
 8008000:	f7ff ff3a 	bl	8007e78 <__copybits>
 8008004:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008006:	9805      	ldr	r0, [sp, #20]
 8008008:	f7ff faf4 	bl	80075f4 <_Bfree>
 800800c:	9806      	ldr	r0, [sp, #24]
 800800e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008010:	3801      	subs	r0, #1
 8008012:	2804      	cmp	r0, #4
 8008014:	d806      	bhi.n	8008024 <_strtod_l+0xf4>
 8008016:	f7f8 f87f 	bl	8000118 <__gnu_thumb1_case_uqi>
 800801a:	0312      	.short	0x0312
 800801c:	1e1c      	.short	0x1e1c
 800801e:	12          	.byte	0x12
 800801f:	00          	.byte	0x00
 8008020:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008022:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8008024:	05e4      	lsls	r4, r4, #23
 8008026:	d502      	bpl.n	800802e <_strtod_l+0xfe>
 8008028:	2380      	movs	r3, #128	@ 0x80
 800802a:	061b      	lsls	r3, r3, #24
 800802c:	431f      	orrs	r7, r3
 800802e:	4b69      	ldr	r3, [pc, #420]	@ (80081d4 <_strtod_l+0x2a4>)
 8008030:	423b      	tst	r3, r7
 8008032:	d1b8      	bne.n	8007fa6 <_strtod_l+0x76>
 8008034:	f7fe fad6 	bl	80065e4 <__errno>
 8008038:	2322      	movs	r3, #34	@ 0x22
 800803a:	6003      	str	r3, [r0, #0]
 800803c:	e7b3      	b.n	8007fa6 <_strtod_l+0x76>
 800803e:	4966      	ldr	r1, [pc, #408]	@ (80081d8 <_strtod_l+0x2a8>)
 8008040:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008042:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008044:	400a      	ands	r2, r1
 8008046:	4965      	ldr	r1, [pc, #404]	@ (80081dc <_strtod_l+0x2ac>)
 8008048:	185b      	adds	r3, r3, r1
 800804a:	051b      	lsls	r3, r3, #20
 800804c:	431a      	orrs	r2, r3
 800804e:	0017      	movs	r7, r2
 8008050:	e7e8      	b.n	8008024 <_strtod_l+0xf4>
 8008052:	4f60      	ldr	r7, [pc, #384]	@ (80081d4 <_strtod_l+0x2a4>)
 8008054:	e7e6      	b.n	8008024 <_strtod_l+0xf4>
 8008056:	2601      	movs	r6, #1
 8008058:	4f61      	ldr	r7, [pc, #388]	@ (80081e0 <_strtod_l+0x2b0>)
 800805a:	4276      	negs	r6, r6
 800805c:	e7e2      	b.n	8008024 <_strtod_l+0xf4>
 800805e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008060:	1c5a      	adds	r2, r3, #1
 8008062:	921d      	str	r2, [sp, #116]	@ 0x74
 8008064:	785b      	ldrb	r3, [r3, #1]
 8008066:	2b30      	cmp	r3, #48	@ 0x30
 8008068:	d0f9      	beq.n	800805e <_strtod_l+0x12e>
 800806a:	2b00      	cmp	r3, #0
 800806c:	d09b      	beq.n	8007fa6 <_strtod_l+0x76>
 800806e:	2301      	movs	r3, #1
 8008070:	930c      	str	r3, [sp, #48]	@ 0x30
 8008072:	2500      	movs	r5, #0
 8008074:	220a      	movs	r2, #10
 8008076:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008078:	950d      	str	r5, [sp, #52]	@ 0x34
 800807a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800807c:	9508      	str	r5, [sp, #32]
 800807e:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8008080:	7804      	ldrb	r4, [r0, #0]
 8008082:	0023      	movs	r3, r4
 8008084:	3b30      	subs	r3, #48	@ 0x30
 8008086:	b2d9      	uxtb	r1, r3
 8008088:	2909      	cmp	r1, #9
 800808a:	d927      	bls.n	80080dc <_strtod_l+0x1ac>
 800808c:	2201      	movs	r2, #1
 800808e:	4955      	ldr	r1, [pc, #340]	@ (80081e4 <_strtod_l+0x2b4>)
 8008090:	f000 fff8 	bl	8009084 <strncmp>
 8008094:	2800      	cmp	r0, #0
 8008096:	d031      	beq.n	80080fc <_strtod_l+0x1cc>
 8008098:	2000      	movs	r0, #0
 800809a:	0023      	movs	r3, r4
 800809c:	4684      	mov	ip, r0
 800809e:	9a08      	ldr	r2, [sp, #32]
 80080a0:	900e      	str	r0, [sp, #56]	@ 0x38
 80080a2:	9206      	str	r2, [sp, #24]
 80080a4:	2220      	movs	r2, #32
 80080a6:	0019      	movs	r1, r3
 80080a8:	4391      	bics	r1, r2
 80080aa:	000a      	movs	r2, r1
 80080ac:	2100      	movs	r1, #0
 80080ae:	9107      	str	r1, [sp, #28]
 80080b0:	2a45      	cmp	r2, #69	@ 0x45
 80080b2:	d000      	beq.n	80080b6 <_strtod_l+0x186>
 80080b4:	e0c0      	b.n	8008238 <_strtod_l+0x308>
 80080b6:	9b06      	ldr	r3, [sp, #24]
 80080b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80080ba:	4303      	orrs	r3, r0
 80080bc:	4313      	orrs	r3, r2
 80080be:	428b      	cmp	r3, r1
 80080c0:	d08d      	beq.n	8007fde <_strtod_l+0xae>
 80080c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80080c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80080c6:	3301      	adds	r3, #1
 80080c8:	931d      	str	r3, [sp, #116]	@ 0x74
 80080ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080cc:	785b      	ldrb	r3, [r3, #1]
 80080ce:	2b2b      	cmp	r3, #43	@ 0x2b
 80080d0:	d070      	beq.n	80081b4 <_strtod_l+0x284>
 80080d2:	000c      	movs	r4, r1
 80080d4:	2b2d      	cmp	r3, #45	@ 0x2d
 80080d6:	d173      	bne.n	80081c0 <_strtod_l+0x290>
 80080d8:	2401      	movs	r4, #1
 80080da:	e06c      	b.n	80081b6 <_strtod_l+0x286>
 80080dc:	9908      	ldr	r1, [sp, #32]
 80080de:	2908      	cmp	r1, #8
 80080e0:	dc09      	bgt.n	80080f6 <_strtod_l+0x1c6>
 80080e2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80080e4:	4351      	muls	r1, r2
 80080e6:	185b      	adds	r3, r3, r1
 80080e8:	930d      	str	r3, [sp, #52]	@ 0x34
 80080ea:	9b08      	ldr	r3, [sp, #32]
 80080ec:	3001      	adds	r0, #1
 80080ee:	3301      	adds	r3, #1
 80080f0:	9308      	str	r3, [sp, #32]
 80080f2:	901d      	str	r0, [sp, #116]	@ 0x74
 80080f4:	e7c3      	b.n	800807e <_strtod_l+0x14e>
 80080f6:	4355      	muls	r5, r2
 80080f8:	195d      	adds	r5, r3, r5
 80080fa:	e7f6      	b.n	80080ea <_strtod_l+0x1ba>
 80080fc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80080fe:	1c5a      	adds	r2, r3, #1
 8008100:	921d      	str	r2, [sp, #116]	@ 0x74
 8008102:	9a08      	ldr	r2, [sp, #32]
 8008104:	785b      	ldrb	r3, [r3, #1]
 8008106:	2a00      	cmp	r2, #0
 8008108:	d03a      	beq.n	8008180 <_strtod_l+0x250>
 800810a:	900e      	str	r0, [sp, #56]	@ 0x38
 800810c:	9206      	str	r2, [sp, #24]
 800810e:	001a      	movs	r2, r3
 8008110:	3a30      	subs	r2, #48	@ 0x30
 8008112:	2a09      	cmp	r2, #9
 8008114:	d912      	bls.n	800813c <_strtod_l+0x20c>
 8008116:	2201      	movs	r2, #1
 8008118:	4694      	mov	ip, r2
 800811a:	e7c3      	b.n	80080a4 <_strtod_l+0x174>
 800811c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800811e:	3001      	adds	r0, #1
 8008120:	1c5a      	adds	r2, r3, #1
 8008122:	921d      	str	r2, [sp, #116]	@ 0x74
 8008124:	785b      	ldrb	r3, [r3, #1]
 8008126:	2b30      	cmp	r3, #48	@ 0x30
 8008128:	d0f8      	beq.n	800811c <_strtod_l+0x1ec>
 800812a:	001a      	movs	r2, r3
 800812c:	3a31      	subs	r2, #49	@ 0x31
 800812e:	2a08      	cmp	r2, #8
 8008130:	d83b      	bhi.n	80081aa <_strtod_l+0x27a>
 8008132:	900e      	str	r0, [sp, #56]	@ 0x38
 8008134:	2000      	movs	r0, #0
 8008136:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008138:	9006      	str	r0, [sp, #24]
 800813a:	9213      	str	r2, [sp, #76]	@ 0x4c
 800813c:	001a      	movs	r2, r3
 800813e:	1c41      	adds	r1, r0, #1
 8008140:	3a30      	subs	r2, #48	@ 0x30
 8008142:	2b30      	cmp	r3, #48	@ 0x30
 8008144:	d016      	beq.n	8008174 <_strtod_l+0x244>
 8008146:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008148:	185b      	adds	r3, r3, r1
 800814a:	930e      	str	r3, [sp, #56]	@ 0x38
 800814c:	9b06      	ldr	r3, [sp, #24]
 800814e:	210a      	movs	r1, #10
 8008150:	469c      	mov	ip, r3
 8008152:	4484      	add	ip, r0
 8008154:	459c      	cmp	ip, r3
 8008156:	d115      	bne.n	8008184 <_strtod_l+0x254>
 8008158:	9906      	ldr	r1, [sp, #24]
 800815a:	9b06      	ldr	r3, [sp, #24]
 800815c:	3101      	adds	r1, #1
 800815e:	1809      	adds	r1, r1, r0
 8008160:	181b      	adds	r3, r3, r0
 8008162:	9106      	str	r1, [sp, #24]
 8008164:	2b08      	cmp	r3, #8
 8008166:	dc19      	bgt.n	800819c <_strtod_l+0x26c>
 8008168:	230a      	movs	r3, #10
 800816a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800816c:	434b      	muls	r3, r1
 800816e:	2100      	movs	r1, #0
 8008170:	18d3      	adds	r3, r2, r3
 8008172:	930d      	str	r3, [sp, #52]	@ 0x34
 8008174:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008176:	0008      	movs	r0, r1
 8008178:	1c5a      	adds	r2, r3, #1
 800817a:	921d      	str	r2, [sp, #116]	@ 0x74
 800817c:	785b      	ldrb	r3, [r3, #1]
 800817e:	e7c6      	b.n	800810e <_strtod_l+0x1de>
 8008180:	9808      	ldr	r0, [sp, #32]
 8008182:	e7d0      	b.n	8008126 <_strtod_l+0x1f6>
 8008184:	1c5c      	adds	r4, r3, #1
 8008186:	2b08      	cmp	r3, #8
 8008188:	dc04      	bgt.n	8008194 <_strtod_l+0x264>
 800818a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800818c:	434b      	muls	r3, r1
 800818e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008190:	0023      	movs	r3, r4
 8008192:	e7df      	b.n	8008154 <_strtod_l+0x224>
 8008194:	2c10      	cmp	r4, #16
 8008196:	dcfb      	bgt.n	8008190 <_strtod_l+0x260>
 8008198:	434d      	muls	r5, r1
 800819a:	e7f9      	b.n	8008190 <_strtod_l+0x260>
 800819c:	2100      	movs	r1, #0
 800819e:	2b0f      	cmp	r3, #15
 80081a0:	dce8      	bgt.n	8008174 <_strtod_l+0x244>
 80081a2:	230a      	movs	r3, #10
 80081a4:	435d      	muls	r5, r3
 80081a6:	1955      	adds	r5, r2, r5
 80081a8:	e7e4      	b.n	8008174 <_strtod_l+0x244>
 80081aa:	2200      	movs	r2, #0
 80081ac:	920e      	str	r2, [sp, #56]	@ 0x38
 80081ae:	9206      	str	r2, [sp, #24]
 80081b0:	3201      	adds	r2, #1
 80081b2:	e7b1      	b.n	8008118 <_strtod_l+0x1e8>
 80081b4:	2400      	movs	r4, #0
 80081b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081b8:	3302      	adds	r3, #2
 80081ba:	931d      	str	r3, [sp, #116]	@ 0x74
 80081bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081be:	789b      	ldrb	r3, [r3, #2]
 80081c0:	001a      	movs	r2, r3
 80081c2:	3a30      	subs	r2, #48	@ 0x30
 80081c4:	2a09      	cmp	r2, #9
 80081c6:	d913      	bls.n	80081f0 <_strtod_l+0x2c0>
 80081c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081ca:	921d      	str	r2, [sp, #116]	@ 0x74
 80081cc:	2200      	movs	r2, #0
 80081ce:	e032      	b.n	8008236 <_strtod_l+0x306>
 80081d0:	0800a168 	.word	0x0800a168
 80081d4:	7ff00000 	.word	0x7ff00000
 80081d8:	ffefffff 	.word	0xffefffff
 80081dc:	00000433 	.word	0x00000433
 80081e0:	7fffffff 	.word	0x7fffffff
 80081e4:	0800a150 	.word	0x0800a150
 80081e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80081ea:	1c5a      	adds	r2, r3, #1
 80081ec:	921d      	str	r2, [sp, #116]	@ 0x74
 80081ee:	785b      	ldrb	r3, [r3, #1]
 80081f0:	2b30      	cmp	r3, #48	@ 0x30
 80081f2:	d0f9      	beq.n	80081e8 <_strtod_l+0x2b8>
 80081f4:	2200      	movs	r2, #0
 80081f6:	9207      	str	r2, [sp, #28]
 80081f8:	001a      	movs	r2, r3
 80081fa:	3a31      	subs	r2, #49	@ 0x31
 80081fc:	2a08      	cmp	r2, #8
 80081fe:	d81b      	bhi.n	8008238 <_strtod_l+0x308>
 8008200:	3b30      	subs	r3, #48	@ 0x30
 8008202:	9310      	str	r3, [sp, #64]	@ 0x40
 8008204:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008206:	9307      	str	r3, [sp, #28]
 8008208:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800820a:	1c59      	adds	r1, r3, #1
 800820c:	911d      	str	r1, [sp, #116]	@ 0x74
 800820e:	785b      	ldrb	r3, [r3, #1]
 8008210:	001a      	movs	r2, r3
 8008212:	3a30      	subs	r2, #48	@ 0x30
 8008214:	2a09      	cmp	r2, #9
 8008216:	d93a      	bls.n	800828e <_strtod_l+0x35e>
 8008218:	9a07      	ldr	r2, [sp, #28]
 800821a:	1a8a      	subs	r2, r1, r2
 800821c:	49b4      	ldr	r1, [pc, #720]	@ (80084f0 <_strtod_l+0x5c0>)
 800821e:	9107      	str	r1, [sp, #28]
 8008220:	2a08      	cmp	r2, #8
 8008222:	dc04      	bgt.n	800822e <_strtod_l+0x2fe>
 8008224:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008226:	9207      	str	r2, [sp, #28]
 8008228:	428a      	cmp	r2, r1
 800822a:	dd00      	ble.n	800822e <_strtod_l+0x2fe>
 800822c:	9107      	str	r1, [sp, #28]
 800822e:	2c00      	cmp	r4, #0
 8008230:	d002      	beq.n	8008238 <_strtod_l+0x308>
 8008232:	9a07      	ldr	r2, [sp, #28]
 8008234:	4252      	negs	r2, r2
 8008236:	9207      	str	r2, [sp, #28]
 8008238:	9a06      	ldr	r2, [sp, #24]
 800823a:	2a00      	cmp	r2, #0
 800823c:	d14d      	bne.n	80082da <_strtod_l+0x3aa>
 800823e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008240:	4310      	orrs	r0, r2
 8008242:	d000      	beq.n	8008246 <_strtod_l+0x316>
 8008244:	e6af      	b.n	8007fa6 <_strtod_l+0x76>
 8008246:	4662      	mov	r2, ip
 8008248:	2a00      	cmp	r2, #0
 800824a:	d000      	beq.n	800824e <_strtod_l+0x31e>
 800824c:	e6c7      	b.n	8007fde <_strtod_l+0xae>
 800824e:	2b69      	cmp	r3, #105	@ 0x69
 8008250:	d027      	beq.n	80082a2 <_strtod_l+0x372>
 8008252:	dc23      	bgt.n	800829c <_strtod_l+0x36c>
 8008254:	2b49      	cmp	r3, #73	@ 0x49
 8008256:	d024      	beq.n	80082a2 <_strtod_l+0x372>
 8008258:	2b4e      	cmp	r3, #78	@ 0x4e
 800825a:	d000      	beq.n	800825e <_strtod_l+0x32e>
 800825c:	e6bf      	b.n	8007fde <_strtod_l+0xae>
 800825e:	49a5      	ldr	r1, [pc, #660]	@ (80084f4 <_strtod_l+0x5c4>)
 8008260:	a81d      	add	r0, sp, #116	@ 0x74
 8008262:	f001 fa2d 	bl	80096c0 <__match>
 8008266:	2800      	cmp	r0, #0
 8008268:	d100      	bne.n	800826c <_strtod_l+0x33c>
 800826a:	e6b8      	b.n	8007fde <_strtod_l+0xae>
 800826c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800826e:	781b      	ldrb	r3, [r3, #0]
 8008270:	2b28      	cmp	r3, #40	@ 0x28
 8008272:	d12c      	bne.n	80082ce <_strtod_l+0x39e>
 8008274:	49a0      	ldr	r1, [pc, #640]	@ (80084f8 <_strtod_l+0x5c8>)
 8008276:	aa20      	add	r2, sp, #128	@ 0x80
 8008278:	a81d      	add	r0, sp, #116	@ 0x74
 800827a:	f001 fa35 	bl	80096e8 <__hexnan>
 800827e:	2805      	cmp	r0, #5
 8008280:	d125      	bne.n	80082ce <_strtod_l+0x39e>
 8008282:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008284:	4a9d      	ldr	r2, [pc, #628]	@ (80084fc <_strtod_l+0x5cc>)
 8008286:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008288:	431a      	orrs	r2, r3
 800828a:	0017      	movs	r7, r2
 800828c:	e68b      	b.n	8007fa6 <_strtod_l+0x76>
 800828e:	220a      	movs	r2, #10
 8008290:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008292:	434a      	muls	r2, r1
 8008294:	18d2      	adds	r2, r2, r3
 8008296:	3a30      	subs	r2, #48	@ 0x30
 8008298:	9210      	str	r2, [sp, #64]	@ 0x40
 800829a:	e7b5      	b.n	8008208 <_strtod_l+0x2d8>
 800829c:	2b6e      	cmp	r3, #110	@ 0x6e
 800829e:	d0de      	beq.n	800825e <_strtod_l+0x32e>
 80082a0:	e69d      	b.n	8007fde <_strtod_l+0xae>
 80082a2:	4997      	ldr	r1, [pc, #604]	@ (8008500 <_strtod_l+0x5d0>)
 80082a4:	a81d      	add	r0, sp, #116	@ 0x74
 80082a6:	f001 fa0b 	bl	80096c0 <__match>
 80082aa:	2800      	cmp	r0, #0
 80082ac:	d100      	bne.n	80082b0 <_strtod_l+0x380>
 80082ae:	e696      	b.n	8007fde <_strtod_l+0xae>
 80082b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80082b2:	4994      	ldr	r1, [pc, #592]	@ (8008504 <_strtod_l+0x5d4>)
 80082b4:	3b01      	subs	r3, #1
 80082b6:	a81d      	add	r0, sp, #116	@ 0x74
 80082b8:	931d      	str	r3, [sp, #116]	@ 0x74
 80082ba:	f001 fa01 	bl	80096c0 <__match>
 80082be:	2800      	cmp	r0, #0
 80082c0:	d102      	bne.n	80082c8 <_strtod_l+0x398>
 80082c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80082c4:	3301      	adds	r3, #1
 80082c6:	931d      	str	r3, [sp, #116]	@ 0x74
 80082c8:	2600      	movs	r6, #0
 80082ca:	4f8c      	ldr	r7, [pc, #560]	@ (80084fc <_strtod_l+0x5cc>)
 80082cc:	e66b      	b.n	8007fa6 <_strtod_l+0x76>
 80082ce:	488e      	ldr	r0, [pc, #568]	@ (8008508 <_strtod_l+0x5d8>)
 80082d0:	f000 ff06 	bl	80090e0 <nan>
 80082d4:	0006      	movs	r6, r0
 80082d6:	000f      	movs	r7, r1
 80082d8:	e665      	b.n	8007fa6 <_strtod_l+0x76>
 80082da:	9b07      	ldr	r3, [sp, #28]
 80082dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082de:	1a9b      	subs	r3, r3, r2
 80082e0:	930c      	str	r3, [sp, #48]	@ 0x30
 80082e2:	9b08      	ldr	r3, [sp, #32]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <_strtod_l+0x3bc>
 80082e8:	9b06      	ldr	r3, [sp, #24]
 80082ea:	9308      	str	r3, [sp, #32]
 80082ec:	9c06      	ldr	r4, [sp, #24]
 80082ee:	2c10      	cmp	r4, #16
 80082f0:	dd00      	ble.n	80082f4 <_strtod_l+0x3c4>
 80082f2:	2410      	movs	r4, #16
 80082f4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80082f6:	f7f9 ffdd 	bl	80022b4 <__aeabi_ui2d>
 80082fa:	9b06      	ldr	r3, [sp, #24]
 80082fc:	0006      	movs	r6, r0
 80082fe:	000f      	movs	r7, r1
 8008300:	2b09      	cmp	r3, #9
 8008302:	dc13      	bgt.n	800832c <_strtod_l+0x3fc>
 8008304:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008306:	2b00      	cmp	r3, #0
 8008308:	d100      	bne.n	800830c <_strtod_l+0x3dc>
 800830a:	e64c      	b.n	8007fa6 <_strtod_l+0x76>
 800830c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800830e:	2b00      	cmp	r3, #0
 8008310:	dc00      	bgt.n	8008314 <_strtod_l+0x3e4>
 8008312:	e07e      	b.n	8008412 <_strtod_l+0x4e2>
 8008314:	2b16      	cmp	r3, #22
 8008316:	dc63      	bgt.n	80083e0 <_strtod_l+0x4b0>
 8008318:	497c      	ldr	r1, [pc, #496]	@ (800850c <_strtod_l+0x5dc>)
 800831a:	00db      	lsls	r3, r3, #3
 800831c:	18c9      	adds	r1, r1, r3
 800831e:	0032      	movs	r2, r6
 8008320:	6808      	ldr	r0, [r1, #0]
 8008322:	6849      	ldr	r1, [r1, #4]
 8008324:	003b      	movs	r3, r7
 8008326:	f7f9 f8d5 	bl	80014d4 <__aeabi_dmul>
 800832a:	e7d3      	b.n	80082d4 <_strtod_l+0x3a4>
 800832c:	0022      	movs	r2, r4
 800832e:	4b77      	ldr	r3, [pc, #476]	@ (800850c <_strtod_l+0x5dc>)
 8008330:	3a09      	subs	r2, #9
 8008332:	00d2      	lsls	r2, r2, #3
 8008334:	189b      	adds	r3, r3, r2
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	f7f9 f8cb 	bl	80014d4 <__aeabi_dmul>
 800833e:	0006      	movs	r6, r0
 8008340:	0028      	movs	r0, r5
 8008342:	000f      	movs	r7, r1
 8008344:	f7f9 ffb6 	bl	80022b4 <__aeabi_ui2d>
 8008348:	000b      	movs	r3, r1
 800834a:	0002      	movs	r2, r0
 800834c:	0039      	movs	r1, r7
 800834e:	0030      	movs	r0, r6
 8008350:	f7f8 f918 	bl	8000584 <__aeabi_dadd>
 8008354:	9b06      	ldr	r3, [sp, #24]
 8008356:	0006      	movs	r6, r0
 8008358:	000f      	movs	r7, r1
 800835a:	2b0f      	cmp	r3, #15
 800835c:	ddd2      	ble.n	8008304 <_strtod_l+0x3d4>
 800835e:	9b06      	ldr	r3, [sp, #24]
 8008360:	1b1c      	subs	r4, r3, r4
 8008362:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008364:	18e4      	adds	r4, r4, r3
 8008366:	2c00      	cmp	r4, #0
 8008368:	dc00      	bgt.n	800836c <_strtod_l+0x43c>
 800836a:	e09b      	b.n	80084a4 <_strtod_l+0x574>
 800836c:	220f      	movs	r2, #15
 800836e:	0023      	movs	r3, r4
 8008370:	4013      	ands	r3, r2
 8008372:	4214      	tst	r4, r2
 8008374:	d00a      	beq.n	800838c <_strtod_l+0x45c>
 8008376:	4965      	ldr	r1, [pc, #404]	@ (800850c <_strtod_l+0x5dc>)
 8008378:	00db      	lsls	r3, r3, #3
 800837a:	18c9      	adds	r1, r1, r3
 800837c:	0032      	movs	r2, r6
 800837e:	6808      	ldr	r0, [r1, #0]
 8008380:	6849      	ldr	r1, [r1, #4]
 8008382:	003b      	movs	r3, r7
 8008384:	f7f9 f8a6 	bl	80014d4 <__aeabi_dmul>
 8008388:	0006      	movs	r6, r0
 800838a:	000f      	movs	r7, r1
 800838c:	230f      	movs	r3, #15
 800838e:	439c      	bics	r4, r3
 8008390:	d073      	beq.n	800847a <_strtod_l+0x54a>
 8008392:	3326      	adds	r3, #38	@ 0x26
 8008394:	33ff      	adds	r3, #255	@ 0xff
 8008396:	429c      	cmp	r4, r3
 8008398:	dd4b      	ble.n	8008432 <_strtod_l+0x502>
 800839a:	2300      	movs	r3, #0
 800839c:	9306      	str	r3, [sp, #24]
 800839e:	9307      	str	r3, [sp, #28]
 80083a0:	930d      	str	r3, [sp, #52]	@ 0x34
 80083a2:	9308      	str	r3, [sp, #32]
 80083a4:	2322      	movs	r3, #34	@ 0x22
 80083a6:	2600      	movs	r6, #0
 80083a8:	9a05      	ldr	r2, [sp, #20]
 80083aa:	4f54      	ldr	r7, [pc, #336]	@ (80084fc <_strtod_l+0x5cc>)
 80083ac:	6013      	str	r3, [r2, #0]
 80083ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083b0:	42b3      	cmp	r3, r6
 80083b2:	d100      	bne.n	80083b6 <_strtod_l+0x486>
 80083b4:	e5f7      	b.n	8007fa6 <_strtod_l+0x76>
 80083b6:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80083b8:	9805      	ldr	r0, [sp, #20]
 80083ba:	f7ff f91b 	bl	80075f4 <_Bfree>
 80083be:	9908      	ldr	r1, [sp, #32]
 80083c0:	9805      	ldr	r0, [sp, #20]
 80083c2:	f7ff f917 	bl	80075f4 <_Bfree>
 80083c6:	9907      	ldr	r1, [sp, #28]
 80083c8:	9805      	ldr	r0, [sp, #20]
 80083ca:	f7ff f913 	bl	80075f4 <_Bfree>
 80083ce:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80083d0:	9805      	ldr	r0, [sp, #20]
 80083d2:	f7ff f90f 	bl	80075f4 <_Bfree>
 80083d6:	9906      	ldr	r1, [sp, #24]
 80083d8:	9805      	ldr	r0, [sp, #20]
 80083da:	f7ff f90b 	bl	80075f4 <_Bfree>
 80083de:	e5e2      	b.n	8007fa6 <_strtod_l+0x76>
 80083e0:	2325      	movs	r3, #37	@ 0x25
 80083e2:	9a06      	ldr	r2, [sp, #24]
 80083e4:	1a9b      	subs	r3, r3, r2
 80083e6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80083e8:	4293      	cmp	r3, r2
 80083ea:	dbb8      	blt.n	800835e <_strtod_l+0x42e>
 80083ec:	240f      	movs	r4, #15
 80083ee:	9b06      	ldr	r3, [sp, #24]
 80083f0:	4d46      	ldr	r5, [pc, #280]	@ (800850c <_strtod_l+0x5dc>)
 80083f2:	1ae4      	subs	r4, r4, r3
 80083f4:	00e1      	lsls	r1, r4, #3
 80083f6:	1869      	adds	r1, r5, r1
 80083f8:	0032      	movs	r2, r6
 80083fa:	6808      	ldr	r0, [r1, #0]
 80083fc:	6849      	ldr	r1, [r1, #4]
 80083fe:	003b      	movs	r3, r7
 8008400:	f7f9 f868 	bl	80014d4 <__aeabi_dmul>
 8008404:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008406:	1b1c      	subs	r4, r3, r4
 8008408:	00e4      	lsls	r4, r4, #3
 800840a:	192d      	adds	r5, r5, r4
 800840c:	682a      	ldr	r2, [r5, #0]
 800840e:	686b      	ldr	r3, [r5, #4]
 8008410:	e789      	b.n	8008326 <_strtod_l+0x3f6>
 8008412:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008414:	3316      	adds	r3, #22
 8008416:	dba2      	blt.n	800835e <_strtod_l+0x42e>
 8008418:	9907      	ldr	r1, [sp, #28]
 800841a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800841c:	4b3b      	ldr	r3, [pc, #236]	@ (800850c <_strtod_l+0x5dc>)
 800841e:	1a52      	subs	r2, r2, r1
 8008420:	00d2      	lsls	r2, r2, #3
 8008422:	189b      	adds	r3, r3, r2
 8008424:	0030      	movs	r0, r6
 8008426:	681a      	ldr	r2, [r3, #0]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	0039      	movs	r1, r7
 800842c:	f7f8 fc0e 	bl	8000c4c <__aeabi_ddiv>
 8008430:	e750      	b.n	80082d4 <_strtod_l+0x3a4>
 8008432:	2300      	movs	r3, #0
 8008434:	0030      	movs	r0, r6
 8008436:	0039      	movs	r1, r7
 8008438:	4d35      	ldr	r5, [pc, #212]	@ (8008510 <_strtod_l+0x5e0>)
 800843a:	1124      	asrs	r4, r4, #4
 800843c:	9309      	str	r3, [sp, #36]	@ 0x24
 800843e:	2c01      	cmp	r4, #1
 8008440:	dc1e      	bgt.n	8008480 <_strtod_l+0x550>
 8008442:	2b00      	cmp	r3, #0
 8008444:	d001      	beq.n	800844a <_strtod_l+0x51a>
 8008446:	0006      	movs	r6, r0
 8008448:	000f      	movs	r7, r1
 800844a:	4b32      	ldr	r3, [pc, #200]	@ (8008514 <_strtod_l+0x5e4>)
 800844c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800844e:	18ff      	adds	r7, r7, r3
 8008450:	4b2f      	ldr	r3, [pc, #188]	@ (8008510 <_strtod_l+0x5e0>)
 8008452:	00d5      	lsls	r5, r2, #3
 8008454:	195d      	adds	r5, r3, r5
 8008456:	0032      	movs	r2, r6
 8008458:	6828      	ldr	r0, [r5, #0]
 800845a:	6869      	ldr	r1, [r5, #4]
 800845c:	003b      	movs	r3, r7
 800845e:	f7f9 f839 	bl	80014d4 <__aeabi_dmul>
 8008462:	4b26      	ldr	r3, [pc, #152]	@ (80084fc <_strtod_l+0x5cc>)
 8008464:	4a2c      	ldr	r2, [pc, #176]	@ (8008518 <_strtod_l+0x5e8>)
 8008466:	0006      	movs	r6, r0
 8008468:	400b      	ands	r3, r1
 800846a:	4293      	cmp	r3, r2
 800846c:	d895      	bhi.n	800839a <_strtod_l+0x46a>
 800846e:	4a2b      	ldr	r2, [pc, #172]	@ (800851c <_strtod_l+0x5ec>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d913      	bls.n	800849c <_strtod_l+0x56c>
 8008474:	2601      	movs	r6, #1
 8008476:	4f2a      	ldr	r7, [pc, #168]	@ (8008520 <_strtod_l+0x5f0>)
 8008478:	4276      	negs	r6, r6
 800847a:	2300      	movs	r3, #0
 800847c:	9309      	str	r3, [sp, #36]	@ 0x24
 800847e:	e086      	b.n	800858e <_strtod_l+0x65e>
 8008480:	2201      	movs	r2, #1
 8008482:	4214      	tst	r4, r2
 8008484:	d004      	beq.n	8008490 <_strtod_l+0x560>
 8008486:	682a      	ldr	r2, [r5, #0]
 8008488:	686b      	ldr	r3, [r5, #4]
 800848a:	f7f9 f823 	bl	80014d4 <__aeabi_dmul>
 800848e:	2301      	movs	r3, #1
 8008490:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008492:	1064      	asrs	r4, r4, #1
 8008494:	3201      	adds	r2, #1
 8008496:	9209      	str	r2, [sp, #36]	@ 0x24
 8008498:	3508      	adds	r5, #8
 800849a:	e7d0      	b.n	800843e <_strtod_l+0x50e>
 800849c:	23d4      	movs	r3, #212	@ 0xd4
 800849e:	049b      	lsls	r3, r3, #18
 80084a0:	18cf      	adds	r7, r1, r3
 80084a2:	e7ea      	b.n	800847a <_strtod_l+0x54a>
 80084a4:	2c00      	cmp	r4, #0
 80084a6:	d0e8      	beq.n	800847a <_strtod_l+0x54a>
 80084a8:	4264      	negs	r4, r4
 80084aa:	230f      	movs	r3, #15
 80084ac:	0022      	movs	r2, r4
 80084ae:	401a      	ands	r2, r3
 80084b0:	421c      	tst	r4, r3
 80084b2:	d00a      	beq.n	80084ca <_strtod_l+0x59a>
 80084b4:	4b15      	ldr	r3, [pc, #84]	@ (800850c <_strtod_l+0x5dc>)
 80084b6:	00d2      	lsls	r2, r2, #3
 80084b8:	189b      	adds	r3, r3, r2
 80084ba:	0030      	movs	r0, r6
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	0039      	movs	r1, r7
 80084c2:	f7f8 fbc3 	bl	8000c4c <__aeabi_ddiv>
 80084c6:	0006      	movs	r6, r0
 80084c8:	000f      	movs	r7, r1
 80084ca:	1124      	asrs	r4, r4, #4
 80084cc:	d0d5      	beq.n	800847a <_strtod_l+0x54a>
 80084ce:	2c1f      	cmp	r4, #31
 80084d0:	dd28      	ble.n	8008524 <_strtod_l+0x5f4>
 80084d2:	2300      	movs	r3, #0
 80084d4:	9306      	str	r3, [sp, #24]
 80084d6:	9307      	str	r3, [sp, #28]
 80084d8:	930d      	str	r3, [sp, #52]	@ 0x34
 80084da:	9308      	str	r3, [sp, #32]
 80084dc:	2322      	movs	r3, #34	@ 0x22
 80084de:	9a05      	ldr	r2, [sp, #20]
 80084e0:	2600      	movs	r6, #0
 80084e2:	6013      	str	r3, [r2, #0]
 80084e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084e6:	2700      	movs	r7, #0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d000      	beq.n	80084ee <_strtod_l+0x5be>
 80084ec:	e763      	b.n	80083b6 <_strtod_l+0x486>
 80084ee:	e55a      	b.n	8007fa6 <_strtod_l+0x76>
 80084f0:	00004e1f 	.word	0x00004e1f
 80084f4:	08009f41 	.word	0x08009f41
 80084f8:	0800a154 	.word	0x0800a154
 80084fc:	7ff00000 	.word	0x7ff00000
 8008500:	08009f39 	.word	0x08009f39
 8008504:	08009f70 	.word	0x08009f70
 8008508:	0800a2fd 	.word	0x0800a2fd
 800850c:	0800a088 	.word	0x0800a088
 8008510:	0800a060 	.word	0x0800a060
 8008514:	fcb00000 	.word	0xfcb00000
 8008518:	7ca00000 	.word	0x7ca00000
 800851c:	7c900000 	.word	0x7c900000
 8008520:	7fefffff 	.word	0x7fefffff
 8008524:	2310      	movs	r3, #16
 8008526:	0022      	movs	r2, r4
 8008528:	401a      	ands	r2, r3
 800852a:	9209      	str	r2, [sp, #36]	@ 0x24
 800852c:	421c      	tst	r4, r3
 800852e:	d001      	beq.n	8008534 <_strtod_l+0x604>
 8008530:	335a      	adds	r3, #90	@ 0x5a
 8008532:	9309      	str	r3, [sp, #36]	@ 0x24
 8008534:	0030      	movs	r0, r6
 8008536:	0039      	movs	r1, r7
 8008538:	2300      	movs	r3, #0
 800853a:	4dbf      	ldr	r5, [pc, #764]	@ (8008838 <_strtod_l+0x908>)
 800853c:	2201      	movs	r2, #1
 800853e:	4214      	tst	r4, r2
 8008540:	d004      	beq.n	800854c <_strtod_l+0x61c>
 8008542:	682a      	ldr	r2, [r5, #0]
 8008544:	686b      	ldr	r3, [r5, #4]
 8008546:	f7f8 ffc5 	bl	80014d4 <__aeabi_dmul>
 800854a:	2301      	movs	r3, #1
 800854c:	1064      	asrs	r4, r4, #1
 800854e:	3508      	adds	r5, #8
 8008550:	2c00      	cmp	r4, #0
 8008552:	d1f3      	bne.n	800853c <_strtod_l+0x60c>
 8008554:	2b00      	cmp	r3, #0
 8008556:	d001      	beq.n	800855c <_strtod_l+0x62c>
 8008558:	0006      	movs	r6, r0
 800855a:	000f      	movs	r7, r1
 800855c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00d      	beq.n	800857e <_strtod_l+0x64e>
 8008562:	236b      	movs	r3, #107	@ 0x6b
 8008564:	007a      	lsls	r2, r7, #1
 8008566:	0d52      	lsrs	r2, r2, #21
 8008568:	0039      	movs	r1, r7
 800856a:	1a9b      	subs	r3, r3, r2
 800856c:	2b00      	cmp	r3, #0
 800856e:	dd06      	ble.n	800857e <_strtod_l+0x64e>
 8008570:	2b1f      	cmp	r3, #31
 8008572:	dd5a      	ble.n	800862a <_strtod_l+0x6fa>
 8008574:	2600      	movs	r6, #0
 8008576:	2b34      	cmp	r3, #52	@ 0x34
 8008578:	dd50      	ble.n	800861c <_strtod_l+0x6ec>
 800857a:	27dc      	movs	r7, #220	@ 0xdc
 800857c:	04bf      	lsls	r7, r7, #18
 800857e:	2200      	movs	r2, #0
 8008580:	2300      	movs	r3, #0
 8008582:	0030      	movs	r0, r6
 8008584:	0039      	movs	r1, r7
 8008586:	f7f7 ff61 	bl	800044c <__aeabi_dcmpeq>
 800858a:	2800      	cmp	r0, #0
 800858c:	d1a1      	bne.n	80084d2 <_strtod_l+0x5a2>
 800858e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008590:	9a08      	ldr	r2, [sp, #32]
 8008592:	9300      	str	r3, [sp, #0]
 8008594:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008596:	9b06      	ldr	r3, [sp, #24]
 8008598:	9805      	ldr	r0, [sp, #20]
 800859a:	f7ff f893 	bl	80076c4 <__s2b>
 800859e:	900d      	str	r0, [sp, #52]	@ 0x34
 80085a0:	2800      	cmp	r0, #0
 80085a2:	d100      	bne.n	80085a6 <_strtod_l+0x676>
 80085a4:	e6f9      	b.n	800839a <_strtod_l+0x46a>
 80085a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085a8:	9907      	ldr	r1, [sp, #28]
 80085aa:	17da      	asrs	r2, r3, #31
 80085ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085ae:	1a5b      	subs	r3, r3, r1
 80085b0:	401a      	ands	r2, r3
 80085b2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085b4:	9217      	str	r2, [sp, #92]	@ 0x5c
 80085b6:	43db      	mvns	r3, r3
 80085b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80085ba:	17db      	asrs	r3, r3, #31
 80085bc:	401a      	ands	r2, r3
 80085be:	2300      	movs	r3, #0
 80085c0:	921a      	str	r2, [sp, #104]	@ 0x68
 80085c2:	9306      	str	r3, [sp, #24]
 80085c4:	9307      	str	r3, [sp, #28]
 80085c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085c8:	9805      	ldr	r0, [sp, #20]
 80085ca:	6859      	ldr	r1, [r3, #4]
 80085cc:	f7fe ffce 	bl	800756c <_Balloc>
 80085d0:	9008      	str	r0, [sp, #32]
 80085d2:	2800      	cmp	r0, #0
 80085d4:	d100      	bne.n	80085d8 <_strtod_l+0x6a8>
 80085d6:	e6e5      	b.n	80083a4 <_strtod_l+0x474>
 80085d8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085da:	300c      	adds	r0, #12
 80085dc:	0019      	movs	r1, r3
 80085de:	691a      	ldr	r2, [r3, #16]
 80085e0:	310c      	adds	r1, #12
 80085e2:	3202      	adds	r2, #2
 80085e4:	0092      	lsls	r2, r2, #2
 80085e6:	f000 fd71 	bl	80090cc <memcpy>
 80085ea:	ab20      	add	r3, sp, #128	@ 0x80
 80085ec:	9301      	str	r3, [sp, #4]
 80085ee:	ab1f      	add	r3, sp, #124	@ 0x7c
 80085f0:	9300      	str	r3, [sp, #0]
 80085f2:	0032      	movs	r2, r6
 80085f4:	003b      	movs	r3, r7
 80085f6:	9805      	ldr	r0, [sp, #20]
 80085f8:	9610      	str	r6, [sp, #64]	@ 0x40
 80085fa:	9711      	str	r7, [sp, #68]	@ 0x44
 80085fc:	f7ff fbb2 	bl	8007d64 <__d2b>
 8008600:	901e      	str	r0, [sp, #120]	@ 0x78
 8008602:	2800      	cmp	r0, #0
 8008604:	d100      	bne.n	8008608 <_strtod_l+0x6d8>
 8008606:	e6cd      	b.n	80083a4 <_strtod_l+0x474>
 8008608:	2101      	movs	r1, #1
 800860a:	9805      	ldr	r0, [sp, #20]
 800860c:	f7ff f8f6 	bl	80077fc <__i2b>
 8008610:	9007      	str	r0, [sp, #28]
 8008612:	2800      	cmp	r0, #0
 8008614:	d10e      	bne.n	8008634 <_strtod_l+0x704>
 8008616:	2300      	movs	r3, #0
 8008618:	9307      	str	r3, [sp, #28]
 800861a:	e6c3      	b.n	80083a4 <_strtod_l+0x474>
 800861c:	234b      	movs	r3, #75	@ 0x4b
 800861e:	1a9a      	subs	r2, r3, r2
 8008620:	3b4c      	subs	r3, #76	@ 0x4c
 8008622:	4093      	lsls	r3, r2
 8008624:	4019      	ands	r1, r3
 8008626:	000f      	movs	r7, r1
 8008628:	e7a9      	b.n	800857e <_strtod_l+0x64e>
 800862a:	2201      	movs	r2, #1
 800862c:	4252      	negs	r2, r2
 800862e:	409a      	lsls	r2, r3
 8008630:	4016      	ands	r6, r2
 8008632:	e7a4      	b.n	800857e <_strtod_l+0x64e>
 8008634:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008636:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008638:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 800863a:	1ad4      	subs	r4, r2, r3
 800863c:	2b00      	cmp	r3, #0
 800863e:	db01      	blt.n	8008644 <_strtod_l+0x714>
 8008640:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8008642:	195d      	adds	r5, r3, r5
 8008644:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008646:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008648:	1a5b      	subs	r3, r3, r1
 800864a:	2136      	movs	r1, #54	@ 0x36
 800864c:	189b      	adds	r3, r3, r2
 800864e:	1a8a      	subs	r2, r1, r2
 8008650:	497a      	ldr	r1, [pc, #488]	@ (800883c <_strtod_l+0x90c>)
 8008652:	2001      	movs	r0, #1
 8008654:	468c      	mov	ip, r1
 8008656:	2100      	movs	r1, #0
 8008658:	3b01      	subs	r3, #1
 800865a:	9116      	str	r1, [sp, #88]	@ 0x58
 800865c:	9014      	str	r0, [sp, #80]	@ 0x50
 800865e:	4563      	cmp	r3, ip
 8008660:	da06      	bge.n	8008670 <_strtod_l+0x740>
 8008662:	4661      	mov	r1, ip
 8008664:	1ac9      	subs	r1, r1, r3
 8008666:	1a52      	subs	r2, r2, r1
 8008668:	291f      	cmp	r1, #31
 800866a:	dc3f      	bgt.n	80086ec <_strtod_l+0x7bc>
 800866c:	4088      	lsls	r0, r1
 800866e:	9014      	str	r0, [sp, #80]	@ 0x50
 8008670:	18ab      	adds	r3, r5, r2
 8008672:	930e      	str	r3, [sp, #56]	@ 0x38
 8008674:	18a4      	adds	r4, r4, r2
 8008676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008678:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800867a:	191c      	adds	r4, r3, r4
 800867c:	002b      	movs	r3, r5
 800867e:	4295      	cmp	r5, r2
 8008680:	dd00      	ble.n	8008684 <_strtod_l+0x754>
 8008682:	0013      	movs	r3, r2
 8008684:	42a3      	cmp	r3, r4
 8008686:	dd00      	ble.n	800868a <_strtod_l+0x75a>
 8008688:	0023      	movs	r3, r4
 800868a:	2b00      	cmp	r3, #0
 800868c:	dd04      	ble.n	8008698 <_strtod_l+0x768>
 800868e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008690:	1ae4      	subs	r4, r4, r3
 8008692:	1ad2      	subs	r2, r2, r3
 8008694:	920e      	str	r2, [sp, #56]	@ 0x38
 8008696:	1aed      	subs	r5, r5, r3
 8008698:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800869a:	2b00      	cmp	r3, #0
 800869c:	dd16      	ble.n	80086cc <_strtod_l+0x79c>
 800869e:	001a      	movs	r2, r3
 80086a0:	9907      	ldr	r1, [sp, #28]
 80086a2:	9805      	ldr	r0, [sp, #20]
 80086a4:	f7ff f974 	bl	8007990 <__pow5mult>
 80086a8:	9007      	str	r0, [sp, #28]
 80086aa:	2800      	cmp	r0, #0
 80086ac:	d0b3      	beq.n	8008616 <_strtod_l+0x6e6>
 80086ae:	0001      	movs	r1, r0
 80086b0:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80086b2:	9805      	ldr	r0, [sp, #20]
 80086b4:	f7ff f8ba 	bl	800782c <__multiply>
 80086b8:	9013      	str	r0, [sp, #76]	@ 0x4c
 80086ba:	2800      	cmp	r0, #0
 80086bc:	d100      	bne.n	80086c0 <_strtod_l+0x790>
 80086be:	e671      	b.n	80083a4 <_strtod_l+0x474>
 80086c0:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80086c2:	9805      	ldr	r0, [sp, #20]
 80086c4:	f7fe ff96 	bl	80075f4 <_Bfree>
 80086c8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80086ca:	931e      	str	r3, [sp, #120]	@ 0x78
 80086cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	dc12      	bgt.n	80086f8 <_strtod_l+0x7c8>
 80086d2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	dd18      	ble.n	800870a <_strtod_l+0x7da>
 80086d8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80086da:	9908      	ldr	r1, [sp, #32]
 80086dc:	9805      	ldr	r0, [sp, #20]
 80086de:	f7ff f957 	bl	8007990 <__pow5mult>
 80086e2:	9008      	str	r0, [sp, #32]
 80086e4:	2800      	cmp	r0, #0
 80086e6:	d110      	bne.n	800870a <_strtod_l+0x7da>
 80086e8:	2300      	movs	r3, #0
 80086ea:	e65a      	b.n	80083a2 <_strtod_l+0x472>
 80086ec:	4954      	ldr	r1, [pc, #336]	@ (8008840 <_strtod_l+0x910>)
 80086ee:	1acb      	subs	r3, r1, r3
 80086f0:	0001      	movs	r1, r0
 80086f2:	4099      	lsls	r1, r3
 80086f4:	9116      	str	r1, [sp, #88]	@ 0x58
 80086f6:	e7ba      	b.n	800866e <_strtod_l+0x73e>
 80086f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086fa:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80086fc:	9805      	ldr	r0, [sp, #20]
 80086fe:	f7ff f9a3 	bl	8007a48 <__lshift>
 8008702:	901e      	str	r0, [sp, #120]	@ 0x78
 8008704:	2800      	cmp	r0, #0
 8008706:	d1e4      	bne.n	80086d2 <_strtod_l+0x7a2>
 8008708:	e64c      	b.n	80083a4 <_strtod_l+0x474>
 800870a:	2c00      	cmp	r4, #0
 800870c:	dd07      	ble.n	800871e <_strtod_l+0x7ee>
 800870e:	0022      	movs	r2, r4
 8008710:	9908      	ldr	r1, [sp, #32]
 8008712:	9805      	ldr	r0, [sp, #20]
 8008714:	f7ff f998 	bl	8007a48 <__lshift>
 8008718:	9008      	str	r0, [sp, #32]
 800871a:	2800      	cmp	r0, #0
 800871c:	d0e4      	beq.n	80086e8 <_strtod_l+0x7b8>
 800871e:	2d00      	cmp	r5, #0
 8008720:	dd08      	ble.n	8008734 <_strtod_l+0x804>
 8008722:	002a      	movs	r2, r5
 8008724:	9907      	ldr	r1, [sp, #28]
 8008726:	9805      	ldr	r0, [sp, #20]
 8008728:	f7ff f98e 	bl	8007a48 <__lshift>
 800872c:	9007      	str	r0, [sp, #28]
 800872e:	2800      	cmp	r0, #0
 8008730:	d100      	bne.n	8008734 <_strtod_l+0x804>
 8008732:	e637      	b.n	80083a4 <_strtod_l+0x474>
 8008734:	9a08      	ldr	r2, [sp, #32]
 8008736:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008738:	9805      	ldr	r0, [sp, #20]
 800873a:	f7ff fa0d 	bl	8007b58 <__mdiff>
 800873e:	9006      	str	r0, [sp, #24]
 8008740:	2800      	cmp	r0, #0
 8008742:	d100      	bne.n	8008746 <_strtod_l+0x816>
 8008744:	e62e      	b.n	80083a4 <_strtod_l+0x474>
 8008746:	68c3      	ldr	r3, [r0, #12]
 8008748:	9907      	ldr	r1, [sp, #28]
 800874a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800874c:	2300      	movs	r3, #0
 800874e:	60c3      	str	r3, [r0, #12]
 8008750:	f7ff f9e6 	bl	8007b20 <__mcmp>
 8008754:	2800      	cmp	r0, #0
 8008756:	da3b      	bge.n	80087d0 <_strtod_l+0x8a0>
 8008758:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800875a:	4333      	orrs	r3, r6
 800875c:	d167      	bne.n	800882e <_strtod_l+0x8fe>
 800875e:	033b      	lsls	r3, r7, #12
 8008760:	d165      	bne.n	800882e <_strtod_l+0x8fe>
 8008762:	22d6      	movs	r2, #214	@ 0xd6
 8008764:	4b37      	ldr	r3, [pc, #220]	@ (8008844 <_strtod_l+0x914>)
 8008766:	04d2      	lsls	r2, r2, #19
 8008768:	403b      	ands	r3, r7
 800876a:	4293      	cmp	r3, r2
 800876c:	d95f      	bls.n	800882e <_strtod_l+0x8fe>
 800876e:	9b06      	ldr	r3, [sp, #24]
 8008770:	695b      	ldr	r3, [r3, #20]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d103      	bne.n	800877e <_strtod_l+0x84e>
 8008776:	9b06      	ldr	r3, [sp, #24]
 8008778:	691b      	ldr	r3, [r3, #16]
 800877a:	2b01      	cmp	r3, #1
 800877c:	dd57      	ble.n	800882e <_strtod_l+0x8fe>
 800877e:	9906      	ldr	r1, [sp, #24]
 8008780:	2201      	movs	r2, #1
 8008782:	9805      	ldr	r0, [sp, #20]
 8008784:	f7ff f960 	bl	8007a48 <__lshift>
 8008788:	9907      	ldr	r1, [sp, #28]
 800878a:	9006      	str	r0, [sp, #24]
 800878c:	f7ff f9c8 	bl	8007b20 <__mcmp>
 8008790:	2800      	cmp	r0, #0
 8008792:	dd4c      	ble.n	800882e <_strtod_l+0x8fe>
 8008794:	4b2b      	ldr	r3, [pc, #172]	@ (8008844 <_strtod_l+0x914>)
 8008796:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008798:	403b      	ands	r3, r7
 800879a:	2a00      	cmp	r2, #0
 800879c:	d074      	beq.n	8008888 <_strtod_l+0x958>
 800879e:	22d6      	movs	r2, #214	@ 0xd6
 80087a0:	04d2      	lsls	r2, r2, #19
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d870      	bhi.n	8008888 <_strtod_l+0x958>
 80087a6:	22dc      	movs	r2, #220	@ 0xdc
 80087a8:	0492      	lsls	r2, r2, #18
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d800      	bhi.n	80087b0 <_strtod_l+0x880>
 80087ae:	e695      	b.n	80084dc <_strtod_l+0x5ac>
 80087b0:	0030      	movs	r0, r6
 80087b2:	0039      	movs	r1, r7
 80087b4:	4b24      	ldr	r3, [pc, #144]	@ (8008848 <_strtod_l+0x918>)
 80087b6:	2200      	movs	r2, #0
 80087b8:	f7f8 fe8c 	bl	80014d4 <__aeabi_dmul>
 80087bc:	4b21      	ldr	r3, [pc, #132]	@ (8008844 <_strtod_l+0x914>)
 80087be:	0006      	movs	r6, r0
 80087c0:	000f      	movs	r7, r1
 80087c2:	420b      	tst	r3, r1
 80087c4:	d000      	beq.n	80087c8 <_strtod_l+0x898>
 80087c6:	e5f6      	b.n	80083b6 <_strtod_l+0x486>
 80087c8:	2322      	movs	r3, #34	@ 0x22
 80087ca:	9a05      	ldr	r2, [sp, #20]
 80087cc:	6013      	str	r3, [r2, #0]
 80087ce:	e5f2      	b.n	80083b6 <_strtod_l+0x486>
 80087d0:	970e      	str	r7, [sp, #56]	@ 0x38
 80087d2:	2800      	cmp	r0, #0
 80087d4:	d175      	bne.n	80088c2 <_strtod_l+0x992>
 80087d6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80087d8:	033b      	lsls	r3, r7, #12
 80087da:	0b1b      	lsrs	r3, r3, #12
 80087dc:	2a00      	cmp	r2, #0
 80087de:	d039      	beq.n	8008854 <_strtod_l+0x924>
 80087e0:	4a1a      	ldr	r2, [pc, #104]	@ (800884c <_strtod_l+0x91c>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d138      	bne.n	8008858 <_strtod_l+0x928>
 80087e6:	2101      	movs	r1, #1
 80087e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087ea:	4249      	negs	r1, r1
 80087ec:	0032      	movs	r2, r6
 80087ee:	0008      	movs	r0, r1
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d00b      	beq.n	800880c <_strtod_l+0x8dc>
 80087f4:	24d4      	movs	r4, #212	@ 0xd4
 80087f6:	4b13      	ldr	r3, [pc, #76]	@ (8008844 <_strtod_l+0x914>)
 80087f8:	0008      	movs	r0, r1
 80087fa:	403b      	ands	r3, r7
 80087fc:	04e4      	lsls	r4, r4, #19
 80087fe:	42a3      	cmp	r3, r4
 8008800:	d804      	bhi.n	800880c <_strtod_l+0x8dc>
 8008802:	306c      	adds	r0, #108	@ 0x6c
 8008804:	0d1b      	lsrs	r3, r3, #20
 8008806:	1ac3      	subs	r3, r0, r3
 8008808:	4099      	lsls	r1, r3
 800880a:	0008      	movs	r0, r1
 800880c:	4282      	cmp	r2, r0
 800880e:	d123      	bne.n	8008858 <_strtod_l+0x928>
 8008810:	4b0f      	ldr	r3, [pc, #60]	@ (8008850 <_strtod_l+0x920>)
 8008812:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008814:	4299      	cmp	r1, r3
 8008816:	d102      	bne.n	800881e <_strtod_l+0x8ee>
 8008818:	3201      	adds	r2, #1
 800881a:	d100      	bne.n	800881e <_strtod_l+0x8ee>
 800881c:	e5c2      	b.n	80083a4 <_strtod_l+0x474>
 800881e:	4b09      	ldr	r3, [pc, #36]	@ (8008844 <_strtod_l+0x914>)
 8008820:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008822:	2600      	movs	r6, #0
 8008824:	401a      	ands	r2, r3
 8008826:	0013      	movs	r3, r2
 8008828:	2280      	movs	r2, #128	@ 0x80
 800882a:	0352      	lsls	r2, r2, #13
 800882c:	189f      	adds	r7, r3, r2
 800882e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008830:	2b00      	cmp	r3, #0
 8008832:	d1bd      	bne.n	80087b0 <_strtod_l+0x880>
 8008834:	e5bf      	b.n	80083b6 <_strtod_l+0x486>
 8008836:	46c0      	nop			@ (mov r8, r8)
 8008838:	0800a180 	.word	0x0800a180
 800883c:	fffffc02 	.word	0xfffffc02
 8008840:	fffffbe2 	.word	0xfffffbe2
 8008844:	7ff00000 	.word	0x7ff00000
 8008848:	39500000 	.word	0x39500000
 800884c:	000fffff 	.word	0x000fffff
 8008850:	7fefffff 	.word	0x7fefffff
 8008854:	4333      	orrs	r3, r6
 8008856:	d09d      	beq.n	8008794 <_strtod_l+0x864>
 8008858:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800885a:	2b00      	cmp	r3, #0
 800885c:	d01c      	beq.n	8008898 <_strtod_l+0x968>
 800885e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008860:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008862:	4213      	tst	r3, r2
 8008864:	d0e3      	beq.n	800882e <_strtod_l+0x8fe>
 8008866:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008868:	0030      	movs	r0, r6
 800886a:	0039      	movs	r1, r7
 800886c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800886e:	2b00      	cmp	r3, #0
 8008870:	d016      	beq.n	80088a0 <_strtod_l+0x970>
 8008872:	f7ff fb45 	bl	8007f00 <sulp>
 8008876:	0002      	movs	r2, r0
 8008878:	000b      	movs	r3, r1
 800887a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800887c:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800887e:	f7f7 fe81 	bl	8000584 <__aeabi_dadd>
 8008882:	0006      	movs	r6, r0
 8008884:	000f      	movs	r7, r1
 8008886:	e7d2      	b.n	800882e <_strtod_l+0x8fe>
 8008888:	2601      	movs	r6, #1
 800888a:	4a92      	ldr	r2, [pc, #584]	@ (8008ad4 <_strtod_l+0xba4>)
 800888c:	4276      	negs	r6, r6
 800888e:	189b      	adds	r3, r3, r2
 8008890:	4a91      	ldr	r2, [pc, #580]	@ (8008ad8 <_strtod_l+0xba8>)
 8008892:	431a      	orrs	r2, r3
 8008894:	0017      	movs	r7, r2
 8008896:	e7ca      	b.n	800882e <_strtod_l+0x8fe>
 8008898:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800889a:	4233      	tst	r3, r6
 800889c:	d0c7      	beq.n	800882e <_strtod_l+0x8fe>
 800889e:	e7e2      	b.n	8008866 <_strtod_l+0x936>
 80088a0:	f7ff fb2e 	bl	8007f00 <sulp>
 80088a4:	0002      	movs	r2, r0
 80088a6:	000b      	movs	r3, r1
 80088a8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80088aa:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80088ac:	f7f9 f8da 	bl	8001a64 <__aeabi_dsub>
 80088b0:	2200      	movs	r2, #0
 80088b2:	2300      	movs	r3, #0
 80088b4:	0006      	movs	r6, r0
 80088b6:	000f      	movs	r7, r1
 80088b8:	f7f7 fdc8 	bl	800044c <__aeabi_dcmpeq>
 80088bc:	2800      	cmp	r0, #0
 80088be:	d0b6      	beq.n	800882e <_strtod_l+0x8fe>
 80088c0:	e60c      	b.n	80084dc <_strtod_l+0x5ac>
 80088c2:	9907      	ldr	r1, [sp, #28]
 80088c4:	9806      	ldr	r0, [sp, #24]
 80088c6:	f7ff faad 	bl	8007e24 <__ratio>
 80088ca:	2380      	movs	r3, #128	@ 0x80
 80088cc:	2200      	movs	r2, #0
 80088ce:	05db      	lsls	r3, r3, #23
 80088d0:	0004      	movs	r4, r0
 80088d2:	000d      	movs	r5, r1
 80088d4:	f7f7 fdca 	bl	800046c <__aeabi_dcmple>
 80088d8:	2800      	cmp	r0, #0
 80088da:	d06c      	beq.n	80089b6 <_strtod_l+0xa86>
 80088dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d177      	bne.n	80089d2 <_strtod_l+0xaa2>
 80088e2:	2e00      	cmp	r6, #0
 80088e4:	d157      	bne.n	8008996 <_strtod_l+0xa66>
 80088e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088e8:	031b      	lsls	r3, r3, #12
 80088ea:	d15a      	bne.n	80089a2 <_strtod_l+0xa72>
 80088ec:	2200      	movs	r2, #0
 80088ee:	0020      	movs	r0, r4
 80088f0:	0029      	movs	r1, r5
 80088f2:	4b7a      	ldr	r3, [pc, #488]	@ (8008adc <_strtod_l+0xbac>)
 80088f4:	f7f7 fdb0 	bl	8000458 <__aeabi_dcmplt>
 80088f8:	2800      	cmp	r0, #0
 80088fa:	d159      	bne.n	80089b0 <_strtod_l+0xa80>
 80088fc:	0020      	movs	r0, r4
 80088fe:	0029      	movs	r1, r5
 8008900:	2200      	movs	r2, #0
 8008902:	4b77      	ldr	r3, [pc, #476]	@ (8008ae0 <_strtod_l+0xbb0>)
 8008904:	f7f8 fde6 	bl	80014d4 <__aeabi_dmul>
 8008908:	0004      	movs	r4, r0
 800890a:	000d      	movs	r5, r1
 800890c:	2380      	movs	r3, #128	@ 0x80
 800890e:	061b      	lsls	r3, r3, #24
 8008910:	18eb      	adds	r3, r5, r3
 8008912:	940a      	str	r4, [sp, #40]	@ 0x28
 8008914:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008916:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008918:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800891a:	9214      	str	r2, [sp, #80]	@ 0x50
 800891c:	9315      	str	r3, [sp, #84]	@ 0x54
 800891e:	4a71      	ldr	r2, [pc, #452]	@ (8008ae4 <_strtod_l+0xbb4>)
 8008920:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008922:	4013      	ands	r3, r2
 8008924:	9316      	str	r3, [sp, #88]	@ 0x58
 8008926:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008928:	4b6f      	ldr	r3, [pc, #444]	@ (8008ae8 <_strtod_l+0xbb8>)
 800892a:	429a      	cmp	r2, r3
 800892c:	d000      	beq.n	8008930 <_strtod_l+0xa00>
 800892e:	e087      	b.n	8008a40 <_strtod_l+0xb10>
 8008930:	4a6e      	ldr	r2, [pc, #440]	@ (8008aec <_strtod_l+0xbbc>)
 8008932:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008934:	4694      	mov	ip, r2
 8008936:	4463      	add	r3, ip
 8008938:	001f      	movs	r7, r3
 800893a:	0030      	movs	r0, r6
 800893c:	0019      	movs	r1, r3
 800893e:	f7ff f9a5 	bl	8007c8c <__ulp>
 8008942:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008944:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008946:	f7f8 fdc5 	bl	80014d4 <__aeabi_dmul>
 800894a:	0032      	movs	r2, r6
 800894c:	003b      	movs	r3, r7
 800894e:	f7f7 fe19 	bl	8000584 <__aeabi_dadd>
 8008952:	4a64      	ldr	r2, [pc, #400]	@ (8008ae4 <_strtod_l+0xbb4>)
 8008954:	4b66      	ldr	r3, [pc, #408]	@ (8008af0 <_strtod_l+0xbc0>)
 8008956:	0006      	movs	r6, r0
 8008958:	400a      	ands	r2, r1
 800895a:	429a      	cmp	r2, r3
 800895c:	d940      	bls.n	80089e0 <_strtod_l+0xab0>
 800895e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008960:	4a64      	ldr	r2, [pc, #400]	@ (8008af4 <_strtod_l+0xbc4>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d103      	bne.n	800896e <_strtod_l+0xa3e>
 8008966:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008968:	3301      	adds	r3, #1
 800896a:	d100      	bne.n	800896e <_strtod_l+0xa3e>
 800896c:	e51a      	b.n	80083a4 <_strtod_l+0x474>
 800896e:	2601      	movs	r6, #1
 8008970:	4f60      	ldr	r7, [pc, #384]	@ (8008af4 <_strtod_l+0xbc4>)
 8008972:	4276      	negs	r6, r6
 8008974:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008976:	9805      	ldr	r0, [sp, #20]
 8008978:	f7fe fe3c 	bl	80075f4 <_Bfree>
 800897c:	9908      	ldr	r1, [sp, #32]
 800897e:	9805      	ldr	r0, [sp, #20]
 8008980:	f7fe fe38 	bl	80075f4 <_Bfree>
 8008984:	9907      	ldr	r1, [sp, #28]
 8008986:	9805      	ldr	r0, [sp, #20]
 8008988:	f7fe fe34 	bl	80075f4 <_Bfree>
 800898c:	9906      	ldr	r1, [sp, #24]
 800898e:	9805      	ldr	r0, [sp, #20]
 8008990:	f7fe fe30 	bl	80075f4 <_Bfree>
 8008994:	e617      	b.n	80085c6 <_strtod_l+0x696>
 8008996:	2e01      	cmp	r6, #1
 8008998:	d103      	bne.n	80089a2 <_strtod_l+0xa72>
 800899a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800899c:	2b00      	cmp	r3, #0
 800899e:	d100      	bne.n	80089a2 <_strtod_l+0xa72>
 80089a0:	e59c      	b.n	80084dc <_strtod_l+0x5ac>
 80089a2:	2300      	movs	r3, #0
 80089a4:	4c54      	ldr	r4, [pc, #336]	@ (8008af8 <_strtod_l+0xbc8>)
 80089a6:	4d4d      	ldr	r5, [pc, #308]	@ (8008adc <_strtod_l+0xbac>)
 80089a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80089aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80089ac:	2400      	movs	r4, #0
 80089ae:	e7b2      	b.n	8008916 <_strtod_l+0x9e6>
 80089b0:	2400      	movs	r4, #0
 80089b2:	4d4b      	ldr	r5, [pc, #300]	@ (8008ae0 <_strtod_l+0xbb0>)
 80089b4:	e7aa      	b.n	800890c <_strtod_l+0x9dc>
 80089b6:	0020      	movs	r0, r4
 80089b8:	0029      	movs	r1, r5
 80089ba:	4b49      	ldr	r3, [pc, #292]	@ (8008ae0 <_strtod_l+0xbb0>)
 80089bc:	2200      	movs	r2, #0
 80089be:	f7f8 fd89 	bl	80014d4 <__aeabi_dmul>
 80089c2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80089c4:	0004      	movs	r4, r0
 80089c6:	000d      	movs	r5, r1
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d09f      	beq.n	800890c <_strtod_l+0x9dc>
 80089cc:	940a      	str	r4, [sp, #40]	@ 0x28
 80089ce:	950b      	str	r5, [sp, #44]	@ 0x2c
 80089d0:	e7a1      	b.n	8008916 <_strtod_l+0x9e6>
 80089d2:	2300      	movs	r3, #0
 80089d4:	4c41      	ldr	r4, [pc, #260]	@ (8008adc <_strtod_l+0xbac>)
 80089d6:	0025      	movs	r5, r4
 80089d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80089da:	940b      	str	r4, [sp, #44]	@ 0x2c
 80089dc:	001c      	movs	r4, r3
 80089de:	e79a      	b.n	8008916 <_strtod_l+0x9e6>
 80089e0:	23d4      	movs	r3, #212	@ 0xd4
 80089e2:	049b      	lsls	r3, r3, #18
 80089e4:	18cf      	adds	r7, r1, r3
 80089e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089e8:	9710      	str	r7, [sp, #64]	@ 0x40
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d1c2      	bne.n	8008974 <_strtod_l+0xa44>
 80089ee:	4b3d      	ldr	r3, [pc, #244]	@ (8008ae4 <_strtod_l+0xbb4>)
 80089f0:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80089f2:	403b      	ands	r3, r7
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d1bd      	bne.n	8008974 <_strtod_l+0xa44>
 80089f8:	0020      	movs	r0, r4
 80089fa:	0029      	movs	r1, r5
 80089fc:	f7f7 fd72 	bl	80004e4 <__aeabi_d2lz>
 8008a00:	f7f7 fdaa 	bl	8000558 <__aeabi_l2d>
 8008a04:	0002      	movs	r2, r0
 8008a06:	000b      	movs	r3, r1
 8008a08:	0020      	movs	r0, r4
 8008a0a:	0029      	movs	r1, r5
 8008a0c:	f7f9 f82a 	bl	8001a64 <__aeabi_dsub>
 8008a10:	033c      	lsls	r4, r7, #12
 8008a12:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a14:	0b24      	lsrs	r4, r4, #12
 8008a16:	4334      	orrs	r4, r6
 8008a18:	900e      	str	r0, [sp, #56]	@ 0x38
 8008a1a:	910f      	str	r1, [sp, #60]	@ 0x3c
 8008a1c:	4a37      	ldr	r2, [pc, #220]	@ (8008afc <_strtod_l+0xbcc>)
 8008a1e:	431c      	orrs	r4, r3
 8008a20:	d052      	beq.n	8008ac8 <_strtod_l+0xb98>
 8008a22:	4b37      	ldr	r3, [pc, #220]	@ (8008b00 <_strtod_l+0xbd0>)
 8008a24:	f7f7 fd18 	bl	8000458 <__aeabi_dcmplt>
 8008a28:	2800      	cmp	r0, #0
 8008a2a:	d000      	beq.n	8008a2e <_strtod_l+0xafe>
 8008a2c:	e4c3      	b.n	80083b6 <_strtod_l+0x486>
 8008a2e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8008a30:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008a32:	4a34      	ldr	r2, [pc, #208]	@ (8008b04 <_strtod_l+0xbd4>)
 8008a34:	4b2a      	ldr	r3, [pc, #168]	@ (8008ae0 <_strtod_l+0xbb0>)
 8008a36:	f7f7 fd23 	bl	8000480 <__aeabi_dcmpgt>
 8008a3a:	2800      	cmp	r0, #0
 8008a3c:	d09a      	beq.n	8008974 <_strtod_l+0xa44>
 8008a3e:	e4ba      	b.n	80083b6 <_strtod_l+0x486>
 8008a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d02a      	beq.n	8008a9c <_strtod_l+0xb6c>
 8008a46:	23d4      	movs	r3, #212	@ 0xd4
 8008a48:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008a4a:	04db      	lsls	r3, r3, #19
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d825      	bhi.n	8008a9c <_strtod_l+0xb6c>
 8008a50:	0020      	movs	r0, r4
 8008a52:	0029      	movs	r1, r5
 8008a54:	4a2c      	ldr	r2, [pc, #176]	@ (8008b08 <_strtod_l+0xbd8>)
 8008a56:	4b2d      	ldr	r3, [pc, #180]	@ (8008b0c <_strtod_l+0xbdc>)
 8008a58:	f7f7 fd08 	bl	800046c <__aeabi_dcmple>
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	d016      	beq.n	8008a8e <_strtod_l+0xb5e>
 8008a60:	0020      	movs	r0, r4
 8008a62:	0029      	movs	r1, r5
 8008a64:	f7f7 fd20 	bl	80004a8 <__aeabi_d2uiz>
 8008a68:	2800      	cmp	r0, #0
 8008a6a:	d100      	bne.n	8008a6e <_strtod_l+0xb3e>
 8008a6c:	3001      	adds	r0, #1
 8008a6e:	f7f9 fc21 	bl	80022b4 <__aeabi_ui2d>
 8008a72:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a74:	0004      	movs	r4, r0
 8008a76:	000d      	movs	r5, r1
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d122      	bne.n	8008ac2 <_strtod_l+0xb92>
 8008a7c:	2380      	movs	r3, #128	@ 0x80
 8008a7e:	061b      	lsls	r3, r3, #24
 8008a80:	18cb      	adds	r3, r1, r3
 8008a82:	9018      	str	r0, [sp, #96]	@ 0x60
 8008a84:	9319      	str	r3, [sp, #100]	@ 0x64
 8008a86:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008a88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a8a:	9214      	str	r2, [sp, #80]	@ 0x50
 8008a8c:	9315      	str	r3, [sp, #84]	@ 0x54
 8008a8e:	22d6      	movs	r2, #214	@ 0xd6
 8008a90:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008a92:	04d2      	lsls	r2, r2, #19
 8008a94:	189b      	adds	r3, r3, r2
 8008a96:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008a98:	1a9b      	subs	r3, r3, r2
 8008a9a:	9315      	str	r3, [sp, #84]	@ 0x54
 8008a9c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008a9e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008aa0:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8008aa2:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8008aa4:	f7ff f8f2 	bl	8007c8c <__ulp>
 8008aa8:	0002      	movs	r2, r0
 8008aaa:	000b      	movs	r3, r1
 8008aac:	0030      	movs	r0, r6
 8008aae:	0039      	movs	r1, r7
 8008ab0:	f7f8 fd10 	bl	80014d4 <__aeabi_dmul>
 8008ab4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008ab6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008ab8:	f7f7 fd64 	bl	8000584 <__aeabi_dadd>
 8008abc:	0006      	movs	r6, r0
 8008abe:	000f      	movs	r7, r1
 8008ac0:	e791      	b.n	80089e6 <_strtod_l+0xab6>
 8008ac2:	9418      	str	r4, [sp, #96]	@ 0x60
 8008ac4:	9519      	str	r5, [sp, #100]	@ 0x64
 8008ac6:	e7de      	b.n	8008a86 <_strtod_l+0xb56>
 8008ac8:	4b11      	ldr	r3, [pc, #68]	@ (8008b10 <_strtod_l+0xbe0>)
 8008aca:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8008acc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008ace:	f7f7 fcc3 	bl	8000458 <__aeabi_dcmplt>
 8008ad2:	e7b2      	b.n	8008a3a <_strtod_l+0xb0a>
 8008ad4:	fff00000 	.word	0xfff00000
 8008ad8:	000fffff 	.word	0x000fffff
 8008adc:	3ff00000 	.word	0x3ff00000
 8008ae0:	3fe00000 	.word	0x3fe00000
 8008ae4:	7ff00000 	.word	0x7ff00000
 8008ae8:	7fe00000 	.word	0x7fe00000
 8008aec:	fcb00000 	.word	0xfcb00000
 8008af0:	7c9fffff 	.word	0x7c9fffff
 8008af4:	7fefffff 	.word	0x7fefffff
 8008af8:	bff00000 	.word	0xbff00000
 8008afc:	94a03595 	.word	0x94a03595
 8008b00:	3fdfffff 	.word	0x3fdfffff
 8008b04:	35afe535 	.word	0x35afe535
 8008b08:	ffc00000 	.word	0xffc00000
 8008b0c:	41dfffff 	.word	0x41dfffff
 8008b10:	3fcfffff 	.word	0x3fcfffff

08008b14 <_strtod_r>:
 8008b14:	b510      	push	{r4, lr}
 8008b16:	4b02      	ldr	r3, [pc, #8]	@ (8008b20 <_strtod_r+0xc>)
 8008b18:	f7ff fa0a 	bl	8007f30 <_strtod_l>
 8008b1c:	bd10      	pop	{r4, pc}
 8008b1e:	46c0      	nop			@ (mov r8, r8)
 8008b20:	20000068 	.word	0x20000068

08008b24 <_strtol_l.constprop.0>:
 8008b24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b26:	b085      	sub	sp, #20
 8008b28:	0017      	movs	r7, r2
 8008b2a:	001e      	movs	r6, r3
 8008b2c:	9003      	str	r0, [sp, #12]
 8008b2e:	9101      	str	r1, [sp, #4]
 8008b30:	2b24      	cmp	r3, #36	@ 0x24
 8008b32:	d844      	bhi.n	8008bbe <_strtol_l.constprop.0+0x9a>
 8008b34:	000c      	movs	r4, r1
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	d041      	beq.n	8008bbe <_strtol_l.constprop.0+0x9a>
 8008b3a:	4b3d      	ldr	r3, [pc, #244]	@ (8008c30 <_strtol_l.constprop.0+0x10c>)
 8008b3c:	2208      	movs	r2, #8
 8008b3e:	469c      	mov	ip, r3
 8008b40:	0023      	movs	r3, r4
 8008b42:	4661      	mov	r1, ip
 8008b44:	781d      	ldrb	r5, [r3, #0]
 8008b46:	3401      	adds	r4, #1
 8008b48:	5d48      	ldrb	r0, [r1, r5]
 8008b4a:	0001      	movs	r1, r0
 8008b4c:	4011      	ands	r1, r2
 8008b4e:	4210      	tst	r0, r2
 8008b50:	d1f6      	bne.n	8008b40 <_strtol_l.constprop.0+0x1c>
 8008b52:	2d2d      	cmp	r5, #45	@ 0x2d
 8008b54:	d13a      	bne.n	8008bcc <_strtol_l.constprop.0+0xa8>
 8008b56:	7825      	ldrb	r5, [r4, #0]
 8008b58:	1c9c      	adds	r4, r3, #2
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	9300      	str	r3, [sp, #0]
 8008b5e:	2210      	movs	r2, #16
 8008b60:	0033      	movs	r3, r6
 8008b62:	4393      	bics	r3, r2
 8008b64:	d109      	bne.n	8008b7a <_strtol_l.constprop.0+0x56>
 8008b66:	2d30      	cmp	r5, #48	@ 0x30
 8008b68:	d136      	bne.n	8008bd8 <_strtol_l.constprop.0+0xb4>
 8008b6a:	2120      	movs	r1, #32
 8008b6c:	7823      	ldrb	r3, [r4, #0]
 8008b6e:	438b      	bics	r3, r1
 8008b70:	2b58      	cmp	r3, #88	@ 0x58
 8008b72:	d131      	bne.n	8008bd8 <_strtol_l.constprop.0+0xb4>
 8008b74:	0016      	movs	r6, r2
 8008b76:	7865      	ldrb	r5, [r4, #1]
 8008b78:	3402      	adds	r4, #2
 8008b7a:	4a2e      	ldr	r2, [pc, #184]	@ (8008c34 <_strtol_l.constprop.0+0x110>)
 8008b7c:	9b00      	ldr	r3, [sp, #0]
 8008b7e:	4694      	mov	ip, r2
 8008b80:	4463      	add	r3, ip
 8008b82:	0031      	movs	r1, r6
 8008b84:	0018      	movs	r0, r3
 8008b86:	9302      	str	r3, [sp, #8]
 8008b88:	f7f7 fb60 	bl	800024c <__aeabi_uidivmod>
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	4684      	mov	ip, r0
 8008b90:	0010      	movs	r0, r2
 8008b92:	002b      	movs	r3, r5
 8008b94:	3b30      	subs	r3, #48	@ 0x30
 8008b96:	2b09      	cmp	r3, #9
 8008b98:	d825      	bhi.n	8008be6 <_strtol_l.constprop.0+0xc2>
 8008b9a:	001d      	movs	r5, r3
 8008b9c:	42ae      	cmp	r6, r5
 8008b9e:	dd31      	ble.n	8008c04 <_strtol_l.constprop.0+0xe0>
 8008ba0:	1c53      	adds	r3, r2, #1
 8008ba2:	d009      	beq.n	8008bb8 <_strtol_l.constprop.0+0x94>
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	4252      	negs	r2, r2
 8008ba8:	4584      	cmp	ip, r0
 8008baa:	d305      	bcc.n	8008bb8 <_strtol_l.constprop.0+0x94>
 8008bac:	d101      	bne.n	8008bb2 <_strtol_l.constprop.0+0x8e>
 8008bae:	42a9      	cmp	r1, r5
 8008bb0:	db25      	blt.n	8008bfe <_strtol_l.constprop.0+0xda>
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	4370      	muls	r0, r6
 8008bb6:	1828      	adds	r0, r5, r0
 8008bb8:	7825      	ldrb	r5, [r4, #0]
 8008bba:	3401      	adds	r4, #1
 8008bbc:	e7e9      	b.n	8008b92 <_strtol_l.constprop.0+0x6e>
 8008bbe:	f7fd fd11 	bl	80065e4 <__errno>
 8008bc2:	2316      	movs	r3, #22
 8008bc4:	6003      	str	r3, [r0, #0]
 8008bc6:	2000      	movs	r0, #0
 8008bc8:	b005      	add	sp, #20
 8008bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bcc:	9100      	str	r1, [sp, #0]
 8008bce:	2d2b      	cmp	r5, #43	@ 0x2b
 8008bd0:	d1c5      	bne.n	8008b5e <_strtol_l.constprop.0+0x3a>
 8008bd2:	7825      	ldrb	r5, [r4, #0]
 8008bd4:	1c9c      	adds	r4, r3, #2
 8008bd6:	e7c2      	b.n	8008b5e <_strtol_l.constprop.0+0x3a>
 8008bd8:	2e00      	cmp	r6, #0
 8008bda:	d1ce      	bne.n	8008b7a <_strtol_l.constprop.0+0x56>
 8008bdc:	3608      	adds	r6, #8
 8008bde:	2d30      	cmp	r5, #48	@ 0x30
 8008be0:	d0cb      	beq.n	8008b7a <_strtol_l.constprop.0+0x56>
 8008be2:	3602      	adds	r6, #2
 8008be4:	e7c9      	b.n	8008b7a <_strtol_l.constprop.0+0x56>
 8008be6:	002b      	movs	r3, r5
 8008be8:	3b41      	subs	r3, #65	@ 0x41
 8008bea:	2b19      	cmp	r3, #25
 8008bec:	d801      	bhi.n	8008bf2 <_strtol_l.constprop.0+0xce>
 8008bee:	3d37      	subs	r5, #55	@ 0x37
 8008bf0:	e7d4      	b.n	8008b9c <_strtol_l.constprop.0+0x78>
 8008bf2:	002b      	movs	r3, r5
 8008bf4:	3b61      	subs	r3, #97	@ 0x61
 8008bf6:	2b19      	cmp	r3, #25
 8008bf8:	d804      	bhi.n	8008c04 <_strtol_l.constprop.0+0xe0>
 8008bfa:	3d57      	subs	r5, #87	@ 0x57
 8008bfc:	e7ce      	b.n	8008b9c <_strtol_l.constprop.0+0x78>
 8008bfe:	2201      	movs	r2, #1
 8008c00:	4252      	negs	r2, r2
 8008c02:	e7d9      	b.n	8008bb8 <_strtol_l.constprop.0+0x94>
 8008c04:	1c53      	adds	r3, r2, #1
 8008c06:	d108      	bne.n	8008c1a <_strtol_l.constprop.0+0xf6>
 8008c08:	2322      	movs	r3, #34	@ 0x22
 8008c0a:	9a03      	ldr	r2, [sp, #12]
 8008c0c:	9802      	ldr	r0, [sp, #8]
 8008c0e:	6013      	str	r3, [r2, #0]
 8008c10:	2f00      	cmp	r7, #0
 8008c12:	d0d9      	beq.n	8008bc8 <_strtol_l.constprop.0+0xa4>
 8008c14:	1e63      	subs	r3, r4, #1
 8008c16:	9301      	str	r3, [sp, #4]
 8008c18:	e007      	b.n	8008c2a <_strtol_l.constprop.0+0x106>
 8008c1a:	9b00      	ldr	r3, [sp, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d000      	beq.n	8008c22 <_strtol_l.constprop.0+0xfe>
 8008c20:	4240      	negs	r0, r0
 8008c22:	2f00      	cmp	r7, #0
 8008c24:	d0d0      	beq.n	8008bc8 <_strtol_l.constprop.0+0xa4>
 8008c26:	2a00      	cmp	r2, #0
 8008c28:	d1f4      	bne.n	8008c14 <_strtol_l.constprop.0+0xf0>
 8008c2a:	9b01      	ldr	r3, [sp, #4]
 8008c2c:	603b      	str	r3, [r7, #0]
 8008c2e:	e7cb      	b.n	8008bc8 <_strtol_l.constprop.0+0xa4>
 8008c30:	0800a1a9 	.word	0x0800a1a9
 8008c34:	7fffffff 	.word	0x7fffffff

08008c38 <_strtol_r>:
 8008c38:	b510      	push	{r4, lr}
 8008c3a:	f7ff ff73 	bl	8008b24 <_strtol_l.constprop.0>
 8008c3e:	bd10      	pop	{r4, pc}

08008c40 <__ssputs_r>:
 8008c40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c42:	688e      	ldr	r6, [r1, #8]
 8008c44:	b085      	sub	sp, #20
 8008c46:	001f      	movs	r7, r3
 8008c48:	000c      	movs	r4, r1
 8008c4a:	680b      	ldr	r3, [r1, #0]
 8008c4c:	9002      	str	r0, [sp, #8]
 8008c4e:	9203      	str	r2, [sp, #12]
 8008c50:	42be      	cmp	r6, r7
 8008c52:	d830      	bhi.n	8008cb6 <__ssputs_r+0x76>
 8008c54:	210c      	movs	r1, #12
 8008c56:	5e62      	ldrsh	r2, [r4, r1]
 8008c58:	2190      	movs	r1, #144	@ 0x90
 8008c5a:	00c9      	lsls	r1, r1, #3
 8008c5c:	420a      	tst	r2, r1
 8008c5e:	d028      	beq.n	8008cb2 <__ssputs_r+0x72>
 8008c60:	2003      	movs	r0, #3
 8008c62:	6921      	ldr	r1, [r4, #16]
 8008c64:	1a5b      	subs	r3, r3, r1
 8008c66:	9301      	str	r3, [sp, #4]
 8008c68:	6963      	ldr	r3, [r4, #20]
 8008c6a:	4343      	muls	r3, r0
 8008c6c:	9801      	ldr	r0, [sp, #4]
 8008c6e:	0fdd      	lsrs	r5, r3, #31
 8008c70:	18ed      	adds	r5, r5, r3
 8008c72:	1c7b      	adds	r3, r7, #1
 8008c74:	181b      	adds	r3, r3, r0
 8008c76:	106d      	asrs	r5, r5, #1
 8008c78:	42ab      	cmp	r3, r5
 8008c7a:	d900      	bls.n	8008c7e <__ssputs_r+0x3e>
 8008c7c:	001d      	movs	r5, r3
 8008c7e:	0552      	lsls	r2, r2, #21
 8008c80:	d528      	bpl.n	8008cd4 <__ssputs_r+0x94>
 8008c82:	0029      	movs	r1, r5
 8008c84:	9802      	ldr	r0, [sp, #8]
 8008c86:	f7fe fbe1 	bl	800744c <_malloc_r>
 8008c8a:	1e06      	subs	r6, r0, #0
 8008c8c:	d02c      	beq.n	8008ce8 <__ssputs_r+0xa8>
 8008c8e:	9a01      	ldr	r2, [sp, #4]
 8008c90:	6921      	ldr	r1, [r4, #16]
 8008c92:	f000 fa1b 	bl	80090cc <memcpy>
 8008c96:	89a2      	ldrh	r2, [r4, #12]
 8008c98:	4b18      	ldr	r3, [pc, #96]	@ (8008cfc <__ssputs_r+0xbc>)
 8008c9a:	401a      	ands	r2, r3
 8008c9c:	2380      	movs	r3, #128	@ 0x80
 8008c9e:	4313      	orrs	r3, r2
 8008ca0:	81a3      	strh	r3, [r4, #12]
 8008ca2:	9b01      	ldr	r3, [sp, #4]
 8008ca4:	6126      	str	r6, [r4, #16]
 8008ca6:	18f6      	adds	r6, r6, r3
 8008ca8:	6026      	str	r6, [r4, #0]
 8008caa:	003e      	movs	r6, r7
 8008cac:	6165      	str	r5, [r4, #20]
 8008cae:	1aed      	subs	r5, r5, r3
 8008cb0:	60a5      	str	r5, [r4, #8]
 8008cb2:	42be      	cmp	r6, r7
 8008cb4:	d900      	bls.n	8008cb8 <__ssputs_r+0x78>
 8008cb6:	003e      	movs	r6, r7
 8008cb8:	0032      	movs	r2, r6
 8008cba:	9903      	ldr	r1, [sp, #12]
 8008cbc:	6820      	ldr	r0, [r4, #0]
 8008cbe:	f000 f9ce 	bl	800905e <memmove>
 8008cc2:	2000      	movs	r0, #0
 8008cc4:	68a3      	ldr	r3, [r4, #8]
 8008cc6:	1b9b      	subs	r3, r3, r6
 8008cc8:	60a3      	str	r3, [r4, #8]
 8008cca:	6823      	ldr	r3, [r4, #0]
 8008ccc:	199b      	adds	r3, r3, r6
 8008cce:	6023      	str	r3, [r4, #0]
 8008cd0:	b005      	add	sp, #20
 8008cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cd4:	002a      	movs	r2, r5
 8008cd6:	9802      	ldr	r0, [sp, #8]
 8008cd8:	f000 fdc0 	bl	800985c <_realloc_r>
 8008cdc:	1e06      	subs	r6, r0, #0
 8008cde:	d1e0      	bne.n	8008ca2 <__ssputs_r+0x62>
 8008ce0:	6921      	ldr	r1, [r4, #16]
 8008ce2:	9802      	ldr	r0, [sp, #8]
 8008ce4:	f7fe fb3c 	bl	8007360 <_free_r>
 8008ce8:	230c      	movs	r3, #12
 8008cea:	2001      	movs	r0, #1
 8008cec:	9a02      	ldr	r2, [sp, #8]
 8008cee:	4240      	negs	r0, r0
 8008cf0:	6013      	str	r3, [r2, #0]
 8008cf2:	89a2      	ldrh	r2, [r4, #12]
 8008cf4:	3334      	adds	r3, #52	@ 0x34
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	81a3      	strh	r3, [r4, #12]
 8008cfa:	e7e9      	b.n	8008cd0 <__ssputs_r+0x90>
 8008cfc:	fffffb7f 	.word	0xfffffb7f

08008d00 <_svfiprintf_r>:
 8008d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d02:	b0a1      	sub	sp, #132	@ 0x84
 8008d04:	9003      	str	r0, [sp, #12]
 8008d06:	001d      	movs	r5, r3
 8008d08:	898b      	ldrh	r3, [r1, #12]
 8008d0a:	000f      	movs	r7, r1
 8008d0c:	0016      	movs	r6, r2
 8008d0e:	061b      	lsls	r3, r3, #24
 8008d10:	d511      	bpl.n	8008d36 <_svfiprintf_r+0x36>
 8008d12:	690b      	ldr	r3, [r1, #16]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d10e      	bne.n	8008d36 <_svfiprintf_r+0x36>
 8008d18:	2140      	movs	r1, #64	@ 0x40
 8008d1a:	f7fe fb97 	bl	800744c <_malloc_r>
 8008d1e:	6038      	str	r0, [r7, #0]
 8008d20:	6138      	str	r0, [r7, #16]
 8008d22:	2800      	cmp	r0, #0
 8008d24:	d105      	bne.n	8008d32 <_svfiprintf_r+0x32>
 8008d26:	230c      	movs	r3, #12
 8008d28:	9a03      	ldr	r2, [sp, #12]
 8008d2a:	6013      	str	r3, [r2, #0]
 8008d2c:	2001      	movs	r0, #1
 8008d2e:	4240      	negs	r0, r0
 8008d30:	e0cf      	b.n	8008ed2 <_svfiprintf_r+0x1d2>
 8008d32:	2340      	movs	r3, #64	@ 0x40
 8008d34:	617b      	str	r3, [r7, #20]
 8008d36:	2300      	movs	r3, #0
 8008d38:	ac08      	add	r4, sp, #32
 8008d3a:	6163      	str	r3, [r4, #20]
 8008d3c:	3320      	adds	r3, #32
 8008d3e:	7663      	strb	r3, [r4, #25]
 8008d40:	3310      	adds	r3, #16
 8008d42:	76a3      	strb	r3, [r4, #26]
 8008d44:	9507      	str	r5, [sp, #28]
 8008d46:	0035      	movs	r5, r6
 8008d48:	782b      	ldrb	r3, [r5, #0]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d001      	beq.n	8008d52 <_svfiprintf_r+0x52>
 8008d4e:	2b25      	cmp	r3, #37	@ 0x25
 8008d50:	d148      	bne.n	8008de4 <_svfiprintf_r+0xe4>
 8008d52:	1bab      	subs	r3, r5, r6
 8008d54:	9305      	str	r3, [sp, #20]
 8008d56:	42b5      	cmp	r5, r6
 8008d58:	d00b      	beq.n	8008d72 <_svfiprintf_r+0x72>
 8008d5a:	0032      	movs	r2, r6
 8008d5c:	0039      	movs	r1, r7
 8008d5e:	9803      	ldr	r0, [sp, #12]
 8008d60:	f7ff ff6e 	bl	8008c40 <__ssputs_r>
 8008d64:	3001      	adds	r0, #1
 8008d66:	d100      	bne.n	8008d6a <_svfiprintf_r+0x6a>
 8008d68:	e0ae      	b.n	8008ec8 <_svfiprintf_r+0x1c8>
 8008d6a:	6963      	ldr	r3, [r4, #20]
 8008d6c:	9a05      	ldr	r2, [sp, #20]
 8008d6e:	189b      	adds	r3, r3, r2
 8008d70:	6163      	str	r3, [r4, #20]
 8008d72:	782b      	ldrb	r3, [r5, #0]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d100      	bne.n	8008d7a <_svfiprintf_r+0x7a>
 8008d78:	e0a6      	b.n	8008ec8 <_svfiprintf_r+0x1c8>
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	4252      	negs	r2, r2
 8008d80:	6062      	str	r2, [r4, #4]
 8008d82:	a904      	add	r1, sp, #16
 8008d84:	3254      	adds	r2, #84	@ 0x54
 8008d86:	1852      	adds	r2, r2, r1
 8008d88:	1c6e      	adds	r6, r5, #1
 8008d8a:	6023      	str	r3, [r4, #0]
 8008d8c:	60e3      	str	r3, [r4, #12]
 8008d8e:	60a3      	str	r3, [r4, #8]
 8008d90:	7013      	strb	r3, [r2, #0]
 8008d92:	65a3      	str	r3, [r4, #88]	@ 0x58
 8008d94:	4b54      	ldr	r3, [pc, #336]	@ (8008ee8 <_svfiprintf_r+0x1e8>)
 8008d96:	2205      	movs	r2, #5
 8008d98:	0018      	movs	r0, r3
 8008d9a:	7831      	ldrb	r1, [r6, #0]
 8008d9c:	9305      	str	r3, [sp, #20]
 8008d9e:	f7fd fc4e 	bl	800663e <memchr>
 8008da2:	1c75      	adds	r5, r6, #1
 8008da4:	2800      	cmp	r0, #0
 8008da6:	d11f      	bne.n	8008de8 <_svfiprintf_r+0xe8>
 8008da8:	6822      	ldr	r2, [r4, #0]
 8008daa:	06d3      	lsls	r3, r2, #27
 8008dac:	d504      	bpl.n	8008db8 <_svfiprintf_r+0xb8>
 8008dae:	2353      	movs	r3, #83	@ 0x53
 8008db0:	a904      	add	r1, sp, #16
 8008db2:	185b      	adds	r3, r3, r1
 8008db4:	2120      	movs	r1, #32
 8008db6:	7019      	strb	r1, [r3, #0]
 8008db8:	0713      	lsls	r3, r2, #28
 8008dba:	d504      	bpl.n	8008dc6 <_svfiprintf_r+0xc6>
 8008dbc:	2353      	movs	r3, #83	@ 0x53
 8008dbe:	a904      	add	r1, sp, #16
 8008dc0:	185b      	adds	r3, r3, r1
 8008dc2:	212b      	movs	r1, #43	@ 0x2b
 8008dc4:	7019      	strb	r1, [r3, #0]
 8008dc6:	7833      	ldrb	r3, [r6, #0]
 8008dc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dca:	d016      	beq.n	8008dfa <_svfiprintf_r+0xfa>
 8008dcc:	0035      	movs	r5, r6
 8008dce:	2100      	movs	r1, #0
 8008dd0:	200a      	movs	r0, #10
 8008dd2:	68e3      	ldr	r3, [r4, #12]
 8008dd4:	782a      	ldrb	r2, [r5, #0]
 8008dd6:	1c6e      	adds	r6, r5, #1
 8008dd8:	3a30      	subs	r2, #48	@ 0x30
 8008dda:	2a09      	cmp	r2, #9
 8008ddc:	d950      	bls.n	8008e80 <_svfiprintf_r+0x180>
 8008dde:	2900      	cmp	r1, #0
 8008de0:	d111      	bne.n	8008e06 <_svfiprintf_r+0x106>
 8008de2:	e017      	b.n	8008e14 <_svfiprintf_r+0x114>
 8008de4:	3501      	adds	r5, #1
 8008de6:	e7af      	b.n	8008d48 <_svfiprintf_r+0x48>
 8008de8:	9b05      	ldr	r3, [sp, #20]
 8008dea:	6822      	ldr	r2, [r4, #0]
 8008dec:	1ac0      	subs	r0, r0, r3
 8008dee:	2301      	movs	r3, #1
 8008df0:	4083      	lsls	r3, r0
 8008df2:	4313      	orrs	r3, r2
 8008df4:	002e      	movs	r6, r5
 8008df6:	6023      	str	r3, [r4, #0]
 8008df8:	e7cc      	b.n	8008d94 <_svfiprintf_r+0x94>
 8008dfa:	9b07      	ldr	r3, [sp, #28]
 8008dfc:	1d19      	adds	r1, r3, #4
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	9107      	str	r1, [sp, #28]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	db01      	blt.n	8008e0a <_svfiprintf_r+0x10a>
 8008e06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e08:	e004      	b.n	8008e14 <_svfiprintf_r+0x114>
 8008e0a:	425b      	negs	r3, r3
 8008e0c:	60e3      	str	r3, [r4, #12]
 8008e0e:	2302      	movs	r3, #2
 8008e10:	4313      	orrs	r3, r2
 8008e12:	6023      	str	r3, [r4, #0]
 8008e14:	782b      	ldrb	r3, [r5, #0]
 8008e16:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e18:	d10c      	bne.n	8008e34 <_svfiprintf_r+0x134>
 8008e1a:	786b      	ldrb	r3, [r5, #1]
 8008e1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e1e:	d134      	bne.n	8008e8a <_svfiprintf_r+0x18a>
 8008e20:	9b07      	ldr	r3, [sp, #28]
 8008e22:	3502      	adds	r5, #2
 8008e24:	1d1a      	adds	r2, r3, #4
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	9207      	str	r2, [sp, #28]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	da01      	bge.n	8008e32 <_svfiprintf_r+0x132>
 8008e2e:	2301      	movs	r3, #1
 8008e30:	425b      	negs	r3, r3
 8008e32:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e34:	4e2d      	ldr	r6, [pc, #180]	@ (8008eec <_svfiprintf_r+0x1ec>)
 8008e36:	2203      	movs	r2, #3
 8008e38:	0030      	movs	r0, r6
 8008e3a:	7829      	ldrb	r1, [r5, #0]
 8008e3c:	f7fd fbff 	bl	800663e <memchr>
 8008e40:	2800      	cmp	r0, #0
 8008e42:	d006      	beq.n	8008e52 <_svfiprintf_r+0x152>
 8008e44:	2340      	movs	r3, #64	@ 0x40
 8008e46:	1b80      	subs	r0, r0, r6
 8008e48:	4083      	lsls	r3, r0
 8008e4a:	6822      	ldr	r2, [r4, #0]
 8008e4c:	3501      	adds	r5, #1
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	6023      	str	r3, [r4, #0]
 8008e52:	7829      	ldrb	r1, [r5, #0]
 8008e54:	2206      	movs	r2, #6
 8008e56:	4826      	ldr	r0, [pc, #152]	@ (8008ef0 <_svfiprintf_r+0x1f0>)
 8008e58:	1c6e      	adds	r6, r5, #1
 8008e5a:	7621      	strb	r1, [r4, #24]
 8008e5c:	f7fd fbef 	bl	800663e <memchr>
 8008e60:	2800      	cmp	r0, #0
 8008e62:	d038      	beq.n	8008ed6 <_svfiprintf_r+0x1d6>
 8008e64:	4b23      	ldr	r3, [pc, #140]	@ (8008ef4 <_svfiprintf_r+0x1f4>)
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d122      	bne.n	8008eb0 <_svfiprintf_r+0x1b0>
 8008e6a:	2207      	movs	r2, #7
 8008e6c:	9b07      	ldr	r3, [sp, #28]
 8008e6e:	3307      	adds	r3, #7
 8008e70:	4393      	bics	r3, r2
 8008e72:	3308      	adds	r3, #8
 8008e74:	9307      	str	r3, [sp, #28]
 8008e76:	6963      	ldr	r3, [r4, #20]
 8008e78:	9a04      	ldr	r2, [sp, #16]
 8008e7a:	189b      	adds	r3, r3, r2
 8008e7c:	6163      	str	r3, [r4, #20]
 8008e7e:	e762      	b.n	8008d46 <_svfiprintf_r+0x46>
 8008e80:	4343      	muls	r3, r0
 8008e82:	0035      	movs	r5, r6
 8008e84:	2101      	movs	r1, #1
 8008e86:	189b      	adds	r3, r3, r2
 8008e88:	e7a4      	b.n	8008dd4 <_svfiprintf_r+0xd4>
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	200a      	movs	r0, #10
 8008e8e:	0019      	movs	r1, r3
 8008e90:	3501      	adds	r5, #1
 8008e92:	6063      	str	r3, [r4, #4]
 8008e94:	782a      	ldrb	r2, [r5, #0]
 8008e96:	1c6e      	adds	r6, r5, #1
 8008e98:	3a30      	subs	r2, #48	@ 0x30
 8008e9a:	2a09      	cmp	r2, #9
 8008e9c:	d903      	bls.n	8008ea6 <_svfiprintf_r+0x1a6>
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d0c8      	beq.n	8008e34 <_svfiprintf_r+0x134>
 8008ea2:	9109      	str	r1, [sp, #36]	@ 0x24
 8008ea4:	e7c6      	b.n	8008e34 <_svfiprintf_r+0x134>
 8008ea6:	4341      	muls	r1, r0
 8008ea8:	0035      	movs	r5, r6
 8008eaa:	2301      	movs	r3, #1
 8008eac:	1889      	adds	r1, r1, r2
 8008eae:	e7f1      	b.n	8008e94 <_svfiprintf_r+0x194>
 8008eb0:	aa07      	add	r2, sp, #28
 8008eb2:	9200      	str	r2, [sp, #0]
 8008eb4:	0021      	movs	r1, r4
 8008eb6:	003a      	movs	r2, r7
 8008eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8008ef8 <_svfiprintf_r+0x1f8>)
 8008eba:	9803      	ldr	r0, [sp, #12]
 8008ebc:	f7fc fc3e 	bl	800573c <_printf_float>
 8008ec0:	9004      	str	r0, [sp, #16]
 8008ec2:	9b04      	ldr	r3, [sp, #16]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	d1d6      	bne.n	8008e76 <_svfiprintf_r+0x176>
 8008ec8:	89bb      	ldrh	r3, [r7, #12]
 8008eca:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008ecc:	065b      	lsls	r3, r3, #25
 8008ece:	d500      	bpl.n	8008ed2 <_svfiprintf_r+0x1d2>
 8008ed0:	e72c      	b.n	8008d2c <_svfiprintf_r+0x2c>
 8008ed2:	b021      	add	sp, #132	@ 0x84
 8008ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ed6:	aa07      	add	r2, sp, #28
 8008ed8:	9200      	str	r2, [sp, #0]
 8008eda:	0021      	movs	r1, r4
 8008edc:	003a      	movs	r2, r7
 8008ede:	4b06      	ldr	r3, [pc, #24]	@ (8008ef8 <_svfiprintf_r+0x1f8>)
 8008ee0:	9803      	ldr	r0, [sp, #12]
 8008ee2:	f7fc fed9 	bl	8005c98 <_printf_i>
 8008ee6:	e7eb      	b.n	8008ec0 <_svfiprintf_r+0x1c0>
 8008ee8:	0800a2a9 	.word	0x0800a2a9
 8008eec:	0800a2af 	.word	0x0800a2af
 8008ef0:	0800a2b3 	.word	0x0800a2b3
 8008ef4:	0800573d 	.word	0x0800573d
 8008ef8:	08008c41 	.word	0x08008c41

08008efc <__sflush_r>:
 8008efc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008efe:	220c      	movs	r2, #12
 8008f00:	5e8b      	ldrsh	r3, [r1, r2]
 8008f02:	0005      	movs	r5, r0
 8008f04:	000c      	movs	r4, r1
 8008f06:	071a      	lsls	r2, r3, #28
 8008f08:	d456      	bmi.n	8008fb8 <__sflush_r+0xbc>
 8008f0a:	684a      	ldr	r2, [r1, #4]
 8008f0c:	2a00      	cmp	r2, #0
 8008f0e:	dc02      	bgt.n	8008f16 <__sflush_r+0x1a>
 8008f10:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8008f12:	2a00      	cmp	r2, #0
 8008f14:	dd4e      	ble.n	8008fb4 <__sflush_r+0xb8>
 8008f16:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008f18:	2f00      	cmp	r7, #0
 8008f1a:	d04b      	beq.n	8008fb4 <__sflush_r+0xb8>
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	2080      	movs	r0, #128	@ 0x80
 8008f20:	682e      	ldr	r6, [r5, #0]
 8008f22:	602a      	str	r2, [r5, #0]
 8008f24:	001a      	movs	r2, r3
 8008f26:	0140      	lsls	r0, r0, #5
 8008f28:	6a21      	ldr	r1, [r4, #32]
 8008f2a:	4002      	ands	r2, r0
 8008f2c:	4203      	tst	r3, r0
 8008f2e:	d033      	beq.n	8008f98 <__sflush_r+0x9c>
 8008f30:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008f32:	89a3      	ldrh	r3, [r4, #12]
 8008f34:	075b      	lsls	r3, r3, #29
 8008f36:	d506      	bpl.n	8008f46 <__sflush_r+0x4a>
 8008f38:	6863      	ldr	r3, [r4, #4]
 8008f3a:	1ad2      	subs	r2, r2, r3
 8008f3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d001      	beq.n	8008f46 <__sflush_r+0x4a>
 8008f42:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008f44:	1ad2      	subs	r2, r2, r3
 8008f46:	2300      	movs	r3, #0
 8008f48:	0028      	movs	r0, r5
 8008f4a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008f4c:	6a21      	ldr	r1, [r4, #32]
 8008f4e:	47b8      	blx	r7
 8008f50:	89a2      	ldrh	r2, [r4, #12]
 8008f52:	1c43      	adds	r3, r0, #1
 8008f54:	d106      	bne.n	8008f64 <__sflush_r+0x68>
 8008f56:	6829      	ldr	r1, [r5, #0]
 8008f58:	291d      	cmp	r1, #29
 8008f5a:	d846      	bhi.n	8008fea <__sflush_r+0xee>
 8008f5c:	4b29      	ldr	r3, [pc, #164]	@ (8009004 <__sflush_r+0x108>)
 8008f5e:	410b      	asrs	r3, r1
 8008f60:	07db      	lsls	r3, r3, #31
 8008f62:	d442      	bmi.n	8008fea <__sflush_r+0xee>
 8008f64:	2300      	movs	r3, #0
 8008f66:	6063      	str	r3, [r4, #4]
 8008f68:	6923      	ldr	r3, [r4, #16]
 8008f6a:	6023      	str	r3, [r4, #0]
 8008f6c:	04d2      	lsls	r2, r2, #19
 8008f6e:	d505      	bpl.n	8008f7c <__sflush_r+0x80>
 8008f70:	1c43      	adds	r3, r0, #1
 8008f72:	d102      	bne.n	8008f7a <__sflush_r+0x7e>
 8008f74:	682b      	ldr	r3, [r5, #0]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d100      	bne.n	8008f7c <__sflush_r+0x80>
 8008f7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f7e:	602e      	str	r6, [r5, #0]
 8008f80:	2900      	cmp	r1, #0
 8008f82:	d017      	beq.n	8008fb4 <__sflush_r+0xb8>
 8008f84:	0023      	movs	r3, r4
 8008f86:	3344      	adds	r3, #68	@ 0x44
 8008f88:	4299      	cmp	r1, r3
 8008f8a:	d002      	beq.n	8008f92 <__sflush_r+0x96>
 8008f8c:	0028      	movs	r0, r5
 8008f8e:	f7fe f9e7 	bl	8007360 <_free_r>
 8008f92:	2300      	movs	r3, #0
 8008f94:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f96:	e00d      	b.n	8008fb4 <__sflush_r+0xb8>
 8008f98:	2301      	movs	r3, #1
 8008f9a:	0028      	movs	r0, r5
 8008f9c:	47b8      	blx	r7
 8008f9e:	0002      	movs	r2, r0
 8008fa0:	1c43      	adds	r3, r0, #1
 8008fa2:	d1c6      	bne.n	8008f32 <__sflush_r+0x36>
 8008fa4:	682b      	ldr	r3, [r5, #0]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d0c3      	beq.n	8008f32 <__sflush_r+0x36>
 8008faa:	2b1d      	cmp	r3, #29
 8008fac:	d001      	beq.n	8008fb2 <__sflush_r+0xb6>
 8008fae:	2b16      	cmp	r3, #22
 8008fb0:	d11a      	bne.n	8008fe8 <__sflush_r+0xec>
 8008fb2:	602e      	str	r6, [r5, #0]
 8008fb4:	2000      	movs	r0, #0
 8008fb6:	e01e      	b.n	8008ff6 <__sflush_r+0xfa>
 8008fb8:	690e      	ldr	r6, [r1, #16]
 8008fba:	2e00      	cmp	r6, #0
 8008fbc:	d0fa      	beq.n	8008fb4 <__sflush_r+0xb8>
 8008fbe:	680f      	ldr	r7, [r1, #0]
 8008fc0:	600e      	str	r6, [r1, #0]
 8008fc2:	1bba      	subs	r2, r7, r6
 8008fc4:	9201      	str	r2, [sp, #4]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	079b      	lsls	r3, r3, #30
 8008fca:	d100      	bne.n	8008fce <__sflush_r+0xd2>
 8008fcc:	694a      	ldr	r2, [r1, #20]
 8008fce:	60a2      	str	r2, [r4, #8]
 8008fd0:	9b01      	ldr	r3, [sp, #4]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	ddee      	ble.n	8008fb4 <__sflush_r+0xb8>
 8008fd6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008fd8:	0032      	movs	r2, r6
 8008fda:	001f      	movs	r7, r3
 8008fdc:	0028      	movs	r0, r5
 8008fde:	9b01      	ldr	r3, [sp, #4]
 8008fe0:	6a21      	ldr	r1, [r4, #32]
 8008fe2:	47b8      	blx	r7
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	dc07      	bgt.n	8008ff8 <__sflush_r+0xfc>
 8008fe8:	89a2      	ldrh	r2, [r4, #12]
 8008fea:	2340      	movs	r3, #64	@ 0x40
 8008fec:	2001      	movs	r0, #1
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	b21b      	sxth	r3, r3
 8008ff2:	81a3      	strh	r3, [r4, #12]
 8008ff4:	4240      	negs	r0, r0
 8008ff6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008ff8:	9b01      	ldr	r3, [sp, #4]
 8008ffa:	1836      	adds	r6, r6, r0
 8008ffc:	1a1b      	subs	r3, r3, r0
 8008ffe:	9301      	str	r3, [sp, #4]
 8009000:	e7e6      	b.n	8008fd0 <__sflush_r+0xd4>
 8009002:	46c0      	nop			@ (mov r8, r8)
 8009004:	dfbffffe 	.word	0xdfbffffe

08009008 <_fflush_r>:
 8009008:	690b      	ldr	r3, [r1, #16]
 800900a:	b570      	push	{r4, r5, r6, lr}
 800900c:	0005      	movs	r5, r0
 800900e:	000c      	movs	r4, r1
 8009010:	2b00      	cmp	r3, #0
 8009012:	d102      	bne.n	800901a <_fflush_r+0x12>
 8009014:	2500      	movs	r5, #0
 8009016:	0028      	movs	r0, r5
 8009018:	bd70      	pop	{r4, r5, r6, pc}
 800901a:	2800      	cmp	r0, #0
 800901c:	d004      	beq.n	8009028 <_fflush_r+0x20>
 800901e:	6a03      	ldr	r3, [r0, #32]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d101      	bne.n	8009028 <_fflush_r+0x20>
 8009024:	f7fd f9e4 	bl	80063f0 <__sinit>
 8009028:	220c      	movs	r2, #12
 800902a:	5ea3      	ldrsh	r3, [r4, r2]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d0f1      	beq.n	8009014 <_fflush_r+0xc>
 8009030:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009032:	07d2      	lsls	r2, r2, #31
 8009034:	d404      	bmi.n	8009040 <_fflush_r+0x38>
 8009036:	059b      	lsls	r3, r3, #22
 8009038:	d402      	bmi.n	8009040 <_fflush_r+0x38>
 800903a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800903c:	f7fd fafd 	bl	800663a <__retarget_lock_acquire_recursive>
 8009040:	0028      	movs	r0, r5
 8009042:	0021      	movs	r1, r4
 8009044:	f7ff ff5a 	bl	8008efc <__sflush_r>
 8009048:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800904a:	0005      	movs	r5, r0
 800904c:	07db      	lsls	r3, r3, #31
 800904e:	d4e2      	bmi.n	8009016 <_fflush_r+0xe>
 8009050:	89a3      	ldrh	r3, [r4, #12]
 8009052:	059b      	lsls	r3, r3, #22
 8009054:	d4df      	bmi.n	8009016 <_fflush_r+0xe>
 8009056:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009058:	f7fd faf0 	bl	800663c <__retarget_lock_release_recursive>
 800905c:	e7db      	b.n	8009016 <_fflush_r+0xe>

0800905e <memmove>:
 800905e:	b510      	push	{r4, lr}
 8009060:	4288      	cmp	r0, r1
 8009062:	d806      	bhi.n	8009072 <memmove+0x14>
 8009064:	2300      	movs	r3, #0
 8009066:	429a      	cmp	r2, r3
 8009068:	d008      	beq.n	800907c <memmove+0x1e>
 800906a:	5ccc      	ldrb	r4, [r1, r3]
 800906c:	54c4      	strb	r4, [r0, r3]
 800906e:	3301      	adds	r3, #1
 8009070:	e7f9      	b.n	8009066 <memmove+0x8>
 8009072:	188b      	adds	r3, r1, r2
 8009074:	4298      	cmp	r0, r3
 8009076:	d2f5      	bcs.n	8009064 <memmove+0x6>
 8009078:	3a01      	subs	r2, #1
 800907a:	d200      	bcs.n	800907e <memmove+0x20>
 800907c:	bd10      	pop	{r4, pc}
 800907e:	5c8b      	ldrb	r3, [r1, r2]
 8009080:	5483      	strb	r3, [r0, r2]
 8009082:	e7f9      	b.n	8009078 <memmove+0x1a>

08009084 <strncmp>:
 8009084:	b530      	push	{r4, r5, lr}
 8009086:	0005      	movs	r5, r0
 8009088:	1e10      	subs	r0, r2, #0
 800908a:	d00b      	beq.n	80090a4 <strncmp+0x20>
 800908c:	2400      	movs	r4, #0
 800908e:	3a01      	subs	r2, #1
 8009090:	5d2b      	ldrb	r3, [r5, r4]
 8009092:	5d08      	ldrb	r0, [r1, r4]
 8009094:	4283      	cmp	r3, r0
 8009096:	d104      	bne.n	80090a2 <strncmp+0x1e>
 8009098:	42a2      	cmp	r2, r4
 800909a:	d002      	beq.n	80090a2 <strncmp+0x1e>
 800909c:	3401      	adds	r4, #1
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d1f6      	bne.n	8009090 <strncmp+0xc>
 80090a2:	1a18      	subs	r0, r3, r0
 80090a4:	bd30      	pop	{r4, r5, pc}
	...

080090a8 <_sbrk_r>:
 80090a8:	2300      	movs	r3, #0
 80090aa:	b570      	push	{r4, r5, r6, lr}
 80090ac:	4d06      	ldr	r5, [pc, #24]	@ (80090c8 <_sbrk_r+0x20>)
 80090ae:	0004      	movs	r4, r0
 80090b0:	0008      	movs	r0, r1
 80090b2:	602b      	str	r3, [r5, #0]
 80090b4:	f7f9 fdc4 	bl	8002c40 <_sbrk>
 80090b8:	1c43      	adds	r3, r0, #1
 80090ba:	d103      	bne.n	80090c4 <_sbrk_r+0x1c>
 80090bc:	682b      	ldr	r3, [r5, #0]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d000      	beq.n	80090c4 <_sbrk_r+0x1c>
 80090c2:	6023      	str	r3, [r4, #0]
 80090c4:	bd70      	pop	{r4, r5, r6, pc}
 80090c6:	46c0      	nop			@ (mov r8, r8)
 80090c8:	20000460 	.word	0x20000460

080090cc <memcpy>:
 80090cc:	2300      	movs	r3, #0
 80090ce:	b510      	push	{r4, lr}
 80090d0:	429a      	cmp	r2, r3
 80090d2:	d100      	bne.n	80090d6 <memcpy+0xa>
 80090d4:	bd10      	pop	{r4, pc}
 80090d6:	5ccc      	ldrb	r4, [r1, r3]
 80090d8:	54c4      	strb	r4, [r0, r3]
 80090da:	3301      	adds	r3, #1
 80090dc:	e7f8      	b.n	80090d0 <memcpy+0x4>
	...

080090e0 <nan>:
 80090e0:	2000      	movs	r0, #0
 80090e2:	4901      	ldr	r1, [pc, #4]	@ (80090e8 <nan+0x8>)
 80090e4:	4770      	bx	lr
 80090e6:	46c0      	nop			@ (mov r8, r8)
 80090e8:	7ff80000 	.word	0x7ff80000

080090ec <__assert_func>:
 80090ec:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80090ee:	0014      	movs	r4, r2
 80090f0:	001a      	movs	r2, r3
 80090f2:	4b09      	ldr	r3, [pc, #36]	@ (8009118 <__assert_func+0x2c>)
 80090f4:	0005      	movs	r5, r0
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	000e      	movs	r6, r1
 80090fa:	68d8      	ldr	r0, [r3, #12]
 80090fc:	4b07      	ldr	r3, [pc, #28]	@ (800911c <__assert_func+0x30>)
 80090fe:	2c00      	cmp	r4, #0
 8009100:	d101      	bne.n	8009106 <__assert_func+0x1a>
 8009102:	4b07      	ldr	r3, [pc, #28]	@ (8009120 <__assert_func+0x34>)
 8009104:	001c      	movs	r4, r3
 8009106:	4907      	ldr	r1, [pc, #28]	@ (8009124 <__assert_func+0x38>)
 8009108:	9301      	str	r3, [sp, #4]
 800910a:	9402      	str	r4, [sp, #8]
 800910c:	002b      	movs	r3, r5
 800910e:	9600      	str	r6, [sp, #0]
 8009110:	f000 fbe0 	bl	80098d4 <fiprintf>
 8009114:	f000 fbee 	bl	80098f4 <abort>
 8009118:	20000018 	.word	0x20000018
 800911c:	0800a2c2 	.word	0x0800a2c2
 8009120:	0800a2fd 	.word	0x0800a2fd
 8009124:	0800a2cf 	.word	0x0800a2cf

08009128 <_calloc_r>:
 8009128:	b570      	push	{r4, r5, r6, lr}
 800912a:	0c0b      	lsrs	r3, r1, #16
 800912c:	0c15      	lsrs	r5, r2, #16
 800912e:	2b00      	cmp	r3, #0
 8009130:	d11e      	bne.n	8009170 <_calloc_r+0x48>
 8009132:	2d00      	cmp	r5, #0
 8009134:	d10c      	bne.n	8009150 <_calloc_r+0x28>
 8009136:	b289      	uxth	r1, r1
 8009138:	b294      	uxth	r4, r2
 800913a:	434c      	muls	r4, r1
 800913c:	0021      	movs	r1, r4
 800913e:	f7fe f985 	bl	800744c <_malloc_r>
 8009142:	1e05      	subs	r5, r0, #0
 8009144:	d01a      	beq.n	800917c <_calloc_r+0x54>
 8009146:	0022      	movs	r2, r4
 8009148:	2100      	movs	r1, #0
 800914a:	f7fd f9f1 	bl	8006530 <memset>
 800914e:	e016      	b.n	800917e <_calloc_r+0x56>
 8009150:	1c2b      	adds	r3, r5, #0
 8009152:	1c0c      	adds	r4, r1, #0
 8009154:	b289      	uxth	r1, r1
 8009156:	b292      	uxth	r2, r2
 8009158:	434a      	muls	r2, r1
 800915a:	b29b      	uxth	r3, r3
 800915c:	b2a1      	uxth	r1, r4
 800915e:	4359      	muls	r1, r3
 8009160:	0c14      	lsrs	r4, r2, #16
 8009162:	190c      	adds	r4, r1, r4
 8009164:	0c23      	lsrs	r3, r4, #16
 8009166:	d107      	bne.n	8009178 <_calloc_r+0x50>
 8009168:	0424      	lsls	r4, r4, #16
 800916a:	b292      	uxth	r2, r2
 800916c:	4314      	orrs	r4, r2
 800916e:	e7e5      	b.n	800913c <_calloc_r+0x14>
 8009170:	2d00      	cmp	r5, #0
 8009172:	d101      	bne.n	8009178 <_calloc_r+0x50>
 8009174:	1c14      	adds	r4, r2, #0
 8009176:	e7ed      	b.n	8009154 <_calloc_r+0x2c>
 8009178:	230c      	movs	r3, #12
 800917a:	6003      	str	r3, [r0, #0]
 800917c:	2500      	movs	r5, #0
 800917e:	0028      	movs	r0, r5
 8009180:	bd70      	pop	{r4, r5, r6, pc}

08009182 <rshift>:
 8009182:	0002      	movs	r2, r0
 8009184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009186:	6904      	ldr	r4, [r0, #16]
 8009188:	b085      	sub	sp, #20
 800918a:	3214      	adds	r2, #20
 800918c:	114b      	asrs	r3, r1, #5
 800918e:	0016      	movs	r6, r2
 8009190:	9302      	str	r3, [sp, #8]
 8009192:	429c      	cmp	r4, r3
 8009194:	dd31      	ble.n	80091fa <rshift+0x78>
 8009196:	261f      	movs	r6, #31
 8009198:	000f      	movs	r7, r1
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	00a5      	lsls	r5, r4, #2
 800919e:	18d3      	adds	r3, r2, r3
 80091a0:	4037      	ands	r7, r6
 80091a2:	1955      	adds	r5, r2, r5
 80091a4:	9300      	str	r3, [sp, #0]
 80091a6:	9701      	str	r7, [sp, #4]
 80091a8:	4231      	tst	r1, r6
 80091aa:	d10d      	bne.n	80091c8 <rshift+0x46>
 80091ac:	0016      	movs	r6, r2
 80091ae:	0019      	movs	r1, r3
 80091b0:	428d      	cmp	r5, r1
 80091b2:	d836      	bhi.n	8009222 <rshift+0xa0>
 80091b4:	9b00      	ldr	r3, [sp, #0]
 80091b6:	2600      	movs	r6, #0
 80091b8:	3b03      	subs	r3, #3
 80091ba:	429d      	cmp	r5, r3
 80091bc:	d302      	bcc.n	80091c4 <rshift+0x42>
 80091be:	9b02      	ldr	r3, [sp, #8]
 80091c0:	1ae4      	subs	r4, r4, r3
 80091c2:	00a6      	lsls	r6, r4, #2
 80091c4:	1996      	adds	r6, r2, r6
 80091c6:	e018      	b.n	80091fa <rshift+0x78>
 80091c8:	2120      	movs	r1, #32
 80091ca:	9e01      	ldr	r6, [sp, #4]
 80091cc:	9f01      	ldr	r7, [sp, #4]
 80091ce:	1b89      	subs	r1, r1, r6
 80091d0:	9e00      	ldr	r6, [sp, #0]
 80091d2:	9103      	str	r1, [sp, #12]
 80091d4:	ce02      	ldmia	r6!, {r1}
 80091d6:	4694      	mov	ip, r2
 80091d8:	40f9      	lsrs	r1, r7
 80091da:	42b5      	cmp	r5, r6
 80091dc:	d816      	bhi.n	800920c <rshift+0x8a>
 80091de:	9b00      	ldr	r3, [sp, #0]
 80091e0:	2600      	movs	r6, #0
 80091e2:	3301      	adds	r3, #1
 80091e4:	429d      	cmp	r5, r3
 80091e6:	d303      	bcc.n	80091f0 <rshift+0x6e>
 80091e8:	9b02      	ldr	r3, [sp, #8]
 80091ea:	1ae4      	subs	r4, r4, r3
 80091ec:	00a6      	lsls	r6, r4, #2
 80091ee:	3e04      	subs	r6, #4
 80091f0:	1996      	adds	r6, r2, r6
 80091f2:	6031      	str	r1, [r6, #0]
 80091f4:	2900      	cmp	r1, #0
 80091f6:	d000      	beq.n	80091fa <rshift+0x78>
 80091f8:	3604      	adds	r6, #4
 80091fa:	1ab1      	subs	r1, r6, r2
 80091fc:	1089      	asrs	r1, r1, #2
 80091fe:	6101      	str	r1, [r0, #16]
 8009200:	4296      	cmp	r6, r2
 8009202:	d101      	bne.n	8009208 <rshift+0x86>
 8009204:	2300      	movs	r3, #0
 8009206:	6143      	str	r3, [r0, #20]
 8009208:	b005      	add	sp, #20
 800920a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800920c:	6837      	ldr	r7, [r6, #0]
 800920e:	9b03      	ldr	r3, [sp, #12]
 8009210:	409f      	lsls	r7, r3
 8009212:	430f      	orrs	r7, r1
 8009214:	4661      	mov	r1, ip
 8009216:	c180      	stmia	r1!, {r7}
 8009218:	468c      	mov	ip, r1
 800921a:	9b01      	ldr	r3, [sp, #4]
 800921c:	ce02      	ldmia	r6!, {r1}
 800921e:	40d9      	lsrs	r1, r3
 8009220:	e7db      	b.n	80091da <rshift+0x58>
 8009222:	c980      	ldmia	r1!, {r7}
 8009224:	c680      	stmia	r6!, {r7}
 8009226:	e7c3      	b.n	80091b0 <rshift+0x2e>

08009228 <__hexdig_fun>:
 8009228:	0002      	movs	r2, r0
 800922a:	3a30      	subs	r2, #48	@ 0x30
 800922c:	0003      	movs	r3, r0
 800922e:	2a09      	cmp	r2, #9
 8009230:	d802      	bhi.n	8009238 <__hexdig_fun+0x10>
 8009232:	3b20      	subs	r3, #32
 8009234:	b2d8      	uxtb	r0, r3
 8009236:	4770      	bx	lr
 8009238:	0002      	movs	r2, r0
 800923a:	3a61      	subs	r2, #97	@ 0x61
 800923c:	2a05      	cmp	r2, #5
 800923e:	d801      	bhi.n	8009244 <__hexdig_fun+0x1c>
 8009240:	3b47      	subs	r3, #71	@ 0x47
 8009242:	e7f7      	b.n	8009234 <__hexdig_fun+0xc>
 8009244:	001a      	movs	r2, r3
 8009246:	3a41      	subs	r2, #65	@ 0x41
 8009248:	2000      	movs	r0, #0
 800924a:	2a05      	cmp	r2, #5
 800924c:	d8f3      	bhi.n	8009236 <__hexdig_fun+0xe>
 800924e:	3b27      	subs	r3, #39	@ 0x27
 8009250:	e7f0      	b.n	8009234 <__hexdig_fun+0xc>
	...

08009254 <__gethex>:
 8009254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009256:	b089      	sub	sp, #36	@ 0x24
 8009258:	9307      	str	r3, [sp, #28]
 800925a:	680b      	ldr	r3, [r1, #0]
 800925c:	9201      	str	r2, [sp, #4]
 800925e:	9003      	str	r0, [sp, #12]
 8009260:	9106      	str	r1, [sp, #24]
 8009262:	1c9a      	adds	r2, r3, #2
 8009264:	0011      	movs	r1, r2
 8009266:	3201      	adds	r2, #1
 8009268:	1e50      	subs	r0, r2, #1
 800926a:	7800      	ldrb	r0, [r0, #0]
 800926c:	2830      	cmp	r0, #48	@ 0x30
 800926e:	d0f9      	beq.n	8009264 <__gethex+0x10>
 8009270:	1acb      	subs	r3, r1, r3
 8009272:	3b02      	subs	r3, #2
 8009274:	9305      	str	r3, [sp, #20]
 8009276:	9100      	str	r1, [sp, #0]
 8009278:	f7ff ffd6 	bl	8009228 <__hexdig_fun>
 800927c:	2300      	movs	r3, #0
 800927e:	001d      	movs	r5, r3
 8009280:	9302      	str	r3, [sp, #8]
 8009282:	4298      	cmp	r0, r3
 8009284:	d11e      	bne.n	80092c4 <__gethex+0x70>
 8009286:	2201      	movs	r2, #1
 8009288:	49a6      	ldr	r1, [pc, #664]	@ (8009524 <__gethex+0x2d0>)
 800928a:	9800      	ldr	r0, [sp, #0]
 800928c:	f7ff fefa 	bl	8009084 <strncmp>
 8009290:	0007      	movs	r7, r0
 8009292:	42a8      	cmp	r0, r5
 8009294:	d000      	beq.n	8009298 <__gethex+0x44>
 8009296:	e06a      	b.n	800936e <__gethex+0x11a>
 8009298:	9b00      	ldr	r3, [sp, #0]
 800929a:	7858      	ldrb	r0, [r3, #1]
 800929c:	1c5c      	adds	r4, r3, #1
 800929e:	f7ff ffc3 	bl	8009228 <__hexdig_fun>
 80092a2:	2301      	movs	r3, #1
 80092a4:	9302      	str	r3, [sp, #8]
 80092a6:	42a8      	cmp	r0, r5
 80092a8:	d02f      	beq.n	800930a <__gethex+0xb6>
 80092aa:	9400      	str	r4, [sp, #0]
 80092ac:	9b00      	ldr	r3, [sp, #0]
 80092ae:	7818      	ldrb	r0, [r3, #0]
 80092b0:	2830      	cmp	r0, #48	@ 0x30
 80092b2:	d009      	beq.n	80092c8 <__gethex+0x74>
 80092b4:	f7ff ffb8 	bl	8009228 <__hexdig_fun>
 80092b8:	4242      	negs	r2, r0
 80092ba:	4142      	adcs	r2, r0
 80092bc:	2301      	movs	r3, #1
 80092be:	0025      	movs	r5, r4
 80092c0:	9202      	str	r2, [sp, #8]
 80092c2:	9305      	str	r3, [sp, #20]
 80092c4:	9c00      	ldr	r4, [sp, #0]
 80092c6:	e004      	b.n	80092d2 <__gethex+0x7e>
 80092c8:	9b00      	ldr	r3, [sp, #0]
 80092ca:	3301      	adds	r3, #1
 80092cc:	9300      	str	r3, [sp, #0]
 80092ce:	e7ed      	b.n	80092ac <__gethex+0x58>
 80092d0:	3401      	adds	r4, #1
 80092d2:	7820      	ldrb	r0, [r4, #0]
 80092d4:	f7ff ffa8 	bl	8009228 <__hexdig_fun>
 80092d8:	1e07      	subs	r7, r0, #0
 80092da:	d1f9      	bne.n	80092d0 <__gethex+0x7c>
 80092dc:	2201      	movs	r2, #1
 80092de:	0020      	movs	r0, r4
 80092e0:	4990      	ldr	r1, [pc, #576]	@ (8009524 <__gethex+0x2d0>)
 80092e2:	f7ff fecf 	bl	8009084 <strncmp>
 80092e6:	2800      	cmp	r0, #0
 80092e8:	d10d      	bne.n	8009306 <__gethex+0xb2>
 80092ea:	2d00      	cmp	r5, #0
 80092ec:	d106      	bne.n	80092fc <__gethex+0xa8>
 80092ee:	3401      	adds	r4, #1
 80092f0:	0025      	movs	r5, r4
 80092f2:	7820      	ldrb	r0, [r4, #0]
 80092f4:	f7ff ff98 	bl	8009228 <__hexdig_fun>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	d102      	bne.n	8009302 <__gethex+0xae>
 80092fc:	1b2d      	subs	r5, r5, r4
 80092fe:	00af      	lsls	r7, r5, #2
 8009300:	e003      	b.n	800930a <__gethex+0xb6>
 8009302:	3401      	adds	r4, #1
 8009304:	e7f5      	b.n	80092f2 <__gethex+0x9e>
 8009306:	2d00      	cmp	r5, #0
 8009308:	d1f8      	bne.n	80092fc <__gethex+0xa8>
 800930a:	2220      	movs	r2, #32
 800930c:	7823      	ldrb	r3, [r4, #0]
 800930e:	0026      	movs	r6, r4
 8009310:	4393      	bics	r3, r2
 8009312:	2b50      	cmp	r3, #80	@ 0x50
 8009314:	d11d      	bne.n	8009352 <__gethex+0xfe>
 8009316:	7863      	ldrb	r3, [r4, #1]
 8009318:	2b2b      	cmp	r3, #43	@ 0x2b
 800931a:	d02d      	beq.n	8009378 <__gethex+0x124>
 800931c:	2b2d      	cmp	r3, #45	@ 0x2d
 800931e:	d02f      	beq.n	8009380 <__gethex+0x12c>
 8009320:	2300      	movs	r3, #0
 8009322:	1c66      	adds	r6, r4, #1
 8009324:	9304      	str	r3, [sp, #16]
 8009326:	7830      	ldrb	r0, [r6, #0]
 8009328:	f7ff ff7e 	bl	8009228 <__hexdig_fun>
 800932c:	1e43      	subs	r3, r0, #1
 800932e:	b2db      	uxtb	r3, r3
 8009330:	0005      	movs	r5, r0
 8009332:	2b18      	cmp	r3, #24
 8009334:	d82a      	bhi.n	800938c <__gethex+0x138>
 8009336:	7870      	ldrb	r0, [r6, #1]
 8009338:	f7ff ff76 	bl	8009228 <__hexdig_fun>
 800933c:	1e43      	subs	r3, r0, #1
 800933e:	b2db      	uxtb	r3, r3
 8009340:	3601      	adds	r6, #1
 8009342:	3d10      	subs	r5, #16
 8009344:	2b18      	cmp	r3, #24
 8009346:	d91d      	bls.n	8009384 <__gethex+0x130>
 8009348:	9b04      	ldr	r3, [sp, #16]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d000      	beq.n	8009350 <__gethex+0xfc>
 800934e:	426d      	negs	r5, r5
 8009350:	197f      	adds	r7, r7, r5
 8009352:	9b06      	ldr	r3, [sp, #24]
 8009354:	601e      	str	r6, [r3, #0]
 8009356:	9b02      	ldr	r3, [sp, #8]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d019      	beq.n	8009390 <__gethex+0x13c>
 800935c:	9b05      	ldr	r3, [sp, #20]
 800935e:	2606      	movs	r6, #6
 8009360:	425a      	negs	r2, r3
 8009362:	4153      	adcs	r3, r2
 8009364:	425b      	negs	r3, r3
 8009366:	401e      	ands	r6, r3
 8009368:	0030      	movs	r0, r6
 800936a:	b009      	add	sp, #36	@ 0x24
 800936c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800936e:	2301      	movs	r3, #1
 8009370:	2700      	movs	r7, #0
 8009372:	9c00      	ldr	r4, [sp, #0]
 8009374:	9302      	str	r3, [sp, #8]
 8009376:	e7c8      	b.n	800930a <__gethex+0xb6>
 8009378:	2300      	movs	r3, #0
 800937a:	9304      	str	r3, [sp, #16]
 800937c:	1ca6      	adds	r6, r4, #2
 800937e:	e7d2      	b.n	8009326 <__gethex+0xd2>
 8009380:	2301      	movs	r3, #1
 8009382:	e7fa      	b.n	800937a <__gethex+0x126>
 8009384:	230a      	movs	r3, #10
 8009386:	435d      	muls	r5, r3
 8009388:	182d      	adds	r5, r5, r0
 800938a:	e7d4      	b.n	8009336 <__gethex+0xe2>
 800938c:	0026      	movs	r6, r4
 800938e:	e7e0      	b.n	8009352 <__gethex+0xfe>
 8009390:	9b00      	ldr	r3, [sp, #0]
 8009392:	9902      	ldr	r1, [sp, #8]
 8009394:	1ae3      	subs	r3, r4, r3
 8009396:	3b01      	subs	r3, #1
 8009398:	2b07      	cmp	r3, #7
 800939a:	dc0a      	bgt.n	80093b2 <__gethex+0x15e>
 800939c:	9803      	ldr	r0, [sp, #12]
 800939e:	f7fe f8e5 	bl	800756c <_Balloc>
 80093a2:	1e05      	subs	r5, r0, #0
 80093a4:	d108      	bne.n	80093b8 <__gethex+0x164>
 80093a6:	002a      	movs	r2, r5
 80093a8:	21e4      	movs	r1, #228	@ 0xe4
 80093aa:	4b5f      	ldr	r3, [pc, #380]	@ (8009528 <__gethex+0x2d4>)
 80093ac:	485f      	ldr	r0, [pc, #380]	@ (800952c <__gethex+0x2d8>)
 80093ae:	f7ff fe9d 	bl	80090ec <__assert_func>
 80093b2:	3101      	adds	r1, #1
 80093b4:	105b      	asrs	r3, r3, #1
 80093b6:	e7ef      	b.n	8009398 <__gethex+0x144>
 80093b8:	0003      	movs	r3, r0
 80093ba:	3314      	adds	r3, #20
 80093bc:	9302      	str	r3, [sp, #8]
 80093be:	9305      	str	r3, [sp, #20]
 80093c0:	2300      	movs	r3, #0
 80093c2:	001e      	movs	r6, r3
 80093c4:	9304      	str	r3, [sp, #16]
 80093c6:	9b00      	ldr	r3, [sp, #0]
 80093c8:	42a3      	cmp	r3, r4
 80093ca:	d338      	bcc.n	800943e <__gethex+0x1ea>
 80093cc:	9c05      	ldr	r4, [sp, #20]
 80093ce:	9b02      	ldr	r3, [sp, #8]
 80093d0:	c440      	stmia	r4!, {r6}
 80093d2:	1ae4      	subs	r4, r4, r3
 80093d4:	10a4      	asrs	r4, r4, #2
 80093d6:	0030      	movs	r0, r6
 80093d8:	612c      	str	r4, [r5, #16]
 80093da:	f7fe f9bf 	bl	800775c <__hi0bits>
 80093de:	9b01      	ldr	r3, [sp, #4]
 80093e0:	0164      	lsls	r4, r4, #5
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	1a26      	subs	r6, r4, r0
 80093e6:	9300      	str	r3, [sp, #0]
 80093e8:	429e      	cmp	r6, r3
 80093ea:	dd52      	ble.n	8009492 <__gethex+0x23e>
 80093ec:	1af6      	subs	r6, r6, r3
 80093ee:	0031      	movs	r1, r6
 80093f0:	0028      	movs	r0, r5
 80093f2:	f7fe fd62 	bl	8007eba <__any_on>
 80093f6:	1e04      	subs	r4, r0, #0
 80093f8:	d00f      	beq.n	800941a <__gethex+0x1c6>
 80093fa:	2401      	movs	r4, #1
 80093fc:	231f      	movs	r3, #31
 80093fe:	0020      	movs	r0, r4
 8009400:	1e72      	subs	r2, r6, #1
 8009402:	4013      	ands	r3, r2
 8009404:	4098      	lsls	r0, r3
 8009406:	0003      	movs	r3, r0
 8009408:	1151      	asrs	r1, r2, #5
 800940a:	9802      	ldr	r0, [sp, #8]
 800940c:	0089      	lsls	r1, r1, #2
 800940e:	5809      	ldr	r1, [r1, r0]
 8009410:	4219      	tst	r1, r3
 8009412:	d002      	beq.n	800941a <__gethex+0x1c6>
 8009414:	42a2      	cmp	r2, r4
 8009416:	dc34      	bgt.n	8009482 <__gethex+0x22e>
 8009418:	2402      	movs	r4, #2
 800941a:	0031      	movs	r1, r6
 800941c:	0028      	movs	r0, r5
 800941e:	f7ff feb0 	bl	8009182 <rshift>
 8009422:	19bf      	adds	r7, r7, r6
 8009424:	9b01      	ldr	r3, [sp, #4]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	42bb      	cmp	r3, r7
 800942a:	da42      	bge.n	80094b2 <__gethex+0x25e>
 800942c:	0029      	movs	r1, r5
 800942e:	9803      	ldr	r0, [sp, #12]
 8009430:	f7fe f8e0 	bl	80075f4 <_Bfree>
 8009434:	2300      	movs	r3, #0
 8009436:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009438:	26a3      	movs	r6, #163	@ 0xa3
 800943a:	6013      	str	r3, [r2, #0]
 800943c:	e794      	b.n	8009368 <__gethex+0x114>
 800943e:	3c01      	subs	r4, #1
 8009440:	7823      	ldrb	r3, [r4, #0]
 8009442:	2b2e      	cmp	r3, #46	@ 0x2e
 8009444:	d012      	beq.n	800946c <__gethex+0x218>
 8009446:	9b04      	ldr	r3, [sp, #16]
 8009448:	2b20      	cmp	r3, #32
 800944a:	d104      	bne.n	8009456 <__gethex+0x202>
 800944c:	9b05      	ldr	r3, [sp, #20]
 800944e:	c340      	stmia	r3!, {r6}
 8009450:	2600      	movs	r6, #0
 8009452:	9305      	str	r3, [sp, #20]
 8009454:	9604      	str	r6, [sp, #16]
 8009456:	7820      	ldrb	r0, [r4, #0]
 8009458:	f7ff fee6 	bl	8009228 <__hexdig_fun>
 800945c:	230f      	movs	r3, #15
 800945e:	4018      	ands	r0, r3
 8009460:	9b04      	ldr	r3, [sp, #16]
 8009462:	4098      	lsls	r0, r3
 8009464:	3304      	adds	r3, #4
 8009466:	4306      	orrs	r6, r0
 8009468:	9304      	str	r3, [sp, #16]
 800946a:	e7ac      	b.n	80093c6 <__gethex+0x172>
 800946c:	9b00      	ldr	r3, [sp, #0]
 800946e:	42a3      	cmp	r3, r4
 8009470:	d8e9      	bhi.n	8009446 <__gethex+0x1f2>
 8009472:	2201      	movs	r2, #1
 8009474:	0020      	movs	r0, r4
 8009476:	492b      	ldr	r1, [pc, #172]	@ (8009524 <__gethex+0x2d0>)
 8009478:	f7ff fe04 	bl	8009084 <strncmp>
 800947c:	2800      	cmp	r0, #0
 800947e:	d1e2      	bne.n	8009446 <__gethex+0x1f2>
 8009480:	e7a1      	b.n	80093c6 <__gethex+0x172>
 8009482:	0028      	movs	r0, r5
 8009484:	1eb1      	subs	r1, r6, #2
 8009486:	f7fe fd18 	bl	8007eba <__any_on>
 800948a:	2800      	cmp	r0, #0
 800948c:	d0c4      	beq.n	8009418 <__gethex+0x1c4>
 800948e:	2403      	movs	r4, #3
 8009490:	e7c3      	b.n	800941a <__gethex+0x1c6>
 8009492:	9b00      	ldr	r3, [sp, #0]
 8009494:	2400      	movs	r4, #0
 8009496:	429e      	cmp	r6, r3
 8009498:	dac4      	bge.n	8009424 <__gethex+0x1d0>
 800949a:	1b9e      	subs	r6, r3, r6
 800949c:	0029      	movs	r1, r5
 800949e:	0032      	movs	r2, r6
 80094a0:	9803      	ldr	r0, [sp, #12]
 80094a2:	f7fe fad1 	bl	8007a48 <__lshift>
 80094a6:	0003      	movs	r3, r0
 80094a8:	3314      	adds	r3, #20
 80094aa:	0005      	movs	r5, r0
 80094ac:	1bbf      	subs	r7, r7, r6
 80094ae:	9302      	str	r3, [sp, #8]
 80094b0:	e7b8      	b.n	8009424 <__gethex+0x1d0>
 80094b2:	9b01      	ldr	r3, [sp, #4]
 80094b4:	685e      	ldr	r6, [r3, #4]
 80094b6:	42be      	cmp	r6, r7
 80094b8:	dd6f      	ble.n	800959a <__gethex+0x346>
 80094ba:	9b00      	ldr	r3, [sp, #0]
 80094bc:	1bf6      	subs	r6, r6, r7
 80094be:	42b3      	cmp	r3, r6
 80094c0:	dc36      	bgt.n	8009530 <__gethex+0x2dc>
 80094c2:	9b01      	ldr	r3, [sp, #4]
 80094c4:	68db      	ldr	r3, [r3, #12]
 80094c6:	2b02      	cmp	r3, #2
 80094c8:	d024      	beq.n	8009514 <__gethex+0x2c0>
 80094ca:	2b03      	cmp	r3, #3
 80094cc:	d026      	beq.n	800951c <__gethex+0x2c8>
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d117      	bne.n	8009502 <__gethex+0x2ae>
 80094d2:	9b00      	ldr	r3, [sp, #0]
 80094d4:	42b3      	cmp	r3, r6
 80094d6:	d114      	bne.n	8009502 <__gethex+0x2ae>
 80094d8:	2b01      	cmp	r3, #1
 80094da:	d10b      	bne.n	80094f4 <__gethex+0x2a0>
 80094dc:	9b01      	ldr	r3, [sp, #4]
 80094de:	9a07      	ldr	r2, [sp, #28]
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	2662      	movs	r6, #98	@ 0x62
 80094e4:	6013      	str	r3, [r2, #0]
 80094e6:	2301      	movs	r3, #1
 80094e8:	9a02      	ldr	r2, [sp, #8]
 80094ea:	612b      	str	r3, [r5, #16]
 80094ec:	6013      	str	r3, [r2, #0]
 80094ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094f0:	601d      	str	r5, [r3, #0]
 80094f2:	e739      	b.n	8009368 <__gethex+0x114>
 80094f4:	9900      	ldr	r1, [sp, #0]
 80094f6:	0028      	movs	r0, r5
 80094f8:	3901      	subs	r1, #1
 80094fa:	f7fe fcde 	bl	8007eba <__any_on>
 80094fe:	2800      	cmp	r0, #0
 8009500:	d1ec      	bne.n	80094dc <__gethex+0x288>
 8009502:	0029      	movs	r1, r5
 8009504:	9803      	ldr	r0, [sp, #12]
 8009506:	f7fe f875 	bl	80075f4 <_Bfree>
 800950a:	2300      	movs	r3, #0
 800950c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800950e:	2650      	movs	r6, #80	@ 0x50
 8009510:	6013      	str	r3, [r2, #0]
 8009512:	e729      	b.n	8009368 <__gethex+0x114>
 8009514:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009516:	2b00      	cmp	r3, #0
 8009518:	d1f3      	bne.n	8009502 <__gethex+0x2ae>
 800951a:	e7df      	b.n	80094dc <__gethex+0x288>
 800951c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800951e:	2b00      	cmp	r3, #0
 8009520:	d1dc      	bne.n	80094dc <__gethex+0x288>
 8009522:	e7ee      	b.n	8009502 <__gethex+0x2ae>
 8009524:	0800a150 	.word	0x0800a150
 8009528:	08009fe9 	.word	0x08009fe9
 800952c:	0800a2fe 	.word	0x0800a2fe
 8009530:	1e77      	subs	r7, r6, #1
 8009532:	2c00      	cmp	r4, #0
 8009534:	d12f      	bne.n	8009596 <__gethex+0x342>
 8009536:	2f00      	cmp	r7, #0
 8009538:	d004      	beq.n	8009544 <__gethex+0x2f0>
 800953a:	0039      	movs	r1, r7
 800953c:	0028      	movs	r0, r5
 800953e:	f7fe fcbc 	bl	8007eba <__any_on>
 8009542:	0004      	movs	r4, r0
 8009544:	231f      	movs	r3, #31
 8009546:	117a      	asrs	r2, r7, #5
 8009548:	401f      	ands	r7, r3
 800954a:	3b1e      	subs	r3, #30
 800954c:	40bb      	lsls	r3, r7
 800954e:	9902      	ldr	r1, [sp, #8]
 8009550:	0092      	lsls	r2, r2, #2
 8009552:	5852      	ldr	r2, [r2, r1]
 8009554:	421a      	tst	r2, r3
 8009556:	d001      	beq.n	800955c <__gethex+0x308>
 8009558:	2302      	movs	r3, #2
 800955a:	431c      	orrs	r4, r3
 800955c:	9b00      	ldr	r3, [sp, #0]
 800955e:	0031      	movs	r1, r6
 8009560:	1b9b      	subs	r3, r3, r6
 8009562:	2602      	movs	r6, #2
 8009564:	0028      	movs	r0, r5
 8009566:	9300      	str	r3, [sp, #0]
 8009568:	f7ff fe0b 	bl	8009182 <rshift>
 800956c:	9b01      	ldr	r3, [sp, #4]
 800956e:	685f      	ldr	r7, [r3, #4]
 8009570:	2c00      	cmp	r4, #0
 8009572:	d03f      	beq.n	80095f4 <__gethex+0x3a0>
 8009574:	9b01      	ldr	r3, [sp, #4]
 8009576:	68db      	ldr	r3, [r3, #12]
 8009578:	2b02      	cmp	r3, #2
 800957a:	d010      	beq.n	800959e <__gethex+0x34a>
 800957c:	2b03      	cmp	r3, #3
 800957e:	d012      	beq.n	80095a6 <__gethex+0x352>
 8009580:	2b01      	cmp	r3, #1
 8009582:	d106      	bne.n	8009592 <__gethex+0x33e>
 8009584:	07a2      	lsls	r2, r4, #30
 8009586:	d504      	bpl.n	8009592 <__gethex+0x33e>
 8009588:	9a02      	ldr	r2, [sp, #8]
 800958a:	6812      	ldr	r2, [r2, #0]
 800958c:	4314      	orrs	r4, r2
 800958e:	421c      	tst	r4, r3
 8009590:	d10c      	bne.n	80095ac <__gethex+0x358>
 8009592:	2310      	movs	r3, #16
 8009594:	e02d      	b.n	80095f2 <__gethex+0x39e>
 8009596:	2401      	movs	r4, #1
 8009598:	e7d4      	b.n	8009544 <__gethex+0x2f0>
 800959a:	2601      	movs	r6, #1
 800959c:	e7e8      	b.n	8009570 <__gethex+0x31c>
 800959e:	2301      	movs	r3, #1
 80095a0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80095a2:	1a9b      	subs	r3, r3, r2
 80095a4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80095a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d0f2      	beq.n	8009592 <__gethex+0x33e>
 80095ac:	692b      	ldr	r3, [r5, #16]
 80095ae:	2000      	movs	r0, #0
 80095b0:	9302      	str	r3, [sp, #8]
 80095b2:	009b      	lsls	r3, r3, #2
 80095b4:	9304      	str	r3, [sp, #16]
 80095b6:	002b      	movs	r3, r5
 80095b8:	9a04      	ldr	r2, [sp, #16]
 80095ba:	3314      	adds	r3, #20
 80095bc:	1899      	adds	r1, r3, r2
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	1c54      	adds	r4, r2, #1
 80095c2:	d01c      	beq.n	80095fe <__gethex+0x3aa>
 80095c4:	3201      	adds	r2, #1
 80095c6:	601a      	str	r2, [r3, #0]
 80095c8:	002b      	movs	r3, r5
 80095ca:	3314      	adds	r3, #20
 80095cc:	2e02      	cmp	r6, #2
 80095ce:	d13f      	bne.n	8009650 <__gethex+0x3fc>
 80095d0:	9a01      	ldr	r2, [sp, #4]
 80095d2:	9900      	ldr	r1, [sp, #0]
 80095d4:	6812      	ldr	r2, [r2, #0]
 80095d6:	3a01      	subs	r2, #1
 80095d8:	428a      	cmp	r2, r1
 80095da:	d109      	bne.n	80095f0 <__gethex+0x39c>
 80095dc:	000a      	movs	r2, r1
 80095de:	201f      	movs	r0, #31
 80095e0:	4010      	ands	r0, r2
 80095e2:	2201      	movs	r2, #1
 80095e4:	4082      	lsls	r2, r0
 80095e6:	1149      	asrs	r1, r1, #5
 80095e8:	0089      	lsls	r1, r1, #2
 80095ea:	58cb      	ldr	r3, [r1, r3]
 80095ec:	4213      	tst	r3, r2
 80095ee:	d13d      	bne.n	800966c <__gethex+0x418>
 80095f0:	2320      	movs	r3, #32
 80095f2:	431e      	orrs	r6, r3
 80095f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095f6:	601d      	str	r5, [r3, #0]
 80095f8:	9b07      	ldr	r3, [sp, #28]
 80095fa:	601f      	str	r7, [r3, #0]
 80095fc:	e6b4      	b.n	8009368 <__gethex+0x114>
 80095fe:	c301      	stmia	r3!, {r0}
 8009600:	4299      	cmp	r1, r3
 8009602:	d8dc      	bhi.n	80095be <__gethex+0x36a>
 8009604:	68ab      	ldr	r3, [r5, #8]
 8009606:	9a02      	ldr	r2, [sp, #8]
 8009608:	429a      	cmp	r2, r3
 800960a:	db18      	blt.n	800963e <__gethex+0x3ea>
 800960c:	6869      	ldr	r1, [r5, #4]
 800960e:	9803      	ldr	r0, [sp, #12]
 8009610:	3101      	adds	r1, #1
 8009612:	f7fd ffab 	bl	800756c <_Balloc>
 8009616:	1e04      	subs	r4, r0, #0
 8009618:	d104      	bne.n	8009624 <__gethex+0x3d0>
 800961a:	0022      	movs	r2, r4
 800961c:	2184      	movs	r1, #132	@ 0x84
 800961e:	4b1d      	ldr	r3, [pc, #116]	@ (8009694 <__gethex+0x440>)
 8009620:	481d      	ldr	r0, [pc, #116]	@ (8009698 <__gethex+0x444>)
 8009622:	e6c4      	b.n	80093ae <__gethex+0x15a>
 8009624:	0029      	movs	r1, r5
 8009626:	692a      	ldr	r2, [r5, #16]
 8009628:	310c      	adds	r1, #12
 800962a:	3202      	adds	r2, #2
 800962c:	0092      	lsls	r2, r2, #2
 800962e:	300c      	adds	r0, #12
 8009630:	f7ff fd4c 	bl	80090cc <memcpy>
 8009634:	0029      	movs	r1, r5
 8009636:	9803      	ldr	r0, [sp, #12]
 8009638:	f7fd ffdc 	bl	80075f4 <_Bfree>
 800963c:	0025      	movs	r5, r4
 800963e:	692b      	ldr	r3, [r5, #16]
 8009640:	1c5a      	adds	r2, r3, #1
 8009642:	612a      	str	r2, [r5, #16]
 8009644:	2201      	movs	r2, #1
 8009646:	3304      	adds	r3, #4
 8009648:	009b      	lsls	r3, r3, #2
 800964a:	18eb      	adds	r3, r5, r3
 800964c:	605a      	str	r2, [r3, #4]
 800964e:	e7bb      	b.n	80095c8 <__gethex+0x374>
 8009650:	692a      	ldr	r2, [r5, #16]
 8009652:	9902      	ldr	r1, [sp, #8]
 8009654:	428a      	cmp	r2, r1
 8009656:	dd0b      	ble.n	8009670 <__gethex+0x41c>
 8009658:	2101      	movs	r1, #1
 800965a:	0028      	movs	r0, r5
 800965c:	f7ff fd91 	bl	8009182 <rshift>
 8009660:	9b01      	ldr	r3, [sp, #4]
 8009662:	3701      	adds	r7, #1
 8009664:	689b      	ldr	r3, [r3, #8]
 8009666:	42bb      	cmp	r3, r7
 8009668:	da00      	bge.n	800966c <__gethex+0x418>
 800966a:	e6df      	b.n	800942c <__gethex+0x1d8>
 800966c:	2601      	movs	r6, #1
 800966e:	e7bf      	b.n	80095f0 <__gethex+0x39c>
 8009670:	221f      	movs	r2, #31
 8009672:	9c00      	ldr	r4, [sp, #0]
 8009674:	9900      	ldr	r1, [sp, #0]
 8009676:	4014      	ands	r4, r2
 8009678:	4211      	tst	r1, r2
 800967a:	d0f7      	beq.n	800966c <__gethex+0x418>
 800967c:	9a04      	ldr	r2, [sp, #16]
 800967e:	189b      	adds	r3, r3, r2
 8009680:	3b04      	subs	r3, #4
 8009682:	6818      	ldr	r0, [r3, #0]
 8009684:	f7fe f86a 	bl	800775c <__hi0bits>
 8009688:	2320      	movs	r3, #32
 800968a:	1b1b      	subs	r3, r3, r4
 800968c:	4298      	cmp	r0, r3
 800968e:	dbe3      	blt.n	8009658 <__gethex+0x404>
 8009690:	e7ec      	b.n	800966c <__gethex+0x418>
 8009692:	46c0      	nop			@ (mov r8, r8)
 8009694:	08009fe9 	.word	0x08009fe9
 8009698:	0800a2fe 	.word	0x0800a2fe

0800969c <L_shift>:
 800969c:	2308      	movs	r3, #8
 800969e:	b570      	push	{r4, r5, r6, lr}
 80096a0:	2520      	movs	r5, #32
 80096a2:	1a9a      	subs	r2, r3, r2
 80096a4:	0092      	lsls	r2, r2, #2
 80096a6:	1aad      	subs	r5, r5, r2
 80096a8:	6843      	ldr	r3, [r0, #4]
 80096aa:	6804      	ldr	r4, [r0, #0]
 80096ac:	001e      	movs	r6, r3
 80096ae:	40ae      	lsls	r6, r5
 80096b0:	40d3      	lsrs	r3, r2
 80096b2:	4334      	orrs	r4, r6
 80096b4:	6004      	str	r4, [r0, #0]
 80096b6:	6043      	str	r3, [r0, #4]
 80096b8:	3004      	adds	r0, #4
 80096ba:	4288      	cmp	r0, r1
 80096bc:	d3f4      	bcc.n	80096a8 <L_shift+0xc>
 80096be:	bd70      	pop	{r4, r5, r6, pc}

080096c0 <__match>:
 80096c0:	b530      	push	{r4, r5, lr}
 80096c2:	6803      	ldr	r3, [r0, #0]
 80096c4:	780c      	ldrb	r4, [r1, #0]
 80096c6:	3301      	adds	r3, #1
 80096c8:	2c00      	cmp	r4, #0
 80096ca:	d102      	bne.n	80096d2 <__match+0x12>
 80096cc:	6003      	str	r3, [r0, #0]
 80096ce:	2001      	movs	r0, #1
 80096d0:	bd30      	pop	{r4, r5, pc}
 80096d2:	781a      	ldrb	r2, [r3, #0]
 80096d4:	0015      	movs	r5, r2
 80096d6:	3d41      	subs	r5, #65	@ 0x41
 80096d8:	2d19      	cmp	r5, #25
 80096da:	d800      	bhi.n	80096de <__match+0x1e>
 80096dc:	3220      	adds	r2, #32
 80096de:	3101      	adds	r1, #1
 80096e0:	42a2      	cmp	r2, r4
 80096e2:	d0ef      	beq.n	80096c4 <__match+0x4>
 80096e4:	2000      	movs	r0, #0
 80096e6:	e7f3      	b.n	80096d0 <__match+0x10>

080096e8 <__hexnan>:
 80096e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096ea:	680b      	ldr	r3, [r1, #0]
 80096ec:	b08b      	sub	sp, #44	@ 0x2c
 80096ee:	9201      	str	r2, [sp, #4]
 80096f0:	9901      	ldr	r1, [sp, #4]
 80096f2:	115a      	asrs	r2, r3, #5
 80096f4:	0092      	lsls	r2, r2, #2
 80096f6:	188a      	adds	r2, r1, r2
 80096f8:	9202      	str	r2, [sp, #8]
 80096fa:	0019      	movs	r1, r3
 80096fc:	221f      	movs	r2, #31
 80096fe:	4011      	ands	r1, r2
 8009700:	9008      	str	r0, [sp, #32]
 8009702:	9106      	str	r1, [sp, #24]
 8009704:	4213      	tst	r3, r2
 8009706:	d002      	beq.n	800970e <__hexnan+0x26>
 8009708:	9b02      	ldr	r3, [sp, #8]
 800970a:	3304      	adds	r3, #4
 800970c:	9302      	str	r3, [sp, #8]
 800970e:	9b02      	ldr	r3, [sp, #8]
 8009710:	2500      	movs	r5, #0
 8009712:	1f1f      	subs	r7, r3, #4
 8009714:	003e      	movs	r6, r7
 8009716:	003c      	movs	r4, r7
 8009718:	9b08      	ldr	r3, [sp, #32]
 800971a:	603d      	str	r5, [r7, #0]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	9507      	str	r5, [sp, #28]
 8009720:	9305      	str	r3, [sp, #20]
 8009722:	9503      	str	r5, [sp, #12]
 8009724:	9b05      	ldr	r3, [sp, #20]
 8009726:	3301      	adds	r3, #1
 8009728:	9309      	str	r3, [sp, #36]	@ 0x24
 800972a:	9b05      	ldr	r3, [sp, #20]
 800972c:	785b      	ldrb	r3, [r3, #1]
 800972e:	9304      	str	r3, [sp, #16]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d028      	beq.n	8009786 <__hexnan+0x9e>
 8009734:	9804      	ldr	r0, [sp, #16]
 8009736:	f7ff fd77 	bl	8009228 <__hexdig_fun>
 800973a:	2800      	cmp	r0, #0
 800973c:	d155      	bne.n	80097ea <__hexnan+0x102>
 800973e:	9b04      	ldr	r3, [sp, #16]
 8009740:	2b20      	cmp	r3, #32
 8009742:	d819      	bhi.n	8009778 <__hexnan+0x90>
 8009744:	9b03      	ldr	r3, [sp, #12]
 8009746:	9a07      	ldr	r2, [sp, #28]
 8009748:	4293      	cmp	r3, r2
 800974a:	dd12      	ble.n	8009772 <__hexnan+0x8a>
 800974c:	42b4      	cmp	r4, r6
 800974e:	d206      	bcs.n	800975e <__hexnan+0x76>
 8009750:	2d07      	cmp	r5, #7
 8009752:	dc04      	bgt.n	800975e <__hexnan+0x76>
 8009754:	002a      	movs	r2, r5
 8009756:	0031      	movs	r1, r6
 8009758:	0020      	movs	r0, r4
 800975a:	f7ff ff9f 	bl	800969c <L_shift>
 800975e:	9b01      	ldr	r3, [sp, #4]
 8009760:	2508      	movs	r5, #8
 8009762:	429c      	cmp	r4, r3
 8009764:	d905      	bls.n	8009772 <__hexnan+0x8a>
 8009766:	1f26      	subs	r6, r4, #4
 8009768:	2500      	movs	r5, #0
 800976a:	0034      	movs	r4, r6
 800976c:	9b03      	ldr	r3, [sp, #12]
 800976e:	6035      	str	r5, [r6, #0]
 8009770:	9307      	str	r3, [sp, #28]
 8009772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009774:	9305      	str	r3, [sp, #20]
 8009776:	e7d5      	b.n	8009724 <__hexnan+0x3c>
 8009778:	9b04      	ldr	r3, [sp, #16]
 800977a:	2b29      	cmp	r3, #41	@ 0x29
 800977c:	d15a      	bne.n	8009834 <__hexnan+0x14c>
 800977e:	9b05      	ldr	r3, [sp, #20]
 8009780:	9a08      	ldr	r2, [sp, #32]
 8009782:	3302      	adds	r3, #2
 8009784:	6013      	str	r3, [r2, #0]
 8009786:	9b03      	ldr	r3, [sp, #12]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d053      	beq.n	8009834 <__hexnan+0x14c>
 800978c:	42b4      	cmp	r4, r6
 800978e:	d206      	bcs.n	800979e <__hexnan+0xb6>
 8009790:	2d07      	cmp	r5, #7
 8009792:	dc04      	bgt.n	800979e <__hexnan+0xb6>
 8009794:	002a      	movs	r2, r5
 8009796:	0031      	movs	r1, r6
 8009798:	0020      	movs	r0, r4
 800979a:	f7ff ff7f 	bl	800969c <L_shift>
 800979e:	9b01      	ldr	r3, [sp, #4]
 80097a0:	429c      	cmp	r4, r3
 80097a2:	d936      	bls.n	8009812 <__hexnan+0x12a>
 80097a4:	001a      	movs	r2, r3
 80097a6:	0023      	movs	r3, r4
 80097a8:	cb02      	ldmia	r3!, {r1}
 80097aa:	c202      	stmia	r2!, {r1}
 80097ac:	429f      	cmp	r7, r3
 80097ae:	d2fb      	bcs.n	80097a8 <__hexnan+0xc0>
 80097b0:	9b02      	ldr	r3, [sp, #8]
 80097b2:	1c61      	adds	r1, r4, #1
 80097b4:	1eda      	subs	r2, r3, #3
 80097b6:	2304      	movs	r3, #4
 80097b8:	4291      	cmp	r1, r2
 80097ba:	d805      	bhi.n	80097c8 <__hexnan+0xe0>
 80097bc:	9b02      	ldr	r3, [sp, #8]
 80097be:	3b04      	subs	r3, #4
 80097c0:	1b1b      	subs	r3, r3, r4
 80097c2:	089b      	lsrs	r3, r3, #2
 80097c4:	3301      	adds	r3, #1
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	9a01      	ldr	r2, [sp, #4]
 80097ca:	18d3      	adds	r3, r2, r3
 80097cc:	2200      	movs	r2, #0
 80097ce:	c304      	stmia	r3!, {r2}
 80097d0:	429f      	cmp	r7, r3
 80097d2:	d2fc      	bcs.n	80097ce <__hexnan+0xe6>
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d104      	bne.n	80097e4 <__hexnan+0xfc>
 80097da:	9b01      	ldr	r3, [sp, #4]
 80097dc:	429f      	cmp	r7, r3
 80097de:	d127      	bne.n	8009830 <__hexnan+0x148>
 80097e0:	2301      	movs	r3, #1
 80097e2:	603b      	str	r3, [r7, #0]
 80097e4:	2005      	movs	r0, #5
 80097e6:	b00b      	add	sp, #44	@ 0x2c
 80097e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097ea:	9b03      	ldr	r3, [sp, #12]
 80097ec:	3501      	adds	r5, #1
 80097ee:	3301      	adds	r3, #1
 80097f0:	9303      	str	r3, [sp, #12]
 80097f2:	2d08      	cmp	r5, #8
 80097f4:	dd06      	ble.n	8009804 <__hexnan+0x11c>
 80097f6:	9b01      	ldr	r3, [sp, #4]
 80097f8:	429c      	cmp	r4, r3
 80097fa:	d9ba      	bls.n	8009772 <__hexnan+0x8a>
 80097fc:	2300      	movs	r3, #0
 80097fe:	2501      	movs	r5, #1
 8009800:	3c04      	subs	r4, #4
 8009802:	6023      	str	r3, [r4, #0]
 8009804:	220f      	movs	r2, #15
 8009806:	6823      	ldr	r3, [r4, #0]
 8009808:	4010      	ands	r0, r2
 800980a:	011b      	lsls	r3, r3, #4
 800980c:	4303      	orrs	r3, r0
 800980e:	6023      	str	r3, [r4, #0]
 8009810:	e7af      	b.n	8009772 <__hexnan+0x8a>
 8009812:	9b06      	ldr	r3, [sp, #24]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d0dd      	beq.n	80097d4 <__hexnan+0xec>
 8009818:	2320      	movs	r3, #32
 800981a:	9a06      	ldr	r2, [sp, #24]
 800981c:	9902      	ldr	r1, [sp, #8]
 800981e:	1a9b      	subs	r3, r3, r2
 8009820:	2201      	movs	r2, #1
 8009822:	4252      	negs	r2, r2
 8009824:	40da      	lsrs	r2, r3
 8009826:	3904      	subs	r1, #4
 8009828:	680b      	ldr	r3, [r1, #0]
 800982a:	4013      	ands	r3, r2
 800982c:	600b      	str	r3, [r1, #0]
 800982e:	e7d1      	b.n	80097d4 <__hexnan+0xec>
 8009830:	3f04      	subs	r7, #4
 8009832:	e7cf      	b.n	80097d4 <__hexnan+0xec>
 8009834:	2004      	movs	r0, #4
 8009836:	e7d6      	b.n	80097e6 <__hexnan+0xfe>

08009838 <__ascii_mbtowc>:
 8009838:	b082      	sub	sp, #8
 800983a:	2900      	cmp	r1, #0
 800983c:	d100      	bne.n	8009840 <__ascii_mbtowc+0x8>
 800983e:	a901      	add	r1, sp, #4
 8009840:	1e10      	subs	r0, r2, #0
 8009842:	d006      	beq.n	8009852 <__ascii_mbtowc+0x1a>
 8009844:	2b00      	cmp	r3, #0
 8009846:	d006      	beq.n	8009856 <__ascii_mbtowc+0x1e>
 8009848:	7813      	ldrb	r3, [r2, #0]
 800984a:	600b      	str	r3, [r1, #0]
 800984c:	7810      	ldrb	r0, [r2, #0]
 800984e:	1e43      	subs	r3, r0, #1
 8009850:	4198      	sbcs	r0, r3
 8009852:	b002      	add	sp, #8
 8009854:	4770      	bx	lr
 8009856:	2002      	movs	r0, #2
 8009858:	4240      	negs	r0, r0
 800985a:	e7fa      	b.n	8009852 <__ascii_mbtowc+0x1a>

0800985c <_realloc_r>:
 800985c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800985e:	0006      	movs	r6, r0
 8009860:	000c      	movs	r4, r1
 8009862:	0015      	movs	r5, r2
 8009864:	2900      	cmp	r1, #0
 8009866:	d105      	bne.n	8009874 <_realloc_r+0x18>
 8009868:	0011      	movs	r1, r2
 800986a:	f7fd fdef 	bl	800744c <_malloc_r>
 800986e:	0004      	movs	r4, r0
 8009870:	0020      	movs	r0, r4
 8009872:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009874:	2a00      	cmp	r2, #0
 8009876:	d103      	bne.n	8009880 <_realloc_r+0x24>
 8009878:	f7fd fd72 	bl	8007360 <_free_r>
 800987c:	2400      	movs	r4, #0
 800987e:	e7f7      	b.n	8009870 <_realloc_r+0x14>
 8009880:	f000 f83f 	bl	8009902 <_malloc_usable_size_r>
 8009884:	0007      	movs	r7, r0
 8009886:	4285      	cmp	r5, r0
 8009888:	d802      	bhi.n	8009890 <_realloc_r+0x34>
 800988a:	0843      	lsrs	r3, r0, #1
 800988c:	42ab      	cmp	r3, r5
 800988e:	d3ef      	bcc.n	8009870 <_realloc_r+0x14>
 8009890:	0029      	movs	r1, r5
 8009892:	0030      	movs	r0, r6
 8009894:	f7fd fdda 	bl	800744c <_malloc_r>
 8009898:	9001      	str	r0, [sp, #4]
 800989a:	2800      	cmp	r0, #0
 800989c:	d0ee      	beq.n	800987c <_realloc_r+0x20>
 800989e:	002a      	movs	r2, r5
 80098a0:	42bd      	cmp	r5, r7
 80098a2:	d900      	bls.n	80098a6 <_realloc_r+0x4a>
 80098a4:	003a      	movs	r2, r7
 80098a6:	0021      	movs	r1, r4
 80098a8:	9801      	ldr	r0, [sp, #4]
 80098aa:	f7ff fc0f 	bl	80090cc <memcpy>
 80098ae:	0021      	movs	r1, r4
 80098b0:	0030      	movs	r0, r6
 80098b2:	f7fd fd55 	bl	8007360 <_free_r>
 80098b6:	9c01      	ldr	r4, [sp, #4]
 80098b8:	e7da      	b.n	8009870 <_realloc_r+0x14>

080098ba <__ascii_wctomb>:
 80098ba:	0003      	movs	r3, r0
 80098bc:	1e08      	subs	r0, r1, #0
 80098be:	d005      	beq.n	80098cc <__ascii_wctomb+0x12>
 80098c0:	2aff      	cmp	r2, #255	@ 0xff
 80098c2:	d904      	bls.n	80098ce <__ascii_wctomb+0x14>
 80098c4:	228a      	movs	r2, #138	@ 0x8a
 80098c6:	2001      	movs	r0, #1
 80098c8:	601a      	str	r2, [r3, #0]
 80098ca:	4240      	negs	r0, r0
 80098cc:	4770      	bx	lr
 80098ce:	2001      	movs	r0, #1
 80098d0:	700a      	strb	r2, [r1, #0]
 80098d2:	e7fb      	b.n	80098cc <__ascii_wctomb+0x12>

080098d4 <fiprintf>:
 80098d4:	b40e      	push	{r1, r2, r3}
 80098d6:	b517      	push	{r0, r1, r2, r4, lr}
 80098d8:	4c05      	ldr	r4, [pc, #20]	@ (80098f0 <fiprintf+0x1c>)
 80098da:	ab05      	add	r3, sp, #20
 80098dc:	cb04      	ldmia	r3!, {r2}
 80098de:	0001      	movs	r1, r0
 80098e0:	6820      	ldr	r0, [r4, #0]
 80098e2:	9301      	str	r3, [sp, #4]
 80098e4:	f000 f83c 	bl	8009960 <_vfiprintf_r>
 80098e8:	bc1e      	pop	{r1, r2, r3, r4}
 80098ea:	bc08      	pop	{r3}
 80098ec:	b003      	add	sp, #12
 80098ee:	4718      	bx	r3
 80098f0:	20000018 	.word	0x20000018

080098f4 <abort>:
 80098f4:	2006      	movs	r0, #6
 80098f6:	b510      	push	{r4, lr}
 80098f8:	f000 fa18 	bl	8009d2c <raise>
 80098fc:	2001      	movs	r0, #1
 80098fe:	f7f9 f92c 	bl	8002b5a <_exit>

08009902 <_malloc_usable_size_r>:
 8009902:	1f0b      	subs	r3, r1, #4
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	1f18      	subs	r0, r3, #4
 8009908:	2b00      	cmp	r3, #0
 800990a:	da01      	bge.n	8009910 <_malloc_usable_size_r+0xe>
 800990c:	580b      	ldr	r3, [r1, r0]
 800990e:	18c0      	adds	r0, r0, r3
 8009910:	4770      	bx	lr

08009912 <__sfputc_r>:
 8009912:	6893      	ldr	r3, [r2, #8]
 8009914:	b510      	push	{r4, lr}
 8009916:	3b01      	subs	r3, #1
 8009918:	6093      	str	r3, [r2, #8]
 800991a:	2b00      	cmp	r3, #0
 800991c:	da04      	bge.n	8009928 <__sfputc_r+0x16>
 800991e:	6994      	ldr	r4, [r2, #24]
 8009920:	42a3      	cmp	r3, r4
 8009922:	db07      	blt.n	8009934 <__sfputc_r+0x22>
 8009924:	290a      	cmp	r1, #10
 8009926:	d005      	beq.n	8009934 <__sfputc_r+0x22>
 8009928:	6813      	ldr	r3, [r2, #0]
 800992a:	1c58      	adds	r0, r3, #1
 800992c:	6010      	str	r0, [r2, #0]
 800992e:	7019      	strb	r1, [r3, #0]
 8009930:	0008      	movs	r0, r1
 8009932:	bd10      	pop	{r4, pc}
 8009934:	f000 f930 	bl	8009b98 <__swbuf_r>
 8009938:	0001      	movs	r1, r0
 800993a:	e7f9      	b.n	8009930 <__sfputc_r+0x1e>

0800993c <__sfputs_r>:
 800993c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800993e:	0006      	movs	r6, r0
 8009940:	000f      	movs	r7, r1
 8009942:	0014      	movs	r4, r2
 8009944:	18d5      	adds	r5, r2, r3
 8009946:	42ac      	cmp	r4, r5
 8009948:	d101      	bne.n	800994e <__sfputs_r+0x12>
 800994a:	2000      	movs	r0, #0
 800994c:	e007      	b.n	800995e <__sfputs_r+0x22>
 800994e:	7821      	ldrb	r1, [r4, #0]
 8009950:	003a      	movs	r2, r7
 8009952:	0030      	movs	r0, r6
 8009954:	f7ff ffdd 	bl	8009912 <__sfputc_r>
 8009958:	3401      	adds	r4, #1
 800995a:	1c43      	adds	r3, r0, #1
 800995c:	d1f3      	bne.n	8009946 <__sfputs_r+0xa>
 800995e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009960 <_vfiprintf_r>:
 8009960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009962:	b0a1      	sub	sp, #132	@ 0x84
 8009964:	000f      	movs	r7, r1
 8009966:	0015      	movs	r5, r2
 8009968:	001e      	movs	r6, r3
 800996a:	9003      	str	r0, [sp, #12]
 800996c:	2800      	cmp	r0, #0
 800996e:	d004      	beq.n	800997a <_vfiprintf_r+0x1a>
 8009970:	6a03      	ldr	r3, [r0, #32]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d101      	bne.n	800997a <_vfiprintf_r+0x1a>
 8009976:	f7fc fd3b 	bl	80063f0 <__sinit>
 800997a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800997c:	07db      	lsls	r3, r3, #31
 800997e:	d405      	bmi.n	800998c <_vfiprintf_r+0x2c>
 8009980:	89bb      	ldrh	r3, [r7, #12]
 8009982:	059b      	lsls	r3, r3, #22
 8009984:	d402      	bmi.n	800998c <_vfiprintf_r+0x2c>
 8009986:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009988:	f7fc fe57 	bl	800663a <__retarget_lock_acquire_recursive>
 800998c:	89bb      	ldrh	r3, [r7, #12]
 800998e:	071b      	lsls	r3, r3, #28
 8009990:	d502      	bpl.n	8009998 <_vfiprintf_r+0x38>
 8009992:	693b      	ldr	r3, [r7, #16]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d113      	bne.n	80099c0 <_vfiprintf_r+0x60>
 8009998:	0039      	movs	r1, r7
 800999a:	9803      	ldr	r0, [sp, #12]
 800999c:	f000 f93e 	bl	8009c1c <__swsetup_r>
 80099a0:	2800      	cmp	r0, #0
 80099a2:	d00d      	beq.n	80099c0 <_vfiprintf_r+0x60>
 80099a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80099a6:	07db      	lsls	r3, r3, #31
 80099a8:	d503      	bpl.n	80099b2 <_vfiprintf_r+0x52>
 80099aa:	2001      	movs	r0, #1
 80099ac:	4240      	negs	r0, r0
 80099ae:	b021      	add	sp, #132	@ 0x84
 80099b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099b2:	89bb      	ldrh	r3, [r7, #12]
 80099b4:	059b      	lsls	r3, r3, #22
 80099b6:	d4f8      	bmi.n	80099aa <_vfiprintf_r+0x4a>
 80099b8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80099ba:	f7fc fe3f 	bl	800663c <__retarget_lock_release_recursive>
 80099be:	e7f4      	b.n	80099aa <_vfiprintf_r+0x4a>
 80099c0:	2300      	movs	r3, #0
 80099c2:	ac08      	add	r4, sp, #32
 80099c4:	6163      	str	r3, [r4, #20]
 80099c6:	3320      	adds	r3, #32
 80099c8:	7663      	strb	r3, [r4, #25]
 80099ca:	3310      	adds	r3, #16
 80099cc:	76a3      	strb	r3, [r4, #26]
 80099ce:	9607      	str	r6, [sp, #28]
 80099d0:	002e      	movs	r6, r5
 80099d2:	7833      	ldrb	r3, [r6, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d001      	beq.n	80099dc <_vfiprintf_r+0x7c>
 80099d8:	2b25      	cmp	r3, #37	@ 0x25
 80099da:	d148      	bne.n	8009a6e <_vfiprintf_r+0x10e>
 80099dc:	1b73      	subs	r3, r6, r5
 80099de:	9305      	str	r3, [sp, #20]
 80099e0:	42ae      	cmp	r6, r5
 80099e2:	d00b      	beq.n	80099fc <_vfiprintf_r+0x9c>
 80099e4:	002a      	movs	r2, r5
 80099e6:	0039      	movs	r1, r7
 80099e8:	9803      	ldr	r0, [sp, #12]
 80099ea:	f7ff ffa7 	bl	800993c <__sfputs_r>
 80099ee:	3001      	adds	r0, #1
 80099f0:	d100      	bne.n	80099f4 <_vfiprintf_r+0x94>
 80099f2:	e0ae      	b.n	8009b52 <_vfiprintf_r+0x1f2>
 80099f4:	6963      	ldr	r3, [r4, #20]
 80099f6:	9a05      	ldr	r2, [sp, #20]
 80099f8:	189b      	adds	r3, r3, r2
 80099fa:	6163      	str	r3, [r4, #20]
 80099fc:	7833      	ldrb	r3, [r6, #0]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d100      	bne.n	8009a04 <_vfiprintf_r+0xa4>
 8009a02:	e0a6      	b.n	8009b52 <_vfiprintf_r+0x1f2>
 8009a04:	2201      	movs	r2, #1
 8009a06:	2300      	movs	r3, #0
 8009a08:	4252      	negs	r2, r2
 8009a0a:	6062      	str	r2, [r4, #4]
 8009a0c:	a904      	add	r1, sp, #16
 8009a0e:	3254      	adds	r2, #84	@ 0x54
 8009a10:	1852      	adds	r2, r2, r1
 8009a12:	1c75      	adds	r5, r6, #1
 8009a14:	6023      	str	r3, [r4, #0]
 8009a16:	60e3      	str	r3, [r4, #12]
 8009a18:	60a3      	str	r3, [r4, #8]
 8009a1a:	7013      	strb	r3, [r2, #0]
 8009a1c:	65a3      	str	r3, [r4, #88]	@ 0x58
 8009a1e:	4b59      	ldr	r3, [pc, #356]	@ (8009b84 <_vfiprintf_r+0x224>)
 8009a20:	2205      	movs	r2, #5
 8009a22:	0018      	movs	r0, r3
 8009a24:	7829      	ldrb	r1, [r5, #0]
 8009a26:	9305      	str	r3, [sp, #20]
 8009a28:	f7fc fe09 	bl	800663e <memchr>
 8009a2c:	1c6e      	adds	r6, r5, #1
 8009a2e:	2800      	cmp	r0, #0
 8009a30:	d11f      	bne.n	8009a72 <_vfiprintf_r+0x112>
 8009a32:	6822      	ldr	r2, [r4, #0]
 8009a34:	06d3      	lsls	r3, r2, #27
 8009a36:	d504      	bpl.n	8009a42 <_vfiprintf_r+0xe2>
 8009a38:	2353      	movs	r3, #83	@ 0x53
 8009a3a:	a904      	add	r1, sp, #16
 8009a3c:	185b      	adds	r3, r3, r1
 8009a3e:	2120      	movs	r1, #32
 8009a40:	7019      	strb	r1, [r3, #0]
 8009a42:	0713      	lsls	r3, r2, #28
 8009a44:	d504      	bpl.n	8009a50 <_vfiprintf_r+0xf0>
 8009a46:	2353      	movs	r3, #83	@ 0x53
 8009a48:	a904      	add	r1, sp, #16
 8009a4a:	185b      	adds	r3, r3, r1
 8009a4c:	212b      	movs	r1, #43	@ 0x2b
 8009a4e:	7019      	strb	r1, [r3, #0]
 8009a50:	782b      	ldrb	r3, [r5, #0]
 8009a52:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a54:	d016      	beq.n	8009a84 <_vfiprintf_r+0x124>
 8009a56:	002e      	movs	r6, r5
 8009a58:	2100      	movs	r1, #0
 8009a5a:	200a      	movs	r0, #10
 8009a5c:	68e3      	ldr	r3, [r4, #12]
 8009a5e:	7832      	ldrb	r2, [r6, #0]
 8009a60:	1c75      	adds	r5, r6, #1
 8009a62:	3a30      	subs	r2, #48	@ 0x30
 8009a64:	2a09      	cmp	r2, #9
 8009a66:	d950      	bls.n	8009b0a <_vfiprintf_r+0x1aa>
 8009a68:	2900      	cmp	r1, #0
 8009a6a:	d111      	bne.n	8009a90 <_vfiprintf_r+0x130>
 8009a6c:	e017      	b.n	8009a9e <_vfiprintf_r+0x13e>
 8009a6e:	3601      	adds	r6, #1
 8009a70:	e7af      	b.n	80099d2 <_vfiprintf_r+0x72>
 8009a72:	9b05      	ldr	r3, [sp, #20]
 8009a74:	6822      	ldr	r2, [r4, #0]
 8009a76:	1ac0      	subs	r0, r0, r3
 8009a78:	2301      	movs	r3, #1
 8009a7a:	4083      	lsls	r3, r0
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	0035      	movs	r5, r6
 8009a80:	6023      	str	r3, [r4, #0]
 8009a82:	e7cc      	b.n	8009a1e <_vfiprintf_r+0xbe>
 8009a84:	9b07      	ldr	r3, [sp, #28]
 8009a86:	1d19      	adds	r1, r3, #4
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	9107      	str	r1, [sp, #28]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	db01      	blt.n	8009a94 <_vfiprintf_r+0x134>
 8009a90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a92:	e004      	b.n	8009a9e <_vfiprintf_r+0x13e>
 8009a94:	425b      	negs	r3, r3
 8009a96:	60e3      	str	r3, [r4, #12]
 8009a98:	2302      	movs	r3, #2
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	6023      	str	r3, [r4, #0]
 8009a9e:	7833      	ldrb	r3, [r6, #0]
 8009aa0:	2b2e      	cmp	r3, #46	@ 0x2e
 8009aa2:	d10c      	bne.n	8009abe <_vfiprintf_r+0x15e>
 8009aa4:	7873      	ldrb	r3, [r6, #1]
 8009aa6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009aa8:	d134      	bne.n	8009b14 <_vfiprintf_r+0x1b4>
 8009aaa:	9b07      	ldr	r3, [sp, #28]
 8009aac:	3602      	adds	r6, #2
 8009aae:	1d1a      	adds	r2, r3, #4
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	9207      	str	r2, [sp, #28]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	da01      	bge.n	8009abc <_vfiprintf_r+0x15c>
 8009ab8:	2301      	movs	r3, #1
 8009aba:	425b      	negs	r3, r3
 8009abc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009abe:	4d32      	ldr	r5, [pc, #200]	@ (8009b88 <_vfiprintf_r+0x228>)
 8009ac0:	2203      	movs	r2, #3
 8009ac2:	0028      	movs	r0, r5
 8009ac4:	7831      	ldrb	r1, [r6, #0]
 8009ac6:	f7fc fdba 	bl	800663e <memchr>
 8009aca:	2800      	cmp	r0, #0
 8009acc:	d006      	beq.n	8009adc <_vfiprintf_r+0x17c>
 8009ace:	2340      	movs	r3, #64	@ 0x40
 8009ad0:	1b40      	subs	r0, r0, r5
 8009ad2:	4083      	lsls	r3, r0
 8009ad4:	6822      	ldr	r2, [r4, #0]
 8009ad6:	3601      	adds	r6, #1
 8009ad8:	4313      	orrs	r3, r2
 8009ada:	6023      	str	r3, [r4, #0]
 8009adc:	7831      	ldrb	r1, [r6, #0]
 8009ade:	2206      	movs	r2, #6
 8009ae0:	482a      	ldr	r0, [pc, #168]	@ (8009b8c <_vfiprintf_r+0x22c>)
 8009ae2:	1c75      	adds	r5, r6, #1
 8009ae4:	7621      	strb	r1, [r4, #24]
 8009ae6:	f7fc fdaa 	bl	800663e <memchr>
 8009aea:	2800      	cmp	r0, #0
 8009aec:	d040      	beq.n	8009b70 <_vfiprintf_r+0x210>
 8009aee:	4b28      	ldr	r3, [pc, #160]	@ (8009b90 <_vfiprintf_r+0x230>)
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d122      	bne.n	8009b3a <_vfiprintf_r+0x1da>
 8009af4:	2207      	movs	r2, #7
 8009af6:	9b07      	ldr	r3, [sp, #28]
 8009af8:	3307      	adds	r3, #7
 8009afa:	4393      	bics	r3, r2
 8009afc:	3308      	adds	r3, #8
 8009afe:	9307      	str	r3, [sp, #28]
 8009b00:	6963      	ldr	r3, [r4, #20]
 8009b02:	9a04      	ldr	r2, [sp, #16]
 8009b04:	189b      	adds	r3, r3, r2
 8009b06:	6163      	str	r3, [r4, #20]
 8009b08:	e762      	b.n	80099d0 <_vfiprintf_r+0x70>
 8009b0a:	4343      	muls	r3, r0
 8009b0c:	002e      	movs	r6, r5
 8009b0e:	2101      	movs	r1, #1
 8009b10:	189b      	adds	r3, r3, r2
 8009b12:	e7a4      	b.n	8009a5e <_vfiprintf_r+0xfe>
 8009b14:	2300      	movs	r3, #0
 8009b16:	200a      	movs	r0, #10
 8009b18:	0019      	movs	r1, r3
 8009b1a:	3601      	adds	r6, #1
 8009b1c:	6063      	str	r3, [r4, #4]
 8009b1e:	7832      	ldrb	r2, [r6, #0]
 8009b20:	1c75      	adds	r5, r6, #1
 8009b22:	3a30      	subs	r2, #48	@ 0x30
 8009b24:	2a09      	cmp	r2, #9
 8009b26:	d903      	bls.n	8009b30 <_vfiprintf_r+0x1d0>
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d0c8      	beq.n	8009abe <_vfiprintf_r+0x15e>
 8009b2c:	9109      	str	r1, [sp, #36]	@ 0x24
 8009b2e:	e7c6      	b.n	8009abe <_vfiprintf_r+0x15e>
 8009b30:	4341      	muls	r1, r0
 8009b32:	002e      	movs	r6, r5
 8009b34:	2301      	movs	r3, #1
 8009b36:	1889      	adds	r1, r1, r2
 8009b38:	e7f1      	b.n	8009b1e <_vfiprintf_r+0x1be>
 8009b3a:	aa07      	add	r2, sp, #28
 8009b3c:	9200      	str	r2, [sp, #0]
 8009b3e:	0021      	movs	r1, r4
 8009b40:	003a      	movs	r2, r7
 8009b42:	4b14      	ldr	r3, [pc, #80]	@ (8009b94 <_vfiprintf_r+0x234>)
 8009b44:	9803      	ldr	r0, [sp, #12]
 8009b46:	f7fb fdf9 	bl	800573c <_printf_float>
 8009b4a:	9004      	str	r0, [sp, #16]
 8009b4c:	9b04      	ldr	r3, [sp, #16]
 8009b4e:	3301      	adds	r3, #1
 8009b50:	d1d6      	bne.n	8009b00 <_vfiprintf_r+0x1a0>
 8009b52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b54:	07db      	lsls	r3, r3, #31
 8009b56:	d405      	bmi.n	8009b64 <_vfiprintf_r+0x204>
 8009b58:	89bb      	ldrh	r3, [r7, #12]
 8009b5a:	059b      	lsls	r3, r3, #22
 8009b5c:	d402      	bmi.n	8009b64 <_vfiprintf_r+0x204>
 8009b5e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009b60:	f7fc fd6c 	bl	800663c <__retarget_lock_release_recursive>
 8009b64:	89bb      	ldrh	r3, [r7, #12]
 8009b66:	065b      	lsls	r3, r3, #25
 8009b68:	d500      	bpl.n	8009b6c <_vfiprintf_r+0x20c>
 8009b6a:	e71e      	b.n	80099aa <_vfiprintf_r+0x4a>
 8009b6c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009b6e:	e71e      	b.n	80099ae <_vfiprintf_r+0x4e>
 8009b70:	aa07      	add	r2, sp, #28
 8009b72:	9200      	str	r2, [sp, #0]
 8009b74:	0021      	movs	r1, r4
 8009b76:	003a      	movs	r2, r7
 8009b78:	4b06      	ldr	r3, [pc, #24]	@ (8009b94 <_vfiprintf_r+0x234>)
 8009b7a:	9803      	ldr	r0, [sp, #12]
 8009b7c:	f7fc f88c 	bl	8005c98 <_printf_i>
 8009b80:	e7e3      	b.n	8009b4a <_vfiprintf_r+0x1ea>
 8009b82:	46c0      	nop			@ (mov r8, r8)
 8009b84:	0800a2a9 	.word	0x0800a2a9
 8009b88:	0800a2af 	.word	0x0800a2af
 8009b8c:	0800a2b3 	.word	0x0800a2b3
 8009b90:	0800573d 	.word	0x0800573d
 8009b94:	0800993d 	.word	0x0800993d

08009b98 <__swbuf_r>:
 8009b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b9a:	0006      	movs	r6, r0
 8009b9c:	000d      	movs	r5, r1
 8009b9e:	0014      	movs	r4, r2
 8009ba0:	2800      	cmp	r0, #0
 8009ba2:	d004      	beq.n	8009bae <__swbuf_r+0x16>
 8009ba4:	6a03      	ldr	r3, [r0, #32]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d101      	bne.n	8009bae <__swbuf_r+0x16>
 8009baa:	f7fc fc21 	bl	80063f0 <__sinit>
 8009bae:	69a3      	ldr	r3, [r4, #24]
 8009bb0:	60a3      	str	r3, [r4, #8]
 8009bb2:	89a3      	ldrh	r3, [r4, #12]
 8009bb4:	071b      	lsls	r3, r3, #28
 8009bb6:	d502      	bpl.n	8009bbe <__swbuf_r+0x26>
 8009bb8:	6923      	ldr	r3, [r4, #16]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d109      	bne.n	8009bd2 <__swbuf_r+0x3a>
 8009bbe:	0021      	movs	r1, r4
 8009bc0:	0030      	movs	r0, r6
 8009bc2:	f000 f82b 	bl	8009c1c <__swsetup_r>
 8009bc6:	2800      	cmp	r0, #0
 8009bc8:	d003      	beq.n	8009bd2 <__swbuf_r+0x3a>
 8009bca:	2501      	movs	r5, #1
 8009bcc:	426d      	negs	r5, r5
 8009bce:	0028      	movs	r0, r5
 8009bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bd2:	6923      	ldr	r3, [r4, #16]
 8009bd4:	6820      	ldr	r0, [r4, #0]
 8009bd6:	b2ef      	uxtb	r7, r5
 8009bd8:	1ac0      	subs	r0, r0, r3
 8009bda:	6963      	ldr	r3, [r4, #20]
 8009bdc:	b2ed      	uxtb	r5, r5
 8009bde:	4283      	cmp	r3, r0
 8009be0:	dc05      	bgt.n	8009bee <__swbuf_r+0x56>
 8009be2:	0021      	movs	r1, r4
 8009be4:	0030      	movs	r0, r6
 8009be6:	f7ff fa0f 	bl	8009008 <_fflush_r>
 8009bea:	2800      	cmp	r0, #0
 8009bec:	d1ed      	bne.n	8009bca <__swbuf_r+0x32>
 8009bee:	68a3      	ldr	r3, [r4, #8]
 8009bf0:	3001      	adds	r0, #1
 8009bf2:	3b01      	subs	r3, #1
 8009bf4:	60a3      	str	r3, [r4, #8]
 8009bf6:	6823      	ldr	r3, [r4, #0]
 8009bf8:	1c5a      	adds	r2, r3, #1
 8009bfa:	6022      	str	r2, [r4, #0]
 8009bfc:	701f      	strb	r7, [r3, #0]
 8009bfe:	6963      	ldr	r3, [r4, #20]
 8009c00:	4283      	cmp	r3, r0
 8009c02:	d004      	beq.n	8009c0e <__swbuf_r+0x76>
 8009c04:	89a3      	ldrh	r3, [r4, #12]
 8009c06:	07db      	lsls	r3, r3, #31
 8009c08:	d5e1      	bpl.n	8009bce <__swbuf_r+0x36>
 8009c0a:	2d0a      	cmp	r5, #10
 8009c0c:	d1df      	bne.n	8009bce <__swbuf_r+0x36>
 8009c0e:	0021      	movs	r1, r4
 8009c10:	0030      	movs	r0, r6
 8009c12:	f7ff f9f9 	bl	8009008 <_fflush_r>
 8009c16:	2800      	cmp	r0, #0
 8009c18:	d0d9      	beq.n	8009bce <__swbuf_r+0x36>
 8009c1a:	e7d6      	b.n	8009bca <__swbuf_r+0x32>

08009c1c <__swsetup_r>:
 8009c1c:	4b2d      	ldr	r3, [pc, #180]	@ (8009cd4 <__swsetup_r+0xb8>)
 8009c1e:	b570      	push	{r4, r5, r6, lr}
 8009c20:	0005      	movs	r5, r0
 8009c22:	6818      	ldr	r0, [r3, #0]
 8009c24:	000c      	movs	r4, r1
 8009c26:	2800      	cmp	r0, #0
 8009c28:	d004      	beq.n	8009c34 <__swsetup_r+0x18>
 8009c2a:	6a03      	ldr	r3, [r0, #32]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d101      	bne.n	8009c34 <__swsetup_r+0x18>
 8009c30:	f7fc fbde 	bl	80063f0 <__sinit>
 8009c34:	230c      	movs	r3, #12
 8009c36:	5ee2      	ldrsh	r2, [r4, r3]
 8009c38:	0713      	lsls	r3, r2, #28
 8009c3a:	d423      	bmi.n	8009c84 <__swsetup_r+0x68>
 8009c3c:	06d3      	lsls	r3, r2, #27
 8009c3e:	d407      	bmi.n	8009c50 <__swsetup_r+0x34>
 8009c40:	2309      	movs	r3, #9
 8009c42:	602b      	str	r3, [r5, #0]
 8009c44:	2340      	movs	r3, #64	@ 0x40
 8009c46:	2001      	movs	r0, #1
 8009c48:	4313      	orrs	r3, r2
 8009c4a:	81a3      	strh	r3, [r4, #12]
 8009c4c:	4240      	negs	r0, r0
 8009c4e:	e03a      	b.n	8009cc6 <__swsetup_r+0xaa>
 8009c50:	0752      	lsls	r2, r2, #29
 8009c52:	d513      	bpl.n	8009c7c <__swsetup_r+0x60>
 8009c54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c56:	2900      	cmp	r1, #0
 8009c58:	d008      	beq.n	8009c6c <__swsetup_r+0x50>
 8009c5a:	0023      	movs	r3, r4
 8009c5c:	3344      	adds	r3, #68	@ 0x44
 8009c5e:	4299      	cmp	r1, r3
 8009c60:	d002      	beq.n	8009c68 <__swsetup_r+0x4c>
 8009c62:	0028      	movs	r0, r5
 8009c64:	f7fd fb7c 	bl	8007360 <_free_r>
 8009c68:	2300      	movs	r3, #0
 8009c6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c6c:	2224      	movs	r2, #36	@ 0x24
 8009c6e:	89a3      	ldrh	r3, [r4, #12]
 8009c70:	4393      	bics	r3, r2
 8009c72:	81a3      	strh	r3, [r4, #12]
 8009c74:	2300      	movs	r3, #0
 8009c76:	6063      	str	r3, [r4, #4]
 8009c78:	6923      	ldr	r3, [r4, #16]
 8009c7a:	6023      	str	r3, [r4, #0]
 8009c7c:	2308      	movs	r3, #8
 8009c7e:	89a2      	ldrh	r2, [r4, #12]
 8009c80:	4313      	orrs	r3, r2
 8009c82:	81a3      	strh	r3, [r4, #12]
 8009c84:	6923      	ldr	r3, [r4, #16]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d10b      	bne.n	8009ca2 <__swsetup_r+0x86>
 8009c8a:	21a0      	movs	r1, #160	@ 0xa0
 8009c8c:	2280      	movs	r2, #128	@ 0x80
 8009c8e:	89a3      	ldrh	r3, [r4, #12]
 8009c90:	0089      	lsls	r1, r1, #2
 8009c92:	0092      	lsls	r2, r2, #2
 8009c94:	400b      	ands	r3, r1
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d003      	beq.n	8009ca2 <__swsetup_r+0x86>
 8009c9a:	0021      	movs	r1, r4
 8009c9c:	0028      	movs	r0, r5
 8009c9e:	f000 f88f 	bl	8009dc0 <__smakebuf_r>
 8009ca2:	230c      	movs	r3, #12
 8009ca4:	5ee2      	ldrsh	r2, [r4, r3]
 8009ca6:	2101      	movs	r1, #1
 8009ca8:	0013      	movs	r3, r2
 8009caa:	400b      	ands	r3, r1
 8009cac:	420a      	tst	r2, r1
 8009cae:	d00b      	beq.n	8009cc8 <__swsetup_r+0xac>
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	60a3      	str	r3, [r4, #8]
 8009cb4:	6963      	ldr	r3, [r4, #20]
 8009cb6:	425b      	negs	r3, r3
 8009cb8:	61a3      	str	r3, [r4, #24]
 8009cba:	2000      	movs	r0, #0
 8009cbc:	6923      	ldr	r3, [r4, #16]
 8009cbe:	4283      	cmp	r3, r0
 8009cc0:	d101      	bne.n	8009cc6 <__swsetup_r+0xaa>
 8009cc2:	0613      	lsls	r3, r2, #24
 8009cc4:	d4be      	bmi.n	8009c44 <__swsetup_r+0x28>
 8009cc6:	bd70      	pop	{r4, r5, r6, pc}
 8009cc8:	0791      	lsls	r1, r2, #30
 8009cca:	d400      	bmi.n	8009cce <__swsetup_r+0xb2>
 8009ccc:	6963      	ldr	r3, [r4, #20]
 8009cce:	60a3      	str	r3, [r4, #8]
 8009cd0:	e7f3      	b.n	8009cba <__swsetup_r+0x9e>
 8009cd2:	46c0      	nop			@ (mov r8, r8)
 8009cd4:	20000018 	.word	0x20000018

08009cd8 <_raise_r>:
 8009cd8:	b570      	push	{r4, r5, r6, lr}
 8009cda:	0004      	movs	r4, r0
 8009cdc:	000d      	movs	r5, r1
 8009cde:	291f      	cmp	r1, #31
 8009ce0:	d904      	bls.n	8009cec <_raise_r+0x14>
 8009ce2:	2316      	movs	r3, #22
 8009ce4:	6003      	str	r3, [r0, #0]
 8009ce6:	2001      	movs	r0, #1
 8009ce8:	4240      	negs	r0, r0
 8009cea:	bd70      	pop	{r4, r5, r6, pc}
 8009cec:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d004      	beq.n	8009cfc <_raise_r+0x24>
 8009cf2:	008a      	lsls	r2, r1, #2
 8009cf4:	189b      	adds	r3, r3, r2
 8009cf6:	681a      	ldr	r2, [r3, #0]
 8009cf8:	2a00      	cmp	r2, #0
 8009cfa:	d108      	bne.n	8009d0e <_raise_r+0x36>
 8009cfc:	0020      	movs	r0, r4
 8009cfe:	f000 f831 	bl	8009d64 <_getpid_r>
 8009d02:	002a      	movs	r2, r5
 8009d04:	0001      	movs	r1, r0
 8009d06:	0020      	movs	r0, r4
 8009d08:	f000 f81a 	bl	8009d40 <_kill_r>
 8009d0c:	e7ed      	b.n	8009cea <_raise_r+0x12>
 8009d0e:	2a01      	cmp	r2, #1
 8009d10:	d009      	beq.n	8009d26 <_raise_r+0x4e>
 8009d12:	1c51      	adds	r1, r2, #1
 8009d14:	d103      	bne.n	8009d1e <_raise_r+0x46>
 8009d16:	2316      	movs	r3, #22
 8009d18:	6003      	str	r3, [r0, #0]
 8009d1a:	2001      	movs	r0, #1
 8009d1c:	e7e5      	b.n	8009cea <_raise_r+0x12>
 8009d1e:	2100      	movs	r1, #0
 8009d20:	0028      	movs	r0, r5
 8009d22:	6019      	str	r1, [r3, #0]
 8009d24:	4790      	blx	r2
 8009d26:	2000      	movs	r0, #0
 8009d28:	e7df      	b.n	8009cea <_raise_r+0x12>
	...

08009d2c <raise>:
 8009d2c:	b510      	push	{r4, lr}
 8009d2e:	4b03      	ldr	r3, [pc, #12]	@ (8009d3c <raise+0x10>)
 8009d30:	0001      	movs	r1, r0
 8009d32:	6818      	ldr	r0, [r3, #0]
 8009d34:	f7ff ffd0 	bl	8009cd8 <_raise_r>
 8009d38:	bd10      	pop	{r4, pc}
 8009d3a:	46c0      	nop			@ (mov r8, r8)
 8009d3c:	20000018 	.word	0x20000018

08009d40 <_kill_r>:
 8009d40:	2300      	movs	r3, #0
 8009d42:	b570      	push	{r4, r5, r6, lr}
 8009d44:	4d06      	ldr	r5, [pc, #24]	@ (8009d60 <_kill_r+0x20>)
 8009d46:	0004      	movs	r4, r0
 8009d48:	0008      	movs	r0, r1
 8009d4a:	0011      	movs	r1, r2
 8009d4c:	602b      	str	r3, [r5, #0]
 8009d4e:	f7f8 fef4 	bl	8002b3a <_kill>
 8009d52:	1c43      	adds	r3, r0, #1
 8009d54:	d103      	bne.n	8009d5e <_kill_r+0x1e>
 8009d56:	682b      	ldr	r3, [r5, #0]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d000      	beq.n	8009d5e <_kill_r+0x1e>
 8009d5c:	6023      	str	r3, [r4, #0]
 8009d5e:	bd70      	pop	{r4, r5, r6, pc}
 8009d60:	20000460 	.word	0x20000460

08009d64 <_getpid_r>:
 8009d64:	b510      	push	{r4, lr}
 8009d66:	f7f8 fee2 	bl	8002b2e <_getpid>
 8009d6a:	bd10      	pop	{r4, pc}

08009d6c <__swhatbuf_r>:
 8009d6c:	b570      	push	{r4, r5, r6, lr}
 8009d6e:	000e      	movs	r6, r1
 8009d70:	001d      	movs	r5, r3
 8009d72:	230e      	movs	r3, #14
 8009d74:	5ec9      	ldrsh	r1, [r1, r3]
 8009d76:	0014      	movs	r4, r2
 8009d78:	b096      	sub	sp, #88	@ 0x58
 8009d7a:	2900      	cmp	r1, #0
 8009d7c:	da0c      	bge.n	8009d98 <__swhatbuf_r+0x2c>
 8009d7e:	89b2      	ldrh	r2, [r6, #12]
 8009d80:	2380      	movs	r3, #128	@ 0x80
 8009d82:	0011      	movs	r1, r2
 8009d84:	4019      	ands	r1, r3
 8009d86:	421a      	tst	r2, r3
 8009d88:	d114      	bne.n	8009db4 <__swhatbuf_r+0x48>
 8009d8a:	2380      	movs	r3, #128	@ 0x80
 8009d8c:	00db      	lsls	r3, r3, #3
 8009d8e:	2000      	movs	r0, #0
 8009d90:	6029      	str	r1, [r5, #0]
 8009d92:	6023      	str	r3, [r4, #0]
 8009d94:	b016      	add	sp, #88	@ 0x58
 8009d96:	bd70      	pop	{r4, r5, r6, pc}
 8009d98:	466a      	mov	r2, sp
 8009d9a:	f000 f853 	bl	8009e44 <_fstat_r>
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	dbed      	blt.n	8009d7e <__swhatbuf_r+0x12>
 8009da2:	23f0      	movs	r3, #240	@ 0xf0
 8009da4:	9901      	ldr	r1, [sp, #4]
 8009da6:	021b      	lsls	r3, r3, #8
 8009da8:	4019      	ands	r1, r3
 8009daa:	4b04      	ldr	r3, [pc, #16]	@ (8009dbc <__swhatbuf_r+0x50>)
 8009dac:	18c9      	adds	r1, r1, r3
 8009dae:	424b      	negs	r3, r1
 8009db0:	4159      	adcs	r1, r3
 8009db2:	e7ea      	b.n	8009d8a <__swhatbuf_r+0x1e>
 8009db4:	2100      	movs	r1, #0
 8009db6:	2340      	movs	r3, #64	@ 0x40
 8009db8:	e7e9      	b.n	8009d8e <__swhatbuf_r+0x22>
 8009dba:	46c0      	nop			@ (mov r8, r8)
 8009dbc:	ffffe000 	.word	0xffffe000

08009dc0 <__smakebuf_r>:
 8009dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dc2:	2602      	movs	r6, #2
 8009dc4:	898b      	ldrh	r3, [r1, #12]
 8009dc6:	0005      	movs	r5, r0
 8009dc8:	000c      	movs	r4, r1
 8009dca:	b085      	sub	sp, #20
 8009dcc:	4233      	tst	r3, r6
 8009dce:	d007      	beq.n	8009de0 <__smakebuf_r+0x20>
 8009dd0:	0023      	movs	r3, r4
 8009dd2:	3347      	adds	r3, #71	@ 0x47
 8009dd4:	6023      	str	r3, [r4, #0]
 8009dd6:	6123      	str	r3, [r4, #16]
 8009dd8:	2301      	movs	r3, #1
 8009dda:	6163      	str	r3, [r4, #20]
 8009ddc:	b005      	add	sp, #20
 8009dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009de0:	ab03      	add	r3, sp, #12
 8009de2:	aa02      	add	r2, sp, #8
 8009de4:	f7ff ffc2 	bl	8009d6c <__swhatbuf_r>
 8009de8:	9f02      	ldr	r7, [sp, #8]
 8009dea:	9001      	str	r0, [sp, #4]
 8009dec:	0039      	movs	r1, r7
 8009dee:	0028      	movs	r0, r5
 8009df0:	f7fd fb2c 	bl	800744c <_malloc_r>
 8009df4:	2800      	cmp	r0, #0
 8009df6:	d108      	bne.n	8009e0a <__smakebuf_r+0x4a>
 8009df8:	220c      	movs	r2, #12
 8009dfa:	5ea3      	ldrsh	r3, [r4, r2]
 8009dfc:	059a      	lsls	r2, r3, #22
 8009dfe:	d4ed      	bmi.n	8009ddc <__smakebuf_r+0x1c>
 8009e00:	2203      	movs	r2, #3
 8009e02:	4393      	bics	r3, r2
 8009e04:	431e      	orrs	r6, r3
 8009e06:	81a6      	strh	r6, [r4, #12]
 8009e08:	e7e2      	b.n	8009dd0 <__smakebuf_r+0x10>
 8009e0a:	2380      	movs	r3, #128	@ 0x80
 8009e0c:	89a2      	ldrh	r2, [r4, #12]
 8009e0e:	6020      	str	r0, [r4, #0]
 8009e10:	4313      	orrs	r3, r2
 8009e12:	81a3      	strh	r3, [r4, #12]
 8009e14:	9b03      	ldr	r3, [sp, #12]
 8009e16:	6120      	str	r0, [r4, #16]
 8009e18:	6167      	str	r7, [r4, #20]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d00c      	beq.n	8009e38 <__smakebuf_r+0x78>
 8009e1e:	0028      	movs	r0, r5
 8009e20:	230e      	movs	r3, #14
 8009e22:	5ee1      	ldrsh	r1, [r4, r3]
 8009e24:	f000 f820 	bl	8009e68 <_isatty_r>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	d005      	beq.n	8009e38 <__smakebuf_r+0x78>
 8009e2c:	2303      	movs	r3, #3
 8009e2e:	89a2      	ldrh	r2, [r4, #12]
 8009e30:	439a      	bics	r2, r3
 8009e32:	3b02      	subs	r3, #2
 8009e34:	4313      	orrs	r3, r2
 8009e36:	81a3      	strh	r3, [r4, #12]
 8009e38:	89a3      	ldrh	r3, [r4, #12]
 8009e3a:	9a01      	ldr	r2, [sp, #4]
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	81a3      	strh	r3, [r4, #12]
 8009e40:	e7cc      	b.n	8009ddc <__smakebuf_r+0x1c>
	...

08009e44 <_fstat_r>:
 8009e44:	2300      	movs	r3, #0
 8009e46:	b570      	push	{r4, r5, r6, lr}
 8009e48:	4d06      	ldr	r5, [pc, #24]	@ (8009e64 <_fstat_r+0x20>)
 8009e4a:	0004      	movs	r4, r0
 8009e4c:	0008      	movs	r0, r1
 8009e4e:	0011      	movs	r1, r2
 8009e50:	602b      	str	r3, [r5, #0]
 8009e52:	f7f8 fed2 	bl	8002bfa <_fstat>
 8009e56:	1c43      	adds	r3, r0, #1
 8009e58:	d103      	bne.n	8009e62 <_fstat_r+0x1e>
 8009e5a:	682b      	ldr	r3, [r5, #0]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d000      	beq.n	8009e62 <_fstat_r+0x1e>
 8009e60:	6023      	str	r3, [r4, #0]
 8009e62:	bd70      	pop	{r4, r5, r6, pc}
 8009e64:	20000460 	.word	0x20000460

08009e68 <_isatty_r>:
 8009e68:	2300      	movs	r3, #0
 8009e6a:	b570      	push	{r4, r5, r6, lr}
 8009e6c:	4d06      	ldr	r5, [pc, #24]	@ (8009e88 <_isatty_r+0x20>)
 8009e6e:	0004      	movs	r4, r0
 8009e70:	0008      	movs	r0, r1
 8009e72:	602b      	str	r3, [r5, #0]
 8009e74:	f7f8 fecf 	bl	8002c16 <_isatty>
 8009e78:	1c43      	adds	r3, r0, #1
 8009e7a:	d103      	bne.n	8009e84 <_isatty_r+0x1c>
 8009e7c:	682b      	ldr	r3, [r5, #0]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d000      	beq.n	8009e84 <_isatty_r+0x1c>
 8009e82:	6023      	str	r3, [r4, #0]
 8009e84:	bd70      	pop	{r4, r5, r6, pc}
 8009e86:	46c0      	nop			@ (mov r8, r8)
 8009e88:	20000460 	.word	0x20000460

08009e8c <_init>:
 8009e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e8e:	46c0      	nop			@ (mov r8, r8)
 8009e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e92:	bc08      	pop	{r3}
 8009e94:	469e      	mov	lr, r3
 8009e96:	4770      	bx	lr

08009e98 <_fini>:
 8009e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e9a:	46c0      	nop			@ (mov r8, r8)
 8009e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e9e:	bc08      	pop	{r3}
 8009ea0:	469e      	mov	lr, r3
 8009ea2:	4770      	bx	lr
