module counter(
    input clk,       //input clock
    input reset,     //input reset
    input en,        //input enable
    output reg [3:0] count //output 4-bit count
    );

    always @(posedge clk or posedge reset)
        if(reset)
            count <= 4'd0;     //reset count to 0
        else if (en)
            count <= count + 1; //increment count by 1

endmodule