Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jun 12 16:44:38 2024
| Host         : sebastian-MAX-L5 running 64-bit Linux Mint 20.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    136         
TIMING-16  Warning           Large setup violation          309         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (136)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (279)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (136)
--------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (279)
--------------------------------------------------
 There are 279 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.147     -970.761                    738                 2996        0.200        0.000                      0                 2996        4.500        0.000                       0                  1685  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.147     -970.761                    738                 2996        0.200        0.000                      0                 2996        4.500        0.000                       0                  1685  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          738  Failing Endpoints,  Worst Slack       -3.147ns,  Total Violation     -970.761ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.147ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.144ns  (logic 1.913ns (23.490%)  route 6.231ns (76.510%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 15.252 - 10.000 ) 
    Source Clock Delay      (SCD):    5.849ns = ( 10.849 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     8.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.469 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.285 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.563    10.849    latch_idex/i_clk
    SLICE_X52Y33         FDRE                                         r  latch_idex/rd_dir_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.484    11.333 r  latch_idex/rd_dir_tmp_reg[2]/Q
                         net (fo=1, routed)           1.006    12.339    ex/wb_reg_write_tmp_reg[4][2]
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.298    12.637 r  ex/o_wb_reg_write_inferred_i_3_comp/O
                         net (fo=3, routed)           0.650    13.287    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X51Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.411 f  dtu/o_stall_inferred_i_2/O
                         net (fo=2, routed)           0.821    14.232    dtu/o_stall_inferred_i_2_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  dtu/o_stall_inferred_i_1/O
                         net (fo=89, routed)          0.578    14.933    latch_ifid/E[0]
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.057 r  latch_ifid/o_instruccion_inferred_i_15/O
                         net (fo=2, routed)           0.913    15.970    etapa_id/gp/rs_dir_tmp_reg[4][1]
    SLICE_X47Y24         LUT2 (Prop_lut2_I0_O)        0.124    16.094 r  etapa_id/gp/reg_b[15]_i_14/O
                         net (fo=128, routed)         1.146    17.240    etapa_id/gp/reg_b[15]_i_14_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I2_O)        0.124    17.364 r  etapa_id/gp/reg_b[3]_i_12/O
                         net (fo=1, routed)           0.000    17.364    etapa_id/gp/reg_b[3]_i_12_n_0
    SLICE_X40Y20         MUXF7 (Prop_muxf7_I0_O)      0.212    17.576 r  etapa_id/gp/reg_b_reg[3]_i_5/O
                         net (fo=1, routed)           1.118    18.694    etapa_id/gp/reg_b_reg[3]_i_5_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.299    18.993 r  etapa_id/gp/reg_b[3]_i_1/O
                         net (fo=1, routed)           0.000    18.993    etapa_id/gp/reg_b[3]_i_1_n_0
    SLICE_X42Y19         FDRE                                         r  etapa_id/gp/reg_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598    12.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.086 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.815 r  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.436    15.252    etapa_id/gp/i_clk
    SLICE_X42Y19         FDRE                                         r  etapa_id/gp/reg_b_reg[3]/C
                         clock pessimism              0.550    15.802    
                         clock uncertainty           -0.035    15.767    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.079    15.846    etapa_id/gp/reg_b_reg[3]
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -18.993    
  -------------------------------------------------------------------
                         slack                                 -3.147    

Slack (VIOLATED) :        -3.104ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.048ns  (logic 1.853ns (23.024%)  route 6.195ns (76.976%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 15.247 - 10.000 ) 
    Source Clock Delay      (SCD):    5.849ns = ( 10.849 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     8.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.469 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.285 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.563    10.849    latch_idex/i_clk
    SLICE_X52Y33         FDRE                                         r  latch_idex/rd_dir_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.484    11.333 r  latch_idex/rd_dir_tmp_reg[2]/Q
                         net (fo=1, routed)           1.006    12.339    ex/wb_reg_write_tmp_reg[4][2]
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.298    12.637 r  ex/o_wb_reg_write_inferred_i_3_comp/O
                         net (fo=3, routed)           0.650    13.287    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X51Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.411 f  dtu/o_stall_inferred_i_2/O
                         net (fo=2, routed)           0.821    14.232    dtu/o_stall_inferred_i_2_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  dtu/o_stall_inferred_i_1/O
                         net (fo=89, routed)          0.734    15.089    latch_ifid/E[0]
    SLICE_X49Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.213 r  latch_ifid/o_instruccion_inferred_i_9/O
                         net (fo=1, routed)           0.628    15.841    etapa_id/gp/rs_dir_tmp_reg[4][7]
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.124    15.965 r  etapa_id/gp/rs_dir_tmp[2]_i_1/O
                         net (fo=129, routed)         1.236    17.201    etapa_id/gp/next_memory_addr_reg[23]
    SLICE_X44Y20         MUXF7 (Prop_muxf7_S_O)       0.276    17.477 r  etapa_id/gp/reg_a_reg[2]_i_2/O
                         net (fo=1, routed)           1.121    18.598    etapa_id/gp/reg_a_reg[2]_i_2_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.299    18.897 r  etapa_id/gp/reg_a[2]_i_1/O
                         net (fo=1, routed)           0.000    18.897    etapa_id/gp/registros[2]
    SLICE_X39Y22         FDRE                                         r  etapa_id/gp/reg_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598    12.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.086 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.815 r  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.431    15.247    etapa_id/gp/i_clk
    SLICE_X39Y22         FDRE                                         r  etapa_id/gp/reg_a_reg[2]/C
                         clock pessimism              0.550    15.797    
                         clock uncertainty           -0.035    15.762    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.031    15.793    etapa_id/gp/reg_a_reg[2]
  -------------------------------------------------------------------
                         required time                         15.793    
                         arrival time                         -18.897    
  -------------------------------------------------------------------
                         slack                                 -3.104    

Slack (VIOLATED) :        -3.100ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.050ns  (logic 1.908ns (23.703%)  route 6.142ns (76.297%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.253ns = ( 15.253 - 10.000 ) 
    Source Clock Delay      (SCD):    5.849ns = ( 10.849 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     8.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.469 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.285 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.563    10.849    latch_idex/i_clk
    SLICE_X52Y33         FDRE                                         r  latch_idex/rd_dir_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.484    11.333 r  latch_idex/rd_dir_tmp_reg[2]/Q
                         net (fo=1, routed)           1.006    12.339    ex/wb_reg_write_tmp_reg[4][2]
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.298    12.637 r  ex/o_wb_reg_write_inferred_i_3_comp/O
                         net (fo=3, routed)           0.650    13.287    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X51Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.411 f  dtu/o_stall_inferred_i_2/O
                         net (fo=2, routed)           0.821    14.232    dtu/o_stall_inferred_i_2_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  dtu/o_stall_inferred_i_1/O
                         net (fo=89, routed)          0.697    15.052    latch_ifid/E[0]
    SLICE_X49Y29         LUT2 (Prop_lut2_I1_O)        0.124    15.176 r  latch_ifid/o_instruccion_inferred_i_10/O
                         net (fo=2, routed)           0.755    15.931    etapa_id/gp/rs_dir_tmp_reg[4][6]
    SLICE_X46Y24         LUT3 (Prop_lut3_I1_O)        0.124    16.055 r  etapa_id/gp/reg_a[15]_i_14/O
                         net (fo=128, routed)         1.263    17.318    etapa_id/gp/reg_a[15]_i_14_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.442 r  etapa_id/gp/reg_a[0]_i_10/O
                         net (fo=1, routed)           0.000    17.442    etapa_id/gp/reg_a[0]_i_10_n_0
    SLICE_X46Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    17.651 r  etapa_id/gp/reg_a_reg[0]_i_4/O
                         net (fo=1, routed)           0.951    18.602    etapa_id/gp/reg_a_reg[0]_i_4_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I3_O)        0.297    18.899 r  etapa_id/gp/reg_a[0]_i_1/O
                         net (fo=1, routed)           0.000    18.899    etapa_id/gp/registros[0]
    SLICE_X45Y19         FDRE                                         r  etapa_id/gp/reg_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598    12.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.086 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.815 r  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.437    15.253    etapa_id/gp/i_clk
    SLICE_X45Y19         FDRE                                         r  etapa_id/gp/reg_a_reg[0]/C
                         clock pessimism              0.550    15.803    
                         clock uncertainty           -0.035    15.768    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)        0.031    15.799    etapa_id/gp/reg_a_reg[0]
  -------------------------------------------------------------------
                         required time                         15.799    
                         arrival time                         -18.899    
  -------------------------------------------------------------------
                         slack                                 -3.100    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 latch_idex/rd_dir_tmp_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/gp/reg_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.009ns  (logic 1.945ns (24.284%)  route 6.064ns (75.716%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.251ns = ( 15.251 - 10.000 ) 
    Source Clock Delay      (SCD):    5.849ns = ( 10.849 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     8.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.469 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     9.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.285 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.563    10.849    latch_idex/i_clk
    SLICE_X52Y33         FDRE                                         r  latch_idex/rd_dir_tmp_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.484    11.333 r  latch_idex/rd_dir_tmp_reg[2]/Q
                         net (fo=1, routed)           1.006    12.339    ex/wb_reg_write_tmp_reg[4][2]
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.298    12.637 r  ex/o_wb_reg_write_inferred_i_3_comp/O
                         net (fo=3, routed)           0.650    13.287    dtu/o_stall_inferred_i_1_0[2]
    SLICE_X51Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.411 f  dtu/o_stall_inferred_i_2/O
                         net (fo=2, routed)           0.821    14.232    dtu/o_stall_inferred_i_2_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  dtu/o_stall_inferred_i_1/O
                         net (fo=89, routed)          0.697    15.052    latch_ifid/E[0]
    SLICE_X49Y29         LUT2 (Prop_lut2_I1_O)        0.124    15.176 r  latch_ifid/o_instruccion_inferred_i_10/O
                         net (fo=2, routed)           0.755    15.931    etapa_id/gp/rs_dir_tmp_reg[4][6]
    SLICE_X46Y24         LUT3 (Prop_lut3_I1_O)        0.124    16.055 r  etapa_id/gp/reg_a[15]_i_14/O
                         net (fo=128, routed)         1.179    17.234    etapa_id/gp/reg_a[15]_i_14_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.358 r  etapa_id/gp/reg_a[9]_i_11/O
                         net (fo=1, routed)           0.000    17.358    etapa_id/gp/reg_a[9]_i_11_n_0
    SLICE_X36Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    17.603 r  etapa_id/gp/reg_a_reg[9]_i_4/O
                         net (fo=1, routed)           0.957    18.560    etapa_id/gp/reg_a_reg[9]_i_4_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I3_O)        0.298    18.858 r  etapa_id/gp/reg_a[9]_i_1/O
                         net (fo=1, routed)           0.000    18.858    etapa_id/gp/registros[9]
    SLICE_X36Y18         FDRE                                         r  etapa_id/gp/reg_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598    12.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.086 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.815 r  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.435    15.251    etapa_id/gp/i_clk
    SLICE_X36Y18         FDRE                                         r  etapa_id/gp/reg_a_reg[9]/C
                         clock pessimism              0.550    15.801    
                         clock uncertainty           -0.035    15.766    
    SLICE_X36Y18         FDRE (Setup_fdre_C_D)        0.031    15.797    etapa_id/gp/reg_a_reg[9]
  -------------------------------------------------------------------
                         required time                         15.797    
                         arrival time                         -18.858    
  -------------------------------------------------------------------
                         slack                                 -3.062    

Slack (VIOLATED) :        -3.057ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 1.386ns (18.303%)  route 6.187ns (81.697%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 10.264 - 5.000 ) 
    Source Clock Delay      (SCD):    5.837ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.551     5.837    ex/i_clk
    SLICE_X54Y24         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     6.355 f  ex/op_tmp_reg[3]/Q
                         net (fo=1, routed)           0.526     6.881    ex/alu/alu_tmp_reg[2][3]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.005 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=28, routed)          0.712     7.717    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.841 r  ex/alu/o_ins_type_inferred_i_18/O
                         net (fo=4, routed)           1.095     8.936    ex/alu/o_ins_type_inferred_i_18_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=4, routed)           1.071    10.130    ex/o_ins_type[4]
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.254 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=8, routed)           0.873    11.127    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.251 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.440    11.691    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.815 r  dtu/o_stall_inferred_i_2/O
                         net (fo=2, routed)           0.679    12.494    latch_idex/o_stall_inferred_i_2_n_0_alias
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.618 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.791    13.409    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X51Y37         FDRE                                         r  latch_idex/direccion_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.448    10.264    latch_idex/i_clk
    SLICE_X51Y37         FDRE                                         r  latch_idex/direccion_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.814    
                         clock uncertainty           -0.035    10.779    
    SLICE_X51Y37         FDRE (Setup_fdre_C_R)       -0.426    10.353    latch_idex/direccion_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                 -3.057    

Slack (VIOLATED) :        -3.057ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 1.386ns (18.303%)  route 6.187ns (81.697%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 10.264 - 5.000 ) 
    Source Clock Delay      (SCD):    5.837ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.551     5.837    ex/i_clk
    SLICE_X54Y24         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     6.355 f  ex/op_tmp_reg[3]/Q
                         net (fo=1, routed)           0.526     6.881    ex/alu/alu_tmp_reg[2][3]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.005 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=28, routed)          0.712     7.717    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.841 r  ex/alu/o_ins_type_inferred_i_18/O
                         net (fo=4, routed)           1.095     8.936    ex/alu/o_ins_type_inferred_i_18_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=4, routed)           1.071    10.130    ex/o_ins_type[4]
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.254 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=8, routed)           0.873    11.127    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.251 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.440    11.691    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.815 r  dtu/o_stall_inferred_i_2/O
                         net (fo=2, routed)           0.679    12.494    latch_idex/o_stall_inferred_i_2_n_0_alias
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.618 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.791    13.409    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X51Y37         FDRE                                         r  latch_idex/direccion_tmp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.448    10.264    latch_idex/i_clk
    SLICE_X51Y37         FDRE                                         r  latch_idex/direccion_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.814    
                         clock uncertainty           -0.035    10.779    
    SLICE_X51Y37         FDRE (Setup_fdre_C_R)       -0.426    10.353    latch_idex/direccion_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                 -3.057    

Slack (VIOLATED) :        -3.057ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 1.386ns (18.303%)  route 6.187ns (81.697%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 10.264 - 5.000 ) 
    Source Clock Delay      (SCD):    5.837ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.551     5.837    ex/i_clk
    SLICE_X54Y24         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     6.355 f  ex/op_tmp_reg[3]/Q
                         net (fo=1, routed)           0.526     6.881    ex/alu/alu_tmp_reg[2][3]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.005 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=28, routed)          0.712     7.717    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.841 r  ex/alu/o_ins_type_inferred_i_18/O
                         net (fo=4, routed)           1.095     8.936    ex/alu/o_ins_type_inferred_i_18_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=4, routed)           1.071    10.130    ex/o_ins_type[4]
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.254 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=8, routed)           0.873    11.127    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.251 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.440    11.691    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.815 r  dtu/o_stall_inferred_i_2/O
                         net (fo=2, routed)           0.679    12.494    latch_idex/o_stall_inferred_i_2_n_0_alias
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.618 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.791    13.409    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X51Y37         FDRE                                         r  latch_idex/direccion_tmp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.448    10.264    latch_idex/i_clk
    SLICE_X51Y37         FDRE                                         r  latch_idex/direccion_tmp_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.814    
                         clock uncertainty           -0.035    10.779    
    SLICE_X51Y37         FDRE (Setup_fdre_C_R)       -0.426    10.353    latch_idex/direccion_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                 -3.057    

Slack (VIOLATED) :        -3.057ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 1.386ns (18.303%)  route 6.187ns (81.697%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 10.264 - 5.000 ) 
    Source Clock Delay      (SCD):    5.837ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.551     5.837    ex/i_clk
    SLICE_X54Y24         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     6.355 f  ex/op_tmp_reg[3]/Q
                         net (fo=1, routed)           0.526     6.881    ex/alu/alu_tmp_reg[2][3]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.005 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=28, routed)          0.712     7.717    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.841 r  ex/alu/o_ins_type_inferred_i_18/O
                         net (fo=4, routed)           1.095     8.936    ex/alu/o_ins_type_inferred_i_18_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=4, routed)           1.071    10.130    ex/o_ins_type[4]
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.254 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=8, routed)           0.873    11.127    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.251 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.440    11.691    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.815 r  dtu/o_stall_inferred_i_2/O
                         net (fo=2, routed)           0.679    12.494    latch_idex/o_stall_inferred_i_2_n_0_alias
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.618 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.791    13.409    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X51Y37         FDRE                                         r  latch_idex/direccion_tmp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.448    10.264    latch_idex/i_clk
    SLICE_X51Y37         FDRE                                         r  latch_idex/direccion_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.814    
                         clock uncertainty           -0.035    10.779    
    SLICE_X51Y37         FDRE (Setup_fdre_C_R)       -0.426    10.353    latch_idex/direccion_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                 -3.057    

Slack (VIOLATED) :        -3.057ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 1.386ns (18.303%)  route 6.187ns (81.697%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 10.264 - 5.000 ) 
    Source Clock Delay      (SCD):    5.837ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.551     5.837    ex/i_clk
    SLICE_X54Y24         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     6.355 f  ex/op_tmp_reg[3]/Q
                         net (fo=1, routed)           0.526     6.881    ex/alu/alu_tmp_reg[2][3]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.005 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=28, routed)          0.712     7.717    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.841 r  ex/alu/o_ins_type_inferred_i_18/O
                         net (fo=4, routed)           1.095     8.936    ex/alu/o_ins_type_inferred_i_18_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=4, routed)           1.071    10.130    ex/o_ins_type[4]
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.254 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=8, routed)           0.873    11.127    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.251 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.440    11.691    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.815 r  dtu/o_stall_inferred_i_2/O
                         net (fo=2, routed)           0.679    12.494    latch_idex/o_stall_inferred_i_2_n_0_alias
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.618 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.791    13.409    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X51Y37         FDRE                                         r  latch_idex/inmediato_tmp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.448    10.264    latch_idex/i_clk
    SLICE_X51Y37         FDRE                                         r  latch_idex/inmediato_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.814    
                         clock uncertainty           -0.035    10.779    
    SLICE_X51Y37         FDRE (Setup_fdre_C_R)       -0.426    10.353    latch_idex/inmediato_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                 -3.057    

Slack (VIOLATED) :        -3.057ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_dir_tmp_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 1.386ns (18.303%)  route 6.187ns (81.697%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 10.264 - 5.000 ) 
    Source Clock Delay      (SCD):    5.837ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.887     3.345    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.469 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.189    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.285 r  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.551     5.837    ex/i_clk
    SLICE_X54Y24         FDRE                                         r  ex/op_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     6.355 f  ex/op_tmp_reg[3]/Q
                         net (fo=1, routed)           0.526     6.881    ex/alu/alu_tmp_reg[2][3]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.005 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=28, routed)          0.712     7.717    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.841 r  ex/alu/o_ins_type_inferred_i_18/O
                         net (fo=4, routed)           1.095     8.936    ex/alu/o_ins_type_inferred_i_18_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.060 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=4, routed)           1.071    10.130    ex/o_ins_type[4]
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.254 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=8, routed)           0.873    11.127    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.251 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.440    11.691    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.815 r  dtu/o_stall_inferred_i_2/O
                         net (fo=2, routed)           0.679    12.494    latch_idex/o_stall_inferred_i_2_n_0_alias
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.618 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=148, routed)         0.791    13.409    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X51Y37         FDRE                                         r  latch_idex/rt_dir_tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.448    10.264    latch_idex/i_clk
    SLICE_X51Y37         FDRE                                         r  latch_idex/rt_dir_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.814    
                         clock uncertainty           -0.035    10.779    
    SLICE_X51Y37         FDRE (Setup_fdre_C_R)       -0.426    10.353    latch_idex/rt_dir_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                 -3.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.773%)  route 0.142ns (43.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.561     1.444    transmisor/CLK
    SLICE_X45Y12         FDRE                                         r  transmisor/reg_instruccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  transmisor/reg_instruccion_reg[0]/Q
                         net (fo=1, routed)           0.142     1.727    transmisor/reg_instruccion_reg_n_0_[0]
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.772 r  transmisor/dato_transmicion[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    transmisor/dato_transmicion[0]_i_1_n_0
    SLICE_X43Y11         FDRE                                         r  transmisor/dato_transmicion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.831     1.958    transmisor/CLK
    SLICE_X43Y11         FDRE                                         r  transmisor/dato_transmicion_reg[0]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.092     1.572    transmisor/dato_transmicion_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.562     1.445    etapa_if/CLK
    SLICE_X49Y14         FDRE                                         r  etapa_if/program_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  etapa_if/program_counter_reg[2]/Q
                         net (fo=12, routed)          0.132     1.718    etapa_if/program_counter_reg[2]
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.763 r  etapa_if/program_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    etapa_if/p_0_in__0[4]
    SLICE_X48Y14         FDRE                                         r  etapa_if/program_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.831     1.958    etapa_if/CLK
    SLICE_X48Y14         FDRE                                         r  etapa_if/program_counter_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X48Y14         FDRE (Hold_fdre_C_D)         0.091     1.549    etapa_if/program_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.559     1.442    transmisor/CLK
    SLICE_X42Y13         FDRE                                         r  transmisor/reg_instruccion_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  transmisor/reg_instruccion_reg[10]/Q
                         net (fo=1, routed)           0.145     1.751    transmisor/reg_instruccion_reg_n_0_[10]
    SLICE_X42Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  transmisor/dato_transmicion[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    transmisor/dato_transmicion[2]_i_1_n_0
    SLICE_X42Y12         FDRE                                         r  transmisor/dato_transmicion_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.829     1.956    transmisor/CLK
    SLICE_X42Y12         FDRE                                         r  transmisor/dato_transmicion_reg[2]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.121     1.579    transmisor/dato_transmicion_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.226ns (60.107%)  route 0.150ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.562     1.445    transmisor/CLK
    SLICE_X45Y11         FDRE                                         r  transmisor/reg_instruccion_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  transmisor/reg_instruccion_reg[3]/Q
                         net (fo=1, routed)           0.150     1.723    transmisor/reg_instruccion_reg_n_0_[3]
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.098     1.821 r  transmisor/dato_transmicion[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    transmisor/dato_transmicion[3]_i_1_n_0
    SLICE_X42Y11         FDRE                                         r  transmisor/dato_transmicion_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.831     1.958    transmisor/CLK
    SLICE_X42Y11         FDRE                                         r  transmisor/dato_transmicion_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X42Y11         FDRE (Hold_fdre_C_D)         0.120     1.600    transmisor/dato_transmicion_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.530%)  route 0.132ns (41.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    etapa_if/CLK
    SLICE_X48Y24         FDRE                                         r  etapa_if/program_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  etapa_if/program_counter_reg[10]/Q
                         net (fo=3, routed)           0.132     1.709    etapa_if/program_counter_reg[10]
    SLICE_X48Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.754 r  etapa_if/program_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.754    etapa_if/p_0_in__0[10]
    SLICE_X48Y24         FDRE                                         r  etapa_if/program_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.820     1.947    etapa_if/CLK
    SLICE_X48Y24         FDRE                                         r  etapa_if/program_counter_reg[10]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X48Y24         FDRE (Hold_fdre_C_D)         0.092     1.528    etapa_if/program_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.756%)  route 0.113ns (33.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.559     1.442    transmisor/CLK
    SLICE_X43Y13         FDRE                                         r  transmisor/reg_instruccion_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  transmisor/reg_instruccion_reg[13]/Q
                         net (fo=1, routed)           0.113     1.683    transmisor/reg_instruccion_reg_n_0_[13]
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.099     1.782 r  transmisor/dato_transmicion[5]_i_1/O
                         net (fo=1, routed)           0.000     1.782    transmisor/dato_transmicion[5]_i_1_n_0
    SLICE_X43Y11         FDRE                                         r  transmisor/dato_transmicion_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.831     1.958    transmisor/CLK
    SLICE_X43Y11         FDRE                                         r  transmisor/dato_transmicion_reg[5]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.092     1.552    transmisor/dato_transmicion_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.831%)  route 0.146ns (39.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.562     1.445    transmisor/CLK
    SLICE_X45Y11         FDRE                                         r  transmisor/reg_instruccion_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  transmisor/reg_instruccion_reg[15]/Q
                         net (fo=1, routed)           0.146     1.719    transmisor/reg_instruccion_reg_n_0_[15]
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.099     1.818 r  transmisor/dato_transmicion[7]_i_2/O
                         net (fo=1, routed)           0.000     1.818    transmisor/dato_transmicion[7]_i_2_n_0
    SLICE_X43Y11         FDRE                                         r  transmisor/dato_transmicion_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.831     1.958    transmisor/CLK
    SLICE_X43Y11         FDRE                                         r  transmisor/dato_transmicion_reg[7]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.092     1.572    transmisor/dato_transmicion_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.212ns (52.037%)  route 0.195ns (47.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 7.519 - 5.000 ) 
    Source Clock Delay      (SCD):    1.878ns = ( 6.878 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.760     5.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.031 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     6.298    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.324 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        0.555     6.878    exmem/i_clk
    SLICE_X56Y24         FDRE                                         r  exmem/res_tmp_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.167     7.045 r  exmem/res_tmp_reg[17]/Q
                         net (fo=3, routed)           0.195     7.241    mem/res_tmp_reg[31][17]
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.045     7.286 r  mem/o_res_inferred_i_15__0/O
                         net (fo=1, routed)           0.000     7.286    memwb/res_tmp_reg[31]_0[17]
    SLICE_X54Y20         FDRE                                         r  memwb/res_tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.895     6.309    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     6.365 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     6.664    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.693 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        0.826     7.519    memwb/i_clk
    SLICE_X54Y20         FDRE                                         r  memwb/res_tmp_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.604     6.915    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.124     7.039    memwb/res_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.039    
                         arrival time                           7.286    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.463%)  route 0.198ns (51.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.562     1.445    transmisor/CLK
    SLICE_X44Y11         FDRE                                         r  transmisor/reg_instruccion_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmisor/reg_instruccion_reg[6]/Q
                         net (fo=1, routed)           0.198     1.784    transmisor/reg_instruccion_reg_n_0_[6]
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.829 r  transmisor/dato_transmicion[6]_i_1/O
                         net (fo=1, routed)           0.000     1.829    transmisor/dato_transmicion[6]_i_1_n_0
    SLICE_X43Y10         FDRE                                         r  transmisor/dato_transmicion_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.831     1.958    transmisor/CLK
    SLICE_X43Y10         FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X43Y10         FDRE (Hold_fdre_C_D)         0.091     1.571    transmisor/dato_transmicion_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.559     1.442    etapa_if/CLK
    SLICE_X54Y18         FDRE                                         r  etapa_if/program_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  etapa_if/program_counter_reg[5]/Q
                         net (fo=6, routed)           0.177     1.783    etapa_if/program_counter_reg[5]
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  etapa_if/program_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    etapa_if/p_0_in__0[5]
    SLICE_X54Y18         FDRE                                         r  etapa_if/program_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.828     1.955    etapa_if/CLK
    SLICE_X54Y18         FDRE                                         r  etapa_if/program_counter_reg[5]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.120     1.562    etapa_if/program_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3    etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4    etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X33Y12   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y12   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y12   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y12   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y12   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           226 Endpoints
Min Delay           226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.033ns  (logic 3.974ns (43.990%)  route 5.059ns (56.010%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           5.059     5.515    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.033 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.033    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 3.960ns (46.100%)  route 4.630ns (53.900%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE                         0.000     0.000 r  receptor/dato_reg[0]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[0]/Q
                         net (fo=8, routed)           4.630     5.086    o_dato_recibido[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.590 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.590    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 3.963ns (46.519%)  route 4.557ns (53.481%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[5]/C
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[5]/Q
                         net (fo=8, routed)           4.557     5.013    o_dato_recibido[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.520 r  salida_operadores_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.520    salida_operadores[5]
    N3                                                                r  salida_operadores[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 3.971ns (48.998%)  route 4.134ns (51.002%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[6]/C
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[6]/Q
                         net (fo=8, routed)           4.134     4.590    o_dato_recibido[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.105 r  salida_operadores_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.105    salida_operadores[6]
    P1                                                                r  salida_operadores[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 3.977ns (51.800%)  route 3.701ns (48.200%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[7]/Q
                         net (fo=8, routed)           3.701     4.157    o_dato_recibido[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.678 r  salida_operadores_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.678    salida_operadores[7]
    L1                                                                r  salida_operadores[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 3.960ns (53.350%)  route 3.462ns (46.650%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE                         0.000     0.000 r  receptor/dato_reg[3]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[3]/Q
                         net (fo=8, routed)           3.462     3.918    o_dato_recibido[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.422 r  salida_operadores_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.422    salida_operadores[3]
    U3                                                                r  salida_operadores[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 3.964ns (53.678%)  route 3.421ns (46.322%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE                         0.000     0.000 r  receptor/dato_reg[1]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[1]/Q
                         net (fo=8, routed)           3.421     3.877    o_dato_recibido[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.385 r  salida_operadores_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.385    salida_operadores[1]
    V3                                                                r  salida_operadores[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 3.981ns (54.706%)  route 3.296ns (45.294%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE                         0.000     0.000 r  receptor/dato_reg[2]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[2]/Q
                         net (fo=8, routed)           3.296     3.752    o_dato_recibido[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.278 r  salida_operadores_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.278    salida_operadores[2]
    W3                                                                r  salida_operadores[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.270ns  (logic 3.974ns (54.667%)  route 3.296ns (45.333%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE                         0.000     0.000 r  receptor/dato_reg[4]/C
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[4]/Q
                         net (fo=8, routed)           3.296     3.752    o_dato_recibido[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.270 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.270    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 1.704ns (24.621%)  route 5.218ns (75.379%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.202     5.658    receptor/rx_IBUF
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.124     5.782 r  receptor/contador_ticks[2]_i_2/O
                         net (fo=3, routed)           1.015     6.798    receptor/contador_ticks[2]_i_2_n_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.922 r  receptor/contador_ticks[1]_i_1/O
                         net (fo=1, routed)           0.000     6.922    receptor/contador_ticks[1]
    SLICE_X42Y46         FDRE                                         r  receptor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/memory_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.242%)  route 0.104ns (44.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[2]/C
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/memory_addr_reg[2]/Q
                         net (fo=6, routed)           0.104     0.232    transmisor/memory_addr_reg[2]
    SLICE_X41Y8          FDRE                                         r  transmisor/next_memory_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.148ns (58.779%)  route 0.104ns (41.221%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[9]/C
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/memory_addr_reg[9]/Q
                         net (fo=4, routed)           0.104     0.252    transmisor/memory_addr_reg[9]
    SLICE_X39Y9          FDRE                                         r  transmisor/next_memory_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.797%)  route 0.126ns (47.203%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[5]/C
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/memory_addr_reg[5]/Q
                         net (fo=3, routed)           0.126     0.267    transmisor/memory_addr_reg[5]
    SLICE_X42Y8          FDRE                                         r  transmisor/next_memory_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.998%)  route 0.141ns (50.002%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[3]/C
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/memory_addr_reg[3]/Q
                         net (fo=5, routed)           0.141     0.282    transmisor/memory_addr_reg[3]
    SLICE_X41Y8          FDRE                                         r  transmisor/next_memory_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.811%)  route 0.135ns (45.189%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE                         0.000     0.000 r  transmisor/memory_addr_reg[10]/C
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/memory_addr_reg[10]/Q
                         net (fo=3, routed)           0.135     0.299    transmisor/memory_addr_reg[10]
    SLICE_X39Y9          FDRE                                         r  transmisor/next_memory_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[4]/C
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmisor/rs_dir_reg[4]/Q
                         net (fo=10, routed)          0.131     0.272    transmisor/rs_dir_reg[4]
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.045     0.317 r  transmisor/next_memory_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     0.317    transmisor/next_memory_addr0_in[21]
    SLICE_X37Y7          FDRE                                         r  transmisor/next_memory_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[4]/C
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmisor/rs_dir_reg[4]/Q
                         net (fo=10, routed)          0.132     0.273    transmisor/rs_dir_reg[4]
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.045     0.318 r  transmisor/next_memory_addr[23]_i_1/O
                         net (fo=1, routed)           0.000     0.318    transmisor/next_memory_addr0_in[23]
    SLICE_X37Y7          FDRE                                         r  transmisor/next_memory_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[4]/C
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmisor/rs_dir_reg[4]/Q
                         net (fo=10, routed)          0.131     0.272    transmisor/rs_dir_reg[4]
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.048     0.320 r  transmisor/next_memory_addr[22]_i_1/O
                         net (fo=1, routed)           0.000     0.320    transmisor/next_memory_addr0_in[22]
    SLICE_X37Y7          FDRE                                         r  transmisor/next_memory_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_memory_addr_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.190ns (58.983%)  route 0.132ns (41.017%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[4]/C
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmisor/rs_dir_reg[4]/Q
                         net (fo=10, routed)          0.132     0.273    transmisor/rs_dir_reg[4]
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.049     0.322 r  transmisor/next_memory_addr[24]_i_1/O
                         net (fo=1, routed)           0.000     0.322    transmisor/next_memory_addr0_in[24]
    SLICE_X37Y7          FDRE                                         r  transmisor/next_memory_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE                         0.000     0.000 r  receptor/dato_reg[2]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[2]/Q
                         net (fo=8, routed)           0.157     0.298    receptor/o_dato_recibido0[2]
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.343 r  receptor/dato[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    receptor/dato[2]_i_1_n_0
    SLICE_X45Y44         FDRE                                         r  receptor/dato_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.444ns  (logic 0.766ns (14.071%)  route 4.678ns (85.929%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    etapa_if/CLK
    SLICE_X50Y24         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=90, routed)          2.340     7.931    transmisor/out
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.055 f  transmisor/contador_ticks[0]_i_2/O
                         net (fo=3, routed)           0.840     8.895    transmisor/contador_ticks[0]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  transmisor/next_memory_addr[10]_i_1/O
                         net (fo=11, routed)          1.497    10.516    transmisor/next_memory_addr[10]_i_1_n_0
    SLICE_X41Y8          FDRE                                         r  transmisor/next_memory_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.444ns  (logic 0.766ns (14.071%)  route 4.678ns (85.929%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    etapa_if/CLK
    SLICE_X50Y24         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=90, routed)          2.340     7.931    transmisor/out
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.055 f  transmisor/contador_ticks[0]_i_2/O
                         net (fo=3, routed)           0.840     8.895    transmisor/contador_ticks[0]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  transmisor/next_memory_addr[10]_i_1/O
                         net (fo=11, routed)          1.497    10.516    transmisor/next_memory_addr[10]_i_1_n_0
    SLICE_X41Y8          FDRE                                         r  transmisor/next_memory_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.444ns  (logic 0.766ns (14.071%)  route 4.678ns (85.929%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    etapa_if/CLK
    SLICE_X50Y24         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=90, routed)          2.340     7.931    transmisor/out
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.055 f  transmisor/contador_ticks[0]_i_2/O
                         net (fo=3, routed)           0.840     8.895    transmisor/contador_ticks[0]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  transmisor/next_memory_addr[10]_i_1/O
                         net (fo=11, routed)          1.497    10.516    transmisor/next_memory_addr[10]_i_1_n_0
    SLICE_X41Y8          FDRE                                         r  transmisor/next_memory_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.444ns  (logic 0.766ns (14.071%)  route 4.678ns (85.929%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    etapa_if/CLK
    SLICE_X50Y24         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=90, routed)          2.340     7.931    transmisor/out
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.055 f  transmisor/contador_ticks[0]_i_2/O
                         net (fo=3, routed)           0.840     8.895    transmisor/contador_ticks[0]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  transmisor/next_memory_addr[10]_i_1/O
                         net (fo=11, routed)          1.497    10.516    transmisor/next_memory_addr[10]_i_1_n_0
    SLICE_X41Y8          FDRE                                         r  transmisor/next_memory_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.444ns  (logic 0.766ns (14.071%)  route 4.678ns (85.929%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    etapa_if/CLK
    SLICE_X50Y24         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=90, routed)          2.340     7.931    transmisor/out
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.055 f  transmisor/contador_ticks[0]_i_2/O
                         net (fo=3, routed)           0.840     8.895    transmisor/contador_ticks[0]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  transmisor/next_memory_addr[10]_i_1/O
                         net (fo=11, routed)          1.497    10.516    transmisor/next_memory_addr[10]_i_1_n_0
    SLICE_X41Y8          FDRE                                         r  transmisor/next_memory_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.146ns  (logic 0.766ns (14.884%)  route 4.380ns (85.116%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    etapa_if/CLK
    SLICE_X50Y24         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=90, routed)          2.340     7.931    transmisor/out
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.055 f  transmisor/contador_ticks[0]_i_2/O
                         net (fo=3, routed)           0.840     8.895    transmisor/contador_ticks[0]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  transmisor/next_memory_addr[10]_i_1/O
                         net (fo=11, routed)          1.200    10.219    transmisor/next_memory_addr[10]_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  transmisor/next_memory_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.875ns  (logic 0.890ns (18.255%)  route 3.985ns (81.745%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    etapa_if/CLK
    SLICE_X50Y24         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  etapa_if/o_end_pipeline_reg/Q
                         net (fo=90, routed)          2.340     7.931    transmisor/out
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.055 r  transmisor/contador_ticks[0]_i_2/O
                         net (fo=3, routed)           0.839     8.894    transmisor/contador_ticks[0]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.018 r  transmisor/contador_ticks[3]_i_2__0/O
                         net (fo=3, routed)           0.806     9.824    transmisor/contador_ticks[3]_i_2__0_n_0
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124     9.948 r  transmisor/contador_ticks[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.948    transmisor/contador_ticks[1]
    SLICE_X34Y7          FDRE                                         r  transmisor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/next_memory_addr_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.857ns  (logic 0.766ns (15.771%)  route 4.091ns (84.229%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    etapa_if/CLK
    SLICE_X50Y24         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=90, routed)          2.340     7.931    transmisor/out
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.055 f  transmisor/contador_ticks[0]_i_2/O
                         net (fo=3, routed)           0.840     8.895    transmisor/contador_ticks[0]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.019 r  transmisor/next_memory_addr[10]_i_1/O
                         net (fo=11, routed)          0.910     9.929    transmisor/next_memory_addr[10]_i_1_n_0
    SLICE_X42Y9          FDRE                                         r  transmisor/next_memory_addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.640ns  (logic 0.890ns (19.180%)  route 3.750ns (80.820%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    etapa_if/CLK
    SLICE_X50Y24         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  etapa_if/o_end_pipeline_reg/Q
                         net (fo=90, routed)          2.340     7.931    transmisor/out
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.055 r  transmisor/contador_ticks[0]_i_2/O
                         net (fo=3, routed)           0.839     8.894    transmisor/contador_ticks[0]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.018 r  transmisor/contador_ticks[3]_i_2__0/O
                         net (fo=3, routed)           0.571     9.589    transmisor/contador_ticks[3]_i_2__0_n_0
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.124     9.713 r  transmisor/contador_ticks[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.713    transmisor/contador_ticks[2]
    SLICE_X34Y7          FDRE                                         r  transmisor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.633ns  (logic 0.883ns (19.058%)  route 3.750ns (80.942%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.072    etapa_if/CLK
    SLICE_X50Y24         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  etapa_if/o_end_pipeline_reg/Q
                         net (fo=90, routed)          2.340     7.931    transmisor/out
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.055 r  transmisor/contador_ticks[0]_i_2/O
                         net (fo=3, routed)           0.839     8.894    transmisor/contador_ticks[0]_i_2_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.018 r  transmisor/contador_ticks[3]_i_2__0/O
                         net (fo=3, routed)           0.571     9.589    transmisor/contador_ticks[3]_i_2__0_n_0
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.117     9.706 r  transmisor/contador_ticks[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.706    transmisor/contador_ticks[3]
    SLICE_X34Y7          FDRE                                         r  transmisor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.098%)  route 0.144ns (52.902%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    receptor/CLK
    SLICE_X44Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  receptor/FSM_onehot_present_state_reg[8]/Q
                         net (fo=3, routed)           0.144     1.719    receptor/FSM_onehot_present_state_reg_n_0_[8]
    SLICE_X43Y45         FDRE                                         r  receptor/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.128ns (46.607%)  route 0.147ns (53.393%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    receptor/CLK
    SLICE_X44Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  receptor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.147     1.722    receptor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X45Y45         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.363%)  route 0.154ns (54.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    receptor/CLK
    SLICE_X44Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.154     1.729    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X43Y45         FDRE                                         r  receptor/FSM_onehot_next_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/dato_transmicion_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/salida_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.237%)  route 0.104ns (35.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.561     1.444    transmisor/CLK
    SLICE_X43Y11         FDRE                                         r  transmisor/dato_transmicion_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  transmisor/dato_transmicion_reg[5]/Q
                         net (fo=1, routed)           0.104     1.689    transmisor/p_2_in
    SLICE_X40Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.734 r  transmisor/salida_i_2/O
                         net (fo=1, routed)           0.000     1.734    transmisor/salida
    SLICE_X40Y11         FDRE                                         r  transmisor/salida_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.867%)  route 0.160ns (53.133%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    receptor/CLK
    SLICE_X44Y43         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  receptor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.160     1.748    receptor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X44Y44         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.560     1.443    i_clk_IBUF_BUFG
    SLICE_X33Y12         FDSE                                         r  FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=13, routed)          0.122     1.706    FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X32Y12         LUT3 (Prop_lut3_I2_O)        0.048     1.754 r  FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.754    FSM_onehot_next_state[1]_i_1_n_0
    SLICE_X32Y12         FDRE                                         r  FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_sequential_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.496%)  route 0.149ns (44.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.562     1.445    transmisor/CLK
    SLICE_X41Y9          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmisor/FSM_sequential_present_state_reg[3]/Q
                         net (fo=14, routed)          0.149     1.735    transmisor/present_state[3]
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  transmisor/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    transmisor/next_state__0[0]
    SLICE_X41Y10         FDRE                                         r  transmisor/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.127%)  route 0.194ns (57.873%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    receptor/CLK
    SLICE_X44Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  receptor/FSM_onehot_present_state_reg[3]/Q
                         net (fo=3, routed)           0.194     1.782    receptor/FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X44Y44         FDRE                                         r  receptor/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.219%)  route 0.201ns (58.781%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.560     1.443    i_clk_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=12, routed)          0.201     1.785    wea0
    SLICE_X32Y12         FDRE                                         r  FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.656%)  route 0.197ns (58.344%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    receptor/CLK
    SLICE_X44Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.197     1.786    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X44Y44         FDRE                                         r  receptor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2308 Endpoints
Min Delay          2308 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[30][17]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.086ns  (logic 1.441ns (17.826%)  route 6.644ns (82.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 10.261 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        6.644     8.086    etapa_id/gp/SR[0]
    SLICE_X51Y33         FDRE                                         r  etapa_id/gp/registros_reg[30][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.445    10.261    etapa_id/gp/i_clk
    SLICE_X51Y33         FDRE                                         r  etapa_id/gp/registros_reg[30][17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[30][18]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.086ns  (logic 1.441ns (17.826%)  route 6.644ns (82.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 10.261 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        6.644     8.086    etapa_id/gp/SR[0]
    SLICE_X51Y33         FDRE                                         r  etapa_id/gp/registros_reg[30][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.445    10.261    etapa_id/gp/i_clk
    SLICE_X51Y33         FDRE                                         r  etapa_id/gp/registros_reg[30][18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 transmisor/next_memory_addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/reg_instruccion_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.667ns  (logic 1.104ns (14.400%)  route 6.563ns (85.600%))
  Logic Levels:           6  (FDRE=1 LUT3=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE                         0.000     0.000 r  transmisor/next_memory_addr_reg[3]/C
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  transmisor/next_memory_addr_reg[3]/Q
                         net (fo=5, routed)           1.384     1.840    etapa_id/gp/out[3]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     1.964 f  etapa_id/gp/registros[31][31]_i_6/O
                         net (fo=27, routed)          1.408     3.372    etapa_id/gp_n_4
    SLICE_X35Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.496 r  etapa_id/o_rs_inferred_i_35/O
                         net (fo=1, routed)           0.154     3.650    etapa_id/o_rs_inferred_i_35_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I5_O)        0.124     3.774 r  etapa_id/o_rs_inferred_i_33/O
                         net (fo=32, routed)          1.330     5.104    etapa_id/gp/rs_tmp_reg[0]
    SLICE_X44Y29         LUT3 (Prop_lut3_I1_O)        0.124     5.228 r  etapa_id/gp/o_rs_inferred_i_7/O
                         net (fo=2, routed)           2.287     7.515    transmisor/reg_instruccion_reg[31]_1[25]
    SLICE_X45Y12         LUT3 (Prop_lut3_I1_O)        0.152     7.667 r  transmisor/reg_instruccion[25]_i_1/O
                         net (fo=1, routed)           0.000     7.667    transmisor/p_1_in__0[25]
    SLICE_X45Y12         FDRE                                         r  transmisor/reg_instruccion_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.444     4.785    transmisor/CLK
    SLICE_X45Y12         FDRE                                         r  transmisor/reg_instruccion_reg[25]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[26][17]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.441ns (19.066%)  route 6.118ns (80.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 10.254 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        6.118     7.560    etapa_id/gp/SR[0]
    SLICE_X46Y31         FDRE                                         r  etapa_id/gp/registros_reg[26][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.438    10.254    etapa_id/gp/i_clk
    SLICE_X46Y31         FDRE                                         r  etapa_id/gp/registros_reg[26][17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[26][20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.441ns (19.066%)  route 6.118ns (80.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 10.254 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        6.118     7.560    etapa_id/gp/SR[0]
    SLICE_X46Y31         FDRE                                         r  etapa_id/gp/registros_reg[26][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.438    10.254    etapa_id/gp/i_clk
    SLICE_X46Y31         FDRE                                         r  etapa_id/gp/registros_reg[26][20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[26][25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.441ns (19.066%)  route 6.118ns (80.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 10.254 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        6.118     7.560    etapa_id/gp/SR[0]
    SLICE_X46Y31         FDRE                                         r  etapa_id/gp/registros_reg[26][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.438    10.254    etapa_id/gp/i_clk
    SLICE_X46Y31         FDRE                                         r  etapa_id/gp/registros_reg[26][25]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[27][17]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.441ns (19.066%)  route 6.118ns (80.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.254ns = ( 10.254 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        6.118     7.560    etapa_id/gp/SR[0]
    SLICE_X47Y31         FDRE                                         r  etapa_id/gp/registros_reg[27][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.438    10.254    etapa_id/gp/i_clk
    SLICE_X47Y31         FDRE                                         r  etapa_id/gp/registros_reg[27][17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[14][19]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.441ns (19.384%)  route 5.994ns (80.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 10.256 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        5.994     7.435    etapa_id/gp/SR[0]
    SLICE_X46Y32         FDRE                                         r  etapa_id/gp/registros_reg[14][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.440    10.256    etapa_id/gp/i_clk
    SLICE_X46Y32         FDRE                                         r  etapa_id/gp/registros_reg[14][19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[14][25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.441ns (19.384%)  route 5.994ns (80.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 10.256 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        5.994     7.435    etapa_id/gp/SR[0]
    SLICE_X46Y32         FDRE                                         r  etapa_id/gp/registros_reg[14][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.440    10.256    etapa_id/gp/i_clk
    SLICE_X46Y32         FDRE                                         r  etapa_id/gp/registros_reg[14][25]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[14][26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.435ns  (logic 1.441ns (19.384%)  route 5.994ns (80.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 10.256 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1014, routed)        5.994     7.435    etapa_id/gp/SR[0]
    SLICE_X46Y32         FDRE                                         r  etapa_id/gp/registros_reg[14][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.598     7.986    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.086 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.724    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.815 f  p_2_out_BUFG_inst/O
                         net (fo=1592, routed)        1.440    10.256    etapa_id/gp/i_clk
    SLICE_X46Y32         FDRE                                         r  etapa_id/gp/registros_reg[14][26]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[0]/C
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.109     0.250    FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X33Y12         FDSE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.828     1.955    i_clk_IBUF_BUFG
    SLICE_X33Y12         FDSE                                         r  FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 transmisor/FSM_sequential_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_sequential_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE                         0.000     0.000 r  transmisor/FSM_sequential_next_state_reg[0]/C
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    transmisor/next_state[0]
    SLICE_X41Y11         FDRE                                         r  transmisor/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.831     1.958    transmisor/CLK
    SLICE_X41Y11         FDRE                                         r  transmisor/FSM_sequential_present_state_reg[0]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[0]/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    receptor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X42Y45         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.833     1.960    receptor/CLK
    SLICE_X42Y45         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[4]/C
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.116     0.257    receptor/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X44Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.961    receptor/CLK
    SLICE_X44Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.795%)  route 0.148ns (51.205%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[4]/C
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.148     0.289    FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X33Y12         FDRE                                         r  FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.828     1.955    i_clk_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[8]/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.161     0.302    receptor/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X44Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.961    receptor/CLK
    SLICE_X44Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.782%)  route 0.178ns (58.218%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[5]/C
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.178     0.306    receptor/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X44Y43         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.961    receptor/CLK
    SLICE_X44Y43         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 transmisor/FSM_sequential_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_sequential_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.480%)  route 0.181ns (58.520%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE                         0.000     0.000 r  transmisor/FSM_sequential_next_state_reg[3]/C
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_sequential_next_state_reg[3]/Q
                         net (fo=1, routed)           0.181     0.309    transmisor/next_state[3]
    SLICE_X41Y9          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.832     1.959    transmisor/CLK
    SLICE_X41Y9          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[3]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[7]/C
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.170     0.311    receptor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X44Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.961    receptor/CLK
    SLICE_X44Y45         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 transmisor/FSM_sequential_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_sequential_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE                         0.000     0.000 r  transmisor/FSM_sequential_next_state_reg[2]/C
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.172     0.313    transmisor/next_state[2]
    SLICE_X41Y9          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.832     1.959    transmisor/CLK
    SLICE_X41Y9          FDRE                                         r  transmisor/FSM_sequential_present_state_reg[2]/C





