{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540655784126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540655784126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 10:56:23 2018 " "Processing started: Sat Oct 27 10:56:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540655784126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540655784126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_fit --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540655784126 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1540655784360 ""}
{ "Info" "0" "" "Project  = MultiCycle" {  } {  } 0 0 "Project  = MultiCycle" 0 0 "Fitter" 0 0 1540655784360 ""}
{ "Info" "0" "" "Revision = MultiCycle" {  } {  } 0 0 "Revision = MultiCycle" 0 0 "Fitter" 0 0 1540655784360 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1540655784594 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MultiCycle EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"MultiCycle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540655784610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540655784641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540655784641 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540655784735 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540655784735 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540655785063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540655785063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540655785063 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540655785063 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540655785063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540655785063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540655785063 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1540655785063 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUop1\[0\] " "Pin ALUop1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUop1[0] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUop1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUop1\[1\] " "Pin ALUop1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUop1[1] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUop1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUsrcA1 " "Pin ALUsrcA1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUsrcA1 } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUsrcA1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUsrcB1\[0\] " "Pin ALUsrcB1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUsrcB1[0] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUsrcB1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUsrcB1\[1\] " "Pin ALUsrcB1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUsrcB1[1] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUsrcB1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCsrc1\[0\] " "Pin PCsrc1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCsrc1[0] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCsrc1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCsrc1\[1\] " "Pin PCsrc1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCsrc1[1] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCsrc1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCwrCond1 " "Pin PCwrCond1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCwrCond1 } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCwrCond1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCwr1 " "Pin PCwr1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCwr1 } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCwr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWr1 " "Pin RegWr1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegWr1 } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst1 " "Pin RegDst1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegDst1 } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegDst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IorD1 " "Pin IorD1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IorD1 } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IorD1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemRd1 " "Pin MemRd1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemRd1 } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemRd1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWr1 " "Pin MemWr1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemWr1 } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemtoReg1 " "Pin MemtoReg1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemtoReg1 } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemtoReg1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRwr1 " "Pin IRwr1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRwr1 } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRwr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NextSt1\[0\] " "Pin NextSt1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NextSt1[0] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NextSt1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NextSt1\[1\] " "Pin NextSt1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NextSt1[1] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NextSt1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NextSt1\[2\] " "Pin NextSt1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NextSt1[2] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NextSt1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NextSt1\[3\] " "Pin NextSt1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NextSt1[3] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NextSt1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st1\[0\] " "Pin st1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { st1[0] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st1\[1\] " "Pin st1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { st1[1] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st1\[2\] " "Pin st1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { st1[2] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st1\[3\] " "Pin st1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { st1[3] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[1\] " "Pin op1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op1[1] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[4\] " "Pin op1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op1[4] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[5\] " "Pin op1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op1[5] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[0\] " "Pin op1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op1[0] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[2\] " "Pin op1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op1[2] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[3\] " "Pin op1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { op1[3] } } } { "TestCU.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/TestCU.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540655785125 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1540655785125 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1540655785235 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MultiCycle.sdc " "Synopsys Design Constraints File file not found: 'MultiCycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540655785235 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1540655785235 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1540655785250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:CONTUN\|comb~4  " "Automatically promoted node controlUnit:CONTUN\|comb~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540655785250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:CONTUN\|ALUsrcB\[0\] " "Destination node controlUnit:CONTUN\|ALUsrcB\[0\]" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTUN|ALUsrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540655785250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:CONTUN\|MemRd " "Destination node controlUnit:CONTUN\|MemRd" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTUN|MemRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540655785250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:CONTUN\|IRwr " "Destination node controlUnit:CONTUN\|IRwr" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTUN|IRwr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540655785250 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1540655785250 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTUN|comb~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540655785250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlUnit:CONTUN\|Equal1~0  " "Automatically promoted node controlUnit:CONTUN\|Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540655785250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:CONTUN\|NextSt\[0\]~0 " "Destination node controlUnit:CONTUN\|NextSt\[0\]~0" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTUN|NextSt[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540655785250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:CONTUN\|NextSt\[1\]~1 " "Destination node controlUnit:CONTUN\|NextSt\[1\]~1" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTUN|NextSt[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540655785250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:CONTUN\|NextSt\[3\]~2 " "Destination node controlUnit:CONTUN\|NextSt\[3\]~2" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTUN|NextSt[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540655785250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlUnit:CONTUN\|ALUsrcB\[1\] " "Destination node controlUnit:CONTUN\|ALUsrcB\[1\]" {  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTUN|ALUsrcB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540655785250 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1540655785250 ""}  } { { "controlUnit.vhd" "" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/controlUnit.vhd" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlUnit:CONTUN|Equal1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540655785250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540655785313 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540655785313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540655785313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540655785313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540655785313 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540655785313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540655785313 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540655785313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540655785313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1540655785313 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540655785313 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 10 20 0 " "Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 10 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1540655785313 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1540655785313 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540655785313 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540655785313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540655785313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540655785313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540655785313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540655785313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540655785313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540655785313 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540655785313 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1540655785313 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540655785313 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540655785328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540655786375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540655786453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540655786453 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540655786859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540655786859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540655786922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1540655788015 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540655788015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540655788140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1540655788140 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540655788140 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1540655788156 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540655788156 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUop1\[0\] 0 " "Pin \"ALUop1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUop1\[1\] 0 " "Pin \"ALUop1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUsrcA1 0 " "Pin \"ALUsrcA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUsrcB1\[0\] 0 " "Pin \"ALUsrcB1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUsrcB1\[1\] 0 " "Pin \"ALUsrcB1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCsrc1\[0\] 0 " "Pin \"PCsrc1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCsrc1\[1\] 0 " "Pin \"PCsrc1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCwrCond1 0 " "Pin \"PCwrCond1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCwr1 0 " "Pin \"PCwr1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWr1 0 " "Pin \"RegWr1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDst1 0 " "Pin \"RegDst1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IorD1 0 " "Pin \"IorD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemRd1 0 " "Pin \"MemRd1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWr1 0 " "Pin \"MemWr1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemtoReg1 0 " "Pin \"MemtoReg1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRwr1 0 " "Pin \"IRwr1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NextSt1\[0\] 0 " "Pin \"NextSt1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NextSt1\[1\] 0 " "Pin \"NextSt1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NextSt1\[2\] 0 " "Pin \"NextSt1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NextSt1\[3\] 0 " "Pin \"NextSt1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540655788156 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1540655788156 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540655788250 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540655788281 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540655788359 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540655788578 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1540655788640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/output_files/MultiCycle.fit.smsg " "Generated suppressed messages file C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/output_files/MultiCycle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540655788734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540655788890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 10:56:28 2018 " "Processing ended: Sat Oct 27 10:56:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540655788890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540655788890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540655788890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540655788890 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus II Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540655789515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540655789968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540655789968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 10:56:29 2018 " "Processing started: Sat Oct 27 10:56:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540655789968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540655789968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540655789968 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MultiCycle.vho\", \"MultiCycle_fast.vho MultiCycle_vhd.sdo MultiCycle_vhd_fast.sdo C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/ simulation " "Generated files \"MultiCycle.vho\", \"MultiCycle_fast.vho\", \"MultiCycle_vhd.sdo\" and \"MultiCycle_vhd_fast.sdo\" in directory \"C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1540655790390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4528 " "Peak virtual memory: 4528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540655790437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 10:56:30 2018 " "Processing ended: Sat Oct 27 10:56:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540655790437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540655790437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540655790437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540655790437 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus II Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540655791046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540655791671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540655791671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 10:56:31 2018 " "Processing started: Sat Oct 27 10:56:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540655791671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540655791671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MultiCycle MultiCycle " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MultiCycle MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540655791671 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui MultiCycle MultiCycle " "Quartus(args): --block_on_gui MultiCycle MultiCycle" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1540655791671 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1540655791874 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1540655791999 ""}
{ "Warning" "0" "" "Warning: File MultiCycle_run_msim_gate_vhdl.do already exists - backing up current file as MultiCycle_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File MultiCycle_run_msim_gate_vhdl.do already exists - backing up current file as MultiCycle_run_msim_gate_vhdl.do.bak11" 0 0 "Quartus II" 0 0 1540655792155 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" {  } { { "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" "0" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/simulation/modelsim/MultiCycle_run_msim_gate_vhdl.do" 0 0 "Quartus II" 0 0 1540655792171 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1540656549000 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "Quartus II" 0 0 1540656549000 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do MultiCycle_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim-Altera Info: # do MultiCycle_run_msim_gate_vhdl.do " 0 0 "Quartus II" 0 0 1540656549000 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1540656549000 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1540656549000 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Quartus II" 0 0 1540656549001 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1540656549001 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1540656549001 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1540656549001 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1540656549001 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\13.0sp1\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1540656549001 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1540656549001 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1540656549001 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{MultiCycle.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{MultiCycle.vho\}" 0 0 "Quartus II" 0 0 1540656549002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1540656549002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Quartus II" 0 0 1540656549002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Quartus II" 0 0 1540656549002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Quartus II" 0 0 1540656549002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Quartus II" 0 0 1540656549002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Quartus II" 0 0 1540656549002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" 0 0 "Quartus II" 0 0 1540656549002 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_components" 0 0 "Quartus II" 0 0 1540656549003 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity TestCU" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity TestCU" 0 0 "Quartus II" 0 0 1540656549003 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of TestCU" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of TestCU" 0 0 "Quartus II" 0 0 1540656549003 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1540656549003 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim work.testcu" {  } {  } 0 0 "ModelSim-Altera Info: vsim work.testcu" 0 0 "Quartus II" 0 0 1540656549004 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim work.testcu " {  } {  } 0 0 "ModelSim-Altera Info: # vsim work.testcu " 0 0 "Quartus II" 0 0 1540656549004 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Quartus II" 0 0 1540656549004 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Quartus II" 0 0 1540656549004 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Quartus II" 0 0 1540656549004 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Quartus II" 0 0 1540656549004 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Quartus II" 0 0 1540656549005 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" 0 0 "Quartus II" 0 0 1540656549005 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" 0 0 "Quartus II" 0 0 1540656549005 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.testcu(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testcu(structure)" 0 0 "Quartus II" 0 0 1540656549005 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" 0 0 "Quartus II" 0 0 1540656549005 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Quartus II" 0 0 1540656549005 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" 0 0 "Quartus II" 0 0 1540656549005 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" 0 0 "Quartus II" 0 0 1540656549005 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" 0 0 "Quartus II" 0 0 1540656549005 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" 0 0 "Quartus II" 0 0 1540656549006 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)" 0 0 "Quartus II" 0 0 1540656549006 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ena_reg(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_ena_reg(behave)" 0 0 "Quartus II" 0 0 1540656549006 ""}
{ "Info" "0" "" "ModelSim-Altera Info: add wave -position insertpoint  \\" {  } {  } 0 0 "ModelSim-Altera Info: add wave -position insertpoint  \\" 0 0 "Quartus II" 0 0 1540656549006 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/op1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/op1 \\" 0 0 "Quartus II" 0 0 1540656549006 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/st1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/st1 \\" 0 0 "Quartus II" 0 0 1540656549006 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/ALUop1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/ALUop1 \\" 0 0 "Quartus II" 0 0 1540656549006 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/ALUsrcA1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/ALUsrcA1 \\" 0 0 "Quartus II" 0 0 1540656549006 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/ALUsrcB1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/ALUsrcB1 \\" 0 0 "Quartus II" 0 0 1540656549007 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/PCsrc1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/PCsrc1 \\" 0 0 "Quartus II" 0 0 1540656549007 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/PCwrCond1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/PCwrCond1 \\" 0 0 "Quartus II" 0 0 1540656549007 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/PCwr1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/PCwr1 \\" 0 0 "Quartus II" 0 0 1540656549007 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/RegWr1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/RegWr1 \\" 0 0 "Quartus II" 0 0 1540656549007 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/RegDst1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/RegDst1 \\" 0 0 "Quartus II" 0 0 1540656549007 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/IorD1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/IorD1 \\" 0 0 "Quartus II" 0 0 1540656549007 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/MemRd1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/MemRd1 \\" 0 0 "Quartus II" 0 0 1540656549007 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/MemWr1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/MemWr1 \\" 0 0 "Quartus II" 0 0 1540656549009 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/MemtoReg1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/MemtoReg1 \\" 0 0 "Quartus II" 0 0 1540656549009 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/IRwr1 \\" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/IRwr1 \\" 0 0 "Quartus II" 0 0 1540656549009 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/testcu/NextSt1" {  } {  } 0 0 "ModelSim-Altera Info: sim:/testcu/NextSt1" 0 0 "Quartus II" 0 0 1540656549009 ""}
{ "Info" "0" "" "ModelSim-Altera Info: force -freeze sim:/testcu/op1 000000 0" {  } {  } 0 0 "ModelSim-Altera Info: force -freeze sim:/testcu/op1 000000 0" 0 0 "Quartus II" 0 0 1540656549009 ""}
{ "Info" "0" "" "ModelSim-Altera Info: force -freeze sim:/testcu/st1 0000 0" {  } {  } 0 0 "ModelSim-Altera Info: force -freeze sim:/testcu/st1 0000 0" 0 0 "Quartus II" 0 0 1540656549009 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1540656549009 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Quartus II" 0 0 1540656549121 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" {  } { { "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" "0" { Text "C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Jeffrey Garcia/Documents/MultiCycle_Lab/MultiCycle_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1540656549121 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 9 s " "Quartus II Flow was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540656549697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540656563970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540656563974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 11:09:23 2018 " "Processing started: Sat Oct 27 11:09:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540656563974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1540656563974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp MultiCycle -c MultiCycle --netlist_type=sgate " "Command: quartus_rpp MultiCycle -c MultiCycle --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1540656563974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4427 " "Peak virtual memory: 4427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540656564042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 11:09:24 2018 " "Processing ended: Sat Oct 27 11:09:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540656564042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540656564042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540656564042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1540656564042 ""}
