digraph "fletchgen::Axi4LitePort"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  Node2 [label="fletchgen::Axi4LitePort",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black"];
  Node3 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node3 [label="Port",height=0.2,width=0.4,color="grey75", fillcolor="white", style="filled"];
  Node4 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" spec_" ,fontname="Helvetica"];
  Node4 [label="fletchgen::Axi4LiteSpec",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$structfletchgen_1_1_axi4_lite_spec.html",tooltip="AXI4-lite bus specification. "];
}
