

================================================================
== Vitis HLS Report for 'read_input'
================================================================
* Date:           Mon Feb 23 00:29:49 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    65547|    65547|  0.655 ms|  0.655 ms|  65536|  65536|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_531_1  |    65545|    65545|        11|          1|          1|  65536|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     58|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     129|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     129|    130|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |i_fu_109_p2                     |         +|   0|  0|  23|          16|           1|
    |ap_block_state2_io_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_condition_248                |       and|   0|  0|   2|           1|           1|
    |ap_condition_333                |       and|   0|  0|   2|           1|           1|
    |icmp_ln531_fu_115_p2            |      icmp|   0|  0|  23|          16|           2|
    |ap_block_pp0_stage0_01001_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  58|          38|          10|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load           |   9|          2|   16|         32|
    |gmem0_blk_n_AR                     |   9|          2|    1|          2|
    |gmem0_blk_n_R                      |   9|          2|    1|          2|
    |i1_fu_60                           |   9|          2|   16|         32|
    |inter_strm_0_blk_n                 |   9|          2|    1|          2|
    |real_start                         |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  72|         16|   38|         76|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |first_iter_0_reg_89                |   1|   0|    1|          0|
    |i1_fu_60                           |  16|   0|   16|          0|
    |icmp_ln531_reg_162                 |   1|   0|    1|          0|
    |in_read_reg_157                    |  64|   0|   64|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |trunc_ln533_reg_172                |  24|   0|   24|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 129|   0|  129|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|m_axi_gmem0_0_AWVALID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWREADY        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWADDR         |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWID           |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWLEN          |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWBURST        |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK         |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWPROT         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWQOS          |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWREGION       |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWUSER         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WVALID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WREADY         |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WDATA          |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WSTRB          |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WLAST          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WID            |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WUSER          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARVALID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARREADY        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARADDR         |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARID           |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARLEN          |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARBURST        |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK         |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARPROT         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARQOS          |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARREGION       |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARUSER         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RVALID         |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RREADY         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RDATA          |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RLAST          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RID            |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM       |   in|    9|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RUSER          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RRESP          |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BVALID         |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BREADY         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BRESP          |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BID            |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BUSER          |   in|    1|       m_axi|         gmem0|       pointer|
|inter_strm_0_din             |  out|   24|     ap_fifo|  inter_strm_0|       pointer|
|inter_strm_0_full_n          |   in|    1|     ap_fifo|  inter_strm_0|       pointer|
|inter_strm_0_write           |  out|    1|     ap_fifo|  inter_strm_0|       pointer|
|inter_strm_0_num_data_valid  |   in|   10|     ap_fifo|  inter_strm_0|       pointer|
|inter_strm_0_fifo_cap        |   in|   10|     ap_fifo|  inter_strm_0|       pointer|
|in_r                         |   in|   64|     ap_none|          in_r|        scalar|
+-----------------------------+-----+-----+------------+--------------+--------------+

