module top_module (
    input clk,
    input areset,   // active high asynchronous reset
    input [7:0] d,
    output [7:0] q
);
    always @(posedge clk,posedge areset)
        begin
            if(areset)
            begin
                q=8'h00;
            end
            else
                q=d;
        end
    
        
    
            

endmodule
