Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 02:32:11 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (30)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.493    -1264.493                    140                 4477        0.074        0.000                      0                 4477        3.020        0.000                       0                  2341  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk              -11.493    -1264.493                    140                 4477        0.074        0.000                      0                 4477        3.020        0.000                       0                  2341  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :          140  Failing Endpoints,  Worst Slack      -11.493ns,  Total Violation    -1264.493ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.493ns  (required time - arrival time)
  Source:                 left_rotated_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line237/left_frame_buffer/BRAM_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        20.725ns  (logic 11.420ns (55.103%)  route 9.305ns (44.897%))
  Logic Levels:           26  (CARRY4=18 LUT2=1 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2346, routed)        1.660     5.168    clk_100mhz_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  left_rotated_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.177 r  left_rotated_addr1/P[5]
                         net (fo=2, routed)           0.976    10.152    left/v_pipe/P[5]
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124    10.276 r  left/v_pipe/BRAM_reg_0_i_395/O
                         net (fo=1, routed)           0.000    10.276    left/v_pipe/BRAM_reg_0_i_395_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.809 r  left/v_pipe/BRAM_reg_0_i_294/CO[3]
                         net (fo=1, routed)           0.000    10.809    left/v_pipe/BRAM_reg_0_i_294_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.926 r  left/v_pipe/BRAM_reg_0_i_290/CO[3]
                         net (fo=1, routed)           0.000    10.926    left/v_pipe/BRAM_reg_0_i_290_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.043 r  left/v_pipe/BRAM_reg_0_i_251/CO[3]
                         net (fo=1, routed)           0.000    11.043    left/v_pipe/BRAM_reg_0_i_251_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.358 r  left/v_pipe/BRAM_reg_0_i_250/O[3]
                         net (fo=38, routed)          0.954    12.312    left/v_pipe/left_rotated_addr1__0[19]
    SLICE_X6Y3           LUT3 (Prop_lut3_I2_O)        0.307    12.619 r  left/v_pipe/BRAM_reg_0_i_120/O
                         net (fo=2, routed)           0.925    13.544    left/v_pipe/BRAM_reg_0_i_120_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.940 r  left/v_pipe/BRAM_reg_0_i_327/CO[3]
                         net (fo=1, routed)           0.000    13.940    left/v_pipe/BRAM_reg_0_i_327_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.263 r  left/v_pipe/BRAM_reg_0_i_297/O[1]
                         net (fo=3, routed)           0.726    14.990    left/v_pipe/BRAM_reg_0_i_297_n_6
    SLICE_X11Y12         LUT3 (Prop_lut3_I1_O)        0.306    15.296 r  left/v_pipe/BRAM_reg_0_i_226/O
                         net (fo=1, routed)           0.817    16.113    left/v_pipe/BRAM_reg_0_i_226_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.511 r  left/v_pipe/BRAM_reg_0_i_99/CO[3]
                         net (fo=1, routed)           0.000    16.511    left/v_pipe/BRAM_reg_0_i_99_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.845 r  left/v_pipe/BRAM_reg_0_i_87/O[1]
                         net (fo=3, routed)           0.621    17.466    left/v_pipe/BRAM_reg_0_i_87_n_6
    SLICE_X14Y8          LUT3 (Prop_lut3_I0_O)        0.303    17.769 r  left/v_pipe/BRAM_reg_0_i_54/O
                         net (fo=1, routed)           0.323    18.091    left/v_pipe/BRAM_reg_0_i_54_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.489 r  left/v_pipe/BRAM_reg_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.489    left/v_pipe/BRAM_reg_0_i_23_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.823 r  left/v_pipe/BRAM_reg_0_i_21/O[1]
                         net (fo=5, routed)           0.578    19.401    left/v_pipe/BRAM_reg_0_i_51_0[1]
    SLICE_X15Y8          LUT2 (Prop_lut2_I1_O)        0.303    19.704 r  left/v_pipe/BRAM_reg_0_i_541/O
                         net (fo=1, routed)           0.000    19.704    left/v_pipe/BRAM_reg_0_i_541_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.254 r  left/v_pipe/BRAM_reg_0_i_499/CO[3]
                         net (fo=1, routed)           0.000    20.254    left/v_pipe/BRAM_reg_0_i_499_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.588 r  left/v_pipe/BRAM_reg_0_i_451/O[1]
                         net (fo=3, routed)           0.938    21.526    left/v_pipe/BRAM_reg_0_i_451_n_6
    SLICE_X28Y9          LUT4 (Prop_lut4_I1_O)        0.303    21.829 r  left/v_pipe/BRAM_reg_0_i_497/O
                         net (fo=1, routed)           0.000    21.829    left/v_pipe/BRAM_reg_0_i_497_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.379 r  left/v_pipe/BRAM_reg_0_i_442/CO[3]
                         net (fo=1, routed)           0.000    22.379    left/v_pipe/BRAM_reg_0_i_442_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.493 r  left/v_pipe/BRAM_reg_0_i_348/CO[3]
                         net (fo=1, routed)           0.000    22.493    left/v_pipe/BRAM_reg_0_i_348_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.607 r  left/v_pipe/BRAM_reg_0_i_253/CO[3]
                         net (fo=1, routed)           0.000    22.607    left/v_pipe/BRAM_reg_0_i_253_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.721 r  left/v_pipe/BRAM_reg_0_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.721    left/v_pipe/BRAM_reg_0_i_140_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.835 r  left/v_pipe/BRAM_reg_0_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.835    left/v_pipe/BRAM_reg_0_i_68_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.992 r  left/v_pipe/BRAM_reg_0_i_33/CO[1]
                         net (fo=5, routed)           0.625    23.617    left/v_pipe/BRAM_reg_0_i_33_n_2
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.329    23.946 r  left/v_pipe/BRAM_reg_0_i_17/O
                         net (fo=10, routed)          0.801    24.747    nolabel_line237/BRAM_reg_3
    SLICE_X48Y14         LUT5 (Prop_lut5_I1_O)        0.124    24.871 r  nolabel_line237/BRAM_reg_0_i_7/O
                         net (fo=4, routed)           1.021    25.893    nolabel_line237/left_frame_buffer/ADDRARDADDR[7]
    RAMB36_X1Y1          RAMB36E1                                     r  nolabel_line237/left_frame_buffer/BRAM_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2346, routed)        1.486    14.815    nolabel_line237/left_frame_buffer/clk_100mhz_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  nolabel_line237/left_frame_buffer/BRAM_reg_0/CLKARDCLK
                         clock pessimism              0.187    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.400    nolabel_line237/left_frame_buffer/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -25.893    
  -------------------------------------------------------------------
                         slack                                -11.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 right/greyscale_data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line237/right_frame_buffer/BRAM_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.492%)  route 0.144ns (50.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2346, routed)        0.564     1.432    right/clk_100mhz_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  right/greyscale_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  right/greyscale_data_out_reg[0]/Q
                         net (fo=1, routed)           0.144     1.717    nolabel_line237/right_frame_buffer/Q[0]
    RAMB36_X0Y2          RAMB36E1                                     r  nolabel_line237/right_frame_buffer/BRAM_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2346, routed)        0.873     1.987    nolabel_line237/right_frame_buffer/clk_100mhz_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  nolabel_line237/right_frame_buffer/BRAM_reg_0/CLKARDCLK
                         clock pessimism             -0.499     1.488    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.643    nolabel_line237/right_frame_buffer/BRAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y2   left/nolabel_line116/yb_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         6.000       5.020      SLICE_X30Y0  left/h_pipe/buffer_reg[22]_srl2___left_valid_pipe_buffer_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X30Y0  left/h_pipe/buffer_reg[22]_srl2___left_valid_pipe_buffer_reg_r_0/CLK



