

================================================================
== Vivado HLS Report for 'Stream2Mem'
================================================================
* Date:           Thu May  7 18:41:06 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   24|   24|   24|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   17|   17|         3|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     71|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     16|
|Register         |        -|      -|     146|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     146|     87|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_134_p2     |     +    |      0|  0|   5|           5|           1|
    |sum1_fu_112_p2    |     +    |      0|  0|  62|          62|          62|
    |ap_condition_247  |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_128_p2     |   icmp   |      0|  0|   3|           5|           6|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  71|          73|          70|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |   4|          9|    1|          9|
    |ap_enable_reg_pp0_iter2             |   1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_out_V_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_out_V_WREADY   |   1|          2|    1|          2|
    |i_reg_93                            |   5|          2|    5|         10|
    |in_V_V_blk_n                        |   1|          2|    1|          2|
    |out_V_blk_n_AW                      |   1|          2|    1|          2|
    |out_V_blk_n_B                       |   1|          2|    1|          2|
    |out_V_blk_n_W                       |   1|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  16|         25|   13|         33|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_reg_150  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_out_V_AWREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_out_V_WREADY      |   1|   0|    1|          0|
    |i_reg_93                               |   5|   0|    5|          0|
    |sum1_reg_140                           |  62|   0|   62|          0|
    |tmp_V_reg_159                          |  64|   0|   64|          0|
    |tmp_reg_150                            |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 146|   0|  146|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  Stream2Mem  | return value |
|in_V_V_dout           |  in |   64|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n        |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read           | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|m_axi_out_V_AWVALID   | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWREADY   |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWADDR    | out |   64|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWID      | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWLEN     | out |   32|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWSIZE    | out |    3|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWBURST   | out |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWLOCK    | out |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWCACHE   | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWPROT    | out |    3|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWQOS     | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWREGION  | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_AWUSER    | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WVALID    | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WREADY    |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WDATA     | out |   64|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WSTRB     | out |    8|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WLAST     | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WID       | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_WUSER     | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARVALID   | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARREADY   |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARADDR    | out |   64|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARID      | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARLEN     | out |   32|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARSIZE    | out |    3|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARBURST   | out |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARLOCK    | out |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARCACHE   | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARPROT    | out |    3|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARQOS     | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARREGION  | out |    4|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_ARUSER    | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RVALID    |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RREADY    | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RDATA     |  in |   64|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RLAST     |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RID       |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RUSER     |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_RRESP     |  in |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_BVALID    |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_BREADY    | out |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_BRESP     |  in |    2|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_BID       |  in |    1|    m_axi   |     out_V    |    pointer   |
|m_axi_out_V_BUSER     |  in |    1|    m_axi   |     out_V    |    pointer   |
|out_V3                |  in |   61|   ap_none  |    out_V3    |    scalar    |
|tmp_2                 |  in |   32|   ap_none  |     tmp_2    |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (tmp)
	4  / (!tmp)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 3.40ns
ST_1: tmp_2_read (5)  [1/1] 0.00ns
:0  %tmp_2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tmp_2)

ST_1: out_V3_read (6)  [1/1] 0.00ns
:1  %out_V3_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %out_V3)

ST_1: tmp_5_cast (9)  [1/1] 0.00ns
:4  %tmp_5_cast = zext i32 %tmp_2_read to i62

ST_1: out_V3_cast8 (10)  [1/1] 0.00ns
:5  %out_V3_cast8 = zext i61 %out_V3_read to i62

ST_1: sum1 (11)  [1/1] 3.40ns
:6  %sum1 = add i62 %out_V3_cast8, %tmp_5_cast


 <State 2>: 4.38ns
ST_2: StgValue_16 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: StgValue_17 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_2: sum1_cast (12)  [1/1] 0.00ns
:7  %sum1_cast = zext i62 %sum1 to i64

ST_2: out_V_addr (13)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:8  %out_V_addr = getelementptr i64* %out_V, i64 %sum1_cast

ST_2: out_V_addr_wr_req (14)  [1/1] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:9  %out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_V_addr, i32 16)

ST_2: StgValue_21 (15)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:10  br label %1


 <State 3>: 1.91ns
ST_3: i (17)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ]

ST_3: tmp (18)  [1/1] 1.91ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:1  %tmp = icmp eq i5 %i, -16

ST_3: i_1 (19)  [1/1] 1.72ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:2  %i_1 = add i5 %i, 1

ST_3: StgValue_25 (20)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:3  br i1 %tmp, label %3, label %2


 <State 4>: 1.00ns
ST_4: tmp_V (25)  [1/1] 1.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:155
:3  %tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)


 <State 5>: 4.38ns
ST_5: empty (22)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_5: tmp_4 (23)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)

ST_5: StgValue_29 (24)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:154
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

ST_5: StgValue_30 (26)  [1/1] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:4  call void @_ssdm_op_Write.m_axi.i64P(i64* %out_V_addr, i64 %tmp_V, i8 -1)

ST_5: empty_464 (27)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:157
:5  %empty_464 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_4)

ST_5: StgValue_32 (28)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:6  br label %1


 <State 6>: 4.38ns
ST_6: out_V_addr_wr_resp (30)  [5/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 7>: 4.38ns
ST_7: out_V_addr_wr_resp (30)  [4/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 8>: 4.38ns
ST_8: out_V_addr_wr_resp (30)  [3/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 9>: 4.38ns
ST_9: out_V_addr_wr_resp (30)  [2/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 10>: 4.38ns
ST_10: out_V_addr_wr_resp (30)  [1/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)

ST_10: StgValue_38 (31)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:158
:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_V3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_2_read         (read             ) [ 00000000000]
out_V3_read        (read             ) [ 00000000000]
tmp_5_cast         (zext             ) [ 00000000000]
out_V3_cast8       (zext             ) [ 00000000000]
sum1               (add              ) [ 00100000000]
StgValue_16        (specinterface    ) [ 00000000000]
StgValue_17        (specinterface    ) [ 00000000000]
sum1_cast          (zext             ) [ 00000000000]
out_V_addr         (getelementptr    ) [ 00011111111]
out_V_addr_wr_req  (writereq         ) [ 00000000000]
StgValue_21        (br               ) [ 00111100000]
i                  (phi              ) [ 00010000000]
tmp                (icmp             ) [ 00011100000]
i_1                (add              ) [ 00111100000]
StgValue_25        (br               ) [ 00000000000]
tmp_V              (read             ) [ 00010100000]
empty              (speclooptripcount) [ 00000000000]
tmp_4              (specregionbegin  ) [ 00000000000]
StgValue_29        (specpipeline     ) [ 00000000000]
StgValue_30        (write            ) [ 00000000000]
empty_464          (specregionend    ) [ 00000000000]
StgValue_32        (br               ) [ 00111100000]
out_V_addr_wr_resp (writeresp        ) [ 00000000000]
StgValue_38        (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_2_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="out_V3_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="61" slack="0"/>
<pin id="72" dir="0" index="1" bw="61" slack="0"/>
<pin id="73" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V3_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_writeresp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="64" slack="0"/>
<pin id="89" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="out_V_addr_wr_req/2 StgValue_30/5 out_V_addr_wr_resp/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_V_read_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="64" slack="0"/>
<pin id="86" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_5_cast_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_V3_cast8_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="61" slack="0"/>
<pin id="110" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_V3_cast8/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sum1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="61" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sum1_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="62" slack="1"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum1_cast/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="out_V_addr_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="sum1_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="62" slack="1"/>
<pin id="142" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sum1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="out_V_addr_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="2"/>
<pin id="147" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="150" class="1005" name="tmp_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="159" class="1005" name="tmp_V_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="56" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="92"><net_src comp="62" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="64" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="70" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="132"><net_src comp="97" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="97" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="112" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="148"><net_src comp="121" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="153"><net_src comp="128" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="134" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="162"><net_src comp="83" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: out_V | {2 5 6 7 8 9 10 }
 - Input state : 
	Port: Stream2Mem : in_V_V | {4 }
	Port: Stream2Mem : out_V | {}
	Port: Stream2Mem : out_V3 | {1 }
	Port: Stream2Mem : tmp_2 | {1 }
  - Chain level:
	State 1
		sum1 : 1
	State 2
		out_V_addr : 1
		out_V_addr_wr_req : 2
	State 3
		tmp : 1
		i_1 : 1
		StgValue_25 : 2
	State 4
	State 5
		empty_464 : 1
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |       sum1_fu_112      |    0    |    61   |
|          |       i_1_fu_134       |    0    |    5    |
|----------|------------------------|---------|---------|
|   icmp   |       tmp_fu_128       |    0    |    2    |
|----------|------------------------|---------|---------|
|          |  tmp_2_read_read_fu_64 |    0    |    0    |
|   read   | out_V3_read_read_fu_70 |    0    |    0    |
|          |    tmp_V_read_fu_83    |    0    |    0    |
|----------|------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_76  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    tmp_5_cast_fu_104   |    0    |    0    |
|   zext   |   out_V3_cast8_fu_108  |    0    |    0    |
|          |    sum1_cast_fu_118    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    68   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_154   |    5   |
|     i_reg_93     |    5   |
|out_V_addr_reg_145|   64   |
|   sum1_reg_140   |   62   |
|   tmp_V_reg_159  |   64   |
|    tmp_reg_150   |    1   |
+------------------+--------+
|       Total      |   201  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_76 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_76 |  p1  |   2  |  64  |   128  ||    64   |
| grp_writeresp_fu_76 |  p2  |   2  |  64  |   128  ||    64   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   259  ||  4.713  ||   128   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   68   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   128  |
|  Register |    -   |   201  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   201  |   196  |
+-----------+--------+--------+--------+
