{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556844582593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556844582597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 19:49:42 2019 " "Processing started: Thu May 02 19:49:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556844582597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844582597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterSwitch -c RegisterSwitch " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterSwitch -c RegisterSwitch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844582598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556844583129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556844583129 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegisterSwitch.v " "Can't analyze file -- file RegisterSwitch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556844591013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerswitchoralu.v 1 1 " "Found 1 design units, including 1 entities, in source file registerswitchoralu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSwitchorALU " "Found entity 1: RegisterSwitchorALU" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556844591081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterSwitchorALU " "Elaborating entity \"RegisterSwitchorALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556844591172 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K RegisterSwitchorALU.v(22) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(22): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591173 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K RegisterSwitchorALU.v(24) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(24): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591173 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(25) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(25): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591173 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b RegisterSwitchorALU.v(26) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(26): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591173 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c RegisterSwitchorALU.v(27) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(27): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591173 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d RegisterSwitchorALU.v(28) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(28): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591173 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K RegisterSwitchorALU.v(32) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(32): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591174 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(33) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(33): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591174 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(34) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(34): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591174 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(35) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(35): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591176 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(36) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(36): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591176 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K RegisterSwitchorALU.v(40) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(40): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591176 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(41) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(41): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591176 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(42) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(42): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591176 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b RegisterSwitchorALU.v(42) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(42): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591176 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(43) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(43): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591176 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b RegisterSwitchorALU.v(43) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(43): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591177 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(44) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(44): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591177 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b RegisterSwitchorALU.v(44) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(44): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591177 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K RegisterSwitchorALU.v(48) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(48): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591177 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(49) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(49): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591177 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(50) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(50): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591177 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b RegisterSwitchorALU.v(50) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(50): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591178 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(51) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(51): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c RegisterSwitchorALU.v(51) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(51): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(52) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(52): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d RegisterSwitchorALU.v(52) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(52): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K RegisterSwitchorALU.v(56) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(56): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(57) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(57): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(58) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(58): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b RegisterSwitchorALU.v(58) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(58): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(59) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(59): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c RegisterSwitchorALU.v(59) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(59): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(60) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(60): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d RegisterSwitchorALU.v(60) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(60): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591179 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "K RegisterSwitchorALU.v(64) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(64): variable \"K\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591180 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a RegisterSwitchorALU.v(65) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(65): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591180 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RegisterSwitchorALU.v(65) " "Verilog HDL assignment warning at RegisterSwitchorALU.v(65): truncated value with size 32 to match size of target (5)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556844591181 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b RegisterSwitchorALU.v(66) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(66): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591181 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RegisterSwitchorALU.v(66) " "Verilog HDL assignment warning at RegisterSwitchorALU.v(66): truncated value with size 32 to match size of target (5)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556844591181 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c RegisterSwitchorALU.v(67) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(67): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591181 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RegisterSwitchorALU.v(67) " "Verilog HDL assignment warning at RegisterSwitchorALU.v(67): truncated value with size 32 to match size of target (5)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556844591181 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d RegisterSwitchorALU.v(68) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(68): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556844591181 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RegisterSwitchorALU.v(68) " "Verilog HDL assignment warning at RegisterSwitchorALU.v(68): truncated value with size 32 to match size of target (5)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556844591182 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0 RegisterSwitchorALU.v(13) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(13): inferring latch(es) for variable \"R0\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556844591182 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3 RegisterSwitchorALU.v(13) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(13): inferring latch(es) for variable \"R3\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556844591182 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2 RegisterSwitchorALU.v(13) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(13): inferring latch(es) for variable \"R2\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556844591182 "|RegisterSwitchorALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1 RegisterSwitchorALU.v(13) " "Verilog HDL Always Construct warning at RegisterSwitchorALU.v(13): inferring latch(es) for variable \"R1\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556844591182 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R1\[0\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591183 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R1\[1\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591183 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R1\[2\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591184 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R1\[3\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591184 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R1\[4\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591184 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R2\[0\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591184 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R2\[1\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591184 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R2\[2\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591184 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R2\[3\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591184 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R2\[4\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591184 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R3\[0\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591184 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R3\[1\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591184 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R3\[2\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591184 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R3\[3\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591186 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R3\[4\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591186 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R0\[0\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591186 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R0\[1\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591186 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R0\[2\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591186 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R0\[3\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591186 "|RegisterSwitchorALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] RegisterSwitchorALU.v(13) " "Inferred latch for \"R0\[4\]\" at RegisterSwitchorALU.v(13)" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591186 "|RegisterSwitchorALU"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "RegisterSwitchorALU.v" "Mult1" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556844591607 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "RegisterSwitchorALU.v" "Mult2" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556844591607 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "RegisterSwitchorALU.v" "Mult3" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556844591607 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "RegisterSwitchorALU.v" "Mult0" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556844591607 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556844591607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556844591680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591680 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556844591680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/db/mult_u9t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556844591769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844591769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556844591858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556844591859 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556844591859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[0\]\$latch " "Latch R0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592126 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[1\]\$latch " "Latch R0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592126 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[2\]\$latch " "Latch R0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592126 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[3\]\$latch " "Latch R0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592127 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R0\[4\]\$latch " "Latch R0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[2\] " "Ports D and ENA on the latch are fed by the same signal OP\[2\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592127 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[0\]\$latch " "Latch R1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592128 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[1\]\$latch " "Latch R1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592128 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[2\]\$latch " "Latch R1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592128 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[3\]\$latch " "Latch R1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592128 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R1\[4\]\$latch " "Latch R1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592128 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[0\]\$latch " "Latch R2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592128 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[1\]\$latch " "Latch R2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592128 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[2\]\$latch " "Latch R2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592128 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[3\]\$latch " "Latch R2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592128 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R2\[4\]\$latch " "Latch R2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592128 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[0\]\$latch " "Latch R3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592130 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[1\]\$latch " "Latch R3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592130 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[2\]\$latch " "Latch R3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592131 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[3\]\$latch " "Latch R3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592131 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R3\[4\]\$latch " "Latch R3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[1\] " "Ports D and ENA on the latch are fed by the same signal OP\[1\]" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556844592131 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556844592131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556844592233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556844593131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556844593131 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Perform " "No output dependent on input pin \"Perform\"" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556844593412 "|RegisterSwitchorALU|Perform"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556844593412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556844593412 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556844593412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556844593412 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1556844593412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556844593412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556844593504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 19:49:53 2019 " "Processing ended: Thu May 02 19:49:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556844593504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556844593504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556844593504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556844593504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556844595241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556844595246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 19:49:54 2019 " "Processing started: Thu May 02 19:49:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556844595246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556844595246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RegisterSwitch -c RegisterSwitch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RegisterSwitch -c RegisterSwitch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556844595246 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556844595359 ""}
{ "Info" "0" "" "Project  = RegisterSwitch" {  } {  } 0 0 "Project  = RegisterSwitch" 0 0 "Fitter" 0 0 1556844595360 ""}
{ "Info" "0" "" "Revision = RegisterSwitch" {  } {  } 0 0 "Revision = RegisterSwitch" 0 0 "Fitter" 0 0 1556844595360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556844595537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556844595542 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RegisterSwitch EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RegisterSwitch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556844595643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556844595693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556844595693 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556844595994 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556844596244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556844596244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556844596244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556844596244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556844596244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556844596244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556844596244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556844596244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556844596244 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556844596244 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/281/Digital-Calculator/RegisterSwitch_ALU/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556844596247 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/281/Digital-Calculator/RegisterSwitch_ALU/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556844596247 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/281/Digital-Calculator/RegisterSwitch_ALU/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556844596247 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/281/Digital-Calculator/RegisterSwitch_ALU/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556844596247 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/281/Digital-Calculator/RegisterSwitch_ALU/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556844596247 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556844596247 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556844596250 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 46 " "No exact pin location assignment(s) for 20 pins of 46 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1556844596899 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1556844597129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegisterSwitch.sdc " "Synopsys Design Constraints File file not found: 'RegisterSwitch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556844597129 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556844597132 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556844597133 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1556844597133 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556844597134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux30~1  " "Automatically promoted node Mux30~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556844597145 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "U:/281/Digital-Calculator/RegisterSwitch_ALU/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556844597145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux33~0  " "Automatically promoted node Mux33~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556844597145 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "U:/281/Digital-Calculator/RegisterSwitch_ALU/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556844597145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux34~1  " "Automatically promoted node Mux34~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556844597145 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "U:/281/Digital-Calculator/RegisterSwitch_ALU/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556844597145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux40~0  " "Automatically promoted node Mux40~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556844597145 ""}  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "U:/281/Digital-Calculator/RegisterSwitch_ALU/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556844597145 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556844597452 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556844597452 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556844597452 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556844597453 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556844597453 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556844597453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556844597453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556844597453 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556844597453 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 20 0 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 20 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1556844597463 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1556844597463 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1556844597463 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556844597464 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556844597464 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556844597464 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556844597464 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 6 59 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556844597464 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556844597464 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 20 52 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556844597464 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556844597464 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1556844597464 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1556844597464 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clock " "Node \"Clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556844597510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Reset " "Node \"Reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556844597510 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1556844597510 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556844597511 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1556844597538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556844599697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556844599790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556844599822 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556844602919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556844602919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556844603218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "U:/281/Digital-Calculator/RegisterSwitch_ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556844605739 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556844605739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556844606410 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1556844606410 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556844606410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556844606413 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556844606601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556844606612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556844606837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556844606837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556844607056 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556844607549 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556844607821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/281/Digital-Calculator/RegisterSwitch_ALU/output_files/RegisterSwitch.fit.smsg " "Generated suppressed messages file U:/281/Digital-Calculator/RegisterSwitch_ALU/output_files/RegisterSwitch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556844607931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1640 " "Peak virtual memory: 1640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556844608803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 19:50:08 2019 " "Processing ended: Thu May 02 19:50:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556844608803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556844608803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556844608803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556844608803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556844611246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556844611250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 19:50:11 2019 " "Processing started: Thu May 02 19:50:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556844611250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556844611250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RegisterSwitch -c RegisterSwitch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RegisterSwitch -c RegisterSwitch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556844611250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556844611629 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556844613819 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556844613919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556844614755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 19:50:14 2019 " "Processing ended: Thu May 02 19:50:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556844614755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556844614755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556844614755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556844614755 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556844615566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556844616254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556844616257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 19:50:15 2019 " "Processing started: Thu May 02 19:50:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556844616257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556844616257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RegisterSwitch -c RegisterSwitch " "Command: quartus_sta RegisterSwitch -c RegisterSwitch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556844616257 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1556844616369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556844616716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556844616716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844616768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844616768 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1556844617151 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegisterSwitch.sdc " "Synopsys Design Constraints File file not found: 'RegisterSwitch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1556844617265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844617265 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name K\[0\] K\[0\] " "create_clock -period 1.000 -name K\[0\] K\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556844617265 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556844617265 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1556844617267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556844617267 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556844617268 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556844617352 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556844617402 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556844617402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.720 " "Worst-case setup slack is -4.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844617423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844617423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.720             -20.932 K\[0\]  " "   -4.720             -20.932 K\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844617423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844617423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.889 " "Worst-case hold slack is 0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844617447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844617447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 K\[0\]  " "    0.889               0.000 K\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844617447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844617447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556844617471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556844617494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844617516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844617516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 K\[0\]  " "   -3.000              -3.000 K\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844617516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844617516 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556844617605 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556844617621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556844617864 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556844617957 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556844617981 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556844617981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.322 " "Worst-case setup slack is -4.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.322             -19.282 K\[0\]  " "   -4.322             -19.282 K\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844618003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.759 " "Worst-case hold slack is 0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 K\[0\]  " "    0.759               0.000 K\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844618024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556844618047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556844618069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 K\[0\]  " "   -3.000              -3.000 K\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844618091 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556844618169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556844618295 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556844618296 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556844618296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.330 " "Worst-case setup slack is -2.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.330             -10.349 K\[0\]  " "   -2.330             -10.349 K\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844618320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 K\[0\]  " "    0.133               0.000 K\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844618342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556844618365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556844618388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.380 K\[0\]  " "   -3.000              -4.380 K\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556844618410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556844618410 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556844619077 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556844619078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556844619297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 19:50:19 2019 " "Processing ended: Thu May 02 19:50:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556844619297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556844619297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556844619297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556844619297 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus Prime Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556844620555 ""}
