// Seed: 200022110
module module_0;
  wire [1 'b0 : -1] id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  always @(posedge id_5 or posedge id_3) begin : LABEL_0
    if (1) id_4[1 : id_5] = id_1;
  end
endmodule
module module_2 #(
    parameter id_2 = 32'd74
) (
    input wor id_0,
    output tri id_1,
    input tri _id_2,
    output wire id_3,
    output wand id_4,
    output supply0 id_5,
    input wor id_6,
    output wor id_7,
    output wor id_8,
    output wor id_9,
    input tri id_10
);
  wire [{  -1 'b0 {  id_2  }  } : id_2  &&  id_2] id_12;
  module_0 modCall_1 ();
endmodule
