

================================================================
== Vitis HLS Report for 'store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2'
================================================================
* Date:           Sun Feb 22 21:56:55 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.455 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1_VITIS_LOOP_69_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     455|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       0|      17|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|      54|    -|
|Register         |        -|    -|     185|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     185|     526|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U135  |sparsemux_9_2_32_1_1  |        0|   0|  0|  17|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  17|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln68_1_fu_186_p2     |         +|   0|  0|  69|          62|           1|
    |add_ln68_fu_212_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln69_fu_276_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln71_1_fu_246_p2     |         +|   0|  0|  38|          31|          31|
    |add_ln71_fu_270_p2       |         +|   0|  0|  22|          15|          15|
    |cmp4123_fu_157_p2        |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln68_fu_181_p2      |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln69_1_fu_302_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln69_fu_204_p2      |      icmp|   0|  0|  39|          32|          32|
    |select_ln68_1_fu_226_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln68_fu_218_p3    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 455|         331|         240|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |c_fu_74                  |   9|          2|   31|         62|
    |indvar_flatten_fu_82     |   9|          2|   62|        124|
    |r_fu_78                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  127|        254|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln69_reg_381                  |  31|   0|   31|          0|
    |add_ln71_reg_376                  |  15|   0|   15|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |c_fu_74                           |  31|   0|   31|          0|
    |cmp4123_reg_363                   |   1|   0|    1|          0|
    |icmp_ln68_reg_367                 |   1|   0|    1|          0|
    |icmp_ln69_1_reg_406               |   1|   0|    1|          0|
    |indvar_flatten_fu_82              |  62|   0|   62|          0|
    |r_fu_78                           |  31|   0|   31|          0|
    |trunc_ln69_reg_371                |   2|   0|    2|          0|
    |trunc_ln69_reg_371_pp0_iter3_reg  |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 185|   0|  185|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|cols            |   in|   32|     ap_none|                                                           cols|        scalar|
|bound           |   in|   62|     ap_none|                                                          bound|        scalar|
|A_dram          |  out|   32|      ap_vld|                                                         A_dram|       pointer|
|A_dram_ap_vld   |  out|    1|      ap_vld|                                                         A_dram|       pointer|
|M_e_0_address0  |  out|   15|   ap_memory|                                                          M_e_0|         array|
|M_e_0_ce0       |  out|    1|   ap_memory|                                                          M_e_0|         array|
|M_e_0_q0        |   in|   32|   ap_memory|                                                          M_e_0|         array|
|M_e_1_address0  |  out|   15|   ap_memory|                                                          M_e_1|         array|
|M_e_1_ce0       |  out|    1|   ap_memory|                                                          M_e_1|         array|
|M_e_1_q0        |   in|   32|   ap_memory|                                                          M_e_1|         array|
|M_e_2_address0  |  out|   15|   ap_memory|                                                          M_e_2|         array|
|M_e_2_ce0       |  out|    1|   ap_memory|                                                          M_e_2|         array|
|M_e_2_q0        |   in|   32|   ap_memory|                                                          M_e_2|         array|
|M_e_3_address0  |  out|   15|   ap_memory|                                                          M_e_3|         array|
|M_e_3_ce0       |  out|    1|   ap_memory|                                                          M_e_3|         array|
|M_e_3_q0        |   in|   32|   ap_memory|                                                          M_e_3|         array|
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+

