# ECE 298A Work Schedule

| Week                  | Tasks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Status                                                                                                   |
| --------------------- | ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | -------------------------------------------------------------------------------------------------------- |
| Week 3 (Sept 15-19)   | - Initialize GitHub Repo<br />- Test Build Sample Repo + GitHub Actions<br />- Complete ECE 298A Task 1<br />- 298A Project Preliminary Research                                                                                                                                                                                                                                                                                                                                            | - [X]<br />- [X]<br />- [X]<br />- [X]                                                                  |
| Week 4 (Sept 22-26)*  | - Block Diagram<br />- Table List of TT I/O Assignment<br />- Work Schedule of Project                                                                                                                                                                                                                                                                                                                                                                                                      | - [X]<br />- [X]<br />- [X]                                                                              |
| Week 5 (Sept 29-3)    | - Create necessary project Verilog files and file structure<br />- Assign and initiate I/O wires and paths according to I/O table (registers)<br />- Begin Implementation of Verilog Code<br />   - Square Wave Generator (counter + output generator) x3<br />- Linting with Verilator (quick code check)                                                                                                                                                                                | - [ ]<br />- [ ]<br />- [ ]<br />- [ ]<br />- [ ]                                                        |
| Week 6 (Oct 6-10)     | - Finish Verilog Sub-Blocks Implementation<br />    - PDM Generator<br />    - Adder<br />- Test Verilog and Timings via CocoTB (simulation)<br />    - Update `/test/Makefile`<br />    - Update `/test/tb.v`<br />    - Update `/test/test.py` with new functional coverage (basic cases)<br />    - Update GitHub Actions (CI/CD) in case they break<br />    - Check waveform outputs with GTKWave (square wave generator)<br />    - Make fixes and improvements | - [ ]<br />- [ ]<br />- [ ]<br />- [ ]<br />- [ ]<br />- [ ]<br />- [ ]<br />- [ ]<br />- [ ]<br />- [ ] |
| Week 7 (Reading Week) | ***READING WEEK***                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                          |
| Week 8 (Hell Week)*   | - Test Verilog Sub-Blocks for Evaluation<br />- Stress tests on Sub-Blocks (edge cases, overflow, reset conditions)                                                                                                                                                                                                                                                                                                                                                                         | - [ ]<br />- [ ]                                                                                         |
| Week 9 (Oct 27-31)    | - Run synthesis with TinyTapeout / OpenLane flow<br />- Debug and review synthesis errors<br />- Compare RTL simulation vs synthesized netlist (sanity check)<br />- Make fixes in Verilog code (if needed)                                                                                                                                                                                                                                                                                 | - [ ]<br />- [ ]<br />- [ ]<br />- [ ]                                                                   |
| Week 10 (Nov 3-7)     | - Perform gate-level simulation (GLS) with synthesized netlist<br />- Add/expand test cases to ensure functional correctness after synthesis<br />- Verify timing constraints (setup/hold) in reports<br />- Run regression tests on both RTL and gate-level designs<br />- Document synthesis + verification results in `/docs`<br />- Update Makefile/CI to include GLS run (?))                                                                                                        | - [ ]<br />- [ ]<br />- [ ]<br />- [ ]<br />- [ ]<br />- [ ]                                             |
| Week 11 (Nov 10-14)*  | - Prepare for System Integration Evaluation<br />    - Integrate Sub-Blocks into top-level RTL and rerun regression tests                                                                                                                                                                                                                                                                                                                                                                 | - [ ]<br />- [ ]                                                                                         |
| Week 12 (Nov 17-21)   | - Perform sanity test and verification of design<br />    - RTL vs GLS vs simulation outputs                                                                                                                                                                                                                                                                                                                                                                                              | - [ ]<br />- [ ]                                                                                         |
| Week 13 (Nov 24-28)   | - Update all documentation on GitHub (`/docs` folder)<br />    - `README`<br />    - `info.md`                                                                                                                                                                                                                                                                                                                                                                                    | - [ ]<br />- [ ]<br />- [ ]                                                                              |
| Week 14 (Dec 1-5)**   | - Final preparations for Final Submission (50%)                                                                                                                                                                                                                                                                                                                                                                                                                                             | - [ ]                                                                                                    |
