{
  "design": {
    "design_info": {
      "boundary_crc": "0xA816C8A679F9A44A",
      "device": "xc7a200tsbg484-1",
      "name": "ublaze_sopc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "mandelbrot_regbank": "",
      "axi_gpio": "",
      "axi_intc": "",
      "axi_interconnect": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "axi_timer": "",
      "ublaze_bram": "",
      "ublaze_pll": "",
      "dlmb_bram_ctrl": "",
      "ilmb_bram_ctrl": "",
      "ilmb": "",
      "dlmb": "",
      "mdm": "",
      "ublaze_core": "",
      "ublaze_sys_reset": "",
      "interrupt_xlconcat": ""
    },
    "interface_ports": {
      "GpioxDO": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "ResetxRNI": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "SysClkxCI": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ublaze_sopc_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "UserClkxCO": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/ublaze_pll_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "PllLockedxSO": {
        "direction": "O"
      },
      "WrDataxDO": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "WrAddrxDO": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "WrValidxSO": {
        "direction": "O"
      },
      "RdDataxDI": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "RdAddrxDO": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "RdValidxSO": {
        "direction": "O"
      },
      "InterruptxSI": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "mandelbrot_regbank": {
        "vlnv": "hepia.hesge.ch:user:axi4lite_sl_if:1.2",
        "xci_name": "ublaze_sopc_axi4lite_sl_if_0_0"
      },
      "axi_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ublaze_sopc_axi_gpio_0_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          }
        }
      },
      "axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "ublaze_sopc_axi_intc_0_0"
      },
      "axi_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "ublaze_sopc_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "ublaze_sopc_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "axi_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_timer": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "ublaze_sopc_axi_timer_0_0"
      },
      "ublaze_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ublaze_sopc_blk_mem_gen_0_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "ublaze_pll": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ublaze_sopc_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "151.636"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLK_OUT1_PORT": {
            "value": "UserClkxCO"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "dlmb_bram_ctrl": {
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "xci_name": "ublaze_sopc_lmb_bram_if_cntlr_0_0",
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x00000000 32 > ublaze_sopc ublaze_bram",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "ilmb_bram_ctrl": {
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "xci_name": "ublaze_sopc_lmb_bram_if_cntlr_0_1"
      },
      "ilmb": {
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "xci_name": "ublaze_sopc_lmb_v10_0_0",
        "interface_ports": {
          "LMB_M": {
            "mode": "MirroredMaster",
            "bridges": [
              "LMB_Sl_0"
            ]
          }
        }
      },
      "dlmb": {
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "xci_name": "ublaze_sopc_lmb_v10_0_1",
        "interface_ports": {
          "LMB_M": {
            "mode": "MirroredMaster",
            "bridges": [
              "LMB_Sl_0"
            ]
          }
        }
      },
      "mdm": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "ublaze_sopc_mdm_0_0",
        "parameters": {
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "ublaze_core": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "ublaze_sopc_microblaze_0_0",
        "parameters": {
          "C_D_AXI": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "DLMB": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > ublaze_sopc dlmb_bram_ctrl",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "ublaze_sys_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ublaze_sopc_proc_sys_reset_0_0"
      },
      "interrupt_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ublaze_sopc_xlconcat_0_0"
      }
    },
    "interface_nets": {
      "axi_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_interconnect/M03_AXI",
          "axi_intc/s_axi"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect/S00_AXI",
          "ublaze_core/M_AXI_DP"
        ]
      },
      "microblaze_0_ILMB": {
        "interface_ports": [
          "ublaze_core/ILMB",
          "ilmb/LMB_M"
        ]
      },
      "mdm_MBDEBUG_0": {
        "interface_ports": [
          "mdm/MBDEBUG_0",
          "ublaze_core/DEBUG"
        ]
      },
      "axi_interconnect_M00_AXI": {
        "interface_ports": [
          "mdm/S_AXI",
          "axi_interconnect/M00_AXI"
        ]
      },
      "microblaze_0_DLMB": {
        "interface_ports": [
          "ublaze_core/DLMB",
          "dlmb/LMB_M"
        ]
      },
      "dlmb_bram_ctrl_BRAM_PORT": {
        "interface_ports": [
          "dlmb_bram_ctrl/BRAM_PORT",
          "ublaze_bram/BRAM_PORTB"
        ]
      },
      "ilmb_bram_ctrl_BRAM_PORT": {
        "interface_ports": [
          "ilmb_bram_ctrl/BRAM_PORT",
          "ublaze_bram/BRAM_PORTA"
        ]
      },
      "Conn1": {
        "interface_ports": [
          "ilmb/LMB_Sl_0",
          "ilmb_bram_ctrl/SLMB"
        ]
      },
      "Conn": {
        "interface_ports": [
          "dlmb/LMB_Sl_0",
          "dlmb_bram_ctrl/SLMB"
        ]
      },
      "axi_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_timer/S_AXI",
          "axi_interconnect/M02_AXI"
        ]
      },
      "axi_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_gpio/S_AXI",
          "axi_interconnect/M01_AXI"
        ]
      },
      "axi_intc_interrupt": {
        "interface_ports": [
          "axi_intc/interrupt",
          "ublaze_core/INTERRUPT"
        ]
      },
      "axi_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_interconnect/M04_AXI",
          "mandelbrot_regbank/AxiLitexDIO"
        ]
      },
      "axi_gpio_GPIO": {
        "interface_ports": [
          "GpioxDO",
          "axi_gpio/GPIO"
        ]
      }
    },
    "nets": {
      "resetn_0_1": {
        "ports": [
          "ResetxRNI",
          "ublaze_pll/resetn",
          "ublaze_sys_reset/ext_reset_in"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "SysClkxCI",
          "ublaze_pll/clk_in1"
        ]
      },
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "ublaze_sys_reset/mb_reset",
          "ublaze_core/Reset"
        ]
      },
      "clk_wiz_0_UserClkxCO": {
        "ports": [
          "ublaze_pll/UserClkxCO",
          "UserClkxCO",
          "mandelbrot_regbank/SAxiClkxCI",
          "axi_gpio/s_axi_aclk",
          "axi_intc/s_axi_aclk",
          "axi_interconnect/ACLK",
          "axi_interconnect/S00_ACLK",
          "axi_interconnect/M00_ACLK",
          "axi_interconnect/M01_ACLK",
          "axi_interconnect/M02_ACLK",
          "axi_interconnect/M03_ACLK",
          "axi_interconnect/M04_ACLK",
          "axi_timer/s_axi_aclk",
          "dlmb_bram_ctrl/LMB_Clk",
          "ilmb_bram_ctrl/LMB_Clk",
          "ilmb/LMB_Clk",
          "dlmb/LMB_Clk",
          "mdm/S_AXI_ACLK",
          "ublaze_core/Clk",
          "ublaze_sys_reset/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "ublaze_pll/locked",
          "PllLockedxSO",
          "ublaze_sys_reset/dcm_locked"
        ]
      },
      "proc_sys_reset_0_bus_struct_reset": {
        "ports": [
          "ublaze_sys_reset/bus_struct_reset",
          "dlmb_bram_ctrl/LMB_Rst",
          "ilmb_bram_ctrl/LMB_Rst",
          "ilmb/SYS_Rst",
          "dlmb/SYS_Rst"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "ublaze_sys_reset/interconnect_aresetn",
          "axi_interconnect/ARESETN"
        ]
      },
      "S00_ARESETN_1": {
        "ports": [
          "ublaze_sys_reset/peripheral_aresetn",
          "mandelbrot_regbank/SAxiResetxRANI",
          "axi_gpio/s_axi_aresetn",
          "axi_intc/s_axi_aresetn",
          "axi_interconnect/S00_ARESETN",
          "axi_interconnect/M00_ARESETN",
          "axi_interconnect/M01_ARESETN",
          "axi_interconnect/M02_ARESETN",
          "axi_interconnect/M03_ARESETN",
          "axi_interconnect/M04_ARESETN",
          "axi_timer/s_axi_aresetn",
          "mdm/S_AXI_ARESETN"
        ]
      },
      "interrupt_xlconcat_dout": {
        "ports": [
          "interrupt_xlconcat/dout",
          "axi_intc/intr"
        ]
      },
      "axi_timer_interrupt": {
        "ports": [
          "axi_timer/interrupt",
          "interrupt_xlconcat/In0"
        ]
      },
      "axi4lite_sl_if_0_InterruptxSO": {
        "ports": [
          "mandelbrot_regbank/InterruptxSO",
          "interrupt_xlconcat/In1"
        ]
      },
      "axi4lite_sl_if_0_WrDataxDO": {
        "ports": [
          "mandelbrot_regbank/WrDataxDO",
          "WrDataxDO"
        ]
      },
      "axi4lite_sl_if_0_WrAddrxDO": {
        "ports": [
          "mandelbrot_regbank/WrAddrxDO",
          "WrAddrxDO"
        ]
      },
      "axi4lite_sl_if_0_WrValidxSO": {
        "ports": [
          "mandelbrot_regbank/WrValidxSO",
          "WrValidxSO"
        ]
      },
      "RdDataxDI_0_1": {
        "ports": [
          "RdDataxDI",
          "mandelbrot_regbank/RdDataxDI"
        ]
      },
      "axi4lite_sl_if_0_RdAddrxDO": {
        "ports": [
          "mandelbrot_regbank/RdAddrxDO",
          "RdAddrxDO"
        ]
      },
      "axi4lite_sl_if_0_RdValidxSO": {
        "ports": [
          "mandelbrot_regbank/RdValidxSO",
          "RdValidxSO"
        ]
      },
      "InterruptxSI_0_1": {
        "ports": [
          "InterruptxSI",
          "mandelbrot_regbank/InterruptxSI"
        ]
      }
    },
    "addressing": {
      "/ublaze_core": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_Reg": {
                "address_block": "/axi_gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_intc_Reg": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_timer_Reg": {
                "address_block": "/axi_timer/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_ctrl_Mem": {
                "address_block": "/dlmb_bram_ctrl/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              },
              "SEG_mandelbrot_regbank_Reg": {
                "address_block": "/mandelbrot_regbank/AxiLitexDIO/Reg",
                "offset": "0x44A00000",
                "range": "4K"
              },
              "SEG_mdm_Reg": {
                "address_block": "/mdm/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_ctrl_Mem": {
                "address_block": "/ilmb_bram_ctrl/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              }
            }
          }
        }
      }
    }
  }
}