{"position": "Microprocessor Design Engineer", "company": "Intel Corporation", "profiles": ["Experience Microprocessor Design Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Principal Member Technical Staff Advanced Micro Devices April 2004  \u2013  October 2010  (6 years 7 months) Load Store design architect Member Technical Staff Intrinsity, Inc. 1997  \u2013  2004  (7 years) Microprocessor Design Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Microprocessor Design Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Principal Member Technical Staff Advanced Micro Devices April 2004  \u2013  October 2010  (6 years 7 months) Load Store design architect Principal Member Technical Staff Advanced Micro Devices April 2004  \u2013  October 2010  (6 years 7 months) Load Store design architect Member Technical Staff Intrinsity, Inc. 1997  \u2013  2004  (7 years) Member Technical Staff Intrinsity, Inc. 1997  \u2013  2004  (7 years) Skills Debugging SoC Microprocessors Processors ASIC Verilog Computer Architecture RTL design Functional Verification EDA SystemVerilog Logic Design VLSI IC Skills  Debugging SoC Microprocessors Processors ASIC Verilog Computer Architecture RTL design Functional Verification EDA SystemVerilog Logic Design VLSI IC Debugging SoC Microprocessors Processors ASIC Verilog Computer Architecture RTL design Functional Verification EDA SystemVerilog Logic Design VLSI IC Debugging SoC Microprocessors Processors ASIC Verilog Computer Architecture RTL design Functional Verification EDA SystemVerilog Logic Design VLSI IC Education Rochester Institute of Technology BSuE,  Micro Electronics 1983  \u2013 1988 Activities and Societies:\u00a0 Bowling ,  Soccer Rochester Institute of Technology BSuE,  Micro Electronics 1983  \u2013 1988 Activities and Societies:\u00a0 Bowling ,  Soccer Rochester Institute of Technology BSuE,  Micro Electronics 1983  \u2013 1988 Activities and Societies:\u00a0 Bowling ,  Soccer Rochester Institute of Technology BSuE,  Micro Electronics 1983  \u2013 1988 Activities and Societies:\u00a0 Bowling ,  Soccer ", "Experience Associate Wilson Sonsini Goodrich and Rosati September 2011  \u2013 Present (4 years) Summer Associate Wilson Sonsini June 2010  \u2013  August 2010  (3 months) Worked in the Technology Transactions, IP Litigation, and Patent groups in my first month. Drafted patent claims and applications. Performed prior art searches for IP audits. Researched various legal issues for on-going patent litigation. Drafted and modified Non-disclosure Agreements. Updated the firm's client alert regarding open source software licensing. Microprocessor Design Engineer Intel Corporation June 2001  \u2013  August 2008  (7 years 3 months) Performed pre-silicon design and validation of desktop and mobile microprocessor design projects. Wrote and coordinated both random and targeted tests to stress the system under debug. Wrote and maintained infrastructure items like the software simulation model of the system, design checker tools and random test generators. Involved in designing and testing the Silverthorne microprocessor chip for potentially market-changing \"mobile internet devices\". Mentored junior members of my team. Promoted twice in my first six years. Associate Wilson Sonsini Goodrich and Rosati September 2011  \u2013 Present (4 years) Associate Wilson Sonsini Goodrich and Rosati September 2011  \u2013 Present (4 years) Summer Associate Wilson Sonsini June 2010  \u2013  August 2010  (3 months) Worked in the Technology Transactions, IP Litigation, and Patent groups in my first month. Drafted patent claims and applications. Performed prior art searches for IP audits. Researched various legal issues for on-going patent litigation. Drafted and modified Non-disclosure Agreements. Updated the firm's client alert regarding open source software licensing. Summer Associate Wilson Sonsini June 2010  \u2013  August 2010  (3 months) Worked in the Technology Transactions, IP Litigation, and Patent groups in my first month. Drafted patent claims and applications. Performed prior art searches for IP audits. Researched various legal issues for on-going patent litigation. Drafted and modified Non-disclosure Agreements. Updated the firm's client alert regarding open source software licensing. Microprocessor Design Engineer Intel Corporation June 2001  \u2013  August 2008  (7 years 3 months) Performed pre-silicon design and validation of desktop and mobile microprocessor design projects. Wrote and coordinated both random and targeted tests to stress the system under debug. Wrote and maintained infrastructure items like the software simulation model of the system, design checker tools and random test generators. Involved in designing and testing the Silverthorne microprocessor chip for potentially market-changing \"mobile internet devices\". Mentored junior members of my team. Promoted twice in my first six years. Microprocessor Design Engineer Intel Corporation June 2001  \u2013  August 2008  (7 years 3 months) Performed pre-silicon design and validation of desktop and mobile microprocessor design projects. Wrote and coordinated both random and targeted tests to stress the system under debug. Wrote and maintained infrastructure items like the software simulation model of the system, design checker tools and random test generators. Involved in designing and testing the Silverthorne microprocessor chip for potentially market-changing \"mobile internet devices\". Mentored junior members of my team. Promoted twice in my first six years. Skills Intellectual Property Licensing Patents Software Licensing Copyright Law Data Privacy Legal Advice Skills  Intellectual Property Licensing Patents Software Licensing Copyright Law Data Privacy Legal Advice Intellectual Property Licensing Patents Software Licensing Copyright Law Data Privacy Legal Advice Intellectual Property Licensing Patents Software Licensing Copyright Law Data Privacy Legal Advice Education New York University School of Law J.D,  Law 2008  \u2013 2011 Activities:\tStaff Editor, NYU Journal of Law and Business \nTreasurer, Intellectual Property and Entertainment Law Society (2009-2010)\t \nMember, NYU Mediation Organization (Fall 2008) Purdue University M.S,  Electrical Engineering 1999  \u2013 2001 GIK Institute of Engineering Sciences and Technology BS,  Electrical Engineering 1995  \u2013 1998 New York University School of Law J.D,  Law 2008  \u2013 2011 Activities:\tStaff Editor, NYU Journal of Law and Business \nTreasurer, Intellectual Property and Entertainment Law Society (2009-2010)\t \nMember, NYU Mediation Organization (Fall 2008) New York University School of Law J.D,  Law 2008  \u2013 2011 Activities:\tStaff Editor, NYU Journal of Law and Business \nTreasurer, Intellectual Property and Entertainment Law Society (2009-2010)\t \nMember, NYU Mediation Organization (Fall 2008) New York University School of Law J.D,  Law 2008  \u2013 2011 Activities:\tStaff Editor, NYU Journal of Law and Business \nTreasurer, Intellectual Property and Entertainment Law Society (2009-2010)\t \nMember, NYU Mediation Organization (Fall 2008) Purdue University M.S,  Electrical Engineering 1999  \u2013 2001 Purdue University M.S,  Electrical Engineering 1999  \u2013 2001 Purdue University M.S,  Electrical Engineering 1999  \u2013 2001 GIK Institute of Engineering Sciences and Technology BS,  Electrical Engineering 1995  \u2013 1998 GIK Institute of Engineering Sciences and Technology BS,  Electrical Engineering 1995  \u2013 1998 GIK Institute of Engineering Sciences and Technology BS,  Electrical Engineering 1995  \u2013 1998 ", "Summary Specialties:* System Verilog coding skills \n* Synopsys DC and ICC \n* Static timing tools, power measurements, electronic rule checking, formal verification Summary Specialties:* System Verilog coding skills \n* Synopsys DC and ICC \n* Static timing tools, power measurements, electronic rule checking, formal verification Specialties:* System Verilog coding skills \n* Synopsys DC and ICC \n* Static timing tools, power measurements, electronic rule checking, formal verification Specialties:* System Verilog coding skills \n* Synopsys DC and ICC \n* Static timing tools, power measurements, electronic rule checking, formal verification Experience Logic Design Engineer Intel November 2007  \u2013 Present (7 years 10 months) Logic design/ coding RTL of high speed blocks in System Verilog Microprocessor Design Engineer Intel Corporation March 2005  \u2013  December 2007  (2 years 10 months) Logic Design Engineer Intel November 2007  \u2013 Present (7 years 10 months) Logic design/ coding RTL of high speed blocks in System Verilog Logic Design Engineer Intel November 2007  \u2013 Present (7 years 10 months) Logic design/ coding RTL of high speed blocks in System Verilog Microprocessor Design Engineer Intel Corporation March 2005  \u2013  December 2007  (2 years 10 months) Microprocessor Design Engineer Intel Corporation March 2005  \u2013  December 2007  (2 years 10 months) Skills Logic Design Static Timing Analysis Timing Closure SystemVerilog Electronics Semiconductors Formal Verification Synopsys tools Skills  Logic Design Static Timing Analysis Timing Closure SystemVerilog Electronics Semiconductors Formal Verification Synopsys tools Logic Design Static Timing Analysis Timing Closure SystemVerilog Electronics Semiconductors Formal Verification Synopsys tools Logic Design Static Timing Analysis Timing Closure SystemVerilog Electronics Semiconductors Formal Verification Synopsys tools Education Wright State University M.S,  Electrical Engineering September 2002  \u2013 August 2004 Activities and Societies:\u00a0 IEEE (Institute of Electrical and Electronics Engineers) Bangalore University B.E,  Electronics & Instrumentation October 1997  \u2013 November 2001 Wright State University M.S,  Electrical Engineering September 2002  \u2013 August 2004 Activities and Societies:\u00a0 IEEE (Institute of Electrical and Electronics Engineers) Wright State University M.S,  Electrical Engineering September 2002  \u2013 August 2004 Activities and Societies:\u00a0 IEEE (Institute of Electrical and Electronics Engineers) Wright State University M.S,  Electrical Engineering September 2002  \u2013 August 2004 Activities and Societies:\u00a0 IEEE (Institute of Electrical and Electronics Engineers) Bangalore University B.E,  Electronics & Instrumentation October 1997  \u2013 November 2001 Bangalore University B.E,  Electronics & Instrumentation October 1997  \u2013 November 2001 Bangalore University B.E,  Electronics & Instrumentation October 1997  \u2013 November 2001 ", "Experience Microprocessor design engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Portland, Oregon Area Grader for computer systems architecture EE-557 University of Southern California August 2010  \u2013  December 2010  (5 months) Microprocessor design engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Portland, Oregon Area Microprocessor design engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Portland, Oregon Area Grader for computer systems architecture EE-557 University of Southern California August 2010  \u2013  December 2010  (5 months) Grader for computer systems architecture EE-557 University of Southern California August 2010  \u2013  December 2010  (5 months) Skills VLSI Computer Architecture Microprocessors NCSim ModelSim Spectre RTL design Cadence Virtuoso Verilog Synopsys tools Integrated Circuit... Cadence RTL coding Primetime ASIC Logic Design Static Timing Analysis RTL Design See 3+ \u00a0 \u00a0 See less Skills  VLSI Computer Architecture Microprocessors NCSim ModelSim Spectre RTL design Cadence Virtuoso Verilog Synopsys tools Integrated Circuit... Cadence RTL coding Primetime ASIC Logic Design Static Timing Analysis RTL Design See 3+ \u00a0 \u00a0 See less VLSI Computer Architecture Microprocessors NCSim ModelSim Spectre RTL design Cadence Virtuoso Verilog Synopsys tools Integrated Circuit... Cadence RTL coding Primetime ASIC Logic Design Static Timing Analysis RTL Design See 3+ \u00a0 \u00a0 See less VLSI Computer Architecture Microprocessors NCSim ModelSim Spectre RTL design Cadence Virtuoso Verilog Synopsys tools Integrated Circuit... Cadence RTL coding Primetime ASIC Logic Design Static Timing Analysis RTL Design See 3+ \u00a0 \u00a0 See less Education University of Southern California Master of Science (MS),  Electrical engineering ( VLSI design & Computer architecture) 2009  \u2013 2010 Galgotia college of engineering and technology, Gr noida Bachelor of Technology (B.Tech.),  electronics and communications engineering 2004  \u2013 2008 University of Southern California Master of Science (MS),  Electrical engineering ( VLSI design & Computer architecture) 2009  \u2013 2010 University of Southern California Master of Science (MS),  Electrical engineering ( VLSI design & Computer architecture) 2009  \u2013 2010 University of Southern California Master of Science (MS),  Electrical engineering ( VLSI design & Computer architecture) 2009  \u2013 2010 Galgotia college of engineering and technology, Gr noida Bachelor of Technology (B.Tech.),  electronics and communications engineering 2004  \u2013 2008 Galgotia college of engineering and technology, Gr noida Bachelor of Technology (B.Tech.),  electronics and communications engineering 2004  \u2013 2008 Galgotia college of engineering and technology, Gr noida Bachelor of Technology (B.Tech.),  electronics and communications engineering 2004  \u2013 2008 ", "Summary . Summary . . . Experience Microprocessor Design Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Graduate Technical Intern Intel Corporation June 2012  \u2013  March 2013  (10 months) Greater Boston Area o Primary work responsibilities included integrating IPs into Full Chip, RTL 0.5 reset flow debug, IP Packaging and scripting for automation/enhancement of connection methodology. \n \no\tDebug errors in model build, compile and elaboration. Find a solution for the issue and work around it by making hot fixes. \n \no\tSet up integration reviews/working meetings with IP Reps to audit their collateral, review the settings of configurable parameters and other fields for seamless IP integration into Full Chip. \n \no\tLearning experiences include PCH Architecture and Power Management, Database Management using Git Source Code Management Tool and GateKeeper2 (RTL Integration and Release Methodology Tool), SoC RTL Integration Methodology, RTL Compile and Simulation Environment, RTL Uniquification Methodology, Perl Scripting. \n \no\tSome other training completed include Lintra, RTL Checker, Cross Domain Crossing Checks, OVM Methodology. President, Indian Student Association Portland State University May 2011  \u2013  June 2012  (1 year 2 months) o In my term as the President of the Indian Students Association, I have provided students of Portland State University and the community of Portland with a link to Indian culture by hosting a variety of cultural events interspersed with informal meetings throughout the academic year.  \n \no Created an environment that helped new incoming students in adjusting to Portland. Helped in strengthening studies on India at Portland State University by organizing a series of lectures on Indian History.  \n \no I was also involved with the Portland community by volunteering my time with non-profit organizations in community service. Microprocessor Design Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Microprocessor Design Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Graduate Technical Intern Intel Corporation June 2012  \u2013  March 2013  (10 months) Greater Boston Area o Primary work responsibilities included integrating IPs into Full Chip, RTL 0.5 reset flow debug, IP Packaging and scripting for automation/enhancement of connection methodology. \n \no\tDebug errors in model build, compile and elaboration. Find a solution for the issue and work around it by making hot fixes. \n \no\tSet up integration reviews/working meetings with IP Reps to audit their collateral, review the settings of configurable parameters and other fields for seamless IP integration into Full Chip. \n \no\tLearning experiences include PCH Architecture and Power Management, Database Management using Git Source Code Management Tool and GateKeeper2 (RTL Integration and Release Methodology Tool), SoC RTL Integration Methodology, RTL Compile and Simulation Environment, RTL Uniquification Methodology, Perl Scripting. \n \no\tSome other training completed include Lintra, RTL Checker, Cross Domain Crossing Checks, OVM Methodology. Graduate Technical Intern Intel Corporation June 2012  \u2013  March 2013  (10 months) Greater Boston Area o Primary work responsibilities included integrating IPs into Full Chip, RTL 0.5 reset flow debug, IP Packaging and scripting for automation/enhancement of connection methodology. \n \no\tDebug errors in model build, compile and elaboration. Find a solution for the issue and work around it by making hot fixes. \n \no\tSet up integration reviews/working meetings with IP Reps to audit their collateral, review the settings of configurable parameters and other fields for seamless IP integration into Full Chip. \n \no\tLearning experiences include PCH Architecture and Power Management, Database Management using Git Source Code Management Tool and GateKeeper2 (RTL Integration and Release Methodology Tool), SoC RTL Integration Methodology, RTL Compile and Simulation Environment, RTL Uniquification Methodology, Perl Scripting. \n \no\tSome other training completed include Lintra, RTL Checker, Cross Domain Crossing Checks, OVM Methodology. President, Indian Student Association Portland State University May 2011  \u2013  June 2012  (1 year 2 months) o In my term as the President of the Indian Students Association, I have provided students of Portland State University and the community of Portland with a link to Indian culture by hosting a variety of cultural events interspersed with informal meetings throughout the academic year.  \n \no Created an environment that helped new incoming students in adjusting to Portland. Helped in strengthening studies on India at Portland State University by organizing a series of lectures on Indian History.  \n \no I was also involved with the Portland community by volunteering my time with non-profit organizations in community service. President, Indian Student Association Portland State University May 2011  \u2013  June 2012  (1 year 2 months) o In my term as the President of the Indian Students Association, I have provided students of Portland State University and the community of Portland with a link to Indian culture by hosting a variety of cultural events interspersed with informal meetings throughout the academic year.  \n \no Created an environment that helped new incoming students in adjusting to Portland. Helped in strengthening studies on India at Portland State University by organizing a series of lectures on Indian History.  \n \no I was also involved with the Portland community by volunteering my time with non-profit organizations in community service. Languages English Full professional proficiency Telugu Native or bilingual proficiency Hindi Native or bilingual proficiency English Full professional proficiency Telugu Native or bilingual proficiency Hindi Native or bilingual proficiency English Full professional proficiency Telugu Native or bilingual proficiency Hindi Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Verilog VHDL C Linux Computer Architecture Digital IC Design Microprocessors SoC ASIC Formal Verification Computer System... Microsoft Office Windows Unix Teamwork Customer Service Team Leadership Perl SystemVerilog Leadership Management Skills Layout Tools Synopsys tools Front-end Design TCL Debugging Shell Scripting Simulations See 13+ \u00a0 \u00a0 See less Skills  Verilog VHDL C Linux Computer Architecture Digital IC Design Microprocessors SoC ASIC Formal Verification Computer System... Microsoft Office Windows Unix Teamwork Customer Service Team Leadership Perl SystemVerilog Leadership Management Skills Layout Tools Synopsys tools Front-end Design TCL Debugging Shell Scripting Simulations See 13+ \u00a0 \u00a0 See less Verilog VHDL C Linux Computer Architecture Digital IC Design Microprocessors SoC ASIC Formal Verification Computer System... Microsoft Office Windows Unix Teamwork Customer Service Team Leadership Perl SystemVerilog Leadership Management Skills Layout Tools Synopsys tools Front-end Design TCL Debugging Shell Scripting Simulations See 13+ \u00a0 \u00a0 See less Verilog VHDL C Linux Computer Architecture Digital IC Design Microprocessors SoC ASIC Formal Verification Computer System... Microsoft Office Windows Unix Teamwork Customer Service Team Leadership Perl SystemVerilog Leadership Management Skills Layout Tools Synopsys tools Front-end Design TCL Debugging Shell Scripting Simulations See 13+ \u00a0 \u00a0 See less Education Portland State University Master of Science (M.S.),  Electrical and Electronics Engineering 2010  \u2013 2013 Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering 2006  \u2013 2010 Portland State University Master of Science (M.S.),  Electrical and Electronics Engineering 2010  \u2013 2013 Portland State University Master of Science (M.S.),  Electrical and Electronics Engineering 2010  \u2013 2013 Portland State University Master of Science (M.S.),  Electrical and Electronics Engineering 2010  \u2013 2013 Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering 2006  \u2013 2010 Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering 2006  \u2013 2010 Jawaharlal Nehru Technological University Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering 2006  \u2013 2010 Honors & Awards ", "Experience Associate Hamilton, Brook, Smith & Reynolds, P.C. August 2014  \u2013 Present (1 year 1 month) Legal Intern - Technology Transfer & Licensing MIT September 2013  \u2013  May 2014  (9 months) Cambridge, MA Summer Associate Hamilton, Brook, Smith & Reynolds, P.C. June 2013  \u2013  August 2013  (3 months) Concord, MA Legal Intern - Technology Transfer & Licensing MIT June 2012  \u2013  August 2012  (3 months) Cambridge, MA Senior Microprocessor Design Engineer Intel Corporation 1997  \u2013  2007  (10 years) Hillsboro, OR & Hudson, MA Associate Hamilton, Brook, Smith & Reynolds, P.C. August 2014  \u2013 Present (1 year 1 month) Associate Hamilton, Brook, Smith & Reynolds, P.C. August 2014  \u2013 Present (1 year 1 month) Legal Intern - Technology Transfer & Licensing MIT September 2013  \u2013  May 2014  (9 months) Cambridge, MA Legal Intern - Technology Transfer & Licensing MIT September 2013  \u2013  May 2014  (9 months) Cambridge, MA Summer Associate Hamilton, Brook, Smith & Reynolds, P.C. June 2013  \u2013  August 2013  (3 months) Concord, MA Summer Associate Hamilton, Brook, Smith & Reynolds, P.C. June 2013  \u2013  August 2013  (3 months) Concord, MA Legal Intern - Technology Transfer & Licensing MIT June 2012  \u2013  August 2012  (3 months) Cambridge, MA Legal Intern - Technology Transfer & Licensing MIT June 2012  \u2013  August 2012  (3 months) Cambridge, MA Senior Microprocessor Design Engineer Intel Corporation 1997  \u2013  2007  (10 years) Hillsboro, OR & Hudson, MA Senior Microprocessor Design Engineer Intel Corporation 1997  \u2013  2007  (10 years) Hillsboro, OR & Hudson, MA Languages   Skills Skills     Education Boston College Law School Juris Doctor (J.D.) Carnegie Mellon University M.S.,  Electrical & Computer Engineering Carnegie Mellon University B.S.,  Electrical & Computer Engineering Boston College Law School Juris Doctor (J.D.) Boston College Law School Juris Doctor (J.D.) Boston College Law School Juris Doctor (J.D.) Carnegie Mellon University M.S.,  Electrical & Computer Engineering Carnegie Mellon University M.S.,  Electrical & Computer Engineering Carnegie Mellon University M.S.,  Electrical & Computer Engineering Carnegie Mellon University B.S.,  Electrical & Computer Engineering Carnegie Mellon University B.S.,  Electrical & Computer Engineering Carnegie Mellon University B.S.,  Electrical & Computer Engineering ", "Summary Transistor & gate level design of high performance microprocessors \n \nTesting and validation of microprocessor designs (both pre- and post-silicon) \n \nEngineering management \n \nProjects worked on: \n- 960MX microprocessor (memory control unit design, project management) \n- Pentium Pro microprocessor (integer & FPU ALU design / management) \n- Pentium IV microprocessor (microcode development, architectural performance analysis, thermal management feature testing) \n- Core i7 microprocessor (thermal management feature testing, post-silicon power measurement / analysis) \n- Future microprocessor development (thermal management feature testing) Specialties:Thermal and power analysis of applications on high performance microprocessors Summary Transistor & gate level design of high performance microprocessors \n \nTesting and validation of microprocessor designs (both pre- and post-silicon) \n \nEngineering management \n \nProjects worked on: \n- 960MX microprocessor (memory control unit design, project management) \n- Pentium Pro microprocessor (integer & FPU ALU design / management) \n- Pentium IV microprocessor (microcode development, architectural performance analysis, thermal management feature testing) \n- Core i7 microprocessor (thermal management feature testing, post-silicon power measurement / analysis) \n- Future microprocessor development (thermal management feature testing) Specialties:Thermal and power analysis of applications on high performance microprocessors Transistor & gate level design of high performance microprocessors \n \nTesting and validation of microprocessor designs (both pre- and post-silicon) \n \nEngineering management \n \nProjects worked on: \n- 960MX microprocessor (memory control unit design, project management) \n- Pentium Pro microprocessor (integer & FPU ALU design / management) \n- Pentium IV microprocessor (microcode development, architectural performance analysis, thermal management feature testing) \n- Core i7 microprocessor (thermal management feature testing, post-silicon power measurement / analysis) \n- Future microprocessor development (thermal management feature testing) Specialties:Thermal and power analysis of applications on high performance microprocessors Transistor & gate level design of high performance microprocessors \n \nTesting and validation of microprocessor designs (both pre- and post-silicon) \n \nEngineering management \n \nProjects worked on: \n- 960MX microprocessor (memory control unit design, project management) \n- Pentium Pro microprocessor (integer & FPU ALU design / management) \n- Pentium IV microprocessor (microcode development, architectural performance analysis, thermal management feature testing) \n- Core i7 microprocessor (thermal management feature testing, post-silicon power measurement / analysis) \n- Future microprocessor development (thermal management feature testing) Specialties:Thermal and power analysis of applications on high performance microprocessors Experience Sr Microprocessor Design Engineer Intel Corporation July 1986  \u2013  January 2011  (24 years 7 months) Design, validate, and debug high performance IA-32 compatible microprocessors. Sr Hardware Engineer Daisy Systems May 1984  \u2013  July 1986  (2 years 3 months) Hardware designer and lead hardware engineer for the Daisy Logician workstation. Designed graphics cards, memory cards. Tested third party hardware. Performed full system integration and test and introduced products into manufacturing. Teaching Assistant Cornell University October 1977  \u2013  May 1978  (8 months) Lab instructor in electronics lab. Ran lab sessions, assisted students with lab assignments. Sr Microprocessor Design Engineer Intel Corporation July 1986  \u2013  January 2011  (24 years 7 months) Design, validate, and debug high performance IA-32 compatible microprocessors. Sr Microprocessor Design Engineer Intel Corporation July 1986  \u2013  January 2011  (24 years 7 months) Design, validate, and debug high performance IA-32 compatible microprocessors. Sr Hardware Engineer Daisy Systems May 1984  \u2013  July 1986  (2 years 3 months) Hardware designer and lead hardware engineer for the Daisy Logician workstation. Designed graphics cards, memory cards. Tested third party hardware. Performed full system integration and test and introduced products into manufacturing. Sr Hardware Engineer Daisy Systems May 1984  \u2013  July 1986  (2 years 3 months) Hardware designer and lead hardware engineer for the Daisy Logician workstation. Designed graphics cards, memory cards. Tested third party hardware. Performed full system integration and test and introduced products into manufacturing. Teaching Assistant Cornell University October 1977  \u2013  May 1978  (8 months) Lab instructor in electronics lab. Ran lab sessions, assisted students with lab assignments. Teaching Assistant Cornell University October 1977  \u2013  May 1978  (8 months) Lab instructor in electronics lab. Ran lab sessions, assisted students with lab assignments. Skills Microprocessors Java Android Development Microsoft SQL Server HTML CSS ASIC Testing Electronics Engineering Management Hardware Processors RTL design High Performance... Intel Simulations Computer Architecture SoC Debugging Hardware Architecture Semiconductors EDA Embedded Systems Integration System Architecture Perl FPGA VLSI See 13+ \u00a0 \u00a0 See less Skills  Microprocessors Java Android Development Microsoft SQL Server HTML CSS ASIC Testing Electronics Engineering Management Hardware Processors RTL design High Performance... Intel Simulations Computer Architecture SoC Debugging Hardware Architecture Semiconductors EDA Embedded Systems Integration System Architecture Perl FPGA VLSI See 13+ \u00a0 \u00a0 See less Microprocessors Java Android Development Microsoft SQL Server HTML CSS ASIC Testing Electronics Engineering Management Hardware Processors RTL design High Performance... Intel Simulations Computer Architecture SoC Debugging Hardware Architecture Semiconductors EDA Embedded Systems Integration System Architecture Perl FPGA VLSI See 13+ \u00a0 \u00a0 See less Microprocessors Java Android Development Microsoft SQL Server HTML CSS ASIC Testing Electronics Engineering Management Hardware Processors RTL design High Performance... Intel Simulations Computer Architecture SoC Debugging Hardware Architecture Semiconductors EDA Embedded Systems Integration System Architecture Perl FPGA VLSI See 13+ \u00a0 \u00a0 See less Education Cornell University BS, MEng,  Physics ,  Computer Engineering 1973  \u2013 1978 Activities and Societies:\u00a0 Tau Beta Pi engineering honor society Cornell University BS, MEng,  Physics ,  Computer Engineering 1973  \u2013 1978 Activities and Societies:\u00a0 Tau Beta Pi engineering honor society Cornell University BS, MEng,  Physics ,  Computer Engineering 1973  \u2013 1978 Activities and Societies:\u00a0 Tau Beta Pi engineering honor society Cornell University BS, MEng,  Physics ,  Computer Engineering 1973  \u2013 1978 Activities and Societies:\u00a0 Tau Beta Pi engineering honor society ", "Summary Interested in Computer Architecture, Operating Systems, ASIC Design and Validation Summary Interested in Computer Architecture, Operating Systems, ASIC Design and Validation Interested in Computer Architecture, Operating Systems, ASIC Design and Validation Interested in Computer Architecture, Operating Systems, ASIC Design and Validation Experience Microprocessor Design Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Portland, Oregon Area Graduate Teaching Assistant University of Wisconsin-Madison January 2014  \u2013  May 2014  (5 months) Computer Sciences Graduate Technical Intern Intel Corporation June 2013  \u2013  December 2013  (7 months) Developed UVM test environment specman(e) sequences to validate the probe mode features of the upcoming server chip (Xeon Phi processor) . Graduate Assistant - Grader University of Wisconsin-Madison August 2012  \u2013  June 2013  (11 months) Madison, Wisconsin Area Digital Design Fundamentals \nData Structures \nApplied Mathematical Analysis Programmer Analyst Cognizant Technology Solutions July 2010  \u2013  June 2012  (2 years) Chennai Designed and implemented self-testing COBOL modules to minimize batch breakdowns. \nDeveloped new algorithms to handle the daily transactions and maintained repository of IBM DB2 database. \nOptimized existing modules and included additional features to support ad-hoc demands of critical jobs. \nMentored new recruits with Knowledge transfer sessions along with project and training documentation. Microprocessor Design Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Portland, Oregon Area Microprocessor Design Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Portland, Oregon Area Graduate Teaching Assistant University of Wisconsin-Madison January 2014  \u2013  May 2014  (5 months) Computer Sciences Graduate Teaching Assistant University of Wisconsin-Madison January 2014  \u2013  May 2014  (5 months) Computer Sciences Graduate Technical Intern Intel Corporation June 2013  \u2013  December 2013  (7 months) Developed UVM test environment specman(e) sequences to validate the probe mode features of the upcoming server chip (Xeon Phi processor) . Graduate Technical Intern Intel Corporation June 2013  \u2013  December 2013  (7 months) Developed UVM test environment specman(e) sequences to validate the probe mode features of the upcoming server chip (Xeon Phi processor) . Graduate Assistant - Grader University of Wisconsin-Madison August 2012  \u2013  June 2013  (11 months) Madison, Wisconsin Area Digital Design Fundamentals \nData Structures \nApplied Mathematical Analysis Graduate Assistant - Grader University of Wisconsin-Madison August 2012  \u2013  June 2013  (11 months) Madison, Wisconsin Area Digital Design Fundamentals \nData Structures \nApplied Mathematical Analysis Programmer Analyst Cognizant Technology Solutions July 2010  \u2013  June 2012  (2 years) Chennai Designed and implemented self-testing COBOL modules to minimize batch breakdowns. \nDeveloped new algorithms to handle the daily transactions and maintained repository of IBM DB2 database. \nOptimized existing modules and included additional features to support ad-hoc demands of critical jobs. \nMentored new recruits with Knowledge transfer sessions along with project and training documentation. Programmer Analyst Cognizant Technology Solutions July 2010  \u2013  June 2012  (2 years) Chennai Designed and implemented self-testing COBOL modules to minimize batch breakdowns. \nDeveloped new algorithms to handle the daily transactions and maintained repository of IBM DB2 database. \nOptimized existing modules and included additional features to support ad-hoc demands of critical jobs. \nMentored new recruits with Knowledge transfer sessions along with project and training documentation. Languages English Full professional proficiency Tamil Native or bilingual proficiency Hindi Native or bilingual proficiency English Full professional proficiency Tamil Native or bilingual proficiency Hindi Native or bilingual proficiency English Full professional proficiency Tamil Native or bilingual proficiency Hindi Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Verilog Computer Architecture C COBOL REXX IBM Mainframe C++ Altera Quartus JCL Specman Digital IC Design Operating Systems Databases Matlab Skills  Verilog Computer Architecture C COBOL REXX IBM Mainframe C++ Altera Quartus JCL Specman Digital IC Design Operating Systems Databases Matlab Verilog Computer Architecture C COBOL REXX IBM Mainframe C++ Altera Quartus JCL Specman Digital IC Design Operating Systems Databases Matlab Verilog Computer Architecture C COBOL REXX IBM Mainframe C++ Altera Quartus JCL Specman Digital IC Design Operating Systems Databases Matlab Education University of Wisconsin-Madison Master's degree,  Electrical and Computer Engineering 2012  \u2013 2014 Specializing in digital design and computer architecure SSN College of Engineering, Anna University Bachelor of Engineering,  Electronics and Communication Engineering , 4.00 2006  \u2013 2010 Trainee at Chennai Airport, AAI in Air Traffic Control and Surveillance wing with exposure to RADAR systems, navigation and surveillance units. \nIntern at Chennai Telephones, BSNL working in signal modulation, transmission and switching systems. \nPart of team organized by M/s Wipro Technologies working on projects focusing on reactive computing systems and operational deadlines of hard real time systems. New Prince Matriculation Higher Secondary School Computer Science , 94.14 2006 Best Outgoing Student of the batch and topped the school charts. University of Wisconsin-Madison Master's degree,  Electrical and Computer Engineering 2012  \u2013 2014 Specializing in digital design and computer architecure University of Wisconsin-Madison Master's degree,  Electrical and Computer Engineering 2012  \u2013 2014 Specializing in digital design and computer architecure University of Wisconsin-Madison Master's degree,  Electrical and Computer Engineering 2012  \u2013 2014 Specializing in digital design and computer architecure SSN College of Engineering, Anna University Bachelor of Engineering,  Electronics and Communication Engineering , 4.00 2006  \u2013 2010 Trainee at Chennai Airport, AAI in Air Traffic Control and Surveillance wing with exposure to RADAR systems, navigation and surveillance units. \nIntern at Chennai Telephones, BSNL working in signal modulation, transmission and switching systems. \nPart of team organized by M/s Wipro Technologies working on projects focusing on reactive computing systems and operational deadlines of hard real time systems. SSN College of Engineering, Anna University Bachelor of Engineering,  Electronics and Communication Engineering , 4.00 2006  \u2013 2010 Trainee at Chennai Airport, AAI in Air Traffic Control and Surveillance wing with exposure to RADAR systems, navigation and surveillance units. \nIntern at Chennai Telephones, BSNL working in signal modulation, transmission and switching systems. \nPart of team organized by M/s Wipro Technologies working on projects focusing on reactive computing systems and operational deadlines of hard real time systems. SSN College of Engineering, Anna University Bachelor of Engineering,  Electronics and Communication Engineering , 4.00 2006  \u2013 2010 Trainee at Chennai Airport, AAI in Air Traffic Control and Surveillance wing with exposure to RADAR systems, navigation and surveillance units. \nIntern at Chennai Telephones, BSNL working in signal modulation, transmission and switching systems. \nPart of team organized by M/s Wipro Technologies working on projects focusing on reactive computing systems and operational deadlines of hard real time systems. New Prince Matriculation Higher Secondary School Computer Science , 94.14 2006 Best Outgoing Student of the batch and topped the school charts. New Prince Matriculation Higher Secondary School Computer Science , 94.14 2006 Best Outgoing Student of the batch and topped the school charts. New Prince Matriculation Higher Secondary School Computer Science , 94.14 2006 Best Outgoing Student of the batch and topped the school charts. Honors & Awards Shining Star Director - Projects July 2011 Appreciated for dedicated work and excellence in delivery within the account by the Offshore Manager and the Delivery Manager.  Additional Honors & Awards Hall Of Eminence - Recognized from the academy of Cognizant for being the consistent learner and module topper in the batch. \nBest outgoing student and topped the high school charts in the Higher secondary Board exams. Shining Star Director - Projects July 2011 Appreciated for dedicated work and excellence in delivery within the account by the Offshore Manager and the Delivery Manager.  Shining Star Director - Projects July 2011 Appreciated for dedicated work and excellence in delivery within the account by the Offshore Manager and the Delivery Manager.  Shining Star Director - Projects July 2011 Appreciated for dedicated work and excellence in delivery within the account by the Offshore Manager and the Delivery Manager.  Additional Honors & Awards Hall Of Eminence - Recognized from the academy of Cognizant for being the consistent learner and module topper in the batch. \nBest outgoing student and topped the high school charts in the Higher secondary Board exams. Additional Honors & Awards Hall Of Eminence - Recognized from the academy of Cognizant for being the consistent learner and module topper in the batch. \nBest outgoing student and topped the high school charts in the Higher secondary Board exams. Additional Honors & Awards Hall Of Eminence - Recognized from the academy of Cognizant for being the consistent learner and module topper in the batch. \nBest outgoing student and topped the high school charts in the Higher secondary Board exams. ", "Experience Microprocessor Design Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Santa Clara, CA I am a RTL designer and validator for processors in the Xeon Phi family. My job entails designing Verilog logic for various features in the memory controller, and creating a test environment for the design using Perl and Specman including tests, checkers, and coverage. RTL Validation Intern Intel Corporation June 2013  \u2013  August 2013  (3 months) Santa Clara, CA Designed a test environment through the use of System Verilog assertions and the JasperGold Formal verification tool. Pre-Silicon Validation Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, OR Designed tests and checkers using Perl and Specman to validate certain features of the processor at a full-chip level. Baseband Interface Validation Intern RIM May 2011  \u2013  August 2011  (4 months) Irving, TX Hardware testing of baseband interfaces in commercial BlackBerry devices in a lab environment. Used oscilloscopes, function generators, and other lab equipment to measure electrical and timing parameters of hardware signals in various environments. Technical Consultant ACCEL August 2009  \u2013  May 2011  (1 year 10 months) Cornell University Technical maintenance of Engineering Library computer lab hardware, software, and network. IT consulting for College of Engineering staff and faculty. Research Intern NIST June 2009  \u2013  August 2010  (1 year 3 months) Gaithersburg, MD Developed a software package in the R language for the analysis of hyperspectral medical images. Microprocessor Design Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Santa Clara, CA I am a RTL designer and validator for processors in the Xeon Phi family. My job entails designing Verilog logic for various features in the memory controller, and creating a test environment for the design using Perl and Specman including tests, checkers, and coverage. Microprocessor Design Engineer Intel Corporation March 2014  \u2013 Present (1 year 6 months) Santa Clara, CA I am a RTL designer and validator for processors in the Xeon Phi family. My job entails designing Verilog logic for various features in the memory controller, and creating a test environment for the design using Perl and Specman including tests, checkers, and coverage. RTL Validation Intern Intel Corporation June 2013  \u2013  August 2013  (3 months) Santa Clara, CA Designed a test environment through the use of System Verilog assertions and the JasperGold Formal verification tool. RTL Validation Intern Intel Corporation June 2013  \u2013  August 2013  (3 months) Santa Clara, CA Designed a test environment through the use of System Verilog assertions and the JasperGold Formal verification tool. Pre-Silicon Validation Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, OR Designed tests and checkers using Perl and Specman to validate certain features of the processor at a full-chip level. Pre-Silicon Validation Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, OR Designed tests and checkers using Perl and Specman to validate certain features of the processor at a full-chip level. Baseband Interface Validation Intern RIM May 2011  \u2013  August 2011  (4 months) Irving, TX Hardware testing of baseband interfaces in commercial BlackBerry devices in a lab environment. Used oscilloscopes, function generators, and other lab equipment to measure electrical and timing parameters of hardware signals in various environments. Baseband Interface Validation Intern RIM May 2011  \u2013  August 2011  (4 months) Irving, TX Hardware testing of baseband interfaces in commercial BlackBerry devices in a lab environment. Used oscilloscopes, function generators, and other lab equipment to measure electrical and timing parameters of hardware signals in various environments. Technical Consultant ACCEL August 2009  \u2013  May 2011  (1 year 10 months) Cornell University Technical maintenance of Engineering Library computer lab hardware, software, and network. IT consulting for College of Engineering staff and faculty. Technical Consultant ACCEL August 2009  \u2013  May 2011  (1 year 10 months) Cornell University Technical maintenance of Engineering Library computer lab hardware, software, and network. IT consulting for College of Engineering staff and faculty. Research Intern NIST June 2009  \u2013  August 2010  (1 year 3 months) Gaithersburg, MD Developed a software package in the R language for the analysis of hyperspectral medical images. Research Intern NIST June 2009  \u2013  August 2010  (1 year 3 months) Gaithersburg, MD Developed a software package in the R language for the analysis of hyperspectral medical images. Languages Chinese Limited working proficiency Spanish Elementary proficiency English Native or bilingual proficiency Chinese Limited working proficiency Spanish Elementary proficiency English Native or bilingual proficiency Chinese Limited working proficiency Spanish Elementary proficiency English Native or bilingual proficiency Limited working proficiency Elementary proficiency Native or bilingual proficiency Skills Hardware Software C++ Matlab C Java RTL design Verilog Perl Programming Embedded Systems Computer Hardware Computer Architecture Assembly Shell Scripting Testing RTL verification RTL coding FPGA Python System Verilog Validation Microcontrollers VLSI Specman Git Unix Linux Terminal Microsoft Excel Verdi Signal Processing See 17+ \u00a0 \u00a0 See less Skills  Hardware Software C++ Matlab C Java RTL design Verilog Perl Programming Embedded Systems Computer Hardware Computer Architecture Assembly Shell Scripting Testing RTL verification RTL coding FPGA Python System Verilog Validation Microcontrollers VLSI Specman Git Unix Linux Terminal Microsoft Excel Verdi Signal Processing See 17+ \u00a0 \u00a0 See less Hardware Software C++ Matlab C Java RTL design Verilog Perl Programming Embedded Systems Computer Hardware Computer Architecture Assembly Shell Scripting Testing RTL verification RTL coding FPGA Python System Verilog Validation Microcontrollers VLSI Specman Git Unix Linux Terminal Microsoft Excel Verdi Signal Processing See 17+ \u00a0 \u00a0 See less Hardware Software C++ Matlab C Java RTL design Verilog Perl Programming Embedded Systems Computer Hardware Computer Architecture Assembly Shell Scripting Testing RTL verification RTL coding FPGA Python System Verilog Validation Microcontrollers VLSI Specman Git Unix Linux Terminal Microsoft Excel Verdi Signal Processing See 17+ \u00a0 \u00a0 See less Education Cornell University Master of Engineering (M.Eng.),  Electrical and Computer Engineering 2012  \u2013 2013 Graduated with M.Eng. in Electrical and Computer Engineering. Focus on Computer Architecture. M.Eng. Design Project titled \"FPGA Implementation of a DRAM Memory Scheduler to Exploit Row Locality\". Activities and Societies:\u00a0 Alpha Sigma Phi Fraternity Cornell University Bachelor of Science (B.S.),  Electrical and Computer Engineering 2009  \u2013 2012 Activities and Societies:\u00a0 Alpha Sigma Phi Fraternity ,  Chinese Students Association Cornell University Master of Engineering (M.Eng.),  Electrical and Computer Engineering 2012  \u2013 2013 Graduated with M.Eng. in Electrical and Computer Engineering. Focus on Computer Architecture. M.Eng. Design Project titled \"FPGA Implementation of a DRAM Memory Scheduler to Exploit Row Locality\". Activities and Societies:\u00a0 Alpha Sigma Phi Fraternity Cornell University Master of Engineering (M.Eng.),  Electrical and Computer Engineering 2012  \u2013 2013 Graduated with M.Eng. in Electrical and Computer Engineering. Focus on Computer Architecture. M.Eng. Design Project titled \"FPGA Implementation of a DRAM Memory Scheduler to Exploit Row Locality\". Activities and Societies:\u00a0 Alpha Sigma Phi Fraternity Cornell University Master of Engineering (M.Eng.),  Electrical and Computer Engineering 2012  \u2013 2013 Graduated with M.Eng. in Electrical and Computer Engineering. Focus on Computer Architecture. M.Eng. Design Project titled \"FPGA Implementation of a DRAM Memory Scheduler to Exploit Row Locality\". Activities and Societies:\u00a0 Alpha Sigma Phi Fraternity Cornell University Bachelor of Science (B.S.),  Electrical and Computer Engineering 2009  \u2013 2012 Activities and Societies:\u00a0 Alpha Sigma Phi Fraternity ,  Chinese Students Association Cornell University Bachelor of Science (B.S.),  Electrical and Computer Engineering 2009  \u2013 2012 Activities and Societies:\u00a0 Alpha Sigma Phi Fraternity ,  Chinese Students Association Cornell University Bachelor of Science (B.S.),  Electrical and Computer Engineering 2009  \u2013 2012 Activities and Societies:\u00a0 Alpha Sigma Phi Fraternity ,  Chinese Students Association Honors & Awards ", "Summary Matthew Hindman is a former Gulf War Veteran (1990-91) and now works in Silicon Valley as a patent attorney specializing in complex computer hardware and software technologies and related legal issues. He has an electrical engineering degree from the prestigious UCLA School of Engineering and Applied Sciences and has over 12 years experience in the semiconductor industry.  \n \nMatthew has years of experience in a wide range of IP matters including US and foreign patent prosecution and appeals, patent litigation and pre-litigation strategy in U.S. federal courts, patent reexamination proceedings, patent portfolio analysis and management, patent licensing, IP due diligence, and preparing opinions on patentability, non-infringement, invalidity, and freedom to operate.  \n \nPrior to law Matthew worked as a microprocessor design engineer at Intel Corporation and the Sandia National Laboratories focusing on custom integrated circuit (IC) design of Pentium microprocessors. Matthew has experience working on patent matters in a broad spectrum of technologies including multi-core microprocessors and chipsets, semiconductor memories, digital integrated circuits, electronic design automation software tools, telecommunications and computer networks, wireless mobile devices, data storage and file systems, cloud computing, and various web-based business methods and related software platforms. Summary Matthew Hindman is a former Gulf War Veteran (1990-91) and now works in Silicon Valley as a patent attorney specializing in complex computer hardware and software technologies and related legal issues. He has an electrical engineering degree from the prestigious UCLA School of Engineering and Applied Sciences and has over 12 years experience in the semiconductor industry.  \n \nMatthew has years of experience in a wide range of IP matters including US and foreign patent prosecution and appeals, patent litigation and pre-litigation strategy in U.S. federal courts, patent reexamination proceedings, patent portfolio analysis and management, patent licensing, IP due diligence, and preparing opinions on patentability, non-infringement, invalidity, and freedom to operate.  \n \nPrior to law Matthew worked as a microprocessor design engineer at Intel Corporation and the Sandia National Laboratories focusing on custom integrated circuit (IC) design of Pentium microprocessors. Matthew has experience working on patent matters in a broad spectrum of technologies including multi-core microprocessors and chipsets, semiconductor memories, digital integrated circuits, electronic design automation software tools, telecommunications and computer networks, wireless mobile devices, data storage and file systems, cloud computing, and various web-based business methods and related software platforms. Matthew Hindman is a former Gulf War Veteran (1990-91) and now works in Silicon Valley as a patent attorney specializing in complex computer hardware and software technologies and related legal issues. He has an electrical engineering degree from the prestigious UCLA School of Engineering and Applied Sciences and has over 12 years experience in the semiconductor industry.  \n \nMatthew has years of experience in a wide range of IP matters including US and foreign patent prosecution and appeals, patent litigation and pre-litigation strategy in U.S. federal courts, patent reexamination proceedings, patent portfolio analysis and management, patent licensing, IP due diligence, and preparing opinions on patentability, non-infringement, invalidity, and freedom to operate.  \n \nPrior to law Matthew worked as a microprocessor design engineer at Intel Corporation and the Sandia National Laboratories focusing on custom integrated circuit (IC) design of Pentium microprocessors. Matthew has experience working on patent matters in a broad spectrum of technologies including multi-core microprocessors and chipsets, semiconductor memories, digital integrated circuits, electronic design automation software tools, telecommunications and computer networks, wireless mobile devices, data storage and file systems, cloud computing, and various web-based business methods and related software platforms. Matthew Hindman is a former Gulf War Veteran (1990-91) and now works in Silicon Valley as a patent attorney specializing in complex computer hardware and software technologies and related legal issues. He has an electrical engineering degree from the prestigious UCLA School of Engineering and Applied Sciences and has over 12 years experience in the semiconductor industry.  \n \nMatthew has years of experience in a wide range of IP matters including US and foreign patent prosecution and appeals, patent litigation and pre-litigation strategy in U.S. federal courts, patent reexamination proceedings, patent portfolio analysis and management, patent licensing, IP due diligence, and preparing opinions on patentability, non-infringement, invalidity, and freedom to operate.  \n \nPrior to law Matthew worked as a microprocessor design engineer at Intel Corporation and the Sandia National Laboratories focusing on custom integrated circuit (IC) design of Pentium microprocessors. Matthew has experience working on patent matters in a broad spectrum of technologies including multi-core microprocessors and chipsets, semiconductor memories, digital integrated circuits, electronic design automation software tools, telecommunications and computer networks, wireless mobile devices, data storage and file systems, cloud computing, and various web-based business methods and related software platforms. Experience Patent Lawyer Fountainhead Law Group June 2015  \u2013 Present (3 months) Santa Clara Currently working with a talented team of patent practitioners in Silicon Valley providing counseling to a variety of high-tech companies. Client counseling involving legal matters relating to preparing, prosecuting, and generally advising clients in patents, applications and patent-related issues involving complex computer hardware and software technologies. Background in patent litigation and reexamination proceedings with significant insight into issues surrounding infringement, invalidity, novelty, obviousness, and patentability. Patent Counsel INDUS COUNSEL March 2014  \u2013  June 2015  (1 year 4 months) San Francisco, California Counseling clients on a wide range of intellectual property issues including patent prosecution, patentability studies and opinions, assisting clients in identifying patentable technologies, counseling clients on patent infringement disputes and how to avoid or mitigate them, advising on license agreements, operating agreements, independent contractor agreements, non-disclosure agreements, and business plans, as well as counseling clients on trademark and copyright issues. Senior Associate Kilpatrick Townsend & Stockton LLP January 2013  \u2013  February 2014  (1 year 2 months) San Francisco, California U.S. and foreign patent prosecution and appeals, patent litigation and pre-litigation strategy, post-grant proceedings, patent portfolio analysis and management, and preparing opinions on patentability, non-infringement, invalidity, and freedom to operate. Senior Associate Pillsbury Winthrop Shaw Pittman LLP April 2010  \u2013  December 2012  (2 years 9 months) san francisco Complex multi-party patent litigation and pre-litigation strategy, patent prosecution and appeals, inter partes patent reexamination proceedings, non-infringement and invalidity analysis and opinions, patent portfolio investigations, and due diligence in support of corporate transactions. Associate Patent Attorney Perkins Coie LLP October 2008  \u2013  April 2010  (1 year 7 months) Menlo Park, California U.S. and foreign patent prosecution and appeals, multi-party patent litigation, non-infringement and invalidity analysis and opinions, technical product investigations, and patent portfolio analysis. Associate Patent Attorney Blakely Sokoloff Taylor & Zafman September 2006  \u2013  October 2008  (2 years 2 months) Sunnyvale, California U.S. and foreign patent prosecution of large patent families, supporting litigation in federal district courts, technical product analysis, discovery, expert reports, and supporting expert witness depositions. Microprocessor Design Engineer Intel Corporation August 2000  \u2013  October 2002  (2 years 3 months) Folsom, California Custom microprocessor design, Verilog coding, custom schematic entry and optimization, floorplanning and layout, and critical-path simulation and timing analysis for functional units within the memory cluster of Intel\u2019s Pentium-4 microprocessor. Microprocessor Design Engineer Sandia National Laboratories February 1999  \u2013  August 2000  (1 year 7 months) Albuquerque, New Mexico Area Custom microprocessor logic design, VHDL coding of integrated circuit elements, circuit synthesis, and critical-path simulation and timing analysis for a radiation-hardened version of Intel\u2019s Pentium microprocessor for use in satellites.  \n \nDesigned and optimized printed circuit boards (PCBs) for missile guidance and control systems, and also worked with third-party software vendors to customize PCB design software for internal use. Patent Lawyer Fountainhead Law Group June 2015  \u2013 Present (3 months) Santa Clara Currently working with a talented team of patent practitioners in Silicon Valley providing counseling to a variety of high-tech companies. Client counseling involving legal matters relating to preparing, prosecuting, and generally advising clients in patents, applications and patent-related issues involving complex computer hardware and software technologies. Background in patent litigation and reexamination proceedings with significant insight into issues surrounding infringement, invalidity, novelty, obviousness, and patentability. Patent Lawyer Fountainhead Law Group June 2015  \u2013 Present (3 months) Santa Clara Currently working with a talented team of patent practitioners in Silicon Valley providing counseling to a variety of high-tech companies. Client counseling involving legal matters relating to preparing, prosecuting, and generally advising clients in patents, applications and patent-related issues involving complex computer hardware and software technologies. Background in patent litigation and reexamination proceedings with significant insight into issues surrounding infringement, invalidity, novelty, obviousness, and patentability. Patent Counsel INDUS COUNSEL March 2014  \u2013  June 2015  (1 year 4 months) San Francisco, California Counseling clients on a wide range of intellectual property issues including patent prosecution, patentability studies and opinions, assisting clients in identifying patentable technologies, counseling clients on patent infringement disputes and how to avoid or mitigate them, advising on license agreements, operating agreements, independent contractor agreements, non-disclosure agreements, and business plans, as well as counseling clients on trademark and copyright issues. Patent Counsel INDUS COUNSEL March 2014  \u2013  June 2015  (1 year 4 months) San Francisco, California Counseling clients on a wide range of intellectual property issues including patent prosecution, patentability studies and opinions, assisting clients in identifying patentable technologies, counseling clients on patent infringement disputes and how to avoid or mitigate them, advising on license agreements, operating agreements, independent contractor agreements, non-disclosure agreements, and business plans, as well as counseling clients on trademark and copyright issues. Senior Associate Kilpatrick Townsend & Stockton LLP January 2013  \u2013  February 2014  (1 year 2 months) San Francisco, California U.S. and foreign patent prosecution and appeals, patent litigation and pre-litigation strategy, post-grant proceedings, patent portfolio analysis and management, and preparing opinions on patentability, non-infringement, invalidity, and freedom to operate. Senior Associate Kilpatrick Townsend & Stockton LLP January 2013  \u2013  February 2014  (1 year 2 months) San Francisco, California U.S. and foreign patent prosecution and appeals, patent litigation and pre-litigation strategy, post-grant proceedings, patent portfolio analysis and management, and preparing opinions on patentability, non-infringement, invalidity, and freedom to operate. Senior Associate Pillsbury Winthrop Shaw Pittman LLP April 2010  \u2013  December 2012  (2 years 9 months) san francisco Complex multi-party patent litigation and pre-litigation strategy, patent prosecution and appeals, inter partes patent reexamination proceedings, non-infringement and invalidity analysis and opinions, patent portfolio investigations, and due diligence in support of corporate transactions. Senior Associate Pillsbury Winthrop Shaw Pittman LLP April 2010  \u2013  December 2012  (2 years 9 months) san francisco Complex multi-party patent litigation and pre-litigation strategy, patent prosecution and appeals, inter partes patent reexamination proceedings, non-infringement and invalidity analysis and opinions, patent portfolio investigations, and due diligence in support of corporate transactions. Associate Patent Attorney Perkins Coie LLP October 2008  \u2013  April 2010  (1 year 7 months) Menlo Park, California U.S. and foreign patent prosecution and appeals, multi-party patent litigation, non-infringement and invalidity analysis and opinions, technical product investigations, and patent portfolio analysis. Associate Patent Attorney Perkins Coie LLP October 2008  \u2013  April 2010  (1 year 7 months) Menlo Park, California U.S. and foreign patent prosecution and appeals, multi-party patent litigation, non-infringement and invalidity analysis and opinions, technical product investigations, and patent portfolio analysis. Associate Patent Attorney Blakely Sokoloff Taylor & Zafman September 2006  \u2013  October 2008  (2 years 2 months) Sunnyvale, California U.S. and foreign patent prosecution of large patent families, supporting litigation in federal district courts, technical product analysis, discovery, expert reports, and supporting expert witness depositions. Associate Patent Attorney Blakely Sokoloff Taylor & Zafman September 2006  \u2013  October 2008  (2 years 2 months) Sunnyvale, California U.S. and foreign patent prosecution of large patent families, supporting litigation in federal district courts, technical product analysis, discovery, expert reports, and supporting expert witness depositions. Microprocessor Design Engineer Intel Corporation August 2000  \u2013  October 2002  (2 years 3 months) Folsom, California Custom microprocessor design, Verilog coding, custom schematic entry and optimization, floorplanning and layout, and critical-path simulation and timing analysis for functional units within the memory cluster of Intel\u2019s Pentium-4 microprocessor. Microprocessor Design Engineer Intel Corporation August 2000  \u2013  October 2002  (2 years 3 months) Folsom, California Custom microprocessor design, Verilog coding, custom schematic entry and optimization, floorplanning and layout, and critical-path simulation and timing analysis for functional units within the memory cluster of Intel\u2019s Pentium-4 microprocessor. Microprocessor Design Engineer Sandia National Laboratories February 1999  \u2013  August 2000  (1 year 7 months) Albuquerque, New Mexico Area Custom microprocessor logic design, VHDL coding of integrated circuit elements, circuit synthesis, and critical-path simulation and timing analysis for a radiation-hardened version of Intel\u2019s Pentium microprocessor for use in satellites.  \n \nDesigned and optimized printed circuit boards (PCBs) for missile guidance and control systems, and also worked with third-party software vendors to customize PCB design software for internal use. Microprocessor Design Engineer Sandia National Laboratories February 1999  \u2013  August 2000  (1 year 7 months) Albuquerque, New Mexico Area Custom microprocessor logic design, VHDL coding of integrated circuit elements, circuit synthesis, and critical-path simulation and timing analysis for a radiation-hardened version of Intel\u2019s Pentium microprocessor for use in satellites.  \n \nDesigned and optimized printed circuit boards (PCBs) for missile guidance and control systems, and also worked with third-party software vendors to customize PCB design software for internal use. Languages English English English Skills Patents Patent Prosecution Patent Litigation Registered Patent... Intellectual Property Patent Applications IP Wireless Legal Opinions IP Litigation Infringement Analysis Validity Analysis Portfolio Investigations Reexamination... Computer Hardware Software Internet Technologies Patentability Prosecution Trade Secrets Patent Portfolio... Due Diligence Appeals Software Patents Client Counseling Freedom to Operate Intellectual Property... IP counseling Trademarks See 14+ \u00a0 \u00a0 See less Skills  Patents Patent Prosecution Patent Litigation Registered Patent... Intellectual Property Patent Applications IP Wireless Legal Opinions IP Litigation Infringement Analysis Validity Analysis Portfolio Investigations Reexamination... Computer Hardware Software Internet Technologies Patentability Prosecution Trade Secrets Patent Portfolio... Due Diligence Appeals Software Patents Client Counseling Freedom to Operate Intellectual Property... IP counseling Trademarks See 14+ \u00a0 \u00a0 See less Patents Patent Prosecution Patent Litigation Registered Patent... Intellectual Property Patent Applications IP Wireless Legal Opinions IP Litigation Infringement Analysis Validity Analysis Portfolio Investigations Reexamination... Computer Hardware Software Internet Technologies Patentability Prosecution Trade Secrets Patent Portfolio... Due Diligence Appeals Software Patents Client Counseling Freedom to Operate Intellectual Property... IP counseling Trademarks See 14+ \u00a0 \u00a0 See less Patents Patent Prosecution Patent Litigation Registered Patent... Intellectual Property Patent Applications IP Wireless Legal Opinions IP Litigation Infringement Analysis Validity Analysis Portfolio Investigations Reexamination... Computer Hardware Software Internet Technologies Patentability Prosecution Trade Secrets Patent Portfolio... Due Diligence Appeals Software Patents Client Counseling Freedom to Operate Intellectual Property... IP counseling Trademarks See 14+ \u00a0 \u00a0 See less Education Santa Clara University School of Law J.D.,  Intellectual Property Law 2004  \u2013 2006 University of California, Los Angeles BSEE,  Microprocessor Architecture and Digital Integrated Circuits 1995  \u2013 1998 Santa Clara University School of Law J.D.,  Intellectual Property Law 2004  \u2013 2006 Santa Clara University School of Law J.D.,  Intellectual Property Law 2004  \u2013 2006 Santa Clara University School of Law J.D.,  Intellectual Property Law 2004  \u2013 2006 University of California, Los Angeles BSEE,  Microprocessor Architecture and Digital Integrated Circuits 1995  \u2013 1998 University of California, Los Angeles BSEE,  Microprocessor Architecture and Digital Integrated Circuits 1995  \u2013 1998 University of California, Los Angeles BSEE,  Microprocessor Architecture and Digital Integrated Circuits 1995  \u2013 1998 ", "Skills ASIC Verilog SoC VLSI RTL design C++ Language Microsoft Visual Studio... Object Oriented Perl Python JavaScript HTML 5 iOS development Objective-C Xcode X86_64 IA64 See 1+ \u00a0 \u00a0 See less Skills  ASIC Verilog SoC VLSI RTL design C++ Language Microsoft Visual Studio... Object Oriented Perl Python JavaScript HTML 5 iOS development Objective-C Xcode X86_64 IA64 See 1+ \u00a0 \u00a0 See less ASIC Verilog SoC VLSI RTL design C++ Language Microsoft Visual Studio... Object Oriented Perl Python JavaScript HTML 5 iOS development Objective-C Xcode X86_64 IA64 See 1+ \u00a0 \u00a0 See less ASIC Verilog SoC VLSI RTL design C++ Language Microsoft Visual Studio... Object Oriented Perl Python JavaScript HTML 5 iOS development Objective-C Xcode X86_64 IA64 See 1+ \u00a0 \u00a0 See less ", "Experience First Officer Falcon Air July 2014  \u2013 Present (1 year 2 months) Mesa, AZ First Officer on the MD83 Senior Flight Instructor UND Aerospace September 2010  \u2013  December 2014  (4 years 4 months) Phoenix, Arizona Area Dash8-200 First Officer Mesa Airlines May 2008  \u2013  May 2009  (1 year 1 month) Sr. Cellular Validation Mgr. Marvell November 2006  \u2013  December 2007  (1 year 2 months) Managed the platform validation of cellular systems, in addition to the 80-person validation lab. Platform Validation Mgr Intel Corporation June 2000  \u2013  November 2006  (6 years 6 months) Factory Yield Manager Intel Corporation June 1998  \u2013  May 2000  (2 years) Microprocessor Design Engineer Intel Corporation May 1984  \u2013  May 1995  (11 years 1 month) First Officer Falcon Air July 2014  \u2013 Present (1 year 2 months) Mesa, AZ First Officer on the MD83 First Officer Falcon Air July 2014  \u2013 Present (1 year 2 months) Mesa, AZ First Officer on the MD83 Senior Flight Instructor UND Aerospace September 2010  \u2013  December 2014  (4 years 4 months) Phoenix, Arizona Area Senior Flight Instructor UND Aerospace September 2010  \u2013  December 2014  (4 years 4 months) Phoenix, Arizona Area Dash8-200 First Officer Mesa Airlines May 2008  \u2013  May 2009  (1 year 1 month) Dash8-200 First Officer Mesa Airlines May 2008  \u2013  May 2009  (1 year 1 month) Sr. Cellular Validation Mgr. Marvell November 2006  \u2013  December 2007  (1 year 2 months) Managed the platform validation of cellular systems, in addition to the 80-person validation lab. Sr. Cellular Validation Mgr. Marvell November 2006  \u2013  December 2007  (1 year 2 months) Managed the platform validation of cellular systems, in addition to the 80-person validation lab. Platform Validation Mgr Intel Corporation June 2000  \u2013  November 2006  (6 years 6 months) Platform Validation Mgr Intel Corporation June 2000  \u2013  November 2006  (6 years 6 months) Factory Yield Manager Intel Corporation June 1998  \u2013  May 2000  (2 years) Factory Yield Manager Intel Corporation June 1998  \u2013  May 2000  (2 years) Microprocessor Design Engineer Intel Corporation May 1984  \u2013  May 1995  (11 years 1 month) Microprocessor Design Engineer Intel Corporation May 1984  \u2013  May 1995  (11 years 1 month) Education Purdue University Bachelor of Science (BSEE),  Computer and Electrical Engineering 1981  \u2013 1985 Purdue University Bachelor of Science (BSEE),  Computer and Electrical Engineering 1981  \u2013 1985 Purdue University Bachelor of Science (BSEE),  Computer and Electrical Engineering 1981  \u2013 1985 Purdue University Bachelor of Science (BSEE),  Computer and Electrical Engineering 1981  \u2013 1985 ", "Experience Microprocessor Design Engineer Intel Corporation September 2012  \u2013 Present (3 years) Hillsboro, OR, USA Senior Design Engineer Intel Corporation December 2004  \u2013  August 2012  (7 years 9 months) Bangalore Senior Design Engineer Analog Devices March 2000  \u2013  December 2004  (4 years 10 months) Bangalore, india Microprocessor Design Engineer Intel Corporation September 2012  \u2013 Present (3 years) Hillsboro, OR, USA Microprocessor Design Engineer Intel Corporation September 2012  \u2013 Present (3 years) Hillsboro, OR, USA Senior Design Engineer Intel Corporation December 2004  \u2013  August 2012  (7 years 9 months) Bangalore Senior Design Engineer Intel Corporation December 2004  \u2013  August 2012  (7 years 9 months) Bangalore Senior Design Engineer Analog Devices March 2000  \u2013  December 2004  (4 years 10 months) Bangalore, india Senior Design Engineer Analog Devices March 2000  \u2013  December 2004  (4 years 10 months) Bangalore, india Skills RTL design VLSI SoC ASIC Verilog Functional Verification Static Timing Analysis CMOS FPGA VHDL Debugging Semiconductors Mixed Signal SystemVerilog EDA Skills  RTL design VLSI SoC ASIC Verilog Functional Verification Static Timing Analysis CMOS FPGA VHDL Debugging Semiconductors Mixed Signal SystemVerilog EDA RTL design VLSI SoC ASIC Verilog Functional Verification Static Timing Analysis CMOS FPGA VHDL Debugging Semiconductors Mixed Signal SystemVerilog EDA RTL design VLSI SoC ASIC Verilog Functional Verification Static Timing Analysis CMOS FPGA VHDL Debugging Semiconductors Mixed Signal SystemVerilog EDA Education Indian Institute of Technology, Bombay M.Tech,  Microelectronics 1998  \u2013 2000 Indian Institute of Technology, Bombay M.Tech,  Microelectronics 1998  \u2013 2000 Indian Institute of Technology, Bombay M.Tech,  Microelectronics 1998  \u2013 2000 Indian Institute of Technology, Bombay M.Tech,  Microelectronics 1998  \u2013 2000 ", "Experience Microprocessor Design Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Hillsboro Graduate Technical Intern : Verification Engineer Intel Corporation January 2013  \u2013  May 2013  (5 months) Hillsboro,OR Developing regression tests for finding bugs on the cache side of the processor \nVerifying the paging system of the processor and finding bugs in the same \nCreating scripting tools to automate the regression test to have a random set of instructions \nWorking on Specmen.e and Cadence Verdi to identify faults in RTL Research Student Worker University of Southern California October 2011  \u2013  May 2012  (8 months) Greater Los Angeles Area Blind Aid product development \nDevelopment of a TCP/IP protocol to transfer image data across Wireless network. \nDeveloping Door Number detection using Images and SURF algorithm in OpenCV and PCL(Point Cloud Library) \nDetection of Obstacles to help blind people Navigate Microprocessor Design Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Hillsboro Microprocessor Design Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Hillsboro Graduate Technical Intern : Verification Engineer Intel Corporation January 2013  \u2013  May 2013  (5 months) Hillsboro,OR Developing regression tests for finding bugs on the cache side of the processor \nVerifying the paging system of the processor and finding bugs in the same \nCreating scripting tools to automate the regression test to have a random set of instructions \nWorking on Specmen.e and Cadence Verdi to identify faults in RTL Graduate Technical Intern : Verification Engineer Intel Corporation January 2013  \u2013  May 2013  (5 months) Hillsboro,OR Developing regression tests for finding bugs on the cache side of the processor \nVerifying the paging system of the processor and finding bugs in the same \nCreating scripting tools to automate the regression test to have a random set of instructions \nWorking on Specmen.e and Cadence Verdi to identify faults in RTL Research Student Worker University of Southern California October 2011  \u2013  May 2012  (8 months) Greater Los Angeles Area Blind Aid product development \nDevelopment of a TCP/IP protocol to transfer image data across Wireless network. \nDeveloping Door Number detection using Images and SURF algorithm in OpenCV and PCL(Point Cloud Library) \nDetection of Obstacles to help blind people Navigate Research Student Worker University of Southern California October 2011  \u2013  May 2012  (8 months) Greater Los Angeles Area Blind Aid product development \nDevelopment of a TCP/IP protocol to transfer image data across Wireless network. \nDeveloping Door Number detection using Images and SURF algorithm in OpenCV and PCL(Point Cloud Library) \nDetection of Obstacles to help blind people Navigate Languages   Skills Skills     Education University of Southern California Master of Science (MS),  Electrical Engineering VLSI 2011  \u2013 2013 University of Mumbai Bachelor of Engineering,  Electronics and Telecommunications 2007  \u2013 2011 University of Southern California Master of Science (MS),  Electrical Engineering VLSI 2011  \u2013 2013 University of Southern California Master of Science (MS),  Electrical Engineering VLSI 2011  \u2013 2013 University of Southern California Master of Science (MS),  Electrical Engineering VLSI 2011  \u2013 2013 University of Mumbai Bachelor of Engineering,  Electronics and Telecommunications 2007  \u2013 2011 University of Mumbai Bachelor of Engineering,  Electronics and Telecommunications 2007  \u2013 2011 University of Mumbai Bachelor of Engineering,  Electronics and Telecommunications 2007  \u2013 2011 Honors & Awards Best Research Demo Ming Hseih Department of Electrical Engineering April 2012 The Ming Hsieh Institute hosted the Second Annual Ming Hsieh Department of Electrical Engineering Research Festival on Friday, April 20, 2012. The Research Festival is a day-long event that showcases EE Ph.D. student research through posters and oral presentations. The award was given for the Blind Aid System to help indoor Navigation. Best Research Demo Ming Hseih Department of Electrical Engineering April 2012 The Ming Hsieh Institute hosted the Second Annual Ming Hsieh Department of Electrical Engineering Research Festival on Friday, April 20, 2012. The Research Festival is a day-long event that showcases EE Ph.D. student research through posters and oral presentations. The award was given for the Blind Aid System to help indoor Navigation. Best Research Demo Ming Hseih Department of Electrical Engineering April 2012 The Ming Hsieh Institute hosted the Second Annual Ming Hsieh Department of Electrical Engineering Research Festival on Friday, April 20, 2012. The Research Festival is a day-long event that showcases EE Ph.D. student research through posters and oral presentations. The award was given for the Blind Aid System to help indoor Navigation. Best Research Demo Ming Hseih Department of Electrical Engineering April 2012 The Ming Hsieh Institute hosted the Second Annual Ming Hsieh Department of Electrical Engineering Research Festival on Friday, April 20, 2012. The Research Festival is a day-long event that showcases EE Ph.D. student research through posters and oral presentations. The award was given for the Blind Aid System to help indoor Navigation. ", "Experience Microprocessor Design Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) Fort Collins, Colorado Area Process Integration Engineer Intel Corporation August 2000  \u2013  May 2007  (6 years 10 months) Colorado Springs, Colorado Area F-16 Weapons System Specialist United States Air Force December 1996  \u2013  August 2002  (5 years 9 months) Microprocessor Design Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) Fort Collins, Colorado Area Microprocessor Design Engineer Intel Corporation June 2007  \u2013 Present (8 years 3 months) Fort Collins, Colorado Area Process Integration Engineer Intel Corporation August 2000  \u2013  May 2007  (6 years 10 months) Colorado Springs, Colorado Area Process Integration Engineer Intel Corporation August 2000  \u2013  May 2007  (6 years 10 months) Colorado Springs, Colorado Area F-16 Weapons System Specialist United States Air Force December 1996  \u2013  August 2002  (5 years 9 months) F-16 Weapons System Specialist United States Air Force December 1996  \u2013  August 2002  (5 years 9 months) Skills SPC Team Leadership Design of Experiments Program Management JMP Semiconductors Semiconductor Industry Microsoft Office Skills  SPC Team Leadership Design of Experiments Program Management JMP Semiconductors Semiconductor Industry Microsoft Office SPC Team Leadership Design of Experiments Program Management JMP Semiconductors Semiconductor Industry Microsoft Office SPC Team Leadership Design of Experiments Program Management JMP Semiconductors Semiconductor Industry Microsoft Office Education Oregon State University 1992  \u2013 1996 Oregon State University 1992  \u2013 1996 Oregon State University 1992  \u2013 1996 Oregon State University 1992  \u2013 1996 ", "Experience Microprocessor Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Portland, Oregon Area Intern Broadcom January 2011  \u2013  May 2011  (5 months) Responsibilities include:  \n- participate in block level architecture design  \n- provide detailed lowlevel block-level design document \n- develop and execute thorough block level simulation and lab \nverification plan  \n- participate in the emulation platform development and lab debugging Programmer Analyst Cognizant Technology Solutions December 2007  \u2013  July 2009  (1 year 8 months) \u2022 Developed, maintained and tested web-based applications for an online auction and shopping company using Java technology (AJAX, JavaScript, CSS, HTML) and MySQL \n\u2022\tWrote JUnits and test suites for web-based applications \n\u2022\tLead the Quality Engineering Team for few projects Microprocessor Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Portland, Oregon Area Microprocessor Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Portland, Oregon Area Intern Broadcom January 2011  \u2013  May 2011  (5 months) Responsibilities include:  \n- participate in block level architecture design  \n- provide detailed lowlevel block-level design document \n- develop and execute thorough block level simulation and lab \nverification plan  \n- participate in the emulation platform development and lab debugging Intern Broadcom January 2011  \u2013  May 2011  (5 months) Responsibilities include:  \n- participate in block level architecture design  \n- provide detailed lowlevel block-level design document \n- develop and execute thorough block level simulation and lab \nverification plan  \n- participate in the emulation platform development and lab debugging Programmer Analyst Cognizant Technology Solutions December 2007  \u2013  July 2009  (1 year 8 months) \u2022 Developed, maintained and tested web-based applications for an online auction and shopping company using Java technology (AJAX, JavaScript, CSS, HTML) and MySQL \n\u2022\tWrote JUnits and test suites for web-based applications \n\u2022\tLead the Quality Engineering Team for few projects Programmer Analyst Cognizant Technology Solutions December 2007  \u2013  July 2009  (1 year 8 months) \u2022 Developed, maintained and tested web-based applications for an online auction and shopping company using Java technology (AJAX, JavaScript, CSS, HTML) and MySQL \n\u2022\tWrote JUnits and test suites for web-based applications \n\u2022\tLead the Quality Engineering Team for few projects Skills ASIC FPGA VLSI Static Timing Analysis ModelSim Integrated Circuit... VHDL Logic Design Simulations Debugging Microprocessors Digital Electronics Circuit Design Computer Architecture Skills  ASIC FPGA VLSI Static Timing Analysis ModelSim Integrated Circuit... VHDL Logic Design Simulations Debugging Microprocessors Digital Electronics Circuit Design Computer Architecture ASIC FPGA VLSI Static Timing Analysis ModelSim Integrated Circuit... VHDL Logic Design Simulations Debugging Microprocessors Digital Electronics Circuit Design Computer Architecture ASIC FPGA VLSI Static Timing Analysis ModelSim Integrated Circuit... VHDL Logic Design Simulations Debugging Microprocessors Digital Electronics Circuit Design Computer Architecture Education University of Southern California MS,  Electrical Engineering(VLSI Design) 2009  \u2013 2011 COURSEWORK :- \nComputer Systems Organization  \nMOS VLSI Circuit Design  \nAnalog and Non-Linear Integrated Circuit Design \nAsynchronous VLSI Design  \nVLSI System Design (back end)  \nMixed-Signal Integrated Circuit Design \nVLSI System Design (front end)  \nVLSI Computer Aided Design  \nDigital System Design \u2013 Tools and Techniques \n \n \nPROJECT EXPERIENCE:- \nDDR2 SDRAM Memory Controller Design (ASIC Design) \nTools: NC-Verilog  \n \nProcessor based on Tomasulo algorithm (FPGA Implementation) \nTools: Xilinx ISE, ModelSim (VHDL)  \n \n32-bit MIPS 5 stage pipelined CPU design (FPGA Implementation)  \nTools: Xilinx ISE, ePD, ModelSim (VHDL) University of Southern California MS,  Electrical Engineering(VLSI Design) 2009  \u2013 2011 COURSEWORK :- \nComputer Systems Organization  \nMOS VLSI Circuit Design  \nAnalog and Non-Linear Integrated Circuit Design \nAsynchronous VLSI Design  \nVLSI System Design (back end)  \nMixed-Signal Integrated Circuit Design \nVLSI System Design (front end)  \nVLSI Computer Aided Design  \nDigital System Design \u2013 Tools and Techniques \n \n \nPROJECT EXPERIENCE:- \nDDR2 SDRAM Memory Controller Design (ASIC Design) \nTools: NC-Verilog  \n \nProcessor based on Tomasulo algorithm (FPGA Implementation) \nTools: Xilinx ISE, ModelSim (VHDL)  \n \n32-bit MIPS 5 stage pipelined CPU design (FPGA Implementation)  \nTools: Xilinx ISE, ePD, ModelSim (VHDL) University of Southern California MS,  Electrical Engineering(VLSI Design) 2009  \u2013 2011 COURSEWORK :- \nComputer Systems Organization  \nMOS VLSI Circuit Design  \nAnalog and Non-Linear Integrated Circuit Design \nAsynchronous VLSI Design  \nVLSI System Design (back end)  \nMixed-Signal Integrated Circuit Design \nVLSI System Design (front end)  \nVLSI Computer Aided Design  \nDigital System Design \u2013 Tools and Techniques \n \n \nPROJECT EXPERIENCE:- \nDDR2 SDRAM Memory Controller Design (ASIC Design) \nTools: NC-Verilog  \n \nProcessor based on Tomasulo algorithm (FPGA Implementation) \nTools: Xilinx ISE, ModelSim (VHDL)  \n \n32-bit MIPS 5 stage pipelined CPU design (FPGA Implementation)  \nTools: Xilinx ISE, ePD, ModelSim (VHDL) University of Southern California MS,  Electrical Engineering(VLSI Design) 2009  \u2013 2011 COURSEWORK :- \nComputer Systems Organization  \nMOS VLSI Circuit Design  \nAnalog and Non-Linear Integrated Circuit Design \nAsynchronous VLSI Design  \nVLSI System Design (back end)  \nMixed-Signal Integrated Circuit Design \nVLSI System Design (front end)  \nVLSI Computer Aided Design  \nDigital System Design \u2013 Tools and Techniques \n \n \nPROJECT EXPERIENCE:- \nDDR2 SDRAM Memory Controller Design (ASIC Design) \nTools: NC-Verilog  \n \nProcessor based on Tomasulo algorithm (FPGA Implementation) \nTools: Xilinx ISE, ModelSim (VHDL)  \n \n32-bit MIPS 5 stage pipelined CPU design (FPGA Implementation)  \nTools: Xilinx ISE, ePD, ModelSim (VHDL) ", "Experience Microprocessor Design Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Portland, Oregon Area designing micro-architecture, verilog based implementation, understanding SOC methodology, Pre-Si IP design, Many Integrated Core architectures Graduate Student University of Maryland August 2011  \u2013  May 2013  (1 year 10 months) United States Low Power Design \nProcessor Architecture \nDigital Design Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, Oregon Intel MIC Power Management Design Team Intern GE January 2011  \u2013  June 2011  (6 months) Designed Sensor Coils for Surface Crack Detection in Aircraft Engines. Intern National Semiconductor (Texas Instruments) May 2010  \u2013  July 2010  (3 months) Architecture Design and Implementation for a loop based 20 bit DAC of 1ppm nonlinearity Intern CSIR-Central Electronics Engineering Research Institute (CSIR-CEERI) May 2009  \u2013  July 2009  (3 months) Rajasthan, India Video based Object Tracking on FPGA Microprocessor Design Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Portland, Oregon Area designing micro-architecture, verilog based implementation, understanding SOC methodology, Pre-Si IP design, Many Integrated Core architectures Microprocessor Design Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Portland, Oregon Area designing micro-architecture, verilog based implementation, understanding SOC methodology, Pre-Si IP design, Many Integrated Core architectures Graduate Student University of Maryland August 2011  \u2013  May 2013  (1 year 10 months) United States Low Power Design \nProcessor Architecture \nDigital Design Graduate Student University of Maryland August 2011  \u2013  May 2013  (1 year 10 months) United States Low Power Design \nProcessor Architecture \nDigital Design Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, Oregon Intel MIC Power Management Design Team Intern Intel Corporation May 2012  \u2013  August 2012  (4 months) Hillsboro, Oregon Intel MIC Power Management Design Team Intern GE January 2011  \u2013  June 2011  (6 months) Designed Sensor Coils for Surface Crack Detection in Aircraft Engines. Intern GE January 2011  \u2013  June 2011  (6 months) Designed Sensor Coils for Surface Crack Detection in Aircraft Engines. Intern National Semiconductor (Texas Instruments) May 2010  \u2013  July 2010  (3 months) Architecture Design and Implementation for a loop based 20 bit DAC of 1ppm nonlinearity Intern National Semiconductor (Texas Instruments) May 2010  \u2013  July 2010  (3 months) Architecture Design and Implementation for a loop based 20 bit DAC of 1ppm nonlinearity Intern CSIR-Central Electronics Engineering Research Institute (CSIR-CEERI) May 2009  \u2013  July 2009  (3 months) Rajasthan, India Video based Object Tracking on FPGA Intern CSIR-Central Electronics Engineering Research Institute (CSIR-CEERI) May 2009  \u2013  July 2009  (3 months) Rajasthan, India Video based Object Tracking on FPGA Languages English Hindi English Hindi English Hindi Skills Algorithms Verilog Computer Architecture C C++ Java Unix RTL coding Processors Hardware Architecture Bash SystemVerilog Power Management Microarchitecture CPU design Power Optimization Python Debugging Labview Matlab Operating Systems Embedded Systems Low Power Systems Data Structures Algorithm Design CAD Compilers Software Engineering Software Development See 14+ \u00a0 \u00a0 See less Skills  Algorithms Verilog Computer Architecture C C++ Java Unix RTL coding Processors Hardware Architecture Bash SystemVerilog Power Management Microarchitecture CPU design Power Optimization Python Debugging Labview Matlab Operating Systems Embedded Systems Low Power Systems Data Structures Algorithm Design CAD Compilers Software Engineering Software Development See 14+ \u00a0 \u00a0 See less Algorithms Verilog Computer Architecture C C++ Java Unix RTL coding Processors Hardware Architecture Bash SystemVerilog Power Management Microarchitecture CPU design Power Optimization Python Debugging Labview Matlab Operating Systems Embedded Systems Low Power Systems Data Structures Algorithm Design CAD Compilers Software Engineering Software Development See 14+ \u00a0 \u00a0 See less Algorithms Verilog Computer Architecture C C++ Java Unix RTL coding Processors Hardware Architecture Bash SystemVerilog Power Management Microarchitecture CPU design Power Optimization Python Debugging Labview Matlab Operating Systems Embedded Systems Low Power Systems Data Structures Algorithm Design CAD Compilers Software Engineering Software Development See 14+ \u00a0 \u00a0 See less Education University of Maryland College Park Master of Science (M.S.),  Computer Engineering 2011  \u2013 2013 Computer Engineering Design, Computer Architecture, High Performance Computing, Birla Institute of Technology and Science B.E,  Electronics and Instrumentation 2007  \u2013 2011 Digital Design, Verilog Coding, FPGA based implementation, Algorithms & Data Structures Activities and Societies:\u00a0 Technical Event Management University of Maryland College Park Master of Science (M.S.),  Computer Engineering 2011  \u2013 2013 Computer Engineering Design, Computer Architecture, High Performance Computing, University of Maryland College Park Master of Science (M.S.),  Computer Engineering 2011  \u2013 2013 Computer Engineering Design, Computer Architecture, High Performance Computing, University of Maryland College Park Master of Science (M.S.),  Computer Engineering 2011  \u2013 2013 Computer Engineering Design, Computer Architecture, High Performance Computing, Birla Institute of Technology and Science B.E,  Electronics and Instrumentation 2007  \u2013 2011 Digital Design, Verilog Coding, FPGA based implementation, Algorithms & Data Structures Activities and Societies:\u00a0 Technical Event Management Birla Institute of Technology and Science B.E,  Electronics and Instrumentation 2007  \u2013 2011 Digital Design, Verilog Coding, FPGA based implementation, Algorithms & Data Structures Activities and Societies:\u00a0 Technical Event Management Birla Institute of Technology and Science B.E,  Electronics and Instrumentation 2007  \u2013 2011 Digital Design, Verilog Coding, FPGA based implementation, Algorithms & Data Structures Activities and Societies:\u00a0 Technical Event Management ", "Experience Microprocessor Design Engineer Intel Corporation March 2009  \u2013 Present (6 years 6 months) Microprocessor Design Engineer Intel Corporation March 2009  \u2013 Present (6 years 6 months) Microprocessor Design Engineer Intel Corporation March 2009  \u2013 Present (6 years 6 months) Skills RTL design Logic Synthesis Clock Tree Synthesis Place & Route Perl TCL C++ C VLSI Skills  RTL design Logic Synthesis Clock Tree Synthesis Place & Route Perl TCL C++ C VLSI RTL design Logic Synthesis Clock Tree Synthesis Place & Route Perl TCL C++ C VLSI RTL design Logic Synthesis Clock Tree Synthesis Place & Route Perl TCL C++ C VLSI Education Portland State University Master of Science (M.S.),  Electrical and Electronics Engineering 2006  \u2013 2009 University of Mumbai Bachelor's degree,  Electrical and Electronics Engineering Portland State University Master of Science (M.S.),  Electrical and Electronics Engineering 2006  \u2013 2009 Portland State University Master of Science (M.S.),  Electrical and Electronics Engineering 2006  \u2013 2009 Portland State University Master of Science (M.S.),  Electrical and Electronics Engineering 2006  \u2013 2009 University of Mumbai Bachelor's degree,  Electrical and Electronics Engineering University of Mumbai Bachelor's degree,  Electrical and Electronics Engineering University of Mumbai Bachelor's degree,  Electrical and Electronics Engineering ", "Experience Sr. Component Debug Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Folsom Ca Primary responsibility was yield debug and Failure Isolation on 22 and 14nm process technologies. Use LTM/Probe/Lada and Irem data to root cause silicon failures and prepared detailed instructions for Failure Analysis Engineer to validate failure using NanoProber. Performed Min Vcc studies on 10nm process to develop design guidelines to ensure Min Vcc/Performace targets will be met. Sr. Microprocessor Design Engineer Intel Corporation June 2000  \u2013  August 2012  (12 years 3 months) Folsom Ca Designed Domino Datapath and Large Signal Array Functional Unit Blocks on a microprocessor design project which utilizes Intel's next generation 22 and 14 nanometer process technologies. Responsible for custom circuit design which met area, timing, noise and other performance metrics while maintaining a low power budget which was required to meet project specifications. Other responsibilities included formal verification after RTL changes due to feature enhancements. Specialized in Electrical Rule Checking (ERC) flows which ensure circuit rules and design limits were followed to ensure circuit health and quality. Responsibilities included definition of rules, dynamic simulations to determine numeric design limits and assisted Design Engineers on resolving violations. Product Development Engineer Intel Corporation June 1999  \u2013  June 2000  (1 year 1 month) Folsom Ca Responsible for analyzing health and performance of server class microprocessor. Analyzed product yields and used statistical analysis to generate an accurate Binsplit Model. Performed data analysis to find the relationships between frequency performance with leakage and dynamic current along with transistor size. Experience in ASAP test programs on the Slumberger 9000 ATE VLSI tester. Performed thermal analysis and characterization on desktop class microprocessor. Characterized thermal diode voltage characteristics to determine the effects of temperature and core frequency loss due to die heating. Sr. Component Debug Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Folsom Ca Primary responsibility was yield debug and Failure Isolation on 22 and 14nm process technologies. Use LTM/Probe/Lada and Irem data to root cause silicon failures and prepared detailed instructions for Failure Analysis Engineer to validate failure using NanoProber. Performed Min Vcc studies on 10nm process to develop design guidelines to ensure Min Vcc/Performace targets will be met. Sr. Component Debug Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Folsom Ca Primary responsibility was yield debug and Failure Isolation on 22 and 14nm process technologies. Use LTM/Probe/Lada and Irem data to root cause silicon failures and prepared detailed instructions for Failure Analysis Engineer to validate failure using NanoProber. Performed Min Vcc studies on 10nm process to develop design guidelines to ensure Min Vcc/Performace targets will be met. Sr. Microprocessor Design Engineer Intel Corporation June 2000  \u2013  August 2012  (12 years 3 months) Folsom Ca Designed Domino Datapath and Large Signal Array Functional Unit Blocks on a microprocessor design project which utilizes Intel's next generation 22 and 14 nanometer process technologies. Responsible for custom circuit design which met area, timing, noise and other performance metrics while maintaining a low power budget which was required to meet project specifications. Other responsibilities included formal verification after RTL changes due to feature enhancements. Specialized in Electrical Rule Checking (ERC) flows which ensure circuit rules and design limits were followed to ensure circuit health and quality. Responsibilities included definition of rules, dynamic simulations to determine numeric design limits and assisted Design Engineers on resolving violations. Sr. Microprocessor Design Engineer Intel Corporation June 2000  \u2013  August 2012  (12 years 3 months) Folsom Ca Designed Domino Datapath and Large Signal Array Functional Unit Blocks on a microprocessor design project which utilizes Intel's next generation 22 and 14 nanometer process technologies. Responsible for custom circuit design which met area, timing, noise and other performance metrics while maintaining a low power budget which was required to meet project specifications. Other responsibilities included formal verification after RTL changes due to feature enhancements. Specialized in Electrical Rule Checking (ERC) flows which ensure circuit rules and design limits were followed to ensure circuit health and quality. Responsibilities included definition of rules, dynamic simulations to determine numeric design limits and assisted Design Engineers on resolving violations. Product Development Engineer Intel Corporation June 1999  \u2013  June 2000  (1 year 1 month) Folsom Ca Responsible for analyzing health and performance of server class microprocessor. Analyzed product yields and used statistical analysis to generate an accurate Binsplit Model. Performed data analysis to find the relationships between frequency performance with leakage and dynamic current along with transistor size. Experience in ASAP test programs on the Slumberger 9000 ATE VLSI tester. Performed thermal analysis and characterization on desktop class microprocessor. Characterized thermal diode voltage characteristics to determine the effects of temperature and core frequency loss due to die heating. Product Development Engineer Intel Corporation June 1999  \u2013  June 2000  (1 year 1 month) Folsom Ca Responsible for analyzing health and performance of server class microprocessor. Analyzed product yields and used statistical analysis to generate an accurate Binsplit Model. Performed data analysis to find the relationships between frequency performance with leakage and dynamic current along with transistor size. Experience in ASAP test programs on the Slumberger 9000 ATE VLSI tester. Performed thermal analysis and characterization on desktop class microprocessor. Characterized thermal diode voltage characteristics to determine the effects of temperature and core frequency loss due to die heating. Skills Verilog ASIC SystemVerilog Static Timing Analysis SoC VLSI Skills  Verilog ASIC SystemVerilog Static Timing Analysis SoC VLSI Verilog ASIC SystemVerilog Static Timing Analysis SoC VLSI Verilog ASIC SystemVerilog Static Timing Analysis SoC VLSI Education California State University-Sacramento Electrical Engineering 1995  \u2013 1999 California State University-Sacramento Electrical Engineering 1995  \u2013 1999 California State University-Sacramento Electrical Engineering 1995  \u2013 1999 California State University-Sacramento Electrical Engineering 1995  \u2013 1999 ", "Summary A talented engineering professional with extensive experience in hardware design. Expertise in total product development lifecycle: research, planning, design, development, and test. Knowledgeable in programming languages, system debugging, and application support. An analytical and passionate individual who enjoys working both with a team and independently to consistently meet deadlines. Summary A talented engineering professional with extensive experience in hardware design. Expertise in total product development lifecycle: research, planning, design, development, and test. Knowledgeable in programming languages, system debugging, and application support. An analytical and passionate individual who enjoys working both with a team and independently to consistently meet deadlines. A talented engineering professional with extensive experience in hardware design. Expertise in total product development lifecycle: research, planning, design, development, and test. Knowledgeable in programming languages, system debugging, and application support. An analytical and passionate individual who enjoys working both with a team and independently to consistently meet deadlines. A talented engineering professional with extensive experience in hardware design. Expertise in total product development lifecycle: research, planning, design, development, and test. Knowledgeable in programming languages, system debugging, and application support. An analytical and passionate individual who enjoys working both with a team and independently to consistently meet deadlines. Experience Storage Systems Engineer Hewlett-Packard November 2012  \u2013 Present (2 years 10 months) Design Engineering Contractor AMD January 2012  \u2013  October 2012  (10 months) Fort Collins, Colorado Area Responsible for building multiple circuit blocks as member of Array Technology Team, including circuit implementations used in L2 and L3 caches for various SoC designs. Place-and-route experience with Synopsys IC Compiler, Timing Analysis using Synopsys Primetime. Experimented with various low-power synthesis flows to determine feasibility and impact to timing results. Microprocessor Design Engineer Intel Corporation May 2007  \u2013  April 2011  (4 years) Designed and implemented multiple circuit blocks within the front-end of the Poulson Itanium microprocessor design. Responsibilities included schematic capture, timing analysis, physical layout, functional equivalence against Verilog models, DRC and LVS. \nInvestigated and created a method to make changes to the tape-in database based on timing and functional feedback. \nAuthored a Python program to measure frequencies on the chip in the `post-silicon' phase of the design. \nAdditional scripting experience with Perl to capture slope timing information. \nInvolved in sourcing, debugging, and fixing electrical issues, primarily slow timing paths. ASIC Design Engineer Hewlett-Packard Corporation September 2006  \u2013  May 2007  (9 months) Designed circuit blocks using Cadence automation tools for an Itanium chipset ASIC. \nImplemented the clock distribution tree for the chip to ensure strong digital signal quality and low clock jitter. Applications Engineer Cypress Semiconductor June 2000  \u2013  December 2002  (2 years 7 months) Developed and tested Verilog simulation models for QDR2\u2122 SRAM, and created BSDL simulation models for all of Cypress\u2019s synchronous memory products. Also created many other Verilog, VHDL, HSPICE, and IBIS models. Authored application notes, technical papers, device datasheets, and marketing material. Storage Systems Engineer Hewlett-Packard November 2012  \u2013 Present (2 years 10 months) Storage Systems Engineer Hewlett-Packard November 2012  \u2013 Present (2 years 10 months) Design Engineering Contractor AMD January 2012  \u2013  October 2012  (10 months) Fort Collins, Colorado Area Responsible for building multiple circuit blocks as member of Array Technology Team, including circuit implementations used in L2 and L3 caches for various SoC designs. Place-and-route experience with Synopsys IC Compiler, Timing Analysis using Synopsys Primetime. Experimented with various low-power synthesis flows to determine feasibility and impact to timing results. Design Engineering Contractor AMD January 2012  \u2013  October 2012  (10 months) Fort Collins, Colorado Area Responsible for building multiple circuit blocks as member of Array Technology Team, including circuit implementations used in L2 and L3 caches for various SoC designs. Place-and-route experience with Synopsys IC Compiler, Timing Analysis using Synopsys Primetime. Experimented with various low-power synthesis flows to determine feasibility and impact to timing results. Microprocessor Design Engineer Intel Corporation May 2007  \u2013  April 2011  (4 years) Designed and implemented multiple circuit blocks within the front-end of the Poulson Itanium microprocessor design. Responsibilities included schematic capture, timing analysis, physical layout, functional equivalence against Verilog models, DRC and LVS. \nInvestigated and created a method to make changes to the tape-in database based on timing and functional feedback. \nAuthored a Python program to measure frequencies on the chip in the `post-silicon' phase of the design. \nAdditional scripting experience with Perl to capture slope timing information. \nInvolved in sourcing, debugging, and fixing electrical issues, primarily slow timing paths. Microprocessor Design Engineer Intel Corporation May 2007  \u2013  April 2011  (4 years) Designed and implemented multiple circuit blocks within the front-end of the Poulson Itanium microprocessor design. Responsibilities included schematic capture, timing analysis, physical layout, functional equivalence against Verilog models, DRC and LVS. \nInvestigated and created a method to make changes to the tape-in database based on timing and functional feedback. \nAuthored a Python program to measure frequencies on the chip in the `post-silicon' phase of the design. \nAdditional scripting experience with Perl to capture slope timing information. \nInvolved in sourcing, debugging, and fixing electrical issues, primarily slow timing paths. ASIC Design Engineer Hewlett-Packard Corporation September 2006  \u2013  May 2007  (9 months) Designed circuit blocks using Cadence automation tools for an Itanium chipset ASIC. \nImplemented the clock distribution tree for the chip to ensure strong digital signal quality and low clock jitter. ASIC Design Engineer Hewlett-Packard Corporation September 2006  \u2013  May 2007  (9 months) Designed circuit blocks using Cadence automation tools for an Itanium chipset ASIC. \nImplemented the clock distribution tree for the chip to ensure strong digital signal quality and low clock jitter. Applications Engineer Cypress Semiconductor June 2000  \u2013  December 2002  (2 years 7 months) Developed and tested Verilog simulation models for QDR2\u2122 SRAM, and created BSDL simulation models for all of Cypress\u2019s synchronous memory products. Also created many other Verilog, VHDL, HSPICE, and IBIS models. Authored application notes, technical papers, device datasheets, and marketing material. Applications Engineer Cypress Semiconductor June 2000  \u2013  December 2002  (2 years 7 months) Developed and tested Verilog simulation models for QDR2\u2122 SRAM, and created BSDL simulation models for all of Cypress\u2019s synchronous memory products. Also created many other Verilog, VHDL, HSPICE, and IBIS models. Authored application notes, technical papers, device datasheets, and marketing material. Skills VLSI ASIC Verilog Logic Design Circuit Design Computer Architecture Processors SystemVerilog EDA Physical Design Static Timing Analysis Microprocessors Perl Debugging Skills  VLSI ASIC Verilog Logic Design Circuit Design Computer Architecture Processors SystemVerilog EDA Physical Design Static Timing Analysis Microprocessors Perl Debugging VLSI ASIC Verilog Logic Design Circuit Design Computer Architecture Processors SystemVerilog EDA Physical Design Static Timing Analysis Microprocessors Perl Debugging VLSI ASIC Verilog Logic Design Circuit Design Computer Architecture Processors SystemVerilog EDA Physical Design Static Timing Analysis Microprocessors Perl Debugging Education University of Michigan MSE,  Electrical Engineering 2003  \u2013 2006 Activities and Societies:\u00a0 Michigan Marching Band University of Michigan BSE,  Electrical Engineering 1996  \u2013 2000 University of Michigan MSE,  Electrical Engineering 2003  \u2013 2006 Activities and Societies:\u00a0 Michigan Marching Band University of Michigan MSE,  Electrical Engineering 2003  \u2013 2006 Activities and Societies:\u00a0 Michigan Marching Band University of Michigan MSE,  Electrical Engineering 2003  \u2013 2006 Activities and Societies:\u00a0 Michigan Marching Band University of Michigan BSE,  Electrical Engineering 1996  \u2013 2000 University of Michigan BSE,  Electrical Engineering 1996  \u2013 2000 University of Michigan BSE,  Electrical Engineering 1996  \u2013 2000 ", "Experience Business Performance Engineer KeyDrivers 2008  \u2013  2012  (4 years) Atlanta, GA Consulted at tier-1 client to pilot manually piecing together several organizations KeyDrivers of performance and strategic priorities. Based on deep-dive Executive, Mid and Entry-level interviews across diverse strategic and operational scenarios. Applied engineering mindset to root-cause and perfect methods of solving common performance problems. In a manner influenced and approved by seasoned Leaders dealing with the demanding realities of running business in an economic downturn. Microprocessor Design Engineer Intel Corporation 2000  \u2013  2006  (6 years) Shannon Ireland, Hudson MA, Chandler AZ, Atlanta GA. Microprocessor Design Engineer on Intel Network Processors used in high-performance Internet infrastructure devices. (IXP425, IXP2400 and IXP2800). Followed by rotations into Technical Marketing and Business Development roles on IXP product line. Business Performance Engineer KeyDrivers 2008  \u2013  2012  (4 years) Atlanta, GA Consulted at tier-1 client to pilot manually piecing together several organizations KeyDrivers of performance and strategic priorities. Based on deep-dive Executive, Mid and Entry-level interviews across diverse strategic and operational scenarios. Applied engineering mindset to root-cause and perfect methods of solving common performance problems. In a manner influenced and approved by seasoned Leaders dealing with the demanding realities of running business in an economic downturn. Business Performance Engineer KeyDrivers 2008  \u2013  2012  (4 years) Atlanta, GA Consulted at tier-1 client to pilot manually piecing together several organizations KeyDrivers of performance and strategic priorities. Based on deep-dive Executive, Mid and Entry-level interviews across diverse strategic and operational scenarios. Applied engineering mindset to root-cause and perfect methods of solving common performance problems. In a manner influenced and approved by seasoned Leaders dealing with the demanding realities of running business in an economic downturn. Microprocessor Design Engineer Intel Corporation 2000  \u2013  2006  (6 years) Shannon Ireland, Hudson MA, Chandler AZ, Atlanta GA. Microprocessor Design Engineer on Intel Network Processors used in high-performance Internet infrastructure devices. (IXP425, IXP2400 and IXP2800). Followed by rotations into Technical Marketing and Business Development roles on IXP product line. Microprocessor Design Engineer Intel Corporation 2000  \u2013  2006  (6 years) Shannon Ireland, Hudson MA, Chandler AZ, Atlanta GA. Microprocessor Design Engineer on Intel Network Processors used in high-performance Internet infrastructure devices. (IXP425, IXP2400 and IXP2800). Followed by rotations into Technical Marketing and Business Development roles on IXP product line. Skills Leadership Strategy Management Consulting Marketing Strategy Networking Consulting Analytics Skills  Leadership Strategy Management Consulting Marketing Strategy Networking Consulting Analytics Leadership Strategy Management Consulting Marketing Strategy Networking Consulting Analytics Leadership Strategy Management Consulting Marketing Strategy Networking Consulting Analytics Education Emory University Executive MBA,  Strategic Alignment , Leadership,  Decision Science 2005  \u2013 2007 Distinction in Decision Science. University of Limerick Master of Engineering (M.Eng.),  Electronics and Biomedical Engineering 2000  \u2013 2002 Built and clinically evaluated an EMG (electromyograph) based hardware and software system allowing people with disability to control computer games with their muscle contractions. Clinical trial conducted on cerebral palsy children that yielded statistical significance, proving games can improve their rehabilitation. University of Limerick Bachelor of Engineering (B.Eng.),  Computer Engineering 1996  \u2013 2000 Siemens Young Engineer of the Year - 2000 Emory University Executive MBA,  Strategic Alignment , Leadership,  Decision Science 2005  \u2013 2007 Distinction in Decision Science. Emory University Executive MBA,  Strategic Alignment , Leadership,  Decision Science 2005  \u2013 2007 Distinction in Decision Science. Emory University Executive MBA,  Strategic Alignment , Leadership,  Decision Science 2005  \u2013 2007 Distinction in Decision Science. University of Limerick Master of Engineering (M.Eng.),  Electronics and Biomedical Engineering 2000  \u2013 2002 Built and clinically evaluated an EMG (electromyograph) based hardware and software system allowing people with disability to control computer games with their muscle contractions. Clinical trial conducted on cerebral palsy children that yielded statistical significance, proving games can improve their rehabilitation. University of Limerick Master of Engineering (M.Eng.),  Electronics and Biomedical Engineering 2000  \u2013 2002 Built and clinically evaluated an EMG (electromyograph) based hardware and software system allowing people with disability to control computer games with their muscle contractions. Clinical trial conducted on cerebral palsy children that yielded statistical significance, proving games can improve their rehabilitation. University of Limerick Master of Engineering (M.Eng.),  Electronics and Biomedical Engineering 2000  \u2013 2002 Built and clinically evaluated an EMG (electromyograph) based hardware and software system allowing people with disability to control computer games with their muscle contractions. Clinical trial conducted on cerebral palsy children that yielded statistical significance, proving games can improve their rehabilitation. University of Limerick Bachelor of Engineering (B.Eng.),  Computer Engineering 1996  \u2013 2000 Siemens Young Engineer of the Year - 2000 University of Limerick Bachelor of Engineering (B.Eng.),  Computer Engineering 1996  \u2013 2000 Siemens Young Engineer of the Year - 2000 University of Limerick Bachelor of Engineering (B.Eng.),  Computer Engineering 1996  \u2013 2000 Siemens Young Engineer of the Year - 2000 ", "Languages Spanish Spanish Spanish Skills Perl Circuit Design RF Semiconductors Testing Processors Debugging Physical Design VLSI Analog CMOS Static Timing Analysis Computer Architecture Microprocessors SoC Verilog Simulations ASIC IC DRC Routers EDA TCL Programming Shell Scripting Optimizations Mentor Graphics... Low-power Design Optimization See 14+ \u00a0 \u00a0 See less Skills  Perl Circuit Design RF Semiconductors Testing Processors Debugging Physical Design VLSI Analog CMOS Static Timing Analysis Computer Architecture Microprocessors SoC Verilog Simulations ASIC IC DRC Routers EDA TCL Programming Shell Scripting Optimizations Mentor Graphics... Low-power Design Optimization See 14+ \u00a0 \u00a0 See less Perl Circuit Design RF Semiconductors Testing Processors Debugging Physical Design VLSI Analog CMOS Static Timing Analysis Computer Architecture Microprocessors SoC Verilog Simulations ASIC IC DRC Routers EDA TCL Programming Shell Scripting Optimizations Mentor Graphics... Low-power Design Optimization See 14+ \u00a0 \u00a0 See less Perl Circuit Design RF Semiconductors Testing Processors Debugging Physical Design VLSI Analog CMOS Static Timing Analysis Computer Architecture Microprocessors SoC Verilog Simulations ASIC IC DRC Routers EDA TCL Programming Shell Scripting Optimizations Mentor Graphics... Low-power Design Optimization See 14+ \u00a0 \u00a0 See less "]}