0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/eduar/XilinxProjects/capstone_upsampleby4/capstone_upsampleby4.sim/sim_1/synth/timing/xsim/upsampleby4_time_synth.v,1678984195,verilog,,,,glbl;upsampleby4,,,,,,,,
