#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe8ca604ad0 .scope module, "testbench2" "testbench2" 2 1;
 .timescale 0 0;
v0x7fe8ca633220_0 .net "AluOp", 5 0, v0x7fe8ca632980_0;  1 drivers
v0x7fe8ca633310_0 .net "Alusrc", 0 0, v0x7fe8ca632a50_0;  1 drivers
v0x7fe8ca6333a0_0 .net "Branch", 0 0, v0x7fe8ca632b00_0;  1 drivers
v0x7fe8ca633470_0 .net "Control", 5 0, v0x7fe8ca62dc00_0;  1 drivers
v0x7fe8ca633500_0 .net "JAL", 0 0, v0x7fe8ca632ca0_0;  1 drivers
v0x7fe8ca633610_0 .net "JAL_value", 31 0, v0x7fe8ca6306b0_0;  1 drivers
v0x7fe8ca6336a0_0 .net "Jump", 0 0, v0x7fe8ca632d70_0;  1 drivers
v0x7fe8ca633770_0 .net "MemRead", 0 0, v0x7fe8ca632e00_0;  1 drivers
v0x7fe8ca633840_0 .net "MemWrite", 0 0, v0x7fe8ca632eb0_0;  1 drivers
v0x7fe8ca633950_0 .net "MemtoReg", 0 0, v0x7fe8ca632f60_0;  1 drivers
v0x7fe8ca633a20_0 .net "RegDst", 0 0, v0x7fe8ca633090_0;  1 drivers
v0x7fe8ca633af0_0 .net "RegWrite", 0 0, v0x7fe8ca633120_0;  1 drivers
v0x7fe8ca633bc0_0 .net "alu_control", 5 0, v0x7fe8ca62dcd0_0;  1 drivers
v0x7fe8ca633c90_0 .net "alu_out", 31 0, v0x7fe8ca632250_0;  1 drivers
v0x7fe8ca633d20_0 .net "aux", 31 0, v0x7fe8ca62d0f0_0;  1 drivers
v0x7fe8ca633db0_0 .net "cable1", 31 0, v0x7fe8ca62fdf0_0;  1 drivers
v0x7fe8ca633e40_0 .net "cable2", 31 0, v0x7fe8ca62c7a0_0;  1 drivers
v0x7fe8ca634010_0 .var "clk", 0 0;
v0x7fe8ca6340a0_0 .net "control_out", 3 0, v0x7fe8ca631c80_0;  1 drivers
v0x7fe8ca634130_0 .net "data_out", 31 0, v0x7fe8ca62d570_0;  1 drivers
v0x7fe8ca634200_0 .net "immediate_data", 15 0, v0x7fe8ca62dd70_0;  1 drivers
v0x7fe8ca634290_0 .net "jr", 3 0, v0x7fe8ca62dfc0_0;  1 drivers
v0x7fe8ca634320_0 .net "jump1", 31 0, v0x7fe8ca62fb20_0;  1 drivers
v0x7fe8ca6343f0_0 .net "jumpAdd", 25 0, v0x7fe8ca62e070_0;  1 drivers
v0x7fe8ca6344c0_0 .net "overflow", 0 0, v0x7fe8ca6321c0_0;  1 drivers
v0x7fe8ca634550_0 .net "read1", 4 0, v0x7fe8ca62e120_0;  1 drivers
v0x7fe8ca634620_0 .net "read2", 4 0, v0x7fe8ca62e1d0_0;  1 drivers
v0x7fe8ca6346b0_0 .net "salida1", 31 0, v0x7fe8ca630e70_0;  1 drivers
v0x7fe8ca634780_0 .net "salida2", 31 0, v0x7fe8ca630f80_0;  1 drivers
v0x7fe8ca634810_0 .net "salida3", 31 0, v0x7fe8ca631710_0;  1 drivers
v0x7fe8ca6348e0_0 .net "write", 4 0, v0x7fe8ca62e390_0;  1 drivers
v0x7fe8ca6349b0_0 .net "write2", 4 0, v0x7fe8ca62e950_0;  1 drivers
v0x7fe8ca634a80_0 .net "zero", 0 0, v0x7fe8ca632510_0;  1 drivers
S_0x7fe8ca61caa0 .scope module, "tb10" "mux_data" 2 30, 3 1 0, S_0x7fe8ca604ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_out"
    .port_info 1 /INPUT 32 "alu_out"
    .port_info 2 /INPUT 1 "MemtoReg"
    .port_info 3 /OUTPUT 32 "Write_data"
v0x7fe8ca602140_0 .net "MemtoReg", 0 0, v0x7fe8ca632f60_0;  alias, 1 drivers
v0x7fe8ca62c7a0_0 .var "Write_data", 31 0;
v0x7fe8ca62c850_0 .net "alu_out", 31 0, v0x7fe8ca632250_0;  alias, 1 drivers
v0x7fe8ca62c910_0 .net "data_out", 31 0, v0x7fe8ca62d570_0;  alias, 1 drivers
E_0x7fe8ca603700 .event edge, v0x7fe8ca602140_0, v0x7fe8ca62c910_0, v0x7fe8ca62c850_0;
S_0x7fe8ca62ca20 .scope module, "tb11" "Data_mem" 2 28, 4 1 0, S_0x7fe8ca604ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Instruction"
    .port_info 1 /INPUT 32 "alu_out"
    .port_info 2 /INPUT 32 "salida2"
    .port_info 3 /INPUT 1 "MemWrite"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /OUTPUT 32 "data_out"
    .port_info 6 /OUTPUT 32 "aux"
v0x7fe8ca62ce40_0 .net "Instruction", 5 0, v0x7fe8ca62dc00_0;  alias, 1 drivers
v0x7fe8ca62cee0_0 .net "MemRead", 0 0, v0x7fe8ca632e00_0;  alias, 1 drivers
v0x7fe8ca62cf80_0 .net "MemWrite", 0 0, v0x7fe8ca632eb0_0;  alias, 1 drivers
v0x7fe8ca62d030_0 .net "alu_out", 31 0, v0x7fe8ca632250_0;  alias, 1 drivers
v0x7fe8ca62d0f0_0 .var "aux", 31 0;
v0x7fe8ca62d1d0 .array "data_memory", 31 0, 31 0;
v0x7fe8ca62d570_0 .var "data_out", 31 0;
v0x7fe8ca62d610_0 .var "load", 31 0;
v0x7fe8ca62d6b0_0 .net "salida2", 31 0, v0x7fe8ca630f80_0;  alias, 1 drivers
v0x7fe8ca62d7e0_0 .var "store", 31 0;
v0x7fe8ca62d1d0_0 .array/port v0x7fe8ca62d1d0, 0;
v0x7fe8ca62d1d0_1 .array/port v0x7fe8ca62d1d0, 1;
E_0x7fe8ca62ccd0/0 .event edge, v0x7fe8ca62cee0_0, v0x7fe8ca62c850_0, v0x7fe8ca62d1d0_0, v0x7fe8ca62d1d0_1;
v0x7fe8ca62d1d0_2 .array/port v0x7fe8ca62d1d0, 2;
v0x7fe8ca62d1d0_3 .array/port v0x7fe8ca62d1d0, 3;
v0x7fe8ca62d1d0_4 .array/port v0x7fe8ca62d1d0, 4;
v0x7fe8ca62d1d0_5 .array/port v0x7fe8ca62d1d0, 5;
E_0x7fe8ca62ccd0/1 .event edge, v0x7fe8ca62d1d0_2, v0x7fe8ca62d1d0_3, v0x7fe8ca62d1d0_4, v0x7fe8ca62d1d0_5;
v0x7fe8ca62d1d0_6 .array/port v0x7fe8ca62d1d0, 6;
v0x7fe8ca62d1d0_7 .array/port v0x7fe8ca62d1d0, 7;
v0x7fe8ca62d1d0_8 .array/port v0x7fe8ca62d1d0, 8;
v0x7fe8ca62d1d0_9 .array/port v0x7fe8ca62d1d0, 9;
E_0x7fe8ca62ccd0/2 .event edge, v0x7fe8ca62d1d0_6, v0x7fe8ca62d1d0_7, v0x7fe8ca62d1d0_8, v0x7fe8ca62d1d0_9;
v0x7fe8ca62d1d0_10 .array/port v0x7fe8ca62d1d0, 10;
v0x7fe8ca62d1d0_11 .array/port v0x7fe8ca62d1d0, 11;
v0x7fe8ca62d1d0_12 .array/port v0x7fe8ca62d1d0, 12;
v0x7fe8ca62d1d0_13 .array/port v0x7fe8ca62d1d0, 13;
E_0x7fe8ca62ccd0/3 .event edge, v0x7fe8ca62d1d0_10, v0x7fe8ca62d1d0_11, v0x7fe8ca62d1d0_12, v0x7fe8ca62d1d0_13;
v0x7fe8ca62d1d0_14 .array/port v0x7fe8ca62d1d0, 14;
v0x7fe8ca62d1d0_15 .array/port v0x7fe8ca62d1d0, 15;
v0x7fe8ca62d1d0_16 .array/port v0x7fe8ca62d1d0, 16;
v0x7fe8ca62d1d0_17 .array/port v0x7fe8ca62d1d0, 17;
E_0x7fe8ca62ccd0/4 .event edge, v0x7fe8ca62d1d0_14, v0x7fe8ca62d1d0_15, v0x7fe8ca62d1d0_16, v0x7fe8ca62d1d0_17;
v0x7fe8ca62d1d0_18 .array/port v0x7fe8ca62d1d0, 18;
v0x7fe8ca62d1d0_19 .array/port v0x7fe8ca62d1d0, 19;
v0x7fe8ca62d1d0_20 .array/port v0x7fe8ca62d1d0, 20;
v0x7fe8ca62d1d0_21 .array/port v0x7fe8ca62d1d0, 21;
E_0x7fe8ca62ccd0/5 .event edge, v0x7fe8ca62d1d0_18, v0x7fe8ca62d1d0_19, v0x7fe8ca62d1d0_20, v0x7fe8ca62d1d0_21;
v0x7fe8ca62d1d0_22 .array/port v0x7fe8ca62d1d0, 22;
v0x7fe8ca62d1d0_23 .array/port v0x7fe8ca62d1d0, 23;
v0x7fe8ca62d1d0_24 .array/port v0x7fe8ca62d1d0, 24;
v0x7fe8ca62d1d0_25 .array/port v0x7fe8ca62d1d0, 25;
E_0x7fe8ca62ccd0/6 .event edge, v0x7fe8ca62d1d0_22, v0x7fe8ca62d1d0_23, v0x7fe8ca62d1d0_24, v0x7fe8ca62d1d0_25;
v0x7fe8ca62d1d0_26 .array/port v0x7fe8ca62d1d0, 26;
v0x7fe8ca62d1d0_27 .array/port v0x7fe8ca62d1d0, 27;
v0x7fe8ca62d1d0_28 .array/port v0x7fe8ca62d1d0, 28;
v0x7fe8ca62d1d0_29 .array/port v0x7fe8ca62d1d0, 29;
E_0x7fe8ca62ccd0/7 .event edge, v0x7fe8ca62d1d0_26, v0x7fe8ca62d1d0_27, v0x7fe8ca62d1d0_28, v0x7fe8ca62d1d0_29;
v0x7fe8ca62d1d0_30 .array/port v0x7fe8ca62d1d0, 30;
v0x7fe8ca62d1d0_31 .array/port v0x7fe8ca62d1d0, 31;
E_0x7fe8ca62ccd0/8 .event edge, v0x7fe8ca62d1d0_30, v0x7fe8ca62d1d0_31, v0x7fe8ca62ce40_0, v0x7fe8ca62d610_0;
E_0x7fe8ca62ccd0/9 .event edge, v0x7fe8ca62cf80_0, v0x7fe8ca62d6b0_0, v0x7fe8ca62d7e0_0;
E_0x7fe8ca62ccd0 .event/or E_0x7fe8ca62ccd0/0, E_0x7fe8ca62ccd0/1, E_0x7fe8ca62ccd0/2, E_0x7fe8ca62ccd0/3, E_0x7fe8ca62ccd0/4, E_0x7fe8ca62ccd0/5, E_0x7fe8ca62ccd0/6, E_0x7fe8ca62ccd0/7, E_0x7fe8ca62ccd0/8, E_0x7fe8ca62ccd0/9;
S_0x7fe8ca62d900 .scope module, "tb3" "instruction_memory" 2 14, 5 1 0, S_0x7fe8ca604ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_adress"
    .port_info 1 /OUTPUT 6 "Control"
    .port_info 2 /OUTPUT 5 "read1"
    .port_info 3 /OUTPUT 5 "read2"
    .port_info 4 /OUTPUT 5 "write"
    .port_info 5 /OUTPUT 16 "immediate_data"
    .port_info 6 /OUTPUT 6 "alu_control"
    .port_info 7 /OUTPUT 26 "jumpAdd"
    .port_info 8 /OUTPUT 4 "jr"
v0x7fe8ca62dc00_0 .var "Control", 5 0;
v0x7fe8ca62dcd0_0 .var "alu_control", 5 0;
v0x7fe8ca62dd70_0 .var "immediate_data", 15 0;
v0x7fe8ca62de30_0 .var "instruction", 31 0;
v0x7fe8ca62dee0 .array "instruction_memory", 31 0, 31 0;
v0x7fe8ca62dfc0_0 .var "jr", 3 0;
v0x7fe8ca62e070_0 .var "jumpAdd", 25 0;
v0x7fe8ca62e120_0 .var "read1", 4 0;
v0x7fe8ca62e1d0_0 .var "read2", 4 0;
v0x7fe8ca62e2e0_0 .net "read_adress", 31 0, v0x7fe8ca62fdf0_0;  alias, 1 drivers
v0x7fe8ca62e390_0 .var "write", 4 0;
E_0x7fe8ca62cbe0 .event edge, v0x7fe8ca62e2e0_0;
S_0x7fe8ca62e520 .scope module, "tb4" "mux1n" 2 18, 6 1 0, S_0x7fe8ca604ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read2"
    .port_info 1 /INPUT 5 "write"
    .port_info 2 /INPUT 1 "select1"
    .port_info 3 /OUTPUT 5 "write2"
v0x7fe8ca62e730_0 .net "read2", 4 0, v0x7fe8ca62e1d0_0;  alias, 1 drivers
v0x7fe8ca62e7f0_0 .net "select1", 0 0, v0x7fe8ca633090_0;  alias, 1 drivers
v0x7fe8ca62e880_0 .net "write", 4 0, v0x7fe8ca62e390_0;  alias, 1 drivers
v0x7fe8ca62e950_0 .var "write2", 4 0;
E_0x7fe8ca62e6e0 .event edge, v0x7fe8ca62e7f0_0, v0x7fe8ca62e390_0, v0x7fe8ca62e1d0_0;
S_0x7fe8ca62ea50 .scope module, "tb45" "pc_b" 2 12, 7 1 0, S_0x7fe8ca604ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /INPUT 1 "Branch"
    .port_info 3 /INPUT 1 "Jump"
    .port_info 4 /INPUT 16 "immediate_data"
    .port_info 5 /INPUT 26 "jumpAdd"
    .port_info 6 /OUTPUT 32 "pc"
    .port_info 7 /OUTPUT 32 "jump1"
L_0x7fe8ca633f10 .functor AND 1, v0x7fe8ca632b00_0, v0x7fe8ca632510_0, C4<1>, C4<1>;
v0x7fe8ca62ee10_0 .net "Branch", 0 0, v0x7fe8ca632b00_0;  alias, 1 drivers
v0x7fe8ca62eeb0_0 .net "Jump", 0 0, v0x7fe8ca632d70_0;  alias, 1 drivers
v0x7fe8ca62ef50_0 .net *"_s10", 31 0, L_0x7fe8ca635010;  1 drivers
v0x7fe8ca62f010_0 .net *"_s12", 29 0, L_0x7fe8ca634f30;  1 drivers
L_0x7fe8c0038098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe8ca62f0c0_0 .net *"_s14", 1 0, L_0x7fe8c0038098;  1 drivers
v0x7fe8ca62f1b0_0 .net *"_s19", 3 0, L_0x7fe8ca6352a0;  1 drivers
L_0x7fe8c0038008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe8ca62f260_0 .net/2u *"_s2", 31 0, L_0x7fe8c0038008;  1 drivers
v0x7fe8ca62f310_0 .net *"_s20", 25 0, L_0x7fe8ca635420;  1 drivers
v0x7fe8ca62f3c0_0 .net *"_s22", 23 0, L_0x7fe8ca635340;  1 drivers
L_0x7fe8c00380e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe8ca62f4d0_0 .net *"_s24", 1 0, L_0x7fe8c00380e0;  1 drivers
v0x7fe8ca62f580_0 .net *"_s26", 29 0, L_0x7fe8ca635540;  1 drivers
L_0x7fe8c0038128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe8ca62f630_0 .net *"_s31", 1 0, L_0x7fe8c0038128;  1 drivers
L_0x7fe8c0038050 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe8ca62f6e0_0 .net/2u *"_s6", 15 0, L_0x7fe8c0038050;  1 drivers
v0x7fe8ca62f790_0 .net "branch1", 31 0, L_0x7fe8ca634e10;  1 drivers
v0x7fe8ca62f840_0 .net "branch_add", 31 0, L_0x7fe8ca635130;  1 drivers
v0x7fe8ca62f8f0_0 .net "clk", 0 0, v0x7fe8ca634010_0;  1 drivers
v0x7fe8ca62f990_0 .net "immediate_data", 15 0, v0x7fe8ca62dd70_0;  alias, 1 drivers
v0x7fe8ca62fb20_0 .var "jump1", 31 0;
v0x7fe8ca62fbb0_0 .net "jump2", 31 0, L_0x7fe8ca6356b0;  1 drivers
v0x7fe8ca62fc40_0 .net "jumpAdd", 25 0, v0x7fe8ca62e070_0;  alias, 1 drivers
v0x7fe8ca62fcd0_0 .var "mux1", 31 0;
v0x7fe8ca62fd60_0 .var "npc", 31 0;
v0x7fe8ca62fdf0_0 .var "pc", 31 0;
v0x7fe8ca62feb0_0 .net "pc_in", 31 0, L_0x7fe8ca634d10;  1 drivers
v0x7fe8ca62ff50_0 .net "select_and", 0 0, L_0x7fe8ca633f10;  1 drivers
v0x7fe8ca62fff0_0 .net "zero", 0 0, v0x7fe8ca632510_0;  alias, 1 drivers
E_0x7fe8ca62ed40 .event posedge, v0x7fe8ca62f8f0_0;
E_0x7fe8ca62ed70 .event edge, v0x7fe8ca62fbb0_0, v0x7fe8ca62eeb0_0, v0x7fe8ca62fb20_0, v0x7fe8ca62fcd0_0;
E_0x7fe8ca62eda0 .event edge, v0x7fe8ca62ff50_0, v0x7fe8ca62feb0_0, v0x7fe8ca62f840_0;
L_0x7fe8ca634d10 .arith/sum 32, v0x7fe8ca62fdf0_0, L_0x7fe8c0038008;
L_0x7fe8ca634e10 .concat [ 16 16 0 0], v0x7fe8ca62dd70_0, L_0x7fe8c0038050;
L_0x7fe8ca634f30 .part L_0x7fe8ca634e10, 0, 30;
L_0x7fe8ca635010 .concat [ 2 30 0 0], L_0x7fe8c0038098, L_0x7fe8ca634f30;
L_0x7fe8ca635130 .arith/sum 32, L_0x7fe8ca634d10, L_0x7fe8ca635010;
L_0x7fe8ca6352a0 .part L_0x7fe8ca634d10, 28, 4;
L_0x7fe8ca635340 .part v0x7fe8ca62e070_0, 0, 24;
L_0x7fe8ca635420 .concat [ 2 24 0 0], L_0x7fe8c00380e0, L_0x7fe8ca635340;
L_0x7fe8ca635540 .concat [ 26 4 0 0], L_0x7fe8ca635420, L_0x7fe8ca6352a0;
L_0x7fe8ca6356b0 .concat [ 30 2 0 0], L_0x7fe8ca635540, L_0x7fe8c0038128;
S_0x7fe8ca630150 .scope module, "tb5" "regfile" 2 20, 8 1 0, S_0x7fe8ca604ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /INPUT 5 "write"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /OUTPUT 32 "salida1"
    .port_info 6 /OUTPUT 32 "salida2"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /INPUT 32 "jump1"
    .port_info 9 /OUTPUT 32 "JAL_value"
    .port_info 10 /INPUT 1 "JAL"
v0x7fe8ca630600_0 .net "JAL", 0 0, v0x7fe8ca632ca0_0;  alias, 1 drivers
v0x7fe8ca6306b0_0 .var "JAL_value", 31 0;
v0x7fe8ca630750_0 .net "RegWrite", 0 0, v0x7fe8ca633120_0;  alias, 1 drivers
v0x7fe8ca6307e0_0 .net "clk", 0 0, v0x7fe8ca634010_0;  alias, 1 drivers
v0x7fe8ca630890_0 .net "jump1", 31 0, v0x7fe8ca62fb20_0;  alias, 1 drivers
v0x7fe8ca630960 .array "memoria", 31 0, 31 0;
v0x7fe8ca630ce0_0 .net "read1", 4 0, v0x7fe8ca62e120_0;  alias, 1 drivers
v0x7fe8ca630da0_0 .net "read2", 4 0, v0x7fe8ca62e1d0_0;  alias, 1 drivers
v0x7fe8ca630e70_0 .var "salida1", 31 0;
v0x7fe8ca630f80_0 .var "salida2", 31 0;
v0x7fe8ca631040_0 .net "write", 4 0, v0x7fe8ca62e950_0;  alias, 1 drivers
v0x7fe8ca6310d0_0 .net "write_data", 31 0, v0x7fe8ca62c7a0_0;  alias, 1 drivers
E_0x7fe8ca630470 .event negedge, v0x7fe8ca62f8f0_0;
v0x7fe8ca630960_0 .array/port v0x7fe8ca630960, 0;
v0x7fe8ca630960_1 .array/port v0x7fe8ca630960, 1;
v0x7fe8ca630960_2 .array/port v0x7fe8ca630960, 2;
E_0x7fe8ca6304c0/0 .event edge, v0x7fe8ca62e120_0, v0x7fe8ca630960_0, v0x7fe8ca630960_1, v0x7fe8ca630960_2;
v0x7fe8ca630960_3 .array/port v0x7fe8ca630960, 3;
v0x7fe8ca630960_4 .array/port v0x7fe8ca630960, 4;
v0x7fe8ca630960_5 .array/port v0x7fe8ca630960, 5;
v0x7fe8ca630960_6 .array/port v0x7fe8ca630960, 6;
E_0x7fe8ca6304c0/1 .event edge, v0x7fe8ca630960_3, v0x7fe8ca630960_4, v0x7fe8ca630960_5, v0x7fe8ca630960_6;
v0x7fe8ca630960_7 .array/port v0x7fe8ca630960, 7;
v0x7fe8ca630960_8 .array/port v0x7fe8ca630960, 8;
v0x7fe8ca630960_9 .array/port v0x7fe8ca630960, 9;
v0x7fe8ca630960_10 .array/port v0x7fe8ca630960, 10;
E_0x7fe8ca6304c0/2 .event edge, v0x7fe8ca630960_7, v0x7fe8ca630960_8, v0x7fe8ca630960_9, v0x7fe8ca630960_10;
v0x7fe8ca630960_11 .array/port v0x7fe8ca630960, 11;
v0x7fe8ca630960_12 .array/port v0x7fe8ca630960, 12;
v0x7fe8ca630960_13 .array/port v0x7fe8ca630960, 13;
v0x7fe8ca630960_14 .array/port v0x7fe8ca630960, 14;
E_0x7fe8ca6304c0/3 .event edge, v0x7fe8ca630960_11, v0x7fe8ca630960_12, v0x7fe8ca630960_13, v0x7fe8ca630960_14;
v0x7fe8ca630960_15 .array/port v0x7fe8ca630960, 15;
v0x7fe8ca630960_16 .array/port v0x7fe8ca630960, 16;
v0x7fe8ca630960_17 .array/port v0x7fe8ca630960, 17;
v0x7fe8ca630960_18 .array/port v0x7fe8ca630960, 18;
E_0x7fe8ca6304c0/4 .event edge, v0x7fe8ca630960_15, v0x7fe8ca630960_16, v0x7fe8ca630960_17, v0x7fe8ca630960_18;
v0x7fe8ca630960_19 .array/port v0x7fe8ca630960, 19;
v0x7fe8ca630960_20 .array/port v0x7fe8ca630960, 20;
v0x7fe8ca630960_21 .array/port v0x7fe8ca630960, 21;
v0x7fe8ca630960_22 .array/port v0x7fe8ca630960, 22;
E_0x7fe8ca6304c0/5 .event edge, v0x7fe8ca630960_19, v0x7fe8ca630960_20, v0x7fe8ca630960_21, v0x7fe8ca630960_22;
v0x7fe8ca630960_23 .array/port v0x7fe8ca630960, 23;
v0x7fe8ca630960_24 .array/port v0x7fe8ca630960, 24;
v0x7fe8ca630960_25 .array/port v0x7fe8ca630960, 25;
v0x7fe8ca630960_26 .array/port v0x7fe8ca630960, 26;
E_0x7fe8ca6304c0/6 .event edge, v0x7fe8ca630960_23, v0x7fe8ca630960_24, v0x7fe8ca630960_25, v0x7fe8ca630960_26;
v0x7fe8ca630960_27 .array/port v0x7fe8ca630960, 27;
v0x7fe8ca630960_28 .array/port v0x7fe8ca630960, 28;
v0x7fe8ca630960_29 .array/port v0x7fe8ca630960, 29;
v0x7fe8ca630960_30 .array/port v0x7fe8ca630960, 30;
E_0x7fe8ca6304c0/7 .event edge, v0x7fe8ca630960_27, v0x7fe8ca630960_28, v0x7fe8ca630960_29, v0x7fe8ca630960_30;
v0x7fe8ca630960_31 .array/port v0x7fe8ca630960, 31;
E_0x7fe8ca6304c0/8 .event edge, v0x7fe8ca630960_31, v0x7fe8ca62e1d0_0;
E_0x7fe8ca6304c0 .event/or E_0x7fe8ca6304c0/0, E_0x7fe8ca6304c0/1, E_0x7fe8ca6304c0/2, E_0x7fe8ca6304c0/3, E_0x7fe8ca6304c0/4, E_0x7fe8ca6304c0/5, E_0x7fe8ca6304c0/6, E_0x7fe8ca6304c0/7, E_0x7fe8ca6304c0/8;
S_0x7fe8ca631260 .scope module, "tb6" "mux" 2 22, 9 1 0, S_0x7fe8ca604ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "salida2"
    .port_info 1 /INPUT 16 "immediate_data"
    .port_info 2 /INPUT 1 "select2"
    .port_info 3 /OUTPUT 32 "salida3"
v0x7fe8ca631490_0 .net "immediate_data", 15 0, v0x7fe8ca62dd70_0;  alias, 1 drivers
v0x7fe8ca631580_0 .var "muxo", 31 0;
v0x7fe8ca631620_0 .net "salida2", 31 0, v0x7fe8ca630f80_0;  alias, 1 drivers
v0x7fe8ca631710_0 .var "salida3", 31 0;
v0x7fe8ca6317b0_0 .net "select2", 0 0, v0x7fe8ca632a50_0;  alias, 1 drivers
E_0x7fe8ca631430 .event edge, v0x7fe8ca6317b0_0, v0x7fe8ca62dd70_0, v0x7fe8ca631580_0, v0x7fe8ca62d6b0_0;
S_0x7fe8ca6318b0 .scope module, "tb7" "Alu_control" 2 24, 10 1 0, S_0x7fe8ca604ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "alu_control"
    .port_info 1 /INPUT 6 "AluOp"
    .port_info 2 /OUTPUT 4 "control"
v0x7fe8ca631b00_0 .net "AluOp", 5 0, v0x7fe8ca632980_0;  alias, 1 drivers
v0x7fe8ca631bc0_0 .net "alu_control", 5 0, v0x7fe8ca62dcd0_0;  alias, 1 drivers
v0x7fe8ca631c80_0 .var "control", 3 0;
E_0x7fe8ca631ab0 .event edge, v0x7fe8ca631b00_0, v0x7fe8ca62dcd0_0;
S_0x7fe8ca631d80 .scope module, "tb8" "alu" 2 26, 11 1 0, S_0x7fe8ca604ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "salida1"
    .port_info 1 /INPUT 32 "salida3"
    .port_info 2 /INPUT 4 "control"
    .port_info 3 /OUTPUT 32 "rd"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /OUTPUT 1 "zero"
v0x7fe8ca6320f0_0 .net "control", 3 0, v0x7fe8ca631c80_0;  alias, 1 drivers
v0x7fe8ca6321c0_0 .var "overflow", 0 0;
v0x7fe8ca632250_0 .var "rd", 31 0;
v0x7fe8ca632320_0 .net "salida1", 31 0, v0x7fe8ca630e70_0;  alias, 1 drivers
v0x7fe8ca6323b0_0 .net "salida3", 31 0, v0x7fe8ca631710_0;  alias, 1 drivers
v0x7fe8ca632480_0 .var "tmp", 32 0;
v0x7fe8ca632510_0 .var "zero", 0 0;
E_0x7fe8ca632070 .event edge, v0x7fe8ca62c850_0;
E_0x7fe8ca6320a0 .event edge, v0x7fe8ca631c80_0, v0x7fe8ca630e70_0, v0x7fe8ca631710_0, v0x7fe8ca632480_0;
S_0x7fe8ca632640 .scope module, "tb9" "control" 2 16, 12 1 0, S_0x7fe8ca604ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Instruction"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "Branch"
    .port_info 3 /OUTPUT 1 "Jump"
    .port_info 4 /OUTPUT 6 "AluOp"
    .port_info 5 /OUTPUT 1 "Alusrc"
    .port_info 6 /OUTPUT 1 "RegWrite"
    .port_info 7 /OUTPUT 1 "MemRead"
    .port_info 8 /OUTPUT 1 "MemWrite"
    .port_info 9 /OUTPUT 1 "MemtoReg"
    .port_info 10 /OUTPUT 1 "JAL"
v0x7fe8ca632980_0 .var "AluOp", 5 0;
v0x7fe8ca632a50_0 .var "Alusrc", 0 0;
v0x7fe8ca632b00_0 .var "Branch", 0 0;
v0x7fe8ca632bd0_0 .net "Instruction", 5 0, v0x7fe8ca62dc00_0;  alias, 1 drivers
v0x7fe8ca632ca0_0 .var "JAL", 0 0;
v0x7fe8ca632d70_0 .var "Jump", 0 0;
v0x7fe8ca632e00_0 .var "MemRead", 0 0;
v0x7fe8ca632eb0_0 .var "MemWrite", 0 0;
v0x7fe8ca632f60_0 .var "MemtoReg", 0 0;
v0x7fe8ca633090_0 .var "RegDst", 0 0;
v0x7fe8ca633120_0 .var "RegWrite", 0 0;
E_0x7fe8ca631fb0 .event edge, v0x7fe8ca62ce40_0;
    .scope S_0x7fe8ca62ea50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe8ca62fdf0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fe8ca62ea50;
T_1 ;
    %wait E_0x7fe8ca62eda0;
    %load/vec4 v0x7fe8ca62ff50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fe8ca62f840_0;
    %store/vec4 v0x7fe8ca62fcd0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe8ca62feb0_0;
    %store/vec4 v0x7fe8ca62fcd0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fe8ca62ea50;
T_2 ;
    %wait E_0x7fe8ca62ed70;
    %load/vec4 v0x7fe8ca62fbb0_0;
    %store/vec4 v0x7fe8ca62fb20_0, 0, 32;
    %load/vec4 v0x7fe8ca62eeb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fe8ca62fb20_0;
    %store/vec4 v0x7fe8ca62fd60_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fe8ca62fcd0_0;
    %store/vec4 v0x7fe8ca62fd60_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fe8ca62ea50;
T_3 ;
    %wait E_0x7fe8ca62ed40;
    %load/vec4 v0x7fe8ca62f8f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe8ca62fdf0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fe8ca62fd60_0;
    %store/vec4 v0x7fe8ca62fdf0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe8ca62d900;
T_4 ;
    %vpi_call 5 14 "$readmemh", "IM.txt", v0x7fe8ca62dee0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fe8ca62d900;
T_5 ;
    %wait E_0x7fe8ca62cbe0;
    %ix/getv 4, v0x7fe8ca62e2e0_0;
    %load/vec4a v0x7fe8ca62dee0, 4;
    %store/vec4 v0x7fe8ca62de30_0, 0, 32;
    %load/vec4 v0x7fe8ca62de30_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fe8ca62dc00_0, 0, 6;
    %load/vec4 v0x7fe8ca62de30_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fe8ca62e120_0, 0, 5;
    %load/vec4 v0x7fe8ca62de30_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fe8ca62e1d0_0, 0, 5;
    %load/vec4 v0x7fe8ca62de30_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7fe8ca62e390_0, 0, 5;
    %load/vec4 v0x7fe8ca62de30_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7fe8ca62dd70_0, 0, 16;
    %load/vec4 v0x7fe8ca62de30_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x7fe8ca62e070_0, 0, 26;
    %load/vec4 v0x7fe8ca62de30_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fe8ca62dcd0_0, 0, 6;
    %load/vec4 v0x7fe8ca62de30_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x7fe8ca62dfc0_0, 0, 4;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe8ca632640;
T_6 ;
    %wait E_0x7fe8ca631fb0;
    %load/vec4 v0x7fe8ca632bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %jmp T_6.18;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7fe8ca632980_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca633090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca633120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632ca0_0, 0, 1;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fe8ca62e520;
T_7 ;
    %wait E_0x7fe8ca62e6e0;
    %load/vec4 v0x7fe8ca62e7f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fe8ca62e880_0;
    %store/vec4 v0x7fe8ca62e950_0, 0, 5;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fe8ca62e730_0;
    %store/vec4 v0x7fe8ca62e950_0, 0, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fe8ca630150;
T_8 ;
    %vpi_call 8 10 "$readmemh", "Regfile.txt", v0x7fe8ca630960 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fe8ca630150;
T_9 ;
    %wait E_0x7fe8ca6304c0;
    %load/vec4 v0x7fe8ca630ce0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fe8ca630960, 4;
    %store/vec4 v0x7fe8ca630e70_0, 0, 32;
    %load/vec4 v0x7fe8ca630da0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fe8ca630960, 4;
    %store/vec4 v0x7fe8ca630f80_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fe8ca630150;
T_10 ;
    %wait E_0x7fe8ca630470;
    %load/vec4 v0x7fe8ca630750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7fe8ca6310d0_0;
    %load/vec4 v0x7fe8ca631040_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fe8ca630960, 4, 0;
    %load/vec4 v0x7fe8ca630600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7fe8ca630890_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe8ca630960, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe8ca630960, 4;
    %store/vec4 v0x7fe8ca6306b0_0, 0, 32;
T_10.2 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fe8ca631260;
T_11 ;
    %wait E_0x7fe8ca631430;
    %load/vec4 v0x7fe8ca6317b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fe8ca631490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fe8ca631580_0, 0;
    %load/vec4 v0x7fe8ca631580_0;
    %store/vec4 v0x7fe8ca631710_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fe8ca631620_0;
    %store/vec4 v0x7fe8ca631710_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fe8ca6318b0;
T_12 ;
    %wait E_0x7fe8ca631ab0;
    %load/vec4 v0x7fe8ca631b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %jmp T_12.11;
T_12.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.11;
T_12.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.11;
T_12.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.11;
T_12.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.11;
T_12.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x7fe8ca631bc0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fe8ca631c80_0, 0, 4;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fe8ca631d80;
T_13 ;
    %wait E_0x7fe8ca6320a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca6321c0_0, 0, 1;
    %load/vec4 v0x7fe8ca6320f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %load/vec4 v0x7fe8ca632320_0;
    %load/vec4 v0x7fe8ca6323b0_0;
    %add;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
    %jmp T_13.10;
T_13.0 ;
    %load/vec4 v0x7fe8ca632320_0;
    %load/vec4 v0x7fe8ca6323b0_0;
    %and;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
    %jmp T_13.10;
T_13.1 ;
    %load/vec4 v0x7fe8ca632320_0;
    %load/vec4 v0x7fe8ca6323b0_0;
    %or;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v0x7fe8ca632320_0;
    %pad/u 33;
    %load/vec4 v0x7fe8ca6323b0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fe8ca632480_0, 0, 33;
    %load/vec4 v0x7fe8ca632480_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.11, 4;
    %load/vec4 v0x7fe8ca632320_0;
    %load/vec4 v0x7fe8ca6323b0_0;
    %add;
    %subi 4294967295, 0, 32;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca6321c0_0, 0, 1;
    %jmp T_13.12;
T_13.11 ;
    %load/vec4 v0x7fe8ca632320_0;
    %load/vec4 v0x7fe8ca6323b0_0;
    %add;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca6321c0_0, 0, 1;
T_13.12 ;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v0x7fe8ca632320_0;
    %load/vec4 v0x7fe8ca6323b0_0;
    %sub;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
    %jmp T_13.10;
T_13.4 ;
    %load/vec4 v0x7fe8ca632320_0;
    %load/vec4 v0x7fe8ca6323b0_0;
    %cmp/u;
    %jmp/0xz  T_13.13, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
T_13.14 ;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v0x7fe8ca632320_0;
    %load/vec4 v0x7fe8ca6323b0_0;
    %or;
    %nor/r;
    %pad/u 32;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0x7fe8ca6323b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fe8ca632320_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
T_13.16 ;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0x7fe8ca632320_0;
    %load/vec4 v0x7fe8ca6323b0_0;
    %cmp/ne;
    %jmp/0xz  T_13.17, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fe8ca632250_0, 0, 32;
T_13.18 ;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fe8ca631d80;
T_14 ;
    %wait E_0x7fe8ca632070;
    %load/vec4 v0x7fe8ca632250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8ca632510_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca632510_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fe8ca62ca20;
T_15 ;
    %vpi_call 4 13 "$readmemh", "DataMem.txt", v0x7fe8ca62d1d0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fe8ca62ca20;
T_16 ;
    %wait E_0x7fe8ca62ccd0;
    %load/vec4 v0x7fe8ca62cee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 4, v0x7fe8ca62d030_0;
    %load/vec4a v0x7fe8ca62d1d0, 4;
    %store/vec4 v0x7fe8ca62d610_0, 0, 32;
    %load/vec4 v0x7fe8ca62ce40_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x7fe8ca62d610_0;
    %store/vec4 v0x7fe8ca62d570_0, 0, 32;
    %jmp T_16.5;
T_16.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fe8ca62d610_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe8ca62d570_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fe8ca62d610_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe8ca62d570_0, 0, 32;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
T_16.0 ;
    %load/vec4 v0x7fe8ca62cf80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %ix/getv 4, v0x7fe8ca62d030_0;
    %load/vec4a v0x7fe8ca62d1d0, 4;
    %store/vec4 v0x7fe8ca62d7e0_0, 0, 32;
    %load/vec4 v0x7fe8ca62ce40_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %jmp T_16.11;
T_16.8 ;
    %load/vec4 v0x7fe8ca62d6b0_0;
    %store/vec4 v0x7fe8ca62d7e0_0, 0, 32;
    %load/vec4 v0x7fe8ca62d7e0_0;
    %store/vec4 v0x7fe8ca62d0f0_0, 0, 32;
    %jmp T_16.11;
T_16.9 ;
    %load/vec4 v0x7fe8ca62d6b0_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe8ca62d7e0_0, 4, 8;
    %load/vec4 v0x7fe8ca62d7e0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7fe8ca62d0f0_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x7fe8ca62d6b0_0;
    %pad/u 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe8ca62d7e0_0, 4, 16;
    %load/vec4 v0x7fe8ca62d7e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7fe8ca62d0f0_0, 0, 32;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
T_16.6 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fe8ca61caa0;
T_17 ;
    %wait E_0x7fe8ca603700;
    %load/vec4 v0x7fe8ca602140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7fe8ca62c910_0;
    %store/vec4 v0x7fe8ca62c7a0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fe8ca62c850_0;
    %store/vec4 v0x7fe8ca62c7a0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fe8ca604ad0;
T_18 ;
    %delay 5, 0;
    %load/vec4 v0x7fe8ca634010_0;
    %nor/r;
    %store/vec4 v0x7fe8ca634010_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fe8ca604ad0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8ca634010_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7fe8ca604ad0;
T_20 ;
    %vpi_call 2 43 "$monitor", "Opcode: %b Dato1: %d Dato2: %d Resultado: %d Control: %b PC: %d", v0x7fe8ca633470_0, v0x7fe8ca6346b0_0, v0x7fe8ca634810_0, v0x7fe8ca633e40_0, v0x7fe8ca6340a0_0, v0x7fe8ca633db0_0 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench2.v";
    "Mux3.v";
    "DataMem.v";
    "InsMem.v";
    "Mux1.v";
    "PC.v";
    "Regfile.v";
    "Mux2.v";
    "Alu_Control.v";
    "Alu.v";
    "Control.V";
