
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={9,rS,rT,SIMM}                         Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= CP0.ASID=>IMMU.PID                                      Premise(F3)
	S6= IMMU.PID=pid                                            Path(S3,S5)
	S7= PC.Out=>IMMU.IEA                                        Premise(F4)
	S8= IMMU.IEA=addr                                           Path(S4,S7)
	S9= IMMU.Addr={pid,addr}                                    IMMU-Search(S6,S8)
	S10= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S6,S8)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F5)
	S12= IAddrReg.In={pid,addr}                                 Path(S9,S11)
	S13= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F6)
	S14= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S10,S13)
	S15= PC.Out=>ICache.IEA                                     Premise(F7)
	S16= ICache.IEA=addr                                        Path(S4,S15)
	S17= ICache.Hit=ICacheHit(addr)                             ICache-Search(S16)
	S18= ICache.Out=>IR_IMMU.In                                 Premise(F8)
	S19= ICache.Out=>ICacheReg.In                               Premise(F9)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F10)
	S21= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S17,S20)
	S22= ICache.Out=>IR_ID.In                                   Premise(F11)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S27= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S28= FU.ICacheHit=ICacheHit(addr)                           Path(S17,S27)
	S29= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S31= CtrlASIDIn=0                                           Premise(F19)
	S32= CtrlCP0=0                                              Premise(F20)
	S33= CP0[ASID]=pid                                          CP0-Hold(S0,S32)
	S34= CtrlEPCIn=0                                            Premise(F21)
	S35= CtrlExCodeIn=0                                         Premise(F22)
	S36= CtrlIMMU=0                                             Premise(F23)
	S37= CtrlPC=0                                               Premise(F24)
	S38= CtrlPCInc=0                                            Premise(F25)
	S39= PC[Out]=addr                                           PC-Hold(S1,S37,S38)
	S40= CtrlIAddrReg=1                                         Premise(F26)
	S41= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S40)
	S42= CtrlICache=0                                           Premise(F27)
	S43= CtrlIR_IMMU=1                                          Premise(F28)
	S44= CtrlICacheReg=1                                        Premise(F29)
	S45= CtrlIR_ID=0                                            Premise(F30)
	S46= CtrlIMem=0                                             Premise(F31)
	S47= IMem[{pid,addr}]={9,rS,rT,SIMM}                        IMem-Hold(S2,S46)
	S48= CtrlIRMux=0                                            Premise(F32)
	S49= CtrlGPR=0                                              Premise(F33)
	S50= CtrlA_EX=0                                             Premise(F34)
	S51= CtrlB_EX=0                                             Premise(F35)
	S52= CtrlIR_EX=0                                            Premise(F36)
	S53= CtrlALUOut_MEM=0                                       Premise(F37)
	S54= CtrlIR_MEM=0                                           Premise(F38)
	S55= CtrlIR_DMMU1=0                                         Premise(F39)
	S56= CtrlIR_WB=0                                            Premise(F40)
	S57= CtrlA_MEM=0                                            Premise(F41)
	S58= CtrlA_WB=0                                             Premise(F42)
	S59= CtrlB_MEM=0                                            Premise(F43)
	S60= CtrlB_WB=0                                             Premise(F44)
	S61= CtrlALUOut_DMMU1=0                                     Premise(F45)
	S62= CtrlALUOut_WB=0                                        Premise(F46)
	S63= CtrlIR_DMMU2=0                                         Premise(F47)
	S64= CtrlALUOut_DMMU2=0                                     Premise(F48)
	S65= GPR[rS]=a                                              Premise(F49)

IF(IMMU)	S66= CP0.ASID=pid                                           CP0-Read-ASID(S33)
	S67= PC.Out=addr                                            PC-Out(S39)
	S68= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S41)
	S69= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S41)
	S70= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S41)
	S71= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F50)
	S72= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F51)
	S73= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F52)
	S74= IAddrReg.Out=>IMem.RAddr                               Premise(F53)
	S75= IMem.RAddr={pid,addr}                                  Path(S68,S74)
	S76= IMem.Out={9,rS,rT,SIMM}                                IMem-Read(S75,S47)
	S77= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S75,S47)
	S78= IMem.Out=>IRMux.MemData                                Premise(F54)
	S79= IRMux.MemData={9,rS,rT,SIMM}                           Path(S76,S78)
	S80= IRMux.Out={9,rS,rT,SIMM}                               IRMux-Select2(S79)
	S81= ICacheReg.Out=>IRMux.CacheData                         Premise(F55)
	S82= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F56)
	S83= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F57)
	S84= IRMux.Out=>IR_ID.In                                    Premise(F58)
	S85= IR_ID.In={9,rS,rT,SIMM}                                Path(S80,S84)
	S86= IMem.MEM8WordOut=>ICache.WData                         Premise(F59)
	S87= ICache.WData=IMemGet8Word({pid,addr})                  Path(S77,S86)
	S88= PC.Out=>ICache.IEA                                     Premise(F60)
	S89= ICache.IEA=addr                                        Path(S67,S88)
	S90= ICache.Hit=ICacheHit(addr)                             ICache-Search(S89)
	S91= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F61)
	S92= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F62)
	S93= CtrlASIDIn=0                                           Premise(F63)
	S94= CtrlCP0=0                                              Premise(F64)
	S95= CP0[ASID]=pid                                          CP0-Hold(S33,S94)
	S96= CtrlEPCIn=0                                            Premise(F65)
	S97= CtrlExCodeIn=0                                         Premise(F66)
	S98= CtrlIMMU=0                                             Premise(F67)
	S99= CtrlPC=0                                               Premise(F68)
	S100= CtrlPCInc=1                                           Premise(F69)
	S101= PC[Out]=addr+4                                        PC-Inc(S39,S99,S100)
	S102= PC[CIA]=addr                                          PC-Inc(S39,S99,S100)
	S103= CtrlIAddrReg=0                                        Premise(F70)
	S104= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S41,S103)
	S105= CtrlICache=1                                          Premise(F71)
	S106= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S89,S87,S105)
	S107= CtrlIR_IMMU=0                                         Premise(F72)
	S108= CtrlICacheReg=0                                       Premise(F73)
	S109= CtrlIR_ID=1                                           Premise(F74)
	S110= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Write(S85,S109)
	S111= CtrlIMem=0                                            Premise(F75)
	S112= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S47,S111)
	S113= CtrlIRMux=0                                           Premise(F76)
	S114= CtrlGPR=0                                             Premise(F77)
	S115= GPR[rS]=a                                             GPR-Hold(S65,S114)
	S116= CtrlA_EX=0                                            Premise(F78)
	S117= CtrlB_EX=0                                            Premise(F79)
	S118= CtrlIR_EX=0                                           Premise(F80)
	S119= CtrlALUOut_MEM=0                                      Premise(F81)
	S120= CtrlIR_MEM=0                                          Premise(F82)
	S121= CtrlIR_DMMU1=0                                        Premise(F83)
	S122= CtrlIR_WB=0                                           Premise(F84)
	S123= CtrlA_MEM=0                                           Premise(F85)
	S124= CtrlA_WB=0                                            Premise(F86)
	S125= CtrlB_MEM=0                                           Premise(F87)
	S126= CtrlB_WB=0                                            Premise(F88)
	S127= CtrlALUOut_DMMU1=0                                    Premise(F89)
	S128= CtrlALUOut_WB=0                                       Premise(F90)
	S129= CtrlIR_DMMU2=0                                        Premise(F91)
	S130= CtrlALUOut_DMMU2=0                                    Premise(F92)

ID	S131= CP0.ASID=pid                                          CP0-Read-ASID(S95)
	S132= PC.Out=addr+4                                         PC-Out(S101)
	S133= PC.CIA=addr                                           PC-Out(S102)
	S134= PC.CIA31_28=addr[31:28]                               PC-Out(S102)
	S135= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S104)
	S136= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S104)
	S137= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S104)
	S138= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S110)
	S139= IR_ID.Out31_26=9                                      IR-Out(S110)
	S140= IR_ID.Out25_21=rS                                     IR-Out(S110)
	S141= IR_ID.Out20_16=rT                                     IR-Out(S110)
	S142= IR_ID.Out15_0=SIMM                                    IR-Out(S110)
	S143= IR_ID.Out=>FU.IR_ID                                   Premise(F93)
	S144= FU.IR_ID={9,rS,rT,SIMM}                               Path(S138,S143)
	S145= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F94)
	S146= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F95)
	S147= IR_ID.Out31_26=>CU_ID.Op                              Premise(F96)
	S148= CU_ID.Op=9                                            Path(S139,S147)
	S149= IR_ID.Out25_21=>GPR.RReg1                             Premise(F97)
	S150= GPR.RReg1=rS                                          Path(S140,S149)
	S151= GPR.Rdata1=a                                          GPR-Read(S150,S115)
	S152= IR_ID.Out15_0=>IMMEXT.In                              Premise(F98)
	S153= IMMEXT.In=SIMM                                        Path(S142,S152)
	S154= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S153)
	S155= GPR.Rdata1=>FU.InID1                                  Premise(F99)
	S156= FU.InID1=a                                            Path(S151,S155)
	S157= FU.OutID1=FU(a)                                       FU-Forward(S156)
	S158= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F100)
	S159= FU.InID1_RReg=rS                                      Path(S140,S158)
	S160= FU.OutID1=>A_EX.In                                    Premise(F101)
	S161= A_EX.In=FU(a)                                         Path(S157,S160)
	S162= IMMEXT.Out=>B_EX.In                                   Premise(F102)
	S163= B_EX.In={16{SIMM[15]},SIMM}                           Path(S154,S162)
	S164= IR_ID.Out=>IR_EX.In                                   Premise(F103)
	S165= IR_EX.In={9,rS,rT,SIMM}                               Path(S138,S164)
	S166= FU.Halt_ID=>CU_ID.Halt                                Premise(F104)
	S167= FU.Bub_ID=>CU_ID.Bub                                  Premise(F105)
	S168= FU.InID2_RReg=5'b00000                                Premise(F106)
	S169= CtrlASIDIn=0                                          Premise(F107)
	S170= CtrlCP0=0                                             Premise(F108)
	S171= CP0[ASID]=pid                                         CP0-Hold(S95,S170)
	S172= CtrlEPCIn=0                                           Premise(F109)
	S173= CtrlExCodeIn=0                                        Premise(F110)
	S174= CtrlIMMU=0                                            Premise(F111)
	S175= CtrlPC=0                                              Premise(F112)
	S176= CtrlPCInc=0                                           Premise(F113)
	S177= PC[CIA]=addr                                          PC-Hold(S102,S176)
	S178= PC[Out]=addr+4                                        PC-Hold(S101,S175,S176)
	S179= CtrlIAddrReg=0                                        Premise(F114)
	S180= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S104,S179)
	S181= CtrlICache=0                                          Premise(F115)
	S182= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S106,S181)
	S183= CtrlIR_IMMU=0                                         Premise(F116)
	S184= CtrlICacheReg=0                                       Premise(F117)
	S185= CtrlIR_ID=0                                           Premise(F118)
	S186= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S110,S185)
	S187= CtrlIMem=0                                            Premise(F119)
	S188= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S112,S187)
	S189= CtrlIRMux=0                                           Premise(F120)
	S190= CtrlGPR=0                                             Premise(F121)
	S191= GPR[rS]=a                                             GPR-Hold(S115,S190)
	S192= CtrlA_EX=1                                            Premise(F122)
	S193= [A_EX]=FU(a)                                          A_EX-Write(S161,S192)
	S194= CtrlB_EX=1                                            Premise(F123)
	S195= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Write(S163,S194)
	S196= CtrlIR_EX=1                                           Premise(F124)
	S197= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Write(S165,S196)
	S198= CtrlALUOut_MEM=0                                      Premise(F125)
	S199= CtrlIR_MEM=0                                          Premise(F126)
	S200= CtrlIR_DMMU1=0                                        Premise(F127)
	S201= CtrlIR_WB=0                                           Premise(F128)
	S202= CtrlA_MEM=0                                           Premise(F129)
	S203= CtrlA_WB=0                                            Premise(F130)
	S204= CtrlB_MEM=0                                           Premise(F131)
	S205= CtrlB_WB=0                                            Premise(F132)
	S206= CtrlALUOut_DMMU1=0                                    Premise(F133)
	S207= CtrlALUOut_WB=0                                       Premise(F134)
	S208= CtrlIR_DMMU2=0                                        Premise(F135)
	S209= CtrlALUOut_DMMU2=0                                    Premise(F136)

EX	S210= CP0.ASID=pid                                          CP0-Read-ASID(S171)
	S211= PC.CIA=addr                                           PC-Out(S177)
	S212= PC.CIA31_28=addr[31:28]                               PC-Out(S177)
	S213= PC.Out=addr+4                                         PC-Out(S178)
	S214= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S180)
	S215= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S180)
	S216= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S180)
	S217= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S186)
	S218= IR_ID.Out31_26=9                                      IR-Out(S186)
	S219= IR_ID.Out25_21=rS                                     IR-Out(S186)
	S220= IR_ID.Out20_16=rT                                     IR-Out(S186)
	S221= IR_ID.Out15_0=SIMM                                    IR-Out(S186)
	S222= A_EX.Out=FU(a)                                        A_EX-Out(S193)
	S223= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S193)
	S224= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S193)
	S225= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S195)
	S226= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S195)
	S227= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S195)
	S228= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S197)
	S229= IR_EX.Out31_26=9                                      IR_EX-Out(S197)
	S230= IR_EX.Out25_21=rS                                     IR_EX-Out(S197)
	S231= IR_EX.Out20_16=rT                                     IR_EX-Out(S197)
	S232= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S197)
	S233= IR_EX.Out=>FU.IR_EX                                   Premise(F137)
	S234= FU.IR_EX={9,rS,rT,SIMM}                               Path(S228,S233)
	S235= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F138)
	S236= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F139)
	S237= IR_EX.Out31_26=>CU_EX.Op                              Premise(F140)
	S238= CU_EX.Op=9                                            Path(S229,S237)
	S239= A_EX.Out=>ALU.A                                       Premise(F141)
	S240= ALU.A=FU(a)                                           Path(S222,S239)
	S241= B_EX.Out=>ALU.B                                       Premise(F142)
	S242= ALU.B={16{SIMM[15]},SIMM}                             Path(S225,S241)
	S243= ALU.Func=6'b000010                                    Premise(F143)
	S244= ALU.Out=FU(a)+{16{SIMM[15]},SIMM}                     ALU(S240,S242)
	S245= ALU.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]           ALU(S240,S242)
	S246= ALU.CMP=Compare0(FU(a)+{16{SIMM[15]},SIMM})           ALU(S240,S242)
	S247= ALU.OV=OverFlow(FU(a)+{16{SIMM[15]},SIMM})            ALU(S240,S242)
	S248= ALU.CA=Carry(FU(a)+{16{SIMM[15]},SIMM})               ALU(S240,S242)
	S249= ALU.Out=>ALUOut_MEM.In                                Premise(F144)
	S250= ALUOut_MEM.In=FU(a)+{16{SIMM[15]},SIMM}               Path(S244,S249)
	S251= ALU.Out=>FU.InEX                                      Premise(F145)
	S252= FU.InEX=FU(a)+{16{SIMM[15]},SIMM}                     Path(S244,S251)
	S253= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F146)
	S254= FU.InEX_WReg=rT                                       Path(S231,S253)
	S255= IR_EX.Out=>IR_MEM.In                                  Premise(F147)
	S256= IR_MEM.In={9,rS,rT,SIMM}                              Path(S228,S255)
	S257= CtrlASIDIn=0                                          Premise(F148)
	S258= CtrlCP0=0                                             Premise(F149)
	S259= CP0[ASID]=pid                                         CP0-Hold(S171,S258)
	S260= CtrlEPCIn=0                                           Premise(F150)
	S261= CtrlExCodeIn=0                                        Premise(F151)
	S262= CtrlIMMU=0                                            Premise(F152)
	S263= CtrlPC=0                                              Premise(F153)
	S264= CtrlPCInc=0                                           Premise(F154)
	S265= PC[CIA]=addr                                          PC-Hold(S177,S264)
	S266= PC[Out]=addr+4                                        PC-Hold(S178,S263,S264)
	S267= CtrlIAddrReg=0                                        Premise(F155)
	S268= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S180,S267)
	S269= CtrlICache=0                                          Premise(F156)
	S270= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S182,S269)
	S271= CtrlIR_IMMU=0                                         Premise(F157)
	S272= CtrlICacheReg=0                                       Premise(F158)
	S273= CtrlIR_ID=0                                           Premise(F159)
	S274= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S186,S273)
	S275= CtrlIMem=0                                            Premise(F160)
	S276= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S188,S275)
	S277= CtrlIRMux=0                                           Premise(F161)
	S278= CtrlGPR=0                                             Premise(F162)
	S279= GPR[rS]=a                                             GPR-Hold(S191,S278)
	S280= CtrlA_EX=0                                            Premise(F163)
	S281= [A_EX]=FU(a)                                          A_EX-Hold(S193,S280)
	S282= CtrlB_EX=0                                            Premise(F164)
	S283= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S195,S282)
	S284= CtrlIR_EX=0                                           Premise(F165)
	S285= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S197,S284)
	S286= CtrlALUOut_MEM=1                                      Premise(F166)
	S287= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Write(S250,S286)
	S288= CtrlIR_MEM=1                                          Premise(F167)
	S289= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Write(S256,S288)
	S290= CtrlIR_DMMU1=0                                        Premise(F168)
	S291= CtrlIR_WB=0                                           Premise(F169)
	S292= CtrlA_MEM=0                                           Premise(F170)
	S293= CtrlA_WB=0                                            Premise(F171)
	S294= CtrlB_MEM=0                                           Premise(F172)
	S295= CtrlB_WB=0                                            Premise(F173)
	S296= CtrlALUOut_DMMU1=0                                    Premise(F174)
	S297= CtrlALUOut_WB=0                                       Premise(F175)
	S298= CtrlIR_DMMU2=0                                        Premise(F176)
	S299= CtrlALUOut_DMMU2=0                                    Premise(F177)

MEM	S300= CP0.ASID=pid                                          CP0-Read-ASID(S259)
	S301= PC.CIA=addr                                           PC-Out(S265)
	S302= PC.CIA31_28=addr[31:28]                               PC-Out(S265)
	S303= PC.Out=addr+4                                         PC-Out(S266)
	S304= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S268)
	S305= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S268)
	S306= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S268)
	S307= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S274)
	S308= IR_ID.Out31_26=9                                      IR-Out(S274)
	S309= IR_ID.Out25_21=rS                                     IR-Out(S274)
	S310= IR_ID.Out20_16=rT                                     IR-Out(S274)
	S311= IR_ID.Out15_0=SIMM                                    IR-Out(S274)
	S312= A_EX.Out=FU(a)                                        A_EX-Out(S281)
	S313= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S281)
	S314= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S281)
	S315= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S283)
	S316= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S283)
	S317= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S283)
	S318= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S285)
	S319= IR_EX.Out31_26=9                                      IR_EX-Out(S285)
	S320= IR_EX.Out25_21=rS                                     IR_EX-Out(S285)
	S321= IR_EX.Out20_16=rT                                     IR_EX-Out(S285)
	S322= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S285)
	S323= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S287)
	S324= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S287)
	S325= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S287)
	S326= IR_MEM.Out={9,rS,rT,SIMM}                             IR_MEM-Out(S289)
	S327= IR_MEM.Out31_26=9                                     IR_MEM-Out(S289)
	S328= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S289)
	S329= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S289)
	S330= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S289)
	S331= IR_MEM.Out=>FU.IR_MEM                                 Premise(F178)
	S332= FU.IR_MEM={9,rS,rT,SIMM}                              Path(S326,S331)
	S333= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F179)
	S334= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F180)
	S335= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F181)
	S336= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F182)
	S337= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F183)
	S338= CU_MEM.Op=9                                           Path(S327,S337)
	S339= IR_MEM.Out=>IR_DMMU1.In                               Premise(F184)
	S340= IR_DMMU1.In={9,rS,rT,SIMM}                            Path(S326,S339)
	S341= IR_MEM.Out=>IR_WB.In                                  Premise(F185)
	S342= IR_WB.In={9,rS,rT,SIMM}                               Path(S326,S341)
	S343= A_MEM.Out=>A_WB.In                                    Premise(F186)
	S344= B_MEM.Out=>B_WB.In                                    Premise(F187)
	S345= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F188)
	S346= ALUOut_DMMU1.In=FU(a)+{16{SIMM[15]},SIMM}             Path(S323,S345)
	S347= ALUOut_MEM.Out=>FU.InMEM                              Premise(F189)
	S348= FU.InMEM=FU(a)+{16{SIMM[15]},SIMM}                    Path(S323,S347)
	S349= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F190)
	S350= FU.InMEM_WReg=rT                                      Path(S329,S349)
	S351= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F191)
	S352= ALUOut_WB.In=FU(a)+{16{SIMM[15]},SIMM}                Path(S323,S351)
	S353= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F192)
	S354= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F193)
	S355= CtrlASIDIn=0                                          Premise(F194)
	S356= CtrlCP0=0                                             Premise(F195)
	S357= CP0[ASID]=pid                                         CP0-Hold(S259,S356)
	S358= CtrlEPCIn=0                                           Premise(F196)
	S359= CtrlExCodeIn=0                                        Premise(F197)
	S360= CtrlIMMU=0                                            Premise(F198)
	S361= CtrlPC=0                                              Premise(F199)
	S362= CtrlPCInc=0                                           Premise(F200)
	S363= PC[CIA]=addr                                          PC-Hold(S265,S362)
	S364= PC[Out]=addr+4                                        PC-Hold(S266,S361,S362)
	S365= CtrlIAddrReg=0                                        Premise(F201)
	S366= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S268,S365)
	S367= CtrlICache=0                                          Premise(F202)
	S368= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S270,S367)
	S369= CtrlIR_IMMU=0                                         Premise(F203)
	S370= CtrlICacheReg=0                                       Premise(F204)
	S371= CtrlIR_ID=0                                           Premise(F205)
	S372= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S274,S371)
	S373= CtrlIMem=0                                            Premise(F206)
	S374= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S276,S373)
	S375= CtrlIRMux=0                                           Premise(F207)
	S376= CtrlGPR=0                                             Premise(F208)
	S377= GPR[rS]=a                                             GPR-Hold(S279,S376)
	S378= CtrlA_EX=0                                            Premise(F209)
	S379= [A_EX]=FU(a)                                          A_EX-Hold(S281,S378)
	S380= CtrlB_EX=0                                            Premise(F210)
	S381= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S283,S380)
	S382= CtrlIR_EX=0                                           Premise(F211)
	S383= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S285,S382)
	S384= CtrlALUOut_MEM=0                                      Premise(F212)
	S385= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S287,S384)
	S386= CtrlIR_MEM=0                                          Premise(F213)
	S387= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S289,S386)
	S388= CtrlIR_DMMU1=1                                        Premise(F214)
	S389= [IR_DMMU1]={9,rS,rT,SIMM}                             IR_DMMU1-Write(S340,S388)
	S390= CtrlIR_WB=1                                           Premise(F215)
	S391= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Write(S342,S390)
	S392= CtrlA_MEM=0                                           Premise(F216)
	S393= CtrlA_WB=1                                            Premise(F217)
	S394= CtrlB_MEM=0                                           Premise(F218)
	S395= CtrlB_WB=1                                            Premise(F219)
	S396= CtrlALUOut_DMMU1=1                                    Premise(F220)
	S397= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Write(S346,S396)
	S398= CtrlALUOut_WB=1                                       Premise(F221)
	S399= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Write(S352,S398)
	S400= CtrlIR_DMMU2=0                                        Premise(F222)
	S401= CtrlALUOut_DMMU2=0                                    Premise(F223)

WB	S402= CP0.ASID=pid                                          CP0-Read-ASID(S357)
	S403= PC.CIA=addr                                           PC-Out(S363)
	S404= PC.CIA31_28=addr[31:28]                               PC-Out(S363)
	S405= PC.Out=addr+4                                         PC-Out(S364)
	S406= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S366)
	S407= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S366)
	S408= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S366)
	S409= IR_ID.Out={9,rS,rT,SIMM}                              IR-Out(S372)
	S410= IR_ID.Out31_26=9                                      IR-Out(S372)
	S411= IR_ID.Out25_21=rS                                     IR-Out(S372)
	S412= IR_ID.Out20_16=rT                                     IR-Out(S372)
	S413= IR_ID.Out15_0=SIMM                                    IR-Out(S372)
	S414= A_EX.Out=FU(a)                                        A_EX-Out(S379)
	S415= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S379)
	S416= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S379)
	S417= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S381)
	S418= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S381)
	S419= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S381)
	S420= IR_EX.Out={9,rS,rT,SIMM}                              IR_EX-Out(S383)
	S421= IR_EX.Out31_26=9                                      IR_EX-Out(S383)
	S422= IR_EX.Out25_21=rS                                     IR_EX-Out(S383)
	S423= IR_EX.Out20_16=rT                                     IR_EX-Out(S383)
	S424= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S383)
	S425= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S385)
	S426= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S385)
	S427= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S385)
	S428= IR_MEM.Out={9,rS,rT,SIMM}                             IR_MEM-Out(S387)
	S429= IR_MEM.Out31_26=9                                     IR_MEM-Out(S387)
	S430= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S387)
	S431= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S387)
	S432= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S387)
	S433= IR_DMMU1.Out={9,rS,rT,SIMM}                           IR_DMMU1-Out(S389)
	S434= IR_DMMU1.Out31_26=9                                   IR_DMMU1-Out(S389)
	S435= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S389)
	S436= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S389)
	S437= IR_DMMU1.Out15_0=SIMM                                 IR_DMMU1-Out(S389)
	S438= IR_WB.Out={9,rS,rT,SIMM}                              IR-Out(S391)
	S439= IR_WB.Out31_26=9                                      IR-Out(S391)
	S440= IR_WB.Out25_21=rS                                     IR-Out(S391)
	S441= IR_WB.Out20_16=rT                                     IR-Out(S391)
	S442= IR_WB.Out15_0=SIMM                                    IR-Out(S391)
	S443= ALUOut_DMMU1.Out=FU(a)+{16{SIMM[15]},SIMM}            ALUOut_DMMU1-Out(S397)
	S444= ALUOut_DMMU1.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]  ALUOut_DMMU1-Out(S397)
	S445= ALUOut_DMMU1.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]  ALUOut_DMMU1-Out(S397)
	S446= ALUOut_WB.Out=FU(a)+{16{SIMM[15]},SIMM}               ALUOut_WB-Out(S399)
	S447= ALUOut_WB.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]     ALUOut_WB-Out(S399)
	S448= ALUOut_WB.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]     ALUOut_WB-Out(S399)
	S449= IR_WB.Out=>FU.IR_WB                                   Premise(F303)
	S450= FU.IR_WB={9,rS,rT,SIMM}                               Path(S438,S449)
	S451= IR_WB.Out31_26=>CU_WB.Op                              Premise(F304)
	S452= CU_WB.Op=9                                            Path(S439,S451)
	S453= IR_WB.Out20_16=>GPR.WReg                              Premise(F305)
	S454= GPR.WReg=rT                                           Path(S441,S453)
	S455= ALUOut_WB.Out=>GPR.WData                              Premise(F306)
	S456= GPR.WData=FU(a)+{16{SIMM[15]},SIMM}                   Path(S446,S455)
	S457= ALUOut_WB.Out=>FU.InWB                                Premise(F307)
	S458= FU.InWB=FU(a)+{16{SIMM[15]},SIMM}                     Path(S446,S457)
	S459= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F308)
	S460= FU.InWB_WReg=rT                                       Path(S441,S459)
	S461= CtrlASIDIn=0                                          Premise(F309)
	S462= CtrlCP0=0                                             Premise(F310)
	S463= CP0[ASID]=pid                                         CP0-Hold(S357,S462)
	S464= CtrlEPCIn=0                                           Premise(F311)
	S465= CtrlExCodeIn=0                                        Premise(F312)
	S466= CtrlIMMU=0                                            Premise(F313)
	S467= CtrlPC=0                                              Premise(F314)
	S468= CtrlPCInc=0                                           Premise(F315)
	S469= PC[CIA]=addr                                          PC-Hold(S363,S468)
	S470= PC[Out]=addr+4                                        PC-Hold(S364,S467,S468)
	S471= CtrlIAddrReg=0                                        Premise(F316)
	S472= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S366,S471)
	S473= CtrlICache=0                                          Premise(F317)
	S474= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S368,S473)
	S475= CtrlIR_IMMU=0                                         Premise(F318)
	S476= CtrlICacheReg=0                                       Premise(F319)
	S477= CtrlIR_ID=0                                           Premise(F320)
	S478= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S372,S477)
	S479= CtrlIMem=0                                            Premise(F321)
	S480= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S374,S479)
	S481= CtrlIRMux=0                                           Premise(F322)
	S482= CtrlGPR=1                                             Premise(F323)
	S483= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S454,S456,S482)
	S484= CtrlA_EX=0                                            Premise(F324)
	S485= [A_EX]=FU(a)                                          A_EX-Hold(S379,S484)
	S486= CtrlB_EX=0                                            Premise(F325)
	S487= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S381,S486)
	S488= CtrlIR_EX=0                                           Premise(F326)
	S489= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S383,S488)
	S490= CtrlALUOut_MEM=0                                      Premise(F327)
	S491= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S385,S490)
	S492= CtrlIR_MEM=0                                          Premise(F328)
	S493= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S387,S492)
	S494= CtrlIR_DMMU1=0                                        Premise(F329)
	S495= [IR_DMMU1]={9,rS,rT,SIMM}                             IR_DMMU1-Hold(S389,S494)
	S496= CtrlIR_WB=0                                           Premise(F330)
	S497= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Hold(S391,S496)
	S498= CtrlA_MEM=0                                           Premise(F331)
	S499= CtrlA_WB=0                                            Premise(F332)
	S500= CtrlB_MEM=0                                           Premise(F333)
	S501= CtrlB_WB=0                                            Premise(F334)
	S502= CtrlALUOut_DMMU1=0                                    Premise(F335)
	S503= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Hold(S397,S502)
	S504= CtrlALUOut_WB=0                                       Premise(F336)
	S505= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S399,S504)
	S506= CtrlIR_DMMU2=0                                        Premise(F337)
	S507= CtrlALUOut_DMMU2=0                                    Premise(F338)

POST	S463= CP0[ASID]=pid                                         CP0-Hold(S357,S462)
	S469= PC[CIA]=addr                                          PC-Hold(S363,S468)
	S470= PC[Out]=addr+4                                        PC-Hold(S364,S467,S468)
	S472= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S366,S471)
	S474= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S368,S473)
	S478= [IR_ID]={9,rS,rT,SIMM}                                IR_ID-Hold(S372,S477)
	S480= IMem[{pid,addr}]={9,rS,rT,SIMM}                       IMem-Hold(S374,S479)
	S483= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S454,S456,S482)
	S485= [A_EX]=FU(a)                                          A_EX-Hold(S379,S484)
	S487= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S381,S486)
	S489= [IR_EX]={9,rS,rT,SIMM}                                IR_EX-Hold(S383,S488)
	S491= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S385,S490)
	S493= [IR_MEM]={9,rS,rT,SIMM}                               IR_MEM-Hold(S387,S492)
	S495= [IR_DMMU1]={9,rS,rT,SIMM}                             IR_DMMU1-Hold(S389,S494)
	S497= [IR_WB]={9,rS,rT,SIMM}                                IR_WB-Hold(S391,S496)
	S503= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Hold(S397,S502)
	S505= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S399,S504)

