<div id="pf2f3" class="pf w0 h0" data-page-no="2f3"><div class="pc pc2f3 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2f3.png"/><div class="t m0 xc2 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_C2 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Normal transmitter operation.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Queue break character(s) to be sent.</div><div class="t m0 x9 h1b y2127 ff1 fsc fc0 sc0 ls0 ws0">40.2.5<span class="_ _b"> </span>UART Status Register 1 (UART<span class="ff7 ws24e">x</span>_S1)</div><div class="t m0 x9 hf y42d8 ff3 fs5 fc0 sc0 ls0 ws0">This register has eight read-only status flags. Writes have no effect. Special software</div><div class="t m0 x9 hf y42d9 ff3 fs5 fc0 sc0 ls0 ws0">sequences, which do not involve writing to this register, clear these status flags.</div><div class="t m0 x9 h7 y42da ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + h offset</div><div class="t m0 x81 h1d y42db ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y42dc ff2 fs4 fc0 sc0 ls0 ws4cf">Read TDRE<span class="_ _166"> </span>TC<span class="_ _103"> </span>RDRF<span class="_ _250"> </span>IDLE<span class="_ _1bd"> </span>OR<span class="_ _98"> </span>NF<span class="_ _c3"> </span>FE<span class="_ _5a"> </span>PF</div><div class="t m0 x8b h7 y42dd ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y42de ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">11000000<span class="_ _19a"></span></span></div><div class="t m0 x1d h9 y42df ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_S1 field descriptions</span></div><div class="t m0 x12c h10 y42e0 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y42e1 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x95 h7 y42e2 ff2 fs4 fc0 sc0 ls0">TDRE</div><div class="t m0 x83 h7 y42e1 ff2 fs4 fc0 sc0 ls0 ws0">Transmit Data Register Empty Flag</div><div class="t m0 x83 h7 y42e3 ff2 fs4 fc0 sc0 ls0 ws0">TDRE is set out of reset and when a transmit data value transfers from the transmit data buffer to the</div><div class="t m0 x83 h7 y42e4 ff2 fs4 fc0 sc0 ls0 ws0">transmit shifter, leaving room for a new character in the buffer. To clear TDRE, read UART_S1 with TDRE</div><div class="t m0 x83 h7 y40e9 ff2 fs4 fc0 sc0 ls0 ws0">set and then write to the UART data register (UART_D).</div><div class="t m0 x83 h7 y42e5 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Transmit data register (buffer) full.</div><div class="t m0 x83 h7 y42e6 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Transmit data register (buffer) empty.</div><div class="t m0 x97 h7 y42e7 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x8b h7 y42e8 ff2 fs4 fc0 sc0 ls0">TC</div><div class="t m0 x83 h7 y42e7 ff2 fs4 fc0 sc0 ls0 ws0">Transmission Complete Flag</div><div class="t m0 x83 h7 y42e8 ff2 fs4 fc0 sc0 ls0 ws0">TC is set out of reset and when TDRE is set and no data, preamble, or break character is being</div><div class="t m0 x83 h7 y42e9 ff2 fs4 fc0 sc0 ls0">transmitted.</div><div class="t m0 x83 h7 y42ea ff2 fs4 fc0 sc0 ls0 ws0">TC is cleared automatically by reading UART_S1 with TC set and then doing one of the following:</div><div class="t m0 xd0 h7 y42eb ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Write to the UART data register (UART_D) to transmit new data</div><div class="t m0 xd0 h7 y42ec ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Queue a preamble by changing TE from 0 to 1</div><div class="t m0 xd0 h7 y37b5 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Queue a break character by writing 1 to UART_C2[SBK]</div><div class="t m0 x83 h7 y42ed ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Transmitter active (sending data, a preamble, or a break).</div><div class="t m0 x83 h7 y42ee ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Transmitter idle (transmission activity complete).</div><div class="t m0 x97 h7 y37b9 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x95 h7 y42ef ff2 fs4 fc0 sc0 ls0">RDRF</div><div class="t m0 x83 h7 y37b9 ff2 fs4 fc0 sc0 ls0 ws0">Receive Data Register Full Flag</div><div class="t m0 x83 h7 y42f0 ff2 fs4 fc0 sc0 ls0 ws0">RDRF becomes set when a character transfers from the receive shifter into the receive data register</div><div class="t m0 x83 h7 y42f1 ff2 fs4 fc0 sc0 ls0 ws0">(UART_D). To clear RDRF, read UART_S1 with RDRF set and then read the UART data register</div><div class="t m0 x83 h7 y42f2 ff2 fs4 fc0 sc0 ls0">(UART_D).</div><div class="t m0 x83 h7 y42f3 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Receive data register empty.</div><div class="t m0 x83 h7 y42f4 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Receive data register full.</div><div class="t m0 x97 h7 y42f5 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x3a h7 y42f6 ff2 fs4 fc0 sc0 ls0">IDLE</div><div class="t m0 x83 h7 y42f5 ff2 fs4 fc0 sc0 ls0 ws0">Idle Line Flag</div><div class="t m0 x83 h7 y42f7 ff2 fs4 fc0 sc0 ls0 ws0">IDLE is set when the UART receive line becomes idle for a full character time after a period of activity.</div><div class="t m0 x83 h7 y42f8 ff2 fs4 fc0 sc0 ls0 ws0">When ILT is cleared, the receiver starts counting idle bit times after the start bit. If the receive character is</div><div class="t m0 x1b h7 y42f9 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x21 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 40 Universal Asynchronous Receiver/Transmitter (UART1 and UART2)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>755</div><a class="l" href="#pf2f3" data-dest-detail='[755,"XYZ",null,423.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:125.751000px;bottom:506.767000px;width:24.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f3" data-dest-detail='[755,"XYZ",null,330.767,null]'><div class="d m1" style="border-style:none;position:absolute;left:188.001000px;bottom:506.767000px;width:11.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f3" data-dest-detail='[755,"XYZ",null,215.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:237.503000px;bottom:506.767000px;width:24.993000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f3" data-dest-detail='[755,"XYZ",null,122.767,null]'><div class="d m1" style="border-style:none;position:absolute;left:295.996000px;bottom:506.767000px;width:20.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f4" data-dest-detail='[756,"XYZ",null,555.517,null]'><div class="d m1" style="border-style:none;position:absolute;left:355.250000px;bottom:506.767000px;width:13.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f4" data-dest-detail='[756,"XYZ",null,452.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:412.001000px;bottom:506.767000px;width:11.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f4" data-dest-detail='[756,"XYZ",null,348.517,null]'><div class="d m1" style="border-style:none;position:absolute;left:468.249000px;bottom:506.767000px;width:11.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2f4" data-dest-detail='[756,"XYZ",null,256.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:524.249000px;bottom:506.767000px;width:11.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
