INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.sim/sim_1/synth/func/xsim/Test_ALU_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU/CPU.srcs/sim_1/new/Test_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_ALU
