{
    "name": "RV32IC-CPU",
    "folder": "RV32IC-CPU",
    "sim_files": [],
    "files": [
        "RTL/Adder.v",
        "RTL/CSRRegFile.v",
        "RTL/ClkInverter.v",
        "RTL/InterruptAddressGenerator.v",
        "RTL/Interrupt_Detector.v",
        "RTL/PIC.v",
        "RTL/RISCV.v",
        "RTL/RISCV_TOP.v",
        "RTL/RegSrcUnit.v",
        "RTL/TMRGenerator.v",
        "RTL/decompression.v",
        "RTL/memAddressSelectUnit.v",
        "RTL/ALU/ALU.v",
        "RTL/ALU/AdderSub.v",
        "RTL/ALU/Full_Adder.v",
        "RTL/ALU/RippleAdder.v",
        "RTL/Control/ALUControl.v",
        "RTL/Control/BranchUnit.v",
        "RTL/Control/ControlUnit.v",
        "RTL/Global/values.v",
        "RTL/Memory/Memory.v",
        "RTL/Other Units/ClkDiv.v",
        "RTL/Other Units/ForwardUnit.v",
        "RTL/Other Units/ImmGen.v",
        "RTL/Others/Decoder5_32.v",
        "RTL/Others/Mux2_1.v",
        "RTL/Others/Mux4_1.v",
        "RTL/Others/SSDDriver.v",
        "RTL/Others/ShiftLeft1.v",
        "RTL/Others/SignExtend.v",
        "RTL/Registers/FlipFlop.v",
        "RTL/Registers/RegFile.v",
        "RTL/Registers/RegWLoad.v",
        "RTL/Registers/regfileModel.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/djzenma/RV32IC-CPU",
    "top_module": "RISCV_TOP",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": false
}