

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_4_4_0_0_config3_dense_qk_14'
================================================================
* Date:           Tue Jan 28 17:11:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.322 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.32>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_13_val"   --->   Operation 5 'read' 'weights_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_12_val"   --->   Operation 6 'read' 'weights_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_11_val"   --->   Operation 7 'read' 'weights_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_10_val"   --->   Operation 8 'read' 'weights_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_9_val"   --->   Operation 9 'read' 'weights_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_8_val"   --->   Operation 10 'read' 'weights_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_7_val"   --->   Operation 11 'read' 'weights_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_6_val"   --->   Operation 12 'read' 'weights_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_5_val"   --->   Operation 13 'read' 'weights_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_4_val"   --->   Operation 14 'read' 'weights_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_3_val"   --->   Operation 15 'read' 'weights_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_2_val"   --->   Operation 16 'read' 'weights_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_1_val"   --->   Operation 17 'read' 'weights_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_0_val"   --->   Operation 18 'read' 'weights_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val"   --->   Operation 19 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val"   --->   Operation 20 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_11_val"   --->   Operation 21 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val"   --->   Operation 22 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val"   --->   Operation 23 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val"   --->   Operation 24 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val"   --->   Operation 25 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val"   --->   Operation 26 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val"   --->   Operation 27 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val"   --->   Operation 28 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val"   --->   Operation 29 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val"   --->   Operation 30 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val"   --->   Operation 31 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val"   --->   Operation 32 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.27ns)   --->   "%idx_cast = select i1 %idx_read, i3 7, i3 0"   --->   Operation 33 'select' 'idx_cast' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.58ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_0_val_read, i3 1, i16 %data_1_val_read, i3 2, i16 %data_2_val_read, i3 3, i16 %data_3_val_read, i3 4, i16 %data_4_val_read, i3 5, i16 %data_5_val_read, i3 6, i16 %data_6_val_read, i3 7, i16 %data_7_val_read, i16 0, i3 %idx_cast"   --->   Operation 34 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 35 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_0_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2536 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'bitselect' 'tmp_2536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_2537 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp_2537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.73ns)   --->   "%icmp_ln42 = icmp_ne  i11 %trunc_ln42, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_2536, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_2537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'bitselect' 'tmp_2539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.57ns)   --->   "%icmp_ln42_386 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'icmp' 'icmp_ln42_386' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%icmp_ln42_387 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_387' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%icmp_ln42_388 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'icmp' 'icmp_ln42_388' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73_66 = sext i16 %weights_1_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln73_66 = mul i32 %conv_i_i, i32 %sext_ln73_66" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'mul' 'mul_ln73_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2541 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'bitselect' 'tmp_2541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_66, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_2542 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_2542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_2543 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitselect' 'tmp_2543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln42_150 = trunc i32 %mul_ln73_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'trunc' 'trunc_ln42_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.73ns)   --->   "%icmp_ln42_389 = icmp_ne  i11 %trunc_ln42_150, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'icmp' 'icmp_ln42_389' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%or_ln42_264 = or i1 %tmp_2542, i1 %icmp_ln42_389" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'or' 'or_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%and_ln42_492 = and i1 %or_ln42_264, i1 %tmp_2543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'and' 'and_ln42_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%zext_ln42_66 = zext i1 %and_ln42_492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'zext' 'zext_ln42_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_66 = add i16 %trunc_ln42_s, i16 %zext_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'add' 'add_ln42_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2545 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_66, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'bitselect' 'tmp_2545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_893 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_66, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'partselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.57ns)   --->   "%icmp_ln42_390 = icmp_eq  i3 %tmp_893, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'icmp' 'icmp_ln42_390' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_894 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_66, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'partselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.70ns)   --->   "%icmp_ln42_391 = icmp_eq  i4 %tmp_894, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'icmp' 'icmp_ln42_391' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.70ns)   --->   "%icmp_ln42_392 = icmp_eq  i4 %tmp_894, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'icmp' 'icmp_ln42_392' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.58ns)   --->   "%a_49 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_1_val_read, i3 1, i16 %data_2_val_read, i3 2, i16 %data_3_val_read, i3 3, i16 %data_4_val_read, i3 4, i16 %data_5_val_read, i3 5, i16 %data_6_val_read, i3 6, i16 %data_7_val_read, i3 7, i16 %data_8_val_read, i16 0, i3 %idx_cast"   --->   Operation 72 'sparsemux' 'a_49' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_49"   --->   Operation 73 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln73_67 = sext i16 %weights_2_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'sext' 'sext_ln73_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.94ns)   --->   "%mul_ln73_67 = mul i32 %conv_i_i_1, i32 %sext_ln73_67" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'mul' 'mul_ln73_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_2547 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'bitselect' 'tmp_2547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%trunc_ln42_92 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_67, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'partselect' 'trunc_ln42_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_2548 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'bitselect' 'tmp_2548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_2549 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'bitselect' 'tmp_2549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln42_151 = trunc i32 %mul_ln73_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'trunc' 'trunc_ln42_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.73ns)   --->   "%icmp_ln42_393 = icmp_ne  i11 %trunc_ln42_151, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'icmp' 'icmp_ln42_393' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%or_ln42_268 = or i1 %tmp_2548, i1 %icmp_ln42_393" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'or' 'or_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%and_ln42_499 = and i1 %or_ln42_268, i1 %tmp_2549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'and' 'and_ln42_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%zext_ln42_67 = zext i1 %and_ln42_499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'zext' 'zext_ln42_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_67 = add i16 %trunc_ln42_92, i16 %zext_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'add' 'add_ln42_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2551 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_67, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'bitselect' 'tmp_2551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_895 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_67, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'partselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.57ns)   --->   "%icmp_ln42_394 = icmp_eq  i3 %tmp_895, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'icmp' 'icmp_ln42_394' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_896 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_67, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'partselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.70ns)   --->   "%icmp_ln42_395 = icmp_eq  i4 %tmp_896, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'icmp' 'icmp_ln42_395' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.70ns)   --->   "%icmp_ln42_396 = icmp_eq  i4 %tmp_896, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'icmp' 'icmp_ln42_396' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln73_68 = sext i16 %weights_3_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'sext' 'sext_ln73_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.94ns)   --->   "%mul_ln73_68 = mul i32 %conv_i_i_1, i32 %sext_ln73_68" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'mul' 'mul_ln73_68' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2553 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'bitselect' 'tmp_2553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%trunc_ln42_93 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_68, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'partselect' 'trunc_ln42_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_2554 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'bitselect' 'tmp_2554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_2555 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'bitselect' 'tmp_2555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln42_152 = trunc i32 %mul_ln73_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'trunc' 'trunc_ln42_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.73ns)   --->   "%icmp_ln42_397 = icmp_ne  i11 %trunc_ln42_152, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'icmp' 'icmp_ln42_397' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%or_ln42_272 = or i1 %tmp_2554, i1 %icmp_ln42_397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'or' 'or_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%and_ln42_506 = and i1 %or_ln42_272, i1 %tmp_2555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'and' 'and_ln42_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%zext_ln42_68 = zext i1 %and_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'zext' 'zext_ln42_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_68 = add i16 %trunc_ln42_93, i16 %zext_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'add' 'add_ln42_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_2557 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_68, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_2557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_897 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_68, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'partselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.57ns)   --->   "%icmp_ln42_398 = icmp_eq  i3 %tmp_897, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'icmp' 'icmp_ln42_398' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_898 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_68, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'partselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln42_399 = icmp_eq  i4 %tmp_898, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'icmp' 'icmp_ln42_399' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.70ns)   --->   "%icmp_ln42_400 = icmp_eq  i4 %tmp_898, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'icmp' 'icmp_ln42_400' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.58ns)   --->   "%a_50 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_2_val_read, i3 1, i16 %data_3_val_read, i3 2, i16 %data_4_val_read, i3 3, i16 %data_5_val_read, i3 4, i16 %data_6_val_read, i3 5, i16 %data_7_val_read, i3 6, i16 %data_8_val_read, i3 7, i16 %data_9_val_read, i16 0, i3 %idx_cast"   --->   Operation 110 'sparsemux' 'a_50' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_50"   --->   Operation 111 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln73_69 = sext i16 %weights_4_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'sext' 'sext_ln73_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.94ns)   --->   "%mul_ln73_69 = mul i32 %conv_i_i_2, i32 %sext_ln73_69" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'mul' 'mul_ln73_69' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2559 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_2559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%trunc_ln42_94 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_69, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'partselect' 'trunc_ln42_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%tmp_2560 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'bitselect' 'tmp_2560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%tmp_2561 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'bitselect' 'tmp_2561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln42_153 = trunc i32 %mul_ln73_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'trunc' 'trunc_ln42_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.73ns)   --->   "%icmp_ln42_401 = icmp_ne  i11 %trunc_ln42_153, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'icmp' 'icmp_ln42_401' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%or_ln42_276 = or i1 %tmp_2560, i1 %icmp_ln42_401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'or' 'or_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%and_ln42_513 = and i1 %or_ln42_276, i1 %tmp_2561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'and' 'and_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%zext_ln42_69 = zext i1 %and_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'zext' 'zext_ln42_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_69 = add i16 %trunc_ln42_94, i16 %zext_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'add' 'add_ln42_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_2563 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_69, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'bitselect' 'tmp_2563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_899 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_69, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'partselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.57ns)   --->   "%icmp_ln42_402 = icmp_eq  i3 %tmp_899, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'icmp' 'icmp_ln42_402' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_900 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_69, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'partselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.70ns)   --->   "%icmp_ln42_403 = icmp_eq  i4 %tmp_900, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'icmp' 'icmp_ln42_403' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln42_404 = icmp_eq  i4 %tmp_900, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'icmp' 'icmp_ln42_404' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln73_70 = sext i16 %weights_5_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'sext' 'sext_ln73_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.94ns)   --->   "%mul_ln73_70 = mul i32 %conv_i_i_2, i32 %sext_ln73_70" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'mul' 'mul_ln73_70' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2565 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'bitselect' 'tmp_2565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%trunc_ln42_95 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_70, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'partselect' 'trunc_ln42_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%tmp_2566 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_2566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%tmp_2567 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'bitselect' 'tmp_2567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln42_154 = trunc i32 %mul_ln73_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'trunc' 'trunc_ln42_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.73ns)   --->   "%icmp_ln42_405 = icmp_ne  i11 %trunc_ln42_154, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_405' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%or_ln42_280 = or i1 %tmp_2566, i1 %icmp_ln42_405" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'or' 'or_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%and_ln42_520 = and i1 %or_ln42_280, i1 %tmp_2567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'and' 'and_ln42_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%zext_ln42_70 = zext i1 %and_ln42_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'zext' 'zext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_70 = add i16 %trunc_ln42_95, i16 %zext_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'add' 'add_ln42_70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_2569 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_70, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_2569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_901 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_70, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'partselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.57ns)   --->   "%icmp_ln42_406 = icmp_eq  i3 %tmp_901, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'icmp' 'icmp_ln42_406' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_902 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_70, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'partselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.70ns)   --->   "%icmp_ln42_407 = icmp_eq  i4 %tmp_902, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'icmp' 'icmp_ln42_407' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.70ns)   --->   "%icmp_ln42_408 = icmp_eq  i4 %tmp_902, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'icmp' 'icmp_ln42_408' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.58ns)   --->   "%a_51 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_3_val_read, i3 1, i16 %data_4_val_read, i3 2, i16 %data_5_val_read, i3 3, i16 %data_6_val_read, i3 4, i16 %data_7_val_read, i3 5, i16 %data_8_val_read, i3 6, i16 %data_9_val_read, i3 7, i16 %data_10_val_read, i16 0, i3 %idx_cast"   --->   Operation 148 'sparsemux' 'a_51' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv_i_i_3 = sext i16 %a_51"   --->   Operation 149 'sext' 'conv_i_i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln73_71 = sext i16 %weights_6_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'sext' 'sext_ln73_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.94ns)   --->   "%mul_ln73_71 = mul i32 %conv_i_i_3, i32 %sext_ln73_71" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'mul' 'mul_ln73_71' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_2571 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'bitselect' 'tmp_2571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%trunc_ln42_96 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_71, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'partselect' 'trunc_ln42_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%tmp_2572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'bitselect' 'tmp_2572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%tmp_2573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'bitselect' 'tmp_2573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln42_155 = trunc i32 %mul_ln73_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'trunc' 'trunc_ln42_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.73ns)   --->   "%icmp_ln42_409 = icmp_ne  i11 %trunc_ln42_155, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_409' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%or_ln42_284 = or i1 %tmp_2572, i1 %icmp_ln42_409" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'or' 'or_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%and_ln42_527 = and i1 %or_ln42_284, i1 %tmp_2573" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'and' 'and_ln42_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%zext_ln42_71 = zext i1 %and_ln42_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'zext' 'zext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_71 = add i16 %trunc_ln42_96, i16 %zext_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'add' 'add_ln42_71' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_2575 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_71, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'bitselect' 'tmp_2575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_903 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_71, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'partselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.57ns)   --->   "%icmp_ln42_410 = icmp_eq  i3 %tmp_903, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'icmp' 'icmp_ln42_410' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_904 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_71, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'partselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.70ns)   --->   "%icmp_ln42_411 = icmp_eq  i4 %tmp_904, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'icmp' 'icmp_ln42_411' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.70ns)   --->   "%icmp_ln42_412 = icmp_eq  i4 %tmp_904, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'icmp' 'icmp_ln42_412' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln73_72 = sext i16 %weights_7_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'sext' 'sext_ln73_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.94ns)   --->   "%mul_ln73_72 = mul i32 %conv_i_i_3, i32 %sext_ln73_72" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'mul' 'mul_ln73_72' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_2577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'bitselect' 'tmp_2577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%trunc_ln42_97 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_72, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'partselect' 'trunc_ln42_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%tmp_2578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitselect' 'tmp_2578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%tmp_2579 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'bitselect' 'tmp_2579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln42_156 = trunc i32 %mul_ln73_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'trunc' 'trunc_ln42_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.73ns)   --->   "%icmp_ln42_413 = icmp_ne  i11 %trunc_ln42_156, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'icmp' 'icmp_ln42_413' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%or_ln42_288 = or i1 %tmp_2578, i1 %icmp_ln42_413" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'or' 'or_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%and_ln42_534 = and i1 %or_ln42_288, i1 %tmp_2579" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'and' 'and_ln42_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%zext_ln42_72 = zext i1 %and_ln42_534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'zext' 'zext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_72 = add i16 %trunc_ln42_97, i16 %zext_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'add' 'add_ln42_72' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_2581 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_72, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'bitselect' 'tmp_2581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_905 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_72, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'partselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.57ns)   --->   "%icmp_ln42_414 = icmp_eq  i3 %tmp_905, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'icmp' 'icmp_ln42_414' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_906 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_72, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln42_415 = icmp_eq  i4 %tmp_906, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_415' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.70ns)   --->   "%icmp_ln42_416 = icmp_eq  i4 %tmp_906, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'icmp' 'icmp_ln42_416' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.58ns)   --->   "%a_52 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_4_val_read, i3 1, i16 %data_5_val_read, i3 2, i16 %data_6_val_read, i3 3, i16 %data_7_val_read, i3 4, i16 %data_8_val_read, i3 5, i16 %data_9_val_read, i3 6, i16 %data_10_val_read, i3 7, i16 %data_11_val_read, i16 0, i3 %idx_cast"   --->   Operation 186 'sparsemux' 'a_52' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.58ns)   --->   "%a_53 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_5_val_read, i3 1, i16 %data_6_val_read, i3 2, i16 %data_7_val_read, i3 3, i16 %data_8_val_read, i3 4, i16 %data_9_val_read, i3 5, i16 %data_10_val_read, i3 6, i16 %data_11_val_read, i3 7, i16 %data_12_val_read, i16 0, i3 %idx_cast"   --->   Operation 187 'sparsemux' 'a_53' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.58ns)   --->   "%a_54 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %data_6_val_read, i3 1, i16 %data_7_val_read, i3 2, i16 %data_8_val_read, i3 3, i16 %data_9_val_read, i3 4, i16 %data_10_val_read, i3 5, i16 %data_11_val_read, i3 6, i16 %data_12_val_read, i3 7, i16 %data_13_val_read, i16 0, i3 %idx_cast"   --->   Operation 188 'sparsemux' 'a_54' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_486)   --->   "%tmp_2538 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'bitselect' 'tmp_2538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_486)   --->   "%xor_ln42 = xor i1 %tmp_2539, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_486 = and i1 %tmp_2538, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'and' 'and_ln42_486' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_489)   --->   "%select_ln42 = select i1 %and_ln42_486, i1 %icmp_ln42_387, i1 %icmp_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_490)   --->   "%tmp_2540 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'bitselect' 'tmp_2540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_490)   --->   "%xor_ln42_332 = xor i1 %tmp_2540, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'xor' 'xor_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_490)   --->   "%and_ln42_487 = and i1 %icmp_ln42_386, i1 %xor_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_490)   --->   "%select_ln42_276 = select i1 %and_ln42_486, i1 %and_ln42_487, i1 %icmp_ln42_387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'select' 'select_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_263)   --->   "%and_ln42_488 = and i1 %and_ln42_486, i1 %icmp_ln42_387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_489)   --->   "%xor_ln42_276 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'xor' 'xor_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_489)   --->   "%or_ln42_261 = or i1 %tmp_2539, i1 %xor_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'or' 'or_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_489)   --->   "%xor_ln42_277 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'xor' 'xor_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_489 = and i1 %or_ln42_261, i1 %xor_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'and' 'and_ln42_489' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_490 = and i1 %tmp_2539, i1 %select_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'and' 'and_ln42_490' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_263)   --->   "%or_ln42_262 = or i1 %and_ln42_488, i1 %and_ln42_490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'or' 'or_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_263)   --->   "%xor_ln42_278 = xor i1 %or_ln42_262, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'xor' 'xor_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_263)   --->   "%and_ln42_491 = and i1 %tmp, i1 %xor_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'and' 'and_ln42_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_278)   --->   "%select_ln42_277 = select i1 %and_ln42_489, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'select' 'select_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_263 = or i1 %and_ln42_489, i1 %and_ln42_491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'or' 'or_ln42_263' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_278 = select i1 %or_ln42_263, i16 %select_ln42_277, i16 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'select' 'select_ln42_278' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_493)   --->   "%tmp_2544 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'bitselect' 'tmp_2544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_493)   --->   "%xor_ln42_279 = xor i1 %tmp_2545, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'xor' 'xor_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_493 = and i1 %tmp_2544, i1 %xor_ln42_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'and' 'and_ln42_493' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_496)   --->   "%select_ln42_279 = select i1 %and_ln42_493, i1 %icmp_ln42_391, i1 %icmp_ln42_392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'select' 'select_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_497)   --->   "%tmp_2546 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_66, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'bitselect' 'tmp_2546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_497)   --->   "%xor_ln42_333 = xor i1 %tmp_2546, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'xor' 'xor_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_497)   --->   "%and_ln42_494 = and i1 %icmp_ln42_390, i1 %xor_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'and' 'and_ln42_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_497)   --->   "%select_ln42_280 = select i1 %and_ln42_493, i1 %and_ln42_494, i1 %icmp_ln42_391" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'select' 'select_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_267)   --->   "%and_ln42_495 = and i1 %and_ln42_493, i1 %icmp_ln42_391" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_496)   --->   "%xor_ln42_280 = xor i1 %select_ln42_279, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'xor' 'xor_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_496)   --->   "%or_ln42_265 = or i1 %tmp_2545, i1 %xor_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'or' 'or_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_496)   --->   "%xor_ln42_281 = xor i1 %tmp_2541, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'xor' 'xor_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_496 = and i1 %or_ln42_265, i1 %xor_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'and' 'and_ln42_496' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_497 = and i1 %tmp_2545, i1 %select_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'and' 'and_ln42_497' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_267)   --->   "%or_ln42_266 = or i1 %and_ln42_495, i1 %and_ln42_497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'or' 'or_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_267)   --->   "%xor_ln42_282 = xor i1 %or_ln42_266, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_267)   --->   "%and_ln42_498 = and i1 %tmp_2541, i1 %xor_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_282)   --->   "%select_ln42_281 = select i1 %and_ln42_496, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'select' 'select_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_267 = or i1 %and_ln42_496, i1 %and_ln42_498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'or' 'or_ln42_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_282 = select i1 %or_ln42_267, i16 %select_ln42_281, i16 %add_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'select' 'select_ln42_282' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_500)   --->   "%tmp_2550 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_2550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_500)   --->   "%xor_ln42_283 = xor i1 %tmp_2551, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'xor' 'xor_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_500 = and i1 %tmp_2550, i1 %xor_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'and' 'and_ln42_500' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_503)   --->   "%select_ln42_283 = select i1 %and_ln42_500, i1 %icmp_ln42_395, i1 %icmp_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'select' 'select_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_504)   --->   "%tmp_2552 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_67, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'bitselect' 'tmp_2552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_504)   --->   "%xor_ln42_334 = xor i1 %tmp_2552, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'xor' 'xor_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_504)   --->   "%and_ln42_501 = and i1 %icmp_ln42_394, i1 %xor_ln42_334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'and' 'and_ln42_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_504)   --->   "%select_ln42_284 = select i1 %and_ln42_500, i1 %and_ln42_501, i1 %icmp_ln42_395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'select' 'select_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_271)   --->   "%and_ln42_502 = and i1 %and_ln42_500, i1 %icmp_ln42_395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'and' 'and_ln42_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_503)   --->   "%xor_ln42_284 = xor i1 %select_ln42_283, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_503)   --->   "%or_ln42_269 = or i1 %tmp_2551, i1 %xor_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'or' 'or_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_503)   --->   "%xor_ln42_285 = xor i1 %tmp_2547, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'xor' 'xor_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_503 = and i1 %or_ln42_269, i1 %xor_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'and' 'and_ln42_503' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_504 = and i1 %tmp_2551, i1 %select_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_504' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_271)   --->   "%or_ln42_270 = or i1 %and_ln42_502, i1 %and_ln42_504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'or' 'or_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_271)   --->   "%xor_ln42_286 = xor i1 %or_ln42_270, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'xor' 'xor_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_271)   --->   "%and_ln42_505 = and i1 %tmp_2547, i1 %xor_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'and' 'and_ln42_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_286)   --->   "%select_ln42_285 = select i1 %and_ln42_503, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'select' 'select_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_271 = or i1 %and_ln42_503, i1 %and_ln42_505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'or' 'or_ln42_271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_286 = select i1 %or_ln42_271, i16 %select_ln42_285, i16 %add_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'select' 'select_ln42_286' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_507)   --->   "%tmp_2556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_2556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_507)   --->   "%xor_ln42_287 = xor i1 %tmp_2557, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'xor' 'xor_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_507 = and i1 %tmp_2556, i1 %xor_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_507' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_510)   --->   "%select_ln42_287 = select i1 %and_ln42_507, i1 %icmp_ln42_399, i1 %icmp_ln42_400" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'select' 'select_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_511)   --->   "%tmp_2558 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_68, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'bitselect' 'tmp_2558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_511)   --->   "%xor_ln42_335 = xor i1 %tmp_2558, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'xor' 'xor_ln42_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_511)   --->   "%and_ln42_508 = and i1 %icmp_ln42_398, i1 %xor_ln42_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_511)   --->   "%select_ln42_288 = select i1 %and_ln42_507, i1 %and_ln42_508, i1 %icmp_ln42_399" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'select' 'select_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_275)   --->   "%and_ln42_509 = and i1 %and_ln42_507, i1 %icmp_ln42_399" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'and' 'and_ln42_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_510)   --->   "%xor_ln42_288 = xor i1 %select_ln42_287, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_510)   --->   "%or_ln42_273 = or i1 %tmp_2557, i1 %xor_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'or' 'or_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_510)   --->   "%xor_ln42_289 = xor i1 %tmp_2553, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'xor' 'xor_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_510 = and i1 %or_ln42_273, i1 %xor_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'and' 'and_ln42_510' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_511 = and i1 %tmp_2557, i1 %select_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'and' 'and_ln42_511' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_275)   --->   "%or_ln42_274 = or i1 %and_ln42_509, i1 %and_ln42_511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'or' 'or_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_275)   --->   "%xor_ln42_290 = xor i1 %or_ln42_274, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'xor' 'xor_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_275)   --->   "%and_ln42_512 = and i1 %tmp_2553, i1 %xor_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'and' 'and_ln42_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_290)   --->   "%select_ln42_289 = select i1 %and_ln42_510, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'select' 'select_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_275 = or i1 %and_ln42_510, i1 %and_ln42_512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'or' 'or_ln42_275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_290 = select i1 %or_ln42_275, i16 %select_ln42_289, i16 %add_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'select' 'select_ln42_290' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_514)   --->   "%tmp_2562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'bitselect' 'tmp_2562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_514)   --->   "%xor_ln42_291 = xor i1 %tmp_2563, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'xor' 'xor_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_514 = and i1 %tmp_2562, i1 %xor_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'and' 'and_ln42_514' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_517)   --->   "%select_ln42_291 = select i1 %and_ln42_514, i1 %icmp_ln42_403, i1 %icmp_ln42_404" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'select' 'select_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_518)   --->   "%tmp_2564 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_69, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'bitselect' 'tmp_2564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_518)   --->   "%xor_ln42_336 = xor i1 %tmp_2564, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'xor' 'xor_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_518)   --->   "%and_ln42_515 = and i1 %icmp_ln42_402, i1 %xor_ln42_336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'and' 'and_ln42_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_518)   --->   "%select_ln42_292 = select i1 %and_ln42_514, i1 %and_ln42_515, i1 %icmp_ln42_403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'select' 'select_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_279)   --->   "%and_ln42_516 = and i1 %and_ln42_514, i1 %icmp_ln42_403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'and' 'and_ln42_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_517)   --->   "%xor_ln42_292 = xor i1 %select_ln42_291, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'xor' 'xor_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_517)   --->   "%or_ln42_277 = or i1 %tmp_2563, i1 %xor_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'or' 'or_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_517)   --->   "%xor_ln42_293 = xor i1 %tmp_2559, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_517 = and i1 %or_ln42_277, i1 %xor_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'and' 'and_ln42_517' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_518 = and i1 %tmp_2563, i1 %select_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'and' 'and_ln42_518' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_279)   --->   "%or_ln42_278 = or i1 %and_ln42_516, i1 %and_ln42_518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'or' 'or_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_279)   --->   "%xor_ln42_294 = xor i1 %or_ln42_278, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'xor' 'xor_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_279)   --->   "%and_ln42_519 = and i1 %tmp_2559, i1 %xor_ln42_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'and' 'and_ln42_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_294)   --->   "%select_ln42_293 = select i1 %and_ln42_517, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'select' 'select_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_279 = or i1 %and_ln42_517, i1 %and_ln42_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'or' 'or_ln42_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_294 = select i1 %or_ln42_279, i16 %select_ln42_293, i16 %add_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'select' 'select_ln42_294' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_521)   --->   "%tmp_2568 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'bitselect' 'tmp_2568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_521)   --->   "%xor_ln42_295 = xor i1 %tmp_2569, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'xor' 'xor_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_521 = and i1 %tmp_2568, i1 %xor_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'and' 'and_ln42_521' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_524)   --->   "%select_ln42_295 = select i1 %and_ln42_521, i1 %icmp_ln42_407, i1 %icmp_ln42_408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'select' 'select_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_525)   --->   "%tmp_2570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_70, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_2570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_525)   --->   "%xor_ln42_337 = xor i1 %tmp_2570, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'xor' 'xor_ln42_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_525)   --->   "%and_ln42_522 = and i1 %icmp_ln42_406, i1 %xor_ln42_337" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'and' 'and_ln42_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_525)   --->   "%select_ln42_296 = select i1 %and_ln42_521, i1 %and_ln42_522, i1 %icmp_ln42_407" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'select' 'select_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_283)   --->   "%and_ln42_523 = and i1 %and_ln42_521, i1 %icmp_ln42_407" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'and' 'and_ln42_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_524)   --->   "%xor_ln42_296 = xor i1 %select_ln42_295, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'xor' 'xor_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_524)   --->   "%or_ln42_281 = or i1 %tmp_2569, i1 %xor_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'or' 'or_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_524)   --->   "%xor_ln42_297 = xor i1 %tmp_2565, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'xor' 'xor_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_524 = and i1 %or_ln42_281, i1 %xor_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'and' 'and_ln42_524' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_525 = and i1 %tmp_2569, i1 %select_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_525' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_283)   --->   "%or_ln42_282 = or i1 %and_ln42_523, i1 %and_ln42_525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'or' 'or_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_283)   --->   "%xor_ln42_298 = xor i1 %or_ln42_282, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'xor' 'xor_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_283)   --->   "%and_ln42_526 = and i1 %tmp_2565, i1 %xor_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'and' 'and_ln42_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_298)   --->   "%select_ln42_297 = select i1 %and_ln42_524, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'select' 'select_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_283 = or i1 %and_ln42_524, i1 %and_ln42_526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'or' 'or_ln42_283' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_298 = select i1 %or_ln42_283, i16 %select_ln42_297, i16 %add_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'select' 'select_ln42_298' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_528)   --->   "%tmp_2574 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'bitselect' 'tmp_2574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_528)   --->   "%xor_ln42_299 = xor i1 %tmp_2575, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'xor' 'xor_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_528 = and i1 %tmp_2574, i1 %xor_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'and' 'and_ln42_528' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_531)   --->   "%select_ln42_299 = select i1 %and_ln42_528, i1 %icmp_ln42_411, i1 %icmp_ln42_412" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_532)   --->   "%tmp_2576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_71, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'bitselect' 'tmp_2576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_532)   --->   "%xor_ln42_338 = xor i1 %tmp_2576, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'xor' 'xor_ln42_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_532)   --->   "%and_ln42_529 = and i1 %icmp_ln42_410, i1 %xor_ln42_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'and' 'and_ln42_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_532)   --->   "%select_ln42_300 = select i1 %and_ln42_528, i1 %and_ln42_529, i1 %icmp_ln42_411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'select' 'select_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_287)   --->   "%and_ln42_530 = and i1 %and_ln42_528, i1 %icmp_ln42_411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'and' 'and_ln42_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_531)   --->   "%xor_ln42_300 = xor i1 %select_ln42_299, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'xor' 'xor_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_531)   --->   "%or_ln42_285 = or i1 %tmp_2575, i1 %xor_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_531)   --->   "%xor_ln42_301 = xor i1 %tmp_2571, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_531 = and i1 %or_ln42_285, i1 %xor_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_531' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_532 = and i1 %tmp_2575, i1 %select_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'and' 'and_ln42_532' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_287)   --->   "%or_ln42_286 = or i1 %and_ln42_530, i1 %and_ln42_532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'or' 'or_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_287)   --->   "%xor_ln42_302 = xor i1 %or_ln42_286, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'xor' 'xor_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_287)   --->   "%and_ln42_533 = and i1 %tmp_2571, i1 %xor_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'and' 'and_ln42_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_302)   --->   "%select_ln42_301 = select i1 %and_ln42_531, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'select' 'select_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_287 = or i1 %and_ln42_531, i1 %and_ln42_533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'or' 'or_ln42_287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_302 = select i1 %or_ln42_287, i16 %select_ln42_301, i16 %add_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'select' 'select_ln42_302' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_535)   --->   "%tmp_2580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'bitselect' 'tmp_2580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_535)   --->   "%xor_ln42_303 = xor i1 %tmp_2581, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'xor' 'xor_ln42_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_535 = and i1 %tmp_2580, i1 %xor_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'and' 'and_ln42_535' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_538)   --->   "%select_ln42_303 = select i1 %and_ln42_535, i1 %icmp_ln42_415, i1 %icmp_ln42_416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'select' 'select_ln42_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_539)   --->   "%tmp_2582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_72, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_2582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_539)   --->   "%xor_ln42_339 = xor i1 %tmp_2582, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'xor' 'xor_ln42_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_539)   --->   "%and_ln42_536 = and i1 %icmp_ln42_414, i1 %xor_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'and' 'and_ln42_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_539)   --->   "%select_ln42_304 = select i1 %and_ln42_535, i1 %and_ln42_536, i1 %icmp_ln42_415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'select' 'select_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_291)   --->   "%and_ln42_537 = and i1 %and_ln42_535, i1 %icmp_ln42_415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'and' 'and_ln42_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_538)   --->   "%xor_ln42_304 = xor i1 %select_ln42_303, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'xor' 'xor_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_538)   --->   "%or_ln42_289 = or i1 %tmp_2581, i1 %xor_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'or' 'or_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_538)   --->   "%xor_ln42_305 = xor i1 %tmp_2577, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'xor' 'xor_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_538 = and i1 %or_ln42_289, i1 %xor_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_538' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_539 = and i1 %tmp_2581, i1 %select_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'and' 'and_ln42_539' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_291)   --->   "%or_ln42_290 = or i1 %and_ln42_537, i1 %and_ln42_539" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'or' 'or_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_291)   --->   "%xor_ln42_306 = xor i1 %or_ln42_290, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'xor' 'xor_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_291)   --->   "%and_ln42_540 = and i1 %tmp_2577, i1 %xor_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'and' 'and_ln42_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_306)   --->   "%select_ln42_305 = select i1 %and_ln42_538, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'select' 'select_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_291 = or i1 %and_ln42_538, i1 %and_ln42_540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'or' 'or_ln42_291' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_306 = select i1 %or_ln42_291, i16 %select_ln42_305, i16 %add_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'select' 'select_ln42_306' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%conv_i_i_4 = sext i16 %a_52"   --->   Operation 349 'sext' 'conv_i_i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln73_73 = sext i16 %weights_8_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'sext' 'sext_ln73_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (1.94ns)   --->   "%mul_ln73_73 = mul i32 %conv_i_i_4, i32 %sext_ln73_73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'mul' 'mul_ln73_73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_2583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'bitselect' 'tmp_2583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%trunc_ln42_98 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_73, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'partselect' 'trunc_ln42_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%tmp_2584 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_2584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%tmp_2585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'bitselect' 'tmp_2585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln42_157 = trunc i32 %mul_ln73_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'trunc' 'trunc_ln42_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.73ns)   --->   "%icmp_ln42_417 = icmp_ne  i11 %trunc_ln42_157, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'icmp' 'icmp_ln42_417' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_542)   --->   "%tmp_2586 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'bitselect' 'tmp_2586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%or_ln42_292 = or i1 %tmp_2584, i1 %icmp_ln42_417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'or' 'or_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%and_ln42_541 = and i1 %or_ln42_292, i1 %tmp_2585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'and' 'and_ln42_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%zext_ln42_73 = zext i1 %and_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'zext' 'zext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_73 = add i16 %trunc_ln42_98, i16 %zext_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'add' 'add_ln42_73' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_2587 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_73, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'bitselect' 'tmp_2587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_542)   --->   "%xor_ln42_307 = xor i1 %tmp_2587, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'xor' 'xor_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_542 = and i1 %tmp_2586, i1 %xor_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'and' 'and_ln42_542' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_907 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_73, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'partselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.57ns)   --->   "%icmp_ln42_418 = icmp_eq  i3 %tmp_907, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'icmp' 'icmp_ln42_418' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_908 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_73, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'partselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_419 = icmp_eq  i4 %tmp_908, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_419' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.70ns)   --->   "%icmp_ln42_420 = icmp_eq  i4 %tmp_908, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'icmp' 'icmp_ln42_420' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_545)   --->   "%select_ln42_307 = select i1 %and_ln42_542, i1 %icmp_ln42_419, i1 %icmp_ln42_420" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'select' 'select_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_546)   --->   "%tmp_2588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_73, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitselect' 'tmp_2588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_546)   --->   "%xor_ln42_340 = xor i1 %tmp_2588, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'xor' 'xor_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_546)   --->   "%and_ln42_543 = and i1 %icmp_ln42_418, i1 %xor_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'and' 'and_ln42_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_546)   --->   "%select_ln42_308 = select i1 %and_ln42_542, i1 %and_ln42_543, i1 %icmp_ln42_419" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'select' 'select_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_295)   --->   "%and_ln42_544 = and i1 %and_ln42_542, i1 %icmp_ln42_419" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'and' 'and_ln42_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_545)   --->   "%xor_ln42_308 = xor i1 %select_ln42_307, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'xor' 'xor_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_545)   --->   "%or_ln42_293 = or i1 %tmp_2587, i1 %xor_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'or' 'or_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_545)   --->   "%xor_ln42_309 = xor i1 %tmp_2583, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'xor' 'xor_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_545 = and i1 %or_ln42_293, i1 %xor_ln42_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'and' 'and_ln42_545' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_546 = and i1 %tmp_2587, i1 %select_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'and' 'and_ln42_546' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_295)   --->   "%or_ln42_294 = or i1 %and_ln42_544, i1 %and_ln42_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'or' 'or_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_295)   --->   "%xor_ln42_310 = xor i1 %or_ln42_294, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'xor' 'xor_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_295)   --->   "%and_ln42_547 = and i1 %tmp_2583, i1 %xor_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'and' 'and_ln42_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_310)   --->   "%select_ln42_309 = select i1 %and_ln42_545, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'select' 'select_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_295 = or i1 %and_ln42_545, i1 %and_ln42_547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'or' 'or_ln42_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_310 = select i1 %or_ln42_295, i16 %select_ln42_309, i16 %add_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'select' 'select_ln42_310' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln73_74 = sext i16 %weights_9_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'sext' 'sext_ln73_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (1.94ns)   --->   "%mul_ln73_74 = mul i32 %conv_i_i_4, i32 %sext_ln73_74" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'mul' 'mul_ln73_74' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_2589 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'bitselect' 'tmp_2589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%trunc_ln42_99 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_74, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'partselect' 'trunc_ln42_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%tmp_2590 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_2590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%tmp_2591 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'bitselect' 'tmp_2591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln42_158 = trunc i32 %mul_ln73_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'trunc' 'trunc_ln42_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.73ns)   --->   "%icmp_ln42_421 = icmp_ne  i11 %trunc_ln42_158, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'icmp' 'icmp_ln42_421' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_549)   --->   "%tmp_2592 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'bitselect' 'tmp_2592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%or_ln42_296 = or i1 %tmp_2590, i1 %icmp_ln42_421" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'or' 'or_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%and_ln42_548 = and i1 %or_ln42_296, i1 %tmp_2591" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'and' 'and_ln42_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%zext_ln42_74 = zext i1 %and_ln42_548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'zext' 'zext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_74 = add i16 %trunc_ln42_99, i16 %zext_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'add' 'add_ln42_74' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_2593 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_74, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'bitselect' 'tmp_2593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_549)   --->   "%xor_ln42_311 = xor i1 %tmp_2593, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'xor' 'xor_ln42_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_549 = and i1 %tmp_2592, i1 %xor_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'and' 'and_ln42_549' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_909 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_74, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'partselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.57ns)   --->   "%icmp_ln42_422 = icmp_eq  i3 %tmp_909, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'icmp' 'icmp_ln42_422' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_910 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_74, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'partselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.70ns)   --->   "%icmp_ln42_423 = icmp_eq  i4 %tmp_910, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'icmp' 'icmp_ln42_423' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.70ns)   --->   "%icmp_ln42_424 = icmp_eq  i4 %tmp_910, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'icmp' 'icmp_ln42_424' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_552)   --->   "%select_ln42_311 = select i1 %and_ln42_549, i1 %icmp_ln42_423, i1 %icmp_ln42_424" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'select' 'select_ln42_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_553)   --->   "%tmp_2594 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_74, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'bitselect' 'tmp_2594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_553)   --->   "%xor_ln42_341 = xor i1 %tmp_2594, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'xor' 'xor_ln42_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_553)   --->   "%and_ln42_550 = and i1 %icmp_ln42_422, i1 %xor_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'and' 'and_ln42_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_553)   --->   "%select_ln42_312 = select i1 %and_ln42_549, i1 %and_ln42_550, i1 %icmp_ln42_423" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'select' 'select_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_299)   --->   "%and_ln42_551 = and i1 %and_ln42_549, i1 %icmp_ln42_423" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_552)   --->   "%xor_ln42_312 = xor i1 %select_ln42_311, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'xor' 'xor_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_552)   --->   "%or_ln42_297 = or i1 %tmp_2593, i1 %xor_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'or' 'or_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_552)   --->   "%xor_ln42_313 = xor i1 %tmp_2589, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'xor' 'xor_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_552 = and i1 %or_ln42_297, i1 %xor_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'and' 'and_ln42_552' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_553 = and i1 %tmp_2593, i1 %select_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'and' 'and_ln42_553' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_299)   --->   "%or_ln42_298 = or i1 %and_ln42_551, i1 %and_ln42_553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'or' 'or_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_299)   --->   "%xor_ln42_314 = xor i1 %or_ln42_298, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'xor' 'xor_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_299)   --->   "%and_ln42_554 = and i1 %tmp_2589, i1 %xor_ln42_314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'and' 'and_ln42_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_314)   --->   "%select_ln42_313 = select i1 %and_ln42_552, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'select' 'select_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_299 = or i1 %and_ln42_552, i1 %and_ln42_554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'or' 'or_ln42_299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_314 = select i1 %or_ln42_299, i16 %select_ln42_313, i16 %add_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'select' 'select_ln42_314' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%conv_i_i_5 = sext i16 %a_53"   --->   Operation 426 'sext' 'conv_i_i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln73_75 = sext i16 %weights_10_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'sext' 'sext_ln73_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (1.94ns)   --->   "%mul_ln73_75 = mul i32 %conv_i_i_5, i32 %sext_ln73_75" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'mul' 'mul_ln73_75' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_2595 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'bitselect' 'tmp_2595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%trunc_ln42_100 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_75, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'partselect' 'trunc_ln42_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%tmp_2596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'bitselect' 'tmp_2596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%tmp_2597 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'bitselect' 'tmp_2597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln42_159 = trunc i32 %mul_ln73_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'trunc' 'trunc_ln42_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.73ns)   --->   "%icmp_ln42_425 = icmp_ne  i11 %trunc_ln42_159, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'icmp' 'icmp_ln42_425' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_556)   --->   "%tmp_2598 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'bitselect' 'tmp_2598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%or_ln42_300 = or i1 %tmp_2596, i1 %icmp_ln42_425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'or' 'or_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%and_ln42_555 = and i1 %or_ln42_300, i1 %tmp_2597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%zext_ln42_75 = zext i1 %and_ln42_555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'zext' 'zext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_75 = add i16 %trunc_ln42_100, i16 %zext_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'add' 'add_ln42_75' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_2599 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_75, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'bitselect' 'tmp_2599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_556)   --->   "%xor_ln42_315 = xor i1 %tmp_2599, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'xor' 'xor_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_556 = and i1 %tmp_2598, i1 %xor_ln42_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'and' 'and_ln42_556' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_911 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_75, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'partselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.57ns)   --->   "%icmp_ln42_426 = icmp_eq  i3 %tmp_911, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'icmp' 'icmp_ln42_426' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_912 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_75, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'partselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.70ns)   --->   "%icmp_ln42_427 = icmp_eq  i4 %tmp_912, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'icmp' 'icmp_ln42_427' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.70ns)   --->   "%icmp_ln42_428 = icmp_eq  i4 %tmp_912, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'icmp' 'icmp_ln42_428' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_559)   --->   "%select_ln42_315 = select i1 %and_ln42_556, i1 %icmp_ln42_427, i1 %icmp_ln42_428" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'select' 'select_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_560)   --->   "%tmp_2600 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_75, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'bitselect' 'tmp_2600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_560)   --->   "%xor_ln42_342 = xor i1 %tmp_2600, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'xor' 'xor_ln42_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_560)   --->   "%and_ln42_557 = and i1 %icmp_ln42_426, i1 %xor_ln42_342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'and' 'and_ln42_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_560)   --->   "%select_ln42_316 = select i1 %and_ln42_556, i1 %and_ln42_557, i1 %icmp_ln42_427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'select' 'select_ln42_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_303)   --->   "%and_ln42_558 = and i1 %and_ln42_556, i1 %icmp_ln42_427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'and' 'and_ln42_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_559)   --->   "%xor_ln42_316 = xor i1 %select_ln42_315, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'xor' 'xor_ln42_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_559)   --->   "%or_ln42_301 = or i1 %tmp_2599, i1 %xor_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'or' 'or_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_559)   --->   "%xor_ln42_317 = xor i1 %tmp_2595, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'xor' 'xor_ln42_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_559 = and i1 %or_ln42_301, i1 %xor_ln42_317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'and' 'and_ln42_559' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_560 = and i1 %tmp_2599, i1 %select_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'and' 'and_ln42_560' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_303)   --->   "%or_ln42_302 = or i1 %and_ln42_558, i1 %and_ln42_560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'or' 'or_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_303)   --->   "%xor_ln42_318 = xor i1 %or_ln42_302, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'xor' 'xor_ln42_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_303)   --->   "%and_ln42_561 = and i1 %tmp_2595, i1 %xor_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'and' 'and_ln42_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_318)   --->   "%select_ln42_317 = select i1 %and_ln42_559, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'select' 'select_ln42_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_303 = or i1 %and_ln42_559, i1 %and_ln42_561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'or' 'or_ln42_303' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_318 = select i1 %or_ln42_303, i16 %select_ln42_317, i16 %add_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'select' 'select_ln42_318' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln73_76 = sext i16 %weights_11_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'sext' 'sext_ln73_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (1.94ns)   --->   "%mul_ln73_76 = mul i32 %conv_i_i_5, i32 %sext_ln73_76" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'mul' 'mul_ln73_76' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_2601 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'bitselect' 'tmp_2601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%trunc_ln42_101 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_76, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'partselect' 'trunc_ln42_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%tmp_2602 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_2602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%tmp_2603 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'bitselect' 'tmp_2603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln42_160 = trunc i32 %mul_ln73_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'trunc' 'trunc_ln42_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.73ns)   --->   "%icmp_ln42_429 = icmp_ne  i11 %trunc_ln42_160, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'icmp' 'icmp_ln42_429' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_563)   --->   "%tmp_2604 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'bitselect' 'tmp_2604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%or_ln42_304 = or i1 %tmp_2602, i1 %icmp_ln42_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'or' 'or_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%and_ln42_562 = and i1 %or_ln42_304, i1 %tmp_2603" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'and' 'and_ln42_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%zext_ln42_76 = zext i1 %and_ln42_562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'zext' 'zext_ln42_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_76 = add i16 %trunc_ln42_101, i16 %zext_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'add' 'add_ln42_76' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_2605 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_76, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'bitselect' 'tmp_2605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_563)   --->   "%xor_ln42_319 = xor i1 %tmp_2605, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'xor' 'xor_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_563 = and i1 %tmp_2604, i1 %xor_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'and' 'and_ln42_563' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_913 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_76, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'partselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.57ns)   --->   "%icmp_ln42_430 = icmp_eq  i3 %tmp_913, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'icmp' 'icmp_ln42_430' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_914 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_76, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'partselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.70ns)   --->   "%icmp_ln42_431 = icmp_eq  i4 %tmp_914, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'icmp' 'icmp_ln42_431' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.70ns)   --->   "%icmp_ln42_432 = icmp_eq  i4 %tmp_914, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'icmp' 'icmp_ln42_432' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_566)   --->   "%select_ln42_319 = select i1 %and_ln42_563, i1 %icmp_ln42_431, i1 %icmp_ln42_432" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'select' 'select_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_567)   --->   "%tmp_2606 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_76, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_2606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_567)   --->   "%xor_ln42_343 = xor i1 %tmp_2606, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'xor' 'xor_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_567)   --->   "%and_ln42_564 = and i1 %icmp_ln42_430, i1 %xor_ln42_343" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'and' 'and_ln42_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_567)   --->   "%select_ln42_320 = select i1 %and_ln42_563, i1 %and_ln42_564, i1 %icmp_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'select' 'select_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_307)   --->   "%and_ln42_565 = and i1 %and_ln42_563, i1 %icmp_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'and' 'and_ln42_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_566)   --->   "%xor_ln42_320 = xor i1 %select_ln42_319, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'xor' 'xor_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_566)   --->   "%or_ln42_305 = or i1 %tmp_2605, i1 %xor_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'or' 'or_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_566)   --->   "%xor_ln42_321 = xor i1 %tmp_2601, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'xor' 'xor_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_566 = and i1 %or_ln42_305, i1 %xor_ln42_321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_566' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_567 = and i1 %tmp_2605, i1 %select_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'and' 'and_ln42_567' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_307)   --->   "%or_ln42_306 = or i1 %and_ln42_565, i1 %and_ln42_567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'or' 'or_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_307)   --->   "%xor_ln42_322 = xor i1 %or_ln42_306, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'xor' 'xor_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_307)   --->   "%and_ln42_568 = and i1 %tmp_2601, i1 %xor_ln42_322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'and' 'and_ln42_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_322)   --->   "%select_ln42_321 = select i1 %and_ln42_566, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'select' 'select_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_307 = or i1 %and_ln42_566, i1 %and_ln42_568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'or' 'or_ln42_307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_322 = select i1 %or_ln42_307, i16 %select_ln42_321, i16 %add_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'select' 'select_ln42_322' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%conv_i_i_6 = sext i16 %a_54"   --->   Operation 503 'sext' 'conv_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln73_77 = sext i16 %weights_12_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'sext' 'sext_ln73_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (1.94ns)   --->   "%mul_ln73_77 = mul i32 %conv_i_i_6, i32 %sext_ln73_77" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'mul' 'mul_ln73_77' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_2607 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'bitselect' 'tmp_2607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%trunc_ln42_102 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_77, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'partselect' 'trunc_ln42_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%tmp_2608 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'bitselect' 'tmp_2608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%tmp_2609 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'bitselect' 'tmp_2609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln42_161 = trunc i32 %mul_ln73_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'trunc' 'trunc_ln42_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.73ns)   --->   "%icmp_ln42_433 = icmp_ne  i11 %trunc_ln42_161, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'icmp' 'icmp_ln42_433' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_570)   --->   "%tmp_2610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'bitselect' 'tmp_2610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%or_ln42_308 = or i1 %tmp_2608, i1 %icmp_ln42_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'or' 'or_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%and_ln42_569 = and i1 %or_ln42_308, i1 %tmp_2609" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%zext_ln42_77 = zext i1 %and_ln42_569" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'zext' 'zext_ln42_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_77 = add i16 %trunc_ln42_102, i16 %zext_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'add' 'add_ln42_77' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_2611 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_77, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'bitselect' 'tmp_2611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_570)   --->   "%xor_ln42_323 = xor i1 %tmp_2611, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'xor' 'xor_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_570 = and i1 %tmp_2610, i1 %xor_ln42_323" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'and' 'and_ln42_570' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_915 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_77, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'partselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.57ns)   --->   "%icmp_ln42_434 = icmp_eq  i3 %tmp_915, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'icmp' 'icmp_ln42_434' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_916 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_77, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'partselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln42_435 = icmp_eq  i4 %tmp_916, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'icmp' 'icmp_ln42_435' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.70ns)   --->   "%icmp_ln42_436 = icmp_eq  i4 %tmp_916, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'icmp' 'icmp_ln42_436' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_573)   --->   "%select_ln42_323 = select i1 %and_ln42_570, i1 %icmp_ln42_435, i1 %icmp_ln42_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'select' 'select_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_574)   --->   "%tmp_2612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_77, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'bitselect' 'tmp_2612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_574)   --->   "%xor_ln42_344 = xor i1 %tmp_2612, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'xor' 'xor_ln42_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_574)   --->   "%and_ln42_571 = and i1 %icmp_ln42_434, i1 %xor_ln42_344" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'and' 'and_ln42_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_574)   --->   "%select_ln42_324 = select i1 %and_ln42_570, i1 %and_ln42_571, i1 %icmp_ln42_435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'select' 'select_ln42_324' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_311)   --->   "%and_ln42_572 = and i1 %and_ln42_570, i1 %icmp_ln42_435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'and' 'and_ln42_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_573)   --->   "%xor_ln42_324 = xor i1 %select_ln42_323, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'xor' 'xor_ln42_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_573)   --->   "%or_ln42_309 = or i1 %tmp_2611, i1 %xor_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'or' 'or_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_573)   --->   "%xor_ln42_325 = xor i1 %tmp_2607, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'xor' 'xor_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_573 = and i1 %or_ln42_309, i1 %xor_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_573' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_574 = and i1 %tmp_2611, i1 %select_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'and' 'and_ln42_574' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_311)   --->   "%or_ln42_310 = or i1 %and_ln42_572, i1 %and_ln42_574" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'or' 'or_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_311)   --->   "%xor_ln42_326 = xor i1 %or_ln42_310, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'xor' 'xor_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_311)   --->   "%and_ln42_575 = and i1 %tmp_2607, i1 %xor_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'and' 'and_ln42_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_326)   --->   "%select_ln42_325 = select i1 %and_ln42_573, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'select' 'select_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_311 = or i1 %and_ln42_573, i1 %and_ln42_575" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'or' 'or_ln42_311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_326 = select i1 %or_ln42_311, i16 %select_ln42_325, i16 %add_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'select' 'select_ln42_326' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln73_78 = sext i16 %weights_13_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'sext' 'sext_ln73_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (1.94ns)   --->   "%mul_ln73_78 = mul i32 %conv_i_i_6, i32 %sext_ln73_78" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'mul' 'mul_ln73_78' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_2613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'bitselect' 'tmp_2613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%trunc_ln42_103 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_78, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'partselect' 'trunc_ln42_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%tmp_2614 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'bitselect' 'tmp_2614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%tmp_2615 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'bitselect' 'tmp_2615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln42_162 = trunc i32 %mul_ln73_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'trunc' 'trunc_ln42_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.73ns)   --->   "%icmp_ln42_437 = icmp_ne  i11 %trunc_ln42_162, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'icmp' 'icmp_ln42_437' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_577)   --->   "%tmp_2616 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'bitselect' 'tmp_2616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%or_ln42_312 = or i1 %tmp_2614, i1 %icmp_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'or' 'or_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%and_ln42_576 = and i1 %or_ln42_312, i1 %tmp_2615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'and' 'and_ln42_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%zext_ln42_78 = zext i1 %and_ln42_576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'zext' 'zext_ln42_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_78 = add i16 %trunc_ln42_103, i16 %zext_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'add' 'add_ln42_78' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_2617 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_78, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'bitselect' 'tmp_2617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_577)   --->   "%xor_ln42_327 = xor i1 %tmp_2617, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'xor' 'xor_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_577 = and i1 %tmp_2616, i1 %xor_ln42_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'and' 'and_ln42_577' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_917 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_78, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'partselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.57ns)   --->   "%icmp_ln42_438 = icmp_eq  i3 %tmp_917, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'icmp' 'icmp_ln42_438' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_918 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_78, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'partselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.70ns)   --->   "%icmp_ln42_439 = icmp_eq  i4 %tmp_918, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'icmp' 'icmp_ln42_439' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.70ns)   --->   "%icmp_ln42_440 = icmp_eq  i4 %tmp_918, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'icmp' 'icmp_ln42_440' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_580)   --->   "%select_ln42_327 = select i1 %and_ln42_577, i1 %icmp_ln42_439, i1 %icmp_ln42_440" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'select' 'select_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_581)   --->   "%tmp_2618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_78, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'bitselect' 'tmp_2618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_581)   --->   "%xor_ln42_345 = xor i1 %tmp_2618, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'xor' 'xor_ln42_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_581)   --->   "%and_ln42_578 = and i1 %icmp_ln42_438, i1 %xor_ln42_345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'and' 'and_ln42_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_581)   --->   "%select_ln42_328 = select i1 %and_ln42_577, i1 %and_ln42_578, i1 %icmp_ln42_439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'select' 'select_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_315)   --->   "%and_ln42_579 = and i1 %and_ln42_577, i1 %icmp_ln42_439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'and' 'and_ln42_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_580)   --->   "%xor_ln42_328 = xor i1 %select_ln42_327, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'xor' 'xor_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_580)   --->   "%or_ln42_313 = or i1 %tmp_2617, i1 %xor_ln42_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'or' 'or_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_580)   --->   "%xor_ln42_329 = xor i1 %tmp_2613, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'xor' 'xor_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_580 = and i1 %or_ln42_313, i1 %xor_ln42_329" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_580' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_581 = and i1 %tmp_2617, i1 %select_ln42_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'and' 'and_ln42_581' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_315)   --->   "%or_ln42_314 = or i1 %and_ln42_579, i1 %and_ln42_581" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'or' 'or_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_315)   --->   "%xor_ln42_330 = xor i1 %or_ln42_314, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'xor' 'xor_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_315)   --->   "%and_ln42_582 = and i1 %tmp_2613, i1 %xor_ln42_330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_330)   --->   "%select_ln42_329 = select i1 %and_ln42_580, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'select' 'select_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_315 = or i1 %and_ln42_580, i1 %and_ln42_582" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'or' 'or_ln42_315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_330 = select i1 %or_ln42_315, i16 %select_ln42_329, i16 %add_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'select' 'select_ln42_330' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln58_116 = sext i16 %select_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'sext' 'sext_ln58_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.78ns)   --->   "%add_ln58_138 = add i16 %select_ln42_286, i16 %select_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'add' 'add_ln58_138' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_116, i17 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_2619 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'bitselect' 'tmp_2619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_2620 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_138, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 585 'bitselect' 'tmp_2620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_177)   --->   "%xor_ln58 = xor i1 %tmp_2619, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 586 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_177)   --->   "%and_ln58 = and i1 %tmp_2620, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%xor_ln58_236 = xor i1 %tmp_2620, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'xor' 'xor_ln58_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%and_ln58_116 = and i1 %tmp_2619, i1 %xor_ln58_236" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'and' 'and_ln58_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.12ns)   --->   "%xor_ln58_237 = xor i1 %tmp_2619, i1 %tmp_2620" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'xor' 'xor_ln58_237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_177)   --->   "%xor_ln58_238 = xor i1 %xor_ln58_237, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'xor' 'xor_ln58_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_177)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_238" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_177)   --->   "%select_ln58 = select i1 %xor_ln58_237, i16 32767, i16 %add_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_176 = select i1 %and_ln58_116, i16 32768, i16 %add_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'select' 'select_ln58_176' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_177 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'select' 'select_ln58_177' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln58_117 = sext i16 %select_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'sext' 'sext_ln58_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln58_118 = sext i16 %select_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'sext' 'sext_ln58_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.78ns)   --->   "%add_ln58_139 = add i16 %select_ln42_290, i16 %select_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'add' 'add_ln58_139' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.78ns)   --->   "%add_ln58_140 = add i17 %sext_ln58_118, i17 %sext_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'add' 'add_ln58_140' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_2621 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_140, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'bitselect' 'tmp_2621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_2622 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_139, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'bitselect' 'tmp_2622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_180)   --->   "%xor_ln58_239 = xor i1 %tmp_2621, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'xor' 'xor_ln58_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_180)   --->   "%and_ln58_117 = and i1 %tmp_2622, i1 %xor_ln58_239" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'and' 'and_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%xor_ln58_240 = xor i1 %tmp_2622, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'xor' 'xor_ln58_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%and_ln58_118 = and i1 %tmp_2621, i1 %xor_ln58_240" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'and' 'and_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.12ns)   --->   "%xor_ln58_241 = xor i1 %tmp_2621, i1 %tmp_2622" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'xor' 'xor_ln58_241' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_180)   --->   "%xor_ln58_242 = xor i1 %xor_ln58_241, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'xor' 'xor_ln58_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_180)   --->   "%or_ln58_56 = or i1 %and_ln58_117, i1 %xor_ln58_242" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'or' 'or_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_180)   --->   "%select_ln58_178 = select i1 %xor_ln58_241, i16 32767, i16 %add_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'select' 'select_ln58_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_179 = select i1 %and_ln58_118, i16 32768, i16 %add_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'select' 'select_ln58_179' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_180 = select i1 %or_ln58_56, i16 %select_ln58_178, i16 %select_ln58_179" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'select' 'select_ln58_180' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln58_119 = sext i16 %select_ln58_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'sext' 'sext_ln58_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln58_120 = sext i16 %select_ln42_294" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'sext' 'sext_ln58_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.78ns)   --->   "%add_ln58_141 = add i16 %select_ln42_294, i16 %select_ln58_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'add' 'add_ln58_141' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.78ns)   --->   "%add_ln58_142 = add i17 %sext_ln58_120, i17 %sext_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'add' 'add_ln58_142' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_2623 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_142, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'bitselect' 'tmp_2623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_2624 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_141, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'bitselect' 'tmp_2624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_183)   --->   "%xor_ln58_243 = xor i1 %tmp_2623, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'xor' 'xor_ln58_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_183)   --->   "%and_ln58_119 = and i1 %tmp_2624, i1 %xor_ln58_243" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'and' 'and_ln58_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%xor_ln58_244 = xor i1 %tmp_2624, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'xor' 'xor_ln58_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%and_ln58_120 = and i1 %tmp_2623, i1 %xor_ln58_244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'and' 'and_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.12ns)   --->   "%xor_ln58_245 = xor i1 %tmp_2623, i1 %tmp_2624" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'xor' 'xor_ln58_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_183)   --->   "%xor_ln58_246 = xor i1 %xor_ln58_245, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'xor' 'xor_ln58_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_183)   --->   "%or_ln58_57 = or i1 %and_ln58_119, i1 %xor_ln58_246" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'or' 'or_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_183)   --->   "%select_ln58_181 = select i1 %xor_ln58_245, i16 32767, i16 %add_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'select' 'select_ln58_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_182 = select i1 %and_ln58_120, i16 32768, i16 %add_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'select' 'select_ln58_182' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_183 = select i1 %or_ln58_57, i16 %select_ln58_181, i16 %select_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'select' 'select_ln58_183' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln58_121 = sext i16 %select_ln58_180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'sext' 'sext_ln58_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln58_122 = sext i16 %select_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'sext' 'sext_ln58_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.78ns)   --->   "%add_ln58_143 = add i16 %select_ln42_298, i16 %select_ln58_180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'add' 'add_ln58_143' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.78ns)   --->   "%add_ln58_144 = add i17 %sext_ln58_122, i17 %sext_ln58_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'add' 'add_ln58_144' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_2625 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_144, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'bitselect' 'tmp_2625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_2626 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_143, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'bitselect' 'tmp_2626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_186)   --->   "%xor_ln58_247 = xor i1 %tmp_2625, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'xor' 'xor_ln58_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_186)   --->   "%and_ln58_121 = and i1 %tmp_2626, i1 %xor_ln58_247" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'and' 'and_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%xor_ln58_248 = xor i1 %tmp_2626, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'xor' 'xor_ln58_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%and_ln58_122 = and i1 %tmp_2625, i1 %xor_ln58_248" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'and' 'and_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.12ns)   --->   "%xor_ln58_249 = xor i1 %tmp_2625, i1 %tmp_2626" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'xor' 'xor_ln58_249' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_186)   --->   "%xor_ln58_250 = xor i1 %xor_ln58_249, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'xor' 'xor_ln58_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_186)   --->   "%or_ln58_58 = or i1 %and_ln58_121, i1 %xor_ln58_250" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'or' 'or_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_186)   --->   "%select_ln58_184 = select i1 %xor_ln58_249, i16 32767, i16 %add_ln58_143" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'select' 'select_ln58_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_185 = select i1 %and_ln58_122, i16 32768, i16 %add_ln58_143" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'select' 'select_ln58_185' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_186 = select i1 %or_ln58_58, i16 %select_ln58_184, i16 %select_ln58_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'select' 'select_ln58_186' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln58_123 = sext i16 %select_ln58_183" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'sext' 'sext_ln58_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln58_124 = sext i16 %select_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'sext' 'sext_ln58_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.78ns)   --->   "%add_ln58_145 = add i16 %select_ln42_302, i16 %select_ln58_183" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'add' 'add_ln58_145' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.78ns)   --->   "%add_ln58_146 = add i17 %sext_ln58_124, i17 %sext_ln58_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'add' 'add_ln58_146' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_2627 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_146, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'bitselect' 'tmp_2627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_2628 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_145, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'bitselect' 'tmp_2628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln58_125 = sext i16 %select_ln58_186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'sext' 'sext_ln58_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln58_126 = sext i16 %select_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'sext' 'sext_ln58_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.78ns)   --->   "%add_ln58_147 = add i16 %select_ln42_306, i16 %select_ln58_186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'add' 'add_ln58_147' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.78ns)   --->   "%add_ln58_148 = add i17 %sext_ln58_126, i17 %sext_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'add' 'add_ln58_148' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_2629 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_148, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'bitselect' 'tmp_2629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_2630 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_147, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'bitselect' 'tmp_2630' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.29>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 656 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 14, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 657 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_189)   --->   "%xor_ln58_251 = xor i1 %tmp_2627, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'xor' 'xor_ln58_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_189)   --->   "%and_ln58_123 = and i1 %tmp_2628, i1 %xor_ln58_251" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'and' 'and_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%xor_ln58_252 = xor i1 %tmp_2628, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'xor' 'xor_ln58_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%and_ln58_124 = and i1 %tmp_2627, i1 %xor_ln58_252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'and' 'and_ln58_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.12ns)   --->   "%xor_ln58_253 = xor i1 %tmp_2627, i1 %tmp_2628" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'xor' 'xor_ln58_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_189)   --->   "%xor_ln58_254 = xor i1 %xor_ln58_253, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'xor' 'xor_ln58_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_189)   --->   "%or_ln58_59 = or i1 %and_ln58_123, i1 %xor_ln58_254" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'or' 'or_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_189)   --->   "%select_ln58_187 = select i1 %xor_ln58_253, i16 32767, i16 %add_ln58_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'select' 'select_ln58_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_188 = select i1 %and_ln58_124, i16 32768, i16 %add_ln58_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58_188' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_189 = select i1 %or_ln58_59, i16 %select_ln58_187, i16 %select_ln58_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'select' 'select_ln58_189' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_192)   --->   "%xor_ln58_255 = xor i1 %tmp_2629, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'xor' 'xor_ln58_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_192)   --->   "%and_ln58_125 = and i1 %tmp_2630, i1 %xor_ln58_255" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'and' 'and_ln58_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%xor_ln58_256 = xor i1 %tmp_2630, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'xor' 'xor_ln58_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%and_ln58_126 = and i1 %tmp_2629, i1 %xor_ln58_256" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'and' 'and_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.12ns)   --->   "%xor_ln58_257 = xor i1 %tmp_2629, i1 %tmp_2630" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'xor' 'xor_ln58_257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_192)   --->   "%xor_ln58_258 = xor i1 %xor_ln58_257, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'xor' 'xor_ln58_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_192)   --->   "%or_ln58_60 = or i1 %and_ln58_125, i1 %xor_ln58_258" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'or' 'or_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_192)   --->   "%select_ln58_190 = select i1 %xor_ln58_257, i16 32767, i16 %add_ln58_147" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'select' 'select_ln58_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_191 = select i1 %and_ln58_126, i16 32768, i16 %add_ln58_147" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'select' 'select_ln58_191' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_192 = select i1 %or_ln58_60, i16 %select_ln58_190, i16 %select_ln58_191" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'select' 'select_ln58_192' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln58_127 = sext i16 %select_ln58_189" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'sext' 'sext_ln58_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln58_128 = sext i16 %select_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'sext' 'sext_ln58_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 680 [1/1] (0.78ns)   --->   "%add_ln58_149 = add i16 %select_ln42_310, i16 %select_ln58_189" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'add' 'add_ln58_149' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.78ns)   --->   "%add_ln58_150 = add i17 %sext_ln58_128, i17 %sext_ln58_127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'add' 'add_ln58_150' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_2631 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_150, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'bitselect' 'tmp_2631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_2632 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_149, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'bitselect' 'tmp_2632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_195)   --->   "%xor_ln58_259 = xor i1 %tmp_2631, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'xor' 'xor_ln58_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_195)   --->   "%and_ln58_127 = and i1 %tmp_2632, i1 %xor_ln58_259" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'and' 'and_ln58_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%xor_ln58_260 = xor i1 %tmp_2632, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'xor' 'xor_ln58_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%and_ln58_128 = and i1 %tmp_2631, i1 %xor_ln58_260" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'and' 'and_ln58_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.12ns)   --->   "%xor_ln58_261 = xor i1 %tmp_2631, i1 %tmp_2632" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'xor' 'xor_ln58_261' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_195)   --->   "%xor_ln58_262 = xor i1 %xor_ln58_261, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'xor' 'xor_ln58_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_195)   --->   "%or_ln58_61 = or i1 %and_ln58_127, i1 %xor_ln58_262" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'or' 'or_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_195)   --->   "%select_ln58_193 = select i1 %xor_ln58_261, i16 32767, i16 %add_ln58_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'select' 'select_ln58_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_194 = select i1 %and_ln58_128, i16 32768, i16 %add_ln58_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'select' 'select_ln58_194' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_195 = select i1 %or_ln58_61, i16 %select_ln58_193, i16 %select_ln58_194" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'select' 'select_ln58_195' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln58_129 = sext i16 %select_ln58_192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'sext' 'sext_ln58_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln58_130 = sext i16 %select_ln42_314" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'sext' 'sext_ln58_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 696 [1/1] (0.78ns)   --->   "%add_ln58_151 = add i16 %select_ln42_314, i16 %select_ln58_192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'add' 'add_ln58_151' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [1/1] (0.78ns)   --->   "%add_ln58_152 = add i17 %sext_ln58_130, i17 %sext_ln58_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'add' 'add_ln58_152' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_2633 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_152, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'bitselect' 'tmp_2633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_2634 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_151, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'bitselect' 'tmp_2634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_198)   --->   "%xor_ln58_263 = xor i1 %tmp_2633, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'xor' 'xor_ln58_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_198)   --->   "%and_ln58_129 = and i1 %tmp_2634, i1 %xor_ln58_263" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'and' 'and_ln58_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%xor_ln58_264 = xor i1 %tmp_2634, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'xor' 'xor_ln58_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%and_ln58_130 = and i1 %tmp_2633, i1 %xor_ln58_264" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'and' 'and_ln58_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.12ns)   --->   "%xor_ln58_265 = xor i1 %tmp_2633, i1 %tmp_2634" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'xor' 'xor_ln58_265' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_198)   --->   "%xor_ln58_266 = xor i1 %xor_ln58_265, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'xor' 'xor_ln58_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_198)   --->   "%or_ln58_62 = or i1 %and_ln58_129, i1 %xor_ln58_266" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'or' 'or_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_198)   --->   "%select_ln58_196 = select i1 %xor_ln58_265, i16 32767, i16 %add_ln58_151" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'select' 'select_ln58_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_197 = select i1 %and_ln58_130, i16 32768, i16 %add_ln58_151" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'select' 'select_ln58_197' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_198 = select i1 %or_ln58_62, i16 %select_ln58_196, i16 %select_ln58_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'select' 'select_ln58_198' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln58_131 = sext i16 %select_ln58_195" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'sext' 'sext_ln58_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln58_132 = sext i16 %select_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'sext' 'sext_ln58_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.78ns)   --->   "%add_ln58_153 = add i16 %select_ln42_318, i16 %select_ln58_195" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'add' 'add_ln58_153' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.78ns)   --->   "%add_ln58_154 = add i17 %sext_ln58_132, i17 %sext_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'add' 'add_ln58_154' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_2635 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_154, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'bitselect' 'tmp_2635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_2636 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_153, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'bitselect' 'tmp_2636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_201)   --->   "%xor_ln58_267 = xor i1 %tmp_2635, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'xor' 'xor_ln58_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_201)   --->   "%and_ln58_131 = and i1 %tmp_2636, i1 %xor_ln58_267" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'and' 'and_ln58_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%xor_ln58_268 = xor i1 %tmp_2636, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'xor' 'xor_ln58_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%and_ln58_132 = and i1 %tmp_2635, i1 %xor_ln58_268" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'and' 'and_ln58_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.12ns)   --->   "%xor_ln58_269 = xor i1 %tmp_2635, i1 %tmp_2636" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'xor' 'xor_ln58_269' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_201)   --->   "%xor_ln58_270 = xor i1 %xor_ln58_269, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'xor' 'xor_ln58_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_201)   --->   "%or_ln58_63 = or i1 %and_ln58_131, i1 %xor_ln58_270" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'or' 'or_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_201)   --->   "%select_ln58_199 = select i1 %xor_ln58_269, i16 32767, i16 %add_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'select' 'select_ln58_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 724 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_200 = select i1 %and_ln58_132, i16 32768, i16 %add_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'select' 'select_ln58_200' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 725 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_201 = select i1 %or_ln58_63, i16 %select_ln58_199, i16 %select_ln58_200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'select' 'select_ln58_201' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln58_133 = sext i16 %select_ln58_198" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'sext' 'sext_ln58_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln58_134 = sext i16 %select_ln42_322" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'sext' 'sext_ln58_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.78ns)   --->   "%add_ln58_155 = add i16 %select_ln42_322, i16 %select_ln58_198" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'add' 'add_ln58_155' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.78ns)   --->   "%add_ln58_156 = add i17 %sext_ln58_134, i17 %sext_ln58_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'add' 'add_ln58_156' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_2637 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_156, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'bitselect' 'tmp_2637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_2638 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_155, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'bitselect' 'tmp_2638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_204)   --->   "%xor_ln58_271 = xor i1 %tmp_2637, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'xor' 'xor_ln58_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_204)   --->   "%and_ln58_133 = and i1 %tmp_2638, i1 %xor_ln58_271" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'and' 'and_ln58_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%xor_ln58_272 = xor i1 %tmp_2638, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'xor' 'xor_ln58_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%and_ln58_134 = and i1 %tmp_2637, i1 %xor_ln58_272" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'and' 'and_ln58_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.12ns)   --->   "%xor_ln58_273 = xor i1 %tmp_2637, i1 %tmp_2638" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'xor' 'xor_ln58_273' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_204)   --->   "%xor_ln58_274 = xor i1 %xor_ln58_273, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'xor' 'xor_ln58_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_204)   --->   "%or_ln58_64 = or i1 %and_ln58_133, i1 %xor_ln58_274" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'or' 'or_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_204)   --->   "%select_ln58_202 = select i1 %xor_ln58_273, i16 32767, i16 %add_ln58_155" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'select' 'select_ln58_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 740 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_203 = select i1 %and_ln58_134, i16 32768, i16 %add_ln58_155" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'select' 'select_ln58_203' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_204 = select i1 %or_ln58_64, i16 %select_ln58_202, i16 %select_ln58_203" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'select' 'select_ln58_204' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln58_135 = sext i16 %select_ln58_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'sext' 'sext_ln58_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln58_136 = sext i16 %select_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'sext' 'sext_ln58_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.78ns)   --->   "%add_ln58_157 = add i16 %select_ln42_326, i16 %select_ln58_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'add' 'add_ln58_157' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.78ns)   --->   "%add_ln58_158 = add i17 %sext_ln58_136, i17 %sext_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'add' 'add_ln58_158' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_2639 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_158, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'bitselect' 'tmp_2639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_2640 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_157, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'bitselect' 'tmp_2640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_207)   --->   "%xor_ln58_275 = xor i1 %tmp_2639, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'xor' 'xor_ln58_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_207)   --->   "%and_ln58_135 = and i1 %tmp_2640, i1 %xor_ln58_275" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'and' 'and_ln58_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%xor_ln58_276 = xor i1 %tmp_2640, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'xor' 'xor_ln58_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%and_ln58_136 = and i1 %tmp_2639, i1 %xor_ln58_276" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'and' 'and_ln58_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.12ns)   --->   "%xor_ln58_277 = xor i1 %tmp_2639, i1 %tmp_2640" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'xor' 'xor_ln58_277' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_207)   --->   "%xor_ln58_278 = xor i1 %xor_ln58_277, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'xor' 'xor_ln58_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_207)   --->   "%or_ln58_65 = or i1 %and_ln58_135, i1 %xor_ln58_278" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'or' 'or_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_207)   --->   "%select_ln58_205 = select i1 %xor_ln58_277, i16 32767, i16 %add_ln58_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'select' 'select_ln58_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_206 = select i1 %and_ln58_136, i16 32768, i16 %add_ln58_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'select' 'select_ln58_206' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_207 = select i1 %or_ln58_65, i16 %select_ln58_205, i16 %select_ln58_206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'select' 'select_ln58_207' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln58_137 = sext i16 %select_ln58_204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'sext' 'sext_ln58_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln58_138 = sext i16 %select_ln42_330" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'sext' 'sext_ln58_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 760 [1/1] (0.78ns)   --->   "%add_ln58_159 = add i16 %select_ln42_330, i16 %select_ln58_204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'add' 'add_ln58_159' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.78ns)   --->   "%add_ln58_160 = add i17 %sext_ln58_138, i17 %sext_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'add' 'add_ln58_160' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_2641 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_160, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'bitselect' 'tmp_2641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_2642 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_159, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'bitselect' 'tmp_2642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_210)   --->   "%xor_ln58_279 = xor i1 %tmp_2641, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'xor' 'xor_ln58_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_210)   --->   "%and_ln58_137 = and i1 %tmp_2642, i1 %xor_ln58_279" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'and' 'and_ln58_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%xor_ln58_280 = xor i1 %tmp_2642, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'xor' 'xor_ln58_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%and_ln58_138 = and i1 %tmp_2641, i1 %xor_ln58_280" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'and' 'and_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.12ns)   --->   "%xor_ln58_281 = xor i1 %tmp_2641, i1 %tmp_2642" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'xor' 'xor_ln58_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_210)   --->   "%xor_ln58_282 = xor i1 %xor_ln58_281, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'xor' 'xor_ln58_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_210)   --->   "%or_ln58_66 = or i1 %and_ln58_137, i1 %xor_ln58_282" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'or' 'or_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_210)   --->   "%select_ln58_208 = select i1 %xor_ln58_281, i16 32767, i16 %add_ln58_159" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'select' 'select_ln58_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_209 = select i1 %and_ln58_138, i16 32768, i16 %add_ln58_159" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'select' 'select_ln58_209' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_210 = select i1 %or_ln58_66, i16 %select_ln58_208, i16 %select_ln58_209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'select' 'select_ln58_210' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %select_ln58_207" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 774 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %select_ln58_210" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 775 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 776 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.322ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [30]  (0.000 ns)
	'select' operation 3 bit ('idx_cast') [59]  (0.278 ns)
	'sparsemux' operation 16 bit ('a') [62]  (0.584 ns)
	'mul' operation 32 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [65]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (0.735 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [74]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [76]  (0.785 ns)

 <State 2>: 4.225ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73_73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [377]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42_417', firmware/nnet_utils/nnet_dense_latency.h:42) [383]  (0.735 ns)
	'or' operation 1 bit ('or_ln42_292', firmware/nnet_utils/nnet_dense_latency.h:42) [385]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_541', firmware/nnet_utils/nnet_dense_latency.h:42) [386]  (0.000 ns)
	'add' operation 16 bit ('add_ln42_73', firmware/nnet_utils/nnet_dense_latency.h:42) [388]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42_307', firmware/nnet_utils/nnet_dense_latency.h:42) [390]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_542', firmware/nnet_utils/nnet_dense_latency.h:42) [391]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_308', firmware/nnet_utils/nnet_dense_latency.h:42) [401]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_546', firmware/nnet_utils/nnet_dense_latency.h:42) [407]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_294', firmware/nnet_utils/nnet_dense_latency.h:42) [408]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_310', firmware/nnet_utils/nnet_dense_latency.h:42) [409]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_547', firmware/nnet_utils/nnet_dense_latency.h:42) [410]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_295', firmware/nnet_utils/nnet_dense_latency.h:42) [412]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_310', firmware/nnet_utils/nnet_dense_latency.h:42) [413]  (0.243 ns)

 <State 3>: 4.299ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_252', firmware/nnet_utils/nnet_dense_latency.h:58) [680]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_124', firmware/nnet_utils/nnet_dense_latency.h:58) [681]  (0.000 ns)
	'select' operation 16 bit ('select_ln58_188', firmware/nnet_utils/nnet_dense_latency.h:58) [686]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_189', firmware/nnet_utils/nnet_dense_latency.h:58) [687]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_149', firmware/nnet_utils/nnet_dense_latency.h:58) [706]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_194', firmware/nnet_utils/nnet_dense_latency.h:58) [718]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_195', firmware/nnet_utils/nnet_dense_latency.h:58) [719]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_153', firmware/nnet_utils/nnet_dense_latency.h:58) [738]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_200', firmware/nnet_utils/nnet_dense_latency.h:58) [750]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_201', firmware/nnet_utils/nnet_dense_latency.h:58) [751]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_157', firmware/nnet_utils/nnet_dense_latency.h:58) [770]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_206', firmware/nnet_utils/nnet_dense_latency.h:58) [782]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_207', firmware/nnet_utils/nnet_dense_latency.h:58) [783]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
