$date
  Thu Nov 21 17:01:22 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module porta_xor2b $end
$var reg 1 ! x $end
$var reg 1 " y $end
$var reg 1 # z $end
$var reg 4 $ s[3:0] $end
$scope module u1 $end
$var reg 1 % x $end
$var reg 1 & y $end
$upscope $end
$scope module u2 $end
$var reg 1 ' x $end
$var reg 1 ( y $end
$upscope $end
$scope module u3 $end
$var reg 1 ) x $end
$var reg 1 * y $end
$var reg 1 + z $end
$upscope $end
$scope module u4 $end
$var reg 1 , x $end
$var reg 1 - y $end
$var reg 1 . z $end
$upscope $end
$scope module u5 $end
$var reg 1 / x $end
$var reg 1 0 y $end
$var reg 1 1 z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
bUUUU $
U%
U&
U'
U(
U)
U*
U+
U,
U-
U.
U/
U0
U1
