

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        8 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_PmRgb1
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_t9chNY"
Running: cat _ptx_t9chNY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_CFtYsW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_CFtYsW --output-file  /dev/null 2> _ptx_t9chNYinfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_t9chNY _ptx2_CFtYsW _ptx_t9chNYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=1152 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 23:51:59 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 197120 (ipc=131.4) sim_rate=39424 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 23:52:00 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 297606 (ipc=99.2) sim_rate=49601 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 23:52:01 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 405540 (ipc=81.1) sim_rate=57934 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 23:52:02 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 572828 (ipc=95.5) sim_rate=71603 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 23:52:03 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 614410 (ipc=87.8) sim_rate=68267 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 23:52:04 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(6,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 697166 (ipc=82.0) sim_rate=69716 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 23:52:05 2018
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 753992 (ipc=79.4) sim_rate=68544 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 23:52:06 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(5,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 813034 (ipc=77.4) sim_rate=67752 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 23:52:07 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 878080 (ipc=76.4) sim_rate=67544 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 23:52:08 2018
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 941982 (ipc=75.4) sim_rate=67284 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 23:52:09 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 1032108 (ipc=73.7) sim_rate=68807 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 23:52:10 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 1095640 (ipc=73.0) sim_rate=68477 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 23:52:11 2018
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1156222 (ipc=72.3) sim_rate=68013 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 23:52:12 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1224018 (ipc=72.0) sim_rate=68001 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 23:52:13 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1319562 (ipc=71.3) sim_rate=69450 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 23:52:14 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 1384196 (ipc=71.0) sim_rate=69209 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 23:52:15 2018
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 1450498 (ipc=70.8) sim_rate=69071 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 23:52:16 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1517392 (ipc=70.6) sim_rate=68972 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 23:52:17 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1586530 (ipc=70.5) sim_rate=68979 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 23:52:18 2018
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 1653400 (ipc=70.4) sim_rate=68891 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 23:52:19 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1723682 (ipc=70.4) sim_rate=68947 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 23:52:20 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1789960 (ipc=70.2) sim_rate=68844 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 23:52:21 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(7,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1891054 (ipc=70.0) sim_rate=70039 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 23:52:22 2018
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1957868 (ipc=69.9) sim_rate=69923 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 23:52:23 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 2020776 (ipc=69.7) sim_rate=69681 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 23:52:24 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 2089736 (ipc=69.7) sim_rate=69657 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 23:52:25 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(5,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 2185072 (ipc=69.4) sim_rate=70486 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 23:52:26 2018
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 2251322 (ipc=69.3) sim_rate=70353 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 23:52:27 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 2328584 (ipc=69.5) sim_rate=70563 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 23:52:28 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 2395290 (ipc=69.4) sim_rate=70449 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 23:52:29 2018
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2451902 (ipc=69.1) sim_rate=70054 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 23:52:30 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 2537428 (ipc=68.6) sim_rate=70484 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 23:52:31 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(6,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 2583859 (ipc=68.0) sim_rate=69834 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 23:52:32 2018
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2636961 (ipc=67.6) sim_rate=69393 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 23:52:33 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 2701319 (ipc=66.7) sim_rate=69264 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 23:52:34 2018
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 2746426 (ipc=66.2) sim_rate=68660 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 23:52:35 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(2,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2796491 (ipc=65.8) sim_rate=68207 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 23:52:36 2018
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 2847122 (ipc=64.7) sim_rate=67788 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 23:52:37 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(3,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 2893419 (ipc=64.3) sim_rate=67288 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 23:52:38 2018
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 2939821 (ipc=63.9) sim_rate=66814 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 23:52:39 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(6,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 2976621 (ipc=63.3) sim_rate=66147 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 23:52:40 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 3047538 (ipc=62.8) sim_rate=66250 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 23:52:41 2018
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 3088789 (ipc=62.4) sim_rate=65718 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 23:52:42 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 3162596 (ipc=62.0) sim_rate=65887 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 23:52:43 2018
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 3220398 (ipc=61.3) sim_rate=65722 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 23:52:44 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(6,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 3266834 (ipc=61.1) sim_rate=65336 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 23:52:45 2018
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 3329178 (ipc=60.5) sim_rate=65278 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 23:52:46 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(8,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 3370730 (ipc=60.2) sim_rate=64821 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 23:52:47 2018
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 3414967 (ipc=59.9) sim_rate=64433 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 23:52:48 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 3459603 (ipc=59.6) sim_rate=64066 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 23:52:49 2018
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 3523487 (ipc=59.2) sim_rate=64063 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 23:52:50 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 3562280 (ipc=58.9) sim_rate=63612 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 23:52:51 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 3626444 (ipc=58.5) sim_rate=63621 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 23:52:52 2018
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 3670469 (ipc=58.3) sim_rate=63283 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 23:52:53 2018
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 3714805 (ipc=58.0) sim_rate=62962 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 23:52:54 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 3780411 (ipc=57.7) sim_rate=63006 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 23:52:55 2018
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 3799907 (ipc=57.6) sim_rate=62293 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 23:52:56 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(5,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 3842503 (ipc=57.4) sim_rate=61975 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 23:52:57 2018
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 3886982 (ipc=57.2) sim_rate=61698 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 23:52:58 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 3928381 (ipc=56.9) sim_rate=61380 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 23:52:59 2018
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 3995984 (ipc=56.7) sim_rate=61476 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 23:53:00 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 4041969 (ipc=56.5) sim_rate=61241 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 23:53:01 2018
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 4081939 (ipc=56.3) sim_rate=60924 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 23:53:02 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(5,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 4129510 (ipc=56.2) sim_rate=60728 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 23:53:03 2018
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 4176808 (ipc=56.1) sim_rate=60533 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 23:53:04 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(7,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 4242635 (ipc=55.8) sim_rate=60609 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 23:53:05 2018
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 4285953 (ipc=55.7) sim_rate=60365 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 23:53:06 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 4307062 (ipc=55.6) sim_rate=59820 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 23:53:07 2018
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 4355297 (ipc=55.5) sim_rate=59661 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 23:53:08 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(7,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 4403252 (ipc=55.4) sim_rate=59503 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 23:53:09 2018
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 4448215 (ipc=55.3) sim_rate=59309 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 23:53:10 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(1,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 4520674 (ipc=55.1) sim_rate=59482 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 23:53:11 2018
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 4570513 (ipc=55.1) sim_rate=59357 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 23:53:12 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 4623963 (ipc=55.0) sim_rate=59281 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 23:53:13 2018
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 4668978 (ipc=54.9) sim_rate=59100 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 23:53:14 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(3,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 4721806 (ipc=54.9) sim_rate=59022 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 23:53:15 2018
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 4770961 (ipc=54.8) sim_rate=58900 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 23:53:16 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(4,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 4821872 (ipc=54.8) sim_rate=58803 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 23:53:17 2018
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 4871234 (ipc=54.7) sim_rate=58689 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 23:53:18 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(3,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 4941677 (ipc=54.6) sim_rate=58829 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 23:53:19 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(6,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 4991568 (ipc=54.6) sim_rate=58724 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 23:53:20 2018
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 5044018 (ipc=54.5) sim_rate=58651 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 23:53:21 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(4,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 5091056 (ipc=54.4) sim_rate=58517 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 23:53:22 2018
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 5144575 (ipc=54.4) sim_rate=58461 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 23:53:23 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(7,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5195980 (ipc=54.4) sim_rate=58381 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 23:53:24 2018
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 5247081 (ipc=54.4) sim_rate=58300 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 23:53:25 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(5,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 5298831 (ipc=54.3) sim_rate=58228 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 23:53:26 2018
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 5349445 (ipc=54.3) sim_rate=58146 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 23:53:27 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 5399546 (ipc=54.3) sim_rate=58059 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 23:53:28 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(7,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 5481267 (ipc=54.3) sim_rate=58311 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 23:53:29 2018
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 5528562 (ipc=54.2) sim_rate=58195 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 23:53:30 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 5584845 (ipc=54.2) sim_rate=58175 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 23:53:31 2018
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 5634517 (ipc=54.2) sim_rate=58087 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 23:53:32 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(7,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 5664003 (ipc=54.2) sim_rate=57795 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 23:53:33 2018
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 5724721 (ipc=54.3) sim_rate=57825 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 23:53:34 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(8,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 5788912 (ipc=54.4) sim_rate=57889 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 23:53:35 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 5866133 (ipc=54.6) sim_rate=58080 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 23:53:36 2018
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 5951675 (ipc=54.9) sim_rate=58349 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 23:53:37 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 6004679 (ipc=55.1) sim_rate=58297 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 23:53:38 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(6,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 6113448 (ipc=55.6) sim_rate=58783 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 23:53:39 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(4,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 6229067 (ipc=56.1) sim_rate=59324 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 23:53:40 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 6350207 (ipc=56.7) sim_rate=59907 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 23:53:41 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 6417151 (ipc=57.0) sim_rate=59973 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 23:53:42 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(8,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 6561046 (ipc=57.8) sim_rate=60750 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 23:53:43 2018
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 6636222 (ipc=58.2) sim_rate=60882 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 23:53:44 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(6,4,0) tid=(5,2,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 6782020 (ipc=59.0) sim_rate=61654 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 23:53:45 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(5,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 6919941 (ipc=59.7) sim_rate=62341 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 23:53:46 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 6989235 (ipc=60.0) sim_rate=62403 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 23:53:47 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 7128291 (ipc=60.7) sim_rate=63082 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 23:53:48 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 7279745 (ipc=61.4) sim_rate=63857 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 23:53:49 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7352323 (ipc=61.8) sim_rate=63933 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 23:53:50 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 7505012 (ipc=62.5) sim_rate=64698 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 23:53:51 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(3,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 7657075 (ipc=63.3) sim_rate=65445 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 23:53:52 2018
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 7731949 (ipc=63.6) sim_rate=65524 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 23:53:53 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1,7,0) tid=(5,1,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 7878795 (ipc=64.3) sim_rate=66208 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 23:53:54 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 7958701 (ipc=64.7) sim_rate=66322 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 23:53:55 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(7,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 8107883 (ipc=65.4) sim_rate=67007 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 23:53:56 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(5,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 8190633 (ipc=65.8) sim_rate=67136 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 23:53:57 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 8345375 (ipc=66.5) sim_rate=67848 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 23:53:58 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(5,6,0) tid=(1,2,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(7,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 8493081 (ipc=67.1) sim_rate=68492 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 23:53:59 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 8564801 (ipc=67.4) sim_rate=68518 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 23:54:00 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(5,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 8718735 (ipc=68.1) sim_rate=69196 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 23:54:01 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(7,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 8794105 (ipc=68.4) sim_rate=69244 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 23:54:02 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 8951279 (ipc=69.1) sim_rate=69931 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 23:54:03 2018
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 9024813 (ipc=69.4) sim_rate=69959 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 23:54:04 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(4,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 9174941 (ipc=70.0) sim_rate=70576 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 23:54:05 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 9252695 (ipc=70.4) sim_rate=70631 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 23:54:06 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 9382875 (ipc=70.8) sim_rate=71082 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 23:54:07 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,4,0) tid=(1,7,0)
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 9497859 (ipc=71.1) sim_rate=71412 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 23:54:08 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(3,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 9651409 (ipc=71.8) sim_rate=72025 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 23:54:09 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 9781563 (ipc=72.2) sim_rate=72456 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 23:54:10 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(4,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 9854279 (ipc=72.5) sim_rate=72457 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 23:54:11 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(8,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 10013625 (ipc=72.8) sim_rate=73092 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 23:54:12 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(5,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 10212208 (ipc=73.7) sim_rate=74001 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 23:54:13 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 10278343 (ipc=73.9) sim_rate=73944 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 23:54:14 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(5,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10413318 (ipc=74.4) sim_rate=74380 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 23:54:15 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 10481983 (ipc=74.6) sim_rate=74340 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 23:54:16 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(6,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 10670030 (ipc=75.4) sim_rate=75141 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 23:54:17 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(4,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 10818893 (ipc=75.9) sim_rate=75656 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 23:54:18 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(5,6,0) tid=(1,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(1,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 10989305 (ipc=76.6) sim_rate=76314 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 23:54:19 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(2,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 11167317 (ipc=77.3) sim_rate=77015 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 23:54:20 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(1,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11259904 (ipc=77.7) sim_rate=77122 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 23:54:21 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(8,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 11418117 (ipc=78.2) sim_rate=77674 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 23:54:22 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(7,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 11484912 (ipc=78.4) sim_rate=77600 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 23:54:23 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 11656444 (ipc=79.0) sim_rate=78231 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 23:54:24 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(3,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 11836384 (ipc=79.7) sim_rate=78909 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 23:54:25 2018
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 11921492 (ipc=80.0) sim_rate=78950 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 23:54:26 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 12087418 (ipc=80.6) sim_rate=79522 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 23:54:27 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12232565 (ipc=81.0) sim_rate=79951 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 23:54:28 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(4,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 12415796 (ipc=81.7) sim_rate=80622 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 23:54:29 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(3,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 12496595 (ipc=81.9) sim_rate=80623 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 23:54:30 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(8,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 12651970 (ipc=82.4) sim_rate=81102 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 23:54:31 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 12840129 (ipc=83.1) sim_rate=81784 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 23:54:32 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(2,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 13001102 (ipc=83.6) sim_rate=82285 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 23:54:33 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,4,0) tid=(1,2,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 13177629 (ipc=84.2) sim_rate=82878 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 23:54:34 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(2,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 13255556 (ipc=84.4) sim_rate=82847 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 23:54:35 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(8,6,0) tid=(4,3,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(4,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 13438435 (ipc=85.1) sim_rate=83468 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 23:54:36 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(3,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 13599823 (ipc=85.5) sim_rate=83949 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 23:54:37 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 13674232 (ipc=85.7) sim_rate=83890 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 23:54:38 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,6,0) tid=(1,6,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 13860936 (ipc=86.4) sim_rate=84517 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 23:54:39 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 13948785 (ipc=86.6) sim_rate=84538 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 23:54:40 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 14118841 (ipc=87.2) sim_rate=85053 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 23:54:41 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(4,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 14203552 (ipc=87.4) sim_rate=85051 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 23:54:42 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 14376120 (ipc=87.9) sim_rate=85572 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 23:54:43 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 14542972 (ipc=88.4) sim_rate=86053 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 23:54:44 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 14713475 (ipc=88.9) sim_rate=86549 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 23:54:45 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(8,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 14808780 (ipc=89.2) sim_rate=86601 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 23:54:46 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(5,4,0) tid=(2,2,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(8,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 14969841 (ipc=89.6) sim_rate=87033 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 23:54:47 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 15070797 (ipc=90.0) sim_rate=87114 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 23:54:48 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(3,6,0) tid=(1,6,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 15229949 (ipc=90.4) sim_rate=87528 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 23:54:49 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(7,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 15399913 (ipc=90.9) sim_rate=87999 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 23:54:50 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(2,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 15489477 (ipc=91.1) sim_rate=88008 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 23:54:51 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1,1,0) tid=(5,4,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(8,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 15658367 (ipc=91.6) sim_rate=88465 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 23:54:52 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 15821603 (ipc=92.0) sim_rate=88885 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 23:54:53 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 15995295 (ipc=92.5) sim_rate=89359 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 23:54:54 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(6,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 16088352 (ipc=92.7) sim_rate=89379 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 23:54:55 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(0,5,0) tid=(1,5,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(6,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 16255743 (ipc=93.2) sim_rate=89810 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 23:54:56 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(7,4,0) tid=(2,4,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(6,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 175500  inst.: 16425734 (ipc=93.6) sim_rate=90251 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 23:54:57 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(8,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 16597537 (ipc=94.0) sim_rate=90696 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 23:54:58 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(4,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 16696073 (ipc=94.3) sim_rate=90739 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 23:54:59 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(5,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 16863322 (ipc=94.7) sim_rate=91153 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 23:55:00 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 16950663 (ipc=95.0) sim_rate=91132 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 23:55:01 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 17060420 (ipc=95.3) sim_rate=91232 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 23:55:02 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(8,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 17221490 (ipc=95.7) sim_rate=91603 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 23:55:03 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 181000  inst.: 17423532 (ipc=96.3) sim_rate=92188 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 23:55:04 2018
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17514140 (ipc=96.5) sim_rate=92179 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 23:55:05 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(2,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 17683776 (ipc=96.9) sim_rate=92585 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 23:55:06 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(7,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 17780888 (ipc=97.2) sim_rate=92608 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 23:55:07 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(2,1,0) tid=(5,2,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(6,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 17956328 (ipc=97.6) sim_rate=93037 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 23:55:08 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(5,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 18167996 (ipc=98.2) sim_rate=93649 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 23:55:09 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 18245806 (ipc=98.4) sim_rate=93568 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 23:55:10 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(4,7,0) tid=(1,1,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 18437446 (ipc=98.9) sim_rate=94068 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 23:55:11 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(3,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 18528012 (ipc=99.1) sim_rate=94050 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 23:55:12 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 18714564 (ipc=99.5) sim_rate=94518 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 23:55:13 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(0,0,0) tid=(1,4,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 18912028 (ipc=100.1) sim_rate=95035 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 23:55:14 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(5,2,0) tid=(5,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(3,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 19095685 (ipc=100.5) sim_rate=95478 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 23:55:15 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 19196259 (ipc=100.8) sim_rate=95503 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 23:55:16 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(5,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 19374993 (ipc=101.2) sim_rate=95915 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 23:55:17 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 19486547 (ipc=101.5) sim_rate=95992 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 23:55:18 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 19659221 (ipc=101.9) sim_rate=96368 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 23:55:19 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 19766507 (ipc=102.2) sim_rate=96421 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 23:55:20 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(4,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 19951319 (ipc=102.6) sim_rate=96851 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 23:55:21 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(3,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 20141999 (ipc=103.0) sim_rate=97304 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 23:55:22 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 20230297 (ipc=103.2) sim_rate=97261 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 23:55:23 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(7,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20418963 (ipc=103.6) sim_rate=97698 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 23:55:24 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 20525535 (ipc=103.9) sim_rate=97740 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 23:55:25 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(5,4,0) tid=(1,6,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 20722815 (ipc=104.4) sim_rate=98212 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 23:55:26 2018
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 20805203 (ipc=104.5) sim_rate=98137 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 23:55:27 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(4,2,0) tid=(3,4,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(4,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 21011361 (ipc=105.1) sim_rate=98644 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 23:55:28 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 21099697 (ipc=105.2) sim_rate=98596 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 23:55:29 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 21297625 (ipc=105.7) sim_rate=99058 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 23:55:30 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(7,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 21483543 (ipc=106.1) sim_rate=99460 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 23:55:31 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 21592323 (ipc=106.4) sim_rate=99503 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 23:55:32 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 21797791 (ipc=106.9) sim_rate=99989 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 23:55:33 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 21881435 (ipc=107.0) sim_rate=99915 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 23:55:34 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 22078121 (ipc=107.4) sim_rate=100355 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 23:55:35 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(7,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(8,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22273721 (ipc=107.9) sim_rate=100786 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 23:55:36 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 22346921 (ipc=108.0) sim_rate=100661 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 23:55:37 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(4,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 22559943 (ipc=108.5) sim_rate=101165 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 23:55:38 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(6,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 22664971 (ipc=108.7) sim_rate=101182 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 23:55:39 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(0,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 22852949 (ipc=109.1) sim_rate=101568 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 23:55:40 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(7,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 22940647 (ipc=109.2) sim_rate=101507 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 23:55:41 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(4,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(2,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 23119733 (ipc=109.6) sim_rate=101849 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 23:55:42 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(3,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(2,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 23337685 (ipc=110.1) sim_rate=102358 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 23:55:43 2018
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 23405073 (ipc=110.1) sim_rate=102205 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 23:55:44 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(4,6,0) tid=(5,7,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23602151 (ipc=110.5) sim_rate=102618 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 23:55:45 2018
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 23706859 (ipc=110.8) sim_rate=102627 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 23:55:46 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1,1,0) tid=(3,4,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(6,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 23898453 (ipc=111.2) sim_rate=103010 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 23:55:47 2018
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 24002187 (ipc=111.4) sim_rate=103013 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 23:55:48 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(6,0,0) tid=(1,6,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 24188899 (ipc=111.7) sim_rate=103371 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 23:55:49 2018
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2,0,0) tid=(1,6,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 24380035 (ipc=112.1) sim_rate=103744 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 23:55:50 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 218000  inst.: 24485493 (ipc=112.3) sim_rate=103752 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 23:55:51 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(6,3,0) tid=(1,6,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 24696123 (ipc=112.8) sim_rate=104203 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 23:55:52 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(8,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 24789111 (ipc=112.9) sim_rate=104155 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 23:55:53 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(7,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 24990467 (ipc=113.3) sim_rate=104562 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 23:55:54 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(6,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 25178221 (ipc=113.7) sim_rate=104909 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 23:55:55 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(6,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 25280971 (ipc=113.9) sim_rate=104900 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 23:55:56 2018
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(1,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25472877 (ipc=114.2) sim_rate=105259 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 23:55:57 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 25588871 (ipc=114.5) sim_rate=105303 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 23:55:58 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 25670797 (ipc=114.6) sim_rate=105208 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 23:55:59 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 25885557 (ipc=115.0) sim_rate=105655 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 23:56:00 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 26117925 (ipc=115.6) sim_rate=106170 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 23:56:01 2018
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(2,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 26247047 (ipc=115.9) sim_rate=106263 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 23:56:02 2018
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(2,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(1,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 26494667 (ipc=116.5) sim_rate=106833 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 23:56:03 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 26608415 (ipc=116.7) sim_rate=106861 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 23:56:04 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(0,4,0) tid=(1,1,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 26730866 (ipc=117.0) sim_rate=106923 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 23:56:05 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(6,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 26934907 (ipc=117.4) sim_rate=107310 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 23:56:06 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(0,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 27098922 (ipc=117.6) sim_rate=107535 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 23:56:07 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(1,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 27185463 (ipc=117.7) sim_rate=107452 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 23:56:08 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 27367065 (ipc=118.0) sim_rate=107744 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 23:56:09 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(6,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 27456786 (ipc=118.1) sim_rate=107673 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 23:56:10 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(1,0,0) tid=(2,4,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(2,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 27648864 (ipc=118.4) sim_rate=108003 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 23:56:11 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(2,2,0) tid=(0,7,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(7,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 27840895 (ipc=118.7) sim_rate=108330 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 23:56:12 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(7,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 27938006 (ipc=118.9) sim_rate=108286 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 23:56:13 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(5,4,0) tid=(2,6,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 28146394 (ipc=119.3) sim_rate=108673 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 23:56:14 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(7,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 28259094 (ipc=119.5) sim_rate=108688 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 23:56:15 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(8,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 28351062 (ipc=119.6) sim_rate=108624 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 23:56:16 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 28522812 (ipc=119.8) sim_rate=108865 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 23:56:17 2018
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 28593963 (ipc=119.9) sim_rate=108722 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 23:56:18 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(8,6,0) tid=(3,2,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 28712420 (ipc=119.9) sim_rate=108759 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 23:56:19 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 28839758 (ipc=119.9) sim_rate=108829 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 23:56:20 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(6,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 241500  inst.: 28981239 (ipc=120.0) sim_rate=108952 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 23:56:21 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(8,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 29059665 (ipc=120.1) sim_rate=108837 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 23:56:22 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(1,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 29213754 (ipc=120.2) sim_rate=109006 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 23:56:23 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 29367268 (ipc=120.4) sim_rate=109172 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 23:56:24 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 29442530 (ipc=120.4) sim_rate=109046 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 23:56:25 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(2,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 29583019 (ipc=120.5) sim_rate=109162 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 23:56:26 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(8,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 29696083 (ipc=120.5) sim_rate=109176 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 23:56:27 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(7,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 29790696 (ipc=120.4) sim_rate=109123 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 23:56:28 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(4,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 29888932 (ipc=120.3) sim_rate=109083 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 23:56:29 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 30010605 (ipc=120.3) sim_rate=109129 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 23:56:30 2018
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 30078896 (ipc=120.3) sim_rate=108981 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 23:56:31 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(8,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(6,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 30203352 (ipc=120.3) sim_rate=109037 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 23:56:32 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(7,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 252000  inst.: 30333789 (ipc=120.4) sim_rate=109114 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 23:56:33 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(8,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 30400309 (ipc=120.4) sim_rate=108961 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 23:56:34 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(3,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 30531057 (ipc=120.4) sim_rate=109039 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 23:56:35 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(2,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 30622962 (ipc=120.3) sim_rate=108978 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 23:56:36 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(5,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 255500  inst.: 30714919 (ipc=120.2) sim_rate=108918 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 23:56:37 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(1,0,0) tid=(6,4,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(6,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 30921924 (ipc=120.3) sim_rate=109264 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 23:56:38 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 257500  inst.: 30991327 (ipc=120.4) sim_rate=109124 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 23:56:39 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 31116262 (ipc=120.4) sim_rate=109179 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 23:56:40 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(7,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 259500  inst.: 31224453 (ipc=120.3) sim_rate=109176 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 23:56:41 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 260500  inst.: 31345274 (ipc=120.3) sim_rate=109216 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 23:56:42 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(7,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 261500  inst.: 31440674 (ipc=120.2) sim_rate=109169 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 23:56:43 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(8,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 31545293 (ipc=120.2) sim_rate=109153 (inst/sec) elapsed = 0:0:04:49 / Thu Apr 12 23:56:44 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(1,0,0) tid=(6,4,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 31674874 (ipc=120.2) sim_rate=109223 (inst/sec) elapsed = 0:0:04:50 / Thu Apr 12 23:56:45 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(1,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 31818761 (ipc=120.3) sim_rate=109342 (inst/sec) elapsed = 0:0:04:51 / Thu Apr 12 23:56:46 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(2,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 31887943 (ipc=120.3) sim_rate=109205 (inst/sec) elapsed = 0:0:04:52 / Thu Apr 12 23:56:47 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 31991511 (ipc=120.3) sim_rate=109186 (inst/sec) elapsed = 0:0:04:53 / Thu Apr 12 23:56:48 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(6,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 32078533 (ipc=120.1) sim_rate=109110 (inst/sec) elapsed = 0:0:04:54 / Thu Apr 12 23:56:49 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(6,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 32198155 (ipc=120.1) sim_rate=109146 (inst/sec) elapsed = 0:0:04:55 / Thu Apr 12 23:56:50 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(0,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 32298662 (ipc=120.1) sim_rate=109117 (inst/sec) elapsed = 0:0:04:56 / Thu Apr 12 23:56:51 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(6,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 270000  inst.: 32407777 (ipc=120.0) sim_rate=109117 (inst/sec) elapsed = 0:0:04:57 / Thu Apr 12 23:56:52 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(5,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 271000  inst.: 32538004 (ipc=120.1) sim_rate=109187 (inst/sec) elapsed = 0:0:04:58 / Thu Apr 12 23:56:53 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(6,5,0) tid=(3,2,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 32666374 (ipc=120.1) sim_rate=109252 (inst/sec) elapsed = 0:0:04:59 / Thu Apr 12 23:56:54 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 273000  inst.: 32770962 (ipc=120.0) sim_rate=109236 (inst/sec) elapsed = 0:0:05:00 / Thu Apr 12 23:56:55 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(4,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 274000  inst.: 32879074 (ipc=120.0) sim_rate=109232 (inst/sec) elapsed = 0:0:05:01 / Thu Apr 12 23:56:56 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(0,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 275000  inst.: 32985785 (ipc=119.9) sim_rate=109224 (inst/sec) elapsed = 0:0:05:02 / Thu Apr 12 23:56:57 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(7,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 276000  inst.: 33086238 (ipc=119.9) sim_rate=109195 (inst/sec) elapsed = 0:0:05:03 / Thu Apr 12 23:56:58 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(5,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 33244091 (ipc=119.8) sim_rate=109355 (inst/sec) elapsed = 0:0:05:04 / Thu Apr 12 23:56:59 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(1,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 33309277 (ipc=119.8) sim_rate=109210 (inst/sec) elapsed = 0:0:05:05 / Thu Apr 12 23:57:00 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(4,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 33441067 (ipc=119.9) sim_rate=109284 (inst/sec) elapsed = 0:0:05:06 / Thu Apr 12 23:57:01 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(2,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(8,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 280000  inst.: 33557449 (ipc=119.8) sim_rate=109307 (inst/sec) elapsed = 0:0:05:07 / Thu Apr 12 23:57:02 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(3,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 281000  inst.: 33670742 (ipc=119.8) sim_rate=109320 (inst/sec) elapsed = 0:0:05:08 / Thu Apr 12 23:57:03 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 33786053 (ipc=119.8) sim_rate=109339 (inst/sec) elapsed = 0:0:05:09 / Thu Apr 12 23:57:04 2018
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(8,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 33894865 (ipc=119.8) sim_rate=109338 (inst/sec) elapsed = 0:0:05:10 / Thu Apr 12 23:57:05 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 34025639 (ipc=119.8) sim_rate=109407 (inst/sec) elapsed = 0:0:05:11 / Thu Apr 12 23:57:06 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(1,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 34152272 (ipc=119.8) sim_rate=109462 (inst/sec) elapsed = 0:0:05:12 / Thu Apr 12 23:57:07 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 34283828 (ipc=119.9) sim_rate=109532 (inst/sec) elapsed = 0:0:05:13 / Thu Apr 12 23:57:08 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(6,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 34402066 (ipc=119.9) sim_rate=109560 (inst/sec) elapsed = 0:0:05:14 / Thu Apr 12 23:57:09 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(2,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 34512250 (ipc=119.8) sim_rate=109562 (inst/sec) elapsed = 0:0:05:15 / Thu Apr 12 23:57:10 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(8,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34614779 (ipc=119.8) sim_rate=109540 (inst/sec) elapsed = 0:0:05:16 / Thu Apr 12 23:57:11 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(0,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 34733975 (ipc=119.8) sim_rate=109570 (inst/sec) elapsed = 0:0:05:17 / Thu Apr 12 23:57:12 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(7,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 34865347 (ipc=119.8) sim_rate=109639 (inst/sec) elapsed = 0:0:05:18 / Thu Apr 12 23:57:13 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(2,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 34981310 (ipc=119.8) sim_rate=109659 (inst/sec) elapsed = 0:0:05:19 / Thu Apr 12 23:57:14 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 35095834 (ipc=119.8) sim_rate=109674 (inst/sec) elapsed = 0:0:05:20 / Thu Apr 12 23:57:15 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(6,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 35218312 (ipc=119.8) sim_rate=109714 (inst/sec) elapsed = 0:0:05:21 / Thu Apr 12 23:57:16 2018
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(7,2,0) tid=(6,1,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(6,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 35338503 (ipc=119.8) sim_rate=109746 (inst/sec) elapsed = 0:0:05:22 / Thu Apr 12 23:57:17 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(5,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 35445043 (ipc=119.7) sim_rate=109736 (inst/sec) elapsed = 0:0:05:23 / Thu Apr 12 23:57:18 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(1,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 35548083 (ipc=119.7) sim_rate=109716 (inst/sec) elapsed = 0:0:05:24 / Thu Apr 12 23:57:19 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 298000  inst.: 35667700 (ipc=119.7) sim_rate=109746 (inst/sec) elapsed = 0:0:05:25 / Thu Apr 12 23:57:20 2018
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(1,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 35793376 (ipc=119.7) sim_rate=109795 (inst/sec) elapsed = 0:0:05:26 / Thu Apr 12 23:57:21 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 35911580 (ipc=119.7) sim_rate=109821 (inst/sec) elapsed = 0:0:05:27 / Thu Apr 12 23:57:22 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(4,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 301000  inst.: 36020835 (ipc=119.7) sim_rate=109819 (inst/sec) elapsed = 0:0:05:28 / Thu Apr 12 23:57:23 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 36148854 (ipc=119.7) sim_rate=109874 (inst/sec) elapsed = 0:0:05:29 / Thu Apr 12 23:57:24 2018
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(5,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 36284920 (ipc=119.8) sim_rate=109954 (inst/sec) elapsed = 0:0:05:30 / Thu Apr 12 23:57:25 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(5,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 36337182 (ipc=119.7) sim_rate=109780 (inst/sec) elapsed = 0:0:05:31 / Thu Apr 12 23:57:26 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(5,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 305000  inst.: 36487898 (ipc=119.6) sim_rate=109903 (inst/sec) elapsed = 0:0:05:32 / Thu Apr 12 23:57:27 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 36602039 (ipc=119.6) sim_rate=109916 (inst/sec) elapsed = 0:0:05:33 / Thu Apr 12 23:57:28 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(7,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 307000  inst.: 36720829 (ipc=119.6) sim_rate=109942 (inst/sec) elapsed = 0:0:05:34 / Thu Apr 12 23:57:29 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 36785995 (ipc=119.6) sim_rate=109808 (inst/sec) elapsed = 0:0:05:35 / Thu Apr 12 23:57:30 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(2,5,0) tid=(0,5,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 36923209 (ipc=119.7) sim_rate=109890 (inst/sec) elapsed = 0:0:05:36 / Thu Apr 12 23:57:31 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(4,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 37060293 (ipc=119.7) sim_rate=109971 (inst/sec) elapsed = 0:0:05:37 / Thu Apr 12 23:57:32 2018
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 37116619 (ipc=119.7) sim_rate=109812 (inst/sec) elapsed = 0:0:05:38 / Thu Apr 12 23:57:33 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 37211501 (ipc=119.7) sim_rate=109768 (inst/sec) elapsed = 0:0:05:39 / Thu Apr 12 23:57:34 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(0,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 37307196 (ipc=119.6) sim_rate=109727 (inst/sec) elapsed = 0:0:05:40 / Thu Apr 12 23:57:35 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(8,5,0) tid=(5,7,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(1,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 37434506 (ipc=119.6) sim_rate=109778 (inst/sec) elapsed = 0:0:05:41 / Thu Apr 12 23:57:36 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(2,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 37574036 (ipc=119.7) sim_rate=109865 (inst/sec) elapsed = 0:0:05:42 / Thu Apr 12 23:57:37 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 37698467 (ipc=119.7) sim_rate=109908 (inst/sec) elapsed = 0:0:05:43 / Thu Apr 12 23:57:38 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(8,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 37810797 (ipc=119.7) sim_rate=109915 (inst/sec) elapsed = 0:0:05:44 / Thu Apr 12 23:57:39 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(6,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 37899097 (ipc=119.6) sim_rate=109852 (inst/sec) elapsed = 0:0:05:45 / Thu Apr 12 23:57:40 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(3,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 38002061 (ipc=119.5) sim_rate=109832 (inst/sec) elapsed = 0:0:05:46 / Thu Apr 12 23:57:41 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(4,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 38125530 (ipc=119.5) sim_rate=109871 (inst/sec) elapsed = 0:0:05:47 / Thu Apr 12 23:57:42 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(7,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 38282733 (ipc=119.6) sim_rate=110007 (inst/sec) elapsed = 0:0:05:48 / Thu Apr 12 23:57:43 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(7,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 320500  inst.: 38356639 (ipc=119.7) sim_rate=109904 (inst/sec) elapsed = 0:0:05:49 / Thu Apr 12 23:57:44 2018
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(8,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 38491491 (ipc=119.7) sim_rate=109975 (inst/sec) elapsed = 0:0:05:50 / Thu Apr 12 23:57:45 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(8,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 38593096 (ipc=119.7) sim_rate=109951 (inst/sec) elapsed = 0:0:05:51 / Thu Apr 12 23:57:46 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(1,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 38685947 (ipc=119.6) sim_rate=109903 (inst/sec) elapsed = 0:0:05:52 / Thu Apr 12 23:57:47 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 38798815 (ipc=119.6) sim_rate=109911 (inst/sec) elapsed = 0:0:05:53 / Thu Apr 12 23:57:48 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(7,2,0) tid=(5,0,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 325500  inst.: 38929579 (ipc=119.6) sim_rate=109970 (inst/sec) elapsed = 0:0:05:54 / Thu Apr 12 23:57:49 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(1,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 39066665 (ipc=119.7) sim_rate=110046 (inst/sec) elapsed = 0:0:05:55 / Thu Apr 12 23:57:50 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 39140054 (ipc=119.7) sim_rate=109943 (inst/sec) elapsed = 0:0:05:56 / Thu Apr 12 23:57:51 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(7,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 39261434 (ipc=119.7) sim_rate=109976 (inst/sec) elapsed = 0:0:05:57 / Thu Apr 12 23:57:52 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(2,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 39375954 (ipc=119.7) sim_rate=109988 (inst/sec) elapsed = 0:0:05:58 / Thu Apr 12 23:57:53 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(7,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 39494318 (ipc=119.7) sim_rate=110012 (inst/sec) elapsed = 0:0:05:59 / Thu Apr 12 23:57:54 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(7,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(7,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 39614095 (ipc=119.7) sim_rate=110039 (inst/sec) elapsed = 0:0:06:00 / Thu Apr 12 23:57:55 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(4,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 39745336 (ipc=119.7) sim_rate=110097 (inst/sec) elapsed = 0:0:06:01 / Thu Apr 12 23:57:56 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 39876253 (ipc=119.7) sim_rate=110155 (inst/sec) elapsed = 0:0:06:02 / Thu Apr 12 23:57:57 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(5,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 39993003 (ipc=119.7) sim_rate=110173 (inst/sec) elapsed = 0:0:06:03 / Thu Apr 12 23:57:58 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(6,1,0) tid=(1,5,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 40109761 (ipc=119.7) sim_rate=110191 (inst/sec) elapsed = 0:0:06:04 / Thu Apr 12 23:57:59 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 336000  inst.: 40237981 (ipc=119.8) sim_rate=110241 (inst/sec) elapsed = 0:0:06:05 / Thu Apr 12 23:58:00 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(8,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 40302004 (ipc=119.8) sim_rate=110114 (inst/sec) elapsed = 0:0:06:06 / Thu Apr 12 23:58:01 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(5,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 40460237 (ipc=119.9) sim_rate=110245 (inst/sec) elapsed = 0:0:06:07 / Thu Apr 12 23:58:02 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(5,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 338500  inst.: 40570525 (ipc=119.9) sim_rate=110245 (inst/sec) elapsed = 0:0:06:08 / Thu Apr 12 23:58:03 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(6,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 40680652 (ipc=119.8) sim_rate=110245 (inst/sec) elapsed = 0:0:06:09 / Thu Apr 12 23:58:04 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(3,4,0) tid=(0,6,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(1,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 40807432 (ipc=119.8) sim_rate=110290 (inst/sec) elapsed = 0:0:06:10 / Thu Apr 12 23:58:05 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(1,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 40931340 (ipc=119.9) sim_rate=110327 (inst/sec) elapsed = 0:0:06:11 / Thu Apr 12 23:58:06 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(3,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 342500  inst.: 41066050 (ipc=119.9) sim_rate=110392 (inst/sec) elapsed = 0:0:06:12 / Thu Apr 12 23:58:07 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 41132879 (ipc=119.9) sim_rate=110275 (inst/sec) elapsed = 0:0:06:13 / Thu Apr 12 23:58:08 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(6,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 41242596 (ipc=119.9) sim_rate=110274 (inst/sec) elapsed = 0:0:06:14 / Thu Apr 12 23:58:09 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(8,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 41373337 (ipc=119.9) sim_rate=110328 (inst/sec) elapsed = 0:0:06:15 / Thu Apr 12 23:58:10 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(7,3,0) tid=(5,7,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(6,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 41515557 (ipc=120.0) sim_rate=110413 (inst/sec) elapsed = 0:0:06:16 / Thu Apr 12 23:58:11 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(5,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 41584209 (ipc=120.0) sim_rate=110302 (inst/sec) elapsed = 0:0:06:17 / Thu Apr 12 23:58:12 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 347500  inst.: 41701805 (ipc=120.0) sim_rate=110322 (inst/sec) elapsed = 0:0:06:18 / Thu Apr 12 23:58:13 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 348500  inst.: 41826651 (ipc=120.0) sim_rate=110360 (inst/sec) elapsed = 0:0:06:19 / Thu Apr 12 23:58:14 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 41976554 (ipc=120.1) sim_rate=110464 (inst/sec) elapsed = 0:0:06:20 / Thu Apr 12 23:58:15 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(4,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 42035302 (ipc=120.1) sim_rate=110328 (inst/sec) elapsed = 0:0:06:21 / Thu Apr 12 23:58:16 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(6,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 351000  inst.: 42145552 (ipc=120.1) sim_rate=110328 (inst/sec) elapsed = 0:0:06:22 / Thu Apr 12 23:58:17 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(6,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 42250901 (ipc=120.0) sim_rate=110315 (inst/sec) elapsed = 0:0:06:23 / Thu Apr 12 23:58:18 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(1,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 42370170 (ipc=120.0) sim_rate=110338 (inst/sec) elapsed = 0:0:06:24 / Thu Apr 12 23:58:19 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 42513627 (ipc=120.1) sim_rate=110425 (inst/sec) elapsed = 0:0:06:25 / Thu Apr 12 23:58:20 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(8,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 42663065 (ipc=120.2) sim_rate=110526 (inst/sec) elapsed = 0:0:06:26 / Thu Apr 12 23:58:21 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(7,4,0) tid=(0,7,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 42791917 (ipc=120.2) sim_rate=110573 (inst/sec) elapsed = 0:0:06:27 / Thu Apr 12 23:58:22 2018
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 42857223 (ipc=120.2) sim_rate=110456 (inst/sec) elapsed = 0:0:06:28 / Thu Apr 12 23:58:23 2018
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(7,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 358000  inst.: 43026797 (ipc=120.2) sim_rate=110608 (inst/sec) elapsed = 0:0:06:29 / Thu Apr 12 23:58:24 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(6,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 43081050 (ipc=120.2) sim_rate=110464 (inst/sec) elapsed = 0:0:06:30 / Thu Apr 12 23:58:25 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 43196136 (ipc=120.2) sim_rate=110476 (inst/sec) elapsed = 0:0:06:31 / Thu Apr 12 23:58:26 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 43340281 (ipc=120.2) sim_rate=110561 (inst/sec) elapsed = 0:0:06:32 / Thu Apr 12 23:58:27 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(7,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 361000  inst.: 43406606 (ipc=120.2) sim_rate=110449 (inst/sec) elapsed = 0:0:06:33 / Thu Apr 12 23:58:28 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(5,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 362000  inst.: 43537578 (ipc=120.3) sim_rate=110501 (inst/sec) elapsed = 0:0:06:34 / Thu Apr 12 23:58:29 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(3,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 43643996 (ipc=120.2) sim_rate=110491 (inst/sec) elapsed = 0:0:06:35 / Thu Apr 12 23:58:30 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(5,3,0) tid=(0,1,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(1,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 43774528 (ipc=120.3) sim_rate=110541 (inst/sec) elapsed = 0:0:06:36 / Thu Apr 12 23:58:31 2018
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 43837326 (ipc=120.3) sim_rate=110421 (inst/sec) elapsed = 0:0:06:37 / Thu Apr 12 23:58:32 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(4,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 365500  inst.: 43951375 (ipc=120.2) sim_rate=110430 (inst/sec) elapsed = 0:0:06:38 / Thu Apr 12 23:58:33 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(6,0,0) tid=(5,6,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 44067824 (ipc=120.2) sim_rate=110445 (inst/sec) elapsed = 0:0:06:39 / Thu Apr 12 23:58:34 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 367500  inst.: 44234300 (ipc=120.4) sim_rate=110585 (inst/sec) elapsed = 0:0:06:40 / Thu Apr 12 23:58:35 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(5,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 44295068 (ipc=120.4) sim_rate=110461 (inst/sec) elapsed = 0:0:06:41 / Thu Apr 12 23:58:36 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(5,3,0) tid=(3,4,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(8,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 44463250 (ipc=120.3) sim_rate=110605 (inst/sec) elapsed = 0:0:06:42 / Thu Apr 12 23:58:37 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 44590328 (ipc=120.4) sim_rate=110645 (inst/sec) elapsed = 0:0:06:43 / Thu Apr 12 23:58:38 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 44715400 (ipc=120.4) sim_rate=110681 (inst/sec) elapsed = 0:0:06:44 / Thu Apr 12 23:58:39 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(1,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 372000  inst.: 44789664 (ipc=120.4) sim_rate=110591 (inst/sec) elapsed = 0:0:06:45 / Thu Apr 12 23:58:40 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(8,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 44931904 (ipc=120.5) sim_rate=110669 (inst/sec) elapsed = 0:0:06:46 / Thu Apr 12 23:58:41 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(6,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(8,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 45063781 (ipc=120.5) sim_rate=110721 (inst/sec) elapsed = 0:0:06:47 / Thu Apr 12 23:58:42 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(6,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 375000  inst.: 45190120 (ipc=120.5) sim_rate=110760 (inst/sec) elapsed = 0:0:06:48 / Thu Apr 12 23:58:43 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(0,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 45248145 (ipc=120.5) sim_rate=110631 (inst/sec) elapsed = 0:0:06:49 / Thu Apr 12 23:58:44 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(3,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 45363433 (ipc=120.5) sim_rate=110642 (inst/sec) elapsed = 0:0:06:50 / Thu Apr 12 23:58:45 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 45483066 (ipc=120.5) sim_rate=110664 (inst/sec) elapsed = 0:0:06:51 / Thu Apr 12 23:58:46 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(7,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 378500  inst.: 45623625 (ipc=120.5) sim_rate=110736 (inst/sec) elapsed = 0:0:06:52 / Thu Apr 12 23:58:47 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(4,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 45701565 (ipc=120.6) sim_rate=110657 (inst/sec) elapsed = 0:0:06:53 / Thu Apr 12 23:58:48 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(2,3,0) tid=(4,2,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(4,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45846916 (ipc=120.6) sim_rate=110741 (inst/sec) elapsed = 0:0:06:54 / Thu Apr 12 23:58:49 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 45984343 (ipc=120.7) sim_rate=110805 (inst/sec) elapsed = 0:0:06:55 / Thu Apr 12 23:58:50 2018
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(1,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 46039011 (ipc=120.7) sim_rate=110670 (inst/sec) elapsed = 0:0:06:56 / Thu Apr 12 23:58:51 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(8,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 383000  inst.: 46221795 (ipc=120.7) sim_rate=110843 (inst/sec) elapsed = 0:0:06:57 / Thu Apr 12 23:58:52 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 46289402 (ipc=120.7) sim_rate=110740 (inst/sec) elapsed = 0:0:06:58 / Thu Apr 12 23:58:53 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(7,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 46416507 (ipc=120.7) sim_rate=110779 (inst/sec) elapsed = 0:0:06:59 / Thu Apr 12 23:58:54 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,3,0) tid=(4,0,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(7,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 46568573 (ipc=120.8) sim_rate=110877 (inst/sec) elapsed = 0:0:07:00 / Thu Apr 12 23:58:55 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(5,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 386500  inst.: 46707051 (ipc=120.8) sim_rate=110943 (inst/sec) elapsed = 0:0:07:01 / Thu Apr 12 23:58:56 2018
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(8,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46781475 (ipc=120.9) sim_rate=110856 (inst/sec) elapsed = 0:0:07:02 / Thu Apr 12 23:58:57 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(2,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 46916080 (ipc=120.9) sim_rate=110912 (inst/sec) elapsed = 0:0:07:03 / Thu Apr 12 23:58:58 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(4,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(5,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 389000  inst.: 47042912 (ipc=120.9) sim_rate=110950 (inst/sec) elapsed = 0:0:07:04 / Thu Apr 12 23:58:59 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 390000  inst.: 47174388 (ipc=121.0) sim_rate=110998 (inst/sec) elapsed = 0:0:07:05 / Thu Apr 12 23:59:00 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(5,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 47305814 (ipc=121.0) sim_rate=111046 (inst/sec) elapsed = 0:0:07:06 / Thu Apr 12 23:59:01 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(4,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 392000  inst.: 47436953 (ipc=121.0) sim_rate=111093 (inst/sec) elapsed = 0:0:07:07 / Thu Apr 12 23:59:02 2018
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 47508957 (ipc=121.0) sim_rate=111002 (inst/sec) elapsed = 0:0:07:08 / Thu Apr 12 23:59:03 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 393500  inst.: 47634794 (ipc=121.1) sim_rate=111036 (inst/sec) elapsed = 0:0:07:09 / Thu Apr 12 23:59:04 2018
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 47689423 (ipc=121.0) sim_rate=110905 (inst/sec) elapsed = 0:0:07:10 / Thu Apr 12 23:59:05 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(2,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 47806485 (ipc=121.0) sim_rate=110919 (inst/sec) elapsed = 0:0:07:11 / Thu Apr 12 23:59:06 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(2,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 47914177 (ipc=121.0) sim_rate=110912 (inst/sec) elapsed = 0:0:07:12 / Thu Apr 12 23:59:07 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(7,5,0) tid=(3,2,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(3,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 397000  inst.: 48030371 (ipc=121.0) sim_rate=110924 (inst/sec) elapsed = 0:0:07:13 / Thu Apr 12 23:59:08 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(6,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 48154344 (ipc=121.0) sim_rate=110954 (inst/sec) elapsed = 0:0:07:14 / Thu Apr 12 23:59:09 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(4,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 48284849 (ipc=121.0) sim_rate=110999 (inst/sec) elapsed = 0:0:07:15 / Thu Apr 12 23:59:10 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(6,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 399500  inst.: 48339173 (ipc=121.0) sim_rate=110869 (inst/sec) elapsed = 0:0:07:16 / Thu Apr 12 23:59:11 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(6,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 400500  inst.: 48449679 (ipc=121.0) sim_rate=110868 (inst/sec) elapsed = 0:0:07:17 / Thu Apr 12 23:59:12 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(1,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 401500  inst.: 48546193 (ipc=120.9) sim_rate=110836 (inst/sec) elapsed = 0:0:07:18 / Thu Apr 12 23:59:13 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(2,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 48658097 (ipc=120.9) sim_rate=110838 (inst/sec) elapsed = 0:0:07:19 / Thu Apr 12 23:59:14 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(7,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 48751144 (ipc=120.8) sim_rate=110798 (inst/sec) elapsed = 0:0:07:20 / Thu Apr 12 23:59:15 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(4,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 48862106 (ipc=120.8) sim_rate=110798 (inst/sec) elapsed = 0:0:07:21 / Thu Apr 12 23:59:16 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 48974591 (ipc=120.8) sim_rate=110802 (inst/sec) elapsed = 0:0:07:22 / Thu Apr 12 23:59:17 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(8,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 49089246 (ipc=120.8) sim_rate=110810 (inst/sec) elapsed = 0:0:07:23 / Thu Apr 12 23:59:18 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 49180249 (ipc=120.7) sim_rate=110766 (inst/sec) elapsed = 0:0:07:24 / Thu Apr 12 23:59:19 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(3,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 49272159 (ipc=120.6) sim_rate=110723 (inst/sec) elapsed = 0:0:07:25 / Thu Apr 12 23:59:20 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(1,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 409000  inst.: 49324467 (ipc=120.6) sim_rate=110592 (inst/sec) elapsed = 0:0:07:26 / Thu Apr 12 23:59:21 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 49448545 (ipc=120.5) sim_rate=110623 (inst/sec) elapsed = 0:0:07:27 / Thu Apr 12 23:59:22 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 49549543 (ipc=120.4) sim_rate=110601 (inst/sec) elapsed = 0:0:07:28 / Thu Apr 12 23:59:23 2018
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 49597107 (ipc=120.4) sim_rate=110461 (inst/sec) elapsed = 0:0:07:29 / Thu Apr 12 23:59:24 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(2,5,0) tid=(1,5,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 413000  inst.: 49700717 (ipc=120.3) sim_rate=110446 (inst/sec) elapsed = 0:0:07:30 / Thu Apr 12 23:59:25 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 414000  inst.: 49799929 (ipc=120.3) sim_rate=110421 (inst/sec) elapsed = 0:0:07:31 / Thu Apr 12 23:59:26 2018
GPGPU-Sim uArch: cycles simulated: 415000  inst.: 49888791 (ipc=120.2) sim_rate=110373 (inst/sec) elapsed = 0:0:07:32 / Thu Apr 12 23:59:27 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(5,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 416000  inst.: 49974381 (ipc=120.1) sim_rate=110318 (inst/sec) elapsed = 0:0:07:33 / Thu Apr 12 23:59:28 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(8,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 417000  inst.: 50062221 (ipc=120.1) sim_rate=110269 (inst/sec) elapsed = 0:0:07:34 / Thu Apr 12 23:59:29 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(8,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 418000  inst.: 50150781 (ipc=120.0) sim_rate=110221 (inst/sec) elapsed = 0:0:07:35 / Thu Apr 12 23:59:30 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(6,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 50201747 (ipc=120.0) sim_rate=110091 (inst/sec) elapsed = 0:0:07:36 / Thu Apr 12 23:59:31 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(8,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 50295885 (ipc=119.9) sim_rate=110056 (inst/sec) elapsed = 0:0:07:37 / Thu Apr 12 23:59:32 2018
GPGPU-Sim uArch: cycles simulated: 420500  inst.: 50391177 (ipc=119.8) sim_rate=110024 (inst/sec) elapsed = 0:0:07:38 / Thu Apr 12 23:59:33 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 421500  inst.: 50476223 (ipc=119.8) sim_rate=109969 (inst/sec) elapsed = 0:0:07:39 / Thu Apr 12 23:59:34 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 422500  inst.: 50560277 (ipc=119.7) sim_rate=109913 (inst/sec) elapsed = 0:0:07:40 / Thu Apr 12 23:59:35 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(8,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 50643013 (ipc=119.6) sim_rate=109854 (inst/sec) elapsed = 0:0:07:41 / Thu Apr 12 23:59:36 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 50715595 (ipc=119.5) sim_rate=109774 (inst/sec) elapsed = 0:0:07:42 / Thu Apr 12 23:59:37 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 50801325 (ipc=119.4) sim_rate=109722 (inst/sec) elapsed = 0:0:07:43 / Thu Apr 12 23:59:38 2018
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 50877889 (ipc=119.3) sim_rate=109650 (inst/sec) elapsed = 0:0:07:44 / Thu Apr 12 23:59:39 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(1,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 50927161 (ipc=119.3) sim_rate=109520 (inst/sec) elapsed = 0:0:07:45 / Thu Apr 12 23:59:40 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(0,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 51053387 (ipc=119.1) sim_rate=109556 (inst/sec) elapsed = 0:0:07:46 / Thu Apr 12 23:59:41 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(3,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 429500  inst.: 51140869 (ipc=119.1) sim_rate=109509 (inst/sec) elapsed = 0:0:07:47 / Thu Apr 12 23:59:42 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 51219203 (ipc=119.0) sim_rate=109442 (inst/sec) elapsed = 0:0:07:48 / Thu Apr 12 23:59:43 2018
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 51259581 (ipc=118.9) sim_rate=109295 (inst/sec) elapsed = 0:0:07:49 / Thu Apr 12 23:59:44 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 51334563 (ipc=118.8) sim_rate=109222 (inst/sec) elapsed = 0:0:07:50 / Thu Apr 12 23:59:45 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(1,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 51417583 (ipc=118.7) sim_rate=109166 (inst/sec) elapsed = 0:0:07:51 / Thu Apr 12 23:59:46 2018
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 51488055 (ipc=118.6) sim_rate=109084 (inst/sec) elapsed = 0:0:07:52 / Thu Apr 12 23:59:47 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(6,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 51570665 (ipc=118.6) sim_rate=109028 (inst/sec) elapsed = 0:0:07:53 / Thu Apr 12 23:59:48 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 436000  inst.: 51648515 (ipc=118.5) sim_rate=108963 (inst/sec) elapsed = 0:0:07:54 / Thu Apr 12 23:59:49 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(0,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 51733421 (ipc=118.4) sim_rate=108912 (inst/sec) elapsed = 0:0:07:55 / Thu Apr 12 23:59:50 2018
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 51770727 (ipc=118.3) sim_rate=108762 (inst/sec) elapsed = 0:0:07:56 / Thu Apr 12 23:59:51 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(6,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 438500  inst.: 51855055 (ipc=118.3) sim_rate=108710 (inst/sec) elapsed = 0:0:07:57 / Thu Apr 12 23:59:52 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(8,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 51937567 (ipc=118.2) sim_rate=108655 (inst/sec) elapsed = 0:0:07:58 / Thu Apr 12 23:59:53 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 440500  inst.: 52013261 (ipc=118.1) sim_rate=108587 (inst/sec) elapsed = 0:0:07:59 / Thu Apr 12 23:59:54 2018
GPGPU-Sim uArch: cycles simulated: 441000  inst.: 52050923 (ipc=118.0) sim_rate=108439 (inst/sec) elapsed = 0:0:08:00 / Thu Apr 12 23:59:55 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(6,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 52158777 (ipc=117.9) sim_rate=108438 (inst/sec) elapsed = 0:0:08:01 / Thu Apr 12 23:59:56 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 443000  inst.: 52193629 (ipc=117.8) sim_rate=108285 (inst/sec) elapsed = 0:0:08:02 / Thu Apr 12 23:59:57 2018
GPGPU-Sim uArch: cycles simulated: 444000  inst.: 52270123 (ipc=117.7) sim_rate=108219 (inst/sec) elapsed = 0:0:08:03 / Thu Apr 12 23:59:58 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 445000  inst.: 52348711 (ipc=117.6) sim_rate=108158 (inst/sec) elapsed = 0:0:08:04 / Thu Apr 12 23:59:59 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(2,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 52439667 (ipc=117.6) sim_rate=108123 (inst/sec) elapsed = 0:0:08:05 / Fri Apr 13 00:00:00 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(5,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 52513783 (ipc=117.5) sim_rate=108053 (inst/sec) elapsed = 0:0:08:06 / Fri Apr 13 00:00:01 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 448000  inst.: 52593231 (ipc=117.4) sim_rate=107994 (inst/sec) elapsed = 0:0:08:07 / Fri Apr 13 00:00:02 2018
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 52667751 (ipc=117.3) sim_rate=107925 (inst/sec) elapsed = 0:0:08:08 / Fri Apr 13 00:00:03 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(7,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 52743917 (ipc=117.2) sim_rate=107860 (inst/sec) elapsed = 0:0:08:09 / Fri Apr 13 00:00:04 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 52816973 (ipc=117.1) sim_rate=107789 (inst/sec) elapsed = 0:0:08:10 / Fri Apr 13 00:00:05 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 52896687 (ipc=117.0) sim_rate=107732 (inst/sec) elapsed = 0:0:08:11 / Fri Apr 13 00:00:06 2018
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 52973703 (ipc=116.9) sim_rate=107670 (inst/sec) elapsed = 0:0:08:12 / Fri Apr 13 00:00:07 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(8,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 454000  inst.: 53047493 (ipc=116.8) sim_rate=107601 (inst/sec) elapsed = 0:0:08:13 / Fri Apr 13 00:00:08 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(1,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 53133155 (ipc=116.8) sim_rate=107556 (inst/sec) elapsed = 0:0:08:14 / Fri Apr 13 00:00:09 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(1,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 53211679 (ipc=116.7) sim_rate=107498 (inst/sec) elapsed = 0:0:08:15 / Fri Apr 13 00:00:10 2018
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 53251293 (ipc=116.7) sim_rate=107361 (inst/sec) elapsed = 0:0:08:16 / Fri Apr 13 00:00:11 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 457500  inst.: 53324803 (ipc=116.6) sim_rate=107293 (inst/sec) elapsed = 0:0:08:17 / Fri Apr 13 00:00:12 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 458500  inst.: 53405531 (ipc=116.5) sim_rate=107240 (inst/sec) elapsed = 0:0:08:18 / Fri Apr 13 00:00:13 2018
GPGPU-Sim uArch: cycles simulated: 459500  inst.: 53477603 (ipc=116.4) sim_rate=107169 (inst/sec) elapsed = 0:0:08:19 / Fri Apr 13 00:00:14 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(8,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 460500  inst.: 53559199 (ipc=116.3) sim_rate=107118 (inst/sec) elapsed = 0:0:08:20 / Fri Apr 13 00:00:15 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(3,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 461500  inst.: 53643407 (ipc=116.2) sim_rate=107072 (inst/sec) elapsed = 0:0:08:21 / Fri Apr 13 00:00:16 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 462500  inst.: 53719791 (ipc=116.2) sim_rate=107011 (inst/sec) elapsed = 0:0:08:22 / Fri Apr 13 00:00:17 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 463500  inst.: 53820945 (ipc=116.1) sim_rate=106999 (inst/sec) elapsed = 0:0:08:23 / Fri Apr 13 00:00:18 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 464500  inst.: 53903997 (ipc=116.0) sim_rate=106952 (inst/sec) elapsed = 0:0:08:24 / Fri Apr 13 00:00:19 2018
GPGPU-Sim uArch: cycles simulated: 465000  inst.: 53946543 (ipc=116.0) sim_rate=106824 (inst/sec) elapsed = 0:0:08:25 / Fri Apr 13 00:00:20 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 466000  inst.: 54045473 (ipc=116.0) sim_rate=106809 (inst/sec) elapsed = 0:0:08:26 / Fri Apr 13 00:00:21 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 467000  inst.: 54139221 (ipc=115.9) sim_rate=106783 (inst/sec) elapsed = 0:0:08:27 / Fri Apr 13 00:00:22 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(7,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 54229775 (ipc=115.9) sim_rate=106751 (inst/sec) elapsed = 0:0:08:28 / Fri Apr 13 00:00:23 2018
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 54278311 (ipc=115.9) sim_rate=106637 (inst/sec) elapsed = 0:0:08:29 / Fri Apr 13 00:00:24 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 54373675 (ipc=115.8) sim_rate=106615 (inst/sec) elapsed = 0:0:08:30 / Fri Apr 13 00:00:25 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(7,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 54464748 (ipc=115.8) sim_rate=106584 (inst/sec) elapsed = 0:0:08:31 / Fri Apr 13 00:00:26 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(2,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 54561432 (ipc=115.7) sim_rate=106565 (inst/sec) elapsed = 0:0:08:32 / Fri Apr 13 00:00:27 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 54661133 (ipc=115.7) sim_rate=106551 (inst/sec) elapsed = 0:0:08:33 / Fri Apr 13 00:00:28 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(5,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 473500  inst.: 54761180 (ipc=115.7) sim_rate=106539 (inst/sec) elapsed = 0:0:08:34 / Fri Apr 13 00:00:29 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(6,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 474000  inst.: 54813116 (ipc=115.6) sim_rate=106433 (inst/sec) elapsed = 0:0:08:35 / Fri Apr 13 00:00:30 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(1,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 54900935 (ipc=115.6) sim_rate=106397 (inst/sec) elapsed = 0:0:08:36 / Fri Apr 13 00:00:31 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 476000  inst.: 54996448 (ipc=115.5) sim_rate=106376 (inst/sec) elapsed = 0:0:08:37 / Fri Apr 13 00:00:32 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(5,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 477000  inst.: 55088887 (ipc=115.5) sim_rate=106349 (inst/sec) elapsed = 0:0:08:38 / Fri Apr 13 00:00:33 2018
GPGPU-Sim uArch: cycles simulated: 478000  inst.: 55179477 (ipc=115.4) sim_rate=106318 (inst/sec) elapsed = 0:0:08:39 / Fri Apr 13 00:00:34 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(7,2,0) tid=(6,3,0)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(6,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 479000  inst.: 55282196 (ipc=115.4) sim_rate=106311 (inst/sec) elapsed = 0:0:08:40 / Fri Apr 13 00:00:35 2018
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 55330785 (ipc=115.4) sim_rate=106201 (inst/sec) elapsed = 0:0:08:41 / Fri Apr 13 00:00:36 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 480500  inst.: 55415613 (ipc=115.3) sim_rate=106160 (inst/sec) elapsed = 0:0:08:42 / Fri Apr 13 00:00:37 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(0,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 55511566 (ipc=115.3) sim_rate=106140 (inst/sec) elapsed = 0:0:08:43 / Fri Apr 13 00:00:38 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(0,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 482500  inst.: 55597327 (ipc=115.2) sim_rate=106101 (inst/sec) elapsed = 0:0:08:44 / Fri Apr 13 00:00:39 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(0,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 483500  inst.: 55692453 (ipc=115.2) sim_rate=106080 (inst/sec) elapsed = 0:0:08:45 / Fri Apr 13 00:00:40 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(7,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 484500  inst.: 55783081 (ipc=115.1) sim_rate=106051 (inst/sec) elapsed = 0:0:08:46 / Fri Apr 13 00:00:41 2018
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 55872555 (ipc=115.1) sim_rate=106020 (inst/sec) elapsed = 0:0:08:47 / Fri Apr 13 00:00:42 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(2,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 55953288 (ipc=115.0) sim_rate=105972 (inst/sec) elapsed = 0:0:08:48 / Fri Apr 13 00:00:43 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(4,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 487500  inst.: 56040512 (ipc=115.0) sim_rate=105936 (inst/sec) elapsed = 0:0:08:49 / Fri Apr 13 00:00:44 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(0,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 56122103 (ipc=114.9) sim_rate=105890 (inst/sec) elapsed = 0:0:08:50 / Fri Apr 13 00:00:45 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(0,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 56213160 (ipc=114.8) sim_rate=105862 (inst/sec) elapsed = 0:0:08:51 / Fri Apr 13 00:00:46 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(1,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 56293811 (ipc=114.8) sim_rate=105815 (inst/sec) elapsed = 0:0:08:52 / Fri Apr 13 00:00:47 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 491500  inst.: 56383187 (ipc=114.7) sim_rate=105784 (inst/sec) elapsed = 0:0:08:53 / Fri Apr 13 00:00:48 2018
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 56460248 (ipc=114.6) sim_rate=105730 (inst/sec) elapsed = 0:0:08:54 / Fri Apr 13 00:00:49 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(0,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 493500  inst.: 56550615 (ipc=114.6) sim_rate=105702 (inst/sec) elapsed = 0:0:08:55 / Fri Apr 13 00:00:50 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(8,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 494500  inst.: 56627103 (ipc=114.5) sim_rate=105647 (inst/sec) elapsed = 0:0:08:56 / Fri Apr 13 00:00:51 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(3,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 495500  inst.: 56704050 (ipc=114.4) sim_rate=105594 (inst/sec) elapsed = 0:0:08:57 / Fri Apr 13 00:00:52 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(7,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 497000  inst.: 56813294 (ipc=114.3) sim_rate=105600 (inst/sec) elapsed = 0:0:08:58 / Fri Apr 13 00:00:53 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(2,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 498000  inst.: 56878408 (ipc=114.2) sim_rate=105525 (inst/sec) elapsed = 0:0:08:59 / Fri Apr 13 00:00:54 2018
GPGPU-Sim uArch: cycles simulated: 499000  inst.: 56952116 (ipc=114.1) sim_rate=105466 (inst/sec) elapsed = 0:0:09:00 / Fri Apr 13 00:00:55 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(4,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 57060803 (ipc=114.0) sim_rate=105472 (inst/sec) elapsed = 0:0:09:01 / Fri Apr 13 00:00:56 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(2,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 501500  inst.: 57138221 (ipc=113.9) sim_rate=105421 (inst/sec) elapsed = 0:0:09:02 / Fri Apr 13 00:00:57 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(0,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 502500  inst.: 57208002 (ipc=113.8) sim_rate=105355 (inst/sec) elapsed = 0:0:09:03 / Fri Apr 13 00:00:58 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(7,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 503500  inst.: 57281612 (ipc=113.8) sim_rate=105297 (inst/sec) elapsed = 0:0:09:04 / Fri Apr 13 00:00:59 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(6,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 505000  inst.: 57382683 (ipc=113.6) sim_rate=105289 (inst/sec) elapsed = 0:0:09:05 / Fri Apr 13 00:01:00 2018
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 57451638 (ipc=113.5) sim_rate=105222 (inst/sec) elapsed = 0:0:09:06 / Fri Apr 13 00:01:01 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(1,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 507000  inst.: 57524236 (ipc=113.5) sim_rate=105163 (inst/sec) elapsed = 0:0:09:07 / Fri Apr 13 00:01:02 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(2,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 508500  inst.: 57626263 (ipc=113.3) sim_rate=105157 (inst/sec) elapsed = 0:0:09:08 / Fri Apr 13 00:01:03 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(5,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 509500  inst.: 57685672 (ipc=113.2) sim_rate=105074 (inst/sec) elapsed = 0:0:09:09 / Fri Apr 13 00:01:04 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(1,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 57790377 (ipc=113.1) sim_rate=105073 (inst/sec) elapsed = 0:0:09:10 / Fri Apr 13 00:01:05 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(7,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 512000  inst.: 57857710 (ipc=113.0) sim_rate=105004 (inst/sec) elapsed = 0:0:09:11 / Fri Apr 13 00:01:06 2018
GPGPU-Sim uArch: cycles simulated: 513000  inst.: 57925905 (ipc=112.9) sim_rate=104938 (inst/sec) elapsed = 0:0:09:12 / Fri Apr 13 00:01:07 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(6,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 514000  inst.: 57992100 (ipc=112.8) sim_rate=104868 (inst/sec) elapsed = 0:0:09:13 / Fri Apr 13 00:01:08 2018
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 58054340 (ipc=112.7) sim_rate=104791 (inst/sec) elapsed = 0:0:09:14 / Fri Apr 13 00:01:09 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(5,0,0) tid=(5,7,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 516500  inst.: 58161403 (ipc=112.6) sim_rate=104795 (inst/sec) elapsed = 0:0:09:15 / Fri Apr 13 00:01:10 2018
GPGPU-Sim uArch: cycles simulated: 517500  inst.: 58222692 (ipc=112.5) sim_rate=104717 (inst/sec) elapsed = 0:0:09:16 / Fri Apr 13 00:01:11 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(8,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 519000  inst.: 58320110 (ipc=112.4) sim_rate=104703 (inst/sec) elapsed = 0:0:09:17 / Fri Apr 13 00:01:12 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(6,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 520000  inst.: 58384711 (ipc=112.3) sim_rate=104632 (inst/sec) elapsed = 0:0:09:18 / Fri Apr 13 00:01:13 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(7,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 521000  inst.: 58453547 (ipc=112.2) sim_rate=104568 (inst/sec) elapsed = 0:0:09:19 / Fri Apr 13 00:01:14 2018
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 58534841 (ipc=112.0) sim_rate=104526 (inst/sec) elapsed = 0:0:09:20 / Fri Apr 13 00:01:15 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 58601277 (ipc=111.9) sim_rate=104458 (inst/sec) elapsed = 0:0:09:21 / Fri Apr 13 00:01:16 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(2,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 524500  inst.: 58662819 (ipc=111.8) sim_rate=104382 (inst/sec) elapsed = 0:0:09:22 / Fri Apr 13 00:01:17 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 526000  inst.: 58756056 (ipc=111.7) sim_rate=104362 (inst/sec) elapsed = 0:0:09:23 / Fri Apr 13 00:01:18 2018
GPGPU-Sim uArch: cycles simulated: 527000  inst.: 58817421 (ipc=111.6) sim_rate=104286 (inst/sec) elapsed = 0:0:09:24 / Fri Apr 13 00:01:19 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(0,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 528500  inst.: 58901394 (ipc=111.5) sim_rate=104250 (inst/sec) elapsed = 0:0:09:25 / Fri Apr 13 00:01:20 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(3,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 529500  inst.: 58971333 (ipc=111.4) sim_rate=104189 (inst/sec) elapsed = 0:0:09:26 / Fri Apr 13 00:01:21 2018
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 59032899 (ipc=111.3) sim_rate=104114 (inst/sec) elapsed = 0:0:09:27 / Fri Apr 13 00:01:22 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(6,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 531500  inst.: 59090069 (ipc=111.2) sim_rate=104031 (inst/sec) elapsed = 0:0:09:28 / Fri Apr 13 00:01:23 2018
GPGPU-Sim uArch: cycles simulated: 532500  inst.: 59142754 (ipc=111.1) sim_rate=103941 (inst/sec) elapsed = 0:0:09:29 / Fri Apr 13 00:01:24 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(4,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 59243147 (ipc=110.9) sim_rate=103935 (inst/sec) elapsed = 0:0:09:30 / Fri Apr 13 00:01:25 2018
GPGPU-Sim uArch: cycles simulated: 535000  inst.: 59287694 (ipc=110.8) sim_rate=103831 (inst/sec) elapsed = 0:0:09:31 / Fri Apr 13 00:01:26 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(2,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 536500  inst.: 59375216 (ipc=110.7) sim_rate=103802 (inst/sec) elapsed = 0:0:09:32 / Fri Apr 13 00:01:27 2018
GPGPU-Sim uArch: cycles simulated: 537500  inst.: 59432784 (ipc=110.6) sim_rate=103722 (inst/sec) elapsed = 0:0:09:33 / Fri Apr 13 00:01:28 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 538500  inst.: 59491900 (ipc=110.5) sim_rate=103644 (inst/sec) elapsed = 0:0:09:34 / Fri Apr 13 00:01:29 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(6,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 540000  inst.: 59581079 (ipc=110.3) sim_rate=103619 (inst/sec) elapsed = 0:0:09:35 / Fri Apr 13 00:01:30 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(1,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 541000  inst.: 59644261 (ipc=110.2) sim_rate=103549 (inst/sec) elapsed = 0:0:09:36 / Fri Apr 13 00:01:31 2018
GPGPU-Sim uArch: cycles simulated: 542500  inst.: 59733025 (ipc=110.1) sim_rate=103523 (inst/sec) elapsed = 0:0:09:37 / Fri Apr 13 00:01:32 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 543500  inst.: 59802720 (ipc=110.0) sim_rate=103464 (inst/sec) elapsed = 0:0:09:38 / Fri Apr 13 00:01:33 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(0,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 545000  inst.: 59890742 (ipc=109.9) sim_rate=103438 (inst/sec) elapsed = 0:0:09:39 / Fri Apr 13 00:01:34 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(4,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 546000  inst.: 59945494 (ipc=109.8) sim_rate=103354 (inst/sec) elapsed = 0:0:09:40 / Fri Apr 13 00:01:35 2018
GPGPU-Sim uArch: cycles simulated: 547000  inst.: 60009434 (ipc=109.7) sim_rate=103286 (inst/sec) elapsed = 0:0:09:41 / Fri Apr 13 00:01:36 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 548500  inst.: 60100962 (ipc=109.6) sim_rate=103266 (inst/sec) elapsed = 0:0:09:42 / Fri Apr 13 00:01:37 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(6,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 549500  inst.: 60172891 (ipc=109.5) sim_rate=103212 (inst/sec) elapsed = 0:0:09:43 / Fri Apr 13 00:01:38 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(5,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 550500  inst.: 60236197 (ipc=109.4) sim_rate=103144 (inst/sec) elapsed = 0:0:09:44 / Fri Apr 13 00:01:39 2018
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 60301169 (ipc=109.3) sim_rate=103078 (inst/sec) elapsed = 0:0:09:45 / Fri Apr 13 00:01:40 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(8,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 552500  inst.: 60371293 (ipc=109.3) sim_rate=103022 (inst/sec) elapsed = 0:0:09:46 / Fri Apr 13 00:01:41 2018
GPGPU-Sim uArch: cycles simulated: 553500  inst.: 60428127 (ipc=109.2) sim_rate=102943 (inst/sec) elapsed = 0:0:09:47 / Fri Apr 13 00:01:42 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(7,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 554500  inst.: 60496086 (ipc=109.1) sim_rate=102884 (inst/sec) elapsed = 0:0:09:48 / Fri Apr 13 00:01:43 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(8,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 555500  inst.: 60555934 (ipc=109.0) sim_rate=102811 (inst/sec) elapsed = 0:0:09:49 / Fri Apr 13 00:01:44 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(7,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 60656381 (ipc=108.9) sim_rate=102807 (inst/sec) elapsed = 0:0:09:50 / Fri Apr 13 00:01:45 2018
GPGPU-Sim uArch: cycles simulated: 558000  inst.: 60717469 (ipc=108.8) sim_rate=102736 (inst/sec) elapsed = 0:0:09:51 / Fri Apr 13 00:01:46 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(0,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 60786231 (ipc=108.7) sim_rate=102679 (inst/sec) elapsed = 0:0:09:52 / Fri Apr 13 00:01:47 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 560500  inst.: 60878379 (ipc=108.6) sim_rate=102661 (inst/sec) elapsed = 0:0:09:53 / Fri Apr 13 00:01:48 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(6,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 561500  inst.: 60945682 (ipc=108.5) sim_rate=102602 (inst/sec) elapsed = 0:0:09:54 / Fri Apr 13 00:01:49 2018
GPGPU-Sim uArch: cycles simulated: 562500  inst.: 61007213 (ipc=108.5) sim_rate=102533 (inst/sec) elapsed = 0:0:09:55 / Fri Apr 13 00:01:50 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(5,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 563500  inst.: 61066904 (ipc=108.4) sim_rate=102461 (inst/sec) elapsed = 0:0:09:56 / Fri Apr 13 00:01:51 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(6,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 565000  inst.: 61167827 (ipc=108.3) sim_rate=102458 (inst/sec) elapsed = 0:0:09:57 / Fri Apr 13 00:01:52 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 566000  inst.: 61225638 (ipc=108.2) sim_rate=102384 (inst/sec) elapsed = 0:0:09:58 / Fri Apr 13 00:01:53 2018
GPGPU-Sim uArch: cycles simulated: 567000  inst.: 61295524 (ipc=108.1) sim_rate=102329 (inst/sec) elapsed = 0:0:09:59 / Fri Apr 13 00:01:54 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(7,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 568000  inst.: 61358618 (ipc=108.0) sim_rate=102264 (inst/sec) elapsed = 0:0:10:00 / Fri Apr 13 00:01:55 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(0,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 569500  inst.: 61454315 (ipc=107.9) sim_rate=102253 (inst/sec) elapsed = 0:0:10:01 / Fri Apr 13 00:01:56 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(8,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 570500  inst.: 61520641 (ipc=107.8) sim_rate=102193 (inst/sec) elapsed = 0:0:10:02 / Fri Apr 13 00:01:57 2018
GPGPU-Sim uArch: cycles simulated: 571500  inst.: 61590237 (ipc=107.8) sim_rate=102139 (inst/sec) elapsed = 0:0:10:03 / Fri Apr 13 00:01:58 2018
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(8,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 61627129 (ipc=107.7) sim_rate=102031 (inst/sec) elapsed = 0:0:10:04 / Fri Apr 13 00:01:59 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 573500  inst.: 61731394 (ipc=107.6) sim_rate=102035 (inst/sec) elapsed = 0:0:10:05 / Fri Apr 13 00:02:00 2018
GPGPU-Sim uArch: cycles simulated: 574500  inst.: 61793019 (ipc=107.6) sim_rate=101968 (inst/sec) elapsed = 0:0:10:06 / Fri Apr 13 00:02:01 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(5,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 575500  inst.: 61868374 (ipc=107.5) sim_rate=101924 (inst/sec) elapsed = 0:0:10:07 / Fri Apr 13 00:02:02 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 576500  inst.: 61937797 (ipc=107.4) sim_rate=101871 (inst/sec) elapsed = 0:0:10:08 / Fri Apr 13 00:02:03 2018
GPGPU-Sim uArch: cycles simulated: 577500  inst.: 62004541 (ipc=107.4) sim_rate=101813 (inst/sec) elapsed = 0:0:10:09 / Fri Apr 13 00:02:04 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(4,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 578500  inst.: 62069882 (ipc=107.3) sim_rate=101753 (inst/sec) elapsed = 0:0:10:10 / Fri Apr 13 00:02:05 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(3,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 579500  inst.: 62137263 (ipc=107.2) sim_rate=101697 (inst/sec) elapsed = 0:0:10:11 / Fri Apr 13 00:02:06 2018
GPGPU-Sim uArch: cycles simulated: 580500  inst.: 62201612 (ipc=107.2) sim_rate=101636 (inst/sec) elapsed = 0:0:10:12 / Fri Apr 13 00:02:07 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 62307908 (ipc=107.1) sim_rate=101644 (inst/sec) elapsed = 0:0:10:13 / Fri Apr 13 00:02:08 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(5,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 583000  inst.: 62374484 (ipc=107.0) sim_rate=101587 (inst/sec) elapsed = 0:0:10:14 / Fri Apr 13 00:02:09 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(7,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 584000  inst.: 62444795 (ipc=106.9) sim_rate=101536 (inst/sec) elapsed = 0:0:10:15 / Fri Apr 13 00:02:10 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(8,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 585000  inst.: 62514973 (ipc=106.9) sim_rate=101485 (inst/sec) elapsed = 0:0:10:16 / Fri Apr 13 00:02:11 2018
GPGPU-Sim uArch: cycles simulated: 586000  inst.: 62593501 (ipc=106.8) sim_rate=101448 (inst/sec) elapsed = 0:0:10:17 / Fri Apr 13 00:02:12 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(2,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 587000  inst.: 62663281 (ipc=106.8) sim_rate=101396 (inst/sec) elapsed = 0:0:10:18 / Fri Apr 13 00:02:13 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(7,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 588000  inst.: 62736934 (ipc=106.7) sim_rate=101352 (inst/sec) elapsed = 0:0:10:19 / Fri Apr 13 00:02:14 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 589500  inst.: 62836081 (ipc=106.6) sim_rate=101348 (inst/sec) elapsed = 0:0:10:20 / Fri Apr 13 00:02:15 2018
GPGPU-Sim uArch: cycles simulated: 590500  inst.: 62903778 (ipc=106.5) sim_rate=101294 (inst/sec) elapsed = 0:0:10:21 / Fri Apr 13 00:02:16 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(0,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 591500  inst.: 62976758 (ipc=106.5) sim_rate=101248 (inst/sec) elapsed = 0:0:10:22 / Fri Apr 13 00:02:17 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(4,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 592500  inst.: 63046610 (ipc=106.4) sim_rate=101198 (inst/sec) elapsed = 0:0:10:23 / Fri Apr 13 00:02:18 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(3,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 593500  inst.: 63112434 (ipc=106.3) sim_rate=101141 (inst/sec) elapsed = 0:0:10:24 / Fri Apr 13 00:02:19 2018
GPGPU-Sim uArch: cycles simulated: 594500  inst.: 63178164 (ipc=106.3) sim_rate=101085 (inst/sec) elapsed = 0:0:10:25 / Fri Apr 13 00:02:20 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(8,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 595500  inst.: 63244447 (ipc=106.2) sim_rate=101029 (inst/sec) elapsed = 0:0:10:26 / Fri Apr 13 00:02:21 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(5,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 596500  inst.: 63315438 (ipc=106.1) sim_rate=100981 (inst/sec) elapsed = 0:0:10:27 / Fri Apr 13 00:02:22 2018
GPGPU-Sim uArch: cycles simulated: 597500  inst.: 63382318 (ipc=106.1) sim_rate=100927 (inst/sec) elapsed = 0:0:10:28 / Fri Apr 13 00:02:23 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(2,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 598500  inst.: 63456470 (ipc=106.0) sim_rate=100884 (inst/sec) elapsed = 0:0:10:29 / Fri Apr 13 00:02:24 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(1,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 599500  inst.: 63521466 (ipc=106.0) sim_rate=100827 (inst/sec) elapsed = 0:0:10:30 / Fri Apr 13 00:02:25 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(0,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 63618293 (ipc=105.9) sim_rate=100821 (inst/sec) elapsed = 0:0:10:31 / Fri Apr 13 00:02:26 2018
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 63684072 (ipc=105.8) sim_rate=100765 (inst/sec) elapsed = 0:0:10:32 / Fri Apr 13 00:02:27 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(8,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 63747023 (ipc=105.7) sim_rate=100706 (inst/sec) elapsed = 0:0:10:33 / Fri Apr 13 00:02:28 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(5,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63807242 (ipc=105.6) sim_rate=100642 (inst/sec) elapsed = 0:0:10:34 / Fri Apr 13 00:02:29 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(4,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 605500  inst.: 63903406 (ipc=105.5) sim_rate=100635 (inst/sec) elapsed = 0:0:10:35 / Fri Apr 13 00:02:30 2018
GPGPU-Sim uArch: cycles simulated: 606500  inst.: 63962497 (ipc=105.5) sim_rate=100569 (inst/sec) elapsed = 0:0:10:36 / Fri Apr 13 00:02:31 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(8,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 607500  inst.: 64028787 (ipc=105.4) sim_rate=100516 (inst/sec) elapsed = 0:0:10:37 / Fri Apr 13 00:02:32 2018
GPGPU-Sim uArch: cycles simulated: 608500  inst.: 64087183 (ipc=105.3) sim_rate=100450 (inst/sec) elapsed = 0:0:10:38 / Fri Apr 13 00:02:33 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(5,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 609500  inst.: 64146408 (ipc=105.2) sim_rate=100385 (inst/sec) elapsed = 0:0:10:39 / Fri Apr 13 00:02:34 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 610500  inst.: 64206201 (ipc=105.2) sim_rate=100322 (inst/sec) elapsed = 0:0:10:40 / Fri Apr 13 00:02:35 2018
GPGPU-Sim uArch: cycles simulated: 611500  inst.: 64265853 (ipc=105.1) sim_rate=100258 (inst/sec) elapsed = 0:0:10:41 / Fri Apr 13 00:02:36 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(6,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 64321714 (ipc=105.0) sim_rate=100189 (inst/sec) elapsed = 0:0:10:42 / Fri Apr 13 00:02:37 2018
GPGPU-Sim uArch: cycles simulated: 613500  inst.: 64383854 (ipc=104.9) sim_rate=100130 (inst/sec) elapsed = 0:0:10:43 / Fri Apr 13 00:02:38 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(0,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 614500  inst.: 64441111 (ipc=104.9) sim_rate=100063 (inst/sec) elapsed = 0:0:10:44 / Fri Apr 13 00:02:39 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(2,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 615500  inst.: 64506027 (ipc=104.8) sim_rate=100009 (inst/sec) elapsed = 0:0:10:45 / Fri Apr 13 00:02:40 2018
GPGPU-Sim uArch: cycles simulated: 617000  inst.: 64594748 (ipc=104.7) sim_rate=99991 (inst/sec) elapsed = 0:0:10:46 / Fri Apr 13 00:02:41 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(6,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 618000  inst.: 64661400 (ipc=104.6) sim_rate=99940 (inst/sec) elapsed = 0:0:10:47 / Fri Apr 13 00:02:42 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 619000  inst.: 64721686 (ipc=104.6) sim_rate=99879 (inst/sec) elapsed = 0:0:10:48 / Fri Apr 13 00:02:43 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(4,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 620500  inst.: 64813184 (ipc=104.5) sim_rate=99866 (inst/sec) elapsed = 0:0:10:49 / Fri Apr 13 00:02:44 2018
GPGPU-Sim uArch: cycles simulated: 621500  inst.: 64872920 (ipc=104.4) sim_rate=99804 (inst/sec) elapsed = 0:0:10:50 / Fri Apr 13 00:02:45 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(0,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 622500  inst.: 64931950 (ipc=104.3) sim_rate=99741 (inst/sec) elapsed = 0:0:10:51 / Fri Apr 13 00:02:46 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 623500  inst.: 64996543 (ipc=104.2) sim_rate=99687 (inst/sec) elapsed = 0:0:10:52 / Fri Apr 13 00:02:47 2018
GPGPU-Sim uArch: cycles simulated: 625000  inst.: 65089149 (ipc=104.1) sim_rate=99677 (inst/sec) elapsed = 0:0:10:53 / Fri Apr 13 00:02:48 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(4,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 626000  inst.: 65145479 (ipc=104.1) sim_rate=99610 (inst/sec) elapsed = 0:0:10:54 / Fri Apr 13 00:02:49 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(2,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 627000  inst.: 65202176 (ipc=104.0) sim_rate=99545 (inst/sec) elapsed = 0:0:10:55 / Fri Apr 13 00:02:50 2018
GPGPU-Sim uArch: cycles simulated: 628000  inst.: 65260240 (ipc=103.9) sim_rate=99482 (inst/sec) elapsed = 0:0:10:56 / Fri Apr 13 00:02:51 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(6,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 629000  inst.: 65309297 (ipc=103.8) sim_rate=99405 (inst/sec) elapsed = 0:0:10:57 / Fri Apr 13 00:02:52 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(3,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 630500  inst.: 65389661 (ipc=103.7) sim_rate=99376 (inst/sec) elapsed = 0:0:10:58 / Fri Apr 13 00:02:53 2018
GPGPU-Sim uArch: cycles simulated: 631500  inst.: 65452016 (ipc=103.6) sim_rate=99320 (inst/sec) elapsed = 0:0:10:59 / Fri Apr 13 00:02:54 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 633000  inst.: 65533560 (ipc=103.5) sim_rate=99293 (inst/sec) elapsed = 0:0:11:00 / Fri Apr 13 00:02:55 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(0,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 634000  inst.: 65593857 (ipc=103.5) sim_rate=99234 (inst/sec) elapsed = 0:0:11:01 / Fri Apr 13 00:02:56 2018
GPGPU-Sim uArch: cycles simulated: 635000  inst.: 65655400 (ipc=103.4) sim_rate=99177 (inst/sec) elapsed = 0:0:11:02 / Fri Apr 13 00:02:57 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 636500  inst.: 65743774 (ipc=103.3) sim_rate=99161 (inst/sec) elapsed = 0:0:11:03 / Fri Apr 13 00:02:58 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 637500  inst.: 65799794 (ipc=103.2) sim_rate=99096 (inst/sec) elapsed = 0:0:11:04 / Fri Apr 13 00:02:59 2018
GPGPU-Sim uArch: cycles simulated: 638500  inst.: 65858652 (ipc=103.1) sim_rate=99035 (inst/sec) elapsed = 0:0:11:05 / Fri Apr 13 00:03:00 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 639500  inst.: 65921532 (ipc=103.1) sim_rate=98981 (inst/sec) elapsed = 0:0:11:06 / Fri Apr 13 00:03:01 2018
GPGPU-Sim uArch: cycles simulated: 640500  inst.: 65979754 (ipc=103.0) sim_rate=98920 (inst/sec) elapsed = 0:0:11:07 / Fri Apr 13 00:03:02 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(4,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 66035425 (ipc=102.9) sim_rate=98855 (inst/sec) elapsed = 0:0:11:08 / Fri Apr 13 00:03:03 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 642500  inst.: 66096153 (ipc=102.9) sim_rate=98798 (inst/sec) elapsed = 0:0:11:09 / Fri Apr 13 00:03:04 2018
GPGPU-Sim uArch: cycles simulated: 644000  inst.: 66181608 (ipc=102.8) sim_rate=98778 (inst/sec) elapsed = 0:0:11:10 / Fri Apr 13 00:03:05 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 645000  inst.: 66241792 (ipc=102.7) sim_rate=98721 (inst/sec) elapsed = 0:0:11:11 / Fri Apr 13 00:03:06 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 646000  inst.: 66301393 (ipc=102.6) sim_rate=98662 (inst/sec) elapsed = 0:0:11:12 / Fri Apr 13 00:03:07 2018
GPGPU-Sim uArch: cycles simulated: 647000  inst.: 66358258 (ipc=102.6) sim_rate=98600 (inst/sec) elapsed = 0:0:11:13 / Fri Apr 13 00:03:08 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 648500  inst.: 66440806 (ipc=102.5) sim_rate=98576 (inst/sec) elapsed = 0:0:11:14 / Fri Apr 13 00:03:09 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(7,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 649500  inst.: 66493926 (ipc=102.4) sim_rate=98509 (inst/sec) elapsed = 0:0:11:15 / Fri Apr 13 00:03:10 2018
GPGPU-Sim uArch: cycles simulated: 650500  inst.: 66554382 (ipc=102.3) sim_rate=98453 (inst/sec) elapsed = 0:0:11:16 / Fri Apr 13 00:03:11 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(0,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 651500  inst.: 66608747 (ipc=102.2) sim_rate=98388 (inst/sec) elapsed = 0:0:11:17 / Fri Apr 13 00:03:12 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(2,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 653000  inst.: 66701048 (ipc=102.1) sim_rate=98379 (inst/sec) elapsed = 0:0:11:18 / Fri Apr 13 00:03:13 2018
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 66758155 (ipc=102.1) sim_rate=98318 (inst/sec) elapsed = 0:0:11:19 / Fri Apr 13 00:03:14 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(4,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 655000  inst.: 66817629 (ipc=102.0) sim_rate=98261 (inst/sec) elapsed = 0:0:11:20 / Fri Apr 13 00:03:15 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 656500  inst.: 66905880 (ipc=101.9) sim_rate=98246 (inst/sec) elapsed = 0:0:11:21 / Fri Apr 13 00:03:16 2018
GPGPU-Sim uArch: cycles simulated: 657500  inst.: 66966701 (ipc=101.9) sim_rate=98191 (inst/sec) elapsed = 0:0:11:22 / Fri Apr 13 00:03:17 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(4,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 658500  inst.: 67027257 (ipc=101.8) sim_rate=98136 (inst/sec) elapsed = 0:0:11:23 / Fri Apr 13 00:03:18 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(4,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 660000  inst.: 67122877 (ipc=101.7) sim_rate=98132 (inst/sec) elapsed = 0:0:11:24 / Fri Apr 13 00:03:19 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(4,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 661000  inst.: 67186355 (ipc=101.6) sim_rate=98082 (inst/sec) elapsed = 0:0:11:25 / Fri Apr 13 00:03:20 2018
GPGPU-Sim uArch: cycles simulated: 662000  inst.: 67236116 (ipc=101.6) sim_rate=98011 (inst/sec) elapsed = 0:0:11:26 / Fri Apr 13 00:03:21 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(5,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 663500  inst.: 67331075 (ipc=101.5) sim_rate=98007 (inst/sec) elapsed = 0:0:11:27 / Fri Apr 13 00:03:22 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(7,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 664500  inst.: 67389258 (ipc=101.4) sim_rate=97949 (inst/sec) elapsed = 0:0:11:28 / Fri Apr 13 00:03:23 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(1,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 666000  inst.: 67479270 (ipc=101.3) sim_rate=97937 (inst/sec) elapsed = 0:0:11:29 / Fri Apr 13 00:03:24 2018
GPGPU-Sim uArch: cycles simulated: 667000  inst.: 67536574 (ipc=101.3) sim_rate=97879 (inst/sec) elapsed = 0:0:11:30 / Fri Apr 13 00:03:25 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(3,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 668000  inst.: 67597961 (ipc=101.2) sim_rate=97826 (inst/sec) elapsed = 0:0:11:31 / Fri Apr 13 00:03:26 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(6,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 669500  inst.: 67687527 (ipc=101.1) sim_rate=97814 (inst/sec) elapsed = 0:0:11:32 / Fri Apr 13 00:03:27 2018
GPGPU-Sim uArch: cycles simulated: 670500  inst.: 67748571 (ipc=101.0) sim_rate=97761 (inst/sec) elapsed = 0:0:11:33 / Fri Apr 13 00:03:28 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 672000  inst.: 67835295 (ipc=100.9) sim_rate=97745 (inst/sec) elapsed = 0:0:11:34 / Fri Apr 13 00:03:29 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(0,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 673000  inst.: 67893215 (ipc=100.9) sim_rate=97688 (inst/sec) elapsed = 0:0:11:35 / Fri Apr 13 00:03:30 2018
GPGPU-Sim uArch: cycles simulated: 674000  inst.: 67951872 (ipc=100.8) sim_rate=97632 (inst/sec) elapsed = 0:0:11:36 / Fri Apr 13 00:03:31 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 675500  inst.: 68042175 (ipc=100.7) sim_rate=97621 (inst/sec) elapsed = 0:0:11:37 / Fri Apr 13 00:03:32 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 676500  inst.: 68106453 (ipc=100.7) sim_rate=97573 (inst/sec) elapsed = 0:0:11:38 / Fri Apr 13 00:03:33 2018
GPGPU-Sim uArch: cycles simulated: 677500  inst.: 68160630 (ipc=100.6) sim_rate=97511 (inst/sec) elapsed = 0:0:11:39 / Fri Apr 13 00:03:34 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 68243027 (ipc=100.5) sim_rate=97490 (inst/sec) elapsed = 0:0:11:40 / Fri Apr 13 00:03:35 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(0,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 680000  inst.: 68294936 (ipc=100.4) sim_rate=97425 (inst/sec) elapsed = 0:0:11:41 / Fri Apr 13 00:03:36 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 681500  inst.: 68379348 (ipc=100.3) sim_rate=97406 (inst/sec) elapsed = 0:0:11:42 / Fri Apr 13 00:03:37 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(4,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 683000  inst.: 68460477 (ipc=100.2) sim_rate=97383 (inst/sec) elapsed = 0:0:11:43 / Fri Apr 13 00:03:38 2018
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 68514283 (ipc=100.2) sim_rate=97321 (inst/sec) elapsed = 0:0:11:44 / Fri Apr 13 00:03:39 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(0,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 685000  inst.: 68568550 (ipc=100.1) sim_rate=97260 (inst/sec) elapsed = 0:0:11:45 / Fri Apr 13 00:03:40 2018
GPGPU-Sim uArch: cycles simulated: 686500  inst.: 68644009 (ipc=100.0) sim_rate=97229 (inst/sec) elapsed = 0:0:11:46 / Fri Apr 13 00:03:41 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(8,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 68698957 (ipc=99.9) sim_rate=97169 (inst/sec) elapsed = 0:0:11:47 / Fri Apr 13 00:03:42 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(0,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 689000  inst.: 68773538 (ipc=99.8) sim_rate=97137 (inst/sec) elapsed = 0:0:11:48 / Fri Apr 13 00:03:43 2018
GPGPU-Sim uArch: cycles simulated: 690000  inst.: 68829071 (ipc=99.8) sim_rate=97079 (inst/sec) elapsed = 0:0:11:49 / Fri Apr 13 00:03:44 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(7,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 691000  inst.: 68880516 (ipc=99.7) sim_rate=97014 (inst/sec) elapsed = 0:0:11:50 / Fri Apr 13 00:03:45 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 692500  inst.: 68959000 (ipc=99.6) sim_rate=96988 (inst/sec) elapsed = 0:0:11:51 / Fri Apr 13 00:03:46 2018
GPGPU-Sim uArch: cycles simulated: 693500  inst.: 69013963 (ipc=99.5) sim_rate=96929 (inst/sec) elapsed = 0:0:11:52 / Fri Apr 13 00:03:47 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 694500  inst.: 69067513 (ipc=99.4) sim_rate=96868 (inst/sec) elapsed = 0:0:11:53 / Fri Apr 13 00:03:48 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(5,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 696000  inst.: 69154687 (ipc=99.4) sim_rate=96855 (inst/sec) elapsed = 0:0:11:54 / Fri Apr 13 00:03:49 2018
GPGPU-Sim uArch: cycles simulated: 697000  inst.: 69205654 (ipc=99.3) sim_rate=96791 (inst/sec) elapsed = 0:0:11:55 / Fri Apr 13 00:03:50 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(5,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 69264992 (ipc=99.2) sim_rate=96738 (inst/sec) elapsed = 0:0:11:56 / Fri Apr 13 00:03:51 2018
GPGPU-Sim uArch: cycles simulated: 699500  inst.: 69345552 (ipc=99.1) sim_rate=96716 (inst/sec) elapsed = 0:0:11:57 / Fri Apr 13 00:03:52 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(5,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 700500  inst.: 69404526 (ipc=99.1) sim_rate=96663 (inst/sec) elapsed = 0:0:11:58 / Fri Apr 13 00:03:53 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(7,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 702000  inst.: 69486587 (ipc=99.0) sim_rate=96643 (inst/sec) elapsed = 0:0:11:59 / Fri Apr 13 00:03:54 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(3,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 703500  inst.: 69562319 (ipc=98.9) sim_rate=96614 (inst/sec) elapsed = 0:0:12:00 / Fri Apr 13 00:03:55 2018
GPGPU-Sim uArch: cycles simulated: 704500  inst.: 69610915 (ipc=98.8) sim_rate=96547 (inst/sec) elapsed = 0:0:12:01 / Fri Apr 13 00:03:56 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 706000  inst.: 69694866 (ipc=98.7) sim_rate=96530 (inst/sec) elapsed = 0:0:12:02 / Fri Apr 13 00:03:57 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(6,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 707000  inst.: 69750001 (ipc=98.7) sim_rate=96473 (inst/sec) elapsed = 0:0:12:03 / Fri Apr 13 00:03:58 2018
GPGPU-Sim uArch: cycles simulated: 708500  inst.: 69835960 (ipc=98.6) sim_rate=96458 (inst/sec) elapsed = 0:0:12:04 / Fri Apr 13 00:03:59 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(4,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 709500  inst.: 69892994 (ipc=98.5) sim_rate=96404 (inst/sec) elapsed = 0:0:12:05 / Fri Apr 13 00:04:00 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(3,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 711000  inst.: 69970693 (ipc=98.4) sim_rate=96378 (inst/sec) elapsed = 0:0:12:06 / Fri Apr 13 00:04:01 2018
GPGPU-Sim uArch: cycles simulated: 712000  inst.: 70023572 (ipc=98.3) sim_rate=96318 (inst/sec) elapsed = 0:0:12:07 / Fri Apr 13 00:04:02 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(1,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 713500  inst.: 70108067 (ipc=98.3) sim_rate=96302 (inst/sec) elapsed = 0:0:12:08 / Fri Apr 13 00:04:03 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 714500  inst.: 70166455 (ipc=98.2) sim_rate=96250 (inst/sec) elapsed = 0:0:12:09 / Fri Apr 13 00:04:04 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(6,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 716000  inst.: 70249312 (ipc=98.1) sim_rate=96231 (inst/sec) elapsed = 0:0:12:10 / Fri Apr 13 00:04:05 2018
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 70303282 (ipc=98.1) sim_rate=96174 (inst/sec) elapsed = 0:0:12:11 / Fri Apr 13 00:04:06 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(0,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 718500  inst.: 70384131 (ipc=98.0) sim_rate=96153 (inst/sec) elapsed = 0:0:12:12 / Fri Apr 13 00:04:07 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(6,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 719500  inst.: 70439266 (ipc=97.9) sim_rate=96097 (inst/sec) elapsed = 0:0:12:13 / Fri Apr 13 00:04:08 2018
GPGPU-Sim uArch: cycles simulated: 721000  inst.: 70519134 (ipc=97.8) sim_rate=96075 (inst/sec) elapsed = 0:0:12:14 / Fri Apr 13 00:04:09 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(1,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 70571526 (ipc=97.7) sim_rate=96015 (inst/sec) elapsed = 0:0:12:15 / Fri Apr 13 00:04:10 2018
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 723500  inst.: 70656526 (ipc=97.7) sim_rate=96000 (inst/sec) elapsed = 0:0:12:16 / Fri Apr 13 00:04:11 2018
GPGPU-Sim uArch: cycles simulated: 724500  inst.: 70709024 (ipc=97.6) sim_rate=95941 (inst/sec) elapsed = 0:0:12:17 / Fri Apr 13 00:04:12 2018
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(1,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 726000  inst.: 70792875 (ipc=97.5) sim_rate=95925 (inst/sec) elapsed = 0:0:12:18 / Fri Apr 13 00:04:13 2018
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(4,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 727000  inst.: 70850062 (ipc=97.5) sim_rate=95872 (inst/sec) elapsed = 0:0:12:19 / Fri Apr 13 00:04:14 2018
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(1,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 728500  inst.: 70932173 (ipc=97.4) sim_rate=95854 (inst/sec) elapsed = 0:0:12:20 / Fri Apr 13 00:04:15 2018
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 70983419 (ipc=97.3) sim_rate=95794 (inst/sec) elapsed = 0:0:12:21 / Fri Apr 13 00:04:16 2018
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(7,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 730500  inst.: 71039451 (ipc=97.2) sim_rate=95740 (inst/sec) elapsed = 0:0:12:22 / Fri Apr 13 00:04:17 2018
GPGPU-Sim uArch: cycles simulated: 732000  inst.: 71119745 (ipc=97.2) sim_rate=95719 (inst/sec) elapsed = 0:0:12:23 / Fri Apr 13 00:04:18 2018
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(5,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 733000  inst.: 71179233 (ipc=97.1) sim_rate=95671 (inst/sec) elapsed = 0:0:12:24 / Fri Apr 13 00:04:19 2018
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(4,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 734000  inst.: 71237029 (ipc=97.1) sim_rate=95620 (inst/sec) elapsed = 0:0:12:25 / Fri Apr 13 00:04:20 2018
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(2,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 735500  inst.: 71320533 (ipc=97.0) sim_rate=95603 (inst/sec) elapsed = 0:0:12:26 / Fri Apr 13 00:04:21 2018
GPGPU-Sim uArch: cycles simulated: 736500  inst.: 71378475 (ipc=96.9) sim_rate=95553 (inst/sec) elapsed = 0:0:12:27 / Fri Apr 13 00:04:22 2018
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(1,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 737500  inst.: 71433578 (ipc=96.9) sim_rate=95499 (inst/sec) elapsed = 0:0:12:28 / Fri Apr 13 00:04:23 2018
GPGPU-Sim uArch: cycles simulated: 738500  inst.: 71488329 (ipc=96.8) sim_rate=95445 (inst/sec) elapsed = 0:0:12:29 / Fri Apr 13 00:04:24 2018
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(4,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 739500  inst.: 71542130 (ipc=96.7) sim_rate=95389 (inst/sec) elapsed = 0:0:12:30 / Fri Apr 13 00:04:25 2018
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(4,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 741000  inst.: 71622469 (ipc=96.7) sim_rate=95369 (inst/sec) elapsed = 0:0:12:31 / Fri Apr 13 00:04:26 2018
GPGPU-Sim uArch: cycles simulated: 742000  inst.: 71676356 (ipc=96.6) sim_rate=95314 (inst/sec) elapsed = 0:0:12:32 / Fri Apr 13 00:04:27 2018
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(5,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 743500  inst.: 71761566 (ipc=96.5) sim_rate=95300 (inst/sec) elapsed = 0:0:12:33 / Fri Apr 13 00:04:28 2018
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(2,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 744500  inst.: 71820928 (ipc=96.5) sim_rate=95253 (inst/sec) elapsed = 0:0:12:34 / Fri Apr 13 00:04:29 2018
GPGPU-Sim uArch: cycles simulated: 746000  inst.: 71906488 (ipc=96.4) sim_rate=95240 (inst/sec) elapsed = 0:0:12:35 / Fri Apr 13 00:04:30 2018
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(4,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 747000  inst.: 71963706 (ipc=96.3) sim_rate=95190 (inst/sec) elapsed = 0:0:12:36 / Fri Apr 13 00:04:31 2018
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(8,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 748500  inst.: 72046868 (ipc=96.3) sim_rate=95174 (inst/sec) elapsed = 0:0:12:37 / Fri Apr 13 00:04:32 2018
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(0,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 749500  inst.: 72109184 (ipc=96.2) sim_rate=95130 (inst/sec) elapsed = 0:0:12:38 / Fri Apr 13 00:04:33 2018
GPGPU-Sim uArch: cycles simulated: 751000  inst.: 72190010 (ipc=96.1) sim_rate=95112 (inst/sec) elapsed = 0:0:12:39 / Fri Apr 13 00:04:34 2018
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 752000  inst.: 72249540 (ipc=96.1) sim_rate=95065 (inst/sec) elapsed = 0:0:12:40 / Fri Apr 13 00:04:35 2018
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(0,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 753500  inst.: 72328225 (ipc=96.0) sim_rate=95043 (inst/sec) elapsed = 0:0:12:41 / Fri Apr 13 00:04:36 2018
GPGPU-Sim uArch: cycles simulated: 754500  inst.: 72388570 (ipc=95.9) sim_rate=94998 (inst/sec) elapsed = 0:0:12:42 / Fri Apr 13 00:04:37 2018
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(2,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 755500  inst.: 72450275 (ipc=95.9) sim_rate=94954 (inst/sec) elapsed = 0:0:12:43 / Fri Apr 13 00:04:38 2018
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(7,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 757000  inst.: 72534823 (ipc=95.8) sim_rate=94940 (inst/sec) elapsed = 0:0:12:44 / Fri Apr 13 00:04:39 2018
GPGPU-Sim uArch: cycles simulated: 758000  inst.: 72596975 (ipc=95.8) sim_rate=94898 (inst/sec) elapsed = 0:0:12:45 / Fri Apr 13 00:04:40 2018
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(8,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 759000  inst.: 72654237 (ipc=95.7) sim_rate=94848 (inst/sec) elapsed = 0:0:12:46 / Fri Apr 13 00:04:41 2018
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(8,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 760500  inst.: 72742784 (ipc=95.7) sim_rate=94840 (inst/sec) elapsed = 0:0:12:47 / Fri Apr 13 00:04:42 2018
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 761500  inst.: 72801914 (ipc=95.6) sim_rate=94794 (inst/sec) elapsed = 0:0:12:48 / Fri Apr 13 00:04:43 2018
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(2,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 763000  inst.: 72893910 (ipc=95.5) sim_rate=94790 (inst/sec) elapsed = 0:0:12:49 / Fri Apr 13 00:04:44 2018
GPGPU-Sim uArch: cycles simulated: 764000  inst.: 72959880 (ipc=95.5) sim_rate=94753 (inst/sec) elapsed = 0:0:12:50 / Fri Apr 13 00:04:45 2018
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(0,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 765500  inst.: 73047413 (ipc=95.4) sim_rate=94743 (inst/sec) elapsed = 0:0:12:51 / Fri Apr 13 00:04:46 2018
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(2,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 766500  inst.: 73104568 (ipc=95.4) sim_rate=94695 (inst/sec) elapsed = 0:0:12:52 / Fri Apr 13 00:04:47 2018
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 768000  inst.: 73196577 (ipc=95.3) sim_rate=94691 (inst/sec) elapsed = 0:0:12:53 / Fri Apr 13 00:04:48 2018
GPGPU-Sim uArch: cycles simulated: 769500  inst.: 73284754 (ipc=95.2) sim_rate=94683 (inst/sec) elapsed = 0:0:12:54 / Fri Apr 13 00:04:49 2018
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(4,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 770500  inst.: 73334679 (ipc=95.2) sim_rate=94625 (inst/sec) elapsed = 0:0:12:55 / Fri Apr 13 00:04:50 2018
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 772000  inst.: 73418977 (ipc=95.1) sim_rate=94612 (inst/sec) elapsed = 0:0:12:56 / Fri Apr 13 00:04:51 2018
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(2,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 773500  inst.: 73505170 (ipc=95.0) sim_rate=94601 (inst/sec) elapsed = 0:0:12:57 / Fri Apr 13 00:04:52 2018
GPGPU-Sim uArch: cycles simulated: 774500  inst.: 73560965 (ipc=95.0) sim_rate=94551 (inst/sec) elapsed = 0:0:12:58 / Fri Apr 13 00:04:53 2018
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(7,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 776000  inst.: 73642844 (ipc=94.9) sim_rate=94535 (inst/sec) elapsed = 0:0:12:59 / Fri Apr 13 00:04:54 2018
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(2,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 777000  inst.: 73696953 (ipc=94.8) sim_rate=94483 (inst/sec) elapsed = 0:0:13:00 / Fri Apr 13 00:04:55 2018
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(1,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 778500  inst.: 73791074 (ipc=94.8) sim_rate=94482 (inst/sec) elapsed = 0:0:13:01 / Fri Apr 13 00:04:56 2018
GPGPU-Sim uArch: cycles simulated: 780000  inst.: 73877200 (ipc=94.7) sim_rate=94472 (inst/sec) elapsed = 0:0:13:02 / Fri Apr 13 00:04:57 2018
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 781000  inst.: 73933906 (ipc=94.7) sim_rate=94423 (inst/sec) elapsed = 0:0:13:03 / Fri Apr 13 00:04:58 2018
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(3,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 782500  inst.: 74020168 (ipc=94.6) sim_rate=94413 (inst/sec) elapsed = 0:0:13:04 / Fri Apr 13 00:04:59 2018
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 783500  inst.: 74081469 (ipc=94.6) sim_rate=94371 (inst/sec) elapsed = 0:0:13:05 / Fri Apr 13 00:05:00 2018
GPGPU-Sim uArch: cycles simulated: 784500  inst.: 74137772 (ipc=94.5) sim_rate=94322 (inst/sec) elapsed = 0:0:13:06 / Fri Apr 13 00:05:01 2018
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(7,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 786000  inst.: 74225727 (ipc=94.4) sim_rate=94314 (inst/sec) elapsed = 0:0:13:07 / Fri Apr 13 00:05:02 2018
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(1,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 787000  inst.: 74292406 (ipc=94.4) sim_rate=94279 (inst/sec) elapsed = 0:0:13:08 / Fri Apr 13 00:05:03 2018
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(0,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 788500  inst.: 74377863 (ipc=94.3) sim_rate=94268 (inst/sec) elapsed = 0:0:13:09 / Fri Apr 13 00:05:04 2018
GPGPU-Sim uArch: cycles simulated: 789500  inst.: 74435052 (ipc=94.3) sim_rate=94221 (inst/sec) elapsed = 0:0:13:10 / Fri Apr 13 00:05:05 2018
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(4,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 790500  inst.: 74496810 (ipc=94.2) sim_rate=94180 (inst/sec) elapsed = 0:0:13:11 / Fri Apr 13 00:05:06 2018
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(0,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 74591140 (ipc=94.2) sim_rate=94180 (inst/sec) elapsed = 0:0:13:12 / Fri Apr 13 00:05:07 2018
GPGPU-Sim uArch: cycles simulated: 793000  inst.: 74647457 (ipc=94.1) sim_rate=94132 (inst/sec) elapsed = 0:0:13:13 / Fri Apr 13 00:05:08 2018
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(0,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 794000  inst.: 74713111 (ipc=94.1) sim_rate=94097 (inst/sec) elapsed = 0:0:13:14 / Fri Apr 13 00:05:09 2018
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(3,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 795500  inst.: 74799448 (ipc=94.0) sim_rate=94087 (inst/sec) elapsed = 0:0:13:15 / Fri Apr 13 00:05:10 2018
GPGPU-Sim uArch: cycles simulated: 796500  inst.: 74861421 (ipc=94.0) sim_rate=94047 (inst/sec) elapsed = 0:0:13:16 / Fri Apr 13 00:05:11 2018
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(0,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 798000  inst.: 74956225 (ipc=93.9) sim_rate=94047 (inst/sec) elapsed = 0:0:13:17 / Fri Apr 13 00:05:12 2018
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(0,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 799000  inst.: 75019403 (ipc=93.9) sim_rate=94009 (inst/sec) elapsed = 0:0:13:18 / Fri Apr 13 00:05:13 2018
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(8,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 800000  inst.: 75085413 (ipc=93.9) sim_rate=93974 (inst/sec) elapsed = 0:0:13:19 / Fri Apr 13 00:05:14 2018
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(0,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 801500  inst.: 75180109 (ipc=93.8) sim_rate=93975 (inst/sec) elapsed = 0:0:13:20 / Fri Apr 13 00:05:15 2018
GPGPU-Sim uArch: cycles simulated: 802500  inst.: 75248928 (ipc=93.8) sim_rate=93943 (inst/sec) elapsed = 0:0:13:21 / Fri Apr 13 00:05:16 2018
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(4,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 804000  inst.: 75350566 (ipc=93.7) sim_rate=93953 (inst/sec) elapsed = 0:0:13:22 / Fri Apr 13 00:05:17 2018
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(0,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 805000  inst.: 75405011 (ipc=93.7) sim_rate=93904 (inst/sec) elapsed = 0:0:13:23 / Fri Apr 13 00:05:18 2018
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(0,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 806500  inst.: 75491015 (ipc=93.6) sim_rate=93894 (inst/sec) elapsed = 0:0:13:24 / Fri Apr 13 00:05:19 2018
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(4,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 808000  inst.: 75589672 (ipc=93.6) sim_rate=93900 (inst/sec) elapsed = 0:0:13:25 / Fri Apr 13 00:05:20 2018
GPGPU-Sim uArch: cycles simulated: 809000  inst.: 75645119 (ipc=93.5) sim_rate=93852 (inst/sec) elapsed = 0:0:13:26 / Fri Apr 13 00:05:21 2018
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(1,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 810500  inst.: 75734569 (ipc=93.4) sim_rate=93847 (inst/sec) elapsed = 0:0:13:27 / Fri Apr 13 00:05:22 2018
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 811500  inst.: 75792395 (ipc=93.4) sim_rate=93802 (inst/sec) elapsed = 0:0:13:28 / Fri Apr 13 00:05:23 2018
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(5,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 813000  inst.: 75899526 (ipc=93.4) sim_rate=93818 (inst/sec) elapsed = 0:0:13:29 / Fri Apr 13 00:05:24 2018
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(0,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 814000  inst.: 75962989 (ipc=93.3) sim_rate=93781 (inst/sec) elapsed = 0:0:13:30 / Fri Apr 13 00:05:25 2018
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 815500  inst.: 76052018 (ipc=93.3) sim_rate=93775 (inst/sec) elapsed = 0:0:13:31 / Fri Apr 13 00:05:26 2018
GPGPU-Sim uArch: cycles simulated: 816500  inst.: 76113123 (ipc=93.2) sim_rate=93735 (inst/sec) elapsed = 0:0:13:32 / Fri Apr 13 00:05:27 2018
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(3,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 817500  inst.: 76176514 (ipc=93.2) sim_rate=93698 (inst/sec) elapsed = 0:0:13:33 / Fri Apr 13 00:05:28 2018
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 819000  inst.: 76258717 (ipc=93.1) sim_rate=93683 (inst/sec) elapsed = 0:0:13:34 / Fri Apr 13 00:05:29 2018
GPGPU-Sim uArch: cycles simulated: 820000  inst.: 76315515 (ipc=93.1) sim_rate=93638 (inst/sec) elapsed = 0:0:13:35 / Fri Apr 13 00:05:30 2018
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(3,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 821500  inst.: 76405509 (ipc=93.0) sim_rate=93634 (inst/sec) elapsed = 0:0:13:36 / Fri Apr 13 00:05:31 2018
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(8,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 822500  inst.: 76472959 (ipc=93.0) sim_rate=93602 (inst/sec) elapsed = 0:0:13:37 / Fri Apr 13 00:05:32 2018
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(7,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 824000  inst.: 76562267 (ipc=92.9) sim_rate=93596 (inst/sec) elapsed = 0:0:13:38 / Fri Apr 13 00:05:33 2018
GPGPU-Sim uArch: cycles simulated: 825000  inst.: 76627549 (ipc=92.9) sim_rate=93562 (inst/sec) elapsed = 0:0:13:39 / Fri Apr 13 00:05:34 2018
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(4,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 826500  inst.: 76727949 (ipc=92.8) sim_rate=93570 (inst/sec) elapsed = 0:0:13:40 / Fri Apr 13 00:05:35 2018
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 827500  inst.: 76787913 (ipc=92.8) sim_rate=93529 (inst/sec) elapsed = 0:0:13:41 / Fri Apr 13 00:05:36 2018
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(0,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 829000  inst.: 76881467 (ipc=92.7) sim_rate=93529 (inst/sec) elapsed = 0:0:13:42 / Fri Apr 13 00:05:37 2018
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(6,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 830500  inst.: 76965652 (ipc=92.7) sim_rate=93518 (inst/sec) elapsed = 0:0:13:43 / Fri Apr 13 00:05:38 2018
GPGPU-Sim uArch: cycles simulated: 831500  inst.: 77028543 (ipc=92.6) sim_rate=93481 (inst/sec) elapsed = 0:0:13:44 / Fri Apr 13 00:05:39 2018
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(4,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 833000  inst.: 77121577 (ipc=92.6) sim_rate=93480 (inst/sec) elapsed = 0:0:13:45 / Fri Apr 13 00:05:40 2018
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(4,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 834000  inst.: 77191344 (ipc=92.6) sim_rate=93451 (inst/sec) elapsed = 0:0:13:46 / Fri Apr 13 00:05:41 2018
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(7,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 836000  inst.: 77317016 (ipc=92.5) sim_rate=93490 (inst/sec) elapsed = 0:0:13:47 / Fri Apr 13 00:05:42 2018
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(4,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 837000  inst.: 77372007 (ipc=92.4) sim_rate=93444 (inst/sec) elapsed = 0:0:13:48 / Fri Apr 13 00:05:43 2018
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(7,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 838500  inst.: 77475253 (ipc=92.4) sim_rate=93456 (inst/sec) elapsed = 0:0:13:49 / Fri Apr 13 00:05:44 2018
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(3,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 839500  inst.: 77545611 (ipc=92.4) sim_rate=93428 (inst/sec) elapsed = 0:0:13:50 / Fri Apr 13 00:05:45 2018
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(2,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 841000  inst.: 77633585 (ipc=92.3) sim_rate=93421 (inst/sec) elapsed = 0:0:13:51 / Fri Apr 13 00:05:46 2018
GPGPU-Sim uArch: cycles simulated: 842500  inst.: 77717413 (ipc=92.2) sim_rate=93410 (inst/sec) elapsed = 0:0:13:52 / Fri Apr 13 00:05:47 2018
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(1,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 843500  inst.: 77774263 (ipc=92.2) sim_rate=93366 (inst/sec) elapsed = 0:0:13:53 / Fri Apr 13 00:05:48 2018
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(1,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 845000  inst.: 77865717 (ipc=92.1) sim_rate=93364 (inst/sec) elapsed = 0:0:13:54 / Fri Apr 13 00:05:49 2018
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(2,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 846000  inst.: 77929848 (ipc=92.1) sim_rate=93329 (inst/sec) elapsed = 0:0:13:55 / Fri Apr 13 00:05:50 2018
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(2,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 847500  inst.: 78022079 (ipc=92.1) sim_rate=93327 (inst/sec) elapsed = 0:0:13:56 / Fri Apr 13 00:05:51 2018
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 849000  inst.: 78111797 (ipc=92.0) sim_rate=93323 (inst/sec) elapsed = 0:0:13:57 / Fri Apr 13 00:05:52 2018
GPGPU-Sim uArch: cycles simulated: 850500  inst.: 78200416 (ipc=91.9) sim_rate=93317 (inst/sec) elapsed = 0:0:13:58 / Fri Apr 13 00:05:53 2018
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(8,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 851500  inst.: 78264252 (ipc=91.9) sim_rate=93282 (inst/sec) elapsed = 0:0:13:59 / Fri Apr 13 00:05:54 2018
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(1,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 853000  inst.: 78358429 (ipc=91.9) sim_rate=93283 (inst/sec) elapsed = 0:0:14:00 / Fri Apr 13 00:05:55 2018
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(5,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 854000  inst.: 78414253 (ipc=91.8) sim_rate=93239 (inst/sec) elapsed = 0:0:14:01 / Fri Apr 13 00:05:56 2018
GPGPU-Sim uArch: cycles simulated: 855500  inst.: 78501702 (ipc=91.8) sim_rate=93232 (inst/sec) elapsed = 0:0:14:02 / Fri Apr 13 00:05:57 2018
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 857000  inst.: 78589927 (ipc=91.7) sim_rate=93226 (inst/sec) elapsed = 0:0:14:03 / Fri Apr 13 00:05:58 2018
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(3,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 858500  inst.: 78674794 (ipc=91.6) sim_rate=93216 (inst/sec) elapsed = 0:0:14:04 / Fri Apr 13 00:05:59 2018
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(8,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 860000  inst.: 78752575 (ipc=91.6) sim_rate=93198 (inst/sec) elapsed = 0:0:14:05 / Fri Apr 13 00:06:00 2018
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(0,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 861000  inst.: 78815536 (ipc=91.5) sim_rate=93162 (inst/sec) elapsed = 0:0:14:06 / Fri Apr 13 00:06:01 2018
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(1,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 862500  inst.: 78897865 (ipc=91.5) sim_rate=93149 (inst/sec) elapsed = 0:0:14:07 / Fri Apr 13 00:06:02 2018
GPGPU-Sim uArch: cycles simulated: 864000  inst.: 78979906 (ipc=91.4) sim_rate=93136 (inst/sec) elapsed = 0:0:14:08 / Fri Apr 13 00:06:03 2018
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 865500  inst.: 79075900 (ipc=91.4) sim_rate=93140 (inst/sec) elapsed = 0:0:14:09 / Fri Apr 13 00:06:04 2018
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(2,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 867000  inst.: 79166626 (ipc=91.3) sim_rate=93137 (inst/sec) elapsed = 0:0:14:10 / Fri Apr 13 00:06:05 2018
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(6,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 868500  inst.: 79252976 (ipc=91.3) sim_rate=93129 (inst/sec) elapsed = 0:0:14:11 / Fri Apr 13 00:06:06 2018
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(6,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 869500  inst.: 79321307 (ipc=91.2) sim_rate=93100 (inst/sec) elapsed = 0:0:14:12 / Fri Apr 13 00:06:07 2018
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(8,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 871000  inst.: 79420690 (ipc=91.2) sim_rate=93107 (inst/sec) elapsed = 0:0:14:13 / Fri Apr 13 00:06:08 2018
GPGPU-Sim uArch: cycles simulated: 872000  inst.: 79480434 (ipc=91.1) sim_rate=93068 (inst/sec) elapsed = 0:0:14:14 / Fri Apr 13 00:06:09 2018
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(3,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 873000  inst.: 79543653 (ipc=91.1) sim_rate=93033 (inst/sec) elapsed = 0:0:14:15 / Fri Apr 13 00:06:10 2018
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 874500  inst.: 79628033 (ipc=91.1) sim_rate=93023 (inst/sec) elapsed = 0:0:14:16 / Fri Apr 13 00:06:11 2018
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(4,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 875500  inst.: 79694601 (ipc=91.0) sim_rate=92992 (inst/sec) elapsed = 0:0:14:17 / Fri Apr 13 00:06:12 2018
GPGPU-Sim uArch: cycles simulated: 877000  inst.: 79782897 (ipc=91.0) sim_rate=92987 (inst/sec) elapsed = 0:0:14:18 / Fri Apr 13 00:06:13 2018
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(3,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 878000  inst.: 79846462 (ipc=90.9) sim_rate=92952 (inst/sec) elapsed = 0:0:14:19 / Fri Apr 13 00:06:14 2018
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(3,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 879500  inst.: 79938936 (ipc=90.9) sim_rate=92952 (inst/sec) elapsed = 0:0:14:20 / Fri Apr 13 00:06:15 2018
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(4,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 881000  inst.: 80027465 (ipc=90.8) sim_rate=92947 (inst/sec) elapsed = 0:0:14:21 / Fri Apr 13 00:06:16 2018
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(1,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 882000  inst.: 80086643 (ipc=90.8) sim_rate=92907 (inst/sec) elapsed = 0:0:14:22 / Fri Apr 13 00:06:17 2018
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(1,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 883500  inst.: 80181763 (ipc=90.8) sim_rate=92910 (inst/sec) elapsed = 0:0:14:23 / Fri Apr 13 00:06:18 2018
GPGPU-Sim uArch: cycles simulated: 885000  inst.: 80268263 (ipc=90.7) sim_rate=92903 (inst/sec) elapsed = 0:0:14:24 / Fri Apr 13 00:06:19 2018
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(6,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 886000  inst.: 80322408 (ipc=90.7) sim_rate=92858 (inst/sec) elapsed = 0:0:14:25 / Fri Apr 13 00:06:20 2018
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(0,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 887500  inst.: 80415517 (ipc=90.6) sim_rate=92858 (inst/sec) elapsed = 0:0:14:26 / Fri Apr 13 00:06:21 2018
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(7,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 889000  inst.: 80503855 (ipc=90.6) sim_rate=92853 (inst/sec) elapsed = 0:0:14:27 / Fri Apr 13 00:06:22 2018
GPGPU-Sim uArch: cycles simulated: 890000  inst.: 80561792 (ipc=90.5) sim_rate=92813 (inst/sec) elapsed = 0:0:14:28 / Fri Apr 13 00:06:23 2018
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(4,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 891000  inst.: 80626246 (ipc=90.5) sim_rate=92780 (inst/sec) elapsed = 0:0:14:29 / Fri Apr 13 00:06:24 2018
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 892500  inst.: 80711317 (ipc=90.4) sim_rate=92771 (inst/sec) elapsed = 0:0:14:30 / Fri Apr 13 00:06:25 2018
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(2,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 893500  inst.: 80775649 (ipc=90.4) sim_rate=92738 (inst/sec) elapsed = 0:0:14:31 / Fri Apr 13 00:06:26 2018
GPGPU-Sim uArch: cycles simulated: 895000  inst.: 80864754 (ipc=90.4) sim_rate=92734 (inst/sec) elapsed = 0:0:14:32 / Fri Apr 13 00:06:27 2018
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(1,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 896500  inst.: 80955564 (ipc=90.3) sim_rate=92732 (inst/sec) elapsed = 0:0:14:33 / Fri Apr 13 00:06:28 2018
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 898000  inst.: 81044544 (ipc=90.3) sim_rate=92728 (inst/sec) elapsed = 0:0:14:34 / Fri Apr 13 00:06:29 2018
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(3,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 899500  inst.: 81134428 (ipc=90.2) sim_rate=92725 (inst/sec) elapsed = 0:0:14:35 / Fri Apr 13 00:06:30 2018
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(5,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 901000  inst.: 81216768 (ipc=90.1) sim_rate=92713 (inst/sec) elapsed = 0:0:14:36 / Fri Apr 13 00:06:31 2018
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(7,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 902000  inst.: 81280082 (ipc=90.1) sim_rate=92679 (inst/sec) elapsed = 0:0:14:37 / Fri Apr 13 00:06:32 2018
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(0,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 903500  inst.: 81365923 (ipc=90.1) sim_rate=92671 (inst/sec) elapsed = 0:0:14:38 / Fri Apr 13 00:06:33 2018
GPGPU-Sim uArch: cycles simulated: 905000  inst.: 81455245 (ipc=90.0) sim_rate=92668 (inst/sec) elapsed = 0:0:14:39 / Fri Apr 13 00:06:34 2018
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(7,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 906500  inst.: 81555005 (ipc=90.0) sim_rate=92676 (inst/sec) elapsed = 0:0:14:40 / Fri Apr 13 00:06:35 2018
GPGPU-Sim uArch: cycles simulated: 907500  inst.: 81606221 (ipc=89.9) sim_rate=92629 (inst/sec) elapsed = 0:0:14:41 / Fri Apr 13 00:06:36 2018
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(8,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 909000  inst.: 81695475 (ipc=89.9) sim_rate=92625 (inst/sec) elapsed = 0:0:14:42 / Fri Apr 13 00:06:37 2018
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 910500  inst.: 81780758 (ipc=89.8) sim_rate=92616 (inst/sec) elapsed = 0:0:14:43 / Fri Apr 13 00:06:38 2018
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(1,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 912000  inst.: 81871792 (ipc=89.8) sim_rate=92615 (inst/sec) elapsed = 0:0:14:44 / Fri Apr 13 00:06:39 2018
GPGPU-Sim uArch: cycles simulated: 913000  inst.: 81926126 (ipc=89.7) sim_rate=92571 (inst/sec) elapsed = 0:0:14:45 / Fri Apr 13 00:06:40 2018
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(2,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 914500  inst.: 82020266 (ipc=89.7) sim_rate=92573 (inst/sec) elapsed = 0:0:14:46 / Fri Apr 13 00:06:41 2018
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(0,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 916000  inst.: 82106635 (ipc=89.6) sim_rate=92566 (inst/sec) elapsed = 0:0:14:47 / Fri Apr 13 00:06:42 2018
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 917000  inst.: 82166571 (ipc=89.6) sim_rate=92529 (inst/sec) elapsed = 0:0:14:48 / Fri Apr 13 00:06:43 2018
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(4,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 918500  inst.: 82257428 (ipc=89.6) sim_rate=92528 (inst/sec) elapsed = 0:0:14:49 / Fri Apr 13 00:06:44 2018
GPGPU-Sim uArch: cycles simulated: 919500  inst.: 82317205 (ipc=89.5) sim_rate=92491 (inst/sec) elapsed = 0:0:14:50 / Fri Apr 13 00:06:45 2018
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 921000  inst.: 82415661 (ipc=89.5) sim_rate=92497 (inst/sec) elapsed = 0:0:14:51 / Fri Apr 13 00:06:46 2018
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 922500  inst.: 82511647 (ipc=89.4) sim_rate=92501 (inst/sec) elapsed = 0:0:14:52 / Fri Apr 13 00:06:47 2018
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(0,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 923500  inst.: 82570176 (ipc=89.4) sim_rate=92463 (inst/sec) elapsed = 0:0:14:53 / Fri Apr 13 00:06:48 2018
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(4,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 925000  inst.: 82665161 (ipc=89.4) sim_rate=92466 (inst/sec) elapsed = 0:0:14:54 / Fri Apr 13 00:06:49 2018
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 926500  inst.: 82768979 (ipc=89.3) sim_rate=92479 (inst/sec) elapsed = 0:0:14:55 / Fri Apr 13 00:06:50 2018
GPGPU-Sim uArch: cycles simulated: 927500  inst.: 82830972 (ipc=89.3) sim_rate=92445 (inst/sec) elapsed = 0:0:14:56 / Fri Apr 13 00:06:51 2018
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(1,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 929000  inst.: 82922821 (ipc=89.3) sim_rate=92444 (inst/sec) elapsed = 0:0:14:57 / Fri Apr 13 00:06:52 2018
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 930000  inst.: 82987337 (ipc=89.2) sim_rate=92413 (inst/sec) elapsed = 0:0:14:58 / Fri Apr 13 00:06:53 2018
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(1,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 931500  inst.: 83078241 (ipc=89.2) sim_rate=92411 (inst/sec) elapsed = 0:0:14:59 / Fri Apr 13 00:06:54 2018
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(7,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 932500  inst.: 83140677 (ipc=89.2) sim_rate=92378 (inst/sec) elapsed = 0:0:15:00 / Fri Apr 13 00:06:55 2018
GPGPU-Sim uArch: cycles simulated: 933500  inst.: 83202199 (ipc=89.1) sim_rate=92344 (inst/sec) elapsed = 0:0:15:01 / Fri Apr 13 00:06:56 2018
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 934500  inst.: 83266291 (ipc=89.1) sim_rate=92312 (inst/sec) elapsed = 0:0:15:02 / Fri Apr 13 00:06:57 2018
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 936000  inst.: 83364720 (ipc=89.1) sim_rate=92319 (inst/sec) elapsed = 0:0:15:03 / Fri Apr 13 00:06:58 2018
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(7,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 937000  inst.: 83423648 (ipc=89.0) sim_rate=92282 (inst/sec) elapsed = 0:0:15:04 / Fri Apr 13 00:06:59 2018
GPGPU-Sim uArch: cycles simulated: 938000  inst.: 83486402 (ipc=89.0) sim_rate=92250 (inst/sec) elapsed = 0:0:15:05 / Fri Apr 13 00:07:00 2018
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(1,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 939000  inst.: 83553602 (ipc=89.0) sim_rate=92222 (inst/sec) elapsed = 0:0:15:06 / Fri Apr 13 00:07:01 2018
GPGPU-Sim uArch: cycles simulated: 940000  inst.: 83617602 (ipc=89.0) sim_rate=92191 (inst/sec) elapsed = 0:0:15:07 / Fri Apr 13 00:07:02 2018
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(0,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 941500  inst.: 83705326 (ipc=88.9) sim_rate=92186 (inst/sec) elapsed = 0:0:15:08 / Fri Apr 13 00:07:03 2018
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 942500  inst.: 83766787 (ipc=88.9) sim_rate=92152 (inst/sec) elapsed = 0:0:15:09 / Fri Apr 13 00:07:04 2018
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 944000  inst.: 83865247 (ipc=88.8) sim_rate=92159 (inst/sec) elapsed = 0:0:15:10 / Fri Apr 13 00:07:05 2018
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(8,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 945000  inst.: 83933369 (ipc=88.8) sim_rate=92133 (inst/sec) elapsed = 0:0:15:11 / Fri Apr 13 00:07:06 2018
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(4,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 946500  inst.: 84032647 (ipc=88.8) sim_rate=92141 (inst/sec) elapsed = 0:0:15:12 / Fri Apr 13 00:07:07 2018
GPGPU-Sim uArch: cycles simulated: 947500  inst.: 84093090 (ipc=88.8) sim_rate=92106 (inst/sec) elapsed = 0:0:15:13 / Fri Apr 13 00:07:08 2018
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(0,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 949000  inst.: 84196217 (ipc=88.7) sim_rate=92118 (inst/sec) elapsed = 0:0:15:14 / Fri Apr 13 00:07:09 2018
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(8,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 950000  inst.: 84257157 (ipc=88.7) sim_rate=92084 (inst/sec) elapsed = 0:0:15:15 / Fri Apr 13 00:07:10 2018
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(5,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 951000  inst.: 84321592 (ipc=88.7) sim_rate=92054 (inst/sec) elapsed = 0:0:15:16 / Fri Apr 13 00:07:11 2018
GPGPU-Sim uArch: cycles simulated: 952000  inst.: 84387528 (ipc=88.6) sim_rate=92025 (inst/sec) elapsed = 0:0:15:17 / Fri Apr 13 00:07:12 2018
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(5,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 953000  inst.: 84450871 (ipc=88.6) sim_rate=91994 (inst/sec) elapsed = 0:0:15:18 / Fri Apr 13 00:07:13 2018
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(8,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 954000  inst.: 84512501 (ipc=88.6) sim_rate=91961 (inst/sec) elapsed = 0:0:15:19 / Fri Apr 13 00:07:14 2018
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 955500  inst.: 84613193 (ipc=88.6) sim_rate=91970 (inst/sec) elapsed = 0:0:15:20 / Fri Apr 13 00:07:15 2018
GPGPU-Sim uArch: cycles simulated: 956500  inst.: 84675125 (ipc=88.5) sim_rate=91938 (inst/sec) elapsed = 0:0:15:21 / Fri Apr 13 00:07:16 2018
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(7,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 957500  inst.: 84738859 (ipc=88.5) sim_rate=91907 (inst/sec) elapsed = 0:0:15:22 / Fri Apr 13 00:07:17 2018
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(2,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 959000  inst.: 84842462 (ipc=88.5) sim_rate=91920 (inst/sec) elapsed = 0:0:15:23 / Fri Apr 13 00:07:18 2018
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 960000  inst.: 84909628 (ipc=88.4) sim_rate=91893 (inst/sec) elapsed = 0:0:15:24 / Fri Apr 13 00:07:19 2018
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(5,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 961500  inst.: 85003680 (ipc=88.4) sim_rate=91895 (inst/sec) elapsed = 0:0:15:25 / Fri Apr 13 00:07:20 2018
GPGPU-Sim uArch: cycles simulated: 962500  inst.: 85065484 (ipc=88.4) sim_rate=91863 (inst/sec) elapsed = 0:0:15:26 / Fri Apr 13 00:07:21 2018
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(4,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 964000  inst.: 85162410 (ipc=88.3) sim_rate=91868 (inst/sec) elapsed = 0:0:15:27 / Fri Apr 13 00:07:22 2018
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 965000  inst.: 85231109 (ipc=88.3) sim_rate=91843 (inst/sec) elapsed = 0:0:15:28 / Fri Apr 13 00:07:23 2018
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(2,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 966000  inst.: 85295089 (ipc=88.3) sim_rate=91813 (inst/sec) elapsed = 0:0:15:29 / Fri Apr 13 00:07:24 2018
GPGPU-Sim uArch: cycles simulated: 967500  inst.: 85379942 (ipc=88.2) sim_rate=91806 (inst/sec) elapsed = 0:0:15:30 / Fri Apr 13 00:07:25 2018
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(7,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 968500  inst.: 85442524 (ipc=88.2) sim_rate=91774 (inst/sec) elapsed = 0:0:15:31 / Fri Apr 13 00:07:26 2018
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 970000  inst.: 85539295 (ipc=88.2) sim_rate=91780 (inst/sec) elapsed = 0:0:15:32 / Fri Apr 13 00:07:27 2018
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(0,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 971000  inst.: 85603525 (ipc=88.2) sim_rate=91750 (inst/sec) elapsed = 0:0:15:33 / Fri Apr 13 00:07:28 2018
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 972500  inst.: 85689576 (ipc=88.1) sim_rate=91744 (inst/sec) elapsed = 0:0:15:34 / Fri Apr 13 00:07:29 2018
GPGPU-Sim uArch: cycles simulated: 973500  inst.: 85751572 (ipc=88.1) sim_rate=91712 (inst/sec) elapsed = 0:0:15:35 / Fri Apr 13 00:07:30 2018
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(4,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 975000  inst.: 85838930 (ipc=88.0) sim_rate=91708 (inst/sec) elapsed = 0:0:15:36 / Fri Apr 13 00:07:31 2018
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(5,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 976000  inst.: 85899697 (ipc=88.0) sim_rate=91675 (inst/sec) elapsed = 0:0:15:37 / Fri Apr 13 00:07:32 2018
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(3,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 977500  inst.: 85990154 (ipc=88.0) sim_rate=91673 (inst/sec) elapsed = 0:0:15:38 / Fri Apr 13 00:07:33 2018
GPGPU-Sim uArch: cycles simulated: 978500  inst.: 86056144 (ipc=87.9) sim_rate=91646 (inst/sec) elapsed = 0:0:15:39 / Fri Apr 13 00:07:34 2018
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(7,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 980000  inst.: 86155200 (ipc=87.9) sim_rate=91654 (inst/sec) elapsed = 0:0:15:40 / Fri Apr 13 00:07:35 2018
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(4,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 981000  inst.: 86219968 (ipc=87.9) sim_rate=91625 (inst/sec) elapsed = 0:0:15:41 / Fri Apr 13 00:07:36 2018
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 982000  inst.: 86276576 (ipc=87.9) sim_rate=91588 (inst/sec) elapsed = 0:0:15:42 / Fri Apr 13 00:07:37 2018
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(2,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 983500  inst.: 86373882 (ipc=87.8) sim_rate=91594 (inst/sec) elapsed = 0:0:15:43 / Fri Apr 13 00:07:38 2018
GPGPU-Sim uArch: cycles simulated: 984500  inst.: 86431391 (ipc=87.8) sim_rate=91558 (inst/sec) elapsed = 0:0:15:44 / Fri Apr 13 00:07:39 2018
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 986000  inst.: 86519410 (ipc=87.7) sim_rate=91554 (inst/sec) elapsed = 0:0:15:45 / Fri Apr 13 00:07:40 2018
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(0,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 987500  inst.: 86613871 (ipc=87.7) sim_rate=91558 (inst/sec) elapsed = 0:0:15:46 / Fri Apr 13 00:07:41 2018
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 988500  inst.: 86675791 (ipc=87.7) sim_rate=91526 (inst/sec) elapsed = 0:0:15:47 / Fri Apr 13 00:07:42 2018
GPGPU-Sim uArch: cycles simulated: 990000  inst.: 86766339 (ipc=87.6) sim_rate=91525 (inst/sec) elapsed = 0:0:15:48 / Fri Apr 13 00:07:43 2018
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(7,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 991000  inst.: 86837646 (ipc=87.6) sim_rate=91504 (inst/sec) elapsed = 0:0:15:49 / Fri Apr 13 00:07:44 2018
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(3,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 992500  inst.: 86930851 (ipc=87.6) sim_rate=91506 (inst/sec) elapsed = 0:0:15:50 / Fri Apr 13 00:07:45 2018
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(7,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 994000  inst.: 87025799 (ipc=87.6) sim_rate=91509 (inst/sec) elapsed = 0:0:15:51 / Fri Apr 13 00:07:46 2018
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 995000  inst.: 87096697 (ipc=87.5) sim_rate=91488 (inst/sec) elapsed = 0:0:15:52 / Fri Apr 13 00:07:47 2018
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(7,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 996500  inst.: 87183410 (ipc=87.5) sim_rate=91483 (inst/sec) elapsed = 0:0:15:53 / Fri Apr 13 00:07:48 2018
GPGPU-Sim uArch: cycles simulated: 997500  inst.: 87249963 (ipc=87.5) sim_rate=91456 (inst/sec) elapsed = 0:0:15:54 / Fri Apr 13 00:07:49 2018
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(1,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 998500  inst.: 87314674 (ipc=87.4) sim_rate=91428 (inst/sec) elapsed = 0:0:15:55 / Fri Apr 13 00:07:50 2018
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(5,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1000000  inst.: 87413121 (ipc=87.4) sim_rate=91436 (inst/sec) elapsed = 0:0:15:56 / Fri Apr 13 00:07:51 2018
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(4,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1001000  inst.: 87487044 (ipc=87.4) sim_rate=91418 (inst/sec) elapsed = 0:0:15:57 / Fri Apr 13 00:07:52 2018
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1002500  inst.: 87578310 (ipc=87.4) sim_rate=91417 (inst/sec) elapsed = 0:0:15:58 / Fri Apr 13 00:07:53 2018
GPGPU-Sim uArch: cycles simulated: 1003500  inst.: 87645549 (ipc=87.3) sim_rate=91392 (inst/sec) elapsed = 0:0:15:59 / Fri Apr 13 00:07:54 2018
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1004500  inst.: 87712050 (ipc=87.3) sim_rate=91366 (inst/sec) elapsed = 0:0:16:00 / Fri Apr 13 00:07:55 2018
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(3,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1006000  inst.: 87804993 (ipc=87.3) sim_rate=91368 (inst/sec) elapsed = 0:0:16:01 / Fri Apr 13 00:07:56 2018
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(1,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1007500  inst.: 87893311 (ipc=87.2) sim_rate=91365 (inst/sec) elapsed = 0:0:16:02 / Fri Apr 13 00:07:57 2018
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1009000  inst.: 87987336 (ipc=87.2) sim_rate=91367 (inst/sec) elapsed = 0:0:16:03 / Fri Apr 13 00:07:58 2018
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(4,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1010000  inst.: 88051810 (ipc=87.2) sim_rate=91340 (inst/sec) elapsed = 0:0:16:04 / Fri Apr 13 00:07:59 2018
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(0,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1011500  inst.: 88151502 (ipc=87.1) sim_rate=91348 (inst/sec) elapsed = 0:0:16:05 / Fri Apr 13 00:08:00 2018
GPGPU-Sim uArch: cycles simulated: 1012500  inst.: 88217410 (ipc=87.1) sim_rate=91322 (inst/sec) elapsed = 0:0:16:06 / Fri Apr 13 00:08:01 2018
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(7,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1014000  inst.: 88315334 (ipc=87.1) sim_rate=91329 (inst/sec) elapsed = 0:0:16:07 / Fri Apr 13 00:08:02 2018
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(2,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1015500  inst.: 88403533 (ipc=87.1) sim_rate=91325 (inst/sec) elapsed = 0:0:16:08 / Fri Apr 13 00:08:03 2018
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1017000  inst.: 88501289 (ipc=87.0) sim_rate=91332 (inst/sec) elapsed = 0:0:16:09 / Fri Apr 13 00:08:04 2018
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(1,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1018000  inst.: 88567934 (ipc=87.0) sim_rate=91307 (inst/sec) elapsed = 0:0:16:10 / Fri Apr 13 00:08:05 2018
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1019500  inst.: 88673875 (ipc=87.0) sim_rate=91322 (inst/sec) elapsed = 0:0:16:11 / Fri Apr 13 00:08:06 2018
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(1,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1020500  inst.: 88743532 (ipc=87.0) sim_rate=91299 (inst/sec) elapsed = 0:0:16:12 / Fri Apr 13 00:08:07 2018
GPGPU-Sim uArch: cycles simulated: 1021500  inst.: 88809797 (ipc=86.9) sim_rate=91274 (inst/sec) elapsed = 0:0:16:13 / Fri Apr 13 00:08:08 2018
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(8,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1023000  inst.: 88898119 (ipc=86.9) sim_rate=91271 (inst/sec) elapsed = 0:0:16:14 / Fri Apr 13 00:08:09 2018
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(2,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1024500  inst.: 88995331 (ipc=86.9) sim_rate=91277 (inst/sec) elapsed = 0:0:16:15 / Fri Apr 13 00:08:10 2018
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(0,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1025500  inst.: 89062369 (ipc=86.8) sim_rate=91252 (inst/sec) elapsed = 0:0:16:16 / Fri Apr 13 00:08:11 2018
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(5,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1027000  inst.: 89158108 (ipc=86.8) sim_rate=91257 (inst/sec) elapsed = 0:0:16:17 / Fri Apr 13 00:08:12 2018
GPGPU-Sim uArch: cycles simulated: 1028000  inst.: 89219409 (ipc=86.8) sim_rate=91226 (inst/sec) elapsed = 0:0:16:18 / Fri Apr 13 00:08:13 2018
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(6,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1029500  inst.: 89313533 (ipc=86.8) sim_rate=91229 (inst/sec) elapsed = 0:0:16:19 / Fri Apr 13 00:08:14 2018
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(6,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1030500  inst.: 89384820 (ipc=86.7) sim_rate=91209 (inst/sec) elapsed = 0:0:16:20 / Fri Apr 13 00:08:15 2018
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(4,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1032000  inst.: 89484762 (ipc=86.7) sim_rate=91217 (inst/sec) elapsed = 0:0:16:21 / Fri Apr 13 00:08:16 2018
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(7,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1033000  inst.: 89557573 (ipc=86.7) sim_rate=91199 (inst/sec) elapsed = 0:0:16:22 / Fri Apr 13 00:08:17 2018
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(1,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1034500  inst.: 89657217 (ipc=86.7) sim_rate=91207 (inst/sec) elapsed = 0:0:16:23 / Fri Apr 13 00:08:18 2018
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(8,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1035500  inst.: 89719398 (ipc=86.6) sim_rate=91178 (inst/sec) elapsed = 0:0:16:24 / Fri Apr 13 00:08:19 2018
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(8,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1037000  inst.: 89821220 (ipc=86.6) sim_rate=91189 (inst/sec) elapsed = 0:0:16:25 / Fri Apr 13 00:08:20 2018
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1038500  inst.: 89917734 (ipc=86.6) sim_rate=91194 (inst/sec) elapsed = 0:0:16:26 / Fri Apr 13 00:08:21 2018
GPGPU-Sim uArch: cycles simulated: 1039500  inst.: 89983785 (ipc=86.6) sim_rate=91168 (inst/sec) elapsed = 0:0:16:27 / Fri Apr 13 00:08:22 2018
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1040500  inst.: 90047941 (ipc=86.5) sim_rate=91141 (inst/sec) elapsed = 0:0:16:28 / Fri Apr 13 00:08:23 2018
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(5,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1042000  inst.: 90152959 (ipc=86.5) sim_rate=91155 (inst/sec) elapsed = 0:0:16:29 / Fri Apr 13 00:08:24 2018
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(6,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1043000  inst.: 90219191 (ipc=86.5) sim_rate=91130 (inst/sec) elapsed = 0:0:16:30 / Fri Apr 13 00:08:25 2018
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(7,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1044500  inst.: 90310061 (ipc=86.5) sim_rate=91130 (inst/sec) elapsed = 0:0:16:31 / Fri Apr 13 00:08:26 2018
GPGPU-Sim uArch: cycles simulated: 1045500  inst.: 90373066 (ipc=86.4) sim_rate=91101 (inst/sec) elapsed = 0:0:16:32 / Fri Apr 13 00:08:27 2018
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(0,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1047000  inst.: 90469223 (ipc=86.4) sim_rate=91106 (inst/sec) elapsed = 0:0:16:33 / Fri Apr 13 00:08:28 2018
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(7,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1048000  inst.: 90534735 (ipc=86.4) sim_rate=91081 (inst/sec) elapsed = 0:0:16:34 / Fri Apr 13 00:08:29 2018
GPGPU-Sim uArch: cycles simulated: 1049000  inst.: 90597842 (ipc=86.4) sim_rate=91053 (inst/sec) elapsed = 0:0:16:35 / Fri Apr 13 00:08:30 2018
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(3,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1050500  inst.: 90692937 (ipc=86.3) sim_rate=91057 (inst/sec) elapsed = 0:0:16:36 / Fri Apr 13 00:08:31 2018
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1052000  inst.: 90791686 (ipc=86.3) sim_rate=91064 (inst/sec) elapsed = 0:0:16:37 / Fri Apr 13 00:08:32 2018
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(4,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1053000  inst.: 90859345 (ipc=86.3) sim_rate=91041 (inst/sec) elapsed = 0:0:16:38 / Fri Apr 13 00:08:33 2018
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1054500  inst.: 90960919 (ipc=86.3) sim_rate=91051 (inst/sec) elapsed = 0:0:16:39 / Fri Apr 13 00:08:34 2018
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1055500  inst.: 91023708 (ipc=86.2) sim_rate=91023 (inst/sec) elapsed = 0:0:16:40 / Fri Apr 13 00:08:35 2018
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(7,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1057000  inst.: 91124769 (ipc=86.2) sim_rate=91033 (inst/sec) elapsed = 0:0:16:41 / Fri Apr 13 00:08:36 2018
GPGPU-Sim uArch: cycles simulated: 1058000  inst.: 91181639 (ipc=86.2) sim_rate=90999 (inst/sec) elapsed = 0:0:16:42 / Fri Apr 13 00:08:37 2018
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(7,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1059000  inst.: 91247259 (ipc=86.2) sim_rate=90974 (inst/sec) elapsed = 0:0:16:43 / Fri Apr 13 00:08:38 2018
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(1,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1060500  inst.: 91352470 (ipc=86.1) sim_rate=90988 (inst/sec) elapsed = 0:0:16:44 / Fri Apr 13 00:08:39 2018
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(6,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1061500  inst.: 91425932 (ipc=86.1) sim_rate=90971 (inst/sec) elapsed = 0:0:16:45 / Fri Apr 13 00:08:40 2018
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(6,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1062500  inst.: 91485656 (ipc=86.1) sim_rate=90940 (inst/sec) elapsed = 0:0:16:46 / Fri Apr 13 00:08:41 2018
GPGPU-Sim uArch: cycles simulated: 1064000  inst.: 91575978 (ipc=86.1) sim_rate=90939 (inst/sec) elapsed = 0:0:16:47 / Fri Apr 13 00:08:42 2018
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(1,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1065000  inst.: 91644630 (ipc=86.1) sim_rate=90917 (inst/sec) elapsed = 0:0:16:48 / Fri Apr 13 00:08:43 2018
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(2,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1066500  inst.: 91752197 (ipc=86.0) sim_rate=90933 (inst/sec) elapsed = 0:0:16:49 / Fri Apr 13 00:08:44 2018
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(1,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1067500  inst.: 91817051 (ipc=86.0) sim_rate=90907 (inst/sec) elapsed = 0:0:16:50 / Fri Apr 13 00:08:45 2018
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(2,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1069000  inst.: 91925165 (ipc=86.0) sim_rate=90924 (inst/sec) elapsed = 0:0:16:51 / Fri Apr 13 00:08:46 2018
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(1,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1070000  inst.: 91993030 (ipc=86.0) sim_rate=90902 (inst/sec) elapsed = 0:0:16:52 / Fri Apr 13 00:08:47 2018
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(7,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1071500  inst.: 92104301 (ipc=86.0) sim_rate=90922 (inst/sec) elapsed = 0:0:16:53 / Fri Apr 13 00:08:48 2018
GPGPU-Sim uArch: cycles simulated: 1072500  inst.: 92169605 (ipc=85.9) sim_rate=90897 (inst/sec) elapsed = 0:0:16:54 / Fri Apr 13 00:08:49 2018
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(6,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1074000  inst.: 92266947 (ipc=85.9) sim_rate=90903 (inst/sec) elapsed = 0:0:16:55 / Fri Apr 13 00:08:50 2018
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(7,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1075500  inst.: 92368404 (ipc=85.9) sim_rate=90913 (inst/sec) elapsed = 0:0:16:56 / Fri Apr 13 00:08:51 2018
GPGPU-Sim uArch: cycles simulated: 1076500  inst.: 92435088 (ipc=85.9) sim_rate=90889 (inst/sec) elapsed = 0:0:16:57 / Fri Apr 13 00:08:52 2018
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1078000  inst.: 92532618 (ipc=85.8) sim_rate=90896 (inst/sec) elapsed = 0:0:16:58 / Fri Apr 13 00:08:53 2018
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(3,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1079000  inst.: 92599823 (ipc=85.8) sim_rate=90873 (inst/sec) elapsed = 0:0:16:59 / Fri Apr 13 00:08:54 2018
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(5,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1080000  inst.: 92667151 (ipc=85.8) sim_rate=90850 (inst/sec) elapsed = 0:0:17:00 / Fri Apr 13 00:08:55 2018
GPGPU-Sim uArch: cycles simulated: 1081500  inst.: 92754147 (ipc=85.8) sim_rate=90846 (inst/sec) elapsed = 0:0:17:01 / Fri Apr 13 00:08:56 2018
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1083000  inst.: 92837596 (ipc=85.7) sim_rate=90839 (inst/sec) elapsed = 0:0:17:02 / Fri Apr 13 00:08:57 2018
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(4,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1084500  inst.: 92934592 (ipc=85.7) sim_rate=90845 (inst/sec) elapsed = 0:0:17:03 / Fri Apr 13 00:08:58 2018
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(7,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1085500  inst.: 93008938 (ipc=85.7) sim_rate=90829 (inst/sec) elapsed = 0:0:17:04 / Fri Apr 13 00:08:59 2018
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(1,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1087000  inst.: 93115824 (ipc=85.7) sim_rate=90844 (inst/sec) elapsed = 0:0:17:05 / Fri Apr 13 00:09:00 2018
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1088000  inst.: 93175029 (ipc=85.6) sim_rate=90813 (inst/sec) elapsed = 0:0:17:06 / Fri Apr 13 00:09:01 2018
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1089500  inst.: 93283952 (ipc=85.6) sim_rate=90831 (inst/sec) elapsed = 0:0:17:07 / Fri Apr 13 00:09:02 2018
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1090500  inst.: 93349160 (ipc=85.6) sim_rate=90806 (inst/sec) elapsed = 0:0:17:08 / Fri Apr 13 00:09:03 2018
GPGPU-Sim uArch: cycles simulated: 1091500  inst.: 93418872 (ipc=85.6) sim_rate=90786 (inst/sec) elapsed = 0:0:17:09 / Fri Apr 13 00:09:04 2018
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(0,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1093000  inst.: 93511851 (ipc=85.6) sim_rate=90788 (inst/sec) elapsed = 0:0:17:10 / Fri Apr 13 00:09:05 2018
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(2,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1094500  inst.: 93632132 (ipc=85.5) sim_rate=90816 (inst/sec) elapsed = 0:0:17:11 / Fri Apr 13 00:09:06 2018
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(5,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1095500  inst.: 93703485 (ipc=85.5) sim_rate=90797 (inst/sec) elapsed = 0:0:17:12 / Fri Apr 13 00:09:07 2018
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(5,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1097000  inst.: 93808431 (ipc=85.5) sim_rate=90811 (inst/sec) elapsed = 0:0:17:13 / Fri Apr 13 00:09:08 2018
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(3,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1098000  inst.: 93875298 (ipc=85.5) sim_rate=90788 (inst/sec) elapsed = 0:0:17:14 / Fri Apr 13 00:09:09 2018
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(7,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1099500  inst.: 93965586 (ipc=85.5) sim_rate=90788 (inst/sec) elapsed = 0:0:17:15 / Fri Apr 13 00:09:10 2018
GPGPU-Sim uArch: cycles simulated: 1100500  inst.: 94033464 (ipc=85.4) sim_rate=90765 (inst/sec) elapsed = 0:0:17:16 / Fri Apr 13 00:09:11 2018
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(2,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1101500  inst.: 94105172 (ipc=85.4) sim_rate=90747 (inst/sec) elapsed = 0:0:17:17 / Fri Apr 13 00:09:12 2018
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(8,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1103000  inst.: 94215043 (ipc=85.4) sim_rate=90765 (inst/sec) elapsed = 0:0:17:18 / Fri Apr 13 00:09:13 2018
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(4,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1104000  inst.: 94295220 (ipc=85.4) sim_rate=90755 (inst/sec) elapsed = 0:0:17:19 / Fri Apr 13 00:09:14 2018
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(2,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1105000  inst.: 94358981 (ipc=85.4) sim_rate=90729 (inst/sec) elapsed = 0:0:17:20 / Fri Apr 13 00:09:15 2018
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1106500  inst.: 94458612 (ipc=85.4) sim_rate=90738 (inst/sec) elapsed = 0:0:17:21 / Fri Apr 13 00:09:16 2018
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1108000  inst.: 94572429 (ipc=85.4) sim_rate=90760 (inst/sec) elapsed = 0:0:17:22 / Fri Apr 13 00:09:17 2018
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1109000  inst.: 94638265 (ipc=85.3) sim_rate=90736 (inst/sec) elapsed = 0:0:17:23 / Fri Apr 13 00:09:18 2018
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1110500  inst.: 94738492 (ipc=85.3) sim_rate=90745 (inst/sec) elapsed = 0:0:17:24 / Fri Apr 13 00:09:19 2018
GPGPU-Sim uArch: cycles simulated: 1111500  inst.: 94803726 (ipc=85.3) sim_rate=90721 (inst/sec) elapsed = 0:0:17:25 / Fri Apr 13 00:09:20 2018
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1113000  inst.: 94910087 (ipc=85.3) sim_rate=90736 (inst/sec) elapsed = 0:0:17:26 / Fri Apr 13 00:09:21 2018
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(6,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1114000  inst.: 94983283 (ipc=85.3) sim_rate=90719 (inst/sec) elapsed = 0:0:17:27 / Fri Apr 13 00:09:22 2018
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(2,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1115500  inst.: 95083333 (ipc=85.2) sim_rate=90728 (inst/sec) elapsed = 0:0:17:28 / Fri Apr 13 00:09:23 2018
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(5,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1117000  inst.: 95185621 (ipc=85.2) sim_rate=90739 (inst/sec) elapsed = 0:0:17:29 / Fri Apr 13 00:09:24 2018
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(7,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1118500  inst.: 95289738 (ipc=85.2) sim_rate=90752 (inst/sec) elapsed = 0:0:17:30 / Fri Apr 13 00:09:25 2018
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1119500  inst.: 95365831 (ipc=85.2) sim_rate=90738 (inst/sec) elapsed = 0:0:17:31 / Fri Apr 13 00:09:26 2018
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(3,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1121000  inst.: 95476322 (ipc=85.2) sim_rate=90756 (inst/sec) elapsed = 0:0:17:32 / Fri Apr 13 00:09:27 2018
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(3,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1122000  inst.: 95552482 (ipc=85.2) sim_rate=90743 (inst/sec) elapsed = 0:0:17:33 / Fri Apr 13 00:09:28 2018
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1123500  inst.: 95649745 (ipc=85.1) sim_rate=90749 (inst/sec) elapsed = 0:0:17:34 / Fri Apr 13 00:09:29 2018
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(1,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1124500  inst.: 95718993 (ipc=85.1) sim_rate=90728 (inst/sec) elapsed = 0:0:17:35 / Fri Apr 13 00:09:30 2018
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1126000  inst.: 95833519 (ipc=85.1) sim_rate=90751 (inst/sec) elapsed = 0:0:17:36 / Fri Apr 13 00:09:31 2018
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(0,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1127000  inst.: 95906170 (ipc=85.1) sim_rate=90734 (inst/sec) elapsed = 0:0:17:37 / Fri Apr 13 00:09:32 2018
GPGPU-Sim uArch: cycles simulated: 1128000  inst.: 95975209 (ipc=85.1) sim_rate=90713 (inst/sec) elapsed = 0:0:17:38 / Fri Apr 13 00:09:33 2018
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(6,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1129000  inst.: 96048841 (ipc=85.1) sim_rate=90697 (inst/sec) elapsed = 0:0:17:39 / Fri Apr 13 00:09:34 2018
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(7,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1130000  inst.: 96128632 (ipc=85.1) sim_rate=90687 (inst/sec) elapsed = 0:0:17:40 / Fri Apr 13 00:09:35 2018
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1131500  inst.: 96232764 (ipc=85.0) sim_rate=90700 (inst/sec) elapsed = 0:0:17:41 / Fri Apr 13 00:09:36 2018
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(4,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1132500  inst.: 96299785 (ipc=85.0) sim_rate=90677 (inst/sec) elapsed = 0:0:17:42 / Fri Apr 13 00:09:37 2018
GPGPU-Sim uArch: cycles simulated: 1133500  inst.: 96376428 (ipc=85.0) sim_rate=90664 (inst/sec) elapsed = 0:0:17:43 / Fri Apr 13 00:09:38 2018
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(4,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1135000  inst.: 96486073 (ipc=85.0) sim_rate=90682 (inst/sec) elapsed = 0:0:17:44 / Fri Apr 13 00:09:39 2018
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1136000  inst.: 96554875 (ipc=85.0) sim_rate=90661 (inst/sec) elapsed = 0:0:17:45 / Fri Apr 13 00:09:40 2018
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1137500  inst.: 96666062 (ipc=85.0) sim_rate=90681 (inst/sec) elapsed = 0:0:17:46 / Fri Apr 13 00:09:41 2018
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1138500  inst.: 96730189 (ipc=85.0) sim_rate=90656 (inst/sec) elapsed = 0:0:17:47 / Fri Apr 13 00:09:42 2018
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1139500  inst.: 96793941 (ipc=84.9) sim_rate=90631 (inst/sec) elapsed = 0:0:17:48 / Fri Apr 13 00:09:43 2018
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1141000  inst.: 96908306 (ipc=84.9) sim_rate=90653 (inst/sec) elapsed = 0:0:17:49 / Fri Apr 13 00:09:44 2018
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(5,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1142000  inst.: 96984592 (ipc=84.9) sim_rate=90639 (inst/sec) elapsed = 0:0:17:50 / Fri Apr 13 00:09:45 2018
GPGPU-Sim uArch: cycles simulated: 1143000  inst.: 97064111 (ipc=84.9) sim_rate=90629 (inst/sec) elapsed = 0:0:17:51 / Fri Apr 13 00:09:46 2018
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1144500  inst.: 97171436 (ipc=84.9) sim_rate=90644 (inst/sec) elapsed = 0:0:17:52 / Fri Apr 13 00:09:47 2018
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1145500  inst.: 97236897 (ipc=84.9) sim_rate=90621 (inst/sec) elapsed = 0:0:17:53 / Fri Apr 13 00:09:48 2018
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(8,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1147000  inst.: 97339746 (ipc=84.9) sim_rate=90632 (inst/sec) elapsed = 0:0:17:54 / Fri Apr 13 00:09:49 2018
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(4,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1148000  inst.: 97413139 (ipc=84.9) sim_rate=90616 (inst/sec) elapsed = 0:0:17:55 / Fri Apr 13 00:09:50 2018
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(2,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1149000  inst.: 97488477 (ipc=84.8) sim_rate=90602 (inst/sec) elapsed = 0:0:17:56 / Fri Apr 13 00:09:51 2018
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(1,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1150500  inst.: 97608016 (ipc=84.8) sim_rate=90629 (inst/sec) elapsed = 0:0:17:57 / Fri Apr 13 00:09:52 2018
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(0,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1151500  inst.: 97685002 (ipc=84.8) sim_rate=90616 (inst/sec) elapsed = 0:0:17:58 / Fri Apr 13 00:09:53 2018
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(7,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1153000  inst.: 97789385 (ipc=84.8) sim_rate=90629 (inst/sec) elapsed = 0:0:17:59 / Fri Apr 13 00:09:54 2018
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(3,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1154000  inst.: 97865373 (ipc=84.8) sim_rate=90616 (inst/sec) elapsed = 0:0:18:00 / Fri Apr 13 00:09:55 2018
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1155500  inst.: 97972135 (ipc=84.8) sim_rate=90631 (inst/sec) elapsed = 0:0:18:01 / Fri Apr 13 00:09:56 2018
GPGPU-Sim uArch: cycles simulated: 1156500  inst.: 98039321 (ipc=84.8) sim_rate=90609 (inst/sec) elapsed = 0:0:18:02 / Fri Apr 13 00:09:57 2018
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(8,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1157500  inst.: 98118197 (ipc=84.8) sim_rate=90598 (inst/sec) elapsed = 0:0:18:03 / Fri Apr 13 00:09:58 2018
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(0,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1159000  inst.: 98232679 (ipc=84.8) sim_rate=90620 (inst/sec) elapsed = 0:0:18:04 / Fri Apr 13 00:09:59 2018
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(1,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1160000  inst.: 98303565 (ipc=84.7) sim_rate=90602 (inst/sec) elapsed = 0:0:18:05 / Fri Apr 13 00:10:00 2018
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(8,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1161000  inst.: 98375973 (ipc=84.7) sim_rate=90585 (inst/sec) elapsed = 0:0:18:06 / Fri Apr 13 00:10:01 2018
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(6,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1162500  inst.: 98480599 (ipc=84.7) sim_rate=90598 (inst/sec) elapsed = 0:0:18:07 / Fri Apr 13 00:10:02 2018
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(5,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1164000  inst.: 98584570 (ipc=84.7) sim_rate=90610 (inst/sec) elapsed = 0:0:18:08 / Fri Apr 13 00:10:03 2018
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(7,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1165500  inst.: 98692794 (ipc=84.7) sim_rate=90626 (inst/sec) elapsed = 0:0:18:09 / Fri Apr 13 00:10:04 2018
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(0,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1166500  inst.: 98777377 (ipc=84.7) sim_rate=90621 (inst/sec) elapsed = 0:0:18:10 / Fri Apr 13 00:10:05 2018
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(4,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1167500  inst.: 98852835 (ipc=84.7) sim_rate=90607 (inst/sec) elapsed = 0:0:18:11 / Fri Apr 13 00:10:06 2018
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(5,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1169000  inst.: 98967504 (ipc=84.7) sim_rate=90629 (inst/sec) elapsed = 0:0:18:12 / Fri Apr 13 00:10:07 2018
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1170000  inst.: 99043191 (ipc=84.7) sim_rate=90615 (inst/sec) elapsed = 0:0:18:13 / Fri Apr 13 00:10:08 2018
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(1,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1171500  inst.: 99152596 (ipc=84.6) sim_rate=90633 (inst/sec) elapsed = 0:0:18:14 / Fri Apr 13 00:10:09 2018
GPGPU-Sim uArch: cycles simulated: 1172500  inst.: 99233536 (ipc=84.6) sim_rate=90624 (inst/sec) elapsed = 0:0:18:15 / Fri Apr 13 00:10:10 2018
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(2,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1173500  inst.: 99304936 (ipc=84.6) sim_rate=90606 (inst/sec) elapsed = 0:0:18:16 / Fri Apr 13 00:10:11 2018
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1175000  inst.: 99407517 (ipc=84.6) sim_rate=90617 (inst/sec) elapsed = 0:0:18:17 / Fri Apr 13 00:10:12 2018
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(6,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1176500  inst.: 99521195 (ipc=84.6) sim_rate=90638 (inst/sec) elapsed = 0:0:18:18 / Fri Apr 13 00:10:13 2018
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(8,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1177500  inst.: 99596885 (ipc=84.6) sim_rate=90625 (inst/sec) elapsed = 0:0:18:19 / Fri Apr 13 00:10:14 2018
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(1,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1178500  inst.: 99671197 (ipc=84.6) sim_rate=90610 (inst/sec) elapsed = 0:0:18:20 / Fri Apr 13 00:10:15 2018
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1179500  inst.: 99743454 (ipc=84.6) sim_rate=90593 (inst/sec) elapsed = 0:0:18:21 / Fri Apr 13 00:10:16 2018
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1181000  inst.: 99859471 (ipc=84.6) sim_rate=90616 (inst/sec) elapsed = 0:0:18:22 / Fri Apr 13 00:10:17 2018
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1182000  inst.: 99932104 (ipc=84.5) sim_rate=90600 (inst/sec) elapsed = 0:0:18:23 / Fri Apr 13 00:10:18 2018
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1183500  inst.: 100049098 (ipc=84.5) sim_rate=90624 (inst/sec) elapsed = 0:0:18:24 / Fri Apr 13 00:10:19 2018
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(7,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1184500  inst.: 100124834 (ipc=84.5) sim_rate=90610 (inst/sec) elapsed = 0:0:18:25 / Fri Apr 13 00:10:20 2018
GPGPU-Sim uArch: cycles simulated: 1185500  inst.: 100204550 (ipc=84.5) sim_rate=90600 (inst/sec) elapsed = 0:0:18:26 / Fri Apr 13 00:10:21 2018
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(3,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(7,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1187000  inst.: 100320307 (ipc=84.5) sim_rate=90623 (inst/sec) elapsed = 0:0:18:27 / Fri Apr 13 00:10:22 2018
GPGPU-Sim uArch: cycles simulated: 1188000  inst.: 100398236 (ipc=84.5) sim_rate=90612 (inst/sec) elapsed = 0:0:18:28 / Fri Apr 13 00:10:23 2018
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(5,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1189500  inst.: 100506981 (ipc=84.5) sim_rate=90628 (inst/sec) elapsed = 0:0:18:29 / Fri Apr 13 00:10:24 2018
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(5,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1190500  inst.: 100582441 (ipc=84.5) sim_rate=90614 (inst/sec) elapsed = 0:0:18:30 / Fri Apr 13 00:10:25 2018
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(4,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1191500  inst.: 100666802 (ipc=84.5) sim_rate=90609 (inst/sec) elapsed = 0:0:18:31 / Fri Apr 13 00:10:26 2018
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(0,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1193000  inst.: 100785756 (ipc=84.5) sim_rate=90634 (inst/sec) elapsed = 0:0:18:32 / Fri Apr 13 00:10:27 2018
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(1,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1194000  inst.: 100863676 (ipc=84.5) sim_rate=90623 (inst/sec) elapsed = 0:0:18:33 / Fri Apr 13 00:10:28 2018
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(5,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1195000  inst.: 100947243 (ipc=84.5) sim_rate=90616 (inst/sec) elapsed = 0:0:18:34 / Fri Apr 13 00:10:29 2018
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1196500  inst.: 101066025 (ipc=84.5) sim_rate=90642 (inst/sec) elapsed = 0:0:18:35 / Fri Apr 13 00:10:30 2018
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(7,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1197500  inst.: 101137504 (ipc=84.5) sim_rate=90625 (inst/sec) elapsed = 0:0:18:36 / Fri Apr 13 00:10:31 2018
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1198500  inst.: 101207524 (ipc=84.4) sim_rate=90606 (inst/sec) elapsed = 0:0:18:37 / Fri Apr 13 00:10:32 2018
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(4,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1200000  inst.: 101327037 (ipc=84.4) sim_rate=90632 (inst/sec) elapsed = 0:0:18:38 / Fri Apr 13 00:10:33 2018
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(3,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1201000  inst.: 101403100 (ipc=84.4) sim_rate=90619 (inst/sec) elapsed = 0:0:18:39 / Fri Apr 13 00:10:34 2018
GPGPU-Sim uArch: cycles simulated: 1202000  inst.: 101475486 (ipc=84.4) sim_rate=90603 (inst/sec) elapsed = 0:0:18:40 / Fri Apr 13 00:10:35 2018
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(0,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1203500  inst.: 101588887 (ipc=84.4) sim_rate=90623 (inst/sec) elapsed = 0:0:18:41 / Fri Apr 13 00:10:36 2018
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1204500  inst.: 101664939 (ipc=84.4) sim_rate=90610 (inst/sec) elapsed = 0:0:18:42 / Fri Apr 13 00:10:37 2018
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(3,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1206000  inst.: 101780307 (ipc=84.4) sim_rate=90632 (inst/sec) elapsed = 0:0:18:43 / Fri Apr 13 00:10:38 2018
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(6,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1207000  inst.: 101859374 (ipc=84.4) sim_rate=90622 (inst/sec) elapsed = 0:0:18:44 / Fri Apr 13 00:10:39 2018
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1208000  inst.: 101939573 (ipc=84.4) sim_rate=90612 (inst/sec) elapsed = 0:0:18:45 / Fri Apr 13 00:10:40 2018
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(7,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1209000  inst.: 102017815 (ipc=84.4) sim_rate=90601 (inst/sec) elapsed = 0:0:18:46 / Fri Apr 13 00:10:41 2018
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(1,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1210500  inst.: 102134161 (ipc=84.4) sim_rate=90624 (inst/sec) elapsed = 0:0:18:47 / Fri Apr 13 00:10:42 2018
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(4,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1211500  inst.: 102205545 (ipc=84.4) sim_rate=90607 (inst/sec) elapsed = 0:0:18:48 / Fri Apr 13 00:10:43 2018
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(7,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1213000  inst.: 102318322 (ipc=84.4) sim_rate=90627 (inst/sec) elapsed = 0:0:18:49 / Fri Apr 13 00:10:44 2018
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(3,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1214000  inst.: 102391269 (ipc=84.3) sim_rate=90611 (inst/sec) elapsed = 0:0:18:50 / Fri Apr 13 00:10:45 2018
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(7,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1215500  inst.: 102502700 (ipc=84.3) sim_rate=90630 (inst/sec) elapsed = 0:0:18:51 / Fri Apr 13 00:10:46 2018
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1216500  inst.: 102580082 (ipc=84.3) sim_rate=90618 (inst/sec) elapsed = 0:0:18:52 / Fri Apr 13 00:10:47 2018
GPGPU-Sim uArch: cycles simulated: 1217500  inst.: 102652744 (ipc=84.3) sim_rate=90602 (inst/sec) elapsed = 0:0:18:53 / Fri Apr 13 00:10:48 2018
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(1,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1219000  inst.: 102770915 (ipc=84.3) sim_rate=90626 (inst/sec) elapsed = 0:0:18:54 / Fri Apr 13 00:10:49 2018
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(1,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1220000  inst.: 102847728 (ipc=84.3) sim_rate=90614 (inst/sec) elapsed = 0:0:18:55 / Fri Apr 13 00:10:50 2018
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(3,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1221000  inst.: 102923120 (ipc=84.3) sim_rate=90601 (inst/sec) elapsed = 0:0:18:56 / Fri Apr 13 00:10:51 2018
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(7,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1222500  inst.: 103031446 (ipc=84.3) sim_rate=90616 (inst/sec) elapsed = 0:0:18:57 / Fri Apr 13 00:10:52 2018
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(6,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1223500  inst.: 103107741 (ipc=84.3) sim_rate=90604 (inst/sec) elapsed = 0:0:18:58 / Fri Apr 13 00:10:53 2018
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(1,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1224500  inst.: 103176601 (ipc=84.3) sim_rate=90585 (inst/sec) elapsed = 0:0:18:59 / Fri Apr 13 00:10:54 2018
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(2,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1226000  inst.: 103287103 (ipc=84.2) sim_rate=90602 (inst/sec) elapsed = 0:0:19:00 / Fri Apr 13 00:10:55 2018
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(5,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1227000  inst.: 103365654 (ipc=84.2) sim_rate=90592 (inst/sec) elapsed = 0:0:19:01 / Fri Apr 13 00:10:56 2018
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1228500  inst.: 103476872 (ipc=84.2) sim_rate=90610 (inst/sec) elapsed = 0:0:19:02 / Fri Apr 13 00:10:57 2018
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(0,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1230000  inst.: 103580559 (ipc=84.2) sim_rate=90621 (inst/sec) elapsed = 0:0:19:03 / Fri Apr 13 00:10:58 2018
GPGPU-Sim uArch: cycles simulated: 1231000  inst.: 103655757 (ipc=84.2) sim_rate=90608 (inst/sec) elapsed = 0:0:19:04 / Fri Apr 13 00:10:59 2018
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1232500  inst.: 103765149 (ipc=84.2) sim_rate=90624 (inst/sec) elapsed = 0:0:19:05 / Fri Apr 13 00:11:00 2018
GPGPU-Sim uArch: cycles simulated: 1233500  inst.: 103842885 (ipc=84.2) sim_rate=90613 (inst/sec) elapsed = 0:0:19:06 / Fri Apr 13 00:11:01 2018
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(3,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1234500  inst.: 103923428 (ipc=84.2) sim_rate=90604 (inst/sec) elapsed = 0:0:19:07 / Fri Apr 13 00:11:02 2018
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(8,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1236000  inst.: 104045549 (ipc=84.2) sim_rate=90632 (inst/sec) elapsed = 0:0:19:08 / Fri Apr 13 00:11:03 2018
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(2,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1237000  inst.: 104120975 (ipc=84.2) sim_rate=90618 (inst/sec) elapsed = 0:0:19:09 / Fri Apr 13 00:11:04 2018
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1238500  inst.: 104234280 (ipc=84.2) sim_rate=90638 (inst/sec) elapsed = 0:0:19:10 / Fri Apr 13 00:11:05 2018
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(5,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1239500  inst.: 104308630 (ipc=84.2) sim_rate=90624 (inst/sec) elapsed = 0:0:19:11 / Fri Apr 13 00:11:06 2018
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(5,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1241000  inst.: 104419688 (ipc=84.1) sim_rate=90642 (inst/sec) elapsed = 0:0:19:12 / Fri Apr 13 00:11:07 2018
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(8,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1242000  inst.: 104495625 (ipc=84.1) sim_rate=90629 (inst/sec) elapsed = 0:0:19:13 / Fri Apr 13 00:11:08 2018
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(3,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1243000  inst.: 104565587 (ipc=84.1) sim_rate=90611 (inst/sec) elapsed = 0:0:19:14 / Fri Apr 13 00:11:09 2018
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(2,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1244500  inst.: 104679231 (ipc=84.1) sim_rate=90631 (inst/sec) elapsed = 0:0:19:15 / Fri Apr 13 00:11:10 2018
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(2,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1245500  inst.: 104768688 (ipc=84.1) sim_rate=90630 (inst/sec) elapsed = 0:0:19:16 / Fri Apr 13 00:11:11 2018
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(2,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1246500  inst.: 104842061 (ipc=84.1) sim_rate=90615 (inst/sec) elapsed = 0:0:19:17 / Fri Apr 13 00:11:12 2018
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(4,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1248000  inst.: 104939382 (ipc=84.1) sim_rate=90621 (inst/sec) elapsed = 0:0:19:18 / Fri Apr 13 00:11:13 2018
GPGPU-Sim uArch: cycles simulated: 1249000  inst.: 105011105 (ipc=84.1) sim_rate=90604 (inst/sec) elapsed = 0:0:19:19 / Fri Apr 13 00:11:14 2018
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(4,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1250000  inst.: 105081300 (ipc=84.1) sim_rate=90587 (inst/sec) elapsed = 0:0:19:20 / Fri Apr 13 00:11:15 2018
GPGPU-Sim PTX: 106300000 instructions simulated : ctaid=(6,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1251500  inst.: 105197025 (ipc=84.1) sim_rate=90608 (inst/sec) elapsed = 0:0:19:21 / Fri Apr 13 00:11:16 2018
GPGPU-Sim PTX: 106400000 instructions simulated : ctaid=(2,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1252500  inst.: 105272239 (ipc=84.0) sim_rate=90595 (inst/sec) elapsed = 0:0:19:22 / Fri Apr 13 00:11:17 2018
GPGPU-Sim PTX: 106500000 instructions simulated : ctaid=(4,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1253500  inst.: 105340654 (ipc=84.0) sim_rate=90576 (inst/sec) elapsed = 0:0:19:23 / Fri Apr 13 00:11:18 2018
GPGPU-Sim uArch: cycles simulated: 1254500  inst.: 105413760 (ipc=84.0) sim_rate=90561 (inst/sec) elapsed = 0:0:19:24 / Fri Apr 13 00:11:19 2018
GPGPU-Sim PTX: 106600000 instructions simulated : ctaid=(8,1,0) tid=(5,6,0)
GPGPU-Sim PTX: 106700000 instructions simulated : ctaid=(4,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1256000  inst.: 105523672 (ipc=84.0) sim_rate=90578 (inst/sec) elapsed = 0:0:19:25 / Fri Apr 13 00:11:20 2018
GPGPU-Sim uArch: cycles simulated: 1257000  inst.: 105601980 (ipc=84.0) sim_rate=90567 (inst/sec) elapsed = 0:0:19:26 / Fri Apr 13 00:11:21 2018
GPGPU-Sim PTX: 106800000 instructions simulated : ctaid=(0,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1258000  inst.: 105680994 (ipc=84.0) sim_rate=90557 (inst/sec) elapsed = 0:0:19:27 / Fri Apr 13 00:11:22 2018
GPGPU-Sim PTX: 106900000 instructions simulated : ctaid=(0,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1259500  inst.: 105798272 (ipc=84.0) sim_rate=90580 (inst/sec) elapsed = 0:0:19:28 / Fri Apr 13 00:11:23 2018
GPGPU-Sim PTX: 107000000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1260500  inst.: 105877139 (ipc=84.0) sim_rate=90570 (inst/sec) elapsed = 0:0:19:29 / Fri Apr 13 00:11:24 2018
GPGPU-Sim PTX: 107100000 instructions simulated : ctaid=(0,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1261500  inst.: 105948865 (ipc=84.0) sim_rate=90554 (inst/sec) elapsed = 0:0:19:30 / Fri Apr 13 00:11:25 2018
GPGPU-Sim PTX: 107200000 instructions simulated : ctaid=(0,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1263000  inst.: 106050952 (ipc=84.0) sim_rate=90564 (inst/sec) elapsed = 0:0:19:31 / Fri Apr 13 00:11:26 2018
GPGPU-Sim PTX: 107300000 instructions simulated : ctaid=(6,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1264500  inst.: 106152993 (ipc=83.9) sim_rate=90574 (inst/sec) elapsed = 0:0:19:32 / Fri Apr 13 00:11:27 2018
GPGPU-Sim PTX: 107400000 instructions simulated : ctaid=(7,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1265500  inst.: 106231424 (ipc=83.9) sim_rate=90563 (inst/sec) elapsed = 0:0:19:33 / Fri Apr 13 00:11:28 2018
GPGPU-Sim PTX: 107500000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1267000  inst.: 106328769 (ipc=83.9) sim_rate=90569 (inst/sec) elapsed = 0:0:19:34 / Fri Apr 13 00:11:29 2018
GPGPU-Sim PTX: 107600000 instructions simulated : ctaid=(7,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1268000  inst.: 106403398 (ipc=83.9) sim_rate=90556 (inst/sec) elapsed = 0:0:19:35 / Fri Apr 13 00:11:30 2018
GPGPU-Sim PTX: 107700000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1269500  inst.: 106517503 (ipc=83.9) sim_rate=90576 (inst/sec) elapsed = 0:0:19:36 / Fri Apr 13 00:11:31 2018
GPGPU-Sim PTX: 107800000 instructions simulated : ctaid=(0,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1270500  inst.: 106600428 (ipc=83.9) sim_rate=90569 (inst/sec) elapsed = 0:0:19:37 / Fri Apr 13 00:11:32 2018
GPGPU-Sim PTX: 107900000 instructions simulated : ctaid=(7,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1272000  inst.: 106716352 (ipc=83.9) sim_rate=90591 (inst/sec) elapsed = 0:0:19:38 / Fri Apr 13 00:11:33 2018
GPGPU-Sim PTX: 108000000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1273000  inst.: 106795040 (ipc=83.9) sim_rate=90581 (inst/sec) elapsed = 0:0:19:39 / Fri Apr 13 00:11:34 2018
GPGPU-Sim PTX: 108100000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1274500  inst.: 106905771 (ipc=83.9) sim_rate=90598 (inst/sec) elapsed = 0:0:19:40 / Fri Apr 13 00:11:35 2018
GPGPU-Sim uArch: cycles simulated: 1275500  inst.: 106977734 (ipc=83.9) sim_rate=90582 (inst/sec) elapsed = 0:0:19:41 / Fri Apr 13 00:11:36 2018
GPGPU-Sim PTX: 108200000 instructions simulated : ctaid=(5,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1276500  inst.: 107048197 (ipc=83.9) sim_rate=90565 (inst/sec) elapsed = 0:0:19:42 / Fri Apr 13 00:11:37 2018
GPGPU-Sim PTX: 108300000 instructions simulated : ctaid=(3,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1278000  inst.: 107160072 (ipc=83.8) sim_rate=90583 (inst/sec) elapsed = 0:0:19:43 / Fri Apr 13 00:11:38 2018
GPGPU-Sim PTX: 108400000 instructions simulated : ctaid=(4,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1279000  inst.: 107243152 (ipc=83.8) sim_rate=90576 (inst/sec) elapsed = 0:0:19:44 / Fri Apr 13 00:11:39 2018
GPGPU-Sim PTX: 108500000 instructions simulated : ctaid=(7,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1280500  inst.: 107353152 (ipc=83.8) sim_rate=90593 (inst/sec) elapsed = 0:0:19:45 / Fri Apr 13 00:11:40 2018
GPGPU-Sim PTX: 108600000 instructions simulated : ctaid=(7,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1281500  inst.: 107430856 (ipc=83.8) sim_rate=90582 (inst/sec) elapsed = 0:0:19:46 / Fri Apr 13 00:11:41 2018
GPGPU-Sim PTX: 108700000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1283000  inst.: 107543110 (ipc=83.8) sim_rate=90600 (inst/sec) elapsed = 0:0:19:47 / Fri Apr 13 00:11:42 2018
GPGPU-Sim PTX: 108800000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1284000  inst.: 107616002 (ipc=83.8) sim_rate=90585 (inst/sec) elapsed = 0:0:19:48 / Fri Apr 13 00:11:43 2018
GPGPU-Sim PTX: 108900000 instructions simulated : ctaid=(7,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1285500  inst.: 107720727 (ipc=83.8) sim_rate=90597 (inst/sec) elapsed = 0:0:19:49 / Fri Apr 13 00:11:44 2018
GPGPU-Sim PTX: 109000000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1286500  inst.: 107797582 (ipc=83.8) sim_rate=90586 (inst/sec) elapsed = 0:0:19:50 / Fri Apr 13 00:11:45 2018
GPGPU-Sim PTX: 109100000 instructions simulated : ctaid=(2,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1287500  inst.: 107878802 (ipc=83.8) sim_rate=90578 (inst/sec) elapsed = 0:0:19:51 / Fri Apr 13 00:11:46 2018
GPGPU-Sim uArch: cycles simulated: 1288500  inst.: 107954729 (ipc=83.8) sim_rate=90566 (inst/sec) elapsed = 0:0:19:52 / Fri Apr 13 00:11:47 2018
GPGPU-Sim PTX: 109200000 instructions simulated : ctaid=(6,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1290000  inst.: 108065231 (ipc=83.8) sim_rate=90582 (inst/sec) elapsed = 0:0:19:53 / Fri Apr 13 00:11:48 2018
GPGPU-Sim PTX: 109300000 instructions simulated : ctaid=(5,1,0) tid=(4,5,0)
GPGPU-Sim PTX: 109400000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1291500  inst.: 108177047 (ipc=83.8) sim_rate=90600 (inst/sec) elapsed = 0:0:19:54 / Fri Apr 13 00:11:49 2018
GPGPU-Sim uArch: cycles simulated: 1292500  inst.: 108259443 (ipc=83.8) sim_rate=90593 (inst/sec) elapsed = 0:0:19:55 / Fri Apr 13 00:11:50 2018
GPGPU-Sim PTX: 109500000 instructions simulated : ctaid=(4,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1293500  inst.: 108341154 (ipc=83.8) sim_rate=90586 (inst/sec) elapsed = 0:0:19:56 / Fri Apr 13 00:11:51 2018
GPGPU-Sim PTX: 109600000 instructions simulated : ctaid=(1,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1295000  inst.: 108449640 (ipc=83.7) sim_rate=90601 (inst/sec) elapsed = 0:0:19:57 / Fri Apr 13 00:11:52 2018
GPGPU-Sim PTX: 109700000 instructions simulated : ctaid=(8,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1296000  inst.: 108534078 (ipc=83.7) sim_rate=90596 (inst/sec) elapsed = 0:0:19:58 / Fri Apr 13 00:11:53 2018
GPGPU-Sim PTX: 109800000 instructions simulated : ctaid=(8,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1297500  inst.: 108652176 (ipc=83.7) sim_rate=90618 (inst/sec) elapsed = 0:0:19:59 / Fri Apr 13 00:11:54 2018
GPGPU-Sim PTX: 109900000 instructions simulated : ctaid=(8,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1298500  inst.: 108729997 (ipc=83.7) sim_rate=90608 (inst/sec) elapsed = 0:0:20:00 / Fri Apr 13 00:11:55 2018
GPGPU-Sim PTX: 110000000 instructions simulated : ctaid=(5,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1299500  inst.: 108812637 (ipc=83.7) sim_rate=90601 (inst/sec) elapsed = 0:0:20:01 / Fri Apr 13 00:11:56 2018
GPGPU-Sim PTX: 110100000 instructions simulated : ctaid=(2,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1301000  inst.: 108934059 (ipc=83.7) sim_rate=90627 (inst/sec) elapsed = 0:0:20:02 / Fri Apr 13 00:11:57 2018
GPGPU-Sim PTX: 110200000 instructions simulated : ctaid=(5,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1302000  inst.: 109014493 (ipc=83.7) sim_rate=90618 (inst/sec) elapsed = 0:0:20:03 / Fri Apr 13 00:11:58 2018
GPGPU-Sim PTX: 110300000 instructions simulated : ctaid=(2,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1303500  inst.: 109126447 (ipc=83.7) sim_rate=90636 (inst/sec) elapsed = 0:0:20:04 / Fri Apr 13 00:11:59 2018
GPGPU-Sim PTX: 110400000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1304500  inst.: 109203490 (ipc=83.7) sim_rate=90625 (inst/sec) elapsed = 0:0:20:05 / Fri Apr 13 00:12:00 2018
GPGPU-Sim PTX: 110500000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1306000  inst.: 109317715 (ipc=83.7) sim_rate=90644 (inst/sec) elapsed = 0:0:20:06 / Fri Apr 13 00:12:01 2018
GPGPU-Sim PTX: 110600000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1307000  inst.: 109393338 (ipc=83.7) sim_rate=90632 (inst/sec) elapsed = 0:0:20:07 / Fri Apr 13 00:12:02 2018
GPGPU-Sim PTX: 110700000 instructions simulated : ctaid=(4,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1308500  inst.: 109504530 (ipc=83.7) sim_rate=90649 (inst/sec) elapsed = 0:0:20:08 / Fri Apr 13 00:12:03 2018
GPGPU-Sim PTX: 110800000 instructions simulated : ctaid=(7,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1309500  inst.: 109584573 (ipc=83.7) sim_rate=90640 (inst/sec) elapsed = 0:0:20:09 / Fri Apr 13 00:12:04 2018
GPGPU-Sim PTX: 110900000 instructions simulated : ctaid=(5,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1311000  inst.: 109706969 (ipc=83.7) sim_rate=90666 (inst/sec) elapsed = 0:0:20:10 / Fri Apr 13 00:12:05 2018
GPGPU-Sim PTX: 111000000 instructions simulated : ctaid=(1,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1312000  inst.: 109786952 (ipc=83.7) sim_rate=90658 (inst/sec) elapsed = 0:0:20:11 / Fri Apr 13 00:12:06 2018
GPGPU-Sim PTX: 111100000 instructions simulated : ctaid=(6,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1313000  inst.: 109868646 (ipc=83.7) sim_rate=90650 (inst/sec) elapsed = 0:0:20:12 / Fri Apr 13 00:12:07 2018
GPGPU-Sim PTX: 111200000 instructions simulated : ctaid=(1,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1314000  inst.: 109946460 (ipc=83.7) sim_rate=90640 (inst/sec) elapsed = 0:0:20:13 / Fri Apr 13 00:12:08 2018
GPGPU-Sim PTX: 111300000 instructions simulated : ctaid=(4,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1315500  inst.: 110060410 (ipc=83.7) sim_rate=90659 (inst/sec) elapsed = 0:0:20:14 / Fri Apr 13 00:12:09 2018
GPGPU-Sim PTX: 111400000 instructions simulated : ctaid=(1,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1316500  inst.: 110130402 (ipc=83.7) sim_rate=90642 (inst/sec) elapsed = 0:0:20:15 / Fri Apr 13 00:12:10 2018
GPGPU-Sim PTX: 111500000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1318000  inst.: 110243789 (ipc=83.6) sim_rate=90661 (inst/sec) elapsed = 0:0:20:16 / Fri Apr 13 00:12:11 2018
GPGPU-Sim PTX: 111600000 instructions simulated : ctaid=(4,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1319000  inst.: 110323240 (ipc=83.6) sim_rate=90651 (inst/sec) elapsed = 0:0:20:17 / Fri Apr 13 00:12:12 2018
GPGPU-Sim PTX: 111700000 instructions simulated : ctaid=(8,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1320500  inst.: 110436536 (ipc=83.6) sim_rate=90670 (inst/sec) elapsed = 0:0:20:18 / Fri Apr 13 00:12:13 2018
GPGPU-Sim PTX: 111800000 instructions simulated : ctaid=(2,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1322000  inst.: 110547872 (ipc=83.6) sim_rate=90687 (inst/sec) elapsed = 0:0:20:19 / Fri Apr 13 00:12:14 2018
GPGPU-Sim PTX: 111900000 instructions simulated : ctaid=(0,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1323000  inst.: 110626619 (ipc=83.6) sim_rate=90677 (inst/sec) elapsed = 0:0:20:20 / Fri Apr 13 00:12:15 2018
GPGPU-Sim PTX: 112000000 instructions simulated : ctaid=(7,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1324500  inst.: 110738496 (ipc=83.6) sim_rate=90694 (inst/sec) elapsed = 0:0:20:21 / Fri Apr 13 00:12:16 2018
GPGPU-Sim PTX: 112100000 instructions simulated : ctaid=(8,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1325500  inst.: 110822062 (ipc=83.6) sim_rate=90689 (inst/sec) elapsed = 0:0:20:22 / Fri Apr 13 00:12:17 2018
GPGPU-Sim uArch: cycles simulated: 1326500  inst.: 110896034 (ipc=83.6) sim_rate=90675 (inst/sec) elapsed = 0:0:20:23 / Fri Apr 13 00:12:18 2018
GPGPU-Sim PTX: 112200000 instructions simulated : ctaid=(6,7,0) tid=(6,0,0)
GPGPU-Sim PTX: 112300000 instructions simulated : ctaid=(2,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1328000  inst.: 111022301 (ipc=83.6) sim_rate=90704 (inst/sec) elapsed = 0:0:20:24 / Fri Apr 13 00:12:19 2018
GPGPU-Sim uArch: cycles simulated: 1329000  inst.: 111100409 (ipc=83.6) sim_rate=90694 (inst/sec) elapsed = 0:0:20:25 / Fri Apr 13 00:12:20 2018
GPGPU-Sim PTX: 112400000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1330000  inst.: 111177713 (ipc=83.6) sim_rate=90683 (inst/sec) elapsed = 0:0:20:26 / Fri Apr 13 00:12:21 2018
GPGPU-Sim PTX: 112500000 instructions simulated : ctaid=(1,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1331500  inst.: 111291012 (ipc=83.6) sim_rate=90701 (inst/sec) elapsed = 0:0:20:27 / Fri Apr 13 00:12:22 2018
GPGPU-Sim PTX: 112600000 instructions simulated : ctaid=(6,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1332500  inst.: 111374375 (ipc=83.6) sim_rate=90695 (inst/sec) elapsed = 0:0:20:28 / Fri Apr 13 00:12:23 2018
GPGPU-Sim PTX: 112700000 instructions simulated : ctaid=(2,2,0) tid=(0,5,0)
GPGPU-Sim PTX: 112800000 instructions simulated : ctaid=(3,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1334000  inst.: 111495885 (ipc=83.6) sim_rate=90720 (inst/sec) elapsed = 0:0:20:29 / Fri Apr 13 00:12:24 2018
GPGPU-Sim uArch: cycles simulated: 1335000  inst.: 111574549 (ipc=83.6) sim_rate=90711 (inst/sec) elapsed = 0:0:20:30 / Fri Apr 13 00:12:25 2018
GPGPU-Sim PTX: 112900000 instructions simulated : ctaid=(8,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1336000  inst.: 111640970 (ipc=83.6) sim_rate=90691 (inst/sec) elapsed = 0:0:20:31 / Fri Apr 13 00:12:26 2018
GPGPU-Sim PTX: 113000000 instructions simulated : ctaid=(3,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1337500  inst.: 111758401 (ipc=83.6) sim_rate=90712 (inst/sec) elapsed = 0:0:20:32 / Fri Apr 13 00:12:27 2018
GPGPU-Sim PTX: 113100000 instructions simulated : ctaid=(3,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1338500  inst.: 111832405 (ipc=83.6) sim_rate=90699 (inst/sec) elapsed = 0:0:20:33 / Fri Apr 13 00:12:28 2018
GPGPU-Sim PTX: 113200000 instructions simulated : ctaid=(5,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1340000  inst.: 111946055 (ipc=83.5) sim_rate=90718 (inst/sec) elapsed = 0:0:20:34 / Fri Apr 13 00:12:29 2018
GPGPU-Sim PTX: 113300000 instructions simulated : ctaid=(6,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1341000  inst.: 112026344 (ipc=83.5) sim_rate=90709 (inst/sec) elapsed = 0:0:20:35 / Fri Apr 13 00:12:30 2018
GPGPU-Sim PTX: 113400000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1342000  inst.: 112107804 (ipc=83.5) sim_rate=90702 (inst/sec) elapsed = 0:0:20:36 / Fri Apr 13 00:12:31 2018
GPGPU-Sim PTX: 113500000 instructions simulated : ctaid=(8,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1343500  inst.: 112216746 (ipc=83.5) sim_rate=90716 (inst/sec) elapsed = 0:0:20:37 / Fri Apr 13 00:12:32 2018
GPGPU-Sim PTX: 113600000 instructions simulated : ctaid=(2,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1344500  inst.: 112291255 (ipc=83.5) sim_rate=90703 (inst/sec) elapsed = 0:0:20:38 / Fri Apr 13 00:12:33 2018
GPGPU-Sim PTX: 113700000 instructions simulated : ctaid=(7,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1346000  inst.: 112400581 (ipc=83.5) sim_rate=90718 (inst/sec) elapsed = 0:0:20:39 / Fri Apr 13 00:12:34 2018
GPGPU-Sim PTX: 113800000 instructions simulated : ctaid=(2,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1347500  inst.: 112507236 (ipc=83.5) sim_rate=90731 (inst/sec) elapsed = 0:0:20:40 / Fri Apr 13 00:12:35 2018
GPGPU-Sim PTX: 113900000 instructions simulated : ctaid=(0,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1348500  inst.: 112595622 (ipc=83.5) sim_rate=90729 (inst/sec) elapsed = 0:0:20:41 / Fri Apr 13 00:12:36 2018
GPGPU-Sim PTX: 114000000 instructions simulated : ctaid=(4,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1350000  inst.: 112723258 (ipc=83.5) sim_rate=90759 (inst/sec) elapsed = 0:0:20:42 / Fri Apr 13 00:12:37 2018
GPGPU-Sim PTX: 114100000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1351000  inst.: 112807877 (ipc=83.5) sim_rate=90754 (inst/sec) elapsed = 0:0:20:43 / Fri Apr 13 00:12:38 2018
GPGPU-Sim PTX: 114200000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1352000  inst.: 112886088 (ipc=83.5) sim_rate=90744 (inst/sec) elapsed = 0:0:20:44 / Fri Apr 13 00:12:39 2018
GPGPU-Sim PTX: 114300000 instructions simulated : ctaid=(3,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1353500  inst.: 112984558 (ipc=83.5) sim_rate=90750 (inst/sec) elapsed = 0:0:20:45 / Fri Apr 13 00:12:40 2018
GPGPU-Sim PTX: 114400000 instructions simulated : ctaid=(3,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1355000  inst.: 113096048 (ipc=83.5) sim_rate=90767 (inst/sec) elapsed = 0:0:20:46 / Fri Apr 13 00:12:41 2018
GPGPU-Sim PTX: 114500000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1356000  inst.: 113179448 (ipc=83.5) sim_rate=90761 (inst/sec) elapsed = 0:0:20:47 / Fri Apr 13 00:12:42 2018
GPGPU-Sim PTX: 114600000 instructions simulated : ctaid=(1,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1357000  inst.: 113260730 (ipc=83.5) sim_rate=90753 (inst/sec) elapsed = 0:0:20:48 / Fri Apr 13 00:12:43 2018
GPGPU-Sim uArch: cycles simulated: 1358000  inst.: 113341316 (ipc=83.5) sim_rate=90745 (inst/sec) elapsed = 0:0:20:49 / Fri Apr 13 00:12:44 2018
GPGPU-Sim PTX: 114700000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 114800000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1359500  inst.: 113457374 (ipc=83.5) sim_rate=90765 (inst/sec) elapsed = 0:0:20:50 / Fri Apr 13 00:12:45 2018
GPGPU-Sim PTX: 114900000 instructions simulated : ctaid=(0,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1361000  inst.: 113563241 (ipc=83.4) sim_rate=90777 (inst/sec) elapsed = 0:0:20:51 / Fri Apr 13 00:12:46 2018
GPGPU-Sim uArch: cycles simulated: 1362000  inst.: 113646954 (ipc=83.4) sim_rate=90772 (inst/sec) elapsed = 0:0:20:52 / Fri Apr 13 00:12:47 2018
GPGPU-Sim PTX: 115000000 instructions simulated : ctaid=(4,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1363000  inst.: 113723048 (ipc=83.4) sim_rate=90760 (inst/sec) elapsed = 0:0:20:53 / Fri Apr 13 00:12:48 2018
GPGPU-Sim PTX: 115100000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim PTX: 115200000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1364500  inst.: 113842827 (ipc=83.4) sim_rate=90783 (inst/sec) elapsed = 0:0:20:54 / Fri Apr 13 00:12:49 2018
GPGPU-Sim uArch: cycles simulated: 1365500  inst.: 113915118 (ipc=83.4) sim_rate=90769 (inst/sec) elapsed = 0:0:20:55 / Fri Apr 13 00:12:50 2018
GPGPU-Sim PTX: 115300000 instructions simulated : ctaid=(5,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1367000  inst.: 114028893 (ipc=83.4) sim_rate=90787 (inst/sec) elapsed = 0:0:20:56 / Fri Apr 13 00:12:51 2018
GPGPU-Sim PTX: 115400000 instructions simulated : ctaid=(7,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1368000  inst.: 114109621 (ipc=83.4) sim_rate=90779 (inst/sec) elapsed = 0:0:20:57 / Fri Apr 13 00:12:52 2018
GPGPU-Sim PTX: 115500000 instructions simulated : ctaid=(1,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1369500  inst.: 114230498 (ipc=83.4) sim_rate=90803 (inst/sec) elapsed = 0:0:20:58 / Fri Apr 13 00:12:53 2018
GPGPU-Sim PTX: 115600000 instructions simulated : ctaid=(5,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1370500  inst.: 114297985 (ipc=83.4) sim_rate=90784 (inst/sec) elapsed = 0:0:20:59 / Fri Apr 13 00:12:54 2018
GPGPU-Sim PTX: 115700000 instructions simulated : ctaid=(0,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1372000  inst.: 114407772 (ipc=83.4) sim_rate=90799 (inst/sec) elapsed = 0:0:21:00 / Fri Apr 13 00:12:55 2018
GPGPU-Sim PTX: 115800000 instructions simulated : ctaid=(7,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1373500  inst.: 114525203 (ipc=83.4) sim_rate=90820 (inst/sec) elapsed = 0:0:21:01 / Fri Apr 13 00:12:56 2018
GPGPU-Sim PTX: 115900000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1374500  inst.: 114602277 (ipc=83.4) sim_rate=90810 (inst/sec) elapsed = 0:0:21:02 / Fri Apr 13 00:12:57 2018
GPGPU-Sim PTX: 116000000 instructions simulated : ctaid=(7,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 116100000 instructions simulated : ctaid=(6,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1376000  inst.: 114724272 (ipc=83.4) sim_rate=90834 (inst/sec) elapsed = 0:0:21:03 / Fri Apr 13 00:12:58 2018
GPGPU-Sim uArch: cycles simulated: 1377000  inst.: 114804539 (ipc=83.4) sim_rate=90826 (inst/sec) elapsed = 0:0:21:04 / Fri Apr 13 00:12:59 2018
GPGPU-Sim PTX: 116200000 instructions simulated : ctaid=(2,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1378000  inst.: 114888628 (ipc=83.4) sim_rate=90821 (inst/sec) elapsed = 0:0:21:05 / Fri Apr 13 00:13:00 2018
GPGPU-Sim PTX: 116300000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1379500  inst.: 115004456 (ipc=83.4) sim_rate=90840 (inst/sec) elapsed = 0:0:21:06 / Fri Apr 13 00:13:01 2018
GPGPU-Sim PTX: 116400000 instructions simulated : ctaid=(7,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1380500  inst.: 115071393 (ipc=83.4) sim_rate=90821 (inst/sec) elapsed = 0:0:21:07 / Fri Apr 13 00:13:02 2018
GPGPU-Sim PTX: 116500000 instructions simulated : ctaid=(1,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1382000  inst.: 115178042 (ipc=83.3) sim_rate=90834 (inst/sec) elapsed = 0:0:21:08 / Fri Apr 13 00:13:03 2018
GPGPU-Sim PTX: 116600000 instructions simulated : ctaid=(1,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1383000  inst.: 115258999 (ipc=83.3) sim_rate=90826 (inst/sec) elapsed = 0:0:21:09 / Fri Apr 13 00:13:04 2018
GPGPU-Sim PTX: 116700000 instructions simulated : ctaid=(2,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1384000  inst.: 115337294 (ipc=83.3) sim_rate=90816 (inst/sec) elapsed = 0:0:21:10 / Fri Apr 13 00:13:05 2018
GPGPU-Sim PTX: 116800000 instructions simulated : ctaid=(4,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1385500  inst.: 115464346 (ipc=83.3) sim_rate=90845 (inst/sec) elapsed = 0:0:21:11 / Fri Apr 13 00:13:06 2018
GPGPU-Sim PTX: 116900000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1387000  inst.: 115584797 (ipc=83.3) sim_rate=90868 (inst/sec) elapsed = 0:0:21:12 / Fri Apr 13 00:13:07 2018
GPGPU-Sim PTX: 117000000 instructions simulated : ctaid=(2,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1388000  inst.: 115670274 (ipc=83.3) sim_rate=90864 (inst/sec) elapsed = 0:0:21:13 / Fri Apr 13 00:13:08 2018
GPGPU-Sim PTX: 117100000 instructions simulated : ctaid=(4,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1389000  inst.: 115749948 (ipc=83.3) sim_rate=90855 (inst/sec) elapsed = 0:0:21:14 / Fri Apr 13 00:13:09 2018
GPGPU-Sim PTX: 117200000 instructions simulated : ctaid=(6,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1390500  inst.: 115866234 (ipc=83.3) sim_rate=90875 (inst/sec) elapsed = 0:0:21:15 / Fri Apr 13 00:13:10 2018
GPGPU-Sim PTX: 117300000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1391500  inst.: 115950138 (ipc=83.3) sim_rate=90870 (inst/sec) elapsed = 0:0:21:16 / Fri Apr 13 00:13:11 2018
GPGPU-Sim PTX: 117400000 instructions simulated : ctaid=(8,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1392500  inst.: 116031205 (ipc=83.3) sim_rate=90862 (inst/sec) elapsed = 0:0:21:17 / Fri Apr 13 00:13:12 2018
GPGPU-Sim PTX: 117500000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1394000  inst.: 116151166 (ipc=83.3) sim_rate=90885 (inst/sec) elapsed = 0:0:21:18 / Fri Apr 13 00:13:13 2018
GPGPU-Sim PTX: 117600000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1395000  inst.: 116235089 (ipc=83.3) sim_rate=90879 (inst/sec) elapsed = 0:0:21:19 / Fri Apr 13 00:13:14 2018
GPGPU-Sim PTX: 117700000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1396500  inst.: 116353347 (ipc=83.3) sim_rate=90901 (inst/sec) elapsed = 0:0:21:20 / Fri Apr 13 00:13:15 2018
GPGPU-Sim PTX: 117800000 instructions simulated : ctaid=(8,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1398000  inst.: 116473628 (ipc=83.3) sim_rate=90923 (inst/sec) elapsed = 0:0:21:21 / Fri Apr 13 00:13:16 2018
GPGPU-Sim PTX: 117900000 instructions simulated : ctaid=(5,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1399000  inst.: 116553364 (ipc=83.3) sim_rate=90915 (inst/sec) elapsed = 0:0:21:22 / Fri Apr 13 00:13:17 2018
GPGPU-Sim PTX: 118000000 instructions simulated : ctaid=(3,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1400500  inst.: 116672507 (ipc=83.3) sim_rate=90937 (inst/sec) elapsed = 0:0:21:23 / Fri Apr 13 00:13:18 2018
GPGPU-Sim PTX: 118100000 instructions simulated : ctaid=(7,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1401500  inst.: 116751884 (ipc=83.3) sim_rate=90928 (inst/sec) elapsed = 0:0:21:24 / Fri Apr 13 00:13:19 2018
GPGPU-Sim PTX: 118200000 instructions simulated : ctaid=(0,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1403000  inst.: 116872701 (ipc=83.3) sim_rate=90951 (inst/sec) elapsed = 0:0:21:25 / Fri Apr 13 00:13:20 2018
GPGPU-Sim PTX: 118300000 instructions simulated : ctaid=(7,6,0) tid=(4,7,0)
GPGPU-Sim PTX: 118400000 instructions simulated : ctaid=(2,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1404500  inst.: 116991861 (ipc=83.3) sim_rate=90973 (inst/sec) elapsed = 0:0:21:26 / Fri Apr 13 00:13:21 2018
GPGPU-Sim PTX: 118500000 instructions simulated : ctaid=(2,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1405500  inst.: 117073751 (ipc=83.3) sim_rate=90966 (inst/sec) elapsed = 0:0:21:27 / Fri Apr 13 00:13:22 2018
GPGPU-Sim uArch: cycles simulated: 1406500  inst.: 117148653 (ipc=83.3) sim_rate=90953 (inst/sec) elapsed = 0:0:21:28 / Fri Apr 13 00:13:23 2018
GPGPU-Sim PTX: 118600000 instructions simulated : ctaid=(0,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1408000  inst.: 117260472 (ipc=83.3) sim_rate=90970 (inst/sec) elapsed = 0:0:21:29 / Fri Apr 13 00:13:24 2018
GPGPU-Sim PTX: 118700000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1409000  inst.: 117346782 (ipc=83.3) sim_rate=90966 (inst/sec) elapsed = 0:0:21:30 / Fri Apr 13 00:13:25 2018
GPGPU-Sim PTX: 118800000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1410500  inst.: 117456490 (ipc=83.3) sim_rate=90981 (inst/sec) elapsed = 0:0:21:31 / Fri Apr 13 00:13:26 2018
GPGPU-Sim PTX: 118900000 instructions simulated : ctaid=(7,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1411500  inst.: 117549501 (ipc=83.3) sim_rate=90982 (inst/sec) elapsed = 0:0:21:32 / Fri Apr 13 00:13:27 2018
GPGPU-Sim PTX: 119000000 instructions simulated : ctaid=(1,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1412500  inst.: 117627184 (ipc=83.3) sim_rate=90972 (inst/sec) elapsed = 0:0:21:33 / Fri Apr 13 00:13:28 2018
GPGPU-Sim PTX: 119100000 instructions simulated : ctaid=(2,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1414000  inst.: 117752820 (ipc=83.3) sim_rate=90999 (inst/sec) elapsed = 0:0:21:34 / Fri Apr 13 00:13:29 2018
GPGPU-Sim PTX: 119200000 instructions simulated : ctaid=(3,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1415000  inst.: 117840009 (ipc=83.3) sim_rate=90996 (inst/sec) elapsed = 0:0:21:35 / Fri Apr 13 00:13:30 2018
GPGPU-Sim PTX: 119300000 instructions simulated : ctaid=(8,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1416000  inst.: 117927075 (ipc=83.3) sim_rate=90993 (inst/sec) elapsed = 0:0:21:36 / Fri Apr 13 00:13:31 2018
GPGPU-Sim PTX: 119400000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1417500  inst.: 118038403 (ipc=83.3) sim_rate=91008 (inst/sec) elapsed = 0:0:21:37 / Fri Apr 13 00:13:32 2018
GPGPU-Sim PTX: 119500000 instructions simulated : ctaid=(4,5,0) tid=(5,3,0)
GPGPU-Sim PTX: 119600000 instructions simulated : ctaid=(7,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1419000  inst.: 118160960 (ipc=83.3) sim_rate=91033 (inst/sec) elapsed = 0:0:21:38 / Fri Apr 13 00:13:33 2018
GPGPU-Sim uArch: cycles simulated: 1420000  inst.: 118240933 (ipc=83.3) sim_rate=91024 (inst/sec) elapsed = 0:0:21:39 / Fri Apr 13 00:13:34 2018
GPGPU-Sim PTX: 119700000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim PTX: 119800000 instructions simulated : ctaid=(8,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1421500  inst.: 118368189 (ipc=83.3) sim_rate=91052 (inst/sec) elapsed = 0:0:21:40 / Fri Apr 13 00:13:35 2018
GPGPU-Sim PTX: 119900000 instructions simulated : ctaid=(7,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1422500  inst.: 118447106 (ipc=83.3) sim_rate=91043 (inst/sec) elapsed = 0:0:21:41 / Fri Apr 13 00:13:36 2018
GPGPU-Sim PTX: 120000000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1424000  inst.: 118564662 (ipc=83.3) sim_rate=91063 (inst/sec) elapsed = 0:0:21:42 / Fri Apr 13 00:13:37 2018
GPGPU-Sim uArch: cycles simulated: 1425000  inst.: 118632874 (ipc=83.3) sim_rate=91045 (inst/sec) elapsed = 0:0:21:43 / Fri Apr 13 00:13:38 2018
GPGPU-Sim PTX: 120100000 instructions simulated : ctaid=(0,3,0) tid=(4,4,0)
GPGPU-Sim PTX: 120200000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1426500  inst.: 118745415 (ipc=83.2) sim_rate=91062 (inst/sec) elapsed = 0:0:21:44 / Fri Apr 13 00:13:39 2018
GPGPU-Sim uArch: cycles simulated: 1427500  inst.: 118820211 (ipc=83.2) sim_rate=91049 (inst/sec) elapsed = 0:0:21:45 / Fri Apr 13 00:13:40 2018
GPGPU-Sim PTX: 120300000 instructions simulated : ctaid=(0,4,0) tid=(5,2,0)
GPGPU-Sim PTX: 120400000 instructions simulated : ctaid=(5,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1429000  inst.: 118939168 (ipc=83.2) sim_rate=91071 (inst/sec) elapsed = 0:0:21:46 / Fri Apr 13 00:13:41 2018
GPGPU-Sim PTX: 120500000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1430500  inst.: 119063178 (ipc=83.2) sim_rate=91096 (inst/sec) elapsed = 0:0:21:47 / Fri Apr 13 00:13:42 2018
GPGPU-Sim PTX: 120600000 instructions simulated : ctaid=(2,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1431500  inst.: 119142645 (ipc=83.2) sim_rate=91087 (inst/sec) elapsed = 0:0:21:48 / Fri Apr 13 00:13:43 2018
GPGPU-Sim PTX: 120700000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1433000  inst.: 119254780 (ipc=83.2) sim_rate=91103 (inst/sec) elapsed = 0:0:21:49 / Fri Apr 13 00:13:44 2018
GPGPU-Sim PTX: 120800000 instructions simulated : ctaid=(4,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1434000  inst.: 119339465 (ipc=83.2) sim_rate=91098 (inst/sec) elapsed = 0:0:21:50 / Fri Apr 13 00:13:45 2018
GPGPU-Sim PTX: 120900000 instructions simulated : ctaid=(7,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1435500  inst.: 119463439 (ipc=83.2) sim_rate=91123 (inst/sec) elapsed = 0:0:21:51 / Fri Apr 13 00:13:46 2018
GPGPU-Sim PTX: 121000000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1437000  inst.: 119582801 (ipc=83.2) sim_rate=91145 (inst/sec) elapsed = 0:0:21:52 / Fri Apr 13 00:13:47 2018
GPGPU-Sim PTX: 121100000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1438000  inst.: 119661615 (ipc=83.2) sim_rate=91136 (inst/sec) elapsed = 0:0:21:53 / Fri Apr 13 00:13:48 2018
GPGPU-Sim PTX: 121200000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1439500  inst.: 119782316 (ipc=83.2) sim_rate=91158 (inst/sec) elapsed = 0:0:21:54 / Fri Apr 13 00:13:49 2018
GPGPU-Sim PTX: 121300000 instructions simulated : ctaid=(5,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1441000  inst.: 119897875 (ipc=83.2) sim_rate=91177 (inst/sec) elapsed = 0:0:21:55 / Fri Apr 13 00:13:50 2018
GPGPU-Sim PTX: 121400000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1442000  inst.: 119983067 (ipc=83.2) sim_rate=91172 (inst/sec) elapsed = 0:0:21:56 / Fri Apr 13 00:13:51 2018
GPGPU-Sim PTX: 121500000 instructions simulated : ctaid=(8,4,0) tid=(0,1,0)
GPGPU-Sim PTX: 121600000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1443500  inst.: 120105763 (ipc=83.2) sim_rate=91196 (inst/sec) elapsed = 0:0:21:57 / Fri Apr 13 00:13:52 2018
GPGPU-Sim uArch: cycles simulated: 1444500  inst.: 120183361 (ipc=83.2) sim_rate=91186 (inst/sec) elapsed = 0:0:21:58 / Fri Apr 13 00:13:53 2018
GPGPU-Sim PTX: 121700000 instructions simulated : ctaid=(0,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1446000  inst.: 120296188 (ipc=83.2) sim_rate=91202 (inst/sec) elapsed = 0:0:21:59 / Fri Apr 13 00:13:54 2018
GPGPU-Sim PTX: 121800000 instructions simulated : ctaid=(3,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1447000  inst.: 120380115 (ipc=83.2) sim_rate=91197 (inst/sec) elapsed = 0:0:22:00 / Fri Apr 13 00:13:55 2018
GPGPU-Sim PTX: 121900000 instructions simulated : ctaid=(1,4,0) tid=(0,1,0)
GPGPU-Sim PTX: 122000000 instructions simulated : ctaid=(7,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1448500  inst.: 120497266 (ipc=83.2) sim_rate=91216 (inst/sec) elapsed = 0:0:22:01 / Fri Apr 13 00:13:56 2018
GPGPU-Sim uArch: cycles simulated: 1449500  inst.: 120583118 (ipc=83.2) sim_rate=91212 (inst/sec) elapsed = 0:0:22:02 / Fri Apr 13 00:13:57 2018
GPGPU-Sim PTX: 122100000 instructions simulated : ctaid=(2,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1450500  inst.: 120661617 (ipc=83.2) sim_rate=91203 (inst/sec) elapsed = 0:0:22:03 / Fri Apr 13 00:13:58 2018
GPGPU-Sim PTX: 122200000 instructions simulated : ctaid=(8,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1452000  inst.: 120774531 (ipc=83.2) sim_rate=91219 (inst/sec) elapsed = 0:0:22:04 / Fri Apr 13 00:13:59 2018
GPGPU-Sim PTX: 122300000 instructions simulated : ctaid=(7,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1453000  inst.: 120848972 (ipc=83.2) sim_rate=91206 (inst/sec) elapsed = 0:0:22:05 / Fri Apr 13 00:14:00 2018
GPGPU-Sim PTX: 122400000 instructions simulated : ctaid=(1,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1454500  inst.: 120967618 (ipc=83.2) sim_rate=91227 (inst/sec) elapsed = 0:0:22:06 / Fri Apr 13 00:14:01 2018
GPGPU-Sim PTX: 122500000 instructions simulated : ctaid=(6,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1455500  inst.: 121037193 (ipc=83.2) sim_rate=91211 (inst/sec) elapsed = 0:0:22:07 / Fri Apr 13 00:14:02 2018
GPGPU-Sim PTX: 122600000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1457000  inst.: 121166734 (ipc=83.2) sim_rate=91240 (inst/sec) elapsed = 0:0:22:08 / Fri Apr 13 00:14:03 2018
GPGPU-Sim PTX: 122700000 instructions simulated : ctaid=(0,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1458000  inst.: 121250556 (ipc=83.2) sim_rate=91234 (inst/sec) elapsed = 0:0:22:09 / Fri Apr 13 00:14:04 2018
GPGPU-Sim PTX: 122800000 instructions simulated : ctaid=(8,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1459000  inst.: 121329385 (ipc=83.2) sim_rate=91225 (inst/sec) elapsed = 0:0:22:10 / Fri Apr 13 00:14:05 2018
GPGPU-Sim PTX: 122900000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1460500  inst.: 121431960 (ipc=83.1) sim_rate=91233 (inst/sec) elapsed = 0:0:22:11 / Fri Apr 13 00:14:06 2018
GPGPU-Sim PTX: 123000000 instructions simulated : ctaid=(5,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1461500  inst.: 121506375 (ipc=83.1) sim_rate=91221 (inst/sec) elapsed = 0:0:22:12 / Fri Apr 13 00:14:07 2018
GPGPU-Sim PTX: 123100000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1463000  inst.: 121626533 (ipc=83.1) sim_rate=91242 (inst/sec) elapsed = 0:0:22:13 / Fri Apr 13 00:14:08 2018
GPGPU-Sim PTX: 123200000 instructions simulated : ctaid=(6,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1464000  inst.: 121698108 (ipc=83.1) sim_rate=91227 (inst/sec) elapsed = 0:0:22:14 / Fri Apr 13 00:14:09 2018
GPGPU-Sim PTX: 123300000 instructions simulated : ctaid=(6,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1465000  inst.: 121782215 (ipc=83.1) sim_rate=91222 (inst/sec) elapsed = 0:0:22:15 / Fri Apr 13 00:14:10 2018
GPGPU-Sim PTX: 123400000 instructions simulated : ctaid=(6,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1466500  inst.: 121890920 (ipc=83.1) sim_rate=91235 (inst/sec) elapsed = 0:0:22:16 / Fri Apr 13 00:14:11 2018
GPGPU-Sim PTX: 123500000 instructions simulated : ctaid=(3,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1468000  inst.: 122009326 (ipc=83.1) sim_rate=91256 (inst/sec) elapsed = 0:0:22:17 / Fri Apr 13 00:14:12 2018
GPGPU-Sim PTX: 123600000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1469000  inst.: 122080376 (ipc=83.1) sim_rate=91240 (inst/sec) elapsed = 0:0:22:18 / Fri Apr 13 00:14:13 2018
GPGPU-Sim PTX: 123700000 instructions simulated : ctaid=(3,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1470500  inst.: 122189831 (ipc=83.1) sim_rate=91254 (inst/sec) elapsed = 0:0:22:19 / Fri Apr 13 00:14:14 2018
GPGPU-Sim PTX: 123800000 instructions simulated : ctaid=(3,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1471500  inst.: 122269605 (ipc=83.1) sim_rate=91245 (inst/sec) elapsed = 0:0:22:20 / Fri Apr 13 00:14:15 2018
GPGPU-Sim uArch: cycles simulated: 1472500  inst.: 122350063 (ipc=83.1) sim_rate=91237 (inst/sec) elapsed = 0:0:22:21 / Fri Apr 13 00:14:16 2018
GPGPU-Sim PTX: 123900000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 124000000 instructions simulated : ctaid=(4,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1474000  inst.: 122470862 (ipc=83.1) sim_rate=91259 (inst/sec) elapsed = 0:0:22:22 / Fri Apr 13 00:14:17 2018
GPGPU-Sim PTX: 124100000 instructions simulated : ctaid=(1,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1475000  inst.: 122549579 (ipc=83.1) sim_rate=91250 (inst/sec) elapsed = 0:0:22:23 / Fri Apr 13 00:14:18 2018
GPGPU-Sim PTX: 124200000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1476500  inst.: 122676638 (ipc=83.1) sim_rate=91277 (inst/sec) elapsed = 0:0:22:24 / Fri Apr 13 00:14:19 2018
GPGPU-Sim PTX: 124300000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1477500  inst.: 122754530 (ipc=83.1) sim_rate=91267 (inst/sec) elapsed = 0:0:22:25 / Fri Apr 13 00:14:20 2018
GPGPU-Sim PTX: 124400000 instructions simulated : ctaid=(0,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1479000  inst.: 122872487 (ipc=83.1) sim_rate=91287 (inst/sec) elapsed = 0:0:22:26 / Fri Apr 13 00:14:21 2018
GPGPU-Sim PTX: 124500000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1480000  inst.: 122947143 (ipc=83.1) sim_rate=91274 (inst/sec) elapsed = 0:0:22:27 / Fri Apr 13 00:14:22 2018
GPGPU-Sim uArch: cycles simulated: 1481000  inst.: 123024490 (ipc=83.1) sim_rate=91264 (inst/sec) elapsed = 0:0:22:28 / Fri Apr 13 00:14:23 2018
GPGPU-Sim PTX: 124600000 instructions simulated : ctaid=(5,6,0) tid=(5,2,0)
GPGPU-Sim PTX: 124700000 instructions simulated : ctaid=(4,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1482500  inst.: 123140434 (ipc=83.1) sim_rate=91282 (inst/sec) elapsed = 0:0:22:29 / Fri Apr 13 00:14:24 2018
GPGPU-Sim uArch: cycles simulated: 1483500  inst.: 123228178 (ipc=83.1) sim_rate=91280 (inst/sec) elapsed = 0:0:22:30 / Fri Apr 13 00:14:25 2018
GPGPU-Sim PTX: 124800000 instructions simulated : ctaid=(8,0,0) tid=(5,1,0)
GPGPU-Sim PTX: 124900000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1485000  inst.: 123338121 (ipc=83.1) sim_rate=91293 (inst/sec) elapsed = 0:0:22:31 / Fri Apr 13 00:14:26 2018
GPGPU-Sim PTX: 125000000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1486000  inst.: 123430167 (ipc=83.1) sim_rate=91294 (inst/sec) elapsed = 0:0:22:32 / Fri Apr 13 00:14:27 2018
GPGPU-Sim PTX: 125100000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1487500  inst.: 123560609 (ipc=83.1) sim_rate=91323 (inst/sec) elapsed = 0:0:22:33 / Fri Apr 13 00:14:28 2018
GPGPU-Sim PTX: 125200000 instructions simulated : ctaid=(3,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1488500  inst.: 123637378 (ipc=83.1) sim_rate=91312 (inst/sec) elapsed = 0:0:22:34 / Fri Apr 13 00:14:29 2018
GPGPU-Sim PTX: 125300000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1490000  inst.: 123769898 (ipc=83.1) sim_rate=91343 (inst/sec) elapsed = 0:0:22:35 / Fri Apr 13 00:14:30 2018
GPGPU-Sim PTX: 125400000 instructions simulated : ctaid=(1,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1491000  inst.: 123848781 (ipc=83.1) sim_rate=91333 (inst/sec) elapsed = 0:0:22:36 / Fri Apr 13 00:14:31 2018
GPGPU-Sim PTX: 125500000 instructions simulated : ctaid=(7,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1492000  inst.: 123937469 (ipc=83.1) sim_rate=91331 (inst/sec) elapsed = 0:0:22:37 / Fri Apr 13 00:14:32 2018
GPGPU-Sim PTX: 125600000 instructions simulated : ctaid=(1,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1493000  inst.: 124020509 (ipc=83.1) sim_rate=91325 (inst/sec) elapsed = 0:0:22:38 / Fri Apr 13 00:14:33 2018
GPGPU-Sim PTX: 125700000 instructions simulated : ctaid=(2,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1494500  inst.: 124132967 (ipc=83.1) sim_rate=91341 (inst/sec) elapsed = 0:0:22:39 / Fri Apr 13 00:14:34 2018
GPGPU-Sim PTX: 125800000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1495500  inst.: 124220023 (ipc=83.1) sim_rate=91338 (inst/sec) elapsed = 0:0:22:40 / Fri Apr 13 00:14:35 2018
GPGPU-Sim PTX: 125900000 instructions simulated : ctaid=(5,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1496500  inst.: 124311788 (ipc=83.1) sim_rate=91338 (inst/sec) elapsed = 0:0:22:41 / Fri Apr 13 00:14:36 2018
GPGPU-Sim PTX: 126000000 instructions simulated : ctaid=(3,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1497500  inst.: 124401690 (ipc=83.1) sim_rate=91337 (inst/sec) elapsed = 0:0:22:42 / Fri Apr 13 00:14:37 2018
GPGPU-Sim PTX: 126100000 instructions simulated : ctaid=(5,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1499000  inst.: 124508406 (ipc=83.1) sim_rate=91348 (inst/sec) elapsed = 0:0:22:43 / Fri Apr 13 00:14:38 2018
GPGPU-Sim PTX: 126200000 instructions simulated : ctaid=(1,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1500000  inst.: 124596964 (ipc=83.1) sim_rate=91346 (inst/sec) elapsed = 0:0:22:44 / Fri Apr 13 00:14:39 2018
GPGPU-Sim PTX: 126300000 instructions simulated : ctaid=(1,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1501500  inst.: 124723007 (ipc=83.1) sim_rate=91372 (inst/sec) elapsed = 0:0:22:45 / Fri Apr 13 00:14:40 2018
GPGPU-Sim PTX: 126400000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1503000  inst.: 124841295 (ipc=83.1) sim_rate=91391 (inst/sec) elapsed = 0:0:22:46 / Fri Apr 13 00:14:41 2018
GPGPU-Sim PTX: 126500000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1504000  inst.: 124923809 (ipc=83.1) sim_rate=91385 (inst/sec) elapsed = 0:0:22:47 / Fri Apr 13 00:14:42 2018
GPGPU-Sim PTX: 126600000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1505000  inst.: 125008451 (ipc=83.1) sim_rate=91380 (inst/sec) elapsed = 0:0:22:48 / Fri Apr 13 00:14:43 2018
GPGPU-Sim PTX: 126700000 instructions simulated : ctaid=(1,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1506500  inst.: 125138386 (ipc=83.1) sim_rate=91408 (inst/sec) elapsed = 0:0:22:49 / Fri Apr 13 00:14:44 2018
GPGPU-Sim PTX: 126800000 instructions simulated : ctaid=(4,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1508000  inst.: 125260669 (ipc=83.1) sim_rate=91431 (inst/sec) elapsed = 0:0:22:50 / Fri Apr 13 00:14:45 2018
GPGPU-Sim PTX: 126900000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1509000  inst.: 125337720 (ipc=83.1) sim_rate=91420 (inst/sec) elapsed = 0:0:22:51 / Fri Apr 13 00:14:46 2018
GPGPU-Sim PTX: 127000000 instructions simulated : ctaid=(3,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1510000  inst.: 125419131 (ipc=83.1) sim_rate=91413 (inst/sec) elapsed = 0:0:22:52 / Fri Apr 13 00:14:47 2018
GPGPU-Sim PTX: 127100000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1511500  inst.: 125539894 (ipc=83.1) sim_rate=91434 (inst/sec) elapsed = 0:0:22:53 / Fri Apr 13 00:14:48 2018
GPGPU-Sim PTX: 127200000 instructions simulated : ctaid=(4,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1513000  inst.: 125658094 (ipc=83.1) sim_rate=91454 (inst/sec) elapsed = 0:0:22:54 / Fri Apr 13 00:14:49 2018
GPGPU-Sim PTX: 127300000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1514000  inst.: 125748961 (ipc=83.1) sim_rate=91453 (inst/sec) elapsed = 0:0:22:55 / Fri Apr 13 00:14:50 2018
GPGPU-Sim PTX: 127400000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1515000  inst.: 125856104 (ipc=83.1) sim_rate=91465 (inst/sec) elapsed = 0:0:22:56 / Fri Apr 13 00:14:51 2018
GPGPU-Sim PTX: 127500000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1516000  inst.: 125942563 (ipc=83.1) sim_rate=91461 (inst/sec) elapsed = 0:0:22:57 / Fri Apr 13 00:14:52 2018
GPGPU-Sim PTX: 127600000 instructions simulated : ctaid=(8,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1517500  inst.: 126056710 (ipc=83.1) sim_rate=91478 (inst/sec) elapsed = 0:0:22:58 / Fri Apr 13 00:14:53 2018
GPGPU-Sim PTX: 127700000 instructions simulated : ctaid=(5,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1518500  inst.: 126143203 (ipc=83.1) sim_rate=91474 (inst/sec) elapsed = 0:0:22:59 / Fri Apr 13 00:14:54 2018
GPGPU-Sim PTX: 127800000 instructions simulated : ctaid=(8,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1520000  inst.: 126256157 (ipc=83.1) sim_rate=91489 (inst/sec) elapsed = 0:0:23:00 / Fri Apr 13 00:14:55 2018
GPGPU-Sim PTX: 127900000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1521000  inst.: 126344663 (ipc=83.1) sim_rate=91487 (inst/sec) elapsed = 0:0:23:01 / Fri Apr 13 00:14:56 2018
GPGPU-Sim PTX: 128000000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1522000  inst.: 126433744 (ipc=83.1) sim_rate=91486 (inst/sec) elapsed = 0:0:23:02 / Fri Apr 13 00:14:57 2018
GPGPU-Sim PTX: 128100000 instructions simulated : ctaid=(8,6,0) tid=(0,1,0)
GPGPU-Sim PTX: 128200000 instructions simulated : ctaid=(4,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1523500  inst.: 126551275 (ipc=83.1) sim_rate=91504 (inst/sec) elapsed = 0:0:23:03 / Fri Apr 13 00:14:58 2018
GPGPU-Sim uArch: cycles simulated: 1524500  inst.: 126634129 (ipc=83.1) sim_rate=91498 (inst/sec) elapsed = 0:0:23:04 / Fri Apr 13 00:14:59 2018
GPGPU-Sim PTX: 128300000 instructions simulated : ctaid=(6,3,0) tid=(3,3,0)
GPGPU-Sim PTX: 128400000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1526000  inst.: 126767377 (ipc=83.1) sim_rate=91528 (inst/sec) elapsed = 0:0:23:05 / Fri Apr 13 00:15:00 2018
GPGPU-Sim PTX: 128500000 instructions simulated : ctaid=(8,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1527000  inst.: 126853177 (ipc=83.1) sim_rate=91524 (inst/sec) elapsed = 0:0:23:06 / Fri Apr 13 00:15:01 2018
GPGPU-Sim uArch: cycles simulated: 1528000  inst.: 126935957 (ipc=83.1) sim_rate=91518 (inst/sec) elapsed = 0:0:23:07 / Fri Apr 13 00:15:02 2018
GPGPU-Sim PTX: 128600000 instructions simulated : ctaid=(4,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1529000  inst.: 127018127 (ipc=83.1) sim_rate=91511 (inst/sec) elapsed = 0:0:23:08 / Fri Apr 13 00:15:03 2018
GPGPU-Sim PTX: 128700000 instructions simulated : ctaid=(0,1,0) tid=(2,3,0)
GPGPU-Sim PTX: 128800000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1530500  inst.: 127142869 (ipc=83.1) sim_rate=91535 (inst/sec) elapsed = 0:0:23:09 / Fri Apr 13 00:15:04 2018
GPGPU-Sim uArch: cycles simulated: 1531500  inst.: 127222476 (ipc=83.1) sim_rate=91526 (inst/sec) elapsed = 0:0:23:10 / Fri Apr 13 00:15:05 2018
GPGPU-Sim PTX: 128900000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1532500  inst.: 127308407 (ipc=83.1) sim_rate=91522 (inst/sec) elapsed = 0:0:23:11 / Fri Apr 13 00:15:06 2018
GPGPU-Sim PTX: 129000000 instructions simulated : ctaid=(5,1,0) tid=(4,0,0)
GPGPU-Sim PTX: 129100000 instructions simulated : ctaid=(4,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1534000  inst.: 127446021 (ipc=83.1) sim_rate=91556 (inst/sec) elapsed = 0:0:23:12 / Fri Apr 13 00:15:07 2018
GPGPU-Sim PTX: 129200000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1535000  inst.: 127526226 (ipc=83.1) sim_rate=91547 (inst/sec) elapsed = 0:0:23:13 / Fri Apr 13 00:15:08 2018
GPGPU-Sim uArch: cycles simulated: 1536000  inst.: 127620220 (ipc=83.1) sim_rate=91549 (inst/sec) elapsed = 0:0:23:14 / Fri Apr 13 00:15:09 2018
GPGPU-Sim PTX: 129300000 instructions simulated : ctaid=(2,2,0) tid=(3,0,0)
GPGPU-Sim PTX: 129400000 instructions simulated : ctaid=(1,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1537500  inst.: 127732442 (ipc=83.1) sim_rate=91564 (inst/sec) elapsed = 0:0:23:15 / Fri Apr 13 00:15:10 2018
GPGPU-Sim uArch: cycles simulated: 1538500  inst.: 127816649 (ipc=83.1) sim_rate=91559 (inst/sec) elapsed = 0:0:23:16 / Fri Apr 13 00:15:11 2018
GPGPU-Sim PTX: 129500000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim PTX: 129600000 instructions simulated : ctaid=(3,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1540000  inst.: 127948308 (ipc=83.1) sim_rate=91587 (inst/sec) elapsed = 0:0:23:17 / Fri Apr 13 00:15:12 2018
GPGPU-Sim PTX: 129700000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1541000  inst.: 128041171 (ipc=83.1) sim_rate=91588 (inst/sec) elapsed = 0:0:23:18 / Fri Apr 13 00:15:13 2018
GPGPU-Sim PTX: 129800000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1542000  inst.: 128137288 (ipc=83.1) sim_rate=91592 (inst/sec) elapsed = 0:0:23:19 / Fri Apr 13 00:15:14 2018
GPGPU-Sim PTX: 129900000 instructions simulated : ctaid=(2,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1543000  inst.: 128229278 (ipc=83.1) sim_rate=91592 (inst/sec) elapsed = 0:0:23:20 / Fri Apr 13 00:15:15 2018
GPGPU-Sim PTX: 130000000 instructions simulated : ctaid=(4,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1544000  inst.: 128325869 (ipc=83.1) sim_rate=91595 (inst/sec) elapsed = 0:0:23:21 / Fri Apr 13 00:15:16 2018
GPGPU-Sim PTX: 130100000 instructions simulated : ctaid=(2,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1545500  inst.: 128443737 (ipc=83.1) sim_rate=91614 (inst/sec) elapsed = 0:0:23:22 / Fri Apr 13 00:15:17 2018
GPGPU-Sim PTX: 130200000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1546500  inst.: 128519714 (ipc=83.1) sim_rate=91603 (inst/sec) elapsed = 0:0:23:23 / Fri Apr 13 00:15:18 2018
GPGPU-Sim PTX: 130300000 instructions simulated : ctaid=(1,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1547500  inst.: 128610700 (ipc=83.1) sim_rate=91603 (inst/sec) elapsed = 0:0:23:24 / Fri Apr 13 00:15:19 2018
GPGPU-Sim PTX: 130400000 instructions simulated : ctaid=(1,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1548500  inst.: 128709226 (ipc=83.1) sim_rate=91607 (inst/sec) elapsed = 0:0:23:25 / Fri Apr 13 00:15:20 2018
GPGPU-Sim PTX: 130500000 instructions simulated : ctaid=(8,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1550000  inst.: 128844812 (ipc=83.1) sim_rate=91639 (inst/sec) elapsed = 0:0:23:26 / Fri Apr 13 00:15:21 2018
GPGPU-Sim PTX: 130600000 instructions simulated : ctaid=(3,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1551000  inst.: 128938653 (ipc=83.1) sim_rate=91640 (inst/sec) elapsed = 0:0:23:27 / Fri Apr 13 00:15:22 2018
GPGPU-Sim PTX: 130700000 instructions simulated : ctaid=(2,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1552000  inst.: 129034287 (ipc=83.1) sim_rate=91643 (inst/sec) elapsed = 0:0:23:28 / Fri Apr 13 00:15:23 2018
GPGPU-Sim PTX: 130800000 instructions simulated : ctaid=(0,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1553500  inst.: 129157482 (ipc=83.1) sim_rate=91666 (inst/sec) elapsed = 0:0:23:29 / Fri Apr 13 00:15:24 2018
GPGPU-Sim PTX: 130900000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1554500  inst.: 129234699 (ipc=83.1) sim_rate=91655 (inst/sec) elapsed = 0:0:23:30 / Fri Apr 13 00:15:25 2018
GPGPU-Sim PTX: 131000000 instructions simulated : ctaid=(5,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1555500  inst.: 129319916 (ipc=83.1) sim_rate=91651 (inst/sec) elapsed = 0:0:23:31 / Fri Apr 13 00:15:26 2018
GPGPU-Sim PTX: 131100000 instructions simulated : ctaid=(8,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1557000  inst.: 129452460 (ipc=83.1) sim_rate=91680 (inst/sec) elapsed = 0:0:23:32 / Fri Apr 13 00:15:27 2018
GPGPU-Sim PTX: 131200000 instructions simulated : ctaid=(8,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1558000  inst.: 129536885 (ipc=83.1) sim_rate=91675 (inst/sec) elapsed = 0:0:23:33 / Fri Apr 13 00:15:28 2018
GPGPU-Sim PTX: 131300000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1559500  inst.: 129664528 (ipc=83.1) sim_rate=91700 (inst/sec) elapsed = 0:0:23:34 / Fri Apr 13 00:15:29 2018
GPGPU-Sim PTX: 131400000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1560500  inst.: 129748412 (ipc=83.1) sim_rate=91694 (inst/sec) elapsed = 0:0:23:35 / Fri Apr 13 00:15:30 2018
GPGPU-Sim PTX: 131500000 instructions simulated : ctaid=(4,5,0) tid=(1,1,0)
GPGPU-Sim PTX: 131600000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1562000  inst.: 129884690 (ipc=83.2) sim_rate=91726 (inst/sec) elapsed = 0:0:23:36 / Fri Apr 13 00:15:31 2018
GPGPU-Sim PTX: 131700000 instructions simulated : ctaid=(7,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1563000  inst.: 129980453 (ipc=83.2) sim_rate=91729 (inst/sec) elapsed = 0:0:23:37 / Fri Apr 13 00:15:32 2018
GPGPU-Sim PTX: 131800000 instructions simulated : ctaid=(7,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1564000  inst.: 130070444 (ipc=83.2) sim_rate=91728 (inst/sec) elapsed = 0:0:23:38 / Fri Apr 13 00:15:33 2018
GPGPU-Sim uArch: cycles simulated: 1565000  inst.: 130156683 (ipc=83.2) sim_rate=91724 (inst/sec) elapsed = 0:0:23:39 / Fri Apr 13 00:15:34 2018
GPGPU-Sim PTX: 131900000 instructions simulated : ctaid=(5,1,0) tid=(2,0,0)
GPGPU-Sim PTX: 132000000 instructions simulated : ctaid=(6,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1566500  inst.: 130288182 (ipc=83.2) sim_rate=91752 (inst/sec) elapsed = 0:0:23:40 / Fri Apr 13 00:15:35 2018
GPGPU-Sim PTX: 132100000 instructions simulated : ctaid=(1,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1567500  inst.: 130382496 (ipc=83.2) sim_rate=91754 (inst/sec) elapsed = 0:0:23:41 / Fri Apr 13 00:15:36 2018
GPGPU-Sim PTX: 132200000 instructions simulated : ctaid=(8,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1569000  inst.: 130518258 (ipc=83.2) sim_rate=91784 (inst/sec) elapsed = 0:0:23:42 / Fri Apr 13 00:15:37 2018
GPGPU-Sim PTX: 132300000 instructions simulated : ctaid=(4,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1570000  inst.: 130600885 (ipc=83.2) sim_rate=91778 (inst/sec) elapsed = 0:0:23:43 / Fri Apr 13 00:15:38 2018
GPGPU-Sim PTX: 132400000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1571500  inst.: 130724450 (ipc=83.2) sim_rate=91800 (inst/sec) elapsed = 0:0:23:44 / Fri Apr 13 00:15:39 2018
GPGPU-Sim PTX: 132500000 instructions simulated : ctaid=(8,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1572500  inst.: 130816225 (ipc=83.2) sim_rate=91800 (inst/sec) elapsed = 0:0:23:45 / Fri Apr 13 00:15:40 2018
GPGPU-Sim PTX: 132600000 instructions simulated : ctaid=(3,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1573500  inst.: 130903056 (ipc=83.2) sim_rate=91797 (inst/sec) elapsed = 0:0:23:46 / Fri Apr 13 00:15:41 2018
GPGPU-Sim PTX: 132700000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1575000  inst.: 131033795 (ipc=83.2) sim_rate=91824 (inst/sec) elapsed = 0:0:23:47 / Fri Apr 13 00:15:42 2018
GPGPU-Sim PTX: 132800000 instructions simulated : ctaid=(5,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1576000  inst.: 131116989 (ipc=83.2) sim_rate=91818 (inst/sec) elapsed = 0:0:23:48 / Fri Apr 13 00:15:43 2018
GPGPU-Sim PTX: 132900000 instructions simulated : ctaid=(4,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1577000  inst.: 131205624 (ipc=83.2) sim_rate=91816 (inst/sec) elapsed = 0:0:23:49 / Fri Apr 13 00:15:44 2018
GPGPU-Sim PTX: 133000000 instructions simulated : ctaid=(8,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1578000  inst.: 131293128 (ipc=83.2) sim_rate=91813 (inst/sec) elapsed = 0:0:23:50 / Fri Apr 13 00:15:45 2018
GPGPU-Sim PTX: 133100000 instructions simulated : ctaid=(6,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1579500  inst.: 131428297 (ipc=83.2) sim_rate=91843 (inst/sec) elapsed = 0:0:23:51 / Fri Apr 13 00:15:46 2018
GPGPU-Sim PTX: 133200000 instructions simulated : ctaid=(7,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1580500  inst.: 131515523 (ipc=83.2) sim_rate=91840 (inst/sec) elapsed = 0:0:23:52 / Fri Apr 13 00:15:47 2018
GPGPU-Sim PTX: 133300000 instructions simulated : ctaid=(5,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 133400000 instructions simulated : ctaid=(8,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1582000  inst.: 131643364 (ipc=83.2) sim_rate=91865 (inst/sec) elapsed = 0:0:23:53 / Fri Apr 13 00:15:48 2018
GPGPU-Sim PTX: 133500000 instructions simulated : ctaid=(3,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1583000  inst.: 131735028 (ipc=83.2) sim_rate=91865 (inst/sec) elapsed = 0:0:23:54 / Fri Apr 13 00:15:49 2018
GPGPU-Sim PTX: 133600000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1584500  inst.: 131885518 (ipc=83.2) sim_rate=91906 (inst/sec) elapsed = 0:0:23:55 / Fri Apr 13 00:15:50 2018
GPGPU-Sim PTX: 133700000 instructions simulated : ctaid=(4,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1585500  inst.: 131967736 (ipc=83.2) sim_rate=91899 (inst/sec) elapsed = 0:0:23:56 / Fri Apr 13 00:15:51 2018
GPGPU-Sim PTX: 133800000 instructions simulated : ctaid=(0,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1587000  inst.: 132102108 (ipc=83.2) sim_rate=91929 (inst/sec) elapsed = 0:0:23:57 / Fri Apr 13 00:15:52 2018
GPGPU-Sim PTX: 133900000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1588000  inst.: 132180609 (ipc=83.2) sim_rate=91919 (inst/sec) elapsed = 0:0:23:58 / Fri Apr 13 00:15:53 2018
GPGPU-Sim PTX: 134000000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1589000  inst.: 132262749 (ipc=83.2) sim_rate=91912 (inst/sec) elapsed = 0:0:23:59 / Fri Apr 13 00:15:54 2018
GPGPU-Sim PTX: 134100000 instructions simulated : ctaid=(7,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1590500  inst.: 132386645 (ipc=83.2) sim_rate=91935 (inst/sec) elapsed = 0:0:24:00 / Fri Apr 13 00:15:55 2018
GPGPU-Sim PTX: 134200000 instructions simulated : ctaid=(3,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1591500  inst.: 132461438 (ipc=83.2) sim_rate=91923 (inst/sec) elapsed = 0:0:24:01 / Fri Apr 13 00:15:56 2018
GPGPU-Sim PTX: 134300000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1592500  inst.: 132544616 (ipc=83.2) sim_rate=91917 (inst/sec) elapsed = 0:0:24:02 / Fri Apr 13 00:15:57 2018
GPGPU-Sim PTX: 134400000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1593500  inst.: 132638085 (ipc=83.2) sim_rate=91918 (inst/sec) elapsed = 0:0:24:03 / Fri Apr 13 00:15:58 2018
GPGPU-Sim PTX: 134500000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1595000  inst.: 132769008 (ipc=83.2) sim_rate=91945 (inst/sec) elapsed = 0:0:24:04 / Fri Apr 13 00:15:59 2018
GPGPU-Sim PTX: 134600000 instructions simulated : ctaid=(2,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1596000  inst.: 132851766 (ipc=83.2) sim_rate=91938 (inst/sec) elapsed = 0:0:24:05 / Fri Apr 13 00:16:00 2018
GPGPU-Sim PTX: 134700000 instructions simulated : ctaid=(8,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1597000  inst.: 132934987 (ipc=83.2) sim_rate=91932 (inst/sec) elapsed = 0:0:24:06 / Fri Apr 13 00:16:01 2018
GPGPU-Sim PTX: 134800000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1598000  inst.: 133023880 (ipc=83.2) sim_rate=91930 (inst/sec) elapsed = 0:0:24:07 / Fri Apr 13 00:16:02 2018
GPGPU-Sim PTX: 134900000 instructions simulated : ctaid=(3,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1599500  inst.: 133145226 (ipc=83.2) sim_rate=91951 (inst/sec) elapsed = 0:0:24:08 / Fri Apr 13 00:16:03 2018
GPGPU-Sim PTX: 135000000 instructions simulated : ctaid=(3,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1600500  inst.: 133223680 (ipc=83.2) sim_rate=91941 (inst/sec) elapsed = 0:0:24:09 / Fri Apr 13 00:16:04 2018
GPGPU-Sim PTX: 135100000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1601500  inst.: 133321055 (ipc=83.2) sim_rate=91945 (inst/sec) elapsed = 0:0:24:10 / Fri Apr 13 00:16:05 2018
GPGPU-Sim PTX: 135200000 instructions simulated : ctaid=(5,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1602500  inst.: 133421941 (ipc=83.3) sim_rate=91951 (inst/sec) elapsed = 0:0:24:11 / Fri Apr 13 00:16:06 2018
GPGPU-Sim PTX: 135300000 instructions simulated : ctaid=(5,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1603500  inst.: 133516322 (ipc=83.3) sim_rate=91953 (inst/sec) elapsed = 0:0:24:12 / Fri Apr 13 00:16:07 2018
GPGPU-Sim PTX: 135400000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1604500  inst.: 133602789 (ipc=83.3) sim_rate=91949 (inst/sec) elapsed = 0:0:24:13 / Fri Apr 13 00:16:08 2018
GPGPU-Sim uArch: cycles simulated: 1605500  inst.: 133677606 (ipc=83.3) sim_rate=91937 (inst/sec) elapsed = 0:0:24:14 / Fri Apr 13 00:16:09 2018
GPGPU-Sim PTX: 135500000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim PTX: 135600000 instructions simulated : ctaid=(7,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1607000  inst.: 133805130 (ipc=83.3) sim_rate=91962 (inst/sec) elapsed = 0:0:24:15 / Fri Apr 13 00:16:10 2018
GPGPU-Sim PTX: 135700000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1608000  inst.: 133884045 (ipc=83.3) sim_rate=91953 (inst/sec) elapsed = 0:0:24:16 / Fri Apr 13 00:16:11 2018
GPGPU-Sim PTX: 135800000 instructions simulated : ctaid=(4,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1609000  inst.: 133977555 (ipc=83.3) sim_rate=91954 (inst/sec) elapsed = 0:0:24:17 / Fri Apr 13 00:16:12 2018
GPGPU-Sim PTX: 135900000 instructions simulated : ctaid=(7,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1610500  inst.: 134109233 (ipc=83.3) sim_rate=91981 (inst/sec) elapsed = 0:0:24:18 / Fri Apr 13 00:16:13 2018
GPGPU-Sim PTX: 136000000 instructions simulated : ctaid=(0,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1611500  inst.: 134198457 (ipc=83.3) sim_rate=91979 (inst/sec) elapsed = 0:0:24:19 / Fri Apr 13 00:16:14 2018
GPGPU-Sim PTX: 136100000 instructions simulated : ctaid=(1,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1613000  inst.: 134325713 (ipc=83.3) sim_rate=92003 (inst/sec) elapsed = 0:0:24:20 / Fri Apr 13 00:16:15 2018
GPGPU-Sim PTX: 136200000 instructions simulated : ctaid=(1,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1614000  inst.: 134411643 (ipc=83.3) sim_rate=91999 (inst/sec) elapsed = 0:0:24:21 / Fri Apr 13 00:16:16 2018
GPGPU-Sim PTX: 136300000 instructions simulated : ctaid=(8,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1615500  inst.: 134549491 (ipc=83.3) sim_rate=92031 (inst/sec) elapsed = 0:0:24:22 / Fri Apr 13 00:16:17 2018
GPGPU-Sim PTX: 136400000 instructions simulated : ctaid=(5,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1616500  inst.: 134644335 (ipc=83.3) sim_rate=92033 (inst/sec) elapsed = 0:0:24:23 / Fri Apr 13 00:16:18 2018
GPGPU-Sim PTX: 136500000 instructions simulated : ctaid=(1,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1617500  inst.: 134730516 (ipc=83.3) sim_rate=92029 (inst/sec) elapsed = 0:0:24:24 / Fri Apr 13 00:16:19 2018
GPGPU-Sim PTX: 136600000 instructions simulated : ctaid=(2,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1618500  inst.: 134827004 (ipc=83.3) sim_rate=92032 (inst/sec) elapsed = 0:0:24:25 / Fri Apr 13 00:16:20 2018
GPGPU-Sim PTX: 136700000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1619500  inst.: 134916930 (ipc=83.3) sim_rate=92030 (inst/sec) elapsed = 0:0:24:26 / Fri Apr 13 00:16:21 2018
GPGPU-Sim PTX: 136800000 instructions simulated : ctaid=(6,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1621000  inst.: 135039292 (ipc=83.3) sim_rate=92051 (inst/sec) elapsed = 0:0:24:27 / Fri Apr 13 00:16:22 2018
GPGPU-Sim PTX: 136900000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1622000  inst.: 135128344 (ipc=83.3) sim_rate=92049 (inst/sec) elapsed = 0:0:24:28 / Fri Apr 13 00:16:23 2018
GPGPU-Sim PTX: 137000000 instructions simulated : ctaid=(3,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1623000  inst.: 135214166 (ipc=83.3) sim_rate=92045 (inst/sec) elapsed = 0:0:24:29 / Fri Apr 13 00:16:24 2018
GPGPU-Sim PTX: 137100000 instructions simulated : ctaid=(5,4,0) tid=(5,7,0)
GPGPU-Sim PTX: 137200000 instructions simulated : ctaid=(8,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1624500  inst.: 135359003 (ipc=83.3) sim_rate=92080 (inst/sec) elapsed = 0:0:24:30 / Fri Apr 13 00:16:25 2018
GPGPU-Sim PTX: 137300000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1625500  inst.: 135447168 (ipc=83.3) sim_rate=92078 (inst/sec) elapsed = 0:0:24:31 / Fri Apr 13 00:16:26 2018
GPGPU-Sim PTX: 137400000 instructions simulated : ctaid=(5,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1627000  inst.: 135579543 (ipc=83.3) sim_rate=92105 (inst/sec) elapsed = 0:0:24:32 / Fri Apr 13 00:16:27 2018
GPGPU-Sim PTX: 137500000 instructions simulated : ctaid=(0,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1628000  inst.: 135663781 (ipc=83.3) sim_rate=92100 (inst/sec) elapsed = 0:0:24:33 / Fri Apr 13 00:16:28 2018
GPGPU-Sim PTX: 137600000 instructions simulated : ctaid=(2,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1629000  inst.: 135763694 (ipc=83.3) sim_rate=92105 (inst/sec) elapsed = 0:0:24:34 / Fri Apr 13 00:16:29 2018
GPGPU-Sim PTX: 137700000 instructions simulated : ctaid=(4,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1630000  inst.: 135854082 (ipc=83.3) sim_rate=92104 (inst/sec) elapsed = 0:0:24:35 / Fri Apr 13 00:16:30 2018
GPGPU-Sim PTX: 137800000 instructions simulated : ctaid=(4,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1631500  inst.: 135989563 (ipc=83.4) sim_rate=92133 (inst/sec) elapsed = 0:0:24:36 / Fri Apr 13 00:16:31 2018
GPGPU-Sim PTX: 137900000 instructions simulated : ctaid=(1,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1632500  inst.: 136065764 (ipc=83.3) sim_rate=92123 (inst/sec) elapsed = 0:0:24:37 / Fri Apr 13 00:16:32 2018
GPGPU-Sim PTX: 138000000 instructions simulated : ctaid=(1,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1634000  inst.: 136195233 (ipc=83.4) sim_rate=92148 (inst/sec) elapsed = 0:0:24:38 / Fri Apr 13 00:16:33 2018
GPGPU-Sim PTX: 138100000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1635000  inst.: 136274196 (ipc=83.3) sim_rate=92139 (inst/sec) elapsed = 0:0:24:39 / Fri Apr 13 00:16:34 2018
GPGPU-Sim PTX: 138200000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1636000  inst.: 136356139 (ipc=83.3) sim_rate=92132 (inst/sec) elapsed = 0:0:24:40 / Fri Apr 13 00:16:35 2018
GPGPU-Sim PTX: 138300000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1637500  inst.: 136486482 (ipc=83.4) sim_rate=92158 (inst/sec) elapsed = 0:0:24:41 / Fri Apr 13 00:16:36 2018
GPGPU-Sim PTX: 138400000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1638500  inst.: 136574591 (ipc=83.4) sim_rate=92155 (inst/sec) elapsed = 0:0:24:42 / Fri Apr 13 00:16:37 2018
GPGPU-Sim PTX: 138500000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 138600000 instructions simulated : ctaid=(0,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1640000  inst.: 136712960 (ipc=83.4) sim_rate=92186 (inst/sec) elapsed = 0:0:24:43 / Fri Apr 13 00:16:38 2018
GPGPU-Sim uArch: cycles simulated: 1641000  inst.: 136798807 (ipc=83.4) sim_rate=92182 (inst/sec) elapsed = 0:0:24:44 / Fri Apr 13 00:16:39 2018
GPGPU-Sim PTX: 138700000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1642000  inst.: 136890445 (ipc=83.4) sim_rate=92182 (inst/sec) elapsed = 0:0:24:45 / Fri Apr 13 00:16:40 2018
GPGPU-Sim PTX: 138800000 instructions simulated : ctaid=(1,1,0) tid=(2,5,0)
GPGPU-Sim PTX: 138900000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1643500  inst.: 137025512 (ipc=83.4) sim_rate=92210 (inst/sec) elapsed = 0:0:24:46 / Fri Apr 13 00:16:41 2018
GPGPU-Sim PTX: 139000000 instructions simulated : ctaid=(7,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1644500  inst.: 137108676 (ipc=83.4) sim_rate=92204 (inst/sec) elapsed = 0:0:24:47 / Fri Apr 13 00:16:42 2018
GPGPU-Sim PTX: 139100000 instructions simulated : ctaid=(5,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1646000  inst.: 137250240 (ipc=83.4) sim_rate=92238 (inst/sec) elapsed = 0:0:24:48 / Fri Apr 13 00:16:43 2018
GPGPU-Sim PTX: 139200000 instructions simulated : ctaid=(5,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1647000  inst.: 137349769 (ipc=83.4) sim_rate=92242 (inst/sec) elapsed = 0:0:24:49 / Fri Apr 13 00:16:44 2018
GPGPU-Sim PTX: 139300000 instructions simulated : ctaid=(2,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1648000  inst.: 137440865 (ipc=83.4) sim_rate=92242 (inst/sec) elapsed = 0:0:24:50 / Fri Apr 13 00:16:45 2018
GPGPU-Sim PTX: 139400000 instructions simulated : ctaid=(5,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1649500  inst.: 137585430 (ipc=83.4) sim_rate=92277 (inst/sec) elapsed = 0:0:24:51 / Fri Apr 13 00:16:46 2018
GPGPU-Sim PTX: 139500000 instructions simulated : ctaid=(2,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1650500  inst.: 137666643 (ipc=83.4) sim_rate=92269 (inst/sec) elapsed = 0:0:24:52 / Fri Apr 13 00:16:47 2018
GPGPU-Sim PTX: 139600000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 139700000 instructions simulated : ctaid=(2,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1652000  inst.: 137801784 (ipc=83.4) sim_rate=92298 (inst/sec) elapsed = 0:0:24:53 / Fri Apr 13 00:16:48 2018
GPGPU-Sim PTX: 139800000 instructions simulated : ctaid=(7,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1653000  inst.: 137885494 (ipc=83.4) sim_rate=92292 (inst/sec) elapsed = 0:0:24:54 / Fri Apr 13 00:16:49 2018
GPGPU-Sim uArch: cycles simulated: 1654000  inst.: 137978237 (ipc=83.4) sim_rate=92293 (inst/sec) elapsed = 0:0:24:55 / Fri Apr 13 00:16:50 2018
GPGPU-Sim PTX: 139900000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1655000  inst.: 138078582 (ipc=83.4) sim_rate=92298 (inst/sec) elapsed = 0:0:24:56 / Fri Apr 13 00:16:51 2018
GPGPU-Sim PTX: 140000000 instructions simulated : ctaid=(5,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1656000  inst.: 138173756 (ipc=83.4) sim_rate=92300 (inst/sec) elapsed = 0:0:24:57 / Fri Apr 13 00:16:52 2018
GPGPU-Sim PTX: 140100000 instructions simulated : ctaid=(6,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 140200000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1657500  inst.: 138305087 (ipc=83.4) sim_rate=92326 (inst/sec) elapsed = 0:0:24:58 / Fri Apr 13 00:16:53 2018
GPGPU-Sim PTX: 140300000 instructions simulated : ctaid=(5,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1658500  inst.: 138394923 (ipc=83.4) sim_rate=92324 (inst/sec) elapsed = 0:0:24:59 / Fri Apr 13 00:16:54 2018
GPGPU-Sim PTX: 140400000 instructions simulated : ctaid=(2,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1659500  inst.: 138478547 (ipc=83.4) sim_rate=92319 (inst/sec) elapsed = 0:0:25:00 / Fri Apr 13 00:16:55 2018
GPGPU-Sim PTX: 140500000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1660500  inst.: 138574360 (ipc=83.5) sim_rate=92321 (inst/sec) elapsed = 0:0:25:01 / Fri Apr 13 00:16:56 2018
GPGPU-Sim PTX: 140600000 instructions simulated : ctaid=(3,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1662000  inst.: 138711093 (ipc=83.5) sim_rate=92350 (inst/sec) elapsed = 0:0:25:02 / Fri Apr 13 00:16:57 2018
GPGPU-Sim PTX: 140700000 instructions simulated : ctaid=(1,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1663000  inst.: 138801405 (ipc=83.5) sim_rate=92349 (inst/sec) elapsed = 0:0:25:03 / Fri Apr 13 00:16:58 2018
GPGPU-Sim PTX: 140800000 instructions simulated : ctaid=(3,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1664500  inst.: 138922982 (ipc=83.5) sim_rate=92369 (inst/sec) elapsed = 0:0:25:04 / Fri Apr 13 00:16:59 2018
GPGPU-Sim PTX: 140900000 instructions simulated : ctaid=(8,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1665500  inst.: 139005907 (ipc=83.5) sim_rate=92362 (inst/sec) elapsed = 0:0:25:05 / Fri Apr 13 00:17:00 2018
GPGPU-Sim PTX: 141000000 instructions simulated : ctaid=(4,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1667000  inst.: 139143869 (ipc=83.5) sim_rate=92393 (inst/sec) elapsed = 0:0:25:06 / Fri Apr 13 00:17:01 2018
GPGPU-Sim PTX: 141100000 instructions simulated : ctaid=(5,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1668000  inst.: 139219982 (ipc=83.5) sim_rate=92382 (inst/sec) elapsed = 0:0:25:07 / Fri Apr 13 00:17:02 2018
GPGPU-Sim PTX: 141200000 instructions simulated : ctaid=(6,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1669500  inst.: 139349270 (ipc=83.5) sim_rate=92406 (inst/sec) elapsed = 0:0:25:08 / Fri Apr 13 00:17:03 2018
GPGPU-Sim PTX: 141300000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1670500  inst.: 139438482 (ipc=83.5) sim_rate=92404 (inst/sec) elapsed = 0:0:25:09 / Fri Apr 13 00:17:04 2018
GPGPU-Sim PTX: 141400000 instructions simulated : ctaid=(8,0,0) tid=(0,7,0)
GPGPU-Sim PTX: 141500000 instructions simulated : ctaid=(1,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1672000  inst.: 139568677 (ipc=83.5) sim_rate=92429 (inst/sec) elapsed = 0:0:25:10 / Fri Apr 13 00:17:05 2018
GPGPU-Sim PTX: 141600000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1673000  inst.: 139652991 (ipc=83.5) sim_rate=92424 (inst/sec) elapsed = 0:0:25:11 / Fri Apr 13 00:17:06 2018
GPGPU-Sim PTX: 141700000 instructions simulated : ctaid=(5,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1674000  inst.: 139746398 (ipc=83.5) sim_rate=92424 (inst/sec) elapsed = 0:0:25:12 / Fri Apr 13 00:17:07 2018
GPGPU-Sim PTX: 141800000 instructions simulated : ctaid=(8,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1675500  inst.: 139901180 (ipc=83.5) sim_rate=92466 (inst/sec) elapsed = 0:0:25:13 / Fri Apr 13 00:17:08 2018
GPGPU-Sim PTX: 141900000 instructions simulated : ctaid=(1,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1676500  inst.: 139984707 (ipc=83.5) sim_rate=92460 (inst/sec) elapsed = 0:0:25:14 / Fri Apr 13 00:17:09 2018
GPGPU-Sim PTX: 142000000 instructions simulated : ctaid=(1,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1678000  inst.: 140113697 (ipc=83.5) sim_rate=92484 (inst/sec) elapsed = 0:0:25:15 / Fri Apr 13 00:17:10 2018
GPGPU-Sim PTX: 142100000 instructions simulated : ctaid=(0,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1679000  inst.: 140200650 (ipc=83.5) sim_rate=92480 (inst/sec) elapsed = 0:0:25:16 / Fri Apr 13 00:17:11 2018
GPGPU-Sim PTX: 142200000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1680500  inst.: 140326913 (ipc=83.5) sim_rate=92502 (inst/sec) elapsed = 0:0:25:17 / Fri Apr 13 00:17:12 2018
GPGPU-Sim PTX: 142300000 instructions simulated : ctaid=(8,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1681500  inst.: 140415718 (ipc=83.5) sim_rate=92500 (inst/sec) elapsed = 0:0:25:18 / Fri Apr 13 00:17:13 2018
GPGPU-Sim PTX: 142400000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1682500  inst.: 140501350 (ipc=83.5) sim_rate=92495 (inst/sec) elapsed = 0:0:25:19 / Fri Apr 13 00:17:14 2018
GPGPU-Sim PTX: 142500000 instructions simulated : ctaid=(3,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1683500  inst.: 140585519 (ipc=83.5) sim_rate=92490 (inst/sec) elapsed = 0:0:25:20 / Fri Apr 13 00:17:15 2018
GPGPU-Sim PTX: 142600000 instructions simulated : ctaid=(1,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1685000  inst.: 140719380 (ipc=83.5) sim_rate=92517 (inst/sec) elapsed = 0:0:25:21 / Fri Apr 13 00:17:16 2018
GPGPU-Sim PTX: 142700000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 142800000 instructions simulated : ctaid=(6,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1686500  inst.: 140862201 (ipc=83.5) sim_rate=92550 (inst/sec) elapsed = 0:0:25:22 / Fri Apr 13 00:17:17 2018
GPGPU-Sim PTX: 142900000 instructions simulated : ctaid=(8,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1687500  inst.: 140946841 (ipc=83.5) sim_rate=92545 (inst/sec) elapsed = 0:0:25:23 / Fri Apr 13 00:17:18 2018
GPGPU-Sim PTX: 143000000 instructions simulated : ctaid=(5,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1688500  inst.: 141045397 (ipc=83.5) sim_rate=92549 (inst/sec) elapsed = 0:0:25:24 / Fri Apr 13 00:17:19 2018
GPGPU-Sim PTX: 143100000 instructions simulated : ctaid=(2,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1690000  inst.: 141199278 (ipc=83.5) sim_rate=92589 (inst/sec) elapsed = 0:0:25:25 / Fri Apr 13 00:17:20 2018
GPGPU-Sim PTX: 143200000 instructions simulated : ctaid=(4,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1691000  inst.: 141286404 (ipc=83.6) sim_rate=92586 (inst/sec) elapsed = 0:0:25:26 / Fri Apr 13 00:17:21 2018
GPGPU-Sim PTX: 143300000 instructions simulated : ctaid=(1,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1692000  inst.: 141374634 (ipc=83.6) sim_rate=92583 (inst/sec) elapsed = 0:0:25:27 / Fri Apr 13 00:17:22 2018
GPGPU-Sim PTX: 143400000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1693500  inst.: 141495065 (ipc=83.6) sim_rate=92601 (inst/sec) elapsed = 0:0:25:28 / Fri Apr 13 00:17:23 2018
GPGPU-Sim PTX: 143500000 instructions simulated : ctaid=(1,6,0) tid=(2,0,0)
GPGPU-Sim PTX: 143600000 instructions simulated : ctaid=(2,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1695000  inst.: 141632637 (ipc=83.6) sim_rate=92630 (inst/sec) elapsed = 0:0:25:29 / Fri Apr 13 00:17:24 2018
GPGPU-Sim PTX: 143700000 instructions simulated : ctaid=(0,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1696000  inst.: 141722530 (ipc=83.6) sim_rate=92629 (inst/sec) elapsed = 0:0:25:30 / Fri Apr 13 00:17:25 2018
GPGPU-Sim PTX: 143800000 instructions simulated : ctaid=(5,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1697000  inst.: 141813613 (ipc=83.6) sim_rate=92628 (inst/sec) elapsed = 0:0:25:31 / Fri Apr 13 00:17:26 2018
GPGPU-Sim PTX: 143900000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1698000  inst.: 141907144 (ipc=83.6) sim_rate=92628 (inst/sec) elapsed = 0:0:25:32 / Fri Apr 13 00:17:27 2018
GPGPU-Sim PTX: 144000000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1699500  inst.: 142045357 (ipc=83.6) sim_rate=92658 (inst/sec) elapsed = 0:0:25:33 / Fri Apr 13 00:17:28 2018
GPGPU-Sim PTX: 144100000 instructions simulated : ctaid=(0,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1700500  inst.: 142130702 (ipc=83.6) sim_rate=92653 (inst/sec) elapsed = 0:0:25:34 / Fri Apr 13 00:17:29 2018
GPGPU-Sim PTX: 144200000 instructions simulated : ctaid=(3,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1702000  inst.: 142266736 (ipc=83.6) sim_rate=92681 (inst/sec) elapsed = 0:0:25:35 / Fri Apr 13 00:17:30 2018
GPGPU-Sim PTX: 144300000 instructions simulated : ctaid=(0,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1703000  inst.: 142357567 (ipc=83.6) sim_rate=92680 (inst/sec) elapsed = 0:0:25:36 / Fri Apr 13 00:17:31 2018
GPGPU-Sim PTX: 144400000 instructions simulated : ctaid=(2,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1704000  inst.: 142449322 (ipc=83.6) sim_rate=92680 (inst/sec) elapsed = 0:0:25:37 / Fri Apr 13 00:17:32 2018
GPGPU-Sim PTX: 144500000 instructions simulated : ctaid=(2,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1705000  inst.: 142546702 (ipc=83.6) sim_rate=92683 (inst/sec) elapsed = 0:0:25:38 / Fri Apr 13 00:17:33 2018
GPGPU-Sim PTX: 144600000 instructions simulated : ctaid=(0,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1706000  inst.: 142641737 (ipc=83.6) sim_rate=92684 (inst/sec) elapsed = 0:0:25:39 / Fri Apr 13 00:17:34 2018
GPGPU-Sim PTX: 144700000 instructions simulated : ctaid=(4,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1707500  inst.: 142776141 (ipc=83.6) sim_rate=92711 (inst/sec) elapsed = 0:0:25:40 / Fri Apr 13 00:17:35 2018
GPGPU-Sim PTX: 144800000 instructions simulated : ctaid=(5,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1708500  inst.: 142860436 (ipc=83.6) sim_rate=92706 (inst/sec) elapsed = 0:0:25:41 / Fri Apr 13 00:17:36 2018
GPGPU-Sim PTX: 144900000 instructions simulated : ctaid=(6,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1709500  inst.: 142937948 (ipc=83.6) sim_rate=92696 (inst/sec) elapsed = 0:0:25:42 / Fri Apr 13 00:17:37 2018
GPGPU-Sim PTX: 145000000 instructions simulated : ctaid=(7,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1710500  inst.: 143040106 (ipc=83.6) sim_rate=92702 (inst/sec) elapsed = 0:0:25:43 / Fri Apr 13 00:17:38 2018
GPGPU-Sim PTX: 145100000 instructions simulated : ctaid=(6,0,0) tid=(6,7,0)
GPGPU-Sim PTX: 145200000 instructions simulated : ctaid=(6,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1712000  inst.: 143183784 (ipc=83.6) sim_rate=92735 (inst/sec) elapsed = 0:0:25:44 / Fri Apr 13 00:17:39 2018
GPGPU-Sim uArch: cycles simulated: 1713000  inst.: 143267702 (ipc=83.6) sim_rate=92729 (inst/sec) elapsed = 0:0:25:45 / Fri Apr 13 00:17:40 2018
GPGPU-Sim PTX: 145300000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1714000  inst.: 143355264 (ipc=83.6) sim_rate=92726 (inst/sec) elapsed = 0:0:25:46 / Fri Apr 13 00:17:41 2018
GPGPU-Sim PTX: 145400000 instructions simulated : ctaid=(2,2,0) tid=(0,1,0)
GPGPU-Sim PTX: 145500000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1715500  inst.: 143497891 (ipc=83.6) sim_rate=92758 (inst/sec) elapsed = 0:0:25:47 / Fri Apr 13 00:17:42 2018
GPGPU-Sim PTX: 145600000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1716500  inst.: 143579387 (ipc=83.6) sim_rate=92751 (inst/sec) elapsed = 0:0:25:48 / Fri Apr 13 00:17:43 2018
GPGPU-Sim PTX: 145700000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1717500  inst.: 143668241 (ipc=83.6) sim_rate=92749 (inst/sec) elapsed = 0:0:25:49 / Fri Apr 13 00:17:44 2018
GPGPU-Sim uArch: cycles simulated: 1718500  inst.: 143751647 (ipc=83.6) sim_rate=92742 (inst/sec) elapsed = 0:0:25:50 / Fri Apr 13 00:17:45 2018
GPGPU-Sim PTX: 145800000 instructions simulated : ctaid=(5,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1719500  inst.: 143844160 (ipc=83.7) sim_rate=92742 (inst/sec) elapsed = 0:0:25:51 / Fri Apr 13 00:17:46 2018
GPGPU-Sim PTX: 145900000 instructions simulated : ctaid=(0,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1720500  inst.: 143935944 (ipc=83.7) sim_rate=92742 (inst/sec) elapsed = 0:0:25:52 / Fri Apr 13 00:17:47 2018
GPGPU-Sim PTX: 146000000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 146100000 instructions simulated : ctaid=(3,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1722000  inst.: 144065429 (ipc=83.7) sim_rate=92765 (inst/sec) elapsed = 0:0:25:53 / Fri Apr 13 00:17:48 2018
GPGPU-Sim uArch: cycles simulated: 1723000  inst.: 144152608 (ipc=83.7) sim_rate=92762 (inst/sec) elapsed = 0:0:25:54 / Fri Apr 13 00:17:49 2018
GPGPU-Sim PTX: 146200000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim PTX: 146300000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1724500  inst.: 144284253 (ipc=83.7) sim_rate=92787 (inst/sec) elapsed = 0:0:25:55 / Fri Apr 13 00:17:50 2018
GPGPU-Sim PTX: 146400000 instructions simulated : ctaid=(4,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1725500  inst.: 144369228 (ipc=83.7) sim_rate=92782 (inst/sec) elapsed = 0:0:25:56 / Fri Apr 13 00:17:51 2018
GPGPU-Sim PTX: 146500000 instructions simulated : ctaid=(0,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1726500  inst.: 144454908 (ipc=83.7) sim_rate=92777 (inst/sec) elapsed = 0:0:25:57 / Fri Apr 13 00:17:52 2018
GPGPU-Sim uArch: cycles simulated: 1727500  inst.: 144550774 (ipc=83.7) sim_rate=92779 (inst/sec) elapsed = 0:0:25:58 / Fri Apr 13 00:17:53 2018
GPGPU-Sim PTX: 146600000 instructions simulated : ctaid=(0,3,0) tid=(2,1,0)
GPGPU-Sim PTX: 146700000 instructions simulated : ctaid=(4,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1729000  inst.: 144682665 (ipc=83.7) sim_rate=92804 (inst/sec) elapsed = 0:0:25:59 / Fri Apr 13 00:17:54 2018
GPGPU-Sim PTX: 146800000 instructions simulated : ctaid=(0,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1730000  inst.: 144779379 (ipc=83.7) sim_rate=92807 (inst/sec) elapsed = 0:0:26:00 / Fri Apr 13 00:17:55 2018
GPGPU-Sim PTX: 146900000 instructions simulated : ctaid=(4,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1731000  inst.: 144866114 (ipc=83.7) sim_rate=92803 (inst/sec) elapsed = 0:0:26:01 / Fri Apr 13 00:17:56 2018
GPGPU-Sim PTX: 147000000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1732000  inst.: 144949272 (ipc=83.7) sim_rate=92797 (inst/sec) elapsed = 0:0:26:02 / Fri Apr 13 00:17:57 2018
GPGPU-Sim PTX: 147100000 instructions simulated : ctaid=(8,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1733500  inst.: 145097928 (ipc=83.7) sim_rate=92832 (inst/sec) elapsed = 0:0:26:03 / Fri Apr 13 00:17:58 2018
GPGPU-Sim PTX: 147200000 instructions simulated : ctaid=(0,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1735000  inst.: 145228318 (ipc=83.7) sim_rate=92856 (inst/sec) elapsed = 0:0:26:04 / Fri Apr 13 00:17:59 2018
GPGPU-Sim PTX: 147300000 instructions simulated : ctaid=(7,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1736000  inst.: 145321907 (ipc=83.7) sim_rate=92857 (inst/sec) elapsed = 0:0:26:05 / Fri Apr 13 00:18:00 2018
GPGPU-Sim PTX: 147400000 instructions simulated : ctaid=(7,1,0) tid=(2,5,0)
GPGPU-Sim PTX: 147500000 instructions simulated : ctaid=(5,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1737500  inst.: 145462721 (ipc=83.7) sim_rate=92888 (inst/sec) elapsed = 0:0:26:06 / Fri Apr 13 00:18:01 2018
GPGPU-Sim PTX: 147600000 instructions simulated : ctaid=(7,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1738500  inst.: 145558356 (ipc=83.7) sim_rate=92889 (inst/sec) elapsed = 0:0:26:07 / Fri Apr 13 00:18:02 2018
GPGPU-Sim PTX: 147700000 instructions simulated : ctaid=(1,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1739500  inst.: 145653337 (ipc=83.7) sim_rate=92891 (inst/sec) elapsed = 0:0:26:08 / Fri Apr 13 00:18:03 2018
GPGPU-Sim PTX: 147800000 instructions simulated : ctaid=(6,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1740500  inst.: 145740005 (ipc=83.7) sim_rate=92887 (inst/sec) elapsed = 0:0:26:09 / Fri Apr 13 00:18:04 2018
GPGPU-Sim PTX: 147900000 instructions simulated : ctaid=(7,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1741500  inst.: 145830798 (ipc=83.7) sim_rate=92885 (inst/sec) elapsed = 0:0:26:10 / Fri Apr 13 00:18:05 2018
GPGPU-Sim uArch: cycles simulated: 1742500  inst.: 145926086 (ipc=83.7) sim_rate=92887 (inst/sec) elapsed = 0:0:26:11 / Fri Apr 13 00:18:06 2018
GPGPU-Sim PTX: 148000000 instructions simulated : ctaid=(7,6,0) tid=(2,3,0)
GPGPU-Sim PTX: 148100000 instructions simulated : ctaid=(8,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1744000  inst.: 146062625 (ipc=83.8) sim_rate=92915 (inst/sec) elapsed = 0:0:26:12 / Fri Apr 13 00:18:07 2018
GPGPU-Sim PTX: 148200000 instructions simulated : ctaid=(2,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1745000  inst.: 146155502 (ipc=83.8) sim_rate=92915 (inst/sec) elapsed = 0:0:26:13 / Fri Apr 13 00:18:08 2018
GPGPU-Sim PTX: 148300000 instructions simulated : ctaid=(4,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1746000  inst.: 146246162 (ipc=83.8) sim_rate=92913 (inst/sec) elapsed = 0:0:26:14 / Fri Apr 13 00:18:09 2018
GPGPU-Sim PTX: 148400000 instructions simulated : ctaid=(8,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1747500  inst.: 146392256 (ipc=83.8) sim_rate=92947 (inst/sec) elapsed = 0:0:26:15 / Fri Apr 13 00:18:10 2018
GPGPU-Sim PTX: 148500000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1748500  inst.: 146491459 (ipc=83.8) sim_rate=92951 (inst/sec) elapsed = 0:0:26:16 / Fri Apr 13 00:18:11 2018
GPGPU-Sim PTX: 148600000 instructions simulated : ctaid=(7,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1749500  inst.: 146583756 (ipc=83.8) sim_rate=92951 (inst/sec) elapsed = 0:0:26:17 / Fri Apr 13 00:18:12 2018
GPGPU-Sim PTX: 148700000 instructions simulated : ctaid=(6,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1751000  inst.: 146704985 (ipc=83.8) sim_rate=92968 (inst/sec) elapsed = 0:0:26:18 / Fri Apr 13 00:18:13 2018
GPGPU-Sim PTX: 148800000 instructions simulated : ctaid=(6,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1752000  inst.: 146801948 (ipc=83.8) sim_rate=92971 (inst/sec) elapsed = 0:0:26:19 / Fri Apr 13 00:18:14 2018
GPGPU-Sim PTX: 148900000 instructions simulated : ctaid=(0,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1753000  inst.: 146884764 (ipc=83.8) sim_rate=92965 (inst/sec) elapsed = 0:0:26:20 / Fri Apr 13 00:18:15 2018
GPGPU-Sim PTX: 149000000 instructions simulated : ctaid=(5,0,0) tid=(4,7,0)
GPGPU-Sim PTX: 149100000 instructions simulated : ctaid=(4,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1754500  inst.: 147017091 (ipc=83.8) sim_rate=92989 (inst/sec) elapsed = 0:0:26:21 / Fri Apr 13 00:18:16 2018
GPGPU-Sim PTX: 149200000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1755500  inst.: 147122898 (ipc=83.8) sim_rate=92998 (inst/sec) elapsed = 0:0:26:22 / Fri Apr 13 00:18:17 2018
GPGPU-Sim PTX: 149300000 instructions simulated : ctaid=(6,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1756500  inst.: 147218477 (ipc=83.8) sim_rate=92999 (inst/sec) elapsed = 0:0:26:23 / Fri Apr 13 00:18:18 2018
GPGPU-Sim PTX: 149400000 instructions simulated : ctaid=(2,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1757500  inst.: 147304094 (ipc=83.8) sim_rate=92995 (inst/sec) elapsed = 0:0:26:24 / Fri Apr 13 00:18:19 2018
GPGPU-Sim PTX: 149500000 instructions simulated : ctaid=(1,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1759000  inst.: 147444078 (ipc=83.8) sim_rate=93024 (inst/sec) elapsed = 0:0:26:25 / Fri Apr 13 00:18:20 2018
GPGPU-Sim PTX: 149600000 instructions simulated : ctaid=(6,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1760000  inst.: 147519841 (ipc=83.8) sim_rate=93013 (inst/sec) elapsed = 0:0:26:26 / Fri Apr 13 00:18:21 2018
GPGPU-Sim PTX: 149700000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1761000  inst.: 147615030 (ipc=83.8) sim_rate=93015 (inst/sec) elapsed = 0:0:26:27 / Fri Apr 13 00:18:22 2018
GPGPU-Sim PTX: 149800000 instructions simulated : ctaid=(5,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1762000  inst.: 147702136 (ipc=83.8) sim_rate=93011 (inst/sec) elapsed = 0:0:26:28 / Fri Apr 13 00:18:23 2018
GPGPU-Sim PTX: 149900000 instructions simulated : ctaid=(1,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1763500  inst.: 147845364 (ipc=83.8) sim_rate=93043 (inst/sec) elapsed = 0:0:26:29 / Fri Apr 13 00:18:24 2018
GPGPU-Sim PTX: 150000000 instructions simulated : ctaid=(1,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1764500  inst.: 147947148 (ipc=83.8) sim_rate=93048 (inst/sec) elapsed = 0:0:26:30 / Fri Apr 13 00:18:25 2018
GPGPU-Sim PTX: 150100000 instructions simulated : ctaid=(4,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1766000  inst.: 148080905 (ipc=83.9) sim_rate=93074 (inst/sec) elapsed = 0:0:26:31 / Fri Apr 13 00:18:26 2018
GPGPU-Sim PTX: 150200000 instructions simulated : ctaid=(5,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1767000  inst.: 148178015 (ipc=83.9) sim_rate=93076 (inst/sec) elapsed = 0:0:26:32 / Fri Apr 13 00:18:27 2018
GPGPU-Sim PTX: 150300000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1768000  inst.: 148270669 (ipc=83.9) sim_rate=93076 (inst/sec) elapsed = 0:0:26:33 / Fri Apr 13 00:18:28 2018
GPGPU-Sim PTX: 150400000 instructions simulated : ctaid=(2,7,0) tid=(1,1,0)
GPGPU-Sim PTX: 150500000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1769500  inst.: 148407882 (ipc=83.9) sim_rate=93104 (inst/sec) elapsed = 0:0:26:34 / Fri Apr 13 00:18:29 2018
GPGPU-Sim PTX: 150600000 instructions simulated : ctaid=(2,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1770500  inst.: 148509072 (ipc=83.9) sim_rate=93109 (inst/sec) elapsed = 0:0:26:35 / Fri Apr 13 00:18:30 2018
GPGPU-Sim PTX: 150700000 instructions simulated : ctaid=(1,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1772000  inst.: 148650968 (ipc=83.9) sim_rate=93139 (inst/sec) elapsed = 0:0:26:36 / Fri Apr 13 00:18:31 2018
GPGPU-Sim PTX: 150800000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1773000  inst.: 148752378 (ipc=83.9) sim_rate=93144 (inst/sec) elapsed = 0:0:26:37 / Fri Apr 13 00:18:32 2018
GPGPU-Sim PTX: 150900000 instructions simulated : ctaid=(4,1,0) tid=(3,7,0)
GPGPU-Sim PTX: 151000000 instructions simulated : ctaid=(8,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1774500  inst.: 148884630 (ipc=83.9) sim_rate=93169 (inst/sec) elapsed = 0:0:26:38 / Fri Apr 13 00:18:33 2018
GPGPU-Sim PTX: 151100000 instructions simulated : ctaid=(0,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1775500  inst.: 148984881 (ipc=83.9) sim_rate=93173 (inst/sec) elapsed = 0:0:26:39 / Fri Apr 13 00:18:34 2018
GPGPU-Sim PTX: 151200000 instructions simulated : ctaid=(0,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1777000  inst.: 149123660 (ipc=83.9) sim_rate=93202 (inst/sec) elapsed = 0:0:26:40 / Fri Apr 13 00:18:35 2018
GPGPU-Sim PTX: 151300000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1778000  inst.: 149198423 (ipc=83.9) sim_rate=93190 (inst/sec) elapsed = 0:0:26:41 / Fri Apr 13 00:18:36 2018
GPGPU-Sim PTX: 151400000 instructions simulated : ctaid=(0,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1779000  inst.: 149286152 (ipc=83.9) sim_rate=93187 (inst/sec) elapsed = 0:0:26:42 / Fri Apr 13 00:18:37 2018
GPGPU-Sim PTX: 151500000 instructions simulated : ctaid=(8,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1780500  inst.: 149418934 (ipc=83.9) sim_rate=93212 (inst/sec) elapsed = 0:0:26:43 / Fri Apr 13 00:18:38 2018
GPGPU-Sim PTX: 151600000 instructions simulated : ctaid=(7,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1781500  inst.: 149511986 (ipc=83.9) sim_rate=93211 (inst/sec) elapsed = 0:0:26:44 / Fri Apr 13 00:18:39 2018
GPGPU-Sim PTX: 151700000 instructions simulated : ctaid=(3,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1783000  inst.: 149661367 (ipc=83.9) sim_rate=93246 (inst/sec) elapsed = 0:0:26:45 / Fri Apr 13 00:18:40 2018
GPGPU-Sim PTX: 151800000 instructions simulated : ctaid=(3,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1784000  inst.: 149742757 (ipc=83.9) sim_rate=93239 (inst/sec) elapsed = 0:0:26:46 / Fri Apr 13 00:18:41 2018
GPGPU-Sim PTX: 151900000 instructions simulated : ctaid=(7,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1785000  inst.: 149838214 (ipc=83.9) sim_rate=93240 (inst/sec) elapsed = 0:0:26:47 / Fri Apr 13 00:18:42 2018
GPGPU-Sim PTX: 152000000 instructions simulated : ctaid=(4,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 152100000 instructions simulated : ctaid=(4,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1786500  inst.: 149973047 (ipc=83.9) sim_rate=93266 (inst/sec) elapsed = 0:0:26:48 / Fri Apr 13 00:18:43 2018
GPGPU-Sim PTX: 152200000 instructions simulated : ctaid=(0,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1787500  inst.: 150063496 (ipc=84.0) sim_rate=93265 (inst/sec) elapsed = 0:0:26:49 / Fri Apr 13 00:18:44 2018
GPGPU-Sim PTX: 152300000 instructions simulated : ctaid=(8,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1788500  inst.: 150167928 (ipc=84.0) sim_rate=93272 (inst/sec) elapsed = 0:0:26:50 / Fri Apr 13 00:18:45 2018
GPGPU-Sim PTX: 152400000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1790000  inst.: 150296118 (ipc=84.0) sim_rate=93293 (inst/sec) elapsed = 0:0:26:51 / Fri Apr 13 00:18:46 2018
GPGPU-Sim PTX: 152500000 instructions simulated : ctaid=(0,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1791000  inst.: 150390397 (ipc=84.0) sim_rate=93294 (inst/sec) elapsed = 0:0:26:52 / Fri Apr 13 00:18:47 2018
GPGPU-Sim PTX: 152600000 instructions simulated : ctaid=(0,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1792000  inst.: 150484201 (ipc=84.0) sim_rate=93294 (inst/sec) elapsed = 0:0:26:53 / Fri Apr 13 00:18:48 2018
GPGPU-Sim PTX: 152700000 instructions simulated : ctaid=(8,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1793500  inst.: 150630477 (ipc=84.0) sim_rate=93327 (inst/sec) elapsed = 0:0:26:54 / Fri Apr 13 00:18:49 2018
GPGPU-Sim PTX: 152800000 instructions simulated : ctaid=(2,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1794500  inst.: 150727297 (ipc=84.0) sim_rate=93329 (inst/sec) elapsed = 0:0:26:55 / Fri Apr 13 00:18:50 2018
GPGPU-Sim PTX: 152900000 instructions simulated : ctaid=(8,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1795500  inst.: 150823644 (ipc=84.0) sim_rate=93331 (inst/sec) elapsed = 0:0:26:56 / Fri Apr 13 00:18:51 2018
GPGPU-Sim PTX: 153000000 instructions simulated : ctaid=(5,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1797000  inst.: 150945696 (ipc=84.0) sim_rate=93349 (inst/sec) elapsed = 0:0:26:57 / Fri Apr 13 00:18:52 2018
GPGPU-Sim PTX: 153100000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1798000  inst.: 151041570 (ipc=84.0) sim_rate=93350 (inst/sec) elapsed = 0:0:26:58 / Fri Apr 13 00:18:53 2018
GPGPU-Sim PTX: 153200000 instructions simulated : ctaid=(1,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1799000  inst.: 151134246 (ipc=84.0) sim_rate=93350 (inst/sec) elapsed = 0:0:26:59 / Fri Apr 13 00:18:54 2018
GPGPU-Sim PTX: 153300000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 153400000 instructions simulated : ctaid=(2,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1800500  inst.: 151264520 (ipc=84.0) sim_rate=93373 (inst/sec) elapsed = 0:0:27:00 / Fri Apr 13 00:18:55 2018
GPGPU-Sim PTX: 153500000 instructions simulated : ctaid=(3,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1801500  inst.: 151356748 (ipc=84.0) sim_rate=93372 (inst/sec) elapsed = 0:0:27:01 / Fri Apr 13 00:18:56 2018
GPGPU-Sim PTX: 153600000 instructions simulated : ctaid=(0,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1802500  inst.: 151446245 (ipc=84.0) sim_rate=93370 (inst/sec) elapsed = 0:0:27:02 / Fri Apr 13 00:18:57 2018
GPGPU-Sim PTX: 153700000 instructions simulated : ctaid=(7,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1804000  inst.: 151576646 (ipc=84.0) sim_rate=93392 (inst/sec) elapsed = 0:0:27:03 / Fri Apr 13 00:18:58 2018
GPGPU-Sim PTX: 153800000 instructions simulated : ctaid=(4,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1805000  inst.: 151674679 (ipc=84.0) sim_rate=93395 (inst/sec) elapsed = 0:0:27:04 / Fri Apr 13 00:18:59 2018
GPGPU-Sim PTX: 153900000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1806500  inst.: 151798540 (ipc=84.0) sim_rate=93414 (inst/sec) elapsed = 0:0:27:05 / Fri Apr 13 00:19:00 2018
GPGPU-Sim PTX: 154000000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1807500  inst.: 151893799 (ipc=84.0) sim_rate=93415 (inst/sec) elapsed = 0:0:27:06 / Fri Apr 13 00:19:01 2018
GPGPU-Sim PTX: 154100000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1808500  inst.: 151985694 (ipc=84.0) sim_rate=93414 (inst/sec) elapsed = 0:0:27:07 / Fri Apr 13 00:19:02 2018
GPGPU-Sim PTX: 154200000 instructions simulated : ctaid=(0,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1810000  inst.: 152109995 (ipc=84.0) sim_rate=93433 (inst/sec) elapsed = 0:0:27:08 / Fri Apr 13 00:19:03 2018
GPGPU-Sim PTX: 154300000 instructions simulated : ctaid=(2,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1811000  inst.: 152214551 (ipc=84.1) sim_rate=93440 (inst/sec) elapsed = 0:0:27:09 / Fri Apr 13 00:19:04 2018
GPGPU-Sim PTX: 154400000 instructions simulated : ctaid=(8,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1812000  inst.: 152300311 (ipc=84.1) sim_rate=93435 (inst/sec) elapsed = 0:0:27:10 / Fri Apr 13 00:19:05 2018
GPGPU-Sim PTX: 154500000 instructions simulated : ctaid=(7,2,0) tid=(6,1,0)
GPGPU-Sim PTX: 154600000 instructions simulated : ctaid=(5,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1813500  inst.: 152430572 (ipc=84.1) sim_rate=93458 (inst/sec) elapsed = 0:0:27:11 / Fri Apr 13 00:19:06 2018
GPGPU-Sim PTX: 154700000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1814500  inst.: 152528420 (ipc=84.1) sim_rate=93461 (inst/sec) elapsed = 0:0:27:12 / Fri Apr 13 00:19:07 2018
GPGPU-Sim uArch: cycles simulated: 1815500  inst.: 152611126 (ipc=84.1) sim_rate=93454 (inst/sec) elapsed = 0:0:27:13 / Fri Apr 13 00:19:08 2018
GPGPU-Sim PTX: 154800000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 154900000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1817000  inst.: 152754362 (ipc=84.1) sim_rate=93484 (inst/sec) elapsed = 0:0:27:14 / Fri Apr 13 00:19:09 2018
GPGPU-Sim PTX: 155000000 instructions simulated : ctaid=(3,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1818000  inst.: 152853184 (ipc=84.1) sim_rate=93488 (inst/sec) elapsed = 0:0:27:15 / Fri Apr 13 00:19:10 2018
GPGPU-Sim PTX: 155100000 instructions simulated : ctaid=(8,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1819000  inst.: 152951303 (ipc=84.1) sim_rate=93491 (inst/sec) elapsed = 0:0:27:16 / Fri Apr 13 00:19:11 2018
GPGPU-Sim PTX: 155200000 instructions simulated : ctaid=(5,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1820000  inst.: 153042664 (ipc=84.1) sim_rate=93489 (inst/sec) elapsed = 0:0:27:17 / Fri Apr 13 00:19:12 2018
GPGPU-Sim PTX: 155300000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1821000  inst.: 153134629 (ipc=84.1) sim_rate=93488 (inst/sec) elapsed = 0:0:27:18 / Fri Apr 13 00:19:13 2018
GPGPU-Sim PTX: 155400000 instructions simulated : ctaid=(4,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1822500  inst.: 153261448 (ipc=84.1) sim_rate=93509 (inst/sec) elapsed = 0:0:27:19 / Fri Apr 13 00:19:14 2018
GPGPU-Sim PTX: 155500000 instructions simulated : ctaid=(1,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1823500  inst.: 153345914 (ipc=84.1) sim_rate=93503 (inst/sec) elapsed = 0:0:27:20 / Fri Apr 13 00:19:15 2018
GPGPU-Sim PTX: 155600000 instructions simulated : ctaid=(8,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1825000  inst.: 153490902 (ipc=84.1) sim_rate=93534 (inst/sec) elapsed = 0:0:27:21 / Fri Apr 13 00:19:16 2018
GPGPU-Sim PTX: 155700000 instructions simulated : ctaid=(7,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1826000  inst.: 153593996 (ipc=84.1) sim_rate=93540 (inst/sec) elapsed = 0:0:27:22 / Fri Apr 13 00:19:17 2018
GPGPU-Sim PTX: 155800000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1827000  inst.: 153689724 (ipc=84.1) sim_rate=93542 (inst/sec) elapsed = 0:0:27:23 / Fri Apr 13 00:19:18 2018
GPGPU-Sim PTX: 155900000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1828000  inst.: 153781632 (ipc=84.1) sim_rate=93541 (inst/sec) elapsed = 0:0:27:24 / Fri Apr 13 00:19:19 2018
GPGPU-Sim PTX: 156000000 instructions simulated : ctaid=(7,3,0) tid=(3,6,0)
GPGPU-Sim PTX: 156100000 instructions simulated : ctaid=(2,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1829500  inst.: 153921900 (ipc=84.1) sim_rate=93569 (inst/sec) elapsed = 0:0:27:25 / Fri Apr 13 00:19:20 2018
GPGPU-Sim PTX: 156200000 instructions simulated : ctaid=(7,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1830500  inst.: 154007455 (ipc=84.1) sim_rate=93564 (inst/sec) elapsed = 0:0:27:26 / Fri Apr 13 00:19:21 2018
GPGPU-Sim PTX: 156300000 instructions simulated : ctaid=(0,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1832000  inst.: 154140341 (ipc=84.1) sim_rate=93588 (inst/sec) elapsed = 0:0:27:27 / Fri Apr 13 00:19:22 2018
GPGPU-Sim PTX: 156400000 instructions simulated : ctaid=(0,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1833000  inst.: 154235467 (ipc=84.1) sim_rate=93589 (inst/sec) elapsed = 0:0:27:28 / Fri Apr 13 00:19:23 2018
GPGPU-Sim PTX: 156500000 instructions simulated : ctaid=(7,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1834000  inst.: 154342890 (ipc=84.2) sim_rate=93597 (inst/sec) elapsed = 0:0:27:29 / Fri Apr 13 00:19:24 2018
GPGPU-Sim PTX: 156600000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1835000  inst.: 154437684 (ipc=84.2) sim_rate=93598 (inst/sec) elapsed = 0:0:27:30 / Fri Apr 13 00:19:25 2018
GPGPU-Sim PTX: 156700000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1836000  inst.: 154536368 (ipc=84.2) sim_rate=93601 (inst/sec) elapsed = 0:0:27:31 / Fri Apr 13 00:19:26 2018
GPGPU-Sim PTX: 156800000 instructions simulated : ctaid=(5,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1837500  inst.: 154676914 (ipc=84.2) sim_rate=93630 (inst/sec) elapsed = 0:0:27:32 / Fri Apr 13 00:19:27 2018
GPGPU-Sim PTX: 156900000 instructions simulated : ctaid=(0,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1838500  inst.: 154776244 (ipc=84.2) sim_rate=93633 (inst/sec) elapsed = 0:0:27:33 / Fri Apr 13 00:19:28 2018
GPGPU-Sim PTX: 157000000 instructions simulated : ctaid=(1,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1839500  inst.: 154875404 (ipc=84.2) sim_rate=93636 (inst/sec) elapsed = 0:0:27:34 / Fri Apr 13 00:19:29 2018
GPGPU-Sim PTX: 157100000 instructions simulated : ctaid=(6,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1840500  inst.: 154967379 (ipc=84.2) sim_rate=93635 (inst/sec) elapsed = 0:0:27:35 / Fri Apr 13 00:19:30 2018
GPGPU-Sim PTX: 157200000 instructions simulated : ctaid=(1,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1841500  inst.: 155065370 (ipc=84.2) sim_rate=93638 (inst/sec) elapsed = 0:0:27:36 / Fri Apr 13 00:19:31 2018
GPGPU-Sim PTX: 157300000 instructions simulated : ctaid=(6,3,0) tid=(0,5,0)
GPGPU-Sim PTX: 157400000 instructions simulated : ctaid=(7,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1843000  inst.: 155211575 (ipc=84.2) sim_rate=93670 (inst/sec) elapsed = 0:0:27:37 / Fri Apr 13 00:19:32 2018
GPGPU-Sim PTX: 157500000 instructions simulated : ctaid=(4,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1844000  inst.: 155302795 (ipc=84.2) sim_rate=93668 (inst/sec) elapsed = 0:0:27:38 / Fri Apr 13 00:19:33 2018
GPGPU-Sim PTX: 157600000 instructions simulated : ctaid=(4,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1845000  inst.: 155401304 (ipc=84.2) sim_rate=93671 (inst/sec) elapsed = 0:0:27:39 / Fri Apr 13 00:19:34 2018
GPGPU-Sim PTX: 157700000 instructions simulated : ctaid=(1,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1846000  inst.: 155490596 (ipc=84.2) sim_rate=93669 (inst/sec) elapsed = 0:0:27:40 / Fri Apr 13 00:19:35 2018
GPGPU-Sim PTX: 157800000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1847000  inst.: 155588652 (ipc=84.2) sim_rate=93671 (inst/sec) elapsed = 0:0:27:41 / Fri Apr 13 00:19:36 2018
GPGPU-Sim uArch: cycles simulated: 1848000  inst.: 155675044 (ipc=84.2) sim_rate=93667 (inst/sec) elapsed = 0:0:27:42 / Fri Apr 13 00:19:37 2018
GPGPU-Sim PTX: 157900000 instructions simulated : ctaid=(8,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1849000  inst.: 155775774 (ipc=84.2) sim_rate=93671 (inst/sec) elapsed = 0:0:27:43 / Fri Apr 13 00:19:38 2018
GPGPU-Sim PTX: 158000000 instructions simulated : ctaid=(2,3,0) tid=(4,0,0)
GPGPU-Sim PTX: 158100000 instructions simulated : ctaid=(2,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1850500  inst.: 155938425 (ipc=84.3) sim_rate=93712 (inst/sec) elapsed = 0:0:27:44 / Fri Apr 13 00:19:39 2018
GPGPU-Sim PTX: 158200000 instructions simulated : ctaid=(2,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1851500  inst.: 156032812 (ipc=84.3) sim_rate=93713 (inst/sec) elapsed = 0:0:27:45 / Fri Apr 13 00:19:40 2018
GPGPU-Sim PTX: 158300000 instructions simulated : ctaid=(5,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1852500  inst.: 156142426 (ipc=84.3) sim_rate=93722 (inst/sec) elapsed = 0:0:27:46 / Fri Apr 13 00:19:41 2018
GPGPU-Sim PTX: 158400000 instructions simulated : ctaid=(1,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1853500  inst.: 156232401 (ipc=84.3) sim_rate=93720 (inst/sec) elapsed = 0:0:27:47 / Fri Apr 13 00:19:42 2018
GPGPU-Sim PTX: 158500000 instructions simulated : ctaid=(6,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1855000  inst.: 156364848 (ipc=84.3) sim_rate=93743 (inst/sec) elapsed = 0:0:27:48 / Fri Apr 13 00:19:43 2018
GPGPU-Sim PTX: 158600000 instructions simulated : ctaid=(7,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1856000  inst.: 156467344 (ipc=84.3) sim_rate=93749 (inst/sec) elapsed = 0:0:27:49 / Fri Apr 13 00:19:44 2018
GPGPU-Sim PTX: 158700000 instructions simulated : ctaid=(8,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1857000  inst.: 156561485 (ipc=84.3) sim_rate=93749 (inst/sec) elapsed = 0:0:27:50 / Fri Apr 13 00:19:45 2018
GPGPU-Sim PTX: 158800000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 158900000 instructions simulated : ctaid=(1,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1858500  inst.: 156702286 (ipc=84.3) sim_rate=93777 (inst/sec) elapsed = 0:0:27:51 / Fri Apr 13 00:19:46 2018
GPGPU-Sim PTX: 159000000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1859500  inst.: 156792499 (ipc=84.3) sim_rate=93775 (inst/sec) elapsed = 0:0:27:52 / Fri Apr 13 00:19:47 2018
GPGPU-Sim PTX: 159100000 instructions simulated : ctaid=(5,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1860500  inst.: 156882760 (ipc=84.3) sim_rate=93773 (inst/sec) elapsed = 0:0:27:53 / Fri Apr 13 00:19:48 2018
GPGPU-Sim PTX: 159200000 instructions simulated : ctaid=(4,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1861500  inst.: 156973780 (ipc=84.3) sim_rate=93771 (inst/sec) elapsed = 0:0:27:54 / Fri Apr 13 00:19:49 2018
GPGPU-Sim PTX: 159300000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1862500  inst.: 157068885 (ipc=84.3) sim_rate=93772 (inst/sec) elapsed = 0:0:27:55 / Fri Apr 13 00:19:50 2018
GPGPU-Sim PTX: 159400000 instructions simulated : ctaid=(0,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1864000  inst.: 157202819 (ipc=84.3) sim_rate=93796 (inst/sec) elapsed = 0:0:27:56 / Fri Apr 13 00:19:51 2018
GPGPU-Sim PTX: 159500000 instructions simulated : ctaid=(3,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1865000  inst.: 157298735 (ipc=84.3) sim_rate=93797 (inst/sec) elapsed = 0:0:27:57 / Fri Apr 13 00:19:52 2018
GPGPU-Sim PTX: 159600000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1866000  inst.: 157395786 (ipc=84.3) sim_rate=93799 (inst/sec) elapsed = 0:0:27:58 / Fri Apr 13 00:19:53 2018
GPGPU-Sim PTX: 159700000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1867500  inst.: 157538854 (ipc=84.4) sim_rate=93828 (inst/sec) elapsed = 0:0:27:59 / Fri Apr 13 00:19:54 2018
GPGPU-Sim PTX: 159800000 instructions simulated : ctaid=(4,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1868500  inst.: 157633487 (ipc=84.4) sim_rate=93829 (inst/sec) elapsed = 0:0:28:00 / Fri Apr 13 00:19:55 2018
GPGPU-Sim PTX: 159900000 instructions simulated : ctaid=(0,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1869500  inst.: 157721164 (ipc=84.4) sim_rate=93825 (inst/sec) elapsed = 0:0:28:01 / Fri Apr 13 00:19:56 2018
GPGPU-Sim PTX: 160000000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1870500  inst.: 157830647 (ipc=84.4) sim_rate=93835 (inst/sec) elapsed = 0:0:28:02 / Fri Apr 13 00:19:57 2018
GPGPU-Sim PTX: 160100000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 160200000 instructions simulated : ctaid=(7,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1872000  inst.: 157985945 (ipc=84.4) sim_rate=93871 (inst/sec) elapsed = 0:0:28:03 / Fri Apr 13 00:19:58 2018
GPGPU-Sim PTX: 160300000 instructions simulated : ctaid=(4,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1873000  inst.: 158088681 (ipc=84.4) sim_rate=93876 (inst/sec) elapsed = 0:0:28:04 / Fri Apr 13 00:19:59 2018
GPGPU-Sim PTX: 160400000 instructions simulated : ctaid=(7,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1874000  inst.: 158190033 (ipc=84.4) sim_rate=93881 (inst/sec) elapsed = 0:0:28:05 / Fri Apr 13 00:20:00 2018
GPGPU-Sim PTX: 160500000 instructions simulated : ctaid=(3,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1875500  inst.: 158329698 (ipc=84.4) sim_rate=93908 (inst/sec) elapsed = 0:0:28:06 / Fri Apr 13 00:20:01 2018
GPGPU-Sim PTX: 160600000 instructions simulated : ctaid=(0,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1876500  inst.: 158415964 (ipc=84.4) sim_rate=93903 (inst/sec) elapsed = 0:0:28:07 / Fri Apr 13 00:20:02 2018
GPGPU-Sim PTX: 160700000 instructions simulated : ctaid=(0,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1877500  inst.: 158514031 (ipc=84.4) sim_rate=93906 (inst/sec) elapsed = 0:0:28:08 / Fri Apr 13 00:20:03 2018
GPGPU-Sim PTX: 160800000 instructions simulated : ctaid=(6,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 160900000 instructions simulated : ctaid=(3,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1879000  inst.: 158654415 (ipc=84.4) sim_rate=93933 (inst/sec) elapsed = 0:0:28:09 / Fri Apr 13 00:20:04 2018
GPGPU-Sim PTX: 161000000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1880000  inst.: 158755712 (ipc=84.4) sim_rate=93938 (inst/sec) elapsed = 0:0:28:10 / Fri Apr 13 00:20:05 2018
GPGPU-Sim PTX: 161100000 instructions simulated : ctaid=(8,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1881000  inst.: 158858029 (ipc=84.5) sim_rate=93943 (inst/sec) elapsed = 0:0:28:11 / Fri Apr 13 00:20:06 2018
GPGPU-Sim PTX: 161200000 instructions simulated : ctaid=(2,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1882000  inst.: 158952795 (ipc=84.5) sim_rate=93943 (inst/sec) elapsed = 0:0:28:12 / Fri Apr 13 00:20:07 2018
GPGPU-Sim PTX: 161300000 instructions simulated : ctaid=(0,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1883000  inst.: 159068871 (ipc=84.5) sim_rate=93956 (inst/sec) elapsed = 0:0:28:13 / Fri Apr 13 00:20:08 2018
GPGPU-Sim PTX: 161400000 instructions simulated : ctaid=(4,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1884500  inst.: 159213066 (ipc=84.5) sim_rate=93986 (inst/sec) elapsed = 0:0:28:14 / Fri Apr 13 00:20:09 2018
GPGPU-Sim PTX: 161500000 instructions simulated : ctaid=(6,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1885500  inst.: 159323444 (ipc=84.5) sim_rate=93996 (inst/sec) elapsed = 0:0:28:15 / Fri Apr 13 00:20:10 2018
GPGPU-Sim PTX: 161600000 instructions simulated : ctaid=(2,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1886500  inst.: 159417865 (ipc=84.5) sim_rate=93996 (inst/sec) elapsed = 0:0:28:16 / Fri Apr 13 00:20:11 2018
GPGPU-Sim PTX: 161700000 instructions simulated : ctaid=(1,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1887500  inst.: 159504643 (ipc=84.5) sim_rate=93992 (inst/sec) elapsed = 0:0:28:17 / Fri Apr 13 00:20:12 2018
GPGPU-Sim PTX: 161800000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1888500  inst.: 159596086 (ipc=84.5) sim_rate=93990 (inst/sec) elapsed = 0:0:28:18 / Fri Apr 13 00:20:13 2018
GPGPU-Sim PTX: 161900000 instructions simulated : ctaid=(0,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1889500  inst.: 159687983 (ipc=84.5) sim_rate=93989 (inst/sec) elapsed = 0:0:28:19 / Fri Apr 13 00:20:14 2018
GPGPU-Sim PTX: 162000000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1890500  inst.: 159774183 (ipc=84.5) sim_rate=93984 (inst/sec) elapsed = 0:0:28:20 / Fri Apr 13 00:20:15 2018
GPGPU-Sim PTX: 162100000 instructions simulated : ctaid=(6,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1891500  inst.: 159868413 (ipc=84.5) sim_rate=93984 (inst/sec) elapsed = 0:0:28:21 / Fri Apr 13 00:20:16 2018
GPGPU-Sim PTX: 162200000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1893000  inst.: 160007787 (ipc=84.5) sim_rate=94011 (inst/sec) elapsed = 0:0:28:22 / Fri Apr 13 00:20:17 2018
GPGPU-Sim PTX: 162300000 instructions simulated : ctaid=(4,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1894000  inst.: 160093328 (ipc=84.5) sim_rate=94006 (inst/sec) elapsed = 0:0:28:23 / Fri Apr 13 00:20:18 2018
GPGPU-Sim PTX: 162400000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1895000  inst.: 160188787 (ipc=84.5) sim_rate=94007 (inst/sec) elapsed = 0:0:28:24 / Fri Apr 13 00:20:19 2018
GPGPU-Sim PTX: 162500000 instructions simulated : ctaid=(0,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1896000  inst.: 160280991 (ipc=84.5) sim_rate=94006 (inst/sec) elapsed = 0:0:28:25 / Fri Apr 13 00:20:20 2018
GPGPU-Sim PTX: 162600000 instructions simulated : ctaid=(1,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1897000  inst.: 160373646 (ipc=84.5) sim_rate=94005 (inst/sec) elapsed = 0:0:28:26 / Fri Apr 13 00:20:21 2018
GPGPU-Sim PTX: 162700000 instructions simulated : ctaid=(5,0,0) tid=(4,3,0)
GPGPU-Sim PTX: 162800000 instructions simulated : ctaid=(8,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1898500  inst.: 160519791 (ipc=84.6) sim_rate=94036 (inst/sec) elapsed = 0:0:28:27 / Fri Apr 13 00:20:22 2018
GPGPU-Sim uArch: cycles simulated: 1899500  inst.: 160613717 (ipc=84.6) sim_rate=94036 (inst/sec) elapsed = 0:0:28:28 / Fri Apr 13 00:20:23 2018
GPGPU-Sim PTX: 162900000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 163000000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1900500  inst.: 160714942 (ipc=84.6) sim_rate=94040 (inst/sec) elapsed = 0:0:28:29 / Fri Apr 13 00:20:24 2018
GPGPU-Sim uArch: cycles simulated: 1901500  inst.: 160806473 (ipc=84.6) sim_rate=94038 (inst/sec) elapsed = 0:0:28:30 / Fri Apr 13 00:20:25 2018
GPGPU-Sim PTX: 163100000 instructions simulated : ctaid=(0,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1902500  inst.: 160898918 (ipc=84.6) sim_rate=94037 (inst/sec) elapsed = 0:0:28:31 / Fri Apr 13 00:20:26 2018
GPGPU-Sim PTX: 163200000 instructions simulated : ctaid=(2,4,0) tid=(0,2,0)
GPGPU-Sim PTX: 163300000 instructions simulated : ctaid=(3,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1904000  inst.: 161041129 (ipc=84.6) sim_rate=94066 (inst/sec) elapsed = 0:0:28:32 / Fri Apr 13 00:20:27 2018
GPGPU-Sim PTX: 163400000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1905000  inst.: 161140044 (ipc=84.6) sim_rate=94068 (inst/sec) elapsed = 0:0:28:33 / Fri Apr 13 00:20:28 2018
GPGPU-Sim PTX: 163500000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1906000  inst.: 161239755 (ipc=84.6) sim_rate=94072 (inst/sec) elapsed = 0:0:28:34 / Fri Apr 13 00:20:29 2018
GPGPU-Sim PTX: 163600000 instructions simulated : ctaid=(0,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1907500  inst.: 161384561 (ipc=84.6) sim_rate=94101 (inst/sec) elapsed = 0:0:28:35 / Fri Apr 13 00:20:30 2018
GPGPU-Sim PTX: 163700000 instructions simulated : ctaid=(6,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1908500  inst.: 161484877 (ipc=84.6) sim_rate=94105 (inst/sec) elapsed = 0:0:28:36 / Fri Apr 13 00:20:31 2018
GPGPU-Sim PTX: 163800000 instructions simulated : ctaid=(0,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1909500  inst.: 161573355 (ipc=84.6) sim_rate=94102 (inst/sec) elapsed = 0:0:28:37 / Fri Apr 13 00:20:32 2018
GPGPU-Sim PTX: 163900000 instructions simulated : ctaid=(6,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1911000  inst.: 161698944 (ipc=84.6) sim_rate=94120 (inst/sec) elapsed = 0:0:28:38 / Fri Apr 13 00:20:33 2018
GPGPU-Sim PTX: 164000000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1912000  inst.: 161794182 (ipc=84.6) sim_rate=94121 (inst/sec) elapsed = 0:0:28:39 / Fri Apr 13 00:20:34 2018
GPGPU-Sim PTX: 164100000 instructions simulated : ctaid=(5,2,0) tid=(2,5,0)
GPGPU-Sim PTX: 164200000 instructions simulated : ctaid=(6,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1913500  inst.: 161932932 (ipc=84.6) sim_rate=94147 (inst/sec) elapsed = 0:0:28:40 / Fri Apr 13 00:20:35 2018
GPGPU-Sim PTX: 164300000 instructions simulated : ctaid=(2,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1914500  inst.: 162030562 (ipc=84.6) sim_rate=94149 (inst/sec) elapsed = 0:0:28:41 / Fri Apr 13 00:20:36 2018
GPGPU-Sim PTX: 164400000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1915500  inst.: 162120510 (ipc=84.6) sim_rate=94146 (inst/sec) elapsed = 0:0:28:42 / Fri Apr 13 00:20:37 2018
GPGPU-Sim PTX: 164500000 instructions simulated : ctaid=(8,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1916500  inst.: 162212984 (ipc=84.6) sim_rate=94145 (inst/sec) elapsed = 0:0:28:43 / Fri Apr 13 00:20:38 2018
GPGPU-Sim PTX: 164600000 instructions simulated : ctaid=(8,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1917500  inst.: 162301350 (ipc=84.6) sim_rate=94142 (inst/sec) elapsed = 0:0:28:44 / Fri Apr 13 00:20:39 2018
GPGPU-Sim PTX: 164700000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1919000  inst.: 162437783 (ipc=84.6) sim_rate=94166 (inst/sec) elapsed = 0:0:28:45 / Fri Apr 13 00:20:40 2018
GPGPU-Sim PTX: 164800000 instructions simulated : ctaid=(7,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1920000  inst.: 162532793 (ipc=84.7) sim_rate=94167 (inst/sec) elapsed = 0:0:28:46 / Fri Apr 13 00:20:41 2018
GPGPU-Sim PTX: 164900000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1921000  inst.: 162626537 (ipc=84.7) sim_rate=94167 (inst/sec) elapsed = 0:0:28:47 / Fri Apr 13 00:20:42 2018
GPGPU-Sim PTX: 165000000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1922000  inst.: 162718668 (ipc=84.7) sim_rate=94165 (inst/sec) elapsed = 0:0:28:48 / Fri Apr 13 00:20:43 2018
GPGPU-Sim PTX: 165100000 instructions simulated : ctaid=(3,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1923500  inst.: 162867620 (ipc=84.7) sim_rate=94197 (inst/sec) elapsed = 0:0:28:49 / Fri Apr 13 00:20:44 2018
GPGPU-Sim PTX: 165200000 instructions simulated : ctaid=(0,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1924500  inst.: 162954012 (ipc=84.7) sim_rate=94193 (inst/sec) elapsed = 0:0:28:50 / Fri Apr 13 00:20:45 2018
GPGPU-Sim PTX: 165300000 instructions simulated : ctaid=(0,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1925500  inst.: 163039988 (ipc=84.7) sim_rate=94188 (inst/sec) elapsed = 0:0:28:51 / Fri Apr 13 00:20:46 2018
GPGPU-Sim PTX: 165400000 instructions simulated : ctaid=(0,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1926500  inst.: 163125550 (ipc=84.7) sim_rate=94183 (inst/sec) elapsed = 0:0:28:52 / Fri Apr 13 00:20:47 2018
GPGPU-Sim PTX: 165500000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1928000  inst.: 163259061 (ipc=84.7) sim_rate=94206 (inst/sec) elapsed = 0:0:28:53 / Fri Apr 13 00:20:48 2018
GPGPU-Sim PTX: 165600000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1929000  inst.: 163353943 (ipc=84.7) sim_rate=94206 (inst/sec) elapsed = 0:0:28:54 / Fri Apr 13 00:20:49 2018
GPGPU-Sim PTX: 165700000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim PTX: 165800000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1930500  inst.: 163491244 (ipc=84.7) sim_rate=94231 (inst/sec) elapsed = 0:0:28:55 / Fri Apr 13 00:20:50 2018
GPGPU-Sim uArch: cycles simulated: 1931500  inst.: 163577000 (ipc=84.7) sim_rate=94226 (inst/sec) elapsed = 0:0:28:56 / Fri Apr 13 00:20:51 2018
GPGPU-Sim PTX: 165900000 instructions simulated : ctaid=(4,5,0) tid=(5,1,0)
GPGPU-Sim PTX: 166000000 instructions simulated : ctaid=(6,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1933000  inst.: 163714073 (ipc=84.7) sim_rate=94251 (inst/sec) elapsed = 0:0:28:57 / Fri Apr 13 00:20:52 2018
GPGPU-Sim PTX: 166100000 instructions simulated : ctaid=(5,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1934000  inst.: 163801348 (ipc=84.7) sim_rate=94247 (inst/sec) elapsed = 0:0:28:58 / Fri Apr 13 00:20:53 2018
GPGPU-Sim PTX: 166200000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1935000  inst.: 163899683 (ipc=84.7) sim_rate=94249 (inst/sec) elapsed = 0:0:28:59 / Fri Apr 13 00:20:54 2018
GPGPU-Sim PTX: 166300000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1936000  inst.: 163987840 (ipc=84.7) sim_rate=94245 (inst/sec) elapsed = 0:0:29:00 / Fri Apr 13 00:20:55 2018
GPGPU-Sim PTX: 166400000 instructions simulated : ctaid=(0,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1937000  inst.: 164075615 (ipc=84.7) sim_rate=94242 (inst/sec) elapsed = 0:0:29:01 / Fri Apr 13 00:20:56 2018
GPGPU-Sim uArch: cycles simulated: 1938000  inst.: 164162554 (ipc=84.7) sim_rate=94237 (inst/sec) elapsed = 0:0:29:02 / Fri Apr 13 00:20:57 2018
GPGPU-Sim PTX: 166500000 instructions simulated : ctaid=(8,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1939000  inst.: 164254816 (ipc=84.7) sim_rate=94236 (inst/sec) elapsed = 0:0:29:03 / Fri Apr 13 00:20:58 2018
GPGPU-Sim PTX: 166600000 instructions simulated : ctaid=(1,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1940000  inst.: 164348067 (ipc=84.7) sim_rate=94236 (inst/sec) elapsed = 0:0:29:04 / Fri Apr 13 00:20:59 2018
GPGPU-Sim PTX: 166700000 instructions simulated : ctaid=(3,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1941000  inst.: 164444757 (ipc=84.7) sim_rate=94237 (inst/sec) elapsed = 0:0:29:05 / Fri Apr 13 00:21:00 2018
GPGPU-Sim PTX: 166800000 instructions simulated : ctaid=(2,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1942000  inst.: 164543349 (ipc=84.7) sim_rate=94240 (inst/sec) elapsed = 0:0:29:06 / Fri Apr 13 00:21:01 2018
GPGPU-Sim PTX: 166900000 instructions simulated : ctaid=(1,1,0) tid=(1,5,0)
GPGPU-Sim PTX: 167000000 instructions simulated : ctaid=(3,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1943500  inst.: 164679856 (ipc=84.7) sim_rate=94264 (inst/sec) elapsed = 0:0:29:07 / Fri Apr 13 00:21:02 2018
GPGPU-Sim PTX: 167100000 instructions simulated : ctaid=(1,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1944500  inst.: 164768608 (ipc=84.7) sim_rate=94261 (inst/sec) elapsed = 0:0:29:08 / Fri Apr 13 00:21:03 2018
GPGPU-Sim uArch: cycles simulated: 1945500  inst.: 164859062 (ipc=84.7) sim_rate=94259 (inst/sec) elapsed = 0:0:29:09 / Fri Apr 13 00:21:04 2018
GPGPU-Sim PTX: 167200000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 167300000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1947000  inst.: 164997676 (ipc=84.7) sim_rate=94284 (inst/sec) elapsed = 0:0:29:10 / Fri Apr 13 00:21:05 2018
GPGPU-Sim PTX: 167400000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1948000  inst.: 165096240 (ipc=84.8) sim_rate=94286 (inst/sec) elapsed = 0:0:29:11 / Fri Apr 13 00:21:06 2018
GPGPU-Sim PTX: 167500000 instructions simulated : ctaid=(8,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1949000  inst.: 165185501 (ipc=84.8) sim_rate=94283 (inst/sec) elapsed = 0:0:29:12 / Fri Apr 13 00:21:07 2018
GPGPU-Sim PTX: 167600000 instructions simulated : ctaid=(6,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1950000  inst.: 165287953 (ipc=84.8) sim_rate=94288 (inst/sec) elapsed = 0:0:29:13 / Fri Apr 13 00:21:08 2018
GPGPU-Sim PTX: 167700000 instructions simulated : ctaid=(6,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1951500  inst.: 165416464 (ipc=84.8) sim_rate=94308 (inst/sec) elapsed = 0:0:29:14 / Fri Apr 13 00:21:09 2018
GPGPU-Sim PTX: 167800000 instructions simulated : ctaid=(7,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1952500  inst.: 165514281 (ipc=84.8) sim_rate=94310 (inst/sec) elapsed = 0:0:29:15 / Fri Apr 13 00:21:10 2018
GPGPU-Sim PTX: 167900000 instructions simulated : ctaid=(5,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1953500  inst.: 165601532 (ipc=84.8) sim_rate=94306 (inst/sec) elapsed = 0:0:29:16 / Fri Apr 13 00:21:11 2018
GPGPU-Sim PTX: 168000000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1955000  inst.: 165735535 (ipc=84.8) sim_rate=94328 (inst/sec) elapsed = 0:0:29:17 / Fri Apr 13 00:21:12 2018
GPGPU-Sim PTX: 168100000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1956000  inst.: 165835407 (ipc=84.8) sim_rate=94331 (inst/sec) elapsed = 0:0:29:18 / Fri Apr 13 00:21:13 2018
GPGPU-Sim PTX: 168200000 instructions simulated : ctaid=(0,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1957000  inst.: 165930064 (ipc=84.8) sim_rate=94332 (inst/sec) elapsed = 0:0:29:19 / Fri Apr 13 00:21:14 2018
GPGPU-Sim PTX: 168300000 instructions simulated : ctaid=(8,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1958000  inst.: 166017533 (ipc=84.8) sim_rate=94328 (inst/sec) elapsed = 0:0:29:20 / Fri Apr 13 00:21:15 2018
GPGPU-Sim PTX: 168400000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1959000  inst.: 166102783 (ipc=84.8) sim_rate=94322 (inst/sec) elapsed = 0:0:29:21 / Fri Apr 13 00:21:16 2018
GPGPU-Sim PTX: 168500000 instructions simulated : ctaid=(8,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1960500  inst.: 166236177 (ipc=84.8) sim_rate=94345 (inst/sec) elapsed = 0:0:29:22 / Fri Apr 13 00:21:17 2018
GPGPU-Sim PTX: 168600000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1961500  inst.: 166321452 (ipc=84.8) sim_rate=94340 (inst/sec) elapsed = 0:0:29:23 / Fri Apr 13 00:21:18 2018
GPGPU-Sim PTX: 168700000 instructions simulated : ctaid=(8,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1962500  inst.: 166416222 (ipc=84.8) sim_rate=94340 (inst/sec) elapsed = 0:0:29:24 / Fri Apr 13 00:21:19 2018
GPGPU-Sim PTX: 168800000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1963500  inst.: 166509406 (ipc=84.8) sim_rate=94339 (inst/sec) elapsed = 0:0:29:25 / Fri Apr 13 00:21:20 2018
GPGPU-Sim PTX: 168900000 instructions simulated : ctaid=(4,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1964500  inst.: 166607053 (ipc=84.8) sim_rate=94341 (inst/sec) elapsed = 0:0:29:26 / Fri Apr 13 00:21:21 2018
GPGPU-Sim PTX: 169000000 instructions simulated : ctaid=(0,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1965500  inst.: 166700988 (ipc=84.8) sim_rate=94341 (inst/sec) elapsed = 0:0:29:27 / Fri Apr 13 00:21:22 2018
GPGPU-Sim PTX: 169100000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 169200000 instructions simulated : ctaid=(8,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1967000  inst.: 166842377 (ipc=84.8) sim_rate=94367 (inst/sec) elapsed = 0:0:29:28 / Fri Apr 13 00:21:23 2018
GPGPU-Sim uArch: cycles simulated: 1968000  inst.: 166926957 (ipc=84.8) sim_rate=94362 (inst/sec) elapsed = 0:0:29:29 / Fri Apr 13 00:21:24 2018
GPGPU-Sim PTX: 169300000 instructions simulated : ctaid=(4,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1969000  inst.: 167011492 (ipc=84.8) sim_rate=94356 (inst/sec) elapsed = 0:0:29:30 / Fri Apr 13 00:21:25 2018
GPGPU-Sim PTX: 169400000 instructions simulated : ctaid=(2,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 169500000 instructions simulated : ctaid=(8,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1970500  inst.: 167143265 (ipc=84.8) sim_rate=94377 (inst/sec) elapsed = 0:0:29:31 / Fri Apr 13 00:21:26 2018
GPGPU-Sim uArch: cycles simulated: 1971500  inst.: 167230319 (ipc=84.8) sim_rate=94373 (inst/sec) elapsed = 0:0:29:32 / Fri Apr 13 00:21:27 2018
GPGPU-Sim PTX: 169600000 instructions simulated : ctaid=(1,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1972500  inst.: 167313879 (ipc=84.8) sim_rate=94367 (inst/sec) elapsed = 0:0:29:33 / Fri Apr 13 00:21:28 2018
GPGPU-Sim PTX: 169700000 instructions simulated : ctaid=(2,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1973500  inst.: 167401797 (ipc=84.8) sim_rate=94364 (inst/sec) elapsed = 0:0:29:34 / Fri Apr 13 00:21:29 2018
GPGPU-Sim PTX: 169800000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim PTX: 169900000 instructions simulated : ctaid=(6,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1975000  inst.: 167529617 (ipc=84.8) sim_rate=94382 (inst/sec) elapsed = 0:0:29:35 / Fri Apr 13 00:21:30 2018
GPGPU-Sim uArch: cycles simulated: 1976000  inst.: 167615784 (ipc=84.8) sim_rate=94378 (inst/sec) elapsed = 0:0:29:36 / Fri Apr 13 00:21:31 2018
GPGPU-Sim PTX: 170000000 instructions simulated : ctaid=(6,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1977000  inst.: 167695452 (ipc=84.8) sim_rate=94369 (inst/sec) elapsed = 0:0:29:37 / Fri Apr 13 00:21:32 2018
GPGPU-Sim PTX: 170100000 instructions simulated : ctaid=(3,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1978000  inst.: 167786034 (ipc=84.8) sim_rate=94367 (inst/sec) elapsed = 0:0:29:38 / Fri Apr 13 00:21:33 2018
GPGPU-Sim PTX: 170200000 instructions simulated : ctaid=(3,4,0) tid=(6,6,0)
GPGPU-Sim PTX: 170300000 instructions simulated : ctaid=(6,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1979500  inst.: 167925443 (ipc=84.8) sim_rate=94393 (inst/sec) elapsed = 0:0:29:39 / Fri Apr 13 00:21:34 2018
GPGPU-Sim uArch: cycles simulated: 1980500  inst.: 168012165 (ipc=84.8) sim_rate=94388 (inst/sec) elapsed = 0:0:29:40 / Fri Apr 13 00:21:35 2018
GPGPU-Sim PTX: 170400000 instructions simulated : ctaid=(1,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1981500  inst.: 168108705 (ipc=84.8) sim_rate=94390 (inst/sec) elapsed = 0:0:29:41 / Fri Apr 13 00:21:36 2018
GPGPU-Sim PTX: 170500000 instructions simulated : ctaid=(6,2,0) tid=(5,2,0)
GPGPU-Sim PTX: 170600000 instructions simulated : ctaid=(2,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1983000  inst.: 168231957 (ipc=84.8) sim_rate=94406 (inst/sec) elapsed = 0:0:29:42 / Fri Apr 13 00:21:37 2018
GPGPU-Sim PTX: 170700000 instructions simulated : ctaid=(5,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1984000  inst.: 168325408 (ipc=84.8) sim_rate=94405 (inst/sec) elapsed = 0:0:29:43 / Fri Apr 13 00:21:38 2018
GPGPU-Sim uArch: cycles simulated: 1985000  inst.: 168413913 (ipc=84.8) sim_rate=94402 (inst/sec) elapsed = 0:0:29:44 / Fri Apr 13 00:21:39 2018
GPGPU-Sim PTX: 170800000 instructions simulated : ctaid=(5,0,0) tid=(2,5,0)
GPGPU-Sim PTX: 170900000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1986500  inst.: 168544576 (ipc=84.8) sim_rate=94422 (inst/sec) elapsed = 0:0:29:45 / Fri Apr 13 00:21:40 2018
GPGPU-Sim PTX: 171000000 instructions simulated : ctaid=(6,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1987500  inst.: 168630335 (ipc=84.8) sim_rate=94417 (inst/sec) elapsed = 0:0:29:46 / Fri Apr 13 00:21:41 2018
GPGPU-Sim PTX: 171100000 instructions simulated : ctaid=(7,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1988500  inst.: 168717500 (ipc=84.8) sim_rate=94413 (inst/sec) elapsed = 0:0:29:47 / Fri Apr 13 00:21:42 2018
GPGPU-Sim PTX: 171200000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1990000  inst.: 168848376 (ipc=84.8) sim_rate=94434 (inst/sec) elapsed = 0:0:29:48 / Fri Apr 13 00:21:43 2018
GPGPU-Sim PTX: 171300000 instructions simulated : ctaid=(5,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1991000  inst.: 168942172 (ipc=84.9) sim_rate=94433 (inst/sec) elapsed = 0:0:29:49 / Fri Apr 13 00:21:44 2018
GPGPU-Sim PTX: 171400000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1992000  inst.: 169031200 (ipc=84.9) sim_rate=94430 (inst/sec) elapsed = 0:0:29:50 / Fri Apr 13 00:21:45 2018
GPGPU-Sim PTX: 171500000 instructions simulated : ctaid=(4,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1993000  inst.: 169125465 (ipc=84.9) sim_rate=94430 (inst/sec) elapsed = 0:0:29:51 / Fri Apr 13 00:21:46 2018
GPGPU-Sim PTX: 171600000 instructions simulated : ctaid=(3,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1994500  inst.: 169247925 (ipc=84.9) sim_rate=94446 (inst/sec) elapsed = 0:0:29:52 / Fri Apr 13 00:21:47 2018
GPGPU-Sim PTX: 171700000 instructions simulated : ctaid=(7,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1995500  inst.: 169336206 (ipc=84.9) sim_rate=94442 (inst/sec) elapsed = 0:0:29:53 / Fri Apr 13 00:21:48 2018
GPGPU-Sim PTX: 171800000 instructions simulated : ctaid=(8,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1997000  inst.: 169467272 (ipc=84.9) sim_rate=94463 (inst/sec) elapsed = 0:0:29:54 / Fri Apr 13 00:21:49 2018
GPGPU-Sim PTX: 171900000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1998000  inst.: 169554211 (ipc=84.9) sim_rate=94459 (inst/sec) elapsed = 0:0:29:55 / Fri Apr 13 00:21:50 2018
GPGPU-Sim PTX: 172000000 instructions simulated : ctaid=(4,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1999000  inst.: 169643625 (ipc=84.9) sim_rate=94456 (inst/sec) elapsed = 0:0:29:56 / Fri Apr 13 00:21:51 2018
GPGPU-Sim PTX: 172100000 instructions simulated : ctaid=(4,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2000500  inst.: 169784998 (ipc=84.9) sim_rate=94482 (inst/sec) elapsed = 0:0:29:57 / Fri Apr 13 00:21:52 2018
GPGPU-Sim PTX: 172200000 instructions simulated : ctaid=(0,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2001500  inst.: 169873424 (ipc=84.9) sim_rate=94479 (inst/sec) elapsed = 0:0:29:58 / Fri Apr 13 00:21:53 2018
GPGPU-Sim PTX: 172300000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2002500  inst.: 169963844 (ipc=84.9) sim_rate=94476 (inst/sec) elapsed = 0:0:29:59 / Fri Apr 13 00:21:54 2018
GPGPU-Sim PTX: 172400000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2003500  inst.: 170045387 (ipc=84.9) sim_rate=94469 (inst/sec) elapsed = 0:0:30:00 / Fri Apr 13 00:21:55 2018
GPGPU-Sim PTX: 172500000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2004500  inst.: 170135849 (ipc=84.9) sim_rate=94467 (inst/sec) elapsed = 0:0:30:01 / Fri Apr 13 00:21:56 2018
GPGPU-Sim PTX: 172600000 instructions simulated : ctaid=(2,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2006000  inst.: 170268448 (ipc=84.9) sim_rate=94488 (inst/sec) elapsed = 0:0:30:02 / Fri Apr 13 00:21:57 2018
GPGPU-Sim PTX: 172700000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2007000  inst.: 170353184 (ipc=84.9) sim_rate=94483 (inst/sec) elapsed = 0:0:30:03 / Fri Apr 13 00:21:58 2018
GPGPU-Sim PTX: 172800000 instructions simulated : ctaid=(6,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2008000  inst.: 170451919 (ipc=84.9) sim_rate=94485 (inst/sec) elapsed = 0:0:30:04 / Fri Apr 13 00:21:59 2018
GPGPU-Sim PTX: 172900000 instructions simulated : ctaid=(4,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2009000  inst.: 170548751 (ipc=84.9) sim_rate=94486 (inst/sec) elapsed = 0:0:30:05 / Fri Apr 13 00:22:00 2018
GPGPU-Sim PTX: 173000000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 173100000 instructions simulated : ctaid=(0,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2010500  inst.: 170685978 (ipc=84.9) sim_rate=94510 (inst/sec) elapsed = 0:0:30:06 / Fri Apr 13 00:22:01 2018
GPGPU-Sim uArch: cycles simulated: 2011500  inst.: 170768143 (ipc=84.9) sim_rate=94503 (inst/sec) elapsed = 0:0:30:07 / Fri Apr 13 00:22:02 2018
GPGPU-Sim PTX: 173200000 instructions simulated : ctaid=(0,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2012500  inst.: 170841717 (ipc=84.9) sim_rate=94492 (inst/sec) elapsed = 0:0:30:08 / Fri Apr 13 00:22:03 2018
GPGPU-Sim PTX: 173300000 instructions simulated : ctaid=(7,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2013500  inst.: 170929278 (ipc=84.9) sim_rate=94488 (inst/sec) elapsed = 0:0:30:09 / Fri Apr 13 00:22:04 2018
GPGPU-Sim PTX: 173400000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2014500  inst.: 171025552 (ipc=84.9) sim_rate=94489 (inst/sec) elapsed = 0:0:30:10 / Fri Apr 13 00:22:05 2018
GPGPU-Sim PTX: 173500000 instructions simulated : ctaid=(6,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2016000  inst.: 171166510 (ipc=84.9) sim_rate=94514 (inst/sec) elapsed = 0:0:30:11 / Fri Apr 13 00:22:06 2018
GPGPU-Sim PTX: 173600000 instructions simulated : ctaid=(1,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2017000  inst.: 171259076 (ipc=84.9) sim_rate=94513 (inst/sec) elapsed = 0:0:30:12 / Fri Apr 13 00:22:07 2018
GPGPU-Sim PTX: 173700000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2018000  inst.: 171352983 (ipc=84.9) sim_rate=94513 (inst/sec) elapsed = 0:0:30:13 / Fri Apr 13 00:22:08 2018
GPGPU-Sim PTX: 173800000 instructions simulated : ctaid=(7,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2019000  inst.: 171437437 (ipc=84.9) sim_rate=94507 (inst/sec) elapsed = 0:0:30:14 / Fri Apr 13 00:22:09 2018
GPGPU-Sim PTX: 173900000 instructions simulated : ctaid=(0,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2020500  inst.: 171559897 (ipc=84.9) sim_rate=94523 (inst/sec) elapsed = 0:0:30:15 / Fri Apr 13 00:22:10 2018
GPGPU-Sim PTX: 174000000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2021500  inst.: 171665543 (ipc=84.9) sim_rate=94529 (inst/sec) elapsed = 0:0:30:16 / Fri Apr 13 00:22:11 2018
GPGPU-Sim PTX: 174100000 instructions simulated : ctaid=(5,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2022500  inst.: 171758644 (ipc=84.9) sim_rate=94528 (inst/sec) elapsed = 0:0:30:17 / Fri Apr 13 00:22:12 2018
GPGPU-Sim PTX: 174200000 instructions simulated : ctaid=(3,2,0) tid=(4,2,0)
GPGPU-Sim PTX: 174300000 instructions simulated : ctaid=(8,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2024000  inst.: 171891362 (ipc=84.9) sim_rate=94549 (inst/sec) elapsed = 0:0:30:18 / Fri Apr 13 00:22:13 2018
GPGPU-Sim PTX: 174400000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2025000  inst.: 171978378 (ipc=84.9) sim_rate=94545 (inst/sec) elapsed = 0:0:30:19 / Fri Apr 13 00:22:14 2018
GPGPU-Sim uArch: cycles simulated: 2026000  inst.: 172058228 (ipc=84.9) sim_rate=94537 (inst/sec) elapsed = 0:0:30:20 / Fri Apr 13 00:22:15 2018
GPGPU-Sim PTX: 174500000 instructions simulated : ctaid=(2,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2027000  inst.: 172155974 (ipc=84.9) sim_rate=94539 (inst/sec) elapsed = 0:0:30:21 / Fri Apr 13 00:22:16 2018
GPGPU-Sim PTX: 174600000 instructions simulated : ctaid=(5,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2028000  inst.: 172243649 (ipc=84.9) sim_rate=94535 (inst/sec) elapsed = 0:0:30:22 / Fri Apr 13 00:22:17 2018
GPGPU-Sim PTX: 174700000 instructions simulated : ctaid=(7,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2029000  inst.: 172338328 (ipc=84.9) sim_rate=94535 (inst/sec) elapsed = 0:0:30:23 / Fri Apr 13 00:22:18 2018
GPGPU-Sim PTX: 174800000 instructions simulated : ctaid=(1,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2030000  inst.: 172432742 (ipc=84.9) sim_rate=94535 (inst/sec) elapsed = 0:0:30:24 / Fri Apr 13 00:22:19 2018
GPGPU-Sim PTX: 174900000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 175000000 instructions simulated : ctaid=(3,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2031500  inst.: 172558005 (ipc=84.9) sim_rate=94552 (inst/sec) elapsed = 0:0:30:25 / Fri Apr 13 00:22:20 2018
GPGPU-Sim uArch: cycles simulated: 2032500  inst.: 172639449 (ipc=84.9) sim_rate=94545 (inst/sec) elapsed = 0:0:30:26 / Fri Apr 13 00:22:21 2018
GPGPU-Sim PTX: 175100000 instructions simulated : ctaid=(2,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2033500  inst.: 172716787 (ipc=84.9) sim_rate=94535 (inst/sec) elapsed = 0:0:30:27 / Fri Apr 13 00:22:22 2018
GPGPU-Sim PTX: 175200000 instructions simulated : ctaid=(4,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2034500  inst.: 172796729 (ipc=84.9) sim_rate=94527 (inst/sec) elapsed = 0:0:30:28 / Fri Apr 13 00:22:23 2018
GPGPU-Sim PTX: 175300000 instructions simulated : ctaid=(7,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2036000  inst.: 172928787 (ipc=84.9) sim_rate=94548 (inst/sec) elapsed = 0:0:30:29 / Fri Apr 13 00:22:24 2018
GPGPU-Sim PTX: 175400000 instructions simulated : ctaid=(5,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2037000  inst.: 173014925 (ipc=84.9) sim_rate=94543 (inst/sec) elapsed = 0:0:30:30 / Fri Apr 13 00:22:25 2018
GPGPU-Sim PTX: 175500000 instructions simulated : ctaid=(5,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2038000  inst.: 173101433 (ipc=84.9) sim_rate=94539 (inst/sec) elapsed = 0:0:30:31 / Fri Apr 13 00:22:26 2018
GPGPU-Sim PTX: 175600000 instructions simulated : ctaid=(7,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2039500  inst.: 173225799 (ipc=84.9) sim_rate=94555 (inst/sec) elapsed = 0:0:30:32 / Fri Apr 13 00:22:27 2018
GPGPU-Sim PTX: 175700000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2040500  inst.: 173316845 (ipc=84.9) sim_rate=94553 (inst/sec) elapsed = 0:0:30:33 / Fri Apr 13 00:22:28 2018
GPGPU-Sim PTX: 175800000 instructions simulated : ctaid=(5,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2041500  inst.: 173406569 (ipc=84.9) sim_rate=94551 (inst/sec) elapsed = 0:0:30:34 / Fri Apr 13 00:22:29 2018
GPGPU-Sim PTX: 175900000 instructions simulated : ctaid=(0,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2042500  inst.: 173498887 (ipc=84.9) sim_rate=94549 (inst/sec) elapsed = 0:0:30:35 / Fri Apr 13 00:22:30 2018
GPGPU-Sim PTX: 176000000 instructions simulated : ctaid=(3,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2043500  inst.: 173588127 (ipc=84.9) sim_rate=94546 (inst/sec) elapsed = 0:0:30:36 / Fri Apr 13 00:22:31 2018
GPGPU-Sim PTX: 176100000 instructions simulated : ctaid=(2,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2044500  inst.: 173676334 (ipc=84.9) sim_rate=94543 (inst/sec) elapsed = 0:0:30:37 / Fri Apr 13 00:22:32 2018
GPGPU-Sim PTX: 176200000 instructions simulated : ctaid=(5,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2045500  inst.: 173766220 (ipc=85.0) sim_rate=94540 (inst/sec) elapsed = 0:0:30:38 / Fri Apr 13 00:22:33 2018
GPGPU-Sim PTX: 176300000 instructions simulated : ctaid=(1,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2046500  inst.: 173856229 (ipc=85.0) sim_rate=94538 (inst/sec) elapsed = 0:0:30:39 / Fri Apr 13 00:22:34 2018
GPGPU-Sim PTX: 176400000 instructions simulated : ctaid=(5,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2047500  inst.: 173949672 (ipc=85.0) sim_rate=94537 (inst/sec) elapsed = 0:0:30:40 / Fri Apr 13 00:22:35 2018
GPGPU-Sim PTX: 176500000 instructions simulated : ctaid=(8,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2048500  inst.: 174045316 (ipc=85.0) sim_rate=94538 (inst/sec) elapsed = 0:0:30:41 / Fri Apr 13 00:22:36 2018
GPGPU-Sim uArch: cycles simulated: 2049500  inst.: 174126099 (ipc=85.0) sim_rate=94530 (inst/sec) elapsed = 0:0:30:42 / Fri Apr 13 00:22:37 2018
GPGPU-Sim PTX: 176600000 instructions simulated : ctaid=(1,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2050500  inst.: 174220053 (ipc=85.0) sim_rate=94530 (inst/sec) elapsed = 0:0:30:43 / Fri Apr 13 00:22:38 2018
GPGPU-Sim PTX: 176700000 instructions simulated : ctaid=(7,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2051500  inst.: 174309801 (ipc=85.0) sim_rate=94528 (inst/sec) elapsed = 0:0:30:44 / Fri Apr 13 00:22:39 2018
GPGPU-Sim PTX: 176800000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 176900000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2053000  inst.: 174432234 (ipc=85.0) sim_rate=94543 (inst/sec) elapsed = 0:0:30:45 / Fri Apr 13 00:22:40 2018
GPGPU-Sim uArch: cycles simulated: 2054000  inst.: 174519600 (ipc=85.0) sim_rate=94539 (inst/sec) elapsed = 0:0:30:46 / Fri Apr 13 00:22:41 2018
GPGPU-Sim PTX: 177000000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2055000  inst.: 174607583 (ipc=85.0) sim_rate=94535 (inst/sec) elapsed = 0:0:30:47 / Fri Apr 13 00:22:42 2018
GPGPU-Sim PTX: 177100000 instructions simulated : ctaid=(2,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2056000  inst.: 174706421 (ipc=85.0) sim_rate=94538 (inst/sec) elapsed = 0:0:30:48 / Fri Apr 13 00:22:43 2018
GPGPU-Sim PTX: 177200000 instructions simulated : ctaid=(5,0,0) tid=(4,3,0)
GPGPU-Sim PTX: 177300000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2057500  inst.: 174829311 (ipc=85.0) sim_rate=94553 (inst/sec) elapsed = 0:0:30:49 / Fri Apr 13 00:22:44 2018
GPGPU-Sim uArch: cycles simulated: 2058500  inst.: 174910850 (ipc=85.0) sim_rate=94546 (inst/sec) elapsed = 0:0:30:50 / Fri Apr 13 00:22:45 2018
GPGPU-Sim PTX: 177400000 instructions simulated : ctaid=(5,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2059500  inst.: 174991087 (ipc=85.0) sim_rate=94538 (inst/sec) elapsed = 0:0:30:51 / Fri Apr 13 00:22:46 2018
GPGPU-Sim PTX: 177500000 instructions simulated : ctaid=(6,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2060500  inst.: 175070024 (ipc=85.0) sim_rate=94530 (inst/sec) elapsed = 0:0:30:52 / Fri Apr 13 00:22:47 2018
GPGPU-Sim PTX: 177600000 instructions simulated : ctaid=(2,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2062000  inst.: 175194142 (ipc=85.0) sim_rate=94546 (inst/sec) elapsed = 0:0:30:53 / Fri Apr 13 00:22:48 2018
GPGPU-Sim PTX: 177700000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2063000  inst.: 175282766 (ipc=85.0) sim_rate=94543 (inst/sec) elapsed = 0:0:30:54 / Fri Apr 13 00:22:49 2018
GPGPU-Sim PTX: 177800000 instructions simulated : ctaid=(0,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2064000  inst.: 175370964 (ipc=85.0) sim_rate=94539 (inst/sec) elapsed = 0:0:30:55 / Fri Apr 13 00:22:50 2018
GPGPU-Sim PTX: 177900000 instructions simulated : ctaid=(3,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2065000  inst.: 175463463 (ipc=85.0) sim_rate=94538 (inst/sec) elapsed = 0:0:30:56 / Fri Apr 13 00:22:51 2018
GPGPU-Sim PTX: 178000000 instructions simulated : ctaid=(1,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2066000  inst.: 175548574 (ipc=85.0) sim_rate=94533 (inst/sec) elapsed = 0:0:30:57 / Fri Apr 13 00:22:52 2018
GPGPU-Sim PTX: 178100000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2067000  inst.: 175624416 (ipc=85.0) sim_rate=94523 (inst/sec) elapsed = 0:0:30:58 / Fri Apr 13 00:22:53 2018
GPGPU-Sim uArch: cycles simulated: 2068000  inst.: 175706186 (ipc=85.0) sim_rate=94516 (inst/sec) elapsed = 0:0:30:59 / Fri Apr 13 00:22:54 2018
GPGPU-Sim PTX: 178200000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2069000  inst.: 175795981 (ipc=85.0) sim_rate=94513 (inst/sec) elapsed = 0:0:31:00 / Fri Apr 13 00:22:55 2018
GPGPU-Sim PTX: 178300000 instructions simulated : ctaid=(1,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 178400000 instructions simulated : ctaid=(7,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2070500  inst.: 175925760 (ipc=85.0) sim_rate=94532 (inst/sec) elapsed = 0:0:31:01 / Fri Apr 13 00:22:56 2018
GPGPU-Sim PTX: 178500000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2071500  inst.: 176017738 (ipc=85.0) sim_rate=94531 (inst/sec) elapsed = 0:0:31:02 / Fri Apr 13 00:22:57 2018
GPGPU-Sim PTX: 178600000 instructions simulated : ctaid=(5,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2072500  inst.: 176108426 (ipc=85.0) sim_rate=94529 (inst/sec) elapsed = 0:0:31:03 / Fri Apr 13 00:22:58 2018
GPGPU-Sim uArch: cycles simulated: 2073500  inst.: 176195078 (ipc=85.0) sim_rate=94525 (inst/sec) elapsed = 0:0:31:04 / Fri Apr 13 00:22:59 2018
GPGPU-Sim PTX: 178700000 instructions simulated : ctaid=(7,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2074500  inst.: 176275976 (ipc=85.0) sim_rate=94517 (inst/sec) elapsed = 0:0:31:05 / Fri Apr 13 00:23:00 2018
GPGPU-Sim PTX: 178800000 instructions simulated : ctaid=(5,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2075500  inst.: 176362632 (ipc=85.0) sim_rate=94513 (inst/sec) elapsed = 0:0:31:06 / Fri Apr 13 00:23:01 2018
GPGPU-Sim PTX: 178900000 instructions simulated : ctaid=(6,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2077000  inst.: 176496325 (ipc=85.0) sim_rate=94534 (inst/sec) elapsed = 0:0:31:07 / Fri Apr 13 00:23:02 2018
GPGPU-Sim PTX: 179000000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2078000  inst.: 176584696 (ipc=85.0) sim_rate=94531 (inst/sec) elapsed = 0:0:31:08 / Fri Apr 13 00:23:03 2018
GPGPU-Sim PTX: 179100000 instructions simulated : ctaid=(0,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2079000  inst.: 176672263 (ipc=85.0) sim_rate=94527 (inst/sec) elapsed = 0:0:31:09 / Fri Apr 13 00:23:04 2018
GPGPU-Sim PTX: 179200000 instructions simulated : ctaid=(6,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2080000  inst.: 176756790 (ipc=85.0) sim_rate=94522 (inst/sec) elapsed = 0:0:31:10 / Fri Apr 13 00:23:05 2018
GPGPU-Sim PTX: 179300000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2080500  inst.: 176801820 (ipc=85.0) sim_rate=94495 (inst/sec) elapsed = 0:0:31:11 / Fri Apr 13 00:23:06 2018
GPGPU-Sim uArch: cycles simulated: 2081500  inst.: 176883934 (ipc=85.0) sim_rate=94489 (inst/sec) elapsed = 0:0:31:12 / Fri Apr 13 00:23:07 2018
GPGPU-Sim PTX: 179400000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 179500000 instructions simulated : ctaid=(7,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2083000  inst.: 177006880 (ipc=85.0) sim_rate=94504 (inst/sec) elapsed = 0:0:31:13 / Fri Apr 13 00:23:08 2018
GPGPU-Sim PTX: 179600000 instructions simulated : ctaid=(1,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2084000  inst.: 177095543 (ipc=85.0) sim_rate=94501 (inst/sec) elapsed = 0:0:31:14 / Fri Apr 13 00:23:09 2018
GPGPU-Sim uArch: cycles simulated: 2085000  inst.: 177189661 (ipc=85.0) sim_rate=94501 (inst/sec) elapsed = 0:0:31:15 / Fri Apr 13 00:23:10 2018
GPGPU-Sim PTX: 179700000 instructions simulated : ctaid=(3,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2086000  inst.: 177265621 (ipc=85.0) sim_rate=94491 (inst/sec) elapsed = 0:0:31:16 / Fri Apr 13 00:23:11 2018
GPGPU-Sim PTX: 179800000 instructions simulated : ctaid=(4,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2087000  inst.: 177343027 (ipc=85.0) sim_rate=94482 (inst/sec) elapsed = 0:0:31:17 / Fri Apr 13 00:23:12 2018
GPGPU-Sim PTX: 179900000 instructions simulated : ctaid=(0,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2088000  inst.: 177425475 (ipc=85.0) sim_rate=94475 (inst/sec) elapsed = 0:0:31:18 / Fri Apr 13 00:23:13 2018
GPGPU-Sim PTX: 180000000 instructions simulated : ctaid=(6,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2089000  inst.: 177503842 (ipc=85.0) sim_rate=94467 (inst/sec) elapsed = 0:0:31:19 / Fri Apr 13 00:23:14 2018
GPGPU-Sim PTX: 180100000 instructions simulated : ctaid=(6,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2090000  inst.: 177589640 (ipc=85.0) sim_rate=94462 (inst/sec) elapsed = 0:0:31:20 / Fri Apr 13 00:23:15 2018
GPGPU-Sim PTX: 180200000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2091500  inst.: 177711339 (ipc=85.0) sim_rate=94477 (inst/sec) elapsed = 0:0:31:21 / Fri Apr 13 00:23:16 2018
GPGPU-Sim PTX: 180300000 instructions simulated : ctaid=(1,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2092500  inst.: 177789986 (ipc=85.0) sim_rate=94468 (inst/sec) elapsed = 0:0:31:22 / Fri Apr 13 00:23:17 2018
GPGPU-Sim PTX: 180400000 instructions simulated : ctaid=(8,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2093500  inst.: 177883201 (ipc=85.0) sim_rate=94467 (inst/sec) elapsed = 0:0:31:23 / Fri Apr 13 00:23:18 2018
GPGPU-Sim uArch: cycles simulated: 2094500  inst.: 177967584 (ipc=85.0) sim_rate=94462 (inst/sec) elapsed = 0:0:31:24 / Fri Apr 13 00:23:19 2018
GPGPU-Sim PTX: 180500000 instructions simulated : ctaid=(1,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2095500  inst.: 178047597 (ipc=85.0) sim_rate=94454 (inst/sec) elapsed = 0:0:31:25 / Fri Apr 13 00:23:20 2018
GPGPU-Sim PTX: 180600000 instructions simulated : ctaid=(7,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2096500  inst.: 178119616 (ipc=85.0) sim_rate=94443 (inst/sec) elapsed = 0:0:31:26 / Fri Apr 13 00:23:21 2018
GPGPU-Sim PTX: 180700000 instructions simulated : ctaid=(4,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2097500  inst.: 178200622 (ipc=85.0) sim_rate=94435 (inst/sec) elapsed = 0:0:31:27 / Fri Apr 13 00:23:22 2018
GPGPU-Sim PTX: 180800000 instructions simulated : ctaid=(0,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2098500  inst.: 178280291 (ipc=85.0) sim_rate=94428 (inst/sec) elapsed = 0:0:31:28 / Fri Apr 13 00:23:23 2018
GPGPU-Sim uArch: cycles simulated: 2099500  inst.: 178371615 (ipc=85.0) sim_rate=94426 (inst/sec) elapsed = 0:0:31:29 / Fri Apr 13 00:23:24 2018
GPGPU-Sim PTX: 180900000 instructions simulated : ctaid=(1,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 181000000 instructions simulated : ctaid=(7,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2101000  inst.: 178492604 (ipc=85.0) sim_rate=94440 (inst/sec) elapsed = 0:0:31:30 / Fri Apr 13 00:23:25 2018
GPGPU-Sim PTX: 181100000 instructions simulated : ctaid=(4,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2102000  inst.: 178584013 (ipc=85.0) sim_rate=94438 (inst/sec) elapsed = 0:0:31:31 / Fri Apr 13 00:23:26 2018
GPGPU-Sim uArch: cycles simulated: 2103000  inst.: 178663281 (ipc=85.0) sim_rate=94430 (inst/sec) elapsed = 0:0:31:32 / Fri Apr 13 00:23:27 2018
GPGPU-Sim PTX: 181200000 instructions simulated : ctaid=(0,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2104000  inst.: 178743798 (ipc=85.0) sim_rate=94423 (inst/sec) elapsed = 0:0:31:33 / Fri Apr 13 00:23:28 2018
GPGPU-Sim PTX: 181300000 instructions simulated : ctaid=(6,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2105000  inst.: 178826954 (ipc=85.0) sim_rate=94417 (inst/sec) elapsed = 0:0:31:34 / Fri Apr 13 00:23:29 2018
GPGPU-Sim PTX: 181400000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2106500  inst.: 178945693 (ipc=84.9) sim_rate=94430 (inst/sec) elapsed = 0:0:31:35 / Fri Apr 13 00:23:30 2018
GPGPU-Sim PTX: 181500000 instructions simulated : ctaid=(2,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2107500  inst.: 179028586 (ipc=84.9) sim_rate=94424 (inst/sec) elapsed = 0:0:31:36 / Fri Apr 13 00:23:31 2018
GPGPU-Sim PTX: 181600000 instructions simulated : ctaid=(1,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2108500  inst.: 179114789 (ipc=84.9) sim_rate=94420 (inst/sec) elapsed = 0:0:31:37 / Fri Apr 13 00:23:32 2018
GPGPU-Sim PTX: 181700000 instructions simulated : ctaid=(4,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2110000  inst.: 179230772 (ipc=84.9) sim_rate=94431 (inst/sec) elapsed = 0:0:31:38 / Fri Apr 13 00:23:33 2018
GPGPU-Sim PTX: 181800000 instructions simulated : ctaid=(7,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2111000  inst.: 179315553 (ipc=84.9) sim_rate=94426 (inst/sec) elapsed = 0:0:31:39 / Fri Apr 13 00:23:34 2018
GPGPU-Sim PTX: 181900000 instructions simulated : ctaid=(6,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2112000  inst.: 179398780 (ipc=84.9) sim_rate=94420 (inst/sec) elapsed = 0:0:31:40 / Fri Apr 13 00:23:35 2018
GPGPU-Sim PTX: 182000000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2113000  inst.: 179474477 (ipc=84.9) sim_rate=94410 (inst/sec) elapsed = 0:0:31:41 / Fri Apr 13 00:23:36 2018
GPGPU-Sim PTX: 182100000 instructions simulated : ctaid=(5,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2114500  inst.: 179602285 (ipc=84.9) sim_rate=94428 (inst/sec) elapsed = 0:0:31:42 / Fri Apr 13 00:23:37 2018
GPGPU-Sim PTX: 182200000 instructions simulated : ctaid=(6,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2115500  inst.: 179680226 (ipc=84.9) sim_rate=94419 (inst/sec) elapsed = 0:0:31:43 / Fri Apr 13 00:23:38 2018
GPGPU-Sim PTX: 182300000 instructions simulated : ctaid=(4,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2116500  inst.: 179769127 (ipc=84.9) sim_rate=94416 (inst/sec) elapsed = 0:0:31:44 / Fri Apr 13 00:23:39 2018
GPGPU-Sim PTX: 182400000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2117500  inst.: 179854733 (ipc=84.9) sim_rate=94411 (inst/sec) elapsed = 0:0:31:45 / Fri Apr 13 00:23:40 2018
GPGPU-Sim uArch: cycles simulated: 2118500  inst.: 179941084 (ipc=84.9) sim_rate=94407 (inst/sec) elapsed = 0:0:31:46 / Fri Apr 13 00:23:41 2018
GPGPU-Sim PTX: 182500000 instructions simulated : ctaid=(2,7,0) tid=(1,1,0)
GPGPU-Sim PTX: 182600000 instructions simulated : ctaid=(4,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2120000  inst.: 180058563 (ipc=84.9) sim_rate=94419 (inst/sec) elapsed = 0:0:31:47 / Fri Apr 13 00:23:42 2018
GPGPU-Sim uArch: cycles simulated: 2121000  inst.: 180142802 (ipc=84.9) sim_rate=94414 (inst/sec) elapsed = 0:0:31:48 / Fri Apr 13 00:23:43 2018
GPGPU-Sim PTX: 182700000 instructions simulated : ctaid=(7,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2122000  inst.: 180223589 (ipc=84.9) sim_rate=94407 (inst/sec) elapsed = 0:0:31:49 / Fri Apr 13 00:23:44 2018
GPGPU-Sim PTX: 182800000 instructions simulated : ctaid=(8,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2123000  inst.: 180310103 (ipc=84.9) sim_rate=94403 (inst/sec) elapsed = 0:0:31:50 / Fri Apr 13 00:23:45 2018
GPGPU-Sim PTX: 182900000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2124500  inst.: 180419468 (ipc=84.9) sim_rate=94411 (inst/sec) elapsed = 0:0:31:51 / Fri Apr 13 00:23:46 2018
GPGPU-Sim PTX: 183000000 instructions simulated : ctaid=(0,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2125500  inst.: 180497601 (ipc=84.9) sim_rate=94402 (inst/sec) elapsed = 0:0:31:52 / Fri Apr 13 00:23:47 2018
GPGPU-Sim PTX: 183100000 instructions simulated : ctaid=(6,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2126500  inst.: 180583848 (ipc=84.9) sim_rate=94398 (inst/sec) elapsed = 0:0:31:53 / Fri Apr 13 00:23:48 2018
GPGPU-Sim PTX: 183200000 instructions simulated : ctaid=(3,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2127500  inst.: 180658421 (ipc=84.9) sim_rate=94387 (inst/sec) elapsed = 0:0:31:54 / Fri Apr 13 00:23:49 2018
GPGPU-Sim PTX: 183300000 instructions simulated : ctaid=(7,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2129000  inst.: 180787892 (ipc=84.9) sim_rate=94406 (inst/sec) elapsed = 0:0:31:55 / Fri Apr 13 00:23:50 2018
GPGPU-Sim PTX: 183400000 instructions simulated : ctaid=(5,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2130000  inst.: 180857270 (ipc=84.9) sim_rate=94393 (inst/sec) elapsed = 0:0:31:56 / Fri Apr 13 00:23:51 2018
GPGPU-Sim uArch: cycles simulated: 2131000  inst.: 180929677 (ipc=84.9) sim_rate=94381 (inst/sec) elapsed = 0:0:31:57 / Fri Apr 13 00:23:52 2018
GPGPU-Sim PTX: 183500000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2132000  inst.: 181006575 (ipc=84.9) sim_rate=94372 (inst/sec) elapsed = 0:0:31:58 / Fri Apr 13 00:23:53 2018
GPGPU-Sim PTX: 183600000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2133500  inst.: 181125424 (ipc=84.9) sim_rate=94385 (inst/sec) elapsed = 0:0:31:59 / Fri Apr 13 00:23:54 2018
GPGPU-Sim PTX: 183700000 instructions simulated : ctaid=(1,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2134500  inst.: 181200301 (ipc=84.9) sim_rate=94375 (inst/sec) elapsed = 0:0:32:00 / Fri Apr 13 00:23:55 2018
GPGPU-Sim PTX: 183800000 instructions simulated : ctaid=(4,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2135500  inst.: 181281167 (ipc=84.9) sim_rate=94368 (inst/sec) elapsed = 0:0:32:01 / Fri Apr 13 00:23:56 2018
GPGPU-Sim PTX: 183900000 instructions simulated : ctaid=(4,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2137000  inst.: 181396782 (ipc=84.9) sim_rate=94379 (inst/sec) elapsed = 0:0:32:02 / Fri Apr 13 00:23:57 2018
GPGPU-Sim PTX: 184000000 instructions simulated : ctaid=(0,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2138000  inst.: 181479228 (ipc=84.9) sim_rate=94372 (inst/sec) elapsed = 0:0:32:03 / Fri Apr 13 00:23:58 2018
GPGPU-Sim PTX: 184100000 instructions simulated : ctaid=(3,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2139000  inst.: 181567789 (ipc=84.9) sim_rate=94369 (inst/sec) elapsed = 0:0:32:04 / Fri Apr 13 00:23:59 2018
GPGPU-Sim PTX: 184200000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2140000  inst.: 181653226 (ipc=84.9) sim_rate=94365 (inst/sec) elapsed = 0:0:32:05 / Fri Apr 13 00:24:00 2018
GPGPU-Sim PTX: 184300000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2141000  inst.: 181733728 (ipc=84.9) sim_rate=94358 (inst/sec) elapsed = 0:0:32:06 / Fri Apr 13 00:24:01 2018
GPGPU-Sim PTX: 184400000 instructions simulated : ctaid=(8,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2142500  inst.: 181858100 (ipc=84.9) sim_rate=94373 (inst/sec) elapsed = 0:0:32:07 / Fri Apr 13 00:24:02 2018
GPGPU-Sim PTX: 184500000 instructions simulated : ctaid=(3,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2143500  inst.: 181933391 (ipc=84.9) sim_rate=94363 (inst/sec) elapsed = 0:0:32:08 / Fri Apr 13 00:24:03 2018
GPGPU-Sim uArch: cycles simulated: 2144500  inst.: 182002566 (ipc=84.9) sim_rate=94350 (inst/sec) elapsed = 0:0:32:09 / Fri Apr 13 00:24:04 2018
GPGPU-Sim PTX: 184600000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2145500  inst.: 182088092 (ipc=84.9) sim_rate=94346 (inst/sec) elapsed = 0:0:32:10 / Fri Apr 13 00:24:05 2018
GPGPU-Sim PTX: 184700000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2147000  inst.: 182208984 (ipc=84.9) sim_rate=94359 (inst/sec) elapsed = 0:0:32:11 / Fri Apr 13 00:24:06 2018
GPGPU-Sim PTX: 184800000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2148000  inst.: 182295788 (ipc=84.9) sim_rate=94355 (inst/sec) elapsed = 0:0:32:12 / Fri Apr 13 00:24:07 2018
GPGPU-Sim PTX: 184900000 instructions simulated : ctaid=(5,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2149000  inst.: 182378691 (ipc=84.9) sim_rate=94350 (inst/sec) elapsed = 0:0:32:13 / Fri Apr 13 00:24:08 2018
GPGPU-Sim PTX: 185000000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2150000  inst.: 182450160 (ipc=84.9) sim_rate=94338 (inst/sec) elapsed = 0:0:32:14 / Fri Apr 13 00:24:09 2018
GPGPU-Sim PTX: 185100000 instructions simulated : ctaid=(2,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2151500  inst.: 182559649 (ipc=84.9) sim_rate=94346 (inst/sec) elapsed = 0:0:32:15 / Fri Apr 13 00:24:10 2018
GPGPU-Sim PTX: 185200000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2152500  inst.: 182636870 (ipc=84.8) sim_rate=94337 (inst/sec) elapsed = 0:0:32:16 / Fri Apr 13 00:24:11 2018
GPGPU-Sim uArch: cycles simulated: 2153500  inst.: 182712096 (ipc=84.8) sim_rate=94327 (inst/sec) elapsed = 0:0:32:17 / Fri Apr 13 00:24:12 2018
GPGPU-Sim PTX: 185300000 instructions simulated : ctaid=(6,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 185400000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2155000  inst.: 182836158 (ipc=84.8) sim_rate=94342 (inst/sec) elapsed = 0:0:32:18 / Fri Apr 13 00:24:13 2018
GPGPU-Sim PTX: 185500000 instructions simulated : ctaid=(8,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2156000  inst.: 182911824 (ipc=84.8) sim_rate=94333 (inst/sec) elapsed = 0:0:32:19 / Fri Apr 13 00:24:14 2018
GPGPU-Sim uArch: cycles simulated: 2157000  inst.: 182987369 (ipc=84.8) sim_rate=94323 (inst/sec) elapsed = 0:0:32:20 / Fri Apr 13 00:24:15 2018
GPGPU-Sim PTX: 185600000 instructions simulated : ctaid=(5,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2158500  inst.: 183102246 (ipc=84.8) sim_rate=94333 (inst/sec) elapsed = 0:0:32:21 / Fri Apr 13 00:24:16 2018
GPGPU-Sim PTX: 185700000 instructions simulated : ctaid=(0,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2159500  inst.: 183189917 (ipc=84.8) sim_rate=94330 (inst/sec) elapsed = 0:0:32:22 / Fri Apr 13 00:24:17 2018
GPGPU-Sim PTX: 185800000 instructions simulated : ctaid=(3,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2160500  inst.: 183264725 (ipc=84.8) sim_rate=94320 (inst/sec) elapsed = 0:0:32:23 / Fri Apr 13 00:24:18 2018
GPGPU-Sim PTX: 185900000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2161500  inst.: 183338123 (ipc=84.8) sim_rate=94309 (inst/sec) elapsed = 0:0:32:24 / Fri Apr 13 00:24:19 2018
GPGPU-Sim PTX: 186000000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2163000  inst.: 183439167 (ipc=84.8) sim_rate=94313 (inst/sec) elapsed = 0:0:32:25 / Fri Apr 13 00:24:20 2018
GPGPU-Sim PTX: 186100000 instructions simulated : ctaid=(4,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2164000  inst.: 183508303 (ipc=84.8) sim_rate=94300 (inst/sec) elapsed = 0:0:32:26 / Fri Apr 13 00:24:21 2018
GPGPU-Sim PTX: 186200000 instructions simulated : ctaid=(5,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2165500  inst.: 183621548 (ipc=84.8) sim_rate=94309 (inst/sec) elapsed = 0:0:32:27 / Fri Apr 13 00:24:22 2018
GPGPU-Sim PTX: 186300000 instructions simulated : ctaid=(7,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2166500  inst.: 183699429 (ipc=84.8) sim_rate=94301 (inst/sec) elapsed = 0:0:32:28 / Fri Apr 13 00:24:23 2018
GPGPU-Sim uArch: cycles simulated: 2167500  inst.: 183772009 (ipc=84.8) sim_rate=94290 (inst/sec) elapsed = 0:0:32:29 / Fri Apr 13 00:24:24 2018
GPGPU-Sim PTX: 186400000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2168500  inst.: 183847650 (ipc=84.8) sim_rate=94280 (inst/sec) elapsed = 0:0:32:30 / Fri Apr 13 00:24:25 2018
GPGPU-Sim PTX: 186500000 instructions simulated : ctaid=(7,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2169500  inst.: 183917923 (ipc=84.8) sim_rate=94268 (inst/sec) elapsed = 0:0:32:31 / Fri Apr 13 00:24:26 2018
GPGPU-Sim PTX: 186600000 instructions simulated : ctaid=(3,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2171000  inst.: 184025928 (ipc=84.8) sim_rate=94275 (inst/sec) elapsed = 0:0:32:32 / Fri Apr 13 00:24:27 2018
GPGPU-Sim PTX: 186700000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2172000  inst.: 184104017 (ipc=84.8) sim_rate=94267 (inst/sec) elapsed = 0:0:32:33 / Fri Apr 13 00:24:28 2018
GPGPU-Sim uArch: cycles simulated: 2173000  inst.: 184185070 (ipc=84.8) sim_rate=94260 (inst/sec) elapsed = 0:0:32:34 / Fri Apr 13 00:24:29 2018
GPGPU-Sim PTX: 186800000 instructions simulated : ctaid=(2,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2174000  inst.: 184259762 (ipc=84.8) sim_rate=94250 (inst/sec) elapsed = 0:0:32:35 / Fri Apr 13 00:24:30 2018
GPGPU-Sim PTX: 186900000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2175500  inst.: 184370136 (ipc=84.7) sim_rate=94258 (inst/sec) elapsed = 0:0:32:36 / Fri Apr 13 00:24:31 2018
GPGPU-Sim PTX: 187000000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2176500  inst.: 184441560 (ipc=84.7) sim_rate=94247 (inst/sec) elapsed = 0:0:32:37 / Fri Apr 13 00:24:32 2018
GPGPU-Sim PTX: 187100000 instructions simulated : ctaid=(1,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2178000  inst.: 184551857 (ipc=84.7) sim_rate=94255 (inst/sec) elapsed = 0:0:32:38 / Fri Apr 13 00:24:33 2018
GPGPU-Sim PTX: 187200000 instructions simulated : ctaid=(3,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2179000  inst.: 184628124 (ipc=84.7) sim_rate=94246 (inst/sec) elapsed = 0:0:32:39 / Fri Apr 13 00:24:34 2018
GPGPU-Sim PTX: 187300000 instructions simulated : ctaid=(0,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2180000  inst.: 184711894 (ipc=84.7) sim_rate=94240 (inst/sec) elapsed = 0:0:32:40 / Fri Apr 13 00:24:35 2018
GPGPU-Sim PTX: 187400000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2181000  inst.: 184788734 (ipc=84.7) sim_rate=94231 (inst/sec) elapsed = 0:0:32:41 / Fri Apr 13 00:24:36 2018
GPGPU-Sim PTX: 187500000 instructions simulated : ctaid=(0,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2182500  inst.: 184903093 (ipc=84.7) sim_rate=94242 (inst/sec) elapsed = 0:0:32:42 / Fri Apr 13 00:24:37 2018
GPGPU-Sim PTX: 187600000 instructions simulated : ctaid=(5,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2183500  inst.: 184983377 (ipc=84.7) sim_rate=94235 (inst/sec) elapsed = 0:0:32:43 / Fri Apr 13 00:24:38 2018
GPGPU-Sim uArch: cycles simulated: 2184500  inst.: 185058280 (ipc=84.7) sim_rate=94225 (inst/sec) elapsed = 0:0:32:44 / Fri Apr 13 00:24:39 2018
GPGPU-Sim PTX: 187700000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2186000  inst.: 185167060 (ipc=84.7) sim_rate=94232 (inst/sec) elapsed = 0:0:32:45 / Fri Apr 13 00:24:40 2018
GPGPU-Sim PTX: 187800000 instructions simulated : ctaid=(4,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2187000  inst.: 185248498 (ipc=84.7) sim_rate=94226 (inst/sec) elapsed = 0:0:32:46 / Fri Apr 13 00:24:41 2018
GPGPU-Sim PTX: 187900000 instructions simulated : ctaid=(7,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2188500  inst.: 185360995 (ipc=84.7) sim_rate=94235 (inst/sec) elapsed = 0:0:32:47 / Fri Apr 13 00:24:42 2018
GPGPU-Sim PTX: 188000000 instructions simulated : ctaid=(7,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2189500  inst.: 185440263 (ipc=84.7) sim_rate=94227 (inst/sec) elapsed = 0:0:32:48 / Fri Apr 13 00:24:43 2018
GPGPU-Sim PTX: 188100000 instructions simulated : ctaid=(6,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2191000  inst.: 185549295 (ipc=84.7) sim_rate=94235 (inst/sec) elapsed = 0:0:32:49 / Fri Apr 13 00:24:44 2018
GPGPU-Sim PTX: 188200000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2192000  inst.: 185623726 (ipc=84.7) sim_rate=94225 (inst/sec) elapsed = 0:0:32:50 / Fri Apr 13 00:24:45 2018
GPGPU-Sim PTX: 188300000 instructions simulated : ctaid=(7,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2193500  inst.: 185740150 (ipc=84.7) sim_rate=94236 (inst/sec) elapsed = 0:0:32:51 / Fri Apr 13 00:24:46 2018
GPGPU-Sim PTX: 188400000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2194500  inst.: 185822213 (ipc=84.7) sim_rate=94230 (inst/sec) elapsed = 0:0:32:52 / Fri Apr 13 00:24:47 2018
GPGPU-Sim PTX: 188500000 instructions simulated : ctaid=(3,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2195500  inst.: 185904914 (ipc=84.7) sim_rate=94224 (inst/sec) elapsed = 0:0:32:53 / Fri Apr 13 00:24:48 2018
GPGPU-Sim PTX: 188600000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2197000  inst.: 186025633 (ipc=84.7) sim_rate=94237 (inst/sec) elapsed = 0:0:32:54 / Fri Apr 13 00:24:49 2018
GPGPU-Sim PTX: 188700000 instructions simulated : ctaid=(6,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2198000  inst.: 186101779 (ipc=84.7) sim_rate=94228 (inst/sec) elapsed = 0:0:32:55 / Fri Apr 13 00:24:50 2018
GPGPU-Sim PTX: 188800000 instructions simulated : ctaid=(6,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2199500  inst.: 186221618 (ipc=84.7) sim_rate=94241 (inst/sec) elapsed = 0:0:32:56 / Fri Apr 13 00:24:51 2018
GPGPU-Sim PTX: 188900000 instructions simulated : ctaid=(3,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2200500  inst.: 186294238 (ipc=84.7) sim_rate=94230 (inst/sec) elapsed = 0:0:32:57 / Fri Apr 13 00:24:52 2018
GPGPU-Sim PTX: 189000000 instructions simulated : ctaid=(6,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2202000  inst.: 186410198 (ipc=84.7) sim_rate=94241 (inst/sec) elapsed = 0:0:32:58 / Fri Apr 13 00:24:53 2018
GPGPU-Sim PTX: 189100000 instructions simulated : ctaid=(8,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2203000  inst.: 186484576 (ipc=84.7) sim_rate=94231 (inst/sec) elapsed = 0:0:32:59 / Fri Apr 13 00:24:54 2018
GPGPU-Sim PTX: 189200000 instructions simulated : ctaid=(8,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2204000  inst.: 186563863 (ipc=84.6) sim_rate=94224 (inst/sec) elapsed = 0:0:33:00 / Fri Apr 13 00:24:55 2018
GPGPU-Sim PTX: 189300000 instructions simulated : ctaid=(6,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2205500  inst.: 186680799 (ipc=84.6) sim_rate=94235 (inst/sec) elapsed = 0:0:33:01 / Fri Apr 13 00:24:56 2018
GPGPU-Sim uArch: cycles simulated: 2206500  inst.: 186750375 (ipc=84.6) sim_rate=94223 (inst/sec) elapsed = 0:0:33:02 / Fri Apr 13 00:24:57 2018
GPGPU-Sim PTX: 189400000 instructions simulated : ctaid=(7,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2207500  inst.: 186838359 (ipc=84.6) sim_rate=94220 (inst/sec) elapsed = 0:0:33:03 / Fri Apr 13 00:24:58 2018
GPGPU-Sim PTX: 189500000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim PTX: 189600000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2209000  inst.: 186953766 (ipc=84.6) sim_rate=94230 (inst/sec) elapsed = 0:0:33:04 / Fri Apr 13 00:24:59 2018
GPGPU-Sim uArch: cycles simulated: 2210000  inst.: 187033188 (ipc=84.6) sim_rate=94223 (inst/sec) elapsed = 0:0:33:05 / Fri Apr 13 00:25:00 2018
GPGPU-Sim PTX: 189700000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2211000  inst.: 187103803 (ipc=84.6) sim_rate=94211 (inst/sec) elapsed = 0:0:33:06 / Fri Apr 13 00:25:01 2018
GPGPU-Sim PTX: 189800000 instructions simulated : ctaid=(4,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2212500  inst.: 187211599 (ipc=84.6) sim_rate=94218 (inst/sec) elapsed = 0:0:33:07 / Fri Apr 13 00:25:02 2018
GPGPU-Sim PTX: 189900000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2213500  inst.: 187291250 (ipc=84.6) sim_rate=94210 (inst/sec) elapsed = 0:0:33:08 / Fri Apr 13 00:25:03 2018
GPGPU-Sim PTX: 190000000 instructions simulated : ctaid=(8,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2214500  inst.: 187367312 (ipc=84.6) sim_rate=94201 (inst/sec) elapsed = 0:0:33:09 / Fri Apr 13 00:25:04 2018
GPGPU-Sim PTX: 190100000 instructions simulated : ctaid=(5,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2215500  inst.: 187447191 (ipc=84.6) sim_rate=94194 (inst/sec) elapsed = 0:0:33:10 / Fri Apr 13 00:25:05 2018
GPGPU-Sim PTX: 190200000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2217000  inst.: 187555863 (ipc=84.6) sim_rate=94201 (inst/sec) elapsed = 0:0:33:11 / Fri Apr 13 00:25:06 2018
GPGPU-Sim uArch: cycles simulated: 2218000  inst.: 187635685 (ipc=84.6) sim_rate=94194 (inst/sec) elapsed = 0:0:33:12 / Fri Apr 13 00:25:07 2018
GPGPU-Sim PTX: 190300000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2219000  inst.: 187711082 (ipc=84.6) sim_rate=94185 (inst/sec) elapsed = 0:0:33:13 / Fri Apr 13 00:25:08 2018
GPGPU-Sim PTX: 190400000 instructions simulated : ctaid=(8,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2220000  inst.: 187794676 (ipc=84.6) sim_rate=94179 (inst/sec) elapsed = 0:0:33:14 / Fri Apr 13 00:25:09 2018
GPGPU-Sim PTX: 190500000 instructions simulated : ctaid=(4,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2221000  inst.: 187870592 (ipc=84.6) sim_rate=94170 (inst/sec) elapsed = 0:0:33:15 / Fri Apr 13 00:25:10 2018
GPGPU-Sim PTX: 190600000 instructions simulated : ctaid=(1,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2222000  inst.: 187952730 (ipc=84.6) sim_rate=94164 (inst/sec) elapsed = 0:0:33:16 / Fri Apr 13 00:25:11 2018
GPGPU-Sim PTX: 190700000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2223500  inst.: 188066909 (ipc=84.6) sim_rate=94174 (inst/sec) elapsed = 0:0:33:17 / Fri Apr 13 00:25:12 2018
GPGPU-Sim PTX: 190800000 instructions simulated : ctaid=(6,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2224500  inst.: 188151246 (ipc=84.6) sim_rate=94169 (inst/sec) elapsed = 0:0:33:18 / Fri Apr 13 00:25:13 2018
GPGPU-Sim uArch: cycles simulated: 2225500  inst.: 188230236 (ipc=84.6) sim_rate=94162 (inst/sec) elapsed = 0:0:33:19 / Fri Apr 13 00:25:14 2018
GPGPU-Sim PTX: 190900000 instructions simulated : ctaid=(7,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2226500  inst.: 188305779 (ipc=84.6) sim_rate=94152 (inst/sec) elapsed = 0:0:33:20 / Fri Apr 13 00:25:15 2018
GPGPU-Sim PTX: 191000000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2228000  inst.: 188412136 (ipc=84.6) sim_rate=94158 (inst/sec) elapsed = 0:0:33:21 / Fri Apr 13 00:25:16 2018
GPGPU-Sim PTX: 191100000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2229000  inst.: 188492273 (ipc=84.6) sim_rate=94151 (inst/sec) elapsed = 0:0:33:22 / Fri Apr 13 00:25:17 2018
GPGPU-Sim PTX: 191200000 instructions simulated : ctaid=(5,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2230500  inst.: 188607617 (ipc=84.6) sim_rate=94162 (inst/sec) elapsed = 0:0:33:23 / Fri Apr 13 00:25:18 2018
GPGPU-Sim PTX: 191300000 instructions simulated : ctaid=(7,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2231500  inst.: 188679041 (ipc=84.6) sim_rate=94151 (inst/sec) elapsed = 0:0:33:24 / Fri Apr 13 00:25:19 2018
GPGPU-Sim PTX: 191400000 instructions simulated : ctaid=(3,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2232500  inst.: 188754481 (ipc=84.5) sim_rate=94141 (inst/sec) elapsed = 0:0:33:25 / Fri Apr 13 00:25:20 2018
GPGPU-Sim PTX: 191500000 instructions simulated : ctaid=(0,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2234000  inst.: 188867185 (ipc=84.5) sim_rate=94151 (inst/sec) elapsed = 0:0:33:26 / Fri Apr 13 00:25:21 2018
GPGPU-Sim PTX: 191600000 instructions simulated : ctaid=(4,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2235000  inst.: 188946522 (ipc=84.5) sim_rate=94143 (inst/sec) elapsed = 0:0:33:27 / Fri Apr 13 00:25:22 2018
GPGPU-Sim PTX: 191700000 instructions simulated : ctaid=(7,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2236500  inst.: 189069820 (ipc=84.5) sim_rate=94158 (inst/sec) elapsed = 0:0:33:28 / Fri Apr 13 00:25:23 2018
GPGPU-Sim PTX: 191800000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2237500  inst.: 189155437 (ipc=84.5) sim_rate=94154 (inst/sec) elapsed = 0:0:33:29 / Fri Apr 13 00:25:24 2018
GPGPU-Sim PTX: 191900000 instructions simulated : ctaid=(3,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2238500  inst.: 189238174 (ipc=84.5) sim_rate=94148 (inst/sec) elapsed = 0:0:33:30 / Fri Apr 13 00:25:25 2018
GPGPU-Sim uArch: cycles simulated: 2239500  inst.: 189318072 (ipc=84.5) sim_rate=94141 (inst/sec) elapsed = 0:0:33:31 / Fri Apr 13 00:25:26 2018
GPGPU-Sim PTX: 192000000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim PTX: 192100000 instructions simulated : ctaid=(2,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2241000  inst.: 189426622 (ipc=84.5) sim_rate=94148 (inst/sec) elapsed = 0:0:33:32 / Fri Apr 13 00:25:27 2018
GPGPU-Sim uArch: cycles simulated: 2242000  inst.: 189497113 (ipc=84.5) sim_rate=94136 (inst/sec) elapsed = 0:0:33:33 / Fri Apr 13 00:25:28 2018
GPGPU-Sim PTX: 192200000 instructions simulated : ctaid=(1,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2243000  inst.: 189575919 (ipc=84.5) sim_rate=94129 (inst/sec) elapsed = 0:0:33:34 / Fri Apr 13 00:25:29 2018
GPGPU-Sim PTX: 192300000 instructions simulated : ctaid=(7,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2244500  inst.: 189698950 (ipc=84.5) sim_rate=94143 (inst/sec) elapsed = 0:0:33:35 / Fri Apr 13 00:25:30 2018
GPGPU-Sim PTX: 192400000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2245500  inst.: 189774862 (ipc=84.5) sim_rate=94134 (inst/sec) elapsed = 0:0:33:36 / Fri Apr 13 00:25:31 2018
GPGPU-Sim PTX: 192500000 instructions simulated : ctaid=(3,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2247000  inst.: 189892127 (ipc=84.5) sim_rate=94145 (inst/sec) elapsed = 0:0:33:37 / Fri Apr 13 00:25:32 2018
GPGPU-Sim PTX: 192600000 instructions simulated : ctaid=(6,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2248000  inst.: 189960913 (ipc=84.5) sim_rate=94133 (inst/sec) elapsed = 0:0:33:38 / Fri Apr 13 00:25:33 2018
GPGPU-Sim PTX: 192700000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2249500  inst.: 190088898 (ipc=84.5) sim_rate=94150 (inst/sec) elapsed = 0:0:33:39 / Fri Apr 13 00:25:34 2018
GPGPU-Sim PTX: 192800000 instructions simulated : ctaid=(7,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2250500  inst.: 190168043 (ipc=84.5) sim_rate=94142 (inst/sec) elapsed = 0:0:33:40 / Fri Apr 13 00:25:35 2018
GPGPU-Sim PTX: 192900000 instructions simulated : ctaid=(5,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2251500  inst.: 190249926 (ipc=84.5) sim_rate=94136 (inst/sec) elapsed = 0:0:33:41 / Fri Apr 13 00:25:36 2018
GPGPU-Sim PTX: 193000000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2252500  inst.: 190334300 (ipc=84.5) sim_rate=94131 (inst/sec) elapsed = 0:0:33:42 / Fri Apr 13 00:25:37 2018
GPGPU-Sim PTX: 193100000 instructions simulated : ctaid=(2,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2254000  inst.: 190459209 (ipc=84.5) sim_rate=94146 (inst/sec) elapsed = 0:0:33:43 / Fri Apr 13 00:25:38 2018
GPGPU-Sim PTX: 193200000 instructions simulated : ctaid=(4,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2255000  inst.: 190537260 (ipc=84.5) sim_rate=94138 (inst/sec) elapsed = 0:0:33:44 / Fri Apr 13 00:25:39 2018
GPGPU-Sim PTX: 193300000 instructions simulated : ctaid=(3,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2256000  inst.: 190604326 (ipc=84.5) sim_rate=94125 (inst/sec) elapsed = 0:0:33:45 / Fri Apr 13 00:25:40 2018
GPGPU-Sim PTX: 193400000 instructions simulated : ctaid=(1,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2257500  inst.: 190708402 (ipc=84.5) sim_rate=94130 (inst/sec) elapsed = 0:0:33:46 / Fri Apr 13 00:25:41 2018
GPGPU-Sim uArch: cycles simulated: 2258500  inst.: 190786325 (ipc=84.5) sim_rate=94122 (inst/sec) elapsed = 0:0:33:47 / Fri Apr 13 00:25:42 2018
GPGPU-Sim PTX: 193500000 instructions simulated : ctaid=(7,4,0) tid=(2,1,0)
GPGPU-Sim PTX: 193600000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2260000  inst.: 190901886 (ipc=84.5) sim_rate=94133 (inst/sec) elapsed = 0:0:33:48 / Fri Apr 13 00:25:43 2018
GPGPU-Sim uArch: cycles simulated: 2261000  inst.: 190984092 (ipc=84.5) sim_rate=94127 (inst/sec) elapsed = 0:0:33:49 / Fri Apr 13 00:25:44 2018
GPGPU-Sim PTX: 193700000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2262000  inst.: 191057372 (ipc=84.5) sim_rate=94116 (inst/sec) elapsed = 0:0:33:50 / Fri Apr 13 00:25:45 2018
GPGPU-Sim PTX: 193800000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2263500  inst.: 191170784 (ipc=84.5) sim_rate=94126 (inst/sec) elapsed = 0:0:33:51 / Fri Apr 13 00:25:46 2018
GPGPU-Sim PTX: 193900000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2264500  inst.: 191240780 (ipc=84.5) sim_rate=94114 (inst/sec) elapsed = 0:0:33:52 / Fri Apr 13 00:25:47 2018
GPGPU-Sim PTX: 194000000 instructions simulated : ctaid=(7,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2265500  inst.: 191323567 (ipc=84.5) sim_rate=94108 (inst/sec) elapsed = 0:0:33:53 / Fri Apr 13 00:25:48 2018
GPGPU-Sim PTX: 194100000 instructions simulated : ctaid=(0,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2266500  inst.: 191402607 (ipc=84.4) sim_rate=94101 (inst/sec) elapsed = 0:0:33:54 / Fri Apr 13 00:25:49 2018
GPGPU-Sim PTX: 194200000 instructions simulated : ctaid=(6,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2268000  inst.: 191513249 (ipc=84.4) sim_rate=94109 (inst/sec) elapsed = 0:0:33:55 / Fri Apr 13 00:25:50 2018
GPGPU-Sim PTX: 194300000 instructions simulated : ctaid=(0,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2269000  inst.: 191593598 (ipc=84.4) sim_rate=94102 (inst/sec) elapsed = 0:0:33:56 / Fri Apr 13 00:25:51 2018
GPGPU-Sim uArch: cycles simulated: 2270000  inst.: 191667460 (ipc=84.4) sim_rate=94093 (inst/sec) elapsed = 0:0:33:57 / Fri Apr 13 00:25:52 2018
GPGPU-Sim PTX: 194400000 instructions simulated : ctaid=(7,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2271000  inst.: 191739781 (ipc=84.4) sim_rate=94082 (inst/sec) elapsed = 0:0:33:58 / Fri Apr 13 00:25:53 2018
GPGPU-Sim PTX: 194500000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2272000  inst.: 191827387 (ipc=84.4) sim_rate=94079 (inst/sec) elapsed = 0:0:33:59 / Fri Apr 13 00:25:54 2018
GPGPU-Sim PTX: 194600000 instructions simulated : ctaid=(7,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2273000  inst.: 191904085 (ipc=84.4) sim_rate=94070 (inst/sec) elapsed = 0:0:34:00 / Fri Apr 13 00:25:55 2018
GPGPU-Sim uArch: cycles simulated: 2274000  inst.: 191972979 (ipc=84.4) sim_rate=94058 (inst/sec) elapsed = 0:0:34:01 / Fri Apr 13 00:25:56 2018
GPGPU-Sim PTX: 194700000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2275000  inst.: 192049392 (ipc=84.4) sim_rate=94049 (inst/sec) elapsed = 0:0:34:02 / Fri Apr 13 00:25:57 2018
GPGPU-Sim PTX: 194800000 instructions simulated : ctaid=(6,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2276000  inst.: 192128287 (ipc=84.4) sim_rate=94042 (inst/sec) elapsed = 0:0:34:03 / Fri Apr 13 00:25:58 2018
GPGPU-Sim PTX: 194900000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2277500  inst.: 192235160 (ipc=84.4) sim_rate=94048 (inst/sec) elapsed = 0:0:34:04 / Fri Apr 13 00:25:59 2018
GPGPU-Sim PTX: 195000000 instructions simulated : ctaid=(7,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2278500  inst.: 192306616 (ipc=84.4) sim_rate=94037 (inst/sec) elapsed = 0:0:34:05 / Fri Apr 13 00:26:00 2018
GPGPU-Sim PTX: 195100000 instructions simulated : ctaid=(6,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2280000  inst.: 192417425 (ipc=84.4) sim_rate=94045 (inst/sec) elapsed = 0:0:34:06 / Fri Apr 13 00:26:01 2018
GPGPU-Sim PTX: 195200000 instructions simulated : ctaid=(7,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2281000  inst.: 192498884 (ipc=84.4) sim_rate=94039 (inst/sec) elapsed = 0:0:34:07 / Fri Apr 13 00:26:02 2018
GPGPU-Sim uArch: cycles simulated: 2282000  inst.: 192567311 (ipc=84.4) sim_rate=94027 (inst/sec) elapsed = 0:0:34:08 / Fri Apr 13 00:26:03 2018
GPGPU-Sim PTX: 195300000 instructions simulated : ctaid=(4,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 195400000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2283500  inst.: 192675292 (ipc=84.4) sim_rate=94033 (inst/sec) elapsed = 0:0:34:09 / Fri Apr 13 00:26:04 2018
GPGPU-Sim uArch: cycles simulated: 2284500  inst.: 192754772 (ipc=84.4) sim_rate=94026 (inst/sec) elapsed = 0:0:34:10 / Fri Apr 13 00:26:05 2018
GPGPU-Sim PTX: 195500000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2286000  inst.: 192864820 (ipc=84.4) sim_rate=94034 (inst/sec) elapsed = 0:0:34:11 / Fri Apr 13 00:26:06 2018
GPGPU-Sim PTX: 195600000 instructions simulated : ctaid=(8,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2287000  inst.: 192936462 (ipc=84.4) sim_rate=94023 (inst/sec) elapsed = 0:0:34:12 / Fri Apr 13 00:26:07 2018
GPGPU-Sim PTX: 195700000 instructions simulated : ctaid=(5,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2288000  inst.: 193017130 (ipc=84.4) sim_rate=94017 (inst/sec) elapsed = 0:0:34:13 / Fri Apr 13 00:26:08 2018
GPGPU-Sim PTX: 195800000 instructions simulated : ctaid=(3,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2289000  inst.: 193093501 (ipc=84.4) sim_rate=94008 (inst/sec) elapsed = 0:0:34:14 / Fri Apr 13 00:26:09 2018
GPGPU-Sim PTX: 195900000 instructions simulated : ctaid=(0,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2290500  inst.: 193201229 (ipc=84.3) sim_rate=94015 (inst/sec) elapsed = 0:0:34:15 / Fri Apr 13 00:26:10 2018
GPGPU-Sim PTX: 196000000 instructions simulated : ctaid=(6,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2291500  inst.: 193276681 (ipc=84.3) sim_rate=94006 (inst/sec) elapsed = 0:0:34:16 / Fri Apr 13 00:26:11 2018
GPGPU-Sim uArch: cycles simulated: 2292500  inst.: 193349001 (ipc=84.3) sim_rate=93995 (inst/sec) elapsed = 0:0:34:17 / Fri Apr 13 00:26:12 2018
GPGPU-Sim PTX: 196100000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2293500  inst.: 193433179 (ipc=84.3) sim_rate=93990 (inst/sec) elapsed = 0:0:34:18 / Fri Apr 13 00:26:13 2018
GPGPU-Sim PTX: 196200000 instructions simulated : ctaid=(6,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2295000  inst.: 193552479 (ipc=84.3) sim_rate=94003 (inst/sec) elapsed = 0:0:34:19 / Fri Apr 13 00:26:14 2018
GPGPU-Sim PTX: 196300000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2296000  inst.: 193627698 (ipc=84.3) sim_rate=93994 (inst/sec) elapsed = 0:0:34:20 / Fri Apr 13 00:26:15 2018
GPGPU-Sim PTX: 196400000 instructions simulated : ctaid=(6,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2297000  inst.: 193701487 (ipc=84.3) sim_rate=93984 (inst/sec) elapsed = 0:0:34:21 / Fri Apr 13 00:26:16 2018
GPGPU-Sim PTX: 196500000 instructions simulated : ctaid=(6,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2298000  inst.: 193775326 (ipc=84.3) sim_rate=93974 (inst/sec) elapsed = 0:0:34:22 / Fri Apr 13 00:26:17 2018
GPGPU-Sim uArch: cycles simulated: 2299000  inst.: 193846642 (ipc=84.3) sim_rate=93963 (inst/sec) elapsed = 0:0:34:23 / Fri Apr 13 00:26:18 2018
GPGPU-Sim PTX: 196600000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2300500  inst.: 193951442 (ipc=84.3) sim_rate=93968 (inst/sec) elapsed = 0:0:34:24 / Fri Apr 13 00:26:19 2018
GPGPU-Sim PTX: 196700000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2301500  inst.: 194019527 (ipc=84.3) sim_rate=93956 (inst/sec) elapsed = 0:0:34:25 / Fri Apr 13 00:26:20 2018
GPGPU-Sim PTX: 196800000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2303000  inst.: 194129614 (ipc=84.3) sim_rate=93963 (inst/sec) elapsed = 0:0:34:26 / Fri Apr 13 00:26:21 2018
GPGPU-Sim PTX: 196900000 instructions simulated : ctaid=(8,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2304000  inst.: 194201491 (ipc=84.3) sim_rate=93953 (inst/sec) elapsed = 0:0:34:27 / Fri Apr 13 00:26:22 2018
GPGPU-Sim PTX: 197000000 instructions simulated : ctaid=(3,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2305000  inst.: 194276905 (ipc=84.3) sim_rate=93944 (inst/sec) elapsed = 0:0:34:28 / Fri Apr 13 00:26:23 2018
GPGPU-Sim PTX: 197100000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2306500  inst.: 194384038 (ipc=84.3) sim_rate=93950 (inst/sec) elapsed = 0:0:34:29 / Fri Apr 13 00:26:24 2018
GPGPU-Sim PTX: 197200000 instructions simulated : ctaid=(8,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2307500  inst.: 194452993 (ipc=84.3) sim_rate=93938 (inst/sec) elapsed = 0:0:34:30 / Fri Apr 13 00:26:25 2018
GPGPU-Sim uArch: cycles simulated: 2308500  inst.: 194529191 (ipc=84.3) sim_rate=93930 (inst/sec) elapsed = 0:0:34:31 / Fri Apr 13 00:26:26 2018
GPGPU-Sim PTX: 197300000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2310000  inst.: 194647431 (ipc=84.3) sim_rate=93941 (inst/sec) elapsed = 0:0:34:32 / Fri Apr 13 00:26:27 2018
GPGPU-Sim PTX: 197400000 instructions simulated : ctaid=(8,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2311000  inst.: 194726797 (ipc=84.3) sim_rate=93934 (inst/sec) elapsed = 0:0:34:33 / Fri Apr 13 00:26:28 2018
GPGPU-Sim PTX: 197500000 instructions simulated : ctaid=(1,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2312000  inst.: 194794316 (ipc=84.3) sim_rate=93922 (inst/sec) elapsed = 0:0:34:34 / Fri Apr 13 00:26:29 2018
GPGPU-Sim PTX: 197600000 instructions simulated : ctaid=(2,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2313000  inst.: 194863908 (ipc=84.2) sim_rate=93910 (inst/sec) elapsed = 0:0:34:35 / Fri Apr 13 00:26:30 2018
GPGPU-Sim PTX: 197700000 instructions simulated : ctaid=(7,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2314500  inst.: 194973129 (ipc=84.2) sim_rate=93917 (inst/sec) elapsed = 0:0:34:36 / Fri Apr 13 00:26:31 2018
GPGPU-Sim uArch: cycles simulated: 2315000  inst.: 195010414 (ipc=84.2) sim_rate=93890 (inst/sec) elapsed = 0:0:34:37 / Fri Apr 13 00:26:32 2018
GPGPU-Sim PTX: 197800000 instructions simulated : ctaid=(3,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2316000  inst.: 195085397 (ipc=84.2) sim_rate=93881 (inst/sec) elapsed = 0:0:34:38 / Fri Apr 13 00:26:33 2018
GPGPU-Sim PTX: 197900000 instructions simulated : ctaid=(4,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2317500  inst.: 195190483 (ipc=84.2) sim_rate=93886 (inst/sec) elapsed = 0:0:34:39 / Fri Apr 13 00:26:34 2018
GPGPU-Sim PTX: 198000000 instructions simulated : ctaid=(1,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2318500  inst.: 195268376 (ipc=84.2) sim_rate=93879 (inst/sec) elapsed = 0:0:34:40 / Fri Apr 13 00:26:35 2018
GPGPU-Sim PTX: 198100000 instructions simulated : ctaid=(0,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2319500  inst.: 195343132 (ipc=84.2) sim_rate=93869 (inst/sec) elapsed = 0:0:34:41 / Fri Apr 13 00:26:36 2018
GPGPU-Sim PTX: 198200000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2321000  inst.: 195452289 (ipc=84.2) sim_rate=93877 (inst/sec) elapsed = 0:0:34:42 / Fri Apr 13 00:26:37 2018
GPGPU-Sim uArch: cycles simulated: 2322000  inst.: 195522289 (ipc=84.2) sim_rate=93865 (inst/sec) elapsed = 0:0:34:43 / Fri Apr 13 00:26:38 2018
GPGPU-Sim PTX: 198300000 instructions simulated : ctaid=(0,4,0) tid=(0,5,0)
GPGPU-Sim PTX: 198400000 instructions simulated : ctaid=(1,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2323500  inst.: 195634121 (ipc=84.2) sim_rate=93874 (inst/sec) elapsed = 0:0:34:44 / Fri Apr 13 00:26:39 2018
GPGPU-Sim uArch: cycles simulated: 2324500  inst.: 195707048 (ipc=84.2) sim_rate=93864 (inst/sec) elapsed = 0:0:34:45 / Fri Apr 13 00:26:40 2018
GPGPU-Sim PTX: 198500000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2325500  inst.: 195781576 (ipc=84.2) sim_rate=93855 (inst/sec) elapsed = 0:0:34:46 / Fri Apr 13 00:26:41 2018
GPGPU-Sim PTX: 198600000 instructions simulated : ctaid=(0,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2327000  inst.: 195886433 (ipc=84.2) sim_rate=93860 (inst/sec) elapsed = 0:0:34:47 / Fri Apr 13 00:26:42 2018
GPGPU-Sim PTX: 198700000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2328000  inst.: 195958061 (ipc=84.2) sim_rate=93849 (inst/sec) elapsed = 0:0:34:48 / Fri Apr 13 00:26:43 2018
GPGPU-Sim uArch: cycles simulated: 2329000  inst.: 196029242 (ipc=84.2) sim_rate=93838 (inst/sec) elapsed = 0:0:34:49 / Fri Apr 13 00:26:44 2018
GPGPU-Sim PTX: 198800000 instructions simulated : ctaid=(5,3,0) tid=(0,7,0)
GPGPU-Sim PTX: 198900000 instructions simulated : ctaid=(0,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2330500  inst.: 196135418 (ipc=84.2) sim_rate=93844 (inst/sec) elapsed = 0:0:34:50 / Fri Apr 13 00:26:45 2018
GPGPU-Sim uArch: cycles simulated: 2331500  inst.: 196207263 (ipc=84.2) sim_rate=93834 (inst/sec) elapsed = 0:0:34:51 / Fri Apr 13 00:26:46 2018
GPGPU-Sim PTX: 199000000 instructions simulated : ctaid=(4,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2333000  inst.: 196310596 (ipc=84.1) sim_rate=93838 (inst/sec) elapsed = 0:0:34:52 / Fri Apr 13 00:26:47 2018
GPGPU-Sim PTX: 199100000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2334000  inst.: 196385500 (ipc=84.1) sim_rate=93829 (inst/sec) elapsed = 0:0:34:53 / Fri Apr 13 00:26:48 2018
GPGPU-Sim PTX: 199200000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2335500  inst.: 196492823 (ipc=84.1) sim_rate=93836 (inst/sec) elapsed = 0:0:34:54 / Fri Apr 13 00:26:49 2018
GPGPU-Sim PTX: 199300000 instructions simulated : ctaid=(4,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2336500  inst.: 196564615 (ipc=84.1) sim_rate=93825 (inst/sec) elapsed = 0:0:34:55 / Fri Apr 13 00:26:50 2018
GPGPU-Sim PTX: 199400000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2338000  inst.: 196677544 (ipc=84.1) sim_rate=93834 (inst/sec) elapsed = 0:0:34:56 / Fri Apr 13 00:26:51 2018
GPGPU-Sim PTX: 199500000 instructions simulated : ctaid=(4,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2339000  inst.: 196746593 (ipc=84.1) sim_rate=93822 (inst/sec) elapsed = 0:0:34:57 / Fri Apr 13 00:26:52 2018
GPGPU-Sim PTX: 199600000 instructions simulated : ctaid=(4,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2340000  inst.: 196820218 (ipc=84.1) sim_rate=93813 (inst/sec) elapsed = 0:0:34:58 / Fri Apr 13 00:26:53 2018
GPGPU-Sim uArch: cycles simulated: 2341000  inst.: 196897794 (ipc=84.1) sim_rate=93805 (inst/sec) elapsed = 0:0:34:59 / Fri Apr 13 00:26:54 2018
GPGPU-Sim PTX: 199700000 instructions simulated : ctaid=(0,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2342500  inst.: 196999956 (ipc=84.1) sim_rate=93809 (inst/sec) elapsed = 0:0:35:00 / Fri Apr 13 00:26:55 2018
GPGPU-Sim PTX: 199800000 instructions simulated : ctaid=(3,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2343500  inst.: 197070536 (ipc=84.1) sim_rate=93798 (inst/sec) elapsed = 0:0:35:01 / Fri Apr 13 00:26:56 2018
GPGPU-Sim PTX: 199900000 instructions simulated : ctaid=(6,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2345000  inst.: 197176473 (ipc=84.1) sim_rate=93804 (inst/sec) elapsed = 0:0:35:02 / Fri Apr 13 00:26:57 2018
GPGPU-Sim PTX: 200000000 instructions simulated : ctaid=(6,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2346000  inst.: 197254693 (ipc=84.1) sim_rate=93796 (inst/sec) elapsed = 0:0:35:03 / Fri Apr 13 00:26:58 2018
GPGPU-Sim PTX: 200100000 instructions simulated : ctaid=(0,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2347000  inst.: 197325272 (ipc=84.1) sim_rate=93785 (inst/sec) elapsed = 0:0:35:04 / Fri Apr 13 00:26:59 2018
GPGPU-Sim uArch: cycles simulated: 2348000  inst.: 197395887 (ipc=84.1) sim_rate=93774 (inst/sec) elapsed = 0:0:35:05 / Fri Apr 13 00:27:00 2018
GPGPU-Sim PTX: 200200000 instructions simulated : ctaid=(8,6,0) tid=(2,4,0)
GPGPU-Sim PTX: 200300000 instructions simulated : ctaid=(8,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2349500  inst.: 197515978 (ipc=84.1) sim_rate=93787 (inst/sec) elapsed = 0:0:35:06 / Fri Apr 13 00:27:01 2018
GPGPU-Sim uArch: cycles simulated: 2350500  inst.: 197585623 (ipc=84.1) sim_rate=93775 (inst/sec) elapsed = 0:0:35:07 / Fri Apr 13 00:27:02 2018
GPGPU-Sim PTX: 200400000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2351500  inst.: 197665326 (ipc=84.1) sim_rate=93769 (inst/sec) elapsed = 0:0:35:08 / Fri Apr 13 00:27:03 2018
GPGPU-Sim PTX: 200500000 instructions simulated : ctaid=(5,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2353000  inst.: 197776395 (ipc=84.1) sim_rate=93777 (inst/sec) elapsed = 0:0:35:09 / Fri Apr 13 00:27:04 2018
GPGPU-Sim PTX: 200600000 instructions simulated : ctaid=(6,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2354000  inst.: 197851927 (ipc=84.0) sim_rate=93768 (inst/sec) elapsed = 0:0:35:10 / Fri Apr 13 00:27:05 2018
GPGPU-Sim PTX: 200700000 instructions simulated : ctaid=(1,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2355000  inst.: 197923488 (ipc=84.0) sim_rate=93758 (inst/sec) elapsed = 0:0:35:11 / Fri Apr 13 00:27:06 2018
GPGPU-Sim PTX: 200800000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2356500  inst.: 198023782 (ipc=84.0) sim_rate=93761 (inst/sec) elapsed = 0:0:35:12 / Fri Apr 13 00:27:07 2018
GPGPU-Sim PTX: 200900000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2357500  inst.: 198099592 (ipc=84.0) sim_rate=93752 (inst/sec) elapsed = 0:0:35:13 / Fri Apr 13 00:27:08 2018
GPGPU-Sim uArch: cycles simulated: 2358500  inst.: 198167165 (ipc=84.0) sim_rate=93740 (inst/sec) elapsed = 0:0:35:14 / Fri Apr 13 00:27:09 2018
GPGPU-Sim PTX: 201000000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2359500  inst.: 198243433 (ipc=84.0) sim_rate=93732 (inst/sec) elapsed = 0:0:35:15 / Fri Apr 13 00:27:10 2018
GPGPU-Sim PTX: 201100000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2361000  inst.: 198354164 (ipc=84.0) sim_rate=93740 (inst/sec) elapsed = 0:0:35:16 / Fri Apr 13 00:27:11 2018
GPGPU-Sim PTX: 201200000 instructions simulated : ctaid=(7,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2362000  inst.: 198433092 (ipc=84.0) sim_rate=93733 (inst/sec) elapsed = 0:0:35:17 / Fri Apr 13 00:27:12 2018
GPGPU-Sim PTX: 201300000 instructions simulated : ctaid=(6,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2363000  inst.: 198513407 (ipc=84.0) sim_rate=93726 (inst/sec) elapsed = 0:0:35:18 / Fri Apr 13 00:27:13 2018
GPGPU-Sim PTX: 201400000 instructions simulated : ctaid=(0,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2364500  inst.: 198623301 (ipc=84.0) sim_rate=93734 (inst/sec) elapsed = 0:0:35:19 / Fri Apr 13 00:27:14 2018
GPGPU-Sim PTX: 201500000 instructions simulated : ctaid=(3,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2365500  inst.: 198703231 (ipc=84.0) sim_rate=93727 (inst/sec) elapsed = 0:0:35:20 / Fri Apr 13 00:27:15 2018
GPGPU-Sim uArch: cycles simulated: 2366500  inst.: 198776167 (ipc=84.0) sim_rate=93718 (inst/sec) elapsed = 0:0:35:21 / Fri Apr 13 00:27:16 2018
GPGPU-Sim PTX: 201600000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2367500  inst.: 198849137 (ipc=84.0) sim_rate=93708 (inst/sec) elapsed = 0:0:35:22 / Fri Apr 13 00:27:17 2018
GPGPU-Sim PTX: 201700000 instructions simulated : ctaid=(8,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2369000  inst.: 198954966 (ipc=84.0) sim_rate=93714 (inst/sec) elapsed = 0:0:35:23 / Fri Apr 13 00:27:18 2018
GPGPU-Sim PTX: 201800000 instructions simulated : ctaid=(0,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2370000  inst.: 199025803 (ipc=84.0) sim_rate=93703 (inst/sec) elapsed = 0:0:35:24 / Fri Apr 13 00:27:19 2018
GPGPU-Sim PTX: 201900000 instructions simulated : ctaid=(8,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2371500  inst.: 199132204 (ipc=84.0) sim_rate=93709 (inst/sec) elapsed = 0:0:35:25 / Fri Apr 13 00:27:20 2018
GPGPU-Sim PTX: 202000000 instructions simulated : ctaid=(7,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2373000  inst.: 199235071 (ipc=84.0) sim_rate=93713 (inst/sec) elapsed = 0:0:35:26 / Fri Apr 13 00:27:21 2018
GPGPU-Sim PTX: 202100000 instructions simulated : ctaid=(2,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2374000  inst.: 199311174 (ipc=84.0) sim_rate=93705 (inst/sec) elapsed = 0:0:35:27 / Fri Apr 13 00:27:22 2018
GPGPU-Sim PTX: 202200000 instructions simulated : ctaid=(0,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2375500  inst.: 199417745 (ipc=83.9) sim_rate=93711 (inst/sec) elapsed = 0:0:35:28 / Fri Apr 13 00:27:23 2018
GPGPU-Sim PTX: 202300000 instructions simulated : ctaid=(7,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2376500  inst.: 199487517 (ipc=83.9) sim_rate=93700 (inst/sec) elapsed = 0:0:35:29 / Fri Apr 13 00:27:24 2018
GPGPU-Sim PTX: 202400000 instructions simulated : ctaid=(5,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2378000  inst.: 199587277 (ipc=83.9) sim_rate=93702 (inst/sec) elapsed = 0:0:35:30 / Fri Apr 13 00:27:25 2018
GPGPU-Sim uArch: cycles simulated: 2379000  inst.: 199661411 (ipc=83.9) sim_rate=93693 (inst/sec) elapsed = 0:0:35:31 / Fri Apr 13 00:27:26 2018
GPGPU-Sim PTX: 202500000 instructions simulated : ctaid=(5,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2380500  inst.: 199769808 (ipc=83.9) sim_rate=93700 (inst/sec) elapsed = 0:0:35:32 / Fri Apr 13 00:27:27 2018
GPGPU-Sim PTX: 202600000 instructions simulated : ctaid=(2,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2381500  inst.: 199842558 (ipc=83.9) sim_rate=93690 (inst/sec) elapsed = 0:0:35:33 / Fri Apr 13 00:27:28 2018
GPGPU-Sim PTX: 202700000 instructions simulated : ctaid=(5,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2382500  inst.: 199914214 (ipc=83.9) sim_rate=93680 (inst/sec) elapsed = 0:0:35:34 / Fri Apr 13 00:27:29 2018
GPGPU-Sim PTX: 202800000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2384000  inst.: 200026668 (ipc=83.9) sim_rate=93689 (inst/sec) elapsed = 0:0:35:35 / Fri Apr 13 00:27:30 2018
GPGPU-Sim PTX: 202900000 instructions simulated : ctaid=(5,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2385000  inst.: 200096305 (ipc=83.9) sim_rate=93678 (inst/sec) elapsed = 0:0:35:36 / Fri Apr 13 00:27:31 2018
GPGPU-Sim uArch: cycles simulated: 2386000  inst.: 200160566 (ipc=83.9) sim_rate=93664 (inst/sec) elapsed = 0:0:35:37 / Fri Apr 13 00:27:32 2018
GPGPU-Sim PTX: 203000000 instructions simulated : ctaid=(6,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2387500  inst.: 200263145 (ipc=83.9) sim_rate=93668 (inst/sec) elapsed = 0:0:35:38 / Fri Apr 13 00:27:33 2018
GPGPU-Sim PTX: 203100000 instructions simulated : ctaid=(6,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2388500  inst.: 200332855 (ipc=83.9) sim_rate=93657 (inst/sec) elapsed = 0:0:35:39 / Fri Apr 13 00:27:34 2018
GPGPU-Sim PTX: 203200000 instructions simulated : ctaid=(5,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2390000  inst.: 200432444 (ipc=83.9) sim_rate=93660 (inst/sec) elapsed = 0:0:35:40 / Fri Apr 13 00:27:35 2018
GPGPU-Sim PTX: 203300000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2391000  inst.: 200500140 (ipc=83.9) sim_rate=93647 (inst/sec) elapsed = 0:0:35:41 / Fri Apr 13 00:27:36 2018
GPGPU-Sim PTX: 203400000 instructions simulated : ctaid=(4,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2392000  inst.: 200569551 (ipc=83.9) sim_rate=93636 (inst/sec) elapsed = 0:0:35:42 / Fri Apr 13 00:27:37 2018
GPGPU-Sim uArch: cycles simulated: 2393000  inst.: 200628989 (ipc=83.8) sim_rate=93620 (inst/sec) elapsed = 0:0:35:43 / Fri Apr 13 00:27:38 2018
GPGPU-Sim PTX: 203500000 instructions simulated : ctaid=(4,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2394500  inst.: 200737794 (ipc=83.8) sim_rate=93627 (inst/sec) elapsed = 0:0:35:44 / Fri Apr 13 00:27:39 2018
GPGPU-Sim PTX: 203600000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2395500  inst.: 200807761 (ipc=83.8) sim_rate=93616 (inst/sec) elapsed = 0:0:35:45 / Fri Apr 13 00:27:40 2018
GPGPU-Sim PTX: 203700000 instructions simulated : ctaid=(7,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2396500  inst.: 200883494 (ipc=83.8) sim_rate=93608 (inst/sec) elapsed = 0:0:35:46 / Fri Apr 13 00:27:41 2018
GPGPU-Sim PTX: 203800000 instructions simulated : ctaid=(0,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2398000  inst.: 201004565 (ipc=83.8) sim_rate=93621 (inst/sec) elapsed = 0:0:35:47 / Fri Apr 13 00:27:42 2018
GPGPU-Sim PTX: 203900000 instructions simulated : ctaid=(2,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2399500  inst.: 201117228 (ipc=83.8) sim_rate=93629 (inst/sec) elapsed = 0:0:35:48 / Fri Apr 13 00:27:43 2018
GPGPU-Sim PTX: 204000000 instructions simulated : ctaid=(4,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2400500  inst.: 201187594 (ipc=83.8) sim_rate=93619 (inst/sec) elapsed = 0:0:35:49 / Fri Apr 13 00:27:44 2018
GPGPU-Sim PTX: 204100000 instructions simulated : ctaid=(0,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2401500  inst.: 201260934 (ipc=83.8) sim_rate=93609 (inst/sec) elapsed = 0:0:35:50 / Fri Apr 13 00:27:45 2018
GPGPU-Sim PTX: 204200000 instructions simulated : ctaid=(2,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2403000  inst.: 201364464 (ipc=83.8) sim_rate=93614 (inst/sec) elapsed = 0:0:35:51 / Fri Apr 13 00:27:46 2018
GPGPU-Sim uArch: cycles simulated: 2404000  inst.: 201439293 (ipc=83.8) sim_rate=93605 (inst/sec) elapsed = 0:0:35:52 / Fri Apr 13 00:27:47 2018
GPGPU-Sim PTX: 204300000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 204400000 instructions simulated : ctaid=(8,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2405500  inst.: 201545200 (ipc=83.8) sim_rate=93611 (inst/sec) elapsed = 0:0:35:53 / Fri Apr 13 00:27:48 2018
GPGPU-Sim uArch: cycles simulated: 2406500  inst.: 201619303 (ipc=83.8) sim_rate=93602 (inst/sec) elapsed = 0:0:35:54 / Fri Apr 13 00:27:49 2018
GPGPU-Sim PTX: 204500000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2408000  inst.: 201727495 (ipc=83.8) sim_rate=93609 (inst/sec) elapsed = 0:0:35:55 / Fri Apr 13 00:27:50 2018
GPGPU-Sim PTX: 204600000 instructions simulated : ctaid=(6,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2409000  inst.: 201811501 (ipc=83.8) sim_rate=93604 (inst/sec) elapsed = 0:0:35:56 / Fri Apr 13 00:27:51 2018
GPGPU-Sim PTX: 204700000 instructions simulated : ctaid=(2,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2410500  inst.: 201925034 (ipc=83.8) sim_rate=93613 (inst/sec) elapsed = 0:0:35:57 / Fri Apr 13 00:27:52 2018
GPGPU-Sim PTX: 204800000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2411500  inst.: 201998201 (ipc=83.8) sim_rate=93604 (inst/sec) elapsed = 0:0:35:58 / Fri Apr 13 00:27:53 2018
GPGPU-Sim PTX: 204900000 instructions simulated : ctaid=(7,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2412500  inst.: 202079201 (ipc=83.8) sim_rate=93598 (inst/sec) elapsed = 0:0:35:59 / Fri Apr 13 00:27:54 2018
GPGPU-Sim PTX: 205000000 instructions simulated : ctaid=(6,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2413500  inst.: 202157003 (ipc=83.8) sim_rate=93591 (inst/sec) elapsed = 0:0:36:00 / Fri Apr 13 00:27:55 2018
GPGPU-Sim uArch: cycles simulated: 2414500  inst.: 202227556 (ipc=83.8) sim_rate=93580 (inst/sec) elapsed = 0:0:36:01 / Fri Apr 13 00:27:56 2018
GPGPU-Sim PTX: 205100000 instructions simulated : ctaid=(2,3,0) tid=(1,4,0)
GPGPU-Sim PTX: 205200000 instructions simulated : ctaid=(7,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2416000  inst.: 202345905 (ipc=83.8) sim_rate=93592 (inst/sec) elapsed = 0:0:36:02 / Fri Apr 13 00:27:57 2018
GPGPU-Sim uArch: cycles simulated: 2417000  inst.: 202423719 (ipc=83.7) sim_rate=93584 (inst/sec) elapsed = 0:0:36:03 / Fri Apr 13 00:27:58 2018
GPGPU-Sim PTX: 205300000 instructions simulated : ctaid=(0,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 205400000 instructions simulated : ctaid=(4,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2418500  inst.: 202534791 (ipc=83.7) sim_rate=93592 (inst/sec) elapsed = 0:0:36:04 / Fri Apr 13 00:27:59 2018
GPGPU-Sim uArch: cycles simulated: 2419500  inst.: 202605454 (ipc=83.7) sim_rate=93582 (inst/sec) elapsed = 0:0:36:05 / Fri Apr 13 00:28:00 2018
GPGPU-Sim PTX: 205500000 instructions simulated : ctaid=(7,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2420500  inst.: 202681024 (ipc=83.7) sim_rate=93573 (inst/sec) elapsed = 0:0:36:06 / Fri Apr 13 00:28:01 2018
GPGPU-Sim PTX: 205600000 instructions simulated : ctaid=(6,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2422000  inst.: 202789772 (ipc=83.7) sim_rate=93580 (inst/sec) elapsed = 0:0:36:07 / Fri Apr 13 00:28:02 2018
GPGPU-Sim PTX: 205700000 instructions simulated : ctaid=(7,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2423000  inst.: 202857428 (ipc=83.7) sim_rate=93568 (inst/sec) elapsed = 0:0:36:08 / Fri Apr 13 00:28:03 2018
GPGPU-Sim PTX: 205800000 instructions simulated : ctaid=(8,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2424500  inst.: 202972411 (ipc=83.7) sim_rate=93578 (inst/sec) elapsed = 0:0:36:09 / Fri Apr 13 00:28:04 2018
GPGPU-Sim PTX: 205900000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2425500  inst.: 203040563 (ipc=83.7) sim_rate=93567 (inst/sec) elapsed = 0:0:36:10 / Fri Apr 13 00:28:05 2018
GPGPU-Sim PTX: 206000000 instructions simulated : ctaid=(5,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2427000  inst.: 203152910 (ipc=83.7) sim_rate=93575 (inst/sec) elapsed = 0:0:36:11 / Fri Apr 13 00:28:06 2018
GPGPU-Sim PTX: 206100000 instructions simulated : ctaid=(6,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2428000  inst.: 203222446 (ipc=83.7) sim_rate=93564 (inst/sec) elapsed = 0:0:36:12 / Fri Apr 13 00:28:07 2018
GPGPU-Sim uArch: cycles simulated: 2429000  inst.: 203294746 (ipc=83.7) sim_rate=93554 (inst/sec) elapsed = 0:0:36:13 / Fri Apr 13 00:28:08 2018
GPGPU-Sim PTX: 206200000 instructions simulated : ctaid=(0,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2430500  inst.: 203405425 (ipc=83.7) sim_rate=93562 (inst/sec) elapsed = 0:0:36:14 / Fri Apr 13 00:28:09 2018
GPGPU-Sim PTX: 206300000 instructions simulated : ctaid=(8,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2431500  inst.: 203481376 (ipc=83.7) sim_rate=93554 (inst/sec) elapsed = 0:0:36:15 / Fri Apr 13 00:28:10 2018
GPGPU-Sim PTX: 206400000 instructions simulated : ctaid=(2,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2433000  inst.: 203588437 (ipc=83.7) sim_rate=93560 (inst/sec) elapsed = 0:0:36:16 / Fri Apr 13 00:28:11 2018
GPGPU-Sim PTX: 206500000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2434000  inst.: 203659314 (ipc=83.7) sim_rate=93550 (inst/sec) elapsed = 0:0:36:17 / Fri Apr 13 00:28:12 2018
GPGPU-Sim PTX: 206600000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2435500  inst.: 203769845 (ipc=83.7) sim_rate=93558 (inst/sec) elapsed = 0:0:36:18 / Fri Apr 13 00:28:13 2018
GPGPU-Sim PTX: 206700000 instructions simulated : ctaid=(0,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2436500  inst.: 203843190 (ipc=83.7) sim_rate=93548 (inst/sec) elapsed = 0:0:36:19 / Fri Apr 13 00:28:14 2018
GPGPU-Sim PTX: 206800000 instructions simulated : ctaid=(5,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2437500  inst.: 203923045 (ipc=83.7) sim_rate=93542 (inst/sec) elapsed = 0:0:36:20 / Fri Apr 13 00:28:15 2018
GPGPU-Sim PTX: 206900000 instructions simulated : ctaid=(8,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2439000  inst.: 204037822 (ipc=83.7) sim_rate=93552 (inst/sec) elapsed = 0:0:36:21 / Fri Apr 13 00:28:16 2018
GPGPU-Sim PTX: 207000000 instructions simulated : ctaid=(7,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2440000  inst.: 204108918 (ipc=83.7) sim_rate=93542 (inst/sec) elapsed = 0:0:36:22 / Fri Apr 13 00:28:17 2018
GPGPU-Sim PTX: 207100000 instructions simulated : ctaid=(5,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2441500  inst.: 204207175 (ipc=83.6) sim_rate=93544 (inst/sec) elapsed = 0:0:36:23 / Fri Apr 13 00:28:18 2018
GPGPU-Sim uArch: cycles simulated: 2442500  inst.: 204275809 (ipc=83.6) sim_rate=93532 (inst/sec) elapsed = 0:0:36:24 / Fri Apr 13 00:28:19 2018
GPGPU-Sim PTX: 207200000 instructions simulated : ctaid=(8,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2444000  inst.: 204396305 (ipc=83.6) sim_rate=93545 (inst/sec) elapsed = 0:0:36:25 / Fri Apr 13 00:28:20 2018
GPGPU-Sim PTX: 207300000 instructions simulated : ctaid=(4,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2445000  inst.: 204459748 (ipc=83.6) sim_rate=93531 (inst/sec) elapsed = 0:0:36:26 / Fri Apr 13 00:28:21 2018
GPGPU-Sim PTX: 207400000 instructions simulated : ctaid=(7,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2446500  inst.: 204567844 (ipc=83.6) sim_rate=93538 (inst/sec) elapsed = 0:0:36:27 / Fri Apr 13 00:28:22 2018
GPGPU-Sim PTX: 207500000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2447500  inst.: 204648739 (ipc=83.6) sim_rate=93532 (inst/sec) elapsed = 0:0:36:28 / Fri Apr 13 00:28:23 2018
GPGPU-Sim PTX: 207600000 instructions simulated : ctaid=(8,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2448500  inst.: 204729242 (ipc=83.6) sim_rate=93526 (inst/sec) elapsed = 0:0:36:29 / Fri Apr 13 00:28:24 2018
GPGPU-Sim PTX: 207700000 instructions simulated : ctaid=(6,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2450000  inst.: 204839885 (ipc=83.6) sim_rate=93534 (inst/sec) elapsed = 0:0:36:30 / Fri Apr 13 00:28:25 2018
GPGPU-Sim PTX: 207800000 instructions simulated : ctaid=(2,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2451000  inst.: 204920866 (ipc=83.6) sim_rate=93528 (inst/sec) elapsed = 0:0:36:31 / Fri Apr 13 00:28:26 2018
GPGPU-Sim PTX: 207900000 instructions simulated : ctaid=(8,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2452000  inst.: 204991370 (ipc=83.6) sim_rate=93517 (inst/sec) elapsed = 0:0:36:32 / Fri Apr 13 00:28:27 2018
GPGPU-Sim uArch: cycles simulated: 2453000  inst.: 205059961 (ipc=83.6) sim_rate=93506 (inst/sec) elapsed = 0:0:36:33 / Fri Apr 13 00:28:28 2018
GPGPU-Sim PTX: 208000000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2454500  inst.: 205161986 (ipc=83.6) sim_rate=93510 (inst/sec) elapsed = 0:0:36:34 / Fri Apr 13 00:28:29 2018
GPGPU-Sim PTX: 208100000 instructions simulated : ctaid=(3,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2455500  inst.: 205233492 (ipc=83.6) sim_rate=93500 (inst/sec) elapsed = 0:0:36:35 / Fri Apr 13 00:28:30 2018
GPGPU-Sim PTX: 208200000 instructions simulated : ctaid=(8,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2457000  inst.: 205333805 (ipc=83.6) sim_rate=93503 (inst/sec) elapsed = 0:0:36:36 / Fri Apr 13 00:28:31 2018
GPGPU-Sim PTX: 208300000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2458500  inst.: 205444639 (ipc=83.6) sim_rate=93511 (inst/sec) elapsed = 0:0:36:37 / Fri Apr 13 00:28:32 2018
GPGPU-Sim PTX: 208400000 instructions simulated : ctaid=(8,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2459500  inst.: 205520909 (ipc=83.6) sim_rate=93503 (inst/sec) elapsed = 0:0:36:38 / Fri Apr 13 00:28:33 2018
GPGPU-Sim PTX: 208500000 instructions simulated : ctaid=(5,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2460500  inst.: 205585897 (ipc=83.6) sim_rate=93490 (inst/sec) elapsed = 0:0:36:39 / Fri Apr 13 00:28:34 2018
GPGPU-Sim PTX: 208600000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2462000  inst.: 205691259 (ipc=83.5) sim_rate=93496 (inst/sec) elapsed = 0:0:36:40 / Fri Apr 13 00:28:35 2018
GPGPU-Sim uArch: cycles simulated: 2463000  inst.: 205756959 (ipc=83.5) sim_rate=93483 (inst/sec) elapsed = 0:0:36:41 / Fri Apr 13 00:28:36 2018
GPGPU-Sim PTX: 208700000 instructions simulated : ctaid=(7,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2464500  inst.: 205861503 (ipc=83.5) sim_rate=93488 (inst/sec) elapsed = 0:0:36:42 / Fri Apr 13 00:28:37 2018
GPGPU-Sim PTX: 208800000 instructions simulated : ctaid=(6,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2465500  inst.: 205939747 (ipc=83.5) sim_rate=93481 (inst/sec) elapsed = 0:0:36:43 / Fri Apr 13 00:28:38 2018
GPGPU-Sim PTX: 208900000 instructions simulated : ctaid=(0,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2466500  inst.: 206014773 (ipc=83.5) sim_rate=93473 (inst/sec) elapsed = 0:0:36:44 / Fri Apr 13 00:28:39 2018
GPGPU-Sim PTX: 209000000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2468000  inst.: 206121412 (ipc=83.5) sim_rate=93479 (inst/sec) elapsed = 0:0:36:45 / Fri Apr 13 00:28:40 2018
GPGPU-Sim PTX: 209100000 instructions simulated : ctaid=(1,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2469500  inst.: 206224808 (ipc=83.5) sim_rate=93483 (inst/sec) elapsed = 0:0:36:46 / Fri Apr 13 00:28:41 2018
GPGPU-Sim PTX: 209200000 instructions simulated : ctaid=(5,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2470500  inst.: 206291752 (ipc=83.5) sim_rate=93471 (inst/sec) elapsed = 0:0:36:47 / Fri Apr 13 00:28:42 2018
GPGPU-Sim PTX: 209300000 instructions simulated : ctaid=(8,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2472000  inst.: 206391268 (ipc=83.5) sim_rate=93474 (inst/sec) elapsed = 0:0:36:48 / Fri Apr 13 00:28:43 2018
GPGPU-Sim PTX: 209400000 instructions simulated : ctaid=(0,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2473500  inst.: 206496890 (ipc=83.5) sim_rate=93479 (inst/sec) elapsed = 0:0:36:49 / Fri Apr 13 00:28:44 2018
GPGPU-Sim PTX: 209500000 instructions simulated : ctaid=(4,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2474500  inst.: 206578527 (ipc=83.5) sim_rate=93474 (inst/sec) elapsed = 0:0:36:50 / Fri Apr 13 00:28:45 2018
GPGPU-Sim uArch: cycles simulated: 2475500  inst.: 206651552 (ipc=83.5) sim_rate=93465 (inst/sec) elapsed = 0:0:36:51 / Fri Apr 13 00:28:46 2018
GPGPU-Sim PTX: 209600000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim PTX: 209700000 instructions simulated : ctaid=(7,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2477500  inst.: 206784225 (ipc=83.5) sim_rate=93482 (inst/sec) elapsed = 0:0:36:52 / Fri Apr 13 00:28:47 2018
GPGPU-Sim uArch: cycles simulated: 2478500  inst.: 206857136 (ipc=83.5) sim_rate=93473 (inst/sec) elapsed = 0:0:36:53 / Fri Apr 13 00:28:48 2018
GPGPU-Sim PTX: 209800000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim PTX: 209900000 instructions simulated : ctaid=(0,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2480000  inst.: 206968491 (ipc=83.5) sim_rate=93481 (inst/sec) elapsed = 0:0:36:54 / Fri Apr 13 00:28:49 2018
GPGPU-Sim PTX: 210000000 instructions simulated : ctaid=(7,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2481500  inst.: 207086239 (ipc=83.5) sim_rate=93492 (inst/sec) elapsed = 0:0:36:55 / Fri Apr 13 00:28:50 2018
GPGPU-Sim PTX: 210100000 instructions simulated : ctaid=(6,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2482500  inst.: 207162160 (ipc=83.4) sim_rate=93484 (inst/sec) elapsed = 0:0:36:56 / Fri Apr 13 00:28:51 2018
GPGPU-Sim PTX: 210200000 instructions simulated : ctaid=(1,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2484000  inst.: 207277184 (ipc=83.4) sim_rate=93494 (inst/sec) elapsed = 0:0:36:57 / Fri Apr 13 00:28:52 2018
GPGPU-Sim PTX: 210300000 instructions simulated : ctaid=(0,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2485000  inst.: 207350159 (ipc=83.4) sim_rate=93485 (inst/sec) elapsed = 0:0:36:58 / Fri Apr 13 00:28:53 2018
GPGPU-Sim PTX: 210400000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2486500  inst.: 207464217 (ipc=83.4) sim_rate=93494 (inst/sec) elapsed = 0:0:36:59 / Fri Apr 13 00:28:54 2018
GPGPU-Sim uArch: cycles simulated: 2487500  inst.: 207538501 (ipc=83.4) sim_rate=93485 (inst/sec) elapsed = 0:0:37:00 / Fri Apr 13 00:28:55 2018
GPGPU-Sim PTX: 210500000 instructions simulated : ctaid=(7,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2488500  inst.: 207608889 (ipc=83.4) sim_rate=93475 (inst/sec) elapsed = 0:0:37:01 / Fri Apr 13 00:28:56 2018
GPGPU-Sim PTX: 210600000 instructions simulated : ctaid=(6,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2490000  inst.: 207724328 (ipc=83.4) sim_rate=93485 (inst/sec) elapsed = 0:0:37:02 / Fri Apr 13 00:28:57 2018
GPGPU-Sim PTX: 210700000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2491000  inst.: 207799415 (ipc=83.4) sim_rate=93477 (inst/sec) elapsed = 0:0:37:03 / Fri Apr 13 00:28:58 2018
GPGPU-Sim PTX: 210800000 instructions simulated : ctaid=(5,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2492500  inst.: 207908405 (ipc=83.4) sim_rate=93483 (inst/sec) elapsed = 0:0:37:04 / Fri Apr 13 00:28:59 2018
GPGPU-Sim PTX: 210900000 instructions simulated : ctaid=(1,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2493500  inst.: 207975348 (ipc=83.4) sim_rate=93472 (inst/sec) elapsed = 0:0:37:05 / Fri Apr 13 00:29:00 2018
GPGPU-Sim PTX: 211000000 instructions simulated : ctaid=(2,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2495000  inst.: 208082185 (ipc=83.4) sim_rate=93478 (inst/sec) elapsed = 0:0:37:06 / Fri Apr 13 00:29:01 2018
GPGPU-Sim PTX: 211100000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2496000  inst.: 208151470 (ipc=83.4) sim_rate=93467 (inst/sec) elapsed = 0:0:37:07 / Fri Apr 13 00:29:02 2018
GPGPU-Sim PTX: 211200000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2497500  inst.: 208265315 (ipc=83.4) sim_rate=93476 (inst/sec) elapsed = 0:0:37:08 / Fri Apr 13 00:29:03 2018
GPGPU-Sim uArch: cycles simulated: 2498500  inst.: 208332533 (ipc=83.4) sim_rate=93464 (inst/sec) elapsed = 0:0:37:09 / Fri Apr 13 00:29:04 2018
GPGPU-Sim PTX: 211300000 instructions simulated : ctaid=(7,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 211400000 instructions simulated : ctaid=(3,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2500000  inst.: 208439103 (ipc=83.4) sim_rate=93470 (inst/sec) elapsed = 0:0:37:10 / Fri Apr 13 00:29:05 2018
GPGPU-Sim uArch: cycles simulated: 2501000  inst.: 208510099 (ipc=83.4) sim_rate=93460 (inst/sec) elapsed = 0:0:37:11 / Fri Apr 13 00:29:06 2018
GPGPU-Sim PTX: 211500000 instructions simulated : ctaid=(6,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2502500  inst.: 208614856 (ipc=83.4) sim_rate=93465 (inst/sec) elapsed = 0:0:37:12 / Fri Apr 13 00:29:07 2018
GPGPU-Sim PTX: 211600000 instructions simulated : ctaid=(7,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2503500  inst.: 208687232 (ipc=83.4) sim_rate=93455 (inst/sec) elapsed = 0:0:37:13 / Fri Apr 13 00:29:08 2018
GPGPU-Sim PTX: 211700000 instructions simulated : ctaid=(4,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2504500  inst.: 208754681 (ipc=83.4) sim_rate=93444 (inst/sec) elapsed = 0:0:37:14 / Fri Apr 13 00:29:09 2018
GPGPU-Sim PTX: 211800000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2506000  inst.: 208851139 (ipc=83.3) sim_rate=93445 (inst/sec) elapsed = 0:0:37:15 / Fri Apr 13 00:29:10 2018
GPGPU-Sim PTX: 211900000 instructions simulated : ctaid=(0,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2507000  inst.: 208923281 (ipc=83.3) sim_rate=93436 (inst/sec) elapsed = 0:0:37:16 / Fri Apr 13 00:29:11 2018
GPGPU-Sim PTX: 212000000 instructions simulated : ctaid=(7,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2508500  inst.: 209023686 (ipc=83.3) sim_rate=93439 (inst/sec) elapsed = 0:0:37:17 / Fri Apr 13 00:29:12 2018
GPGPU-Sim PTX: 212100000 instructions simulated : ctaid=(1,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2510000  inst.: 209129519 (ipc=83.3) sim_rate=93444 (inst/sec) elapsed = 0:0:37:18 / Fri Apr 13 00:29:13 2018
GPGPU-Sim uArch: cycles simulated: 2511000  inst.: 209215237 (ipc=83.3) sim_rate=93441 (inst/sec) elapsed = 0:0:37:19 / Fri Apr 13 00:29:14 2018
GPGPU-Sim PTX: 212200000 instructions simulated : ctaid=(4,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2512000  inst.: 209284783 (ipc=83.3) sim_rate=93430 (inst/sec) elapsed = 0:0:37:20 / Fri Apr 13 00:29:15 2018
GPGPU-Sim PTX: 212300000 instructions simulated : ctaid=(8,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2513000  inst.: 209360518 (ipc=83.3) sim_rate=93422 (inst/sec) elapsed = 0:0:37:21 / Fri Apr 13 00:29:16 2018
GPGPU-Sim PTX: 212400000 instructions simulated : ctaid=(2,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2514500  inst.: 209456447 (ipc=83.3) sim_rate=93423 (inst/sec) elapsed = 0:0:37:22 / Fri Apr 13 00:29:17 2018
GPGPU-Sim PTX: 212500000 instructions simulated : ctaid=(8,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2515500  inst.: 209528831 (ipc=83.3) sim_rate=93414 (inst/sec) elapsed = 0:0:37:23 / Fri Apr 13 00:29:18 2018
GPGPU-Sim PTX: 212600000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2517000  inst.: 209643403 (ipc=83.3) sim_rate=93423 (inst/sec) elapsed = 0:0:37:24 / Fri Apr 13 00:29:19 2018
GPGPU-Sim PTX: 212700000 instructions simulated : ctaid=(8,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2518000  inst.: 209720727 (ipc=83.3) sim_rate=93416 (inst/sec) elapsed = 0:0:37:25 / Fri Apr 13 00:29:20 2018
GPGPU-Sim uArch: cycles simulated: 2519000  inst.: 209786603 (ipc=83.3) sim_rate=93404 (inst/sec) elapsed = 0:0:37:26 / Fri Apr 13 00:29:21 2018
GPGPU-Sim PTX: 212800000 instructions simulated : ctaid=(1,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2520000  inst.: 209862234 (ipc=83.3) sim_rate=93396 (inst/sec) elapsed = 0:0:37:27 / Fri Apr 13 00:29:22 2018
GPGPU-Sim PTX: 212900000 instructions simulated : ctaid=(8,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2521000  inst.: 209941305 (ipc=83.3) sim_rate=93390 (inst/sec) elapsed = 0:0:37:28 / Fri Apr 13 00:29:23 2018
GPGPU-Sim PTX: 213000000 instructions simulated : ctaid=(5,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2522500  inst.: 210050328 (ipc=83.3) sim_rate=93397 (inst/sec) elapsed = 0:0:37:29 / Fri Apr 13 00:29:24 2018
GPGPU-Sim PTX: 213100000 instructions simulated : ctaid=(2,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2523500  inst.: 210122721 (ipc=83.3) sim_rate=93387 (inst/sec) elapsed = 0:0:37:30 / Fri Apr 13 00:29:25 2018
GPGPU-Sim PTX: 213200000 instructions simulated : ctaid=(5,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2525000  inst.: 210230451 (ipc=83.3) sim_rate=93394 (inst/sec) elapsed = 0:0:37:31 / Fri Apr 13 00:29:26 2018
GPGPU-Sim PTX: 213300000 instructions simulated : ctaid=(2,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2526000  inst.: 210307066 (ipc=83.3) sim_rate=93386 (inst/sec) elapsed = 0:0:37:32 / Fri Apr 13 00:29:27 2018
GPGPU-Sim PTX: 213400000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2527500  inst.: 210408590 (ipc=83.2) sim_rate=93390 (inst/sec) elapsed = 0:0:37:33 / Fri Apr 13 00:29:28 2018
GPGPU-Sim uArch: cycles simulated: 2528500  inst.: 210486027 (ipc=83.2) sim_rate=93383 (inst/sec) elapsed = 0:0:37:34 / Fri Apr 13 00:29:29 2018
GPGPU-Sim PTX: 213500000 instructions simulated : ctaid=(1,5,0) tid=(6,3,0)
GPGPU-Sim PTX: 213600000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2530000  inst.: 210597114 (ipc=83.2) sim_rate=93391 (inst/sec) elapsed = 0:0:37:35 / Fri Apr 13 00:29:30 2018
GPGPU-Sim uArch: cycles simulated: 2531000  inst.: 210682747 (ipc=83.2) sim_rate=93387 (inst/sec) elapsed = 0:0:37:36 / Fri Apr 13 00:29:31 2018
GPGPU-Sim PTX: 213700000 instructions simulated : ctaid=(0,7,0) tid=(5,1,0)
GPGPU-Sim PTX: 213800000 instructions simulated : ctaid=(3,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2532500  inst.: 210799670 (ipc=83.2) sim_rate=93398 (inst/sec) elapsed = 0:0:37:37 / Fri Apr 13 00:29:32 2018
GPGPU-Sim uArch: cycles simulated: 2533500  inst.: 210873392 (ipc=83.2) sim_rate=93389 (inst/sec) elapsed = 0:0:37:38 / Fri Apr 13 00:29:33 2018
GPGPU-Sim PTX: 213900000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2534500  inst.: 210953383 (ipc=83.2) sim_rate=93383 (inst/sec) elapsed = 0:0:37:39 / Fri Apr 13 00:29:34 2018
GPGPU-Sim PTX: 214000000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2536000  inst.: 211056513 (ipc=83.2) sim_rate=93387 (inst/sec) elapsed = 0:0:37:40 / Fri Apr 13 00:29:35 2018
GPGPU-Sim PTX: 214100000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2537000  inst.: 211132551 (ipc=83.2) sim_rate=93380 (inst/sec) elapsed = 0:0:37:41 / Fri Apr 13 00:29:36 2018
GPGPU-Sim PTX: 214200000 instructions simulated : ctaid=(1,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2538500  inst.: 211252328 (ipc=83.2) sim_rate=93391 (inst/sec) elapsed = 0:0:37:42 / Fri Apr 13 00:29:37 2018
GPGPU-Sim PTX: 214300000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2539500  inst.: 211321010 (ipc=83.2) sim_rate=93380 (inst/sec) elapsed = 0:0:37:43 / Fri Apr 13 00:29:38 2018
GPGPU-Sim PTX: 214400000 instructions simulated : ctaid=(4,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2541000  inst.: 211441266 (ipc=83.2) sim_rate=93392 (inst/sec) elapsed = 0:0:37:44 / Fri Apr 13 00:29:39 2018
GPGPU-Sim PTX: 214500000 instructions simulated : ctaid=(8,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2542000  inst.: 211516407 (ipc=83.2) sim_rate=93384 (inst/sec) elapsed = 0:0:37:45 / Fri Apr 13 00:29:40 2018
GPGPU-Sim PTX: 214600000 instructions simulated : ctaid=(6,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2543500  inst.: 211625664 (ipc=83.2) sim_rate=93391 (inst/sec) elapsed = 0:0:37:46 / Fri Apr 13 00:29:41 2018
GPGPU-Sim PTX: 214700000 instructions simulated : ctaid=(0,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2544500  inst.: 211695765 (ipc=83.2) sim_rate=93381 (inst/sec) elapsed = 0:0:37:47 / Fri Apr 13 00:29:42 2018
GPGPU-Sim PTX: 214800000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2546000  inst.: 211801705 (ipc=83.2) sim_rate=93386 (inst/sec) elapsed = 0:0:37:48 / Fri Apr 13 00:29:43 2018
GPGPU-Sim PTX: 214900000 instructions simulated : ctaid=(8,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2547000  inst.: 211879347 (ipc=83.2) sim_rate=93380 (inst/sec) elapsed = 0:0:37:49 / Fri Apr 13 00:29:44 2018
GPGPU-Sim PTX: 215000000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2548500  inst.: 211989345 (ipc=83.2) sim_rate=93387 (inst/sec) elapsed = 0:0:37:50 / Fri Apr 13 00:29:45 2018
GPGPU-Sim uArch: cycles simulated: 2549500  inst.: 212062527 (ipc=83.2) sim_rate=93378 (inst/sec) elapsed = 0:0:37:51 / Fri Apr 13 00:29:46 2018
GPGPU-Sim PTX: 215100000 instructions simulated : ctaid=(0,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2550500  inst.: 212131731 (ipc=83.2) sim_rate=93367 (inst/sec) elapsed = 0:0:37:52 / Fri Apr 13 00:29:47 2018
GPGPU-Sim PTX: 215200000 instructions simulated : ctaid=(7,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2552000  inst.: 212237482 (ipc=83.2) sim_rate=93373 (inst/sec) elapsed = 0:0:37:53 / Fri Apr 13 00:29:48 2018
GPGPU-Sim PTX: 215300000 instructions simulated : ctaid=(6,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2553500  inst.: 212352628 (ipc=83.2) sim_rate=93382 (inst/sec) elapsed = 0:0:37:54 / Fri Apr 13 00:29:49 2018
GPGPU-Sim PTX: 215400000 instructions simulated : ctaid=(7,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2554500  inst.: 212424117 (ipc=83.2) sim_rate=93373 (inst/sec) elapsed = 0:0:37:55 / Fri Apr 13 00:29:50 2018
GPGPU-Sim PTX: 215500000 instructions simulated : ctaid=(5,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2556000  inst.: 212525739 (ipc=83.1) sim_rate=93376 (inst/sec) elapsed = 0:0:37:56 / Fri Apr 13 00:29:51 2018
GPGPU-Sim PTX: 215600000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2557500  inst.: 212638237 (ipc=83.1) sim_rate=93385 (inst/sec) elapsed = 0:0:37:57 / Fri Apr 13 00:29:52 2018
GPGPU-Sim PTX: 215700000 instructions simulated : ctaid=(8,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2558500  inst.: 212707751 (ipc=83.1) sim_rate=93374 (inst/sec) elapsed = 0:0:37:58 / Fri Apr 13 00:29:53 2018
GPGPU-Sim PTX: 215800000 instructions simulated : ctaid=(8,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2560000  inst.: 212814755 (ipc=83.1) sim_rate=93380 (inst/sec) elapsed = 0:0:37:59 / Fri Apr 13 00:29:54 2018
GPGPU-Sim PTX: 215900000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2561000  inst.: 212887617 (ipc=83.1) sim_rate=93371 (inst/sec) elapsed = 0:0:38:00 / Fri Apr 13 00:29:55 2018
GPGPU-Sim PTX: 216000000 instructions simulated : ctaid=(8,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2562500  inst.: 212999983 (ipc=83.1) sim_rate=93380 (inst/sec) elapsed = 0:0:38:01 / Fri Apr 13 00:29:56 2018
GPGPU-Sim PTX: 216100000 instructions simulated : ctaid=(5,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2563500  inst.: 213074812 (ipc=83.1) sim_rate=93371 (inst/sec) elapsed = 0:0:38:02 / Fri Apr 13 00:29:57 2018
GPGPU-Sim PTX: 216200000 instructions simulated : ctaid=(8,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2565000  inst.: 213180066 (ipc=83.1) sim_rate=93377 (inst/sec) elapsed = 0:0:38:03 / Fri Apr 13 00:29:58 2018
GPGPU-Sim PTX: 216300000 instructions simulated : ctaid=(3,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2566000  inst.: 213252536 (ipc=83.1) sim_rate=93368 (inst/sec) elapsed = 0:0:38:04 / Fri Apr 13 00:29:59 2018
GPGPU-Sim PTX: 216400000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2567500  inst.: 213364916 (ipc=83.1) sim_rate=93376 (inst/sec) elapsed = 0:0:38:05 / Fri Apr 13 00:30:00 2018
GPGPU-Sim uArch: cycles simulated: 2568500  inst.: 213434287 (ipc=83.1) sim_rate=93365 (inst/sec) elapsed = 0:0:38:06 / Fri Apr 13 00:30:01 2018
GPGPU-Sim PTX: 216500000 instructions simulated : ctaid=(5,5,0) tid=(1,2,0)
GPGPU-Sim PTX: 216600000 instructions simulated : ctaid=(6,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2570000  inst.: 213554891 (ipc=83.1) sim_rate=93377 (inst/sec) elapsed = 0:0:38:07 / Fri Apr 13 00:30:02 2018
GPGPU-Sim PTX: 216700000 instructions simulated : ctaid=(5,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2571500  inst.: 213670562 (ipc=83.1) sim_rate=93387 (inst/sec) elapsed = 0:0:38:08 / Fri Apr 13 00:30:03 2018
GPGPU-Sim PTX: 216800000 instructions simulated : ctaid=(7,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2572500  inst.: 213748288 (ipc=83.1) sim_rate=93380 (inst/sec) elapsed = 0:0:38:09 / Fri Apr 13 00:30:04 2018
GPGPU-Sim PTX: 216900000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2574000  inst.: 213856262 (ipc=83.1) sim_rate=93387 (inst/sec) elapsed = 0:0:38:10 / Fri Apr 13 00:30:05 2018
GPGPU-Sim uArch: cycles simulated: 2575000  inst.: 213934261 (ipc=83.1) sim_rate=93380 (inst/sec) elapsed = 0:0:38:11 / Fri Apr 13 00:30:06 2018
GPGPU-Sim PTX: 217000000 instructions simulated : ctaid=(3,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2576000  inst.: 214015088 (ipc=83.1) sim_rate=93374 (inst/sec) elapsed = 0:0:38:12 / Fri Apr 13 00:30:07 2018
GPGPU-Sim PTX: 217100000 instructions simulated : ctaid=(3,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2577500  inst.: 214131600 (ipc=83.1) sim_rate=93384 (inst/sec) elapsed = 0:0:38:13 / Fri Apr 13 00:30:08 2018
GPGPU-Sim PTX: 217200000 instructions simulated : ctaid=(8,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2578500  inst.: 214201565 (ipc=83.1) sim_rate=93374 (inst/sec) elapsed = 0:0:38:14 / Fri Apr 13 00:30:09 2018
GPGPU-Sim PTX: 217300000 instructions simulated : ctaid=(5,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2580000  inst.: 214311157 (ipc=83.1) sim_rate=93381 (inst/sec) elapsed = 0:0:38:15 / Fri Apr 13 00:30:10 2018
GPGPU-Sim PTX: 217400000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2581500  inst.: 214410443 (ipc=83.1) sim_rate=93384 (inst/sec) elapsed = 0:0:38:16 / Fri Apr 13 00:30:11 2018
GPGPU-Sim PTX: 217500000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2582500  inst.: 214487174 (ipc=83.1) sim_rate=93377 (inst/sec) elapsed = 0:0:38:17 / Fri Apr 13 00:30:12 2018
GPGPU-Sim PTX: 217600000 instructions simulated : ctaid=(8,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2584000  inst.: 214605512 (ipc=83.1) sim_rate=93387 (inst/sec) elapsed = 0:0:38:18 / Fri Apr 13 00:30:13 2018
GPGPU-Sim PTX: 217700000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2585000  inst.: 214680877 (ipc=83.0) sim_rate=93380 (inst/sec) elapsed = 0:0:38:19 / Fri Apr 13 00:30:14 2018
GPGPU-Sim PTX: 217800000 instructions simulated : ctaid=(0,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2586500  inst.: 214793950 (ipc=83.0) sim_rate=93388 (inst/sec) elapsed = 0:0:38:20 / Fri Apr 13 00:30:15 2018
GPGPU-Sim PTX: 217900000 instructions simulated : ctaid=(5,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2587500  inst.: 214867078 (ipc=83.0) sim_rate=93379 (inst/sec) elapsed = 0:0:38:21 / Fri Apr 13 00:30:16 2018
GPGPU-Sim PTX: 218000000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2588500  inst.: 214940991 (ipc=83.0) sim_rate=93371 (inst/sec) elapsed = 0:0:38:22 / Fri Apr 13 00:30:17 2018
GPGPU-Sim PTX: 218100000 instructions simulated : ctaid=(7,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2590000  inst.: 215061288 (ipc=83.0) sim_rate=93383 (inst/sec) elapsed = 0:0:38:23 / Fri Apr 13 00:30:18 2018
GPGPU-Sim PTX: 218200000 instructions simulated : ctaid=(4,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2591000  inst.: 215142083 (ipc=83.0) sim_rate=93377 (inst/sec) elapsed = 0:0:38:24 / Fri Apr 13 00:30:19 2018
GPGPU-Sim PTX: 218300000 instructions simulated : ctaid=(1,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2592500  inst.: 215257019 (ipc=83.0) sim_rate=93386 (inst/sec) elapsed = 0:0:38:25 / Fri Apr 13 00:30:20 2018
GPGPU-Sim PTX: 218400000 instructions simulated : ctaid=(2,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2594000  inst.: 215373952 (ipc=83.0) sim_rate=93397 (inst/sec) elapsed = 0:0:38:26 / Fri Apr 13 00:30:21 2018
GPGPU-Sim PTX: 218500000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2595000  inst.: 215450987 (ipc=83.0) sim_rate=93390 (inst/sec) elapsed = 0:0:38:27 / Fri Apr 13 00:30:22 2018
GPGPU-Sim PTX: 218600000 instructions simulated : ctaid=(3,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2596500  inst.: 215565131 (ipc=83.0) sim_rate=93399 (inst/sec) elapsed = 0:0:38:28 / Fri Apr 13 00:30:23 2018
GPGPU-Sim PTX: 218700000 instructions simulated : ctaid=(1,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2597500  inst.: 215639704 (ipc=83.0) sim_rate=93390 (inst/sec) elapsed = 0:0:38:29 / Fri Apr 13 00:30:24 2018
GPGPU-Sim PTX: 218800000 instructions simulated : ctaid=(4,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2599000  inst.: 215757895 (ipc=83.0) sim_rate=93401 (inst/sec) elapsed = 0:0:38:30 / Fri Apr 13 00:30:25 2018
GPGPU-Sim PTX: 218900000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2600000  inst.: 215839324 (ipc=83.0) sim_rate=93396 (inst/sec) elapsed = 0:0:38:31 / Fri Apr 13 00:30:26 2018
GPGPU-Sim PTX: 219000000 instructions simulated : ctaid=(3,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2601000  inst.: 215912011 (ipc=83.0) sim_rate=93387 (inst/sec) elapsed = 0:0:38:32 / Fri Apr 13 00:30:27 2018
GPGPU-Sim PTX: 219100000 instructions simulated : ctaid=(1,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2602500  inst.: 216030374 (ipc=83.0) sim_rate=93398 (inst/sec) elapsed = 0:0:38:33 / Fri Apr 13 00:30:28 2018
GPGPU-Sim PTX: 219200000 instructions simulated : ctaid=(0,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2603500  inst.: 216109014 (ipc=83.0) sim_rate=93391 (inst/sec) elapsed = 0:0:38:34 / Fri Apr 13 00:30:29 2018
GPGPU-Sim uArch: cycles simulated: 2604500  inst.: 216190902 (ipc=83.0) sim_rate=93386 (inst/sec) elapsed = 0:0:38:35 / Fri Apr 13 00:30:30 2018
GPGPU-Sim PTX: 219300000 instructions simulated : ctaid=(6,4,0) tid=(0,0,0)
GPGPU-Sim PTX: 219400000 instructions simulated : ctaid=(0,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2606000  inst.: 216309179 (ipc=83.0) sim_rate=93397 (inst/sec) elapsed = 0:0:38:36 / Fri Apr 13 00:30:31 2018
GPGPU-Sim uArch: cycles simulated: 2607000  inst.: 216388799 (ipc=83.0) sim_rate=93391 (inst/sec) elapsed = 0:0:38:37 / Fri Apr 13 00:30:32 2018
GPGPU-Sim PTX: 219500000 instructions simulated : ctaid=(0,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 219600000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2608500  inst.: 216501663 (ipc=83.0) sim_rate=93400 (inst/sec) elapsed = 0:0:38:38 / Fri Apr 13 00:30:33 2018
GPGPU-Sim uArch: cycles simulated: 2609500  inst.: 216582337 (ipc=83.0) sim_rate=93394 (inst/sec) elapsed = 0:0:38:39 / Fri Apr 13 00:30:34 2018
GPGPU-Sim PTX: 219700000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 219800000 instructions simulated : ctaid=(8,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2611000  inst.: 216705541 (ipc=83.0) sim_rate=93407 (inst/sec) elapsed = 0:0:38:40 / Fri Apr 13 00:30:35 2018
GPGPU-Sim uArch: cycles simulated: 2612000  inst.: 216787838 (ipc=83.0) sim_rate=93402 (inst/sec) elapsed = 0:0:38:41 / Fri Apr 13 00:30:36 2018
GPGPU-Sim PTX: 219900000 instructions simulated : ctaid=(3,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2613000  inst.: 216865315 (ipc=83.0) sim_rate=93395 (inst/sec) elapsed = 0:0:38:42 / Fri Apr 13 00:30:37 2018
GPGPU-Sim PTX: 220000000 instructions simulated : ctaid=(7,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2614500  inst.: 216978006 (ipc=83.0) sim_rate=93404 (inst/sec) elapsed = 0:0:38:43 / Fri Apr 13 00:30:38 2018
GPGPU-Sim PTX: 220100000 instructions simulated : ctaid=(0,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2615500  inst.: 217066756 (ipc=83.0) sim_rate=93402 (inst/sec) elapsed = 0:0:38:44 / Fri Apr 13 00:30:39 2018
GPGPU-Sim PTX: 220200000 instructions simulated : ctaid=(0,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2617000  inst.: 217183654 (ipc=83.0) sim_rate=93412 (inst/sec) elapsed = 0:0:38:45 / Fri Apr 13 00:30:40 2018
GPGPU-Sim PTX: 220300000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2618000  inst.: 217255004 (ipc=83.0) sim_rate=93402 (inst/sec) elapsed = 0:0:38:46 / Fri Apr 13 00:30:41 2018
GPGPU-Sim PTX: 220400000 instructions simulated : ctaid=(1,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2619000  inst.: 217331884 (ipc=83.0) sim_rate=93395 (inst/sec) elapsed = 0:0:38:47 / Fri Apr 13 00:30:42 2018
GPGPU-Sim PTX: 220500000 instructions simulated : ctaid=(7,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2620500  inst.: 217449490 (ipc=83.0) sim_rate=93406 (inst/sec) elapsed = 0:0:38:48 / Fri Apr 13 00:30:43 2018
GPGPU-Sim PTX: 220600000 instructions simulated : ctaid=(4,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2621500  inst.: 217524510 (ipc=83.0) sim_rate=93398 (inst/sec) elapsed = 0:0:38:49 / Fri Apr 13 00:30:44 2018
GPGPU-Sim PTX: 220700000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2623000  inst.: 217637254 (ipc=83.0) sim_rate=93406 (inst/sec) elapsed = 0:0:38:50 / Fri Apr 13 00:30:45 2018
GPGPU-Sim PTX: 220800000 instructions simulated : ctaid=(7,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2624000  inst.: 217713120 (ipc=83.0) sim_rate=93399 (inst/sec) elapsed = 0:0:38:51 / Fri Apr 13 00:30:46 2018
GPGPU-Sim PTX: 220900000 instructions simulated : ctaid=(5,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2625500  inst.: 217826021 (ipc=83.0) sim_rate=93407 (inst/sec) elapsed = 0:0:38:52 / Fri Apr 13 00:30:47 2018
GPGPU-Sim PTX: 221000000 instructions simulated : ctaid=(6,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2626500  inst.: 217901518 (ipc=83.0) sim_rate=93399 (inst/sec) elapsed = 0:0:38:53 / Fri Apr 13 00:30:48 2018
GPGPU-Sim PTX: 221100000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2628000  inst.: 218012467 (ipc=83.0) sim_rate=93407 (inst/sec) elapsed = 0:0:38:54 / Fri Apr 13 00:30:49 2018
GPGPU-Sim PTX: 221200000 instructions simulated : ctaid=(0,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2629000  inst.: 218099388 (ipc=83.0) sim_rate=93404 (inst/sec) elapsed = 0:0:38:55 / Fri Apr 13 00:30:50 2018
GPGPU-Sim PTX: 221300000 instructions simulated : ctaid=(3,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2630500  inst.: 218223799 (ipc=83.0) sim_rate=93417 (inst/sec) elapsed = 0:0:38:56 / Fri Apr 13 00:30:51 2018
GPGPU-Sim PTX: 221400000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2631500  inst.: 218298784 (ipc=83.0) sim_rate=93409 (inst/sec) elapsed = 0:0:38:57 / Fri Apr 13 00:30:52 2018
GPGPU-Sim PTX: 221500000 instructions simulated : ctaid=(1,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2633000  inst.: 218407675 (ipc=83.0) sim_rate=93416 (inst/sec) elapsed = 0:0:38:58 / Fri Apr 13 00:30:53 2018
GPGPU-Sim PTX: 221600000 instructions simulated : ctaid=(4,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2634000  inst.: 218489449 (ipc=82.9) sim_rate=93411 (inst/sec) elapsed = 0:0:38:59 / Fri Apr 13 00:30:54 2018
GPGPU-Sim PTX: 221700000 instructions simulated : ctaid=(0,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2635500  inst.: 218610524 (ipc=82.9) sim_rate=93423 (inst/sec) elapsed = 0:0:39:00 / Fri Apr 13 00:30:55 2018
GPGPU-Sim PTX: 221800000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2636500  inst.: 218689165 (ipc=82.9) sim_rate=93416 (inst/sec) elapsed = 0:0:39:01 / Fri Apr 13 00:30:56 2018
GPGPU-Sim PTX: 221900000 instructions simulated : ctaid=(7,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2637500  inst.: 218776844 (ipc=82.9) sim_rate=93414 (inst/sec) elapsed = 0:0:39:02 / Fri Apr 13 00:30:57 2018
GPGPU-Sim PTX: 222000000 instructions simulated : ctaid=(7,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2639000  inst.: 218892934 (ipc=82.9) sim_rate=93424 (inst/sec) elapsed = 0:0:39:03 / Fri Apr 13 00:30:58 2018
GPGPU-Sim PTX: 222100000 instructions simulated : ctaid=(3,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2640000  inst.: 218964880 (ipc=82.9) sim_rate=93415 (inst/sec) elapsed = 0:0:39:04 / Fri Apr 13 00:30:59 2018
GPGPU-Sim PTX: 222200000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2641500  inst.: 219077118 (ipc=82.9) sim_rate=93423 (inst/sec) elapsed = 0:0:39:05 / Fri Apr 13 00:31:00 2018
GPGPU-Sim PTX: 222300000 instructions simulated : ctaid=(6,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2643000  inst.: 219186523 (ipc=82.9) sim_rate=93429 (inst/sec) elapsed = 0:0:39:06 / Fri Apr 13 00:31:01 2018
GPGPU-Sim PTX: 222400000 instructions simulated : ctaid=(2,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2644000  inst.: 219263772 (ipc=82.9) sim_rate=93422 (inst/sec) elapsed = 0:0:39:07 / Fri Apr 13 00:31:02 2018
GPGPU-Sim PTX: 222500000 instructions simulated : ctaid=(5,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2645500  inst.: 219372274 (ipc=82.9) sim_rate=93429 (inst/sec) elapsed = 0:0:39:08 / Fri Apr 13 00:31:03 2018
GPGPU-Sim uArch: cycles simulated: 2646500  inst.: 219440335 (ipc=82.9) sim_rate=93418 (inst/sec) elapsed = 0:0:39:09 / Fri Apr 13 00:31:04 2018
GPGPU-Sim PTX: 222600000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 222700000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2648000  inst.: 219555243 (ipc=82.9) sim_rate=93427 (inst/sec) elapsed = 0:0:39:10 / Fri Apr 13 00:31:05 2018
GPGPU-Sim uArch: cycles simulated: 2649000  inst.: 219622976 (ipc=82.9) sim_rate=93416 (inst/sec) elapsed = 0:0:39:11 / Fri Apr 13 00:31:06 2018
GPGPU-Sim PTX: 222800000 instructions simulated : ctaid=(8,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2650000  inst.: 219702478 (ipc=82.9) sim_rate=93410 (inst/sec) elapsed = 0:0:39:12 / Fri Apr 13 00:31:07 2018
GPGPU-Sim PTX: 222900000 instructions simulated : ctaid=(7,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2651500  inst.: 219831062 (ipc=82.9) sim_rate=93425 (inst/sec) elapsed = 0:0:39:13 / Fri Apr 13 00:31:08 2018
GPGPU-Sim PTX: 223000000 instructions simulated : ctaid=(7,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2652500  inst.: 219909416 (ipc=82.9) sim_rate=93419 (inst/sec) elapsed = 0:0:39:14 / Fri Apr 13 00:31:09 2018
GPGPU-Sim PTX: 223100000 instructions simulated : ctaid=(6,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2654000  inst.: 220023821 (ipc=82.9) sim_rate=93428 (inst/sec) elapsed = 0:0:39:15 / Fri Apr 13 00:31:10 2018
GPGPU-Sim PTX: 223200000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2655000  inst.: 220098182 (ipc=82.9) sim_rate=93420 (inst/sec) elapsed = 0:0:39:16 / Fri Apr 13 00:31:11 2018
GPGPU-Sim PTX: 223300000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2656000  inst.: 220176719 (ipc=82.9) sim_rate=93413 (inst/sec) elapsed = 0:0:39:17 / Fri Apr 13 00:31:12 2018
GPGPU-Sim PTX: 223400000 instructions simulated : ctaid=(2,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2657500  inst.: 220295532 (ipc=82.9) sim_rate=93424 (inst/sec) elapsed = 0:0:39:18 / Fri Apr 13 00:31:13 2018
GPGPU-Sim PTX: 223500000 instructions simulated : ctaid=(6,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2658500  inst.: 220371182 (ipc=82.9) sim_rate=93417 (inst/sec) elapsed = 0:0:39:19 / Fri Apr 13 00:31:14 2018
GPGPU-Sim PTX: 223600000 instructions simulated : ctaid=(2,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2660000  inst.: 220485913 (ipc=82.9) sim_rate=93426 (inst/sec) elapsed = 0:0:39:20 / Fri Apr 13 00:31:15 2018
GPGPU-Sim PTX: 223700000 instructions simulated : ctaid=(2,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2661500  inst.: 220603309 (ipc=82.9) sim_rate=93436 (inst/sec) elapsed = 0:0:39:21 / Fri Apr 13 00:31:16 2018
GPGPU-Sim PTX: 223800000 instructions simulated : ctaid=(2,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2662500  inst.: 220677615 (ipc=82.9) sim_rate=93428 (inst/sec) elapsed = 0:0:39:22 / Fri Apr 13 00:31:17 2018
GPGPU-Sim PTX: 223900000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2664000  inst.: 220780535 (ipc=82.9) sim_rate=93432 (inst/sec) elapsed = 0:0:39:23 / Fri Apr 13 00:31:18 2018
GPGPU-Sim PTX: 224000000 instructions simulated : ctaid=(1,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2665000  inst.: 220858822 (ipc=82.9) sim_rate=93425 (inst/sec) elapsed = 0:0:39:24 / Fri Apr 13 00:31:19 2018
GPGPU-Sim PTX: 224100000 instructions simulated : ctaid=(3,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2666500  inst.: 220978008 (ipc=82.9) sim_rate=93436 (inst/sec) elapsed = 0:0:39:25 / Fri Apr 13 00:31:20 2018
GPGPU-Sim PTX: 224200000 instructions simulated : ctaid=(8,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2667500  inst.: 221060662 (ipc=82.9) sim_rate=93432 (inst/sec) elapsed = 0:0:39:26 / Fri Apr 13 00:31:21 2018
GPGPU-Sim PTX: 224300000 instructions simulated : ctaid=(2,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2669000  inst.: 221169327 (ipc=82.9) sim_rate=93438 (inst/sec) elapsed = 0:0:39:27 / Fri Apr 13 00:31:22 2018
GPGPU-Sim PTX: 224400000 instructions simulated : ctaid=(8,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2670500  inst.: 221277508 (ipc=82.9) sim_rate=93444 (inst/sec) elapsed = 0:0:39:28 / Fri Apr 13 00:31:23 2018
GPGPU-Sim PTX: 224500000 instructions simulated : ctaid=(7,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2671500  inst.: 221356289 (ipc=82.9) sim_rate=93438 (inst/sec) elapsed = 0:0:39:29 / Fri Apr 13 00:31:24 2018
GPGPU-Sim PTX: 224600000 instructions simulated : ctaid=(7,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2673000  inst.: 221461963 (ipc=82.9) sim_rate=93443 (inst/sec) elapsed = 0:0:39:30 / Fri Apr 13 00:31:25 2018
GPGPU-Sim PTX: 224700000 instructions simulated : ctaid=(1,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2674000  inst.: 221539232 (ipc=82.8) sim_rate=93437 (inst/sec) elapsed = 0:0:39:31 / Fri Apr 13 00:31:26 2018
GPGPU-Sim PTX: 224800000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2675500  inst.: 221650888 (ipc=82.8) sim_rate=93444 (inst/sec) elapsed = 0:0:39:32 / Fri Apr 13 00:31:27 2018
GPGPU-Sim PTX: 224900000 instructions simulated : ctaid=(1,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2677000  inst.: 221761036 (ipc=82.8) sim_rate=93451 (inst/sec) elapsed = 0:0:39:33 / Fri Apr 13 00:31:28 2018
GPGPU-Sim PTX: 225000000 instructions simulated : ctaid=(2,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2678500  inst.: 221870191 (ipc=82.8) sim_rate=93458 (inst/sec) elapsed = 0:0:39:34 / Fri Apr 13 00:31:29 2018
GPGPU-Sim PTX: 225100000 instructions simulated : ctaid=(3,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2679500  inst.: 221938677 (ipc=82.8) sim_rate=93447 (inst/sec) elapsed = 0:0:39:35 / Fri Apr 13 00:31:30 2018
GPGPU-Sim PTX: 225200000 instructions simulated : ctaid=(2,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2681000  inst.: 222049690 (ipc=82.8) sim_rate=93455 (inst/sec) elapsed = 0:0:39:36 / Fri Apr 13 00:31:31 2018
GPGPU-Sim PTX: 225300000 instructions simulated : ctaid=(7,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2682000  inst.: 222119531 (ipc=82.8) sim_rate=93445 (inst/sec) elapsed = 0:0:39:37 / Fri Apr 13 00:31:32 2018
GPGPU-Sim PTX: 225400000 instructions simulated : ctaid=(8,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2683500  inst.: 222223511 (ipc=82.8) sim_rate=93449 (inst/sec) elapsed = 0:0:39:38 / Fri Apr 13 00:31:33 2018
GPGPU-Sim PTX: 225500000 instructions simulated : ctaid=(2,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2685000  inst.: 222332683 (ipc=82.8) sim_rate=93456 (inst/sec) elapsed = 0:0:39:39 / Fri Apr 13 00:31:34 2018
GPGPU-Sim PTX: 225600000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2686000  inst.: 222404947 (ipc=82.8) sim_rate=93447 (inst/sec) elapsed = 0:0:39:40 / Fri Apr 13 00:31:35 2018
GPGPU-Sim uArch: cycles simulated: 2687000  inst.: 222479092 (ipc=82.8) sim_rate=93439 (inst/sec) elapsed = 0:0:39:41 / Fri Apr 13 00:31:36 2018
GPGPU-Sim PTX: 225700000 instructions simulated : ctaid=(5,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2688500  inst.: 222578907 (ipc=82.8) sim_rate=93442 (inst/sec) elapsed = 0:0:39:42 / Fri Apr 13 00:31:37 2018
GPGPU-Sim PTX: 225800000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2690000  inst.: 222678756 (ipc=82.8) sim_rate=93444 (inst/sec) elapsed = 0:0:39:43 / Fri Apr 13 00:31:38 2018
GPGPU-Sim PTX: 225900000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim PTX: 226000000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2691500  inst.: 222792693 (ipc=82.8) sim_rate=93453 (inst/sec) elapsed = 0:0:39:44 / Fri Apr 13 00:31:39 2018
GPGPU-Sim uArch: cycles simulated: 2692500  inst.: 222866522 (ipc=82.8) sim_rate=93445 (inst/sec) elapsed = 0:0:39:45 / Fri Apr 13 00:31:40 2018
GPGPU-Sim PTX: 226100000 instructions simulated : ctaid=(0,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2694000  inst.: 222966327 (ipc=82.8) sim_rate=93447 (inst/sec) elapsed = 0:0:39:46 / Fri Apr 13 00:31:41 2018
GPGPU-Sim PTX: 226200000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2695500  inst.: 223071800 (ipc=82.8) sim_rate=93452 (inst/sec) elapsed = 0:0:39:47 / Fri Apr 13 00:31:42 2018
GPGPU-Sim PTX: 226300000 instructions simulated : ctaid=(4,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2696500  inst.: 223142601 (ipc=82.8) sim_rate=93443 (inst/sec) elapsed = 0:0:39:48 / Fri Apr 13 00:31:43 2018
GPGPU-Sim PTX: 226400000 instructions simulated : ctaid=(3,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2697500  inst.: 223221257 (ipc=82.8) sim_rate=93437 (inst/sec) elapsed = 0:0:39:49 / Fri Apr 13 00:31:44 2018
GPGPU-Sim PTX: 226500000 instructions simulated : ctaid=(0,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2699000  inst.: 223322426 (ipc=82.7) sim_rate=93440 (inst/sec) elapsed = 0:0:39:50 / Fri Apr 13 00:31:45 2018
GPGPU-Sim PTX: 226600000 instructions simulated : ctaid=(3,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2700000  inst.: 223398158 (ipc=82.7) sim_rate=93432 (inst/sec) elapsed = 0:0:39:51 / Fri Apr 13 00:31:46 2018
GPGPU-Sim PTX: 226700000 instructions simulated : ctaid=(5,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2701500  inst.: 223506047 (ipc=82.7) sim_rate=93438 (inst/sec) elapsed = 0:0:39:52 / Fri Apr 13 00:31:47 2018
GPGPU-Sim PTX: 226800000 instructions simulated : ctaid=(8,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2703000  inst.: 223622081 (ipc=82.7) sim_rate=93448 (inst/sec) elapsed = 0:0:39:53 / Fri Apr 13 00:31:48 2018
GPGPU-Sim PTX: 226900000 instructions simulated : ctaid=(2,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2704000  inst.: 223700077 (ipc=82.7) sim_rate=93441 (inst/sec) elapsed = 0:0:39:54 / Fri Apr 13 00:31:49 2018
GPGPU-Sim PTX: 227000000 instructions simulated : ctaid=(5,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2705500  inst.: 223801987 (ipc=82.7) sim_rate=93445 (inst/sec) elapsed = 0:0:39:55 / Fri Apr 13 00:31:50 2018
GPGPU-Sim PTX: 227100000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2707000  inst.: 223918696 (ipc=82.7) sim_rate=93455 (inst/sec) elapsed = 0:0:39:56 / Fri Apr 13 00:31:51 2018
GPGPU-Sim PTX: 227200000 instructions simulated : ctaid=(3,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2708000  inst.: 224000189 (ipc=82.7) sim_rate=93450 (inst/sec) elapsed = 0:0:39:57 / Fri Apr 13 00:31:52 2018
GPGPU-Sim PTX: 227300000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2709500  inst.: 224102610 (ipc=82.7) sim_rate=93453 (inst/sec) elapsed = 0:0:39:58 / Fri Apr 13 00:31:53 2018
GPGPU-Sim PTX: 227400000 instructions simulated : ctaid=(5,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2710500  inst.: 224181825 (ipc=82.7) sim_rate=93448 (inst/sec) elapsed = 0:0:39:59 / Fri Apr 13 00:31:54 2018
GPGPU-Sim PTX: 227500000 instructions simulated : ctaid=(0,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2712000  inst.: 224293887 (ipc=82.7) sim_rate=93455 (inst/sec) elapsed = 0:0:40:00 / Fri Apr 13 00:31:55 2018
GPGPU-Sim PTX: 227600000 instructions simulated : ctaid=(1,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2713000  inst.: 224369003 (ipc=82.7) sim_rate=93448 (inst/sec) elapsed = 0:0:40:01 / Fri Apr 13 00:31:56 2018
GPGPU-Sim PTX: 227700000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2714500  inst.: 224478740 (ipc=82.7) sim_rate=93454 (inst/sec) elapsed = 0:0:40:02 / Fri Apr 13 00:31:57 2018
GPGPU-Sim uArch: cycles simulated: 2715500  inst.: 224552284 (ipc=82.7) sim_rate=93446 (inst/sec) elapsed = 0:0:40:03 / Fri Apr 13 00:31:58 2018
GPGPU-Sim PTX: 227800000 instructions simulated : ctaid=(6,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 227900000 instructions simulated : ctaid=(0,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2717000  inst.: 224661224 (ipc=82.7) sim_rate=93453 (inst/sec) elapsed = 0:0:40:04 / Fri Apr 13 00:31:59 2018
GPGPU-Sim PTX: 228000000 instructions simulated : ctaid=(8,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2718500  inst.: 224765910 (ipc=82.7) sim_rate=93457 (inst/sec) elapsed = 0:0:40:05 / Fri Apr 13 00:32:00 2018
GPGPU-Sim uArch: cycles simulated: 2719500  inst.: 224836785 (ipc=82.7) sim_rate=93448 (inst/sec) elapsed = 0:0:40:06 / Fri Apr 13 00:32:01 2018
GPGPU-Sim PTX: 228100000 instructions simulated : ctaid=(8,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2721000  inst.: 224937826 (ipc=82.7) sim_rate=93451 (inst/sec) elapsed = 0:0:40:07 / Fri Apr 13 00:32:02 2018
GPGPU-Sim PTX: 228200000 instructions simulated : ctaid=(0,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2722500  inst.: 225041597 (ipc=82.7) sim_rate=93455 (inst/sec) elapsed = 0:0:40:08 / Fri Apr 13 00:32:03 2018
GPGPU-Sim PTX: 228300000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 228400000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2724000  inst.: 225161225 (ipc=82.7) sim_rate=93466 (inst/sec) elapsed = 0:0:40:09 / Fri Apr 13 00:32:04 2018
GPGPU-Sim PTX: 228500000 instructions simulated : ctaid=(6,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2725500  inst.: 225273131 (ipc=82.7) sim_rate=93474 (inst/sec) elapsed = 0:0:40:10 / Fri Apr 13 00:32:05 2018
GPGPU-Sim uArch: cycles simulated: 2726500  inst.: 225338646 (ipc=82.6) sim_rate=93462 (inst/sec) elapsed = 0:0:40:11 / Fri Apr 13 00:32:06 2018
GPGPU-Sim PTX: 228600000 instructions simulated : ctaid=(7,0,0) tid=(2,2,0)
GPGPU-Sim PTX: 228700000 instructions simulated : ctaid=(5,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2728000  inst.: 225446658 (ipc=82.6) sim_rate=93468 (inst/sec) elapsed = 0:0:40:12 / Fri Apr 13 00:32:07 2018
GPGPU-Sim uArch: cycles simulated: 2729000  inst.: 225516044 (ipc=82.6) sim_rate=93458 (inst/sec) elapsed = 0:0:40:13 / Fri Apr 13 00:32:08 2018
GPGPU-Sim PTX: 228800000 instructions simulated : ctaid=(8,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2730000  inst.: 225590508 (ipc=82.6) sim_rate=93450 (inst/sec) elapsed = 0:0:40:14 / Fri Apr 13 00:32:09 2018
GPGPU-Sim PTX: 228900000 instructions simulated : ctaid=(0,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2731500  inst.: 225704304 (ipc=82.6) sim_rate=93459 (inst/sec) elapsed = 0:0:40:15 / Fri Apr 13 00:32:10 2018
GPGPU-Sim PTX: 229000000 instructions simulated : ctaid=(7,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2733000  inst.: 225818654 (ipc=82.6) sim_rate=93467 (inst/sec) elapsed = 0:0:40:16 / Fri Apr 13 00:32:11 2018
GPGPU-Sim PTX: 229100000 instructions simulated : ctaid=(1,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2734000  inst.: 225886599 (ipc=82.6) sim_rate=93457 (inst/sec) elapsed = 0:0:40:17 / Fri Apr 13 00:32:12 2018
GPGPU-Sim PTX: 229200000 instructions simulated : ctaid=(1,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2735500  inst.: 225991098 (ipc=82.6) sim_rate=93461 (inst/sec) elapsed = 0:0:40:18 / Fri Apr 13 00:32:13 2018
GPGPU-Sim PTX: 229300000 instructions simulated : ctaid=(3,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2736500  inst.: 226058338 (ipc=82.6) sim_rate=93451 (inst/sec) elapsed = 0:0:40:19 / Fri Apr 13 00:32:14 2018
GPGPU-Sim PTX: 229400000 instructions simulated : ctaid=(0,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2738000  inst.: 226158272 (ipc=82.6) sim_rate=93453 (inst/sec) elapsed = 0:0:40:20 / Fri Apr 13 00:32:15 2018
GPGPU-Sim uArch: cycles simulated: 2739000  inst.: 226221277 (ipc=82.6) sim_rate=93441 (inst/sec) elapsed = 0:0:40:21 / Fri Apr 13 00:32:16 2018
GPGPU-Sim PTX: 229500000 instructions simulated : ctaid=(1,0,0) tid=(4,1,0)
GPGPU-Sim PTX: 229600000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2740500  inst.: 226323188 (ipc=82.6) sim_rate=93444 (inst/sec) elapsed = 0:0:40:22 / Fri Apr 13 00:32:17 2018
GPGPU-Sim PTX: 229700000 instructions simulated : ctaid=(0,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2742000  inst.: 226421590 (ipc=82.6) sim_rate=93446 (inst/sec) elapsed = 0:0:40:23 / Fri Apr 13 00:32:18 2018
GPGPU-Sim uArch: cycles simulated: 2743000  inst.: 226491218 (ipc=82.6) sim_rate=93436 (inst/sec) elapsed = 0:0:40:24 / Fri Apr 13 00:32:19 2018
GPGPU-Sim PTX: 229800000 instructions simulated : ctaid=(2,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2744500  inst.: 226598089 (ipc=82.6) sim_rate=93442 (inst/sec) elapsed = 0:0:40:25 / Fri Apr 13 00:32:20 2018
GPGPU-Sim PTX: 229900000 instructions simulated : ctaid=(8,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2745500  inst.: 226672936 (ipc=82.6) sim_rate=93434 (inst/sec) elapsed = 0:0:40:26 / Fri Apr 13 00:32:21 2018
GPGPU-Sim PTX: 230000000 instructions simulated : ctaid=(8,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2747000  inst.: 226782309 (ipc=82.6) sim_rate=93441 (inst/sec) elapsed = 0:0:40:27 / Fri Apr 13 00:32:22 2018
GPGPU-Sim PTX: 230100000 instructions simulated : ctaid=(8,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2748000  inst.: 226856393 (ipc=82.6) sim_rate=93433 (inst/sec) elapsed = 0:0:40:28 / Fri Apr 13 00:32:23 2018
GPGPU-Sim PTX: 230200000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2749500  inst.: 226961872 (ipc=82.5) sim_rate=93438 (inst/sec) elapsed = 0:0:40:29 / Fri Apr 13 00:32:24 2018
GPGPU-Sim PTX: 230300000 instructions simulated : ctaid=(7,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2751000  inst.: 227069507 (ipc=82.5) sim_rate=93444 (inst/sec) elapsed = 0:0:40:30 / Fri Apr 13 00:32:25 2018
GPGPU-Sim PTX: 230400000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2752000  inst.: 227150888 (ipc=82.5) sim_rate=93439 (inst/sec) elapsed = 0:0:40:31 / Fri Apr 13 00:32:26 2018
GPGPU-Sim PTX: 230500000 instructions simulated : ctaid=(2,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2753500  inst.: 227258324 (ipc=82.5) sim_rate=93445 (inst/sec) elapsed = 0:0:40:32 / Fri Apr 13 00:32:27 2018
GPGPU-Sim PTX: 230600000 instructions simulated : ctaid=(8,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2755000  inst.: 227363009 (ipc=82.5) sim_rate=93449 (inst/sec) elapsed = 0:0:40:33 / Fri Apr 13 00:32:28 2018
GPGPU-Sim PTX: 230700000 instructions simulated : ctaid=(7,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2756500  inst.: 227463274 (ipc=82.5) sim_rate=93452 (inst/sec) elapsed = 0:0:40:34 / Fri Apr 13 00:32:29 2018
GPGPU-Sim PTX: 230800000 instructions simulated : ctaid=(2,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2757500  inst.: 227538161 (ipc=82.5) sim_rate=93444 (inst/sec) elapsed = 0:0:40:35 / Fri Apr 13 00:32:30 2018
GPGPU-Sim PTX: 230900000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2759000  inst.: 227637008 (ipc=82.5) sim_rate=93447 (inst/sec) elapsed = 0:0:40:36 / Fri Apr 13 00:32:31 2018
GPGPU-Sim PTX: 231000000 instructions simulated : ctaid=(1,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2760500  inst.: 227758188 (ipc=82.5) sim_rate=93458 (inst/sec) elapsed = 0:0:40:37 / Fri Apr 13 00:32:32 2018
GPGPU-Sim PTX: 231100000 instructions simulated : ctaid=(3,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2761500  inst.: 227835178 (ipc=82.5) sim_rate=93451 (inst/sec) elapsed = 0:0:40:38 / Fri Apr 13 00:32:33 2018
GPGPU-Sim PTX: 231200000 instructions simulated : ctaid=(1,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2763000  inst.: 227933280 (ipc=82.5) sim_rate=93453 (inst/sec) elapsed = 0:0:40:39 / Fri Apr 13 00:32:34 2018
GPGPU-Sim PTX: 231300000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2764500  inst.: 228041091 (ipc=82.5) sim_rate=93459 (inst/sec) elapsed = 0:0:40:40 / Fri Apr 13 00:32:35 2018
GPGPU-Sim PTX: 231400000 instructions simulated : ctaid=(5,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2765500  inst.: 228106943 (ipc=82.5) sim_rate=93448 (inst/sec) elapsed = 0:0:40:41 / Fri Apr 13 00:32:36 2018
GPGPU-Sim PTX: 231500000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2767000  inst.: 228203740 (ipc=82.5) sim_rate=93449 (inst/sec) elapsed = 0:0:40:42 / Fri Apr 13 00:32:37 2018
GPGPU-Sim uArch: cycles simulated: 2768000  inst.: 228273751 (ipc=82.5) sim_rate=93439 (inst/sec) elapsed = 0:0:40:43 / Fri Apr 13 00:32:38 2018
GPGPU-Sim PTX: 231600000 instructions simulated : ctaid=(5,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2769000  inst.: 228350952 (ipc=82.5) sim_rate=93433 (inst/sec) elapsed = 0:0:40:44 / Fri Apr 13 00:32:39 2018
GPGPU-Sim PTX: 231700000 instructions simulated : ctaid=(0,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2770500  inst.: 228442319 (ipc=82.5) sim_rate=93432 (inst/sec) elapsed = 0:0:40:45 / Fri Apr 13 00:32:40 2018
GPGPU-Sim PTX: 231800000 instructions simulated : ctaid=(5,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2772000  inst.: 228551466 (ipc=82.5) sim_rate=93438 (inst/sec) elapsed = 0:0:40:46 / Fri Apr 13 00:32:41 2018
GPGPU-Sim PTX: 231900000 instructions simulated : ctaid=(0,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2773500  inst.: 228652427 (ipc=82.4) sim_rate=93441 (inst/sec) elapsed = 0:0:40:47 / Fri Apr 13 00:32:42 2018
GPGPU-Sim PTX: 232000000 instructions simulated : ctaid=(3,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2774500  inst.: 228726619 (ipc=82.4) sim_rate=93434 (inst/sec) elapsed = 0:0:40:48 / Fri Apr 13 00:32:43 2018
GPGPU-Sim PTX: 232100000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2776000  inst.: 228845120 (ipc=82.4) sim_rate=93444 (inst/sec) elapsed = 0:0:40:49 / Fri Apr 13 00:32:44 2018
GPGPU-Sim PTX: 232200000 instructions simulated : ctaid=(6,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2777500  inst.: 228957756 (ipc=82.4) sim_rate=93452 (inst/sec) elapsed = 0:0:40:50 / Fri Apr 13 00:32:45 2018
GPGPU-Sim PTX: 232300000 instructions simulated : ctaid=(4,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2778500  inst.: 229029207 (ipc=82.4) sim_rate=93443 (inst/sec) elapsed = 0:0:40:51 / Fri Apr 13 00:32:46 2018
GPGPU-Sim PTX: 232400000 instructions simulated : ctaid=(7,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2780000  inst.: 229141573 (ipc=82.4) sim_rate=93450 (inst/sec) elapsed = 0:0:40:52 / Fri Apr 13 00:32:47 2018
GPGPU-Sim PTX: 232500000 instructions simulated : ctaid=(5,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2781500  inst.: 229255659 (ipc=82.4) sim_rate=93459 (inst/sec) elapsed = 0:0:40:53 / Fri Apr 13 00:32:48 2018
GPGPU-Sim PTX: 232600000 instructions simulated : ctaid=(8,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2782500  inst.: 229324122 (ipc=82.4) sim_rate=93449 (inst/sec) elapsed = 0:0:40:54 / Fri Apr 13 00:32:49 2018
GPGPU-Sim PTX: 232700000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2784000  inst.: 229429674 (ipc=82.4) sim_rate=93454 (inst/sec) elapsed = 0:0:40:55 / Fri Apr 13 00:32:50 2018
GPGPU-Sim PTX: 232800000 instructions simulated : ctaid=(1,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2785000  inst.: 229499335 (ipc=82.4) sim_rate=93444 (inst/sec) elapsed = 0:0:40:56 / Fri Apr 13 00:32:51 2018
GPGPU-Sim PTX: 232900000 instructions simulated : ctaid=(8,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2786500  inst.: 229592958 (ipc=82.4) sim_rate=93444 (inst/sec) elapsed = 0:0:40:57 / Fri Apr 13 00:32:52 2018
GPGPU-Sim PTX: 233000000 instructions simulated : ctaid=(4,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2788000  inst.: 229696866 (ipc=82.4) sim_rate=93448 (inst/sec) elapsed = 0:0:40:58 / Fri Apr 13 00:32:53 2018
GPGPU-Sim PTX: 233100000 instructions simulated : ctaid=(7,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2789500  inst.: 229803685 (ipc=82.4) sim_rate=93454 (inst/sec) elapsed = 0:0:40:59 / Fri Apr 13 00:32:54 2018
GPGPU-Sim PTX: 233200000 instructions simulated : ctaid=(0,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2790500  inst.: 229877272 (ipc=82.4) sim_rate=93446 (inst/sec) elapsed = 0:0:41:00 / Fri Apr 13 00:32:55 2018
GPGPU-Sim PTX: 233300000 instructions simulated : ctaid=(5,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2792000  inst.: 229990763 (ipc=82.4) sim_rate=93454 (inst/sec) elapsed = 0:0:41:01 / Fri Apr 13 00:32:56 2018
GPGPU-Sim PTX: 233400000 instructions simulated : ctaid=(6,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2793500  inst.: 230092685 (ipc=82.4) sim_rate=93457 (inst/sec) elapsed = 0:0:41:02 / Fri Apr 13 00:32:57 2018
GPGPU-Sim PTX: 233500000 instructions simulated : ctaid=(1,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2794500  inst.: 230170229 (ipc=82.4) sim_rate=93451 (inst/sec) elapsed = 0:0:41:03 / Fri Apr 13 00:32:58 2018
GPGPU-Sim PTX: 233600000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2796000  inst.: 230278457 (ipc=82.4) sim_rate=93457 (inst/sec) elapsed = 0:0:41:04 / Fri Apr 13 00:32:59 2018
GPGPU-Sim PTX: 233700000 instructions simulated : ctaid=(5,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2797500  inst.: 230384211 (ipc=82.4) sim_rate=93462 (inst/sec) elapsed = 0:0:41:05 / Fri Apr 13 00:33:00 2018
GPGPU-Sim PTX: 233800000 instructions simulated : ctaid=(0,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2799000  inst.: 230479942 (ipc=82.3) sim_rate=93463 (inst/sec) elapsed = 0:0:41:06 / Fri Apr 13 00:33:01 2018
GPGPU-Sim PTX: 233900000 instructions simulated : ctaid=(3,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2800500  inst.: 230591038 (ipc=82.3) sim_rate=93470 (inst/sec) elapsed = 0:0:41:07 / Fri Apr 13 00:33:02 2018
GPGPU-Sim PTX: 234000000 instructions simulated : ctaid=(1,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2802000  inst.: 230689564 (ipc=82.3) sim_rate=93472 (inst/sec) elapsed = 0:0:41:08 / Fri Apr 13 00:33:03 2018
GPGPU-Sim PTX: 234100000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2803000  inst.: 230766077 (ipc=82.3) sim_rate=93465 (inst/sec) elapsed = 0:0:41:09 / Fri Apr 13 00:33:04 2018
GPGPU-Sim PTX: 234200000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2804500  inst.: 230868226 (ipc=82.3) sim_rate=93468 (inst/sec) elapsed = 0:0:41:10 / Fri Apr 13 00:33:05 2018
GPGPU-Sim PTX: 234300000 instructions simulated : ctaid=(0,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2806000  inst.: 230972401 (ipc=82.3) sim_rate=93473 (inst/sec) elapsed = 0:0:41:11 / Fri Apr 13 00:33:06 2018
GPGPU-Sim PTX: 234400000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2807000  inst.: 231042186 (ipc=82.3) sim_rate=93463 (inst/sec) elapsed = 0:0:41:12 / Fri Apr 13 00:33:07 2018
GPGPU-Sim PTX: 234500000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2808500  inst.: 231138815 (ipc=82.3) sim_rate=93464 (inst/sec) elapsed = 0:0:41:13 / Fri Apr 13 00:33:08 2018
GPGPU-Sim PTX: 234600000 instructions simulated : ctaid=(2,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2810000  inst.: 231244680 (ipc=82.3) sim_rate=93469 (inst/sec) elapsed = 0:0:41:14 / Fri Apr 13 00:33:09 2018
GPGPU-Sim PTX: 234700000 instructions simulated : ctaid=(1,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2811500  inst.: 231350592 (ipc=82.3) sim_rate=93474 (inst/sec) elapsed = 0:0:41:15 / Fri Apr 13 00:33:10 2018
GPGPU-Sim PTX: 234800000 instructions simulated : ctaid=(0,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2813000  inst.: 231452144 (ipc=82.3) sim_rate=93478 (inst/sec) elapsed = 0:0:41:16 / Fri Apr 13 00:33:11 2018
GPGPU-Sim PTX: 234900000 instructions simulated : ctaid=(6,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2814500  inst.: 231552067 (ipc=82.3) sim_rate=93480 (inst/sec) elapsed = 0:0:41:17 / Fri Apr 13 00:33:12 2018
GPGPU-Sim uArch: cycles simulated: 2815500  inst.: 231615623 (ipc=82.3) sim_rate=93468 (inst/sec) elapsed = 0:0:41:18 / Fri Apr 13 00:33:13 2018
GPGPU-Sim PTX: 235000000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 235100000 instructions simulated : ctaid=(1,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2817000  inst.: 231720265 (ipc=82.3) sim_rate=93473 (inst/sec) elapsed = 0:0:41:19 / Fri Apr 13 00:33:14 2018
GPGPU-Sim PTX: 235200000 instructions simulated : ctaid=(5,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2818500  inst.: 231827929 (ipc=82.3) sim_rate=93479 (inst/sec) elapsed = 0:0:41:20 / Fri Apr 13 00:33:15 2018
GPGPU-Sim PTX: 235300000 instructions simulated : ctaid=(4,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2820000  inst.: 231933223 (ipc=82.2) sim_rate=93483 (inst/sec) elapsed = 0:0:41:21 / Fri Apr 13 00:33:16 2018
GPGPU-Sim PTX: 235400000 instructions simulated : ctaid=(8,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2821500  inst.: 232033416 (ipc=82.2) sim_rate=93486 (inst/sec) elapsed = 0:0:41:22 / Fri Apr 13 00:33:17 2018
GPGPU-Sim uArch: cycles simulated: 2822500  inst.: 232108537 (ipc=82.2) sim_rate=93479 (inst/sec) elapsed = 0:0:41:23 / Fri Apr 13 00:33:18 2018
GPGPU-Sim PTX: 235500000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2823500  inst.: 232173041 (ipc=82.2) sim_rate=93467 (inst/sec) elapsed = 0:0:41:24 / Fri Apr 13 00:33:19 2018
GPGPU-Sim PTX: 235600000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2825000  inst.: 232284376 (ipc=82.2) sim_rate=93474 (inst/sec) elapsed = 0:0:41:25 / Fri Apr 13 00:33:20 2018
GPGPU-Sim PTX: 235700000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2826000  inst.: 232359896 (ipc=82.2) sim_rate=93467 (inst/sec) elapsed = 0:0:41:26 / Fri Apr 13 00:33:21 2018
GPGPU-Sim PTX: 235800000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2827500  inst.: 232458847 (ipc=82.2) sim_rate=93469 (inst/sec) elapsed = 0:0:41:27 / Fri Apr 13 00:33:22 2018
GPGPU-Sim PTX: 235900000 instructions simulated : ctaid=(5,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2829000  inst.: 232558068 (ipc=82.2) sim_rate=93471 (inst/sec) elapsed = 0:0:41:28 / Fri Apr 13 00:33:23 2018
GPGPU-Sim PTX: 236000000 instructions simulated : ctaid=(3,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2830500  inst.: 232649321 (ipc=82.2) sim_rate=93471 (inst/sec) elapsed = 0:0:41:29 / Fri Apr 13 00:33:24 2018
GPGPU-Sim PTX: 236100000 instructions simulated : ctaid=(6,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2832000  inst.: 232771834 (ipc=82.2) sim_rate=93482 (inst/sec) elapsed = 0:0:41:30 / Fri Apr 13 00:33:25 2018
GPGPU-Sim PTX: 236200000 instructions simulated : ctaid=(0,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2833000  inst.: 232839273 (ipc=82.2) sim_rate=93472 (inst/sec) elapsed = 0:0:41:31 / Fri Apr 13 00:33:26 2018
GPGPU-Sim PTX: 236300000 instructions simulated : ctaid=(7,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2834500  inst.: 232946086 (ipc=82.2) sim_rate=93477 (inst/sec) elapsed = 0:0:41:32 / Fri Apr 13 00:33:27 2018
GPGPU-Sim PTX: 236400000 instructions simulated : ctaid=(6,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2836000  inst.: 233053953 (ipc=82.2) sim_rate=93483 (inst/sec) elapsed = 0:0:41:33 / Fri Apr 13 00:33:28 2018
GPGPU-Sim PTX: 236500000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2837000  inst.: 233125410 (ipc=82.2) sim_rate=93474 (inst/sec) elapsed = 0:0:41:34 / Fri Apr 13 00:33:29 2018
GPGPU-Sim PTX: 236600000 instructions simulated : ctaid=(6,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2838500  inst.: 233230558 (ipc=82.2) sim_rate=93479 (inst/sec) elapsed = 0:0:41:35 / Fri Apr 13 00:33:30 2018
GPGPU-Sim PTX: 236700000 instructions simulated : ctaid=(5,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2840000  inst.: 233327870 (ipc=82.2) sim_rate=93480 (inst/sec) elapsed = 0:0:41:36 / Fri Apr 13 00:33:31 2018
GPGPU-Sim PTX: 236800000 instructions simulated : ctaid=(1,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2841500  inst.: 233432137 (ipc=82.2) sim_rate=93485 (inst/sec) elapsed = 0:0:41:37 / Fri Apr 13 00:33:32 2018
GPGPU-Sim PTX: 236900000 instructions simulated : ctaid=(8,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2842500  inst.: 233496115 (ipc=82.1) sim_rate=93473 (inst/sec) elapsed = 0:0:41:38 / Fri Apr 13 00:33:33 2018
GPGPU-Sim PTX: 237000000 instructions simulated : ctaid=(7,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2844000  inst.: 233616125 (ipc=82.1) sim_rate=93483 (inst/sec) elapsed = 0:0:41:39 / Fri Apr 13 00:33:34 2018
GPGPU-Sim PTX: 237100000 instructions simulated : ctaid=(6,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2845000  inst.: 233679537 (ipc=82.1) sim_rate=93471 (inst/sec) elapsed = 0:0:41:40 / Fri Apr 13 00:33:35 2018
GPGPU-Sim PTX: 237200000 instructions simulated : ctaid=(8,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2846500  inst.: 233784255 (ipc=82.1) sim_rate=93476 (inst/sec) elapsed = 0:0:41:41 / Fri Apr 13 00:33:36 2018
GPGPU-Sim uArch: cycles simulated: 2847500  inst.: 233851257 (ipc=82.1) sim_rate=93465 (inst/sec) elapsed = 0:0:41:42 / Fri Apr 13 00:33:37 2018
GPGPU-Sim PTX: 237300000 instructions simulated : ctaid=(5,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2849000  inst.: 233958983 (ipc=82.1) sim_rate=93471 (inst/sec) elapsed = 0:0:41:43 / Fri Apr 13 00:33:38 2018
GPGPU-Sim PTX: 237400000 instructions simulated : ctaid=(7,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2850500  inst.: 234065224 (ipc=82.1) sim_rate=93476 (inst/sec) elapsed = 0:0:41:44 / Fri Apr 13 00:33:39 2018
GPGPU-Sim PTX: 237500000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2851500  inst.: 234138472 (ipc=82.1) sim_rate=93468 (inst/sec) elapsed = 0:0:41:45 / Fri Apr 13 00:33:40 2018
GPGPU-Sim PTX: 237600000 instructions simulated : ctaid=(8,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2853000  inst.: 234232811 (ipc=82.1) sim_rate=93468 (inst/sec) elapsed = 0:0:41:46 / Fri Apr 13 00:33:41 2018
GPGPU-Sim PTX: 237700000 instructions simulated : ctaid=(0,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2854500  inst.: 234338064 (ipc=82.1) sim_rate=93473 (inst/sec) elapsed = 0:0:41:47 / Fri Apr 13 00:33:42 2018
GPGPU-Sim PTX: 237800000 instructions simulated : ctaid=(3,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2855500  inst.: 234411105 (ipc=82.1) sim_rate=93465 (inst/sec) elapsed = 0:0:41:48 / Fri Apr 13 00:33:43 2018
GPGPU-Sim PTX: 237900000 instructions simulated : ctaid=(8,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2857000  inst.: 234511270 (ipc=82.1) sim_rate=93468 (inst/sec) elapsed = 0:0:41:49 / Fri Apr 13 00:33:44 2018
GPGPU-Sim PTX: 238000000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2858500  inst.: 234616313 (ipc=82.1) sim_rate=93472 (inst/sec) elapsed = 0:0:41:50 / Fri Apr 13 00:33:45 2018
GPGPU-Sim PTX: 238100000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2859500  inst.: 234690392 (ipc=82.1) sim_rate=93464 (inst/sec) elapsed = 0:0:41:51 / Fri Apr 13 00:33:46 2018
GPGPU-Sim PTX: 238200000 instructions simulated : ctaid=(2,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2861000  inst.: 234794474 (ipc=82.1) sim_rate=93469 (inst/sec) elapsed = 0:0:41:52 / Fri Apr 13 00:33:47 2018
GPGPU-Sim PTX: 238300000 instructions simulated : ctaid=(8,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2862000  inst.: 234855110 (ipc=82.1) sim_rate=93456 (inst/sec) elapsed = 0:0:41:53 / Fri Apr 13 00:33:48 2018
GPGPU-Sim uArch: cycles simulated: 2863000  inst.: 234924841 (ipc=82.1) sim_rate=93446 (inst/sec) elapsed = 0:0:41:54 / Fri Apr 13 00:33:49 2018
GPGPU-Sim PTX: 238400000 instructions simulated : ctaid=(5,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2864500  inst.: 235032786 (ipc=82.1) sim_rate=93452 (inst/sec) elapsed = 0:0:41:55 / Fri Apr 13 00:33:50 2018
GPGPU-Sim PTX: 238500000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2865500  inst.: 235112147 (ipc=82.0) sim_rate=93446 (inst/sec) elapsed = 0:0:41:56 / Fri Apr 13 00:33:51 2018
GPGPU-Sim PTX: 238600000 instructions simulated : ctaid=(3,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2867000  inst.: 235216243 (ipc=82.0) sim_rate=93451 (inst/sec) elapsed = 0:0:41:57 / Fri Apr 13 00:33:52 2018
GPGPU-Sim PTX: 238700000 instructions simulated : ctaid=(5,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2868500  inst.: 235326127 (ipc=82.0) sim_rate=93457 (inst/sec) elapsed = 0:0:41:58 / Fri Apr 13 00:33:53 2018
GPGPU-Sim PTX: 238800000 instructions simulated : ctaid=(8,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2869500  inst.: 235403122 (ipc=82.0) sim_rate=93451 (inst/sec) elapsed = 0:0:41:59 / Fri Apr 13 00:33:54 2018
GPGPU-Sim PTX: 238900000 instructions simulated : ctaid=(0,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2871000  inst.: 235514527 (ipc=82.0) sim_rate=93458 (inst/sec) elapsed = 0:0:42:00 / Fri Apr 13 00:33:55 2018
GPGPU-Sim PTX: 239000000 instructions simulated : ctaid=(4,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2872500  inst.: 235626216 (ipc=82.0) sim_rate=93465 (inst/sec) elapsed = 0:0:42:01 / Fri Apr 13 00:33:56 2018
GPGPU-Sim PTX: 239100000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2873500  inst.: 235691943 (ipc=82.0) sim_rate=93454 (inst/sec) elapsed = 0:0:42:02 / Fri Apr 13 00:33:57 2018
GPGPU-Sim PTX: 239200000 instructions simulated : ctaid=(7,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2875000  inst.: 235786551 (ipc=82.0) sim_rate=93454 (inst/sec) elapsed = 0:0:42:03 / Fri Apr 13 00:33:58 2018
GPGPU-Sim PTX: 239300000 instructions simulated : ctaid=(0,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2876500  inst.: 235880115 (ipc=82.0) sim_rate=93454 (inst/sec) elapsed = 0:0:42:04 / Fri Apr 13 00:33:59 2018
GPGPU-Sim PTX: 239400000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2877500  inst.: 235954761 (ipc=82.0) sim_rate=93447 (inst/sec) elapsed = 0:0:42:05 / Fri Apr 13 00:34:00 2018
GPGPU-Sim PTX: 239500000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2879000  inst.: 236074329 (ipc=82.0) sim_rate=93457 (inst/sec) elapsed = 0:0:42:06 / Fri Apr 13 00:34:01 2018
GPGPU-Sim PTX: 239600000 instructions simulated : ctaid=(1,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2880000  inst.: 236142011 (ipc=82.0) sim_rate=93447 (inst/sec) elapsed = 0:0:42:07 / Fri Apr 13 00:34:02 2018
GPGPU-Sim PTX: 239700000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2881500  inst.: 236243068 (ipc=82.0) sim_rate=93450 (inst/sec) elapsed = 0:0:42:08 / Fri Apr 13 00:34:03 2018
GPGPU-Sim PTX: 239800000 instructions simulated : ctaid=(7,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2883000  inst.: 236351587 (ipc=82.0) sim_rate=93456 (inst/sec) elapsed = 0:0:42:09 / Fri Apr 13 00:34:04 2018
GPGPU-Sim PTX: 239900000 instructions simulated : ctaid=(7,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2884500  inst.: 236468837 (ipc=82.0) sim_rate=93465 (inst/sec) elapsed = 0:0:42:10 / Fri Apr 13 00:34:05 2018
GPGPU-Sim PTX: 240000000 instructions simulated : ctaid=(5,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2885500  inst.: 236543684 (ipc=82.0) sim_rate=93458 (inst/sec) elapsed = 0:0:42:11 / Fri Apr 13 00:34:06 2018
GPGPU-Sim PTX: 240100000 instructions simulated : ctaid=(1,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2887000  inst.: 236645318 (ipc=82.0) sim_rate=93461 (inst/sec) elapsed = 0:0:42:12 / Fri Apr 13 00:34:07 2018
GPGPU-Sim PTX: 240200000 instructions simulated : ctaid=(7,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2888500  inst.: 236747855 (ipc=82.0) sim_rate=93465 (inst/sec) elapsed = 0:0:42:13 / Fri Apr 13 00:34:08 2018
GPGPU-Sim PTX: 240300000 instructions simulated : ctaid=(2,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2890000  inst.: 236843968 (ipc=82.0) sim_rate=93466 (inst/sec) elapsed = 0:0:42:14 / Fri Apr 13 00:34:09 2018
GPGPU-Sim uArch: cycles simulated: 2891000  inst.: 236908200 (ipc=81.9) sim_rate=93454 (inst/sec) elapsed = 0:0:42:15 / Fri Apr 13 00:34:10 2018
GPGPU-Sim PTX: 240400000 instructions simulated : ctaid=(1,6,0) tid=(6,7,0)
GPGPU-Sim PTX: 240500000 instructions simulated : ctaid=(1,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2892500  inst.: 237020592 (ipc=81.9) sim_rate=93462 (inst/sec) elapsed = 0:0:42:16 / Fri Apr 13 00:34:11 2018
GPGPU-Sim uArch: cycles simulated: 2893500  inst.: 237091313 (ipc=81.9) sim_rate=93453 (inst/sec) elapsed = 0:0:42:17 / Fri Apr 13 00:34:12 2018
GPGPU-Sim PTX: 240600000 instructions simulated : ctaid=(5,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2895000  inst.: 237193543 (ipc=81.9) sim_rate=93456 (inst/sec) elapsed = 0:0:42:18 / Fri Apr 13 00:34:13 2018
GPGPU-Sim PTX: 240700000 instructions simulated : ctaid=(7,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 240800000 instructions simulated : ctaid=(2,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2896500  inst.: 237307620 (ipc=81.9) sim_rate=93464 (inst/sec) elapsed = 0:0:42:19 / Fri Apr 13 00:34:14 2018
GPGPU-Sim uArch: cycles simulated: 2897500  inst.: 237376251 (ipc=81.9) sim_rate=93455 (inst/sec) elapsed = 0:0:42:20 / Fri Apr 13 00:34:15 2018
GPGPU-Sim PTX: 240900000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2899000  inst.: 237483422 (ipc=81.9) sim_rate=93460 (inst/sec) elapsed = 0:0:42:21 / Fri Apr 13 00:34:16 2018
GPGPU-Sim PTX: 241000000 instructions simulated : ctaid=(1,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2900500  inst.: 237592690 (ipc=81.9) sim_rate=93466 (inst/sec) elapsed = 0:0:42:22 / Fri Apr 13 00:34:17 2018
GPGPU-Sim PTX: 241100000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2901500  inst.: 237664123 (ipc=81.9) sim_rate=93458 (inst/sec) elapsed = 0:0:42:23 / Fri Apr 13 00:34:18 2018
GPGPU-Sim PTX: 241200000 instructions simulated : ctaid=(7,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2902500  inst.: 237743072 (ipc=81.9) sim_rate=93452 (inst/sec) elapsed = 0:0:42:24 / Fri Apr 13 00:34:19 2018
GPGPU-Sim PTX: 241300000 instructions simulated : ctaid=(2,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2904000  inst.: 237846202 (ipc=81.9) sim_rate=93456 (inst/sec) elapsed = 0:0:42:25 / Fri Apr 13 00:34:20 2018
GPGPU-Sim PTX: 241400000 instructions simulated : ctaid=(4,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2905500  inst.: 237943470 (ipc=81.9) sim_rate=93457 (inst/sec) elapsed = 0:0:42:26 / Fri Apr 13 00:34:21 2018
GPGPU-Sim PTX: 241500000 instructions simulated : ctaid=(7,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2906500  inst.: 238024857 (ipc=81.9) sim_rate=93453 (inst/sec) elapsed = 0:0:42:27 / Fri Apr 13 00:34:22 2018
GPGPU-Sim PTX: 241600000 instructions simulated : ctaid=(8,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2908000  inst.: 238148579 (ipc=81.9) sim_rate=93464 (inst/sec) elapsed = 0:0:42:28 / Fri Apr 13 00:34:23 2018
GPGPU-Sim PTX: 241700000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2909000  inst.: 238218950 (ipc=81.9) sim_rate=93455 (inst/sec) elapsed = 0:0:42:29 / Fri Apr 13 00:34:24 2018
GPGPU-Sim PTX: 241800000 instructions simulated : ctaid=(0,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2910500  inst.: 238312701 (ipc=81.9) sim_rate=93455 (inst/sec) elapsed = 0:0:42:30 / Fri Apr 13 00:34:25 2018
GPGPU-Sim PTX: 241900000 instructions simulated : ctaid=(1,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2912000  inst.: 238417326 (ipc=81.9) sim_rate=93460 (inst/sec) elapsed = 0:0:42:31 / Fri Apr 13 00:34:26 2018
GPGPU-Sim PTX: 242000000 instructions simulated : ctaid=(1,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2913000  inst.: 238490794 (ipc=81.9) sim_rate=93452 (inst/sec) elapsed = 0:0:42:32 / Fri Apr 13 00:34:27 2018
GPGPU-Sim PTX: 242100000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2914500  inst.: 238592375 (ipc=81.9) sim_rate=93455 (inst/sec) elapsed = 0:0:42:33 / Fri Apr 13 00:34:28 2018
GPGPU-Sim PTX: 242200000 instructions simulated : ctaid=(5,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2916000  inst.: 238700263 (ipc=81.9) sim_rate=93461 (inst/sec) elapsed = 0:0:42:34 / Fri Apr 13 00:34:29 2018
GPGPU-Sim uArch: cycles simulated: 2917000  inst.: 238767527 (ipc=81.9) sim_rate=93451 (inst/sec) elapsed = 0:0:42:35 / Fri Apr 13 00:34:30 2018
GPGPU-Sim PTX: 242300000 instructions simulated : ctaid=(7,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 242400000 instructions simulated : ctaid=(4,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2918500  inst.: 238874376 (ipc=81.8) sim_rate=93456 (inst/sec) elapsed = 0:0:42:36 / Fri Apr 13 00:34:31 2018
GPGPU-Sim uArch: cycles simulated: 2919500  inst.: 238950130 (ipc=81.8) sim_rate=93449 (inst/sec) elapsed = 0:0:42:37 / Fri Apr 13 00:34:32 2018
GPGPU-Sim PTX: 242500000 instructions simulated : ctaid=(1,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2920500  inst.: 239025836 (ipc=81.8) sim_rate=93442 (inst/sec) elapsed = 0:0:42:38 / Fri Apr 13 00:34:33 2018
GPGPU-Sim PTX: 242600000 instructions simulated : ctaid=(3,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2922000  inst.: 239131765 (ipc=81.8) sim_rate=93447 (inst/sec) elapsed = 0:0:42:39 / Fri Apr 13 00:34:34 2018
GPGPU-Sim PTX: 242700000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2923000  inst.: 239200736 (ipc=81.8) sim_rate=93437 (inst/sec) elapsed = 0:0:42:40 / Fri Apr 13 00:34:35 2018
GPGPU-Sim PTX: 242800000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2924500  inst.: 239308254 (ipc=81.8) sim_rate=93443 (inst/sec) elapsed = 0:0:42:41 / Fri Apr 13 00:34:36 2018
GPGPU-Sim PTX: 242900000 instructions simulated : ctaid=(5,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2925500  inst.: 239374626 (ipc=81.8) sim_rate=93432 (inst/sec) elapsed = 0:0:42:42 / Fri Apr 13 00:34:37 2018
GPGPU-Sim uArch: cycles simulated: 2926500  inst.: 239452061 (ipc=81.8) sim_rate=93426 (inst/sec) elapsed = 0:0:42:43 / Fri Apr 13 00:34:38 2018
GPGPU-Sim PTX: 243000000 instructions simulated : ctaid=(6,3,0) tid=(5,0,0)
GPGPU-Sim PTX: 243100000 instructions simulated : ctaid=(4,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2928000  inst.: 239557698 (ipc=81.8) sim_rate=93431 (inst/sec) elapsed = 0:0:42:44 / Fri Apr 13 00:34:39 2018
GPGPU-Sim PTX: 243200000 instructions simulated : ctaid=(0,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2929500  inst.: 239662019 (ipc=81.8) sim_rate=93435 (inst/sec) elapsed = 0:0:42:45 / Fri Apr 13 00:34:40 2018
GPGPU-Sim PTX: 243300000 instructions simulated : ctaid=(8,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2931000  inst.: 239769926 (ipc=81.8) sim_rate=93441 (inst/sec) elapsed = 0:0:42:46 / Fri Apr 13 00:34:41 2018
GPGPU-Sim PTX: 243400000 instructions simulated : ctaid=(6,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2932500  inst.: 239884006 (ipc=81.8) sim_rate=93449 (inst/sec) elapsed = 0:0:42:47 / Fri Apr 13 00:34:42 2018
GPGPU-Sim PTX: 243500000 instructions simulated : ctaid=(6,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2933500  inst.: 239955394 (ipc=81.8) sim_rate=93440 (inst/sec) elapsed = 0:0:42:48 / Fri Apr 13 00:34:43 2018
GPGPU-Sim PTX: 243600000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2935000  inst.: 240059232 (ipc=81.8) sim_rate=93444 (inst/sec) elapsed = 0:0:42:49 / Fri Apr 13 00:34:44 2018
GPGPU-Sim uArch: cycles simulated: 2936000  inst.: 240125905 (ipc=81.8) sim_rate=93434 (inst/sec) elapsed = 0:0:42:50 / Fri Apr 13 00:34:45 2018
GPGPU-Sim PTX: 243700000 instructions simulated : ctaid=(4,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2937500  inst.: 240233826 (ipc=81.8) sim_rate=93439 (inst/sec) elapsed = 0:0:42:51 / Fri Apr 13 00:34:46 2018
GPGPU-Sim PTX: 243800000 instructions simulated : ctaid=(7,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2938500  inst.: 240305688 (ipc=81.8) sim_rate=93431 (inst/sec) elapsed = 0:0:42:52 / Fri Apr 13 00:34:47 2018
GPGPU-Sim PTX: 243900000 instructions simulated : ctaid=(2,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2940000  inst.: 240408532 (ipc=81.8) sim_rate=93435 (inst/sec) elapsed = 0:0:42:53 / Fri Apr 13 00:34:48 2018
GPGPU-Sim PTX: 244000000 instructions simulated : ctaid=(5,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2941500  inst.: 240517564 (ipc=81.8) sim_rate=93441 (inst/sec) elapsed = 0:0:42:54 / Fri Apr 13 00:34:49 2018
GPGPU-Sim PTX: 244100000 instructions simulated : ctaid=(6,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2942500  inst.: 240589557 (ipc=81.8) sim_rate=93432 (inst/sec) elapsed = 0:0:42:55 / Fri Apr 13 00:34:50 2018
GPGPU-Sim PTX: 244200000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2944000  inst.: 240700818 (ipc=81.8) sim_rate=93439 (inst/sec) elapsed = 0:0:42:56 / Fri Apr 13 00:34:51 2018
GPGPU-Sim PTX: 244300000 instructions simulated : ctaid=(5,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2945000  inst.: 240770932 (ipc=81.8) sim_rate=93430 (inst/sec) elapsed = 0:0:42:57 / Fri Apr 13 00:34:52 2018
GPGPU-Sim PTX: 244400000 instructions simulated : ctaid=(4,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2946500  inst.: 240877611 (ipc=81.8) sim_rate=93435 (inst/sec) elapsed = 0:0:42:58 / Fri Apr 13 00:34:53 2018
GPGPU-Sim PTX: 244500000 instructions simulated : ctaid=(5,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2948000  inst.: 240985228 (ipc=81.7) sim_rate=93441 (inst/sec) elapsed = 0:0:42:59 / Fri Apr 13 00:34:54 2018
GPGPU-Sim PTX: 244600000 instructions simulated : ctaid=(2,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2949000  inst.: 241067143 (ipc=81.7) sim_rate=93436 (inst/sec) elapsed = 0:0:43:00 / Fri Apr 13 00:34:55 2018
GPGPU-Sim PTX: 244700000 instructions simulated : ctaid=(7,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2950500  inst.: 241172195 (ipc=81.7) sim_rate=93441 (inst/sec) elapsed = 0:0:43:01 / Fri Apr 13 00:34:56 2018
GPGPU-Sim PTX: 244800000 instructions simulated : ctaid=(5,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2951500  inst.: 241255328 (ipc=81.7) sim_rate=93437 (inst/sec) elapsed = 0:0:43:02 / Fri Apr 13 00:34:57 2018
GPGPU-Sim PTX: 244900000 instructions simulated : ctaid=(4,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2953000  inst.: 241365508 (ipc=81.7) sim_rate=93443 (inst/sec) elapsed = 0:0:43:03 / Fri Apr 13 00:34:58 2018
GPGPU-Sim PTX: 245000000 instructions simulated : ctaid=(8,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2954000  inst.: 241436594 (ipc=81.7) sim_rate=93435 (inst/sec) elapsed = 0:0:43:04 / Fri Apr 13 00:34:59 2018
GPGPU-Sim PTX: 245100000 instructions simulated : ctaid=(1,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2955500  inst.: 241543751 (ipc=81.7) sim_rate=93440 (inst/sec) elapsed = 0:0:43:05 / Fri Apr 13 00:35:00 2018
GPGPU-Sim PTX: 245200000 instructions simulated : ctaid=(2,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2956500  inst.: 241617356 (ipc=81.7) sim_rate=93432 (inst/sec) elapsed = 0:0:43:06 / Fri Apr 13 00:35:01 2018
GPGPU-Sim PTX: 245300000 instructions simulated : ctaid=(6,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2958000  inst.: 241734229 (ipc=81.7) sim_rate=93441 (inst/sec) elapsed = 0:0:43:07 / Fri Apr 13 00:35:02 2018
GPGPU-Sim PTX: 245400000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2959000  inst.: 241811718 (ipc=81.7) sim_rate=93435 (inst/sec) elapsed = 0:0:43:08 / Fri Apr 13 00:35:03 2018
GPGPU-Sim PTX: 245500000 instructions simulated : ctaid=(6,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2960500  inst.: 241930140 (ipc=81.7) sim_rate=93445 (inst/sec) elapsed = 0:0:43:09 / Fri Apr 13 00:35:04 2018
GPGPU-Sim uArch: cycles simulated: 2961500  inst.: 242001252 (ipc=81.7) sim_rate=93436 (inst/sec) elapsed = 0:0:43:10 / Fri Apr 13 00:35:05 2018
GPGPU-Sim PTX: 245600000 instructions simulated : ctaid=(4,6,0) tid=(4,7,0)
GPGPU-Sim PTX: 245700000 instructions simulated : ctaid=(5,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2963000  inst.: 242112518 (ipc=81.7) sim_rate=93443 (inst/sec) elapsed = 0:0:43:11 / Fri Apr 13 00:35:06 2018
GPGPU-Sim uArch: cycles simulated: 2964000  inst.: 242194105 (ipc=81.7) sim_rate=93439 (inst/sec) elapsed = 0:0:43:12 / Fri Apr 13 00:35:07 2018
GPGPU-Sim PTX: 245800000 instructions simulated : ctaid=(0,4,0) tid=(6,6,0)
GPGPU-Sim PTX: 245900000 instructions simulated : ctaid=(6,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2965500  inst.: 242297958 (ipc=81.7) sim_rate=93443 (inst/sec) elapsed = 0:0:43:13 / Fri Apr 13 00:35:08 2018
GPGPU-Sim uArch: cycles simulated: 2966500  inst.: 242366199 (ipc=81.7) sim_rate=93433 (inst/sec) elapsed = 0:0:43:14 / Fri Apr 13 00:35:09 2018
GPGPU-Sim PTX: 246000000 instructions simulated : ctaid=(5,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2968000  inst.: 242473159 (ipc=81.7) sim_rate=93438 (inst/sec) elapsed = 0:0:43:15 / Fri Apr 13 00:35:10 2018
GPGPU-Sim PTX: 246100000 instructions simulated : ctaid=(4,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2969500  inst.: 242577974 (ipc=81.7) sim_rate=93442 (inst/sec) elapsed = 0:0:43:16 / Fri Apr 13 00:35:11 2018
GPGPU-Sim PTX: 246200000 instructions simulated : ctaid=(6,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2971000  inst.: 242672516 (ipc=81.7) sim_rate=93443 (inst/sec) elapsed = 0:0:43:17 / Fri Apr 13 00:35:12 2018
GPGPU-Sim PTX: 246300000 instructions simulated : ctaid=(2,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2972000  inst.: 242751857 (ipc=81.7) sim_rate=93437 (inst/sec) elapsed = 0:0:43:18 / Fri Apr 13 00:35:13 2018
GPGPU-Sim PTX: 246400000 instructions simulated : ctaid=(2,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2973500  inst.: 242861630 (ipc=81.7) sim_rate=93444 (inst/sec) elapsed = 0:0:43:19 / Fri Apr 13 00:35:14 2018
GPGPU-Sim PTX: 246500000 instructions simulated : ctaid=(8,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2974500  inst.: 242950020 (ipc=81.7) sim_rate=93442 (inst/sec) elapsed = 0:0:43:20 / Fri Apr 13 00:35:15 2018
GPGPU-Sim PTX: 246600000 instructions simulated : ctaid=(8,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2976000  inst.: 243050700 (ipc=81.7) sim_rate=93445 (inst/sec) elapsed = 0:0:43:21 / Fri Apr 13 00:35:16 2018
GPGPU-Sim PTX: 246700000 instructions simulated : ctaid=(4,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2977500  inst.: 243169674 (ipc=81.7) sim_rate=93454 (inst/sec) elapsed = 0:0:43:22 / Fri Apr 13 00:35:17 2018
GPGPU-Sim PTX: 246800000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 246900000 instructions simulated : ctaid=(2,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2979000  inst.: 243297080 (ipc=81.7) sim_rate=93467 (inst/sec) elapsed = 0:0:43:23 / Fri Apr 13 00:35:18 2018
GPGPU-Sim uArch: cycles simulated: 2980000  inst.: 243367433 (ipc=81.7) sim_rate=93459 (inst/sec) elapsed = 0:0:43:24 / Fri Apr 13 00:35:19 2018
GPGPU-Sim PTX: 247000000 instructions simulated : ctaid=(8,3,0) tid=(1,3,0)
GPGPU-Sim PTX: 247100000 instructions simulated : ctaid=(7,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2981500  inst.: 243488066 (ipc=81.7) sim_rate=93469 (inst/sec) elapsed = 0:0:43:25 / Fri Apr 13 00:35:20 2018
GPGPU-Sim PTX: 247200000 instructions simulated : ctaid=(5,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2983000  inst.: 243600331 (ipc=81.7) sim_rate=93476 (inst/sec) elapsed = 0:0:43:26 / Fri Apr 13 00:35:21 2018
GPGPU-Sim PTX: 247300000 instructions simulated : ctaid=(4,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2984000  inst.: 243676053 (ipc=81.7) sim_rate=93469 (inst/sec) elapsed = 0:0:43:27 / Fri Apr 13 00:35:22 2018
GPGPU-Sim PTX: 247400000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2985500  inst.: 243781906 (ipc=81.7) sim_rate=93474 (inst/sec) elapsed = 0:0:43:28 / Fri Apr 13 00:35:23 2018
GPGPU-Sim uArch: cycles simulated: 2986500  inst.: 243864741 (ipc=81.7) sim_rate=93470 (inst/sec) elapsed = 0:0:43:29 / Fri Apr 13 00:35:24 2018
GPGPU-Sim PTX: 247500000 instructions simulated : ctaid=(6,2,0) tid=(2,5,0)
GPGPU-Sim PTX: 247600000 instructions simulated : ctaid=(8,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2988000  inst.: 243990423 (ipc=81.7) sim_rate=93482 (inst/sec) elapsed = 0:0:43:30 / Fri Apr 13 00:35:25 2018
GPGPU-Sim PTX: 247700000 instructions simulated : ctaid=(3,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2989500  inst.: 244106028 (ipc=81.7) sim_rate=93491 (inst/sec) elapsed = 0:0:43:31 / Fri Apr 13 00:35:26 2018
GPGPU-Sim PTX: 247800000 instructions simulated : ctaid=(5,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2990500  inst.: 244181229 (ipc=81.7) sim_rate=93484 (inst/sec) elapsed = 0:0:43:32 / Fri Apr 13 00:35:27 2018
GPGPU-Sim PTX: 247900000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2992000  inst.: 244285145 (ipc=81.6) sim_rate=93488 (inst/sec) elapsed = 0:0:43:33 / Fri Apr 13 00:35:28 2018
GPGPU-Sim PTX: 248000000 instructions simulated : ctaid=(6,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2993500  inst.: 244408822 (ipc=81.6) sim_rate=93499 (inst/sec) elapsed = 0:0:43:34 / Fri Apr 13 00:35:29 2018
GPGPU-Sim PTX: 248100000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2994500  inst.: 244491088 (ipc=81.6) sim_rate=93495 (inst/sec) elapsed = 0:0:43:35 / Fri Apr 13 00:35:30 2018
GPGPU-Sim PTX: 248200000 instructions simulated : ctaid=(7,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2996000  inst.: 244606544 (ipc=81.6) sim_rate=93504 (inst/sec) elapsed = 0:0:43:36 / Fri Apr 13 00:35:31 2018
GPGPU-Sim PTX: 248300000 instructions simulated : ctaid=(8,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2997000  inst.: 244681960 (ipc=81.6) sim_rate=93497 (inst/sec) elapsed = 0:0:43:37 / Fri Apr 13 00:35:32 2018
GPGPU-Sim PTX: 248400000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2998500  inst.: 244785936 (ipc=81.6) sim_rate=93501 (inst/sec) elapsed = 0:0:43:38 / Fri Apr 13 00:35:33 2018
GPGPU-Sim PTX: 248500000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3000000  inst.: 244894768 (ipc=81.6) sim_rate=93506 (inst/sec) elapsed = 0:0:43:39 / Fri Apr 13 00:35:34 2018
GPGPU-Sim PTX: 248600000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3001000  inst.: 244969818 (ipc=81.6) sim_rate=93499 (inst/sec) elapsed = 0:0:43:40 / Fri Apr 13 00:35:35 2018
GPGPU-Sim PTX: 248700000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3002500  inst.: 245080861 (ipc=81.6) sim_rate=93506 (inst/sec) elapsed = 0:0:43:41 / Fri Apr 13 00:35:36 2018
GPGPU-Sim PTX: 248800000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3004000  inst.: 245190312 (ipc=81.6) sim_rate=93512 (inst/sec) elapsed = 0:0:43:42 / Fri Apr 13 00:35:37 2018
GPGPU-Sim PTX: 248900000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3005000  inst.: 245267962 (ipc=81.6) sim_rate=93506 (inst/sec) elapsed = 0:0:43:43 / Fri Apr 13 00:35:38 2018
GPGPU-Sim PTX: 249000000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3006500  inst.: 245375893 (ipc=81.6) sim_rate=93512 (inst/sec) elapsed = 0:0:43:44 / Fri Apr 13 00:35:39 2018
GPGPU-Sim PTX: 249100000 instructions simulated : ctaid=(1,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3008000  inst.: 245473454 (ipc=81.6) sim_rate=93513 (inst/sec) elapsed = 0:0:43:45 / Fri Apr 13 00:35:40 2018
GPGPU-Sim PTX: 249200000 instructions simulated : ctaid=(7,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3009500  inst.: 245583661 (ipc=81.6) sim_rate=93520 (inst/sec) elapsed = 0:0:43:46 / Fri Apr 13 00:35:41 2018
GPGPU-Sim PTX: 249300000 instructions simulated : ctaid=(0,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3010500  inst.: 245662001 (ipc=81.6) sim_rate=93514 (inst/sec) elapsed = 0:0:43:47 / Fri Apr 13 00:35:42 2018
GPGPU-Sim PTX: 249400000 instructions simulated : ctaid=(2,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3011500  inst.: 245738771 (ipc=81.6) sim_rate=93507 (inst/sec) elapsed = 0:0:43:48 / Fri Apr 13 00:35:43 2018
GPGPU-Sim PTX: 249500000 instructions simulated : ctaid=(2,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3013000  inst.: 245847044 (ipc=81.6) sim_rate=93513 (inst/sec) elapsed = 0:0:43:49 / Fri Apr 13 00:35:44 2018
GPGPU-Sim PTX: 249600000 instructions simulated : ctaid=(4,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3014000  inst.: 245926791 (ipc=81.6) sim_rate=93508 (inst/sec) elapsed = 0:0:43:50 / Fri Apr 13 00:35:45 2018
GPGPU-Sim PTX: 249700000 instructions simulated : ctaid=(2,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3015500  inst.: 246032183 (ipc=81.6) sim_rate=93512 (inst/sec) elapsed = 0:0:43:51 / Fri Apr 13 00:35:46 2018
GPGPU-Sim PTX: 249800000 instructions simulated : ctaid=(6,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3017000  inst.: 246139558 (ipc=81.6) sim_rate=93518 (inst/sec) elapsed = 0:0:43:52 / Fri Apr 13 00:35:47 2018
GPGPU-Sim PTX: 249900000 instructions simulated : ctaid=(6,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3018000  inst.: 246214938 (ipc=81.6) sim_rate=93511 (inst/sec) elapsed = 0:0:43:53 / Fri Apr 13 00:35:48 2018
GPGPU-Sim PTX: 250000000 instructions simulated : ctaid=(6,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3019500  inst.: 246333870 (ipc=81.6) sim_rate=93520 (inst/sec) elapsed = 0:0:43:54 / Fri Apr 13 00:35:49 2018
GPGPU-Sim uArch: cycles simulated: 3020500  inst.: 246403545 (ipc=81.6) sim_rate=93511 (inst/sec) elapsed = 0:0:43:55 / Fri Apr 13 00:35:50 2018
GPGPU-Sim PTX: 250100000 instructions simulated : ctaid=(5,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 250200000 instructions simulated : ctaid=(5,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3022000  inst.: 246520867 (ipc=81.6) sim_rate=93520 (inst/sec) elapsed = 0:0:43:56 / Fri Apr 13 00:35:51 2018
GPGPU-Sim uArch: cycles simulated: 3023000  inst.: 246597663 (ipc=81.6) sim_rate=93514 (inst/sec) elapsed = 0:0:43:57 / Fri Apr 13 00:35:52 2018
GPGPU-Sim PTX: 250300000 instructions simulated : ctaid=(6,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3024500  inst.: 246694173 (ipc=81.6) sim_rate=93515 (inst/sec) elapsed = 0:0:43:58 / Fri Apr 13 00:35:53 2018
GPGPU-Sim PTX: 250400000 instructions simulated : ctaid=(8,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3026000  inst.: 246797371 (ipc=81.6) sim_rate=93519 (inst/sec) elapsed = 0:0:43:59 / Fri Apr 13 00:35:54 2018
GPGPU-Sim PTX: 250500000 instructions simulated : ctaid=(1,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3027500  inst.: 246896170 (ipc=81.6) sim_rate=93521 (inst/sec) elapsed = 0:0:44:00 / Fri Apr 13 00:35:55 2018
GPGPU-Sim PTX: 250600000 instructions simulated : ctaid=(6,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 250700000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3029000  inst.: 247007639 (ipc=81.5) sim_rate=93528 (inst/sec) elapsed = 0:0:44:01 / Fri Apr 13 00:35:56 2018
GPGPU-Sim uArch: cycles simulated: 3030000  inst.: 247079583 (ipc=81.5) sim_rate=93519 (inst/sec) elapsed = 0:0:44:02 / Fri Apr 13 00:35:57 2018
GPGPU-Sim PTX: 250800000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3031500  inst.: 247180742 (ipc=81.5) sim_rate=93522 (inst/sec) elapsed = 0:0:44:03 / Fri Apr 13 00:35:58 2018
GPGPU-Sim PTX: 250900000 instructions simulated : ctaid=(0,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3033000  inst.: 247286271 (ipc=81.5) sim_rate=93527 (inst/sec) elapsed = 0:0:44:04 / Fri Apr 13 00:35:59 2018
GPGPU-Sim PTX: 251000000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 251100000 instructions simulated : ctaid=(8,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3034500  inst.: 247394774 (ipc=81.5) sim_rate=93532 (inst/sec) elapsed = 0:0:44:05 / Fri Apr 13 00:36:00 2018
GPGPU-Sim PTX: 251200000 instructions simulated : ctaid=(7,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3036000  inst.: 247503821 (ipc=81.5) sim_rate=93538 (inst/sec) elapsed = 0:0:44:06 / Fri Apr 13 00:36:01 2018
GPGPU-Sim PTX: 251300000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3037500  inst.: 247605867 (ipc=81.5) sim_rate=93542 (inst/sec) elapsed = 0:0:44:07 / Fri Apr 13 00:36:02 2018
GPGPU-Sim PTX: 251400000 instructions simulated : ctaid=(6,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3038500  inst.: 247682116 (ipc=81.5) sim_rate=93535 (inst/sec) elapsed = 0:0:44:08 / Fri Apr 13 00:36:03 2018
GPGPU-Sim PTX: 251500000 instructions simulated : ctaid=(0,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3040000  inst.: 247795208 (ipc=81.5) sim_rate=93542 (inst/sec) elapsed = 0:0:44:09 / Fri Apr 13 00:36:04 2018
GPGPU-Sim uArch: cycles simulated: 3041000  inst.: 247861260 (ipc=81.5) sim_rate=93532 (inst/sec) elapsed = 0:0:44:10 / Fri Apr 13 00:36:05 2018
GPGPU-Sim PTX: 251600000 instructions simulated : ctaid=(2,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3042500  inst.: 247973095 (ipc=81.5) sim_rate=93539 (inst/sec) elapsed = 0:0:44:11 / Fri Apr 13 00:36:06 2018
GPGPU-Sim PTX: 251700000 instructions simulated : ctaid=(1,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 251800000 instructions simulated : ctaid=(0,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3044000  inst.: 248084309 (ipc=81.5) sim_rate=93546 (inst/sec) elapsed = 0:0:44:12 / Fri Apr 13 00:36:07 2018
GPGPU-Sim uArch: cycles simulated: 3045000  inst.: 248158844 (ipc=81.5) sim_rate=93538 (inst/sec) elapsed = 0:0:44:13 / Fri Apr 13 00:36:08 2018
GPGPU-Sim PTX: 251900000 instructions simulated : ctaid=(2,6,0) tid=(6,5,0)
GPGPU-Sim PTX: 252000000 instructions simulated : ctaid=(5,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3046500  inst.: 248268874 (ipc=81.5) sim_rate=93545 (inst/sec) elapsed = 0:0:44:14 / Fri Apr 13 00:36:09 2018
GPGPU-Sim PTX: 252100000 instructions simulated : ctaid=(4,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3048000  inst.: 248372512 (ipc=81.5) sim_rate=93548 (inst/sec) elapsed = 0:0:44:15 / Fri Apr 13 00:36:10 2018
GPGPU-Sim uArch: cycles simulated: 3049000  inst.: 248434736 (ipc=81.5) sim_rate=93537 (inst/sec) elapsed = 0:0:44:16 / Fri Apr 13 00:36:11 2018
GPGPU-Sim PTX: 252200000 instructions simulated : ctaid=(8,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3050500  inst.: 248539954 (ipc=81.5) sim_rate=93541 (inst/sec) elapsed = 0:0:44:17 / Fri Apr 13 00:36:12 2018
GPGPU-Sim PTX: 252300000 instructions simulated : ctaid=(1,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3051500  inst.: 248605091 (ipc=81.5) sim_rate=93530 (inst/sec) elapsed = 0:0:44:18 / Fri Apr 13 00:36:13 2018
GPGPU-Sim PTX: 252400000 instructions simulated : ctaid=(5,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3053000  inst.: 248715414 (ipc=81.5) sim_rate=93537 (inst/sec) elapsed = 0:0:44:19 / Fri Apr 13 00:36:14 2018
GPGPU-Sim PTX: 252500000 instructions simulated : ctaid=(0,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3054500  inst.: 248828836 (ipc=81.5) sim_rate=93544 (inst/sec) elapsed = 0:0:44:20 / Fri Apr 13 00:36:15 2018
GPGPU-Sim PTX: 252600000 instructions simulated : ctaid=(7,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3055500  inst.: 248896547 (ipc=81.5) sim_rate=93534 (inst/sec) elapsed = 0:0:44:21 / Fri Apr 13 00:36:16 2018
GPGPU-Sim PTX: 252700000 instructions simulated : ctaid=(3,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3057000  inst.: 249007655 (ipc=81.5) sim_rate=93541 (inst/sec) elapsed = 0:0:44:22 / Fri Apr 13 00:36:17 2018
GPGPU-Sim PTX: 252800000 instructions simulated : ctaid=(6,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3058500  inst.: 249101780 (ipc=81.4) sim_rate=93541 (inst/sec) elapsed = 0:0:44:23 / Fri Apr 13 00:36:18 2018
GPGPU-Sim PTX: 252900000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3059500  inst.: 249177760 (ipc=81.4) sim_rate=93535 (inst/sec) elapsed = 0:0:44:24 / Fri Apr 13 00:36:19 2018
GPGPU-Sim PTX: 253000000 instructions simulated : ctaid=(4,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3061000  inst.: 249305137 (ipc=81.4) sim_rate=93547 (inst/sec) elapsed = 0:0:44:25 / Fri Apr 13 00:36:20 2018
GPGPU-Sim PTX: 253100000 instructions simulated : ctaid=(1,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3062500  inst.: 249419455 (ipc=81.4) sim_rate=93555 (inst/sec) elapsed = 0:0:44:26 / Fri Apr 13 00:36:21 2018
GPGPU-Sim PTX: 253200000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3064000  inst.: 249532466 (ipc=81.4) sim_rate=93562 (inst/sec) elapsed = 0:0:44:27 / Fri Apr 13 00:36:22 2018
GPGPU-Sim PTX: 253300000 instructions simulated : ctaid=(2,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3065000  inst.: 249608440 (ipc=81.4) sim_rate=93556 (inst/sec) elapsed = 0:0:44:28 / Fri Apr 13 00:36:23 2018
GPGPU-Sim PTX: 253400000 instructions simulated : ctaid=(4,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3066000  inst.: 249688086 (ipc=81.4) sim_rate=93551 (inst/sec) elapsed = 0:0:44:29 / Fri Apr 13 00:36:24 2018
GPGPU-Sim PTX: 253500000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3067500  inst.: 249798917 (ipc=81.4) sim_rate=93557 (inst/sec) elapsed = 0:0:44:30 / Fri Apr 13 00:36:25 2018
GPGPU-Sim PTX: 253600000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3068500  inst.: 249867054 (ipc=81.4) sim_rate=93548 (inst/sec) elapsed = 0:0:44:31 / Fri Apr 13 00:36:26 2018
GPGPU-Sim PTX: 253700000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3070000  inst.: 249974699 (ipc=81.4) sim_rate=93553 (inst/sec) elapsed = 0:0:44:32 / Fri Apr 13 00:36:27 2018
GPGPU-Sim PTX: 253800000 instructions simulated : ctaid=(3,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3071500  inst.: 250094379 (ipc=81.4) sim_rate=93563 (inst/sec) elapsed = 0:0:44:33 / Fri Apr 13 00:36:28 2018
GPGPU-Sim PTX: 253900000 instructions simulated : ctaid=(8,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3072500  inst.: 250176086 (ipc=81.4) sim_rate=93558 (inst/sec) elapsed = 0:0:44:34 / Fri Apr 13 00:36:29 2018
GPGPU-Sim PTX: 254000000 instructions simulated : ctaid=(6,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3074000  inst.: 250294653 (ipc=81.4) sim_rate=93568 (inst/sec) elapsed = 0:0:44:35 / Fri Apr 13 00:36:30 2018
GPGPU-Sim PTX: 254100000 instructions simulated : ctaid=(6,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3075500  inst.: 250396359 (ipc=81.4) sim_rate=93571 (inst/sec) elapsed = 0:0:44:36 / Fri Apr 13 00:36:31 2018
GPGPU-Sim PTX: 254200000 instructions simulated : ctaid=(5,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3077000  inst.: 250504934 (ipc=81.4) sim_rate=93576 (inst/sec) elapsed = 0:0:44:37 / Fri Apr 13 00:36:32 2018
GPGPU-Sim PTX: 254300000 instructions simulated : ctaid=(0,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3078500  inst.: 250608920 (ipc=81.4) sim_rate=93580 (inst/sec) elapsed = 0:0:44:38 / Fri Apr 13 00:36:33 2018
GPGPU-Sim PTX: 254400000 instructions simulated : ctaid=(8,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3079500  inst.: 250682274 (ipc=81.4) sim_rate=93573 (inst/sec) elapsed = 0:0:44:39 / Fri Apr 13 00:36:34 2018
GPGPU-Sim PTX: 254500000 instructions simulated : ctaid=(0,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3081000  inst.: 250795473 (ipc=81.4) sim_rate=93580 (inst/sec) elapsed = 0:0:44:40 / Fri Apr 13 00:36:35 2018
GPGPU-Sim PTX: 254600000 instructions simulated : ctaid=(1,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3082500  inst.: 250898498 (ipc=81.4) sim_rate=93583 (inst/sec) elapsed = 0:0:44:41 / Fri Apr 13 00:36:36 2018
GPGPU-Sim PTX: 254700000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim PTX: 254800000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3084000  inst.: 251006971 (ipc=81.4) sim_rate=93589 (inst/sec) elapsed = 0:0:44:42 / Fri Apr 13 00:36:37 2018
GPGPU-Sim uArch: cycles simulated: 3085000  inst.: 251079084 (ipc=81.4) sim_rate=93581 (inst/sec) elapsed = 0:0:44:43 / Fri Apr 13 00:36:38 2018
GPGPU-Sim PTX: 254900000 instructions simulated : ctaid=(6,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3086500  inst.: 251184510 (ipc=81.4) sim_rate=93585 (inst/sec) elapsed = 0:0:44:44 / Fri Apr 13 00:36:39 2018
GPGPU-Sim PTX: 255000000 instructions simulated : ctaid=(7,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3088000  inst.: 251294888 (ipc=81.4) sim_rate=93592 (inst/sec) elapsed = 0:0:44:45 / Fri Apr 13 00:36:40 2018
GPGPU-Sim PTX: 255100000 instructions simulated : ctaid=(1,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 255200000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3089500  inst.: 251396510 (ipc=81.4) sim_rate=93595 (inst/sec) elapsed = 0:0:44:46 / Fri Apr 13 00:36:41 2018
GPGPU-Sim PTX: 255300000 instructions simulated : ctaid=(0,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3091000  inst.: 251515044 (ipc=81.4) sim_rate=93604 (inst/sec) elapsed = 0:0:44:47 / Fri Apr 13 00:36:42 2018
GPGPU-Sim PTX: 255400000 instructions simulated : ctaid=(0,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3092000  inst.: 251590426 (ipc=81.4) sim_rate=93597 (inst/sec) elapsed = 0:0:44:48 / Fri Apr 13 00:36:43 2018
GPGPU-Sim PTX: 255500000 instructions simulated : ctaid=(1,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3093500  inst.: 251709923 (ipc=81.4) sim_rate=93607 (inst/sec) elapsed = 0:0:44:49 / Fri Apr 13 00:36:44 2018
GPGPU-Sim PTX: 255600000 instructions simulated : ctaid=(8,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3094500  inst.: 251791047 (ipc=81.4) sim_rate=93602 (inst/sec) elapsed = 0:0:44:50 / Fri Apr 13 00:36:45 2018
GPGPU-Sim PTX: 255700000 instructions simulated : ctaid=(6,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3096000  inst.: 251899292 (ipc=81.4) sim_rate=93608 (inst/sec) elapsed = 0:0:44:51 / Fri Apr 13 00:36:46 2018
GPGPU-Sim PTX: 255800000 instructions simulated : ctaid=(7,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3097500  inst.: 251996382 (ipc=81.4) sim_rate=93609 (inst/sec) elapsed = 0:0:44:52 / Fri Apr 13 00:36:47 2018
GPGPU-Sim PTX: 255900000 instructions simulated : ctaid=(2,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3098500  inst.: 252077918 (ipc=81.4) sim_rate=93604 (inst/sec) elapsed = 0:0:44:53 / Fri Apr 13 00:36:48 2018
GPGPU-Sim PTX: 256000000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3100000  inst.: 252188221 (ipc=81.4) sim_rate=93611 (inst/sec) elapsed = 0:0:44:54 / Fri Apr 13 00:36:49 2018
GPGPU-Sim PTX: 256100000 instructions simulated : ctaid=(4,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3101500  inst.: 252302216 (ipc=81.3) sim_rate=93618 (inst/sec) elapsed = 0:0:44:55 / Fri Apr 13 00:36:50 2018
GPGPU-Sim PTX: 256200000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3102500  inst.: 252370528 (ipc=81.3) sim_rate=93609 (inst/sec) elapsed = 0:0:44:56 / Fri Apr 13 00:36:51 2018
GPGPU-Sim PTX: 256300000 instructions simulated : ctaid=(6,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3104000  inst.: 252483237 (ipc=81.3) sim_rate=93616 (inst/sec) elapsed = 0:0:44:57 / Fri Apr 13 00:36:52 2018
GPGPU-Sim PTX: 256400000 instructions simulated : ctaid=(8,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3105500  inst.: 252604320 (ipc=81.3) sim_rate=93626 (inst/sec) elapsed = 0:0:44:58 / Fri Apr 13 00:36:53 2018
GPGPU-Sim PTX: 256500000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3106500  inst.: 252682059 (ipc=81.3) sim_rate=93620 (inst/sec) elapsed = 0:0:44:59 / Fri Apr 13 00:36:54 2018
GPGPU-Sim PTX: 256600000 instructions simulated : ctaid=(8,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3108000  inst.: 252787547 (ipc=81.3) sim_rate=93625 (inst/sec) elapsed = 0:0:45:00 / Fri Apr 13 00:36:55 2018
GPGPU-Sim PTX: 256700000 instructions simulated : ctaid=(4,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3109500  inst.: 252893270 (ipc=81.3) sim_rate=93629 (inst/sec) elapsed = 0:0:45:01 / Fri Apr 13 00:36:56 2018
GPGPU-Sim uArch: cycles simulated: 3110500  inst.: 252954259 (ipc=81.3) sim_rate=93617 (inst/sec) elapsed = 0:0:45:02 / Fri Apr 13 00:36:57 2018
GPGPU-Sim PTX: 256800000 instructions simulated : ctaid=(2,4,0) tid=(1,2,0)
GPGPU-Sim PTX: 256900000 instructions simulated : ctaid=(8,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3112000  inst.: 253068445 (ipc=81.3) sim_rate=93625 (inst/sec) elapsed = 0:0:45:03 / Fri Apr 13 00:36:58 2018
GPGPU-Sim uArch: cycles simulated: 3113000  inst.: 253145051 (ipc=81.3) sim_rate=93618 (inst/sec) elapsed = 0:0:45:04 / Fri Apr 13 00:36:59 2018
GPGPU-Sim PTX: 257000000 instructions simulated : ctaid=(3,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3114500  inst.: 253245204 (ipc=81.3) sim_rate=93621 (inst/sec) elapsed = 0:0:45:05 / Fri Apr 13 00:37:00 2018
GPGPU-Sim PTX: 257100000 instructions simulated : ctaid=(5,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 257200000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3116000  inst.: 253349414 (ipc=81.3) sim_rate=93625 (inst/sec) elapsed = 0:0:45:06 / Fri Apr 13 00:37:01 2018
GPGPU-Sim uArch: cycles simulated: 3117000  inst.: 253425681 (ipc=81.3) sim_rate=93618 (inst/sec) elapsed = 0:0:45:07 / Fri Apr 13 00:37:02 2018
GPGPU-Sim PTX: 257300000 instructions simulated : ctaid=(8,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3118500  inst.: 253528279 (ipc=81.3) sim_rate=93621 (inst/sec) elapsed = 0:0:45:08 / Fri Apr 13 00:37:03 2018
GPGPU-Sim PTX: 257400000 instructions simulated : ctaid=(3,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3120000  inst.: 253620056 (ipc=81.3) sim_rate=93621 (inst/sec) elapsed = 0:0:45:09 / Fri Apr 13 00:37:04 2018
GPGPU-Sim PTX: 257500000 instructions simulated : ctaid=(0,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3121000  inst.: 253687480 (ipc=81.3) sim_rate=93611 (inst/sec) elapsed = 0:0:45:10 / Fri Apr 13 00:37:05 2018
GPGPU-Sim PTX: 257600000 instructions simulated : ctaid=(1,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3122000  inst.: 253762864 (ipc=81.3) sim_rate=93604 (inst/sec) elapsed = 0:0:45:11 / Fri Apr 13 00:37:06 2018
GPGPU-Sim uArch: cycles simulated: 3123000  inst.: 253831360 (ipc=81.3) sim_rate=93595 (inst/sec) elapsed = 0:0:45:12 / Fri Apr 13 00:37:07 2018
GPGPU-Sim PTX: 257700000 instructions simulated : ctaid=(1,0,0) tid=(4,4,0)
GPGPU-Sim PTX: 257800000 instructions simulated : ctaid=(7,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3124500  inst.: 253941163 (ipc=81.3) sim_rate=93601 (inst/sec) elapsed = 0:0:45:13 / Fri Apr 13 00:37:08 2018
GPGPU-Sim uArch: cycles simulated: 3125500  inst.: 254011032 (ipc=81.3) sim_rate=93592 (inst/sec) elapsed = 0:0:45:14 / Fri Apr 13 00:37:09 2018
GPGPU-Sim PTX: 257900000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3127000  inst.: 254120257 (ipc=81.3) sim_rate=93598 (inst/sec) elapsed = 0:0:45:15 / Fri Apr 13 00:37:10 2018
GPGPU-Sim PTX: 258000000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3128000  inst.: 254193080 (ipc=81.3) sim_rate=93590 (inst/sec) elapsed = 0:0:45:16 / Fri Apr 13 00:37:11 2018
GPGPU-Sim PTX: 258100000 instructions simulated : ctaid=(3,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3129000  inst.: 254260738 (ipc=81.3) sim_rate=93581 (inst/sec) elapsed = 0:0:45:17 / Fri Apr 13 00:37:12 2018
GPGPU-Sim PTX: 258200000 instructions simulated : ctaid=(1,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3130000  inst.: 254331139 (ipc=81.3) sim_rate=93572 (inst/sec) elapsed = 0:0:45:18 / Fri Apr 13 00:37:13 2018
GPGPU-Sim uArch: cycles simulated: 3131000  inst.: 254416112 (ipc=81.3) sim_rate=93569 (inst/sec) elapsed = 0:0:45:19 / Fri Apr 13 00:37:14 2018
GPGPU-Sim PTX: 258300000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim PTX: 258400000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3132500  inst.: 254523096 (ipc=81.3) sim_rate=93574 (inst/sec) elapsed = 0:0:45:20 / Fri Apr 13 00:37:15 2018
GPGPU-Sim uArch: cycles simulated: 3133500  inst.: 254604847 (ipc=81.3) sim_rate=93570 (inst/sec) elapsed = 0:0:45:21 / Fri Apr 13 00:37:16 2018
GPGPU-Sim PTX: 258500000 instructions simulated : ctaid=(4,1,0) tid=(4,4,0)
GPGPU-Sim PTX: 258600000 instructions simulated : ctaid=(4,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3135000  inst.: 254718833 (ipc=81.3) sim_rate=93577 (inst/sec) elapsed = 0:0:45:22 / Fri Apr 13 00:37:17 2018
GPGPU-Sim uArch: cycles simulated: 3136000  inst.: 254796038 (ipc=81.2) sim_rate=93571 (inst/sec) elapsed = 0:0:45:23 / Fri Apr 13 00:37:18 2018
GPGPU-Sim PTX: 258700000 instructions simulated : ctaid=(4,1,0) tid=(2,1,0)
GPGPU-Sim PTX: 258800000 instructions simulated : ctaid=(5,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3137500  inst.: 254907505 (ipc=81.2) sim_rate=93578 (inst/sec) elapsed = 0:0:45:24 / Fri Apr 13 00:37:19 2018
GPGPU-Sim PTX: 258900000 instructions simulated : ctaid=(1,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3139000  inst.: 255018398 (ipc=81.2) sim_rate=93584 (inst/sec) elapsed = 0:0:45:25 / Fri Apr 13 00:37:20 2018
GPGPU-Sim PTX: 259000000 instructions simulated : ctaid=(7,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3140500  inst.: 255119489 (ipc=81.2) sim_rate=93587 (inst/sec) elapsed = 0:0:45:26 / Fri Apr 13 00:37:21 2018
GPGPU-Sim uArch: cycles simulated: 3141500  inst.: 255193461 (ipc=81.2) sim_rate=93580 (inst/sec) elapsed = 0:0:45:27 / Fri Apr 13 00:37:22 2018
GPGPU-Sim PTX: 259100000 instructions simulated : ctaid=(5,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 259200000 instructions simulated : ctaid=(2,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3143000  inst.: 255299376 (ipc=81.2) sim_rate=93584 (inst/sec) elapsed = 0:0:45:28 / Fri Apr 13 00:37:23 2018
GPGPU-Sim uArch: cycles simulated: 3144000  inst.: 255372741 (ipc=81.2) sim_rate=93577 (inst/sec) elapsed = 0:0:45:29 / Fri Apr 13 00:37:24 2018
GPGPU-Sim PTX: 259300000 instructions simulated : ctaid=(1,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3145500  inst.: 255487698 (ipc=81.2) sim_rate=93585 (inst/sec) elapsed = 0:0:45:30 / Fri Apr 13 00:37:25 2018
GPGPU-Sim PTX: 259400000 instructions simulated : ctaid=(6,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3146500  inst.: 255555092 (ipc=81.2) sim_rate=93575 (inst/sec) elapsed = 0:0:45:31 / Fri Apr 13 00:37:26 2018
GPGPU-Sim PTX: 259500000 instructions simulated : ctaid=(0,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3148000  inst.: 255663049 (ipc=81.2) sim_rate=93580 (inst/sec) elapsed = 0:0:45:32 / Fri Apr 13 00:37:27 2018
GPGPU-Sim PTX: 259600000 instructions simulated : ctaid=(4,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3149000  inst.: 255740081 (ipc=81.2) sim_rate=93574 (inst/sec) elapsed = 0:0:45:33 / Fri Apr 13 00:37:28 2018
GPGPU-Sim PTX: 259700000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3150000  inst.: 255814662 (ipc=81.2) sim_rate=93567 (inst/sec) elapsed = 0:0:45:34 / Fri Apr 13 00:37:29 2018
GPGPU-Sim PTX: 259800000 instructions simulated : ctaid=(1,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3151500  inst.: 255925428 (ipc=81.2) sim_rate=93574 (inst/sec) elapsed = 0:0:45:35 / Fri Apr 13 00:37:30 2018
GPGPU-Sim PTX: 259900000 instructions simulated : ctaid=(5,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3153000  inst.: 256033314 (ipc=81.2) sim_rate=93579 (inst/sec) elapsed = 0:0:45:36 / Fri Apr 13 00:37:31 2018
GPGPU-Sim PTX: 260000000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3154000  inst.: 256105551 (ipc=81.2) sim_rate=93571 (inst/sec) elapsed = 0:0:45:37 / Fri Apr 13 00:37:32 2018
GPGPU-Sim PTX: 260100000 instructions simulated : ctaid=(0,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3155500  inst.: 256212287 (ipc=81.2) sim_rate=93576 (inst/sec) elapsed = 0:0:45:38 / Fri Apr 13 00:37:33 2018
GPGPU-Sim PTX: 260200000 instructions simulated : ctaid=(3,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3156500  inst.: 256290485 (ipc=81.2) sim_rate=93570 (inst/sec) elapsed = 0:0:45:39 / Fri Apr 13 00:37:34 2018
GPGPU-Sim uArch: cycles simulated: 3157500  inst.: 256355206 (ipc=81.2) sim_rate=93560 (inst/sec) elapsed = 0:0:45:40 / Fri Apr 13 00:37:35 2018
GPGPU-Sim PTX: 260300000 instructions simulated : ctaid=(8,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3159000  inst.: 256465309 (ipc=81.2) sim_rate=93566 (inst/sec) elapsed = 0:0:45:41 / Fri Apr 13 00:37:36 2018
GPGPU-Sim PTX: 260400000 instructions simulated : ctaid=(1,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3160000  inst.: 256547845 (ipc=81.2) sim_rate=93562 (inst/sec) elapsed = 0:0:45:42 / Fri Apr 13 00:37:37 2018
GPGPU-Sim PTX: 260500000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3161000  inst.: 256621960 (ipc=81.2) sim_rate=93555 (inst/sec) elapsed = 0:0:45:43 / Fri Apr 13 00:37:38 2018
GPGPU-Sim PTX: 260600000 instructions simulated : ctaid=(6,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3162000  inst.: 256704895 (ipc=81.2) sim_rate=93551 (inst/sec) elapsed = 0:0:45:44 / Fri Apr 13 00:37:39 2018
GPGPU-Sim PTX: 260700000 instructions simulated : ctaid=(3,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3163500  inst.: 256825034 (ipc=81.2) sim_rate=93561 (inst/sec) elapsed = 0:0:45:45 / Fri Apr 13 00:37:40 2018
GPGPU-Sim PTX: 260800000 instructions simulated : ctaid=(1,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3164500  inst.: 256899018 (ipc=81.2) sim_rate=93553 (inst/sec) elapsed = 0:0:45:46 / Fri Apr 13 00:37:41 2018
GPGPU-Sim PTX: 260900000 instructions simulated : ctaid=(2,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3165500  inst.: 256960925 (ipc=81.2) sim_rate=93542 (inst/sec) elapsed = 0:0:45:47 / Fri Apr 13 00:37:42 2018
GPGPU-Sim uArch: cycles simulated: 3166500  inst.: 257028337 (ipc=81.2) sim_rate=93532 (inst/sec) elapsed = 0:0:45:48 / Fri Apr 13 00:37:43 2018
GPGPU-Sim PTX: 261000000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3167500  inst.: 257114619 (ipc=81.2) sim_rate=93530 (inst/sec) elapsed = 0:0:45:49 / Fri Apr 13 00:37:44 2018
GPGPU-Sim PTX: 261100000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3168500  inst.: 257191074 (ipc=81.2) sim_rate=93524 (inst/sec) elapsed = 0:0:45:50 / Fri Apr 13 00:37:45 2018
GPGPU-Sim PTX: 261200000 instructions simulated : ctaid=(1,4,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3169908,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3170000  inst.: 257301176 (ipc=81.2) sim_rate=93530 (inst/sec) elapsed = 0:0:45:51 / Fri Apr 13 00:37:46 2018
GPGPU-Sim PTX: 261300000 instructions simulated : ctaid=(0,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3171000  inst.: 257370326 (ipc=81.2) sim_rate=93521 (inst/sec) elapsed = 0:0:45:52 / Fri Apr 13 00:37:47 2018
GPGPU-Sim uArch: cycles simulated: 3172000  inst.: 257444369 (ipc=81.2) sim_rate=93514 (inst/sec) elapsed = 0:0:45:53 / Fri Apr 13 00:37:48 2018
GPGPU-Sim PTX: 261400000 instructions simulated : ctaid=(3,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3173000  inst.: 257517110 (ipc=81.2) sim_rate=93506 (inst/sec) elapsed = 0:0:45:54 / Fri Apr 13 00:37:49 2018
GPGPU-Sim PTX: 261500000 instructions simulated : ctaid=(4,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3174000  inst.: 257592384 (ipc=81.2) sim_rate=93499 (inst/sec) elapsed = 0:0:45:55 / Fri Apr 13 00:37:50 2018
GPGPU-Sim PTX: 261600000 instructions simulated : ctaid=(8,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3175500  inst.: 257702470 (ipc=81.2) sim_rate=93505 (inst/sec) elapsed = 0:0:45:56 / Fri Apr 13 00:37:51 2018
GPGPU-Sim PTX: 261700000 instructions simulated : ctaid=(3,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3176500  inst.: 257772602 (ipc=81.1) sim_rate=93497 (inst/sec) elapsed = 0:0:45:57 / Fri Apr 13 00:37:52 2018
GPGPU-Sim PTX: 261800000 instructions simulated : ctaid=(5,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3177500  inst.: 257859255 (ipc=81.2) sim_rate=93495 (inst/sec) elapsed = 0:0:45:58 / Fri Apr 13 00:37:53 2018
GPGPU-Sim uArch: cycles simulated: 3178500  inst.: 257933923 (ipc=81.1) sim_rate=93488 (inst/sec) elapsed = 0:0:45:59 / Fri Apr 13 00:37:54 2018
GPGPU-Sim PTX: 261900000 instructions simulated : ctaid=(6,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3179500  inst.: 258009279 (ipc=81.1) sim_rate=93481 (inst/sec) elapsed = 0:0:46:00 / Fri Apr 13 00:37:55 2018
GPGPU-Sim PTX: 262000000 instructions simulated : ctaid=(3,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3180500  inst.: 258084119 (ipc=81.1) sim_rate=93474 (inst/sec) elapsed = 0:0:46:01 / Fri Apr 13 00:37:56 2018
GPGPU-Sim PTX: 262100000 instructions simulated : ctaid=(8,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3182000  inst.: 258193378 (ipc=81.1) sim_rate=93480 (inst/sec) elapsed = 0:0:46:02 / Fri Apr 13 00:37:57 2018
GPGPU-Sim PTX: 262200000 instructions simulated : ctaid=(2,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3183000  inst.: 258265935 (ipc=81.1) sim_rate=93473 (inst/sec) elapsed = 0:0:46:03 / Fri Apr 13 00:37:58 2018
GPGPU-Sim PTX: 262300000 instructions simulated : ctaid=(1,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3184000  inst.: 258343774 (ipc=81.1) sim_rate=93467 (inst/sec) elapsed = 0:0:46:04 / Fri Apr 13 00:37:59 2018
GPGPU-Sim PTX: 262400000 instructions simulated : ctaid=(5,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3185500  inst.: 258456062 (ipc=81.1) sim_rate=93474 (inst/sec) elapsed = 0:0:46:05 / Fri Apr 13 00:38:00 2018
GPGPU-Sim PTX: 262500000 instructions simulated : ctaid=(3,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3186500  inst.: 258525483 (ipc=81.1) sim_rate=93465 (inst/sec) elapsed = 0:0:46:06 / Fri Apr 13 00:38:01 2018
GPGPU-Sim uArch: cycles simulated: 3187500  inst.: 258602115 (ipc=81.1) sim_rate=93459 (inst/sec) elapsed = 0:0:46:07 / Fri Apr 13 00:38:02 2018
GPGPU-Sim PTX: 262600000 instructions simulated : ctaid=(1,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3188500  inst.: 258673216 (ipc=81.1) sim_rate=93451 (inst/sec) elapsed = 0:0:46:08 / Fri Apr 13 00:38:03 2018
GPGPU-Sim PTX: 262700000 instructions simulated : ctaid=(8,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3189500  inst.: 258745071 (ipc=81.1) sim_rate=93443 (inst/sec) elapsed = 0:0:46:09 / Fri Apr 13 00:38:04 2018
GPGPU-Sim PTX: 262800000 instructions simulated : ctaid=(0,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3191000  inst.: 258867888 (ipc=81.1) sim_rate=93454 (inst/sec) elapsed = 0:0:46:10 / Fri Apr 13 00:38:05 2018
GPGPU-Sim PTX: 262900000 instructions simulated : ctaid=(5,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3192000  inst.: 258934846 (ipc=81.1) sim_rate=93444 (inst/sec) elapsed = 0:0:46:11 / Fri Apr 13 00:38:06 2018
GPGPU-Sim uArch: cycles simulated: 3193000  inst.: 259010215 (ipc=81.1) sim_rate=93438 (inst/sec) elapsed = 0:0:46:12 / Fri Apr 13 00:38:07 2018
GPGPU-Sim PTX: 263000000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 263100000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3194500  inst.: 259124582 (ipc=81.1) sim_rate=93445 (inst/sec) elapsed = 0:0:46:13 / Fri Apr 13 00:38:08 2018
GPGPU-Sim uArch: cycles simulated: 3195500  inst.: 259191468 (ipc=81.1) sim_rate=93436 (inst/sec) elapsed = 0:0:46:14 / Fri Apr 13 00:38:09 2018
GPGPU-Sim PTX: 263200000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3196500  inst.: 259264336 (ipc=81.1) sim_rate=93428 (inst/sec) elapsed = 0:0:46:15 / Fri Apr 13 00:38:10 2018
GPGPU-Sim PTX: 263300000 instructions simulated : ctaid=(6,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3197500  inst.: 259335848 (ipc=81.1) sim_rate=93420 (inst/sec) elapsed = 0:0:46:16 / Fri Apr 13 00:38:11 2018
GPGPU-Sim PTX: 263400000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3198500  inst.: 259422005 (ipc=81.1) sim_rate=93418 (inst/sec) elapsed = 0:0:46:17 / Fri Apr 13 00:38:12 2018
GPGPU-Sim PTX: 263500000 instructions simulated : ctaid=(1,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3200000  inst.: 259524831 (ipc=81.1) sim_rate=93421 (inst/sec) elapsed = 0:0:46:18 / Fri Apr 13 00:38:13 2018
GPGPU-Sim PTX: 263600000 instructions simulated : ctaid=(6,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3201000  inst.: 259601868 (ipc=81.1) sim_rate=93415 (inst/sec) elapsed = 0:0:46:19 / Fri Apr 13 00:38:14 2018
GPGPU-Sim uArch: cycles simulated: 3202000  inst.: 259672871 (ipc=81.1) sim_rate=93407 (inst/sec) elapsed = 0:0:46:20 / Fri Apr 13 00:38:15 2018
GPGPU-Sim PTX: 263700000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3203000  inst.: 259752176 (ipc=81.1) sim_rate=93402 (inst/sec) elapsed = 0:0:46:21 / Fri Apr 13 00:38:16 2018
GPGPU-Sim PTX: 263800000 instructions simulated : ctaid=(0,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3204000  inst.: 259820198 (ipc=81.1) sim_rate=93393 (inst/sec) elapsed = 0:0:46:22 / Fri Apr 13 00:38:17 2018
GPGPU-Sim PTX: 263900000 instructions simulated : ctaid=(5,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3205500  inst.: 259926813 (ipc=81.1) sim_rate=93398 (inst/sec) elapsed = 0:0:46:23 / Fri Apr 13 00:38:18 2018
GPGPU-Sim PTX: 264000000 instructions simulated : ctaid=(3,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3206500  inst.: 260000839 (ipc=81.1) sim_rate=93391 (inst/sec) elapsed = 0:0:46:24 / Fri Apr 13 00:38:19 2018
GPGPU-Sim uArch: cycles simulated: 3207500  inst.: 260065713 (ipc=81.1) sim_rate=93380 (inst/sec) elapsed = 0:0:46:25 / Fri Apr 13 00:38:20 2018
GPGPU-Sim PTX: 264100000 instructions simulated : ctaid=(7,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3208500  inst.: 260135790 (ipc=81.1) sim_rate=93372 (inst/sec) elapsed = 0:0:46:26 / Fri Apr 13 00:38:21 2018
GPGPU-Sim PTX: 264200000 instructions simulated : ctaid=(4,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3209500  inst.: 260214826 (ipc=81.1) sim_rate=93367 (inst/sec) elapsed = 0:0:46:27 / Fri Apr 13 00:38:22 2018
GPGPU-Sim PTX: 264300000 instructions simulated : ctaid=(4,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3210500  inst.: 260296466 (ipc=81.1) sim_rate=93363 (inst/sec) elapsed = 0:0:46:28 / Fri Apr 13 00:38:23 2018
GPGPU-Sim PTX: 264400000 instructions simulated : ctaid=(1,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3212000  inst.: 260407471 (ipc=81.1) sim_rate=93369 (inst/sec) elapsed = 0:0:46:29 / Fri Apr 13 00:38:24 2018
GPGPU-Sim PTX: 264500000 instructions simulated : ctaid=(8,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3213000  inst.: 260480859 (ipc=81.1) sim_rate=93362 (inst/sec) elapsed = 0:0:46:30 / Fri Apr 13 00:38:25 2018
GPGPU-Sim uArch: cycles simulated: 3214000  inst.: 260552248 (ipc=81.1) sim_rate=93354 (inst/sec) elapsed = 0:0:46:31 / Fri Apr 13 00:38:26 2018
GPGPU-Sim PTX: 264600000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3215000  inst.: 260619474 (ipc=81.1) sim_rate=93345 (inst/sec) elapsed = 0:0:46:32 / Fri Apr 13 00:38:27 2018
GPGPU-Sim PTX: 264700000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3216500  inst.: 260708732 (ipc=81.1) sim_rate=93343 (inst/sec) elapsed = 0:0:46:33 / Fri Apr 13 00:38:28 2018
GPGPU-Sim PTX: 264800000 instructions simulated : ctaid=(1,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3217500  inst.: 260781402 (ipc=81.1) sim_rate=93336 (inst/sec) elapsed = 0:0:46:34 / Fri Apr 13 00:38:29 2018
GPGPU-Sim uArch: cycles simulated: 3218500  inst.: 260860769 (ipc=81.1) sim_rate=93331 (inst/sec) elapsed = 0:0:46:35 / Fri Apr 13 00:38:30 2018
GPGPU-Sim PTX: 264900000 instructions simulated : ctaid=(7,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3219500  inst.: 260942089 (ipc=81.1) sim_rate=93326 (inst/sec) elapsed = 0:0:46:36 / Fri Apr 13 00:38:31 2018
GPGPU-Sim PTX: 265000000 instructions simulated : ctaid=(7,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3220500  inst.: 261020161 (ipc=81.0) sim_rate=93321 (inst/sec) elapsed = 0:0:46:37 / Fri Apr 13 00:38:32 2018
GPGPU-Sim PTX: 265100000 instructions simulated : ctaid=(0,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3222000  inst.: 261120715 (ipc=81.0) sim_rate=93324 (inst/sec) elapsed = 0:0:46:38 / Fri Apr 13 00:38:33 2018
GPGPU-Sim PTX: 265200000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3223000  inst.: 261184687 (ipc=81.0) sim_rate=93313 (inst/sec) elapsed = 0:0:46:39 / Fri Apr 13 00:38:34 2018
GPGPU-Sim uArch: cycles simulated: 3224000  inst.: 261250407 (ipc=81.0) sim_rate=93303 (inst/sec) elapsed = 0:0:46:40 / Fri Apr 13 00:38:35 2018
GPGPU-Sim PTX: 265300000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3225000  inst.: 261317154 (ipc=81.0) sim_rate=93294 (inst/sec) elapsed = 0:0:46:41 / Fri Apr 13 00:38:36 2018
GPGPU-Sim PTX: 265400000 instructions simulated : ctaid=(2,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3226500  inst.: 261429457 (ipc=81.0) sim_rate=93301 (inst/sec) elapsed = 0:0:46:42 / Fri Apr 13 00:38:37 2018
GPGPU-Sim PTX: 265500000 instructions simulated : ctaid=(6,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3227500  inst.: 261509131 (ipc=81.0) sim_rate=93296 (inst/sec) elapsed = 0:0:46:43 / Fri Apr 13 00:38:38 2018
GPGPU-Sim PTX: 265600000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3228500  inst.: 261582106 (ipc=81.0) sim_rate=93288 (inst/sec) elapsed = 0:0:46:44 / Fri Apr 13 00:38:39 2018
GPGPU-Sim PTX: 265700000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3229500  inst.: 261657760 (ipc=81.0) sim_rate=93282 (inst/sec) elapsed = 0:0:46:45 / Fri Apr 13 00:38:40 2018
GPGPU-Sim uArch: cycles simulated: 3230500  inst.: 261732433 (ipc=81.0) sim_rate=93275 (inst/sec) elapsed = 0:0:46:46 / Fri Apr 13 00:38:41 2018
GPGPU-Sim PTX: 265800000 instructions simulated : ctaid=(5,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3231500  inst.: 261804731 (ipc=81.0) sim_rate=93268 (inst/sec) elapsed = 0:0:46:47 / Fri Apr 13 00:38:42 2018
GPGPU-Sim PTX: 265900000 instructions simulated : ctaid=(3,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3232500  inst.: 261880503 (ipc=81.0) sim_rate=93262 (inst/sec) elapsed = 0:0:46:48 / Fri Apr 13 00:38:43 2018
GPGPU-Sim PTX: 266000000 instructions simulated : ctaid=(0,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3233500  inst.: 261949429 (ipc=81.0) sim_rate=93253 (inst/sec) elapsed = 0:0:46:49 / Fri Apr 13 00:38:44 2018
GPGPU-Sim PTX: 266100000 instructions simulated : ctaid=(0,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3235000  inst.: 262046906 (ipc=81.0) sim_rate=93255 (inst/sec) elapsed = 0:0:46:50 / Fri Apr 13 00:38:45 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3235158,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3236000  inst.: 262108372 (ipc=81.0) sim_rate=93243 (inst/sec) elapsed = 0:0:46:51 / Fri Apr 13 00:38:46 2018
GPGPU-Sim PTX: 266200000 instructions simulated : ctaid=(2,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3237000  inst.: 262175922 (ipc=81.0) sim_rate=93234 (inst/sec) elapsed = 0:0:46:52 / Fri Apr 13 00:38:47 2018
GPGPU-Sim PTX: 266300000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3238500  inst.: 262279162 (ipc=81.0) sim_rate=93238 (inst/sec) elapsed = 0:0:46:53 / Fri Apr 13 00:38:48 2018
GPGPU-Sim PTX: 266400000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3239500  inst.: 262352438 (ipc=81.0) sim_rate=93231 (inst/sec) elapsed = 0:0:46:54 / Fri Apr 13 00:38:49 2018
GPGPU-Sim uArch: cycles simulated: 3240500  inst.: 262417269 (ipc=81.0) sim_rate=93221 (inst/sec) elapsed = 0:0:46:55 / Fri Apr 13 00:38:50 2018
GPGPU-Sim PTX: 266500000 instructions simulated : ctaid=(2,5,0) tid=(3,1,0)
GPGPU-Sim PTX: 266600000 instructions simulated : ctaid=(6,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3242000  inst.: 262525267 (ipc=81.0) sim_rate=93226 (inst/sec) elapsed = 0:0:46:56 / Fri Apr 13 00:38:51 2018
GPGPU-Sim uArch: cycles simulated: 3243000  inst.: 262597283 (ipc=81.0) sim_rate=93218 (inst/sec) elapsed = 0:0:46:57 / Fri Apr 13 00:38:52 2018
GPGPU-Sim PTX: 266700000 instructions simulated : ctaid=(2,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3244000  inst.: 262668982 (ipc=81.0) sim_rate=93211 (inst/sec) elapsed = 0:0:46:58 / Fri Apr 13 00:38:53 2018
GPGPU-Sim PTX: 266800000 instructions simulated : ctaid=(6,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3245000  inst.: 262734888 (ipc=81.0) sim_rate=93201 (inst/sec) elapsed = 0:0:46:59 / Fri Apr 13 00:38:54 2018
GPGPU-Sim PTX: 266900000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3246500  inst.: 262839247 (ipc=81.0) sim_rate=93205 (inst/sec) elapsed = 0:0:47:00 / Fri Apr 13 00:38:55 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3246740,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3247500  inst.: 262902611 (ipc=81.0) sim_rate=93194 (inst/sec) elapsed = 0:0:47:01 / Fri Apr 13 00:38:56 2018
GPGPU-Sim PTX: 267000000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3248500  inst.: 262974977 (ipc=81.0) sim_rate=93187 (inst/sec) elapsed = 0:0:47:02 / Fri Apr 13 00:38:57 2018
GPGPU-Sim PTX: 267100000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3249500  inst.: 263046113 (ipc=80.9) sim_rate=93179 (inst/sec) elapsed = 0:0:47:03 / Fri Apr 13 00:38:58 2018
GPGPU-Sim PTX: 267200000 instructions simulated : ctaid=(1,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3250500  inst.: 263119203 (ipc=80.9) sim_rate=93172 (inst/sec) elapsed = 0:0:47:04 / Fri Apr 13 00:38:59 2018
GPGPU-Sim PTX: 267300000 instructions simulated : ctaid=(4,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3252000  inst.: 263225999 (ipc=80.9) sim_rate=93177 (inst/sec) elapsed = 0:0:47:05 / Fri Apr 13 00:39:00 2018
GPGPU-Sim uArch: cycles simulated: 3253000  inst.: 263291038 (ipc=80.9) sim_rate=93167 (inst/sec) elapsed = 0:0:47:06 / Fri Apr 13 00:39:01 2018
GPGPU-Sim PTX: 267400000 instructions simulated : ctaid=(8,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3254000  inst.: 263357859 (ipc=80.9) sim_rate=93158 (inst/sec) elapsed = 0:0:47:07 / Fri Apr 13 00:39:02 2018
GPGPU-Sim PTX: 267500000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3255000  inst.: 263431684 (ipc=80.9) sim_rate=93151 (inst/sec) elapsed = 0:0:47:08 / Fri Apr 13 00:39:03 2018
GPGPU-Sim PTX: 267600000 instructions simulated : ctaid=(4,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3256500  inst.: 263525505 (ipc=80.9) sim_rate=93151 (inst/sec) elapsed = 0:0:47:09 / Fri Apr 13 00:39:04 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3256557,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3257500  inst.: 263595196 (ipc=80.9) sim_rate=93143 (inst/sec) elapsed = 0:0:47:10 / Fri Apr 13 00:39:05 2018
GPGPU-Sim PTX: 267700000 instructions simulated : ctaid=(5,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3258500  inst.: 263663539 (ipc=80.9) sim_rate=93134 (inst/sec) elapsed = 0:0:47:11 / Fri Apr 13 00:39:06 2018
GPGPU-Sim PTX: 267800000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3259500  inst.: 263727876 (ipc=80.9) sim_rate=93124 (inst/sec) elapsed = 0:0:47:12 / Fri Apr 13 00:39:07 2018
GPGPU-Sim PTX: 267900000 instructions simulated : ctaid=(1,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3261000  inst.: 263821556 (ipc=80.9) sim_rate=93124 (inst/sec) elapsed = 0:0:47:13 / Fri Apr 13 00:39:08 2018
GPGPU-Sim PTX: 268000000 instructions simulated : ctaid=(6,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3262000  inst.: 263887751 (ipc=80.9) sim_rate=93114 (inst/sec) elapsed = 0:0:47:14 / Fri Apr 13 00:39:09 2018
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3262513,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3263000  inst.: 263954513 (ipc=80.9) sim_rate=93105 (inst/sec) elapsed = 0:0:47:15 / Fri Apr 13 00:39:10 2018
GPGPU-Sim PTX: 268100000 instructions simulated : ctaid=(5,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3264500  inst.: 264041263 (ipc=80.9) sim_rate=93103 (inst/sec) elapsed = 0:0:47:16 / Fri Apr 13 00:39:11 2018
GPGPU-Sim PTX: 268200000 instructions simulated : ctaid=(5,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3265500  inst.: 264102103 (ipc=80.9) sim_rate=93092 (inst/sec) elapsed = 0:0:47:17 / Fri Apr 13 00:39:12 2018
GPGPU-Sim PTX: 268300000 instructions simulated : ctaid=(2,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3267000  inst.: 264193230 (ipc=80.9) sim_rate=93091 (inst/sec) elapsed = 0:0:47:18 / Fri Apr 13 00:39:13 2018
GPGPU-Sim uArch: cycles simulated: 3268000  inst.: 264252024 (ipc=80.9) sim_rate=93079 (inst/sec) elapsed = 0:0:47:19 / Fri Apr 13 00:39:14 2018
GPGPU-Sim PTX: 268400000 instructions simulated : ctaid=(8,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3269000  inst.: 264313280 (ipc=80.9) sim_rate=93068 (inst/sec) elapsed = 0:0:47:20 / Fri Apr 13 00:39:15 2018
GPGPU-Sim PTX: 268500000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3270000  inst.: 264387236 (ipc=80.9) sim_rate=93061 (inst/sec) elapsed = 0:0:47:21 / Fri Apr 13 00:39:16 2018
GPGPU-Sim uArch: cycles simulated: 3271000  inst.: 264450991 (ipc=80.8) sim_rate=93051 (inst/sec) elapsed = 0:0:47:22 / Fri Apr 13 00:39:17 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3271242,0), 4 CTAs running
GPGPU-Sim PTX: 268600000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3272500  inst.: 264552824 (ipc=80.8) sim_rate=93054 (inst/sec) elapsed = 0:0:47:23 / Fri Apr 13 00:39:18 2018
GPGPU-Sim PTX: 268700000 instructions simulated : ctaid=(3,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3273500  inst.: 264618871 (ipc=80.8) sim_rate=93044 (inst/sec) elapsed = 0:0:47:24 / Fri Apr 13 00:39:19 2018
GPGPU-Sim PTX: 268800000 instructions simulated : ctaid=(8,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3275000  inst.: 264722923 (ipc=80.8) sim_rate=93048 (inst/sec) elapsed = 0:0:47:25 / Fri Apr 13 00:39:20 2018
GPGPU-Sim PTX: 268900000 instructions simulated : ctaid=(7,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3276000  inst.: 264789106 (ipc=80.8) sim_rate=93039 (inst/sec) elapsed = 0:0:47:26 / Fri Apr 13 00:39:21 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3276082,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3277000  inst.: 264856771 (ipc=80.8) sim_rate=93030 (inst/sec) elapsed = 0:0:47:27 / Fri Apr 13 00:39:22 2018
GPGPU-Sim PTX: 269000000 instructions simulated : ctaid=(0,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3278500  inst.: 264949989 (ipc=80.8) sim_rate=93030 (inst/sec) elapsed = 0:0:47:28 / Fri Apr 13 00:39:23 2018
GPGPU-Sim PTX: 269100000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3279500  inst.: 265017013 (ipc=80.8) sim_rate=93021 (inst/sec) elapsed = 0:0:47:29 / Fri Apr 13 00:39:24 2018
GPGPU-Sim PTX: 269200000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3280500  inst.: 265079684 (ipc=80.8) sim_rate=93010 (inst/sec) elapsed = 0:0:47:30 / Fri Apr 13 00:39:25 2018
GPGPU-Sim uArch: cycles simulated: 3281500  inst.: 265150613 (ipc=80.8) sim_rate=93002 (inst/sec) elapsed = 0:0:47:31 / Fri Apr 13 00:39:26 2018
GPGPU-Sim PTX: 269300000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3283000  inst.: 265248916 (ipc=80.8) sim_rate=93004 (inst/sec) elapsed = 0:0:47:32 / Fri Apr 13 00:39:27 2018
GPGPU-Sim PTX: 269400000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3284000  inst.: 265315268 (ipc=80.8) sim_rate=92995 (inst/sec) elapsed = 0:0:47:33 / Fri Apr 13 00:39:28 2018
GPGPU-Sim PTX: 269500000 instructions simulated : ctaid=(8,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3285000  inst.: 265385262 (ipc=80.8) sim_rate=92987 (inst/sec) elapsed = 0:0:47:34 / Fri Apr 13 00:39:29 2018
GPGPU-Sim PTX: 269600000 instructions simulated : ctaid=(3,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3286000  inst.: 265453072 (ipc=80.8) sim_rate=92978 (inst/sec) elapsed = 0:0:47:35 / Fri Apr 13 00:39:30 2018
GPGPU-Sim PTX: 269700000 instructions simulated : ctaid=(2,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3287500  inst.: 265553154 (ipc=80.8) sim_rate=92980 (inst/sec) elapsed = 0:0:47:36 / Fri Apr 13 00:39:31 2018
GPGPU-Sim uArch: cycles simulated: 3288500  inst.: 265610195 (ipc=80.8) sim_rate=92968 (inst/sec) elapsed = 0:0:47:37 / Fri Apr 13 00:39:32 2018
GPGPU-Sim PTX: 269800000 instructions simulated : ctaid=(6,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3290000  inst.: 265715718 (ipc=80.8) sim_rate=92972 (inst/sec) elapsed = 0:0:47:38 / Fri Apr 13 00:39:33 2018
GPGPU-Sim PTX: 269900000 instructions simulated : ctaid=(8,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3291000  inst.: 265791932 (ipc=80.8) sim_rate=92966 (inst/sec) elapsed = 0:0:47:39 / Fri Apr 13 00:39:34 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3291205,0), 4 CTAs running
GPGPU-Sim PTX: 270000000 instructions simulated : ctaid=(7,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3292000  inst.: 265851366 (ipc=80.8) sim_rate=92955 (inst/sec) elapsed = 0:0:47:40 / Fri Apr 13 00:39:35 2018
GPGPU-Sim PTX: 270100000 instructions simulated : ctaid=(2,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3293500  inst.: 265953216 (ipc=80.8) sim_rate=92958 (inst/sec) elapsed = 0:0:47:41 / Fri Apr 13 00:39:36 2018
GPGPU-Sim uArch: cycles simulated: 3294500  inst.: 266007146 (ipc=80.7) sim_rate=92944 (inst/sec) elapsed = 0:0:47:42 / Fri Apr 13 00:39:37 2018
GPGPU-Sim PTX: 270200000 instructions simulated : ctaid=(4,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3295500  inst.: 266072980 (ipc=80.7) sim_rate=92935 (inst/sec) elapsed = 0:0:47:43 / Fri Apr 13 00:39:38 2018
GPGPU-Sim PTX: 270300000 instructions simulated : ctaid=(1,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3296500  inst.: 266137482 (ipc=80.7) sim_rate=92925 (inst/sec) elapsed = 0:0:47:44 / Fri Apr 13 00:39:39 2018
GPGPU-Sim uArch: cycles simulated: 3297500  inst.: 266207767 (ipc=80.7) sim_rate=92917 (inst/sec) elapsed = 0:0:47:45 / Fri Apr 13 00:39:40 2018
GPGPU-Sim PTX: 270400000 instructions simulated : ctaid=(2,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3299000  inst.: 266315224 (ipc=80.7) sim_rate=92922 (inst/sec) elapsed = 0:0:47:46 / Fri Apr 13 00:39:41 2018
GPGPU-Sim PTX: 270500000 instructions simulated : ctaid=(5,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3300000  inst.: 266379661 (ipc=80.7) sim_rate=92912 (inst/sec) elapsed = 0:0:47:47 / Fri Apr 13 00:39:42 2018
GPGPU-Sim PTX: 270600000 instructions simulated : ctaid=(0,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3301000  inst.: 266439181 (ipc=80.7) sim_rate=92900 (inst/sec) elapsed = 0:0:47:48 / Fri Apr 13 00:39:43 2018
GPGPU-Sim PTX: 270700000 instructions simulated : ctaid=(4,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3302500  inst.: 266523263 (ipc=80.7) sim_rate=92897 (inst/sec) elapsed = 0:0:47:49 / Fri Apr 13 00:39:44 2018
GPGPU-Sim uArch: cycles simulated: 3303500  inst.: 266596168 (ipc=80.7) sim_rate=92890 (inst/sec) elapsed = 0:0:47:50 / Fri Apr 13 00:39:45 2018
GPGPU-Sim PTX: 270800000 instructions simulated : ctaid=(3,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3304500  inst.: 266663178 (ipc=80.7) sim_rate=92881 (inst/sec) elapsed = 0:0:47:51 / Fri Apr 13 00:39:46 2018
GPGPU-Sim PTX: 270900000 instructions simulated : ctaid=(3,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3305500  inst.: 266724166 (ipc=80.7) sim_rate=92870 (inst/sec) elapsed = 0:0:47:52 / Fri Apr 13 00:39:47 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3306903,0), 4 CTAs running
GPGPU-Sim PTX: 271000000 instructions simulated : ctaid=(2,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3307000  inst.: 266821794 (ipc=80.7) sim_rate=92872 (inst/sec) elapsed = 0:0:47:53 / Fri Apr 13 00:39:48 2018
GPGPU-Sim uArch: cycles simulated: 3308000  inst.: 266882991 (ipc=80.7) sim_rate=92861 (inst/sec) elapsed = 0:0:47:54 / Fri Apr 13 00:39:49 2018
GPGPU-Sim PTX: 271100000 instructions simulated : ctaid=(4,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3309000  inst.: 266944693 (ipc=80.7) sim_rate=92850 (inst/sec) elapsed = 0:0:47:55 / Fri Apr 13 00:39:50 2018
GPGPU-Sim PTX: 271200000 instructions simulated : ctaid=(8,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3310500  inst.: 267035726 (ipc=80.7) sim_rate=92849 (inst/sec) elapsed = 0:0:47:56 / Fri Apr 13 00:39:51 2018
GPGPU-Sim uArch: cycles simulated: 3311500  inst.: 267099965 (ipc=80.7) sim_rate=92839 (inst/sec) elapsed = 0:0:47:57 / Fri Apr 13 00:39:52 2018
GPGPU-Sim PTX: 271300000 instructions simulated : ctaid=(7,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3312500  inst.: 267158586 (ipc=80.7) sim_rate=92827 (inst/sec) elapsed = 0:0:47:58 / Fri Apr 13 00:39:53 2018
GPGPU-Sim PTX: 271400000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3314000  inst.: 267259680 (ipc=80.6) sim_rate=92830 (inst/sec) elapsed = 0:0:47:59 / Fri Apr 13 00:39:54 2018
GPGPU-Sim PTX: 271500000 instructions simulated : ctaid=(8,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3315000  inst.: 267329302 (ipc=80.6) sim_rate=92822 (inst/sec) elapsed = 0:0:48:00 / Fri Apr 13 00:39:55 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3315937,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3316000  inst.: 267396428 (ipc=80.6) sim_rate=92813 (inst/sec) elapsed = 0:0:48:01 / Fri Apr 13 00:39:56 2018
GPGPU-Sim PTX: 271600000 instructions simulated : ctaid=(8,4,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3317306,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3317500  inst.: 267490909 (ipc=80.6) sim_rate=92814 (inst/sec) elapsed = 0:0:48:02 / Fri Apr 13 00:39:57 2018
GPGPU-Sim PTX: 271700000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3318500  inst.: 267548941 (ipc=80.6) sim_rate=92802 (inst/sec) elapsed = 0:0:48:03 / Fri Apr 13 00:39:58 2018
GPGPU-Sim PTX: 271800000 instructions simulated : ctaid=(8,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3320000  inst.: 267637753 (ipc=80.6) sim_rate=92800 (inst/sec) elapsed = 0:0:48:04 / Fri Apr 13 00:39:59 2018
GPGPU-Sim PTX: 271900000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3321000  inst.: 267701203 (ipc=80.6) sim_rate=92790 (inst/sec) elapsed = 0:0:48:05 / Fri Apr 13 00:40:00 2018
GPGPU-Sim PTX: 272000000 instructions simulated : ctaid=(6,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3322500  inst.: 267795640 (ipc=80.6) sim_rate=92791 (inst/sec) elapsed = 0:0:48:06 / Fri Apr 13 00:40:01 2018
GPGPU-Sim uArch: cycles simulated: 3324000  inst.: 267884960 (ipc=80.6) sim_rate=92790 (inst/sec) elapsed = 0:0:48:07 / Fri Apr 13 00:40:02 2018
GPGPU-Sim PTX: 272100000 instructions simulated : ctaid=(2,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3325000  inst.: 267931184 (ipc=80.6) sim_rate=92773 (inst/sec) elapsed = 0:0:48:08 / Fri Apr 13 00:40:03 2018
GPGPU-Sim PTX: 272200000 instructions simulated : ctaid=(4,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3326500  inst.: 268024955 (ipc=80.6) sim_rate=92774 (inst/sec) elapsed = 0:0:48:09 / Fri Apr 13 00:40:04 2018
GPGPU-Sim PTX: 272300000 instructions simulated : ctaid=(4,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3327500  inst.: 268088804 (ipc=80.6) sim_rate=92764 (inst/sec) elapsed = 0:0:48:10 / Fri Apr 13 00:40:05 2018
GPGPU-Sim PTX: 272400000 instructions simulated : ctaid=(4,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3329000  inst.: 268190334 (ipc=80.6) sim_rate=92767 (inst/sec) elapsed = 0:0:48:11 / Fri Apr 13 00:40:06 2018
GPGPU-Sim uArch: cycles simulated: 3330000  inst.: 268252484 (ipc=80.6) sim_rate=92756 (inst/sec) elapsed = 0:0:48:12 / Fri Apr 13 00:40:07 2018
GPGPU-Sim PTX: 272500000 instructions simulated : ctaid=(6,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3331500  inst.: 268348018 (ipc=80.5) sim_rate=92757 (inst/sec) elapsed = 0:0:48:13 / Fri Apr 13 00:40:08 2018
GPGPU-Sim PTX: 272600000 instructions simulated : ctaid=(2,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3332500  inst.: 268405375 (ipc=80.5) sim_rate=92745 (inst/sec) elapsed = 0:0:48:14 / Fri Apr 13 00:40:09 2018
GPGPU-Sim PTX: 272700000 instructions simulated : ctaid=(0,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3334000  inst.: 268484430 (ipc=80.5) sim_rate=92740 (inst/sec) elapsed = 0:0:48:15 / Fri Apr 13 00:40:10 2018
GPGPU-Sim uArch: cycles simulated: 3335000  inst.: 268549836 (ipc=80.5) sim_rate=92731 (inst/sec) elapsed = 0:0:48:16 / Fri Apr 13 00:40:11 2018
GPGPU-Sim PTX: 272800000 instructions simulated : ctaid=(4,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3336000  inst.: 268608548 (ipc=80.5) sim_rate=92719 (inst/sec) elapsed = 0:0:48:17 / Fri Apr 13 00:40:12 2018
GPGPU-Sim PTX: 272900000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3337500  inst.: 268698509 (ipc=80.5) sim_rate=92718 (inst/sec) elapsed = 0:0:48:18 / Fri Apr 13 00:40:13 2018
GPGPU-Sim uArch: cycles simulated: 3338500  inst.: 268767244 (ipc=80.5) sim_rate=92710 (inst/sec) elapsed = 0:0:48:19 / Fri Apr 13 00:40:14 2018
GPGPU-Sim PTX: 273000000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3340000  inst.: 268860077 (ipc=80.5) sim_rate=92710 (inst/sec) elapsed = 0:0:48:20 / Fri Apr 13 00:40:15 2018
GPGPU-Sim PTX: 273100000 instructions simulated : ctaid=(8,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3341000  inst.: 268919917 (ipc=80.5) sim_rate=92699 (inst/sec) elapsed = 0:0:48:21 / Fri Apr 13 00:40:16 2018
GPGPU-Sim PTX: 273200000 instructions simulated : ctaid=(5,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3342000  inst.: 268977594 (ipc=80.5) sim_rate=92686 (inst/sec) elapsed = 0:0:48:22 / Fri Apr 13 00:40:17 2018
GPGPU-Sim PTX: 273300000 instructions simulated : ctaid=(5,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3343500  inst.: 269070112 (ipc=80.5) sim_rate=92686 (inst/sec) elapsed = 0:0:48:23 / Fri Apr 13 00:40:18 2018
GPGPU-Sim uArch: cycles simulated: 3344500  inst.: 269125939 (ipc=80.5) sim_rate=92674 (inst/sec) elapsed = 0:0:48:24 / Fri Apr 13 00:40:19 2018
GPGPU-Sim PTX: 273400000 instructions simulated : ctaid=(8,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3345500  inst.: 269187025 (ipc=80.5) sim_rate=92663 (inst/sec) elapsed = 0:0:48:25 / Fri Apr 13 00:40:20 2018
GPGPU-Sim PTX: 273500000 instructions simulated : ctaid=(4,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3347000  inst.: 269281640 (ipc=80.5) sim_rate=92664 (inst/sec) elapsed = 0:0:48:26 / Fri Apr 13 00:40:21 2018
GPGPU-Sim uArch: cycles simulated: 3348000  inst.: 269344756 (ipc=80.4) sim_rate=92653 (inst/sec) elapsed = 0:0:48:27 / Fri Apr 13 00:40:22 2018
GPGPU-Sim PTX: 273600000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3349000  inst.: 269401544 (ipc=80.4) sim_rate=92641 (inst/sec) elapsed = 0:0:48:28 / Fri Apr 13 00:40:23 2018
GPGPU-Sim PTX: 273700000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3350500  inst.: 269492318 (ipc=80.4) sim_rate=92640 (inst/sec) elapsed = 0:0:48:29 / Fri Apr 13 00:40:24 2018
GPGPU-Sim PTX: 273800000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3351500  inst.: 269548902 (ipc=80.4) sim_rate=92628 (inst/sec) elapsed = 0:0:48:30 / Fri Apr 13 00:40:25 2018
GPGPU-Sim PTX: 273900000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3353000  inst.: 269649030 (ipc=80.4) sim_rate=92631 (inst/sec) elapsed = 0:0:48:31 / Fri Apr 13 00:40:26 2018
GPGPU-Sim uArch: cycles simulated: 3354000  inst.: 269719407 (ipc=80.4) sim_rate=92623 (inst/sec) elapsed = 0:0:48:32 / Fri Apr 13 00:40:27 2018
GPGPU-Sim PTX: 274000000 instructions simulated : ctaid=(1,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3355500  inst.: 269810409 (ipc=80.4) sim_rate=92622 (inst/sec) elapsed = 0:0:48:33 / Fri Apr 13 00:40:28 2018
GPGPU-Sim PTX: 274100000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3356500  inst.: 269868139 (ipc=80.4) sim_rate=92610 (inst/sec) elapsed = 0:0:48:34 / Fri Apr 13 00:40:29 2018
GPGPU-Sim uArch: cycles simulated: 3357500  inst.: 269924222 (ipc=80.4) sim_rate=92598 (inst/sec) elapsed = 0:0:48:35 / Fri Apr 13 00:40:30 2018
GPGPU-Sim PTX: 274200000 instructions simulated : ctaid=(2,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3359000  inst.: 270006119 (ipc=80.4) sim_rate=92594 (inst/sec) elapsed = 0:0:48:36 / Fri Apr 13 00:40:31 2018
GPGPU-Sim PTX: 274300000 instructions simulated : ctaid=(1,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3360000  inst.: 270066950 (ipc=80.4) sim_rate=92583 (inst/sec) elapsed = 0:0:48:37 / Fri Apr 13 00:40:32 2018
GPGPU-Sim uArch: cycles simulated: 3361000  inst.: 270125071 (ipc=80.4) sim_rate=92571 (inst/sec) elapsed = 0:0:48:38 / Fri Apr 13 00:40:33 2018
GPGPU-Sim PTX: 274400000 instructions simulated : ctaid=(1,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3362500  inst.: 270215845 (ipc=80.4) sim_rate=92571 (inst/sec) elapsed = 0:0:48:39 / Fri Apr 13 00:40:34 2018
GPGPU-Sim PTX: 274500000 instructions simulated : ctaid=(5,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3363500  inst.: 270278674 (ipc=80.4) sim_rate=92561 (inst/sec) elapsed = 0:0:48:40 / Fri Apr 13 00:40:35 2018
GPGPU-Sim PTX: 274600000 instructions simulated : ctaid=(5,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3364500  inst.: 270340942 (ipc=80.4) sim_rate=92550 (inst/sec) elapsed = 0:0:48:41 / Fri Apr 13 00:40:36 2018
GPGPU-Sim PTX: 274700000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3366000  inst.: 270436989 (ipc=80.3) sim_rate=92552 (inst/sec) elapsed = 0:0:48:42 / Fri Apr 13 00:40:37 2018
GPGPU-Sim uArch: cycles simulated: 3367000  inst.: 270496316 (ipc=80.3) sim_rate=92540 (inst/sec) elapsed = 0:0:48:43 / Fri Apr 13 00:40:38 2018
GPGPU-Sim PTX: 274800000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3368500  inst.: 270596432 (ipc=80.3) sim_rate=92543 (inst/sec) elapsed = 0:0:48:44 / Fri Apr 13 00:40:39 2018
GPGPU-Sim PTX: 274900000 instructions simulated : ctaid=(3,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3369500  inst.: 270651441 (ipc=80.3) sim_rate=92530 (inst/sec) elapsed = 0:0:48:45 / Fri Apr 13 00:40:40 2018
GPGPU-Sim PTX: 275000000 instructions simulated : ctaid=(1,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3371000  inst.: 270753576 (ipc=80.3) sim_rate=92533 (inst/sec) elapsed = 0:0:48:46 / Fri Apr 13 00:40:41 2018
GPGPU-Sim PTX: 275100000 instructions simulated : ctaid=(8,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3372500  inst.: 270842382 (ipc=80.3) sim_rate=92532 (inst/sec) elapsed = 0:0:48:47 / Fri Apr 13 00:40:42 2018
GPGPU-Sim uArch: cycles simulated: 3373500  inst.: 270899127 (ipc=80.3) sim_rate=92520 (inst/sec) elapsed = 0:0:48:48 / Fri Apr 13 00:40:43 2018
GPGPU-Sim PTX: 275200000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3375000  inst.: 270993048 (ipc=80.3) sim_rate=92520 (inst/sec) elapsed = 0:0:48:49 / Fri Apr 13 00:40:44 2018
GPGPU-Sim PTX: 275300000 instructions simulated : ctaid=(7,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3376000  inst.: 271051262 (ipc=80.3) sim_rate=92508 (inst/sec) elapsed = 0:0:48:50 / Fri Apr 13 00:40:45 2018
GPGPU-Sim PTX: 275400000 instructions simulated : ctaid=(5,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3377500  inst.: 271149158 (ipc=80.3) sim_rate=92510 (inst/sec) elapsed = 0:0:48:51 / Fri Apr 13 00:40:46 2018
GPGPU-Sim PTX: 275500000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3378500  inst.: 271208424 (ipc=80.3) sim_rate=92499 (inst/sec) elapsed = 0:0:48:52 / Fri Apr 13 00:40:47 2018
GPGPU-Sim uArch: cycles simulated: 3379500  inst.: 271279401 (ipc=80.3) sim_rate=92492 (inst/sec) elapsed = 0:0:48:53 / Fri Apr 13 00:40:48 2018
GPGPU-Sim PTX: 275600000 instructions simulated : ctaid=(4,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3380500  inst.: 271347965 (ipc=80.3) sim_rate=92483 (inst/sec) elapsed = 0:0:48:54 / Fri Apr 13 00:40:49 2018
GPGPU-Sim PTX: 275700000 instructions simulated : ctaid=(2,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3382000  inst.: 271449660 (ipc=80.3) sim_rate=92487 (inst/sec) elapsed = 0:0:48:55 / Fri Apr 13 00:40:50 2018
GPGPU-Sim PTX: 275800000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3383000  inst.: 271506237 (ipc=80.3) sim_rate=92474 (inst/sec) elapsed = 0:0:48:56 / Fri Apr 13 00:40:51 2018
GPGPU-Sim uArch: cycles simulated: 3384000  inst.: 271570718 (ipc=80.3) sim_rate=92465 (inst/sec) elapsed = 0:0:48:57 / Fri Apr 13 00:40:52 2018
GPGPU-Sim PTX: 275900000 instructions simulated : ctaid=(2,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3385500  inst.: 271662644 (ipc=80.2) sim_rate=92465 (inst/sec) elapsed = 0:0:48:58 / Fri Apr 13 00:40:53 2018
GPGPU-Sim PTX: 276000000 instructions simulated : ctaid=(8,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3386500  inst.: 271726540 (ipc=80.2) sim_rate=92455 (inst/sec) elapsed = 0:0:48:59 / Fri Apr 13 00:40:54 2018
GPGPU-Sim uArch: cycles simulated: 3387500  inst.: 271785951 (ipc=80.2) sim_rate=92444 (inst/sec) elapsed = 0:0:49:00 / Fri Apr 13 00:40:55 2018
GPGPU-Sim PTX: 276100000 instructions simulated : ctaid=(4,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3389000  inst.: 271876579 (ipc=80.2) sim_rate=92443 (inst/sec) elapsed = 0:0:49:01 / Fri Apr 13 00:40:56 2018
GPGPU-Sim PTX: 276200000 instructions simulated : ctaid=(8,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3390000  inst.: 271939473 (ipc=80.2) sim_rate=92433 (inst/sec) elapsed = 0:0:49:02 / Fri Apr 13 00:40:57 2018
GPGPU-Sim PTX: 276300000 instructions simulated : ctaid=(8,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3391000  inst.: 272006028 (ipc=80.2) sim_rate=92424 (inst/sec) elapsed = 0:0:49:03 / Fri Apr 13 00:40:58 2018
GPGPU-Sim PTX: 276400000 instructions simulated : ctaid=(4,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3392500  inst.: 272099756 (ipc=80.2) sim_rate=92425 (inst/sec) elapsed = 0:0:49:04 / Fri Apr 13 00:40:59 2018
GPGPU-Sim uArch: cycles simulated: 3393500  inst.: 272165966 (ipc=80.2) sim_rate=92416 (inst/sec) elapsed = 0:0:49:05 / Fri Apr 13 00:41:00 2018
GPGPU-Sim PTX: 276500000 instructions simulated : ctaid=(8,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3394500  inst.: 272222978 (ipc=80.2) sim_rate=92404 (inst/sec) elapsed = 0:0:49:06 / Fri Apr 13 00:41:01 2018
GPGPU-Sim PTX: 276600000 instructions simulated : ctaid=(3,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3396000  inst.: 272314624 (ipc=80.2) sim_rate=92404 (inst/sec) elapsed = 0:0:49:07 / Fri Apr 13 00:41:02 2018
GPGPU-Sim PTX: 276700000 instructions simulated : ctaid=(8,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3397000  inst.: 272382839 (ipc=80.2) sim_rate=92395 (inst/sec) elapsed = 0:0:49:08 / Fri Apr 13 00:41:03 2018
GPGPU-Sim uArch: cycles simulated: 3398000  inst.: 272434724 (ipc=80.2) sim_rate=92382 (inst/sec) elapsed = 0:0:49:09 / Fri Apr 13 00:41:04 2018
GPGPU-Sim PTX: 276800000 instructions simulated : ctaid=(2,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3399500  inst.: 272530105 (ipc=80.2) sim_rate=92383 (inst/sec) elapsed = 0:0:49:10 / Fri Apr 13 00:41:05 2018
GPGPU-Sim PTX: 276900000 instructions simulated : ctaid=(3,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3400500  inst.: 272588530 (ipc=80.2) sim_rate=92371 (inst/sec) elapsed = 0:0:49:11 / Fri Apr 13 00:41:06 2018
GPGPU-Sim PTX: 277000000 instructions simulated : ctaid=(8,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3402000  inst.: 272688787 (ipc=80.2) sim_rate=92374 (inst/sec) elapsed = 0:0:49:12 / Fri Apr 13 00:41:07 2018
GPGPU-Sim uArch: cycles simulated: 3403000  inst.: 272750653 (ipc=80.2) sim_rate=92363 (inst/sec) elapsed = 0:0:49:13 / Fri Apr 13 00:41:08 2018
GPGPU-Sim PTX: 277100000 instructions simulated : ctaid=(2,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3404000  inst.: 272800363 (ipc=80.1) sim_rate=92349 (inst/sec) elapsed = 0:0:49:14 / Fri Apr 13 00:41:09 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3404015,0), 3 CTAs running
GPGPU-Sim PTX: 277200000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3405500  inst.: 272894874 (ipc=80.1) sim_rate=92350 (inst/sec) elapsed = 0:0:49:15 / Fri Apr 13 00:41:10 2018
GPGPU-Sim uArch: cycles simulated: 3406500  inst.: 272952858 (ipc=80.1) sim_rate=92338 (inst/sec) elapsed = 0:0:49:16 / Fri Apr 13 00:41:11 2018
GPGPU-Sim PTX: 277300000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3407614,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3408000  inst.: 273043548 (ipc=80.1) sim_rate=92338 (inst/sec) elapsed = 0:0:49:17 / Fri Apr 13 00:41:12 2018
GPGPU-Sim PTX: 277400000 instructions simulated : ctaid=(6,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3409000  inst.: 273108875 (ipc=80.1) sim_rate=92328 (inst/sec) elapsed = 0:0:49:18 / Fri Apr 13 00:41:13 2018
GPGPU-Sim PTX: 277500000 instructions simulated : ctaid=(1,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3410500  inst.: 273200598 (ipc=80.1) sim_rate=92328 (inst/sec) elapsed = 0:0:49:19 / Fri Apr 13 00:41:14 2018
GPGPU-Sim PTX: 277600000 instructions simulated : ctaid=(7,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3411500  inst.: 273256793 (ipc=80.1) sim_rate=92316 (inst/sec) elapsed = 0:0:49:20 / Fri Apr 13 00:41:15 2018
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3412874,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3413000  inst.: 273342613 (ipc=80.1) sim_rate=92314 (inst/sec) elapsed = 0:0:49:21 / Fri Apr 13 00:41:16 2018
GPGPU-Sim PTX: 277700000 instructions simulated : ctaid=(4,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3414000  inst.: 273408505 (ipc=80.1) sim_rate=92305 (inst/sec) elapsed = 0:0:49:22 / Fri Apr 13 00:41:17 2018
GPGPU-Sim PTX: 277800000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3415500  inst.: 273503707 (ipc=80.1) sim_rate=92306 (inst/sec) elapsed = 0:0:49:23 / Fri Apr 13 00:41:18 2018
GPGPU-Sim PTX: 277900000 instructions simulated : ctaid=(8,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3416500  inst.: 273557460 (ipc=80.1) sim_rate=92293 (inst/sec) elapsed = 0:0:49:24 / Fri Apr 13 00:41:19 2018
GPGPU-Sim PTX: 278000000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3418000  inst.: 273648772 (ipc=80.1) sim_rate=92293 (inst/sec) elapsed = 0:0:49:25 / Fri Apr 13 00:41:20 2018
GPGPU-Sim uArch: cycles simulated: 3419000  inst.: 273707106 (ipc=80.1) sim_rate=92281 (inst/sec) elapsed = 0:0:49:26 / Fri Apr 13 00:41:21 2018
GPGPU-Sim PTX: 278100000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3420500  inst.: 273798140 (ipc=80.0) sim_rate=92281 (inst/sec) elapsed = 0:0:49:27 / Fri Apr 13 00:41:22 2018
GPGPU-Sim PTX: 278200000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3421500  inst.: 273855092 (ipc=80.0) sim_rate=92269 (inst/sec) elapsed = 0:0:49:28 / Fri Apr 13 00:41:23 2018
GPGPU-Sim uArch: cycles simulated: 3422500  inst.: 273912196 (ipc=80.0) sim_rate=92257 (inst/sec) elapsed = 0:0:49:29 / Fri Apr 13 00:41:24 2018
GPGPU-Sim PTX: 278300000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3424000  inst.: 274004245 (ipc=80.0) sim_rate=92257 (inst/sec) elapsed = 0:0:49:30 / Fri Apr 13 00:41:25 2018
GPGPU-Sim PTX: 278400000 instructions simulated : ctaid=(4,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3425000  inst.: 274059849 (ipc=80.0) sim_rate=92244 (inst/sec) elapsed = 0:0:49:31 / Fri Apr 13 00:41:26 2018
GPGPU-Sim PTX: 278500000 instructions simulated : ctaid=(2,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3426500  inst.: 274151310 (ipc=80.0) sim_rate=92244 (inst/sec) elapsed = 0:0:49:32 / Fri Apr 13 00:41:27 2018
GPGPU-Sim uArch: cycles simulated: 3427500  inst.: 274199786 (ipc=80.0) sim_rate=92229 (inst/sec) elapsed = 0:0:49:33 / Fri Apr 13 00:41:28 2018
GPGPU-Sim PTX: 278600000 instructions simulated : ctaid=(4,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3429000  inst.: 274290011 (ipc=80.0) sim_rate=92229 (inst/sec) elapsed = 0:0:49:34 / Fri Apr 13 00:41:29 2018
GPGPU-Sim PTX: 278700000 instructions simulated : ctaid=(6,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3430000  inst.: 274346002 (ipc=80.0) sim_rate=92217 (inst/sec) elapsed = 0:0:49:35 / Fri Apr 13 00:41:30 2018
GPGPU-Sim PTX: 278800000 instructions simulated : ctaid=(2,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3431500  inst.: 274433712 (ipc=80.0) sim_rate=92215 (inst/sec) elapsed = 0:0:49:36 / Fri Apr 13 00:41:31 2018
GPGPU-Sim uArch: cycles simulated: 3432500  inst.: 274491065 (ipc=80.0) sim_rate=92203 (inst/sec) elapsed = 0:0:49:37 / Fri Apr 13 00:41:32 2018
GPGPU-Sim PTX: 278900000 instructions simulated : ctaid=(1,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3434000  inst.: 274575673 (ipc=80.0) sim_rate=92201 (inst/sec) elapsed = 0:0:49:38 / Fri Apr 13 00:41:33 2018
GPGPU-Sim PTX: 279000000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3435000  inst.: 274629554 (ipc=80.0) sim_rate=92188 (inst/sec) elapsed = 0:0:49:39 / Fri Apr 13 00:41:34 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3435833,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3436000  inst.: 274685931 (ipc=79.9) sim_rate=92176 (inst/sec) elapsed = 0:0:49:40 / Fri Apr 13 00:41:35 2018
GPGPU-Sim PTX: 279100000 instructions simulated : ctaid=(2,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3437500  inst.: 274770299 (ipc=79.9) sim_rate=92173 (inst/sec) elapsed = 0:0:49:41 / Fri Apr 13 00:41:36 2018
GPGPU-Sim PTX: 279200000 instructions simulated : ctaid=(0,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3439000  inst.: 274861197 (ipc=79.9) sim_rate=92173 (inst/sec) elapsed = 0:0:49:42 / Fri Apr 13 00:41:37 2018
GPGPU-Sim PTX: 279300000 instructions simulated : ctaid=(4,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3440000  inst.: 274918512 (ipc=79.9) sim_rate=92161 (inst/sec) elapsed = 0:0:49:43 / Fri Apr 13 00:41:38 2018
GPGPU-Sim uArch: cycles simulated: 3441500  inst.: 274998067 (ipc=79.9) sim_rate=92157 (inst/sec) elapsed = 0:0:49:44 / Fri Apr 13 00:41:39 2018
GPGPU-Sim PTX: 279400000 instructions simulated : ctaid=(6,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3442500  inst.: 275063663 (ipc=79.9) sim_rate=92148 (inst/sec) elapsed = 0:0:49:45 / Fri Apr 13 00:41:40 2018
GPGPU-Sim PTX: 279500000 instructions simulated : ctaid=(2,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3444000  inst.: 275159703 (ipc=79.9) sim_rate=92149 (inst/sec) elapsed = 0:0:49:46 / Fri Apr 13 00:41:41 2018
GPGPU-Sim PTX: 279600000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3445500  inst.: 275235271 (ipc=79.9) sim_rate=92144 (inst/sec) elapsed = 0:0:49:47 / Fri Apr 13 00:41:42 2018
GPGPU-Sim uArch: cycles simulated: 3446500  inst.: 275286837 (ipc=79.9) sim_rate=92130 (inst/sec) elapsed = 0:0:49:48 / Fri Apr 13 00:41:43 2018
GPGPU-Sim PTX: 279700000 instructions simulated : ctaid=(2,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3448000  inst.: 275375734 (ipc=79.9) sim_rate=92129 (inst/sec) elapsed = 0:0:49:49 / Fri Apr 13 00:41:44 2018
GPGPU-Sim PTX: 279800000 instructions simulated : ctaid=(2,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3449000  inst.: 275440277 (ipc=79.9) sim_rate=92120 (inst/sec) elapsed = 0:0:49:50 / Fri Apr 13 00:41:45 2018
GPGPU-Sim PTX: 279900000 instructions simulated : ctaid=(5,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3450000  inst.: 275501854 (ipc=79.9) sim_rate=92110 (inst/sec) elapsed = 0:0:49:51 / Fri Apr 13 00:41:46 2018
GPGPU-Sim uArch: cycles simulated: 3451500  inst.: 275585953 (ipc=79.8) sim_rate=92107 (inst/sec) elapsed = 0:0:49:52 / Fri Apr 13 00:41:47 2018
GPGPU-Sim PTX: 280000000 instructions simulated : ctaid=(4,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3453000  inst.: 275678478 (ipc=79.8) sim_rate=92107 (inst/sec) elapsed = 0:0:49:53 / Fri Apr 13 00:41:48 2018
GPGPU-Sim PTX: 280100000 instructions simulated : ctaid=(6,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3454500  inst.: 275762103 (ipc=79.8) sim_rate=92104 (inst/sec) elapsed = 0:0:49:54 / Fri Apr 13 00:41:49 2018
GPGPU-Sim PTX: 280200000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3455500  inst.: 275818474 (ipc=79.8) sim_rate=92092 (inst/sec) elapsed = 0:0:49:55 / Fri Apr 13 00:41:50 2018
GPGPU-Sim PTX: 280300000 instructions simulated : ctaid=(4,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3457000  inst.: 275914673 (ipc=79.8) sim_rate=92094 (inst/sec) elapsed = 0:0:49:56 / Fri Apr 13 00:41:51 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3458036,0), 2 CTAs running
GPGPU-Sim PTX: 280400000 instructions simulated : ctaid=(8,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3458500  inst.: 275995383 (ipc=79.8) sim_rate=92090 (inst/sec) elapsed = 0:0:49:57 / Fri Apr 13 00:41:52 2018
GPGPU-Sim uArch: cycles simulated: 3460000  inst.: 276073265 (ipc=79.8) sim_rate=92085 (inst/sec) elapsed = 0:0:49:58 / Fri Apr 13 00:41:53 2018
GPGPU-Sim PTX: 280500000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3461500  inst.: 276156597 (ipc=79.8) sim_rate=92082 (inst/sec) elapsed = 0:0:49:59 / Fri Apr 13 00:41:54 2018
GPGPU-Sim PTX: 280600000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3462500  inst.: 276211586 (ipc=79.8) sim_rate=92070 (inst/sec) elapsed = 0:0:50:00 / Fri Apr 13 00:41:55 2018
GPGPU-Sim PTX: 280700000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3464000  inst.: 276297998 (ipc=79.8) sim_rate=92068 (inst/sec) elapsed = 0:0:50:01 / Fri Apr 13 00:41:56 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3465144,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3465500  inst.: 276376822 (ipc=79.8) sim_rate=92064 (inst/sec) elapsed = 0:0:50:02 / Fri Apr 13 00:41:57 2018
GPGPU-Sim PTX: 280800000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3467000  inst.: 276453801 (ipc=79.7) sim_rate=92059 (inst/sec) elapsed = 0:0:50:03 / Fri Apr 13 00:41:58 2018
GPGPU-Sim PTX: 280900000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3468000  inst.: 276512079 (ipc=79.7) sim_rate=92047 (inst/sec) elapsed = 0:0:50:04 / Fri Apr 13 00:41:59 2018
GPGPU-Sim PTX: 281000000 instructions simulated : ctaid=(3,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3469500  inst.: 276597220 (ipc=79.7) sim_rate=92045 (inst/sec) elapsed = 0:0:50:05 / Fri Apr 13 00:42:00 2018
GPGPU-Sim PTX: 281100000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3471000  inst.: 276688175 (ipc=79.7) sim_rate=92045 (inst/sec) elapsed = 0:0:50:06 / Fri Apr 13 00:42:01 2018
GPGPU-Sim uArch: cycles simulated: 3472500  inst.: 276770025 (ipc=79.7) sim_rate=92041 (inst/sec) elapsed = 0:0:50:07 / Fri Apr 13 00:42:02 2018
GPGPU-Sim PTX: 281200000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3474000  inst.: 276853666 (ipc=79.7) sim_rate=92039 (inst/sec) elapsed = 0:0:50:08 / Fri Apr 13 00:42:03 2018
GPGPU-Sim PTX: 281300000 instructions simulated : ctaid=(2,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3475500  inst.: 276934974 (ipc=79.7) sim_rate=92035 (inst/sec) elapsed = 0:0:50:09 / Fri Apr 13 00:42:04 2018
GPGPU-Sim PTX: 281400000 instructions simulated : ctaid=(3,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3477000  inst.: 277012125 (ipc=79.7) sim_rate=92030 (inst/sec) elapsed = 0:0:50:10 / Fri Apr 13 00:42:05 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3477465,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3478000  inst.: 277062618 (ipc=79.7) sim_rate=92016 (inst/sec) elapsed = 0:0:50:11 / Fri Apr 13 00:42:06 2018
GPGPU-Sim PTX: 281500000 instructions simulated : ctaid=(7,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3479500  inst.: 277140771 (ipc=79.6) sim_rate=92012 (inst/sec) elapsed = 0:0:50:12 / Fri Apr 13 00:42:07 2018
GPGPU-Sim PTX: 281600000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3481000  inst.: 277228357 (ipc=79.6) sim_rate=92010 (inst/sec) elapsed = 0:0:50:13 / Fri Apr 13 00:42:08 2018
GPGPU-Sim PTX: 281700000 instructions simulated : ctaid=(1,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3482000  inst.: 277282099 (ipc=79.6) sim_rate=91998 (inst/sec) elapsed = 0:0:50:14 / Fri Apr 13 00:42:09 2018
GPGPU-Sim PTX: 281800000 instructions simulated : ctaid=(6,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3483500  inst.: 277359535 (ipc=79.6) sim_rate=91993 (inst/sec) elapsed = 0:0:50:15 / Fri Apr 13 00:42:10 2018
GPGPU-Sim uArch: cycles simulated: 3485000  inst.: 277451201 (ipc=79.6) sim_rate=91993 (inst/sec) elapsed = 0:0:50:16 / Fri Apr 13 00:42:11 2018
GPGPU-Sim PTX: 281900000 instructions simulated : ctaid=(3,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3486000  inst.: 277503279 (ipc=79.6) sim_rate=91979 (inst/sec) elapsed = 0:0:50:17 / Fri Apr 13 00:42:12 2018
GPGPU-Sim PTX: 282000000 instructions simulated : ctaid=(8,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3487500  inst.: 277586212 (ipc=79.6) sim_rate=91976 (inst/sec) elapsed = 0:0:50:18 / Fri Apr 13 00:42:13 2018
GPGPU-Sim PTX: 282100000 instructions simulated : ctaid=(4,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3489500  inst.: 277683788 (ipc=79.6) sim_rate=91978 (inst/sec) elapsed = 0:0:50:19 / Fri Apr 13 00:42:14 2018
GPGPU-Sim uArch: cycles simulated: 3490500  inst.: 277743400 (ipc=79.6) sim_rate=91968 (inst/sec) elapsed = 0:0:50:20 / Fri Apr 13 00:42:15 2018
GPGPU-Sim PTX: 282200000 instructions simulated : ctaid=(1,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3492000  inst.: 277831520 (ipc=79.6) sim_rate=91966 (inst/sec) elapsed = 0:0:50:21 / Fri Apr 13 00:42:16 2018
GPGPU-Sim PTX: 282300000 instructions simulated : ctaid=(6,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3493500  inst.: 277907076 (ipc=79.5) sim_rate=91961 (inst/sec) elapsed = 0:0:50:22 / Fri Apr 13 00:42:17 2018
GPGPU-Sim PTX: 282400000 instructions simulated : ctaid=(5,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3495000  inst.: 277989967 (ipc=79.5) sim_rate=91958 (inst/sec) elapsed = 0:0:50:23 / Fri Apr 13 00:42:18 2018
GPGPU-Sim PTX: 282500000 instructions simulated : ctaid=(1,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3496500  inst.: 278073309 (ipc=79.5) sim_rate=91955 (inst/sec) elapsed = 0:0:50:24 / Fri Apr 13 00:42:19 2018
GPGPU-Sim PTX: 282600000 instructions simulated : ctaid=(2,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3498000  inst.: 278150993 (ipc=79.5) sim_rate=91950 (inst/sec) elapsed = 0:0:50:25 / Fri Apr 13 00:42:20 2018
GPGPU-Sim uArch: cycles simulated: 3499000  inst.: 278201953 (ipc=79.5) sim_rate=91937 (inst/sec) elapsed = 0:0:50:26 / Fri Apr 13 00:42:21 2018
GPGPU-Sim PTX: 282700000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3500500  inst.: 278284086 (ipc=79.5) sim_rate=91933 (inst/sec) elapsed = 0:0:50:27 / Fri Apr 13 00:42:22 2018
GPGPU-Sim PTX: 282800000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3502000  inst.: 278371357 (ipc=79.5) sim_rate=91932 (inst/sec) elapsed = 0:0:50:28 / Fri Apr 13 00:42:23 2018
GPGPU-Sim PTX: 282900000 instructions simulated : ctaid=(7,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3503500  inst.: 278450154 (ipc=79.5) sim_rate=91928 (inst/sec) elapsed = 0:0:50:29 / Fri Apr 13 00:42:24 2018
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3503916,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3504500  inst.: 278499431 (ipc=79.5) sim_rate=91914 (inst/sec) elapsed = 0:0:50:30 / Fri Apr 13 00:42:25 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3504699,0), 2 CTAs running
GPGPU-Sim PTX: 283000000 instructions simulated : ctaid=(2,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3506000  inst.: 278577422 (ipc=79.5) sim_rate=91909 (inst/sec) elapsed = 0:0:50:31 / Fri Apr 13 00:42:26 2018
GPGPU-Sim PTX: 283100000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3507500  inst.: 278659829 (ipc=79.4) sim_rate=91906 (inst/sec) elapsed = 0:0:50:32 / Fri Apr 13 00:42:27 2018
GPGPU-Sim PTX: 283200000 instructions simulated : ctaid=(2,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3509000  inst.: 278740084 (ipc=79.4) sim_rate=91902 (inst/sec) elapsed = 0:0:50:33 / Fri Apr 13 00:42:28 2018
GPGPU-Sim uArch: cycles simulated: 3510000  inst.: 278794424 (ipc=79.4) sim_rate=91890 (inst/sec) elapsed = 0:0:50:34 / Fri Apr 13 00:42:29 2018
GPGPU-Sim PTX: 283300000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3511500  inst.: 278878223 (ipc=79.4) sim_rate=91887 (inst/sec) elapsed = 0:0:50:35 / Fri Apr 13 00:42:30 2018
GPGPU-Sim PTX: 283400000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3513000  inst.: 278956114 (ipc=79.4) sim_rate=91882 (inst/sec) elapsed = 0:0:50:36 / Fri Apr 13 00:42:31 2018
GPGPU-Sim PTX: 283500000 instructions simulated : ctaid=(1,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3514500  inst.: 279026019 (ipc=79.4) sim_rate=91875 (inst/sec) elapsed = 0:0:50:37 / Fri Apr 13 00:42:32 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3515844,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3516000  inst.: 279104828 (ipc=79.4) sim_rate=91871 (inst/sec) elapsed = 0:0:50:38 / Fri Apr 13 00:42:33 2018
GPGPU-Sim PTX: 283600000 instructions simulated : ctaid=(1,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3517000  inst.: 279158165 (ipc=79.4) sim_rate=91858 (inst/sec) elapsed = 0:0:50:39 / Fri Apr 13 00:42:34 2018
GPGPU-Sim PTX: 283700000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3518500  inst.: 279236550 (ipc=79.4) sim_rate=91854 (inst/sec) elapsed = 0:0:50:40 / Fri Apr 13 00:42:35 2018
GPGPU-Sim uArch: cycles simulated: 3519500  inst.: 279287980 (ipc=79.4) sim_rate=91840 (inst/sec) elapsed = 0:0:50:41 / Fri Apr 13 00:42:36 2018
GPGPU-Sim PTX: 283800000 instructions simulated : ctaid=(6,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3521000  inst.: 279363837 (ipc=79.3) sim_rate=91835 (inst/sec) elapsed = 0:0:50:42 / Fri Apr 13 00:42:37 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3521035,0), 3 CTAs running
GPGPU-Sim PTX: 283900000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3522500  inst.: 279440774 (ipc=79.3) sim_rate=91830 (inst/sec) elapsed = 0:0:50:43 / Fri Apr 13 00:42:38 2018
GPGPU-Sim PTX: 284000000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3524000  inst.: 279518499 (ipc=79.3) sim_rate=91826 (inst/sec) elapsed = 0:0:50:44 / Fri Apr 13 00:42:39 2018
GPGPU-Sim uArch: cycles simulated: 3525500  inst.: 279599549 (ipc=79.3) sim_rate=91822 (inst/sec) elapsed = 0:0:50:45 / Fri Apr 13 00:42:40 2018
GPGPU-Sim PTX: 284100000 instructions simulated : ctaid=(5,0,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3526965,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3527000  inst.: 279663211 (ipc=79.3) sim_rate=91813 (inst/sec) elapsed = 0:0:50:46 / Fri Apr 13 00:42:41 2018
GPGPU-Sim PTX: 284200000 instructions simulated : ctaid=(4,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3528500  inst.: 279736004 (ipc=79.3) sim_rate=91807 (inst/sec) elapsed = 0:0:50:47 / Fri Apr 13 00:42:42 2018
GPGPU-Sim PTX: 284300000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3530000  inst.: 279816777 (ipc=79.3) sim_rate=91803 (inst/sec) elapsed = 0:0:50:48 / Fri Apr 13 00:42:43 2018
GPGPU-Sim uArch: cycles simulated: 3531500  inst.: 279889413 (ipc=79.3) sim_rate=91797 (inst/sec) elapsed = 0:0:50:49 / Fri Apr 13 00:42:44 2018
GPGPU-Sim PTX: 284400000 instructions simulated : ctaid=(6,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3533000  inst.: 279953227 (ipc=79.2) sim_rate=91787 (inst/sec) elapsed = 0:0:50:50 / Fri Apr 13 00:42:45 2018
GPGPU-Sim PTX: 284500000 instructions simulated : ctaid=(7,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3534500  inst.: 280023270 (ipc=79.2) sim_rate=91780 (inst/sec) elapsed = 0:0:50:51 / Fri Apr 13 00:42:46 2018
GPGPU-Sim PTX: 284600000 instructions simulated : ctaid=(6,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3536000  inst.: 280103169 (ipc=79.2) sim_rate=91776 (inst/sec) elapsed = 0:0:50:52 / Fri Apr 13 00:42:47 2018
GPGPU-Sim uArch: cycles simulated: 3537500  inst.: 280179518 (ipc=79.2) sim_rate=91771 (inst/sec) elapsed = 0:0:50:53 / Fri Apr 13 00:42:48 2018
GPGPU-Sim PTX: 284700000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3539000  inst.: 280250817 (ipc=79.2) sim_rate=91765 (inst/sec) elapsed = 0:0:50:54 / Fri Apr 13 00:42:49 2018
GPGPU-Sim PTX: 284800000 instructions simulated : ctaid=(6,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3540500  inst.: 280328806 (ipc=79.2) sim_rate=91760 (inst/sec) elapsed = 0:0:50:55 / Fri Apr 13 00:42:50 2018
GPGPU-Sim PTX: 284900000 instructions simulated : ctaid=(3,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3542000  inst.: 280398665 (ipc=79.2) sim_rate=91753 (inst/sec) elapsed = 0:0:50:56 / Fri Apr 13 00:42:51 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3542771,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3543270,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3543500  inst.: 280463997 (ipc=79.1) sim_rate=91744 (inst/sec) elapsed = 0:0:50:57 / Fri Apr 13 00:42:52 2018
GPGPU-Sim PTX: 285000000 instructions simulated : ctaid=(6,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3545000  inst.: 280542745 (ipc=79.1) sim_rate=91740 (inst/sec) elapsed = 0:0:50:58 / Fri Apr 13 00:42:53 2018
GPGPU-Sim PTX: 285100000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3547000  inst.: 280635614 (ipc=79.1) sim_rate=91740 (inst/sec) elapsed = 0:0:50:59 / Fri Apr 13 00:42:54 2018
GPGPU-Sim PTX: 285200000 instructions simulated : ctaid=(6,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3548500  inst.: 280699554 (ipc=79.1) sim_rate=91731 (inst/sec) elapsed = 0:0:51:00 / Fri Apr 13 00:42:55 2018
GPGPU-Sim uArch: cycles simulated: 3550000  inst.: 280778422 (ipc=79.1) sim_rate=91727 (inst/sec) elapsed = 0:0:51:01 / Fri Apr 13 00:42:56 2018
GPGPU-Sim PTX: 285300000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3551007,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3551500  inst.: 280845899 (ipc=79.1) sim_rate=91719 (inst/sec) elapsed = 0:0:51:02 / Fri Apr 13 00:42:57 2018
GPGPU-Sim PTX: 285400000 instructions simulated : ctaid=(7,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3553000  inst.: 280921305 (ipc=79.1) sim_rate=91714 (inst/sec) elapsed = 0:0:51:03 / Fri Apr 13 00:42:58 2018
GPGPU-Sim PTX: 285500000 instructions simulated : ctaid=(0,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3554500  inst.: 280995327 (ipc=79.1) sim_rate=91708 (inst/sec) elapsed = 0:0:51:04 / Fri Apr 13 00:42:59 2018
GPGPU-Sim uArch: cycles simulated: 3556000  inst.: 281065188 (ipc=79.0) sim_rate=91701 (inst/sec) elapsed = 0:0:51:05 / Fri Apr 13 00:43:00 2018
GPGPU-Sim PTX: 285600000 instructions simulated : ctaid=(7,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3557500  inst.: 281128010 (ipc=79.0) sim_rate=91692 (inst/sec) elapsed = 0:0:51:06 / Fri Apr 13 00:43:01 2018
GPGPU-Sim PTX: 285700000 instructions simulated : ctaid=(3,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3559000  inst.: 281200393 (ipc=79.0) sim_rate=91685 (inst/sec) elapsed = 0:0:51:07 / Fri Apr 13 00:43:02 2018
GPGPU-Sim PTX: 285800000 instructions simulated : ctaid=(2,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3560500  inst.: 281276964 (ipc=79.0) sim_rate=91680 (inst/sec) elapsed = 0:0:51:08 / Fri Apr 13 00:43:03 2018
GPGPU-Sim uArch: cycles simulated: 3562000  inst.: 281345159 (ipc=79.0) sim_rate=91673 (inst/sec) elapsed = 0:0:51:09 / Fri Apr 13 00:43:04 2018
GPGPU-Sim PTX: 285900000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3563500  inst.: 281407140 (ipc=79.0) sim_rate=91663 (inst/sec) elapsed = 0:0:51:10 / Fri Apr 13 00:43:05 2018
GPGPU-Sim PTX: 286000000 instructions simulated : ctaid=(3,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3565000  inst.: 281483088 (ipc=79.0) sim_rate=91658 (inst/sec) elapsed = 0:0:51:11 / Fri Apr 13 00:43:06 2018
GPGPU-Sim uArch: cycles simulated: 3566000  inst.: 281530168 (ipc=78.9) sim_rate=91643 (inst/sec) elapsed = 0:0:51:12 / Fri Apr 13 00:43:07 2018
GPGPU-Sim PTX: 286100000 instructions simulated : ctaid=(6,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3567500  inst.: 281607147 (ipc=78.9) sim_rate=91639 (inst/sec) elapsed = 0:0:51:13 / Fri Apr 13 00:43:08 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3567738,0), 3 CTAs running
GPGPU-Sim PTX: 286200000 instructions simulated : ctaid=(1,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3569000  inst.: 281683689 (ipc=78.9) sim_rate=91634 (inst/sec) elapsed = 0:0:51:14 / Fri Apr 13 00:43:09 2018
GPGPU-Sim uArch: cycles simulated: 3570500  inst.: 281752768 (ipc=78.9) sim_rate=91626 (inst/sec) elapsed = 0:0:51:15 / Fri Apr 13 00:43:10 2018
GPGPU-Sim PTX: 286300000 instructions simulated : ctaid=(2,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3572000  inst.: 281826071 (ipc=78.9) sim_rate=91620 (inst/sec) elapsed = 0:0:51:16 / Fri Apr 13 00:43:11 2018
GPGPU-Sim PTX: 286400000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3573450,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3573500  inst.: 281898283 (ipc=78.9) sim_rate=91614 (inst/sec) elapsed = 0:0:51:17 / Fri Apr 13 00:43:12 2018
GPGPU-Sim PTX: 286500000 instructions simulated : ctaid=(1,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3575000  inst.: 281970049 (ipc=78.9) sim_rate=91608 (inst/sec) elapsed = 0:0:51:18 / Fri Apr 13 00:43:13 2018
GPGPU-Sim PTX: 286600000 instructions simulated : ctaid=(6,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3577000  inst.: 282068219 (ipc=78.9) sim_rate=91610 (inst/sec) elapsed = 0:0:51:19 / Fri Apr 13 00:43:14 2018
GPGPU-Sim uArch: cycles simulated: 3578500  inst.: 282141116 (ipc=78.8) sim_rate=91604 (inst/sec) elapsed = 0:0:51:20 / Fri Apr 13 00:43:15 2018
GPGPU-Sim PTX: 286700000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3580000  inst.: 282210632 (ipc=78.8) sim_rate=91597 (inst/sec) elapsed = 0:0:51:21 / Fri Apr 13 00:43:16 2018
GPGPU-Sim PTX: 286800000 instructions simulated : ctaid=(4,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3581500  inst.: 282277027 (ipc=78.8) sim_rate=91588 (inst/sec) elapsed = 0:0:51:22 / Fri Apr 13 00:43:17 2018
GPGPU-Sim PTX: 286900000 instructions simulated : ctaid=(7,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3583000  inst.: 282347352 (ipc=78.8) sim_rate=91582 (inst/sec) elapsed = 0:0:51:23 / Fri Apr 13 00:43:18 2018
GPGPU-Sim uArch: cycles simulated: 3585000  inst.: 282430510 (ipc=78.8) sim_rate=91579 (inst/sec) elapsed = 0:0:51:24 / Fri Apr 13 00:43:19 2018
GPGPU-Sim PTX: 287000000 instructions simulated : ctaid=(8,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3586500  inst.: 282498060 (ipc=78.8) sim_rate=91571 (inst/sec) elapsed = 0:0:51:25 / Fri Apr 13 00:43:20 2018
GPGPU-Sim PTX: 287100000 instructions simulated : ctaid=(6,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3588000  inst.: 282564988 (ipc=78.8) sim_rate=91563 (inst/sec) elapsed = 0:0:51:26 / Fri Apr 13 00:43:21 2018
GPGPU-Sim uArch: cycles simulated: 3589000  inst.: 282613666 (ipc=78.7) sim_rate=91549 (inst/sec) elapsed = 0:0:51:27 / Fri Apr 13 00:43:22 2018
GPGPU-Sim PTX: 287200000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3590500  inst.: 282682785 (ipc=78.7) sim_rate=91542 (inst/sec) elapsed = 0:0:51:28 / Fri Apr 13 00:43:23 2018
GPGPU-Sim PTX: 287300000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3592000  inst.: 282752735 (ipc=78.7) sim_rate=91535 (inst/sec) elapsed = 0:0:51:29 / Fri Apr 13 00:43:24 2018
GPGPU-Sim uArch: cycles simulated: 3593500  inst.: 282829070 (ipc=78.7) sim_rate=91530 (inst/sec) elapsed = 0:0:51:30 / Fri Apr 13 00:43:25 2018
GPGPU-Sim PTX: 287400000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3595000  inst.: 282894998 (ipc=78.7) sim_rate=91522 (inst/sec) elapsed = 0:0:51:31 / Fri Apr 13 00:43:26 2018
GPGPU-Sim PTX: 287500000 instructions simulated : ctaid=(3,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3596500  inst.: 282969213 (ipc=78.7) sim_rate=91516 (inst/sec) elapsed = 0:0:51:32 / Fri Apr 13 00:43:27 2018
GPGPU-Sim uArch: cycles simulated: 3597500  inst.: 283009899 (ipc=78.7) sim_rate=91500 (inst/sec) elapsed = 0:0:51:33 / Fri Apr 13 00:43:28 2018
GPGPU-Sim PTX: 287600000 instructions simulated : ctaid=(6,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3599000  inst.: 283079309 (ipc=78.7) sim_rate=91492 (inst/sec) elapsed = 0:0:51:34 / Fri Apr 13 00:43:29 2018
GPGPU-Sim PTX: 287700000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3600500  inst.: 283146167 (ipc=78.6) sim_rate=91485 (inst/sec) elapsed = 0:0:51:35 / Fri Apr 13 00:43:30 2018
GPGPU-Sim uArch: cycles simulated: 3601500  inst.: 283192916 (ipc=78.6) sim_rate=91470 (inst/sec) elapsed = 0:0:51:36 / Fri Apr 13 00:43:31 2018
GPGPU-Sim PTX: 287800000 instructions simulated : ctaid=(2,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3603500  inst.: 283280500 (ipc=78.6) sim_rate=91469 (inst/sec) elapsed = 0:0:51:37 / Fri Apr 13 00:43:32 2018
GPGPU-Sim PTX: 287900000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3604500  inst.: 283326536 (ipc=78.6) sim_rate=91454 (inst/sec) elapsed = 0:0:51:38 / Fri Apr 13 00:43:33 2018
GPGPU-Sim uArch: cycles simulated: 3606000  inst.: 283395688 (ipc=78.6) sim_rate=91447 (inst/sec) elapsed = 0:0:51:39 / Fri Apr 13 00:43:34 2018
GPGPU-Sim PTX: 288000000 instructions simulated : ctaid=(8,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3607500  inst.: 283460148 (ipc=78.6) sim_rate=91438 (inst/sec) elapsed = 0:0:51:40 / Fri Apr 13 00:43:35 2018
GPGPU-Sim uArch: cycles simulated: 3608500  inst.: 283504727 (ipc=78.6) sim_rate=91423 (inst/sec) elapsed = 0:0:51:41 / Fri Apr 13 00:43:36 2018
GPGPU-Sim PTX: 288100000 instructions simulated : ctaid=(3,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3610500  inst.: 283600992 (ipc=78.5) sim_rate=91425 (inst/sec) elapsed = 0:0:51:42 / Fri Apr 13 00:43:37 2018
GPGPU-Sim PTX: 288200000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3612000  inst.: 283665966 (ipc=78.5) sim_rate=91416 (inst/sec) elapsed = 0:0:51:43 / Fri Apr 13 00:43:38 2018
GPGPU-Sim PTX: 288300000 instructions simulated : ctaid=(6,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3613500  inst.: 283733288 (ipc=78.5) sim_rate=91408 (inst/sec) elapsed = 0:0:51:44 / Fri Apr 13 00:43:39 2018
GPGPU-Sim uArch: cycles simulated: 3615000  inst.: 283797332 (ipc=78.5) sim_rate=91400 (inst/sec) elapsed = 0:0:51:45 / Fri Apr 13 00:43:40 2018
GPGPU-Sim PTX: 288400000 instructions simulated : ctaid=(3,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3617000  inst.: 283887762 (ipc=78.5) sim_rate=91399 (inst/sec) elapsed = 0:0:51:46 / Fri Apr 13 00:43:41 2018
GPGPU-Sim PTX: 288500000 instructions simulated : ctaid=(4,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3618000  inst.: 283933435 (ipc=78.5) sim_rate=91385 (inst/sec) elapsed = 0:0:51:47 / Fri Apr 13 00:43:42 2018
GPGPU-Sim uArch: cycles simulated: 3619500  inst.: 283997615 (ipc=78.5) sim_rate=91376 (inst/sec) elapsed = 0:0:51:48 / Fri Apr 13 00:43:43 2018
GPGPU-Sim PTX: 288600000 instructions simulated : ctaid=(3,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3621500  inst.: 284089672 (ipc=78.4) sim_rate=91376 (inst/sec) elapsed = 0:0:51:49 / Fri Apr 13 00:43:44 2018
GPGPU-Sim PTX: 288700000 instructions simulated : ctaid=(4,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3623000  inst.: 284163577 (ipc=78.4) sim_rate=91370 (inst/sec) elapsed = 0:0:51:50 / Fri Apr 13 00:43:45 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3623489,0), 3 CTAs running
GPGPU-Sim PTX: 288800000 instructions simulated : ctaid=(5,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3624500  inst.: 284226528 (ipc=78.4) sim_rate=91361 (inst/sec) elapsed = 0:0:51:51 / Fri Apr 13 00:43:46 2018
GPGPU-Sim uArch: cycles simulated: 3626000  inst.: 284293343 (ipc=78.4) sim_rate=91353 (inst/sec) elapsed = 0:0:51:52 / Fri Apr 13 00:43:47 2018
GPGPU-Sim PTX: 288900000 instructions simulated : ctaid=(7,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3627500  inst.: 284365880 (ipc=78.4) sim_rate=91347 (inst/sec) elapsed = 0:0:51:53 / Fri Apr 13 00:43:48 2018
GPGPU-Sim PTX: 289000000 instructions simulated : ctaid=(8,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3629000  inst.: 284433453 (ipc=78.4) sim_rate=91340 (inst/sec) elapsed = 0:0:51:54 / Fri Apr 13 00:43:49 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3629522,0), 2 CTAs running
GPGPU-Sim PTX: 289100000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3630500  inst.: 284500775 (ipc=78.4) sim_rate=91332 (inst/sec) elapsed = 0:0:51:55 / Fri Apr 13 00:43:50 2018
GPGPU-Sim uArch: cycles simulated: 3632000  inst.: 284564079 (ipc=78.3) sim_rate=91323 (inst/sec) elapsed = 0:0:51:56 / Fri Apr 13 00:43:51 2018
GPGPU-Sim PTX: 289200000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3633500  inst.: 284647853 (ipc=78.3) sim_rate=91321 (inst/sec) elapsed = 0:0:51:57 / Fri Apr 13 00:43:52 2018
GPGPU-Sim PTX: 289300000 instructions simulated : ctaid=(2,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3635000  inst.: 284712579 (ipc=78.3) sim_rate=91312 (inst/sec) elapsed = 0:0:51:58 / Fri Apr 13 00:43:53 2018
GPGPU-Sim uArch: cycles simulated: 3636500  inst.: 284769978 (ipc=78.3) sim_rate=91301 (inst/sec) elapsed = 0:0:51:59 / Fri Apr 13 00:43:54 2018
GPGPU-Sim PTX: 289400000 instructions simulated : ctaid=(2,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3638000  inst.: 284848559 (ipc=78.3) sim_rate=91297 (inst/sec) elapsed = 0:0:52:00 / Fri Apr 13 00:43:55 2018
GPGPU-Sim PTX: 289500000 instructions simulated : ctaid=(6,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3639500  inst.: 284919078 (ipc=78.3) sim_rate=91290 (inst/sec) elapsed = 0:0:52:01 / Fri Apr 13 00:43:56 2018
GPGPU-Sim PTX: 289600000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3641000  inst.: 284994446 (ipc=78.3) sim_rate=91285 (inst/sec) elapsed = 0:0:52:02 / Fri Apr 13 00:43:57 2018
GPGPU-Sim uArch: cycles simulated: 3642000  inst.: 285039806 (ipc=78.3) sim_rate=91271 (inst/sec) elapsed = 0:0:52:03 / Fri Apr 13 00:43:58 2018
GPGPU-Sim PTX: 289700000 instructions simulated : ctaid=(7,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3643500  inst.: 285105155 (ipc=78.3) sim_rate=91262 (inst/sec) elapsed = 0:0:52:04 / Fri Apr 13 00:43:59 2018
GPGPU-Sim PTX: 289800000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3645000  inst.: 285178261 (ipc=78.2) sim_rate=91257 (inst/sec) elapsed = 0:0:52:05 / Fri Apr 13 00:44:00 2018
GPGPU-Sim uArch: cycles simulated: 3646500  inst.: 285246365 (ipc=78.2) sim_rate=91249 (inst/sec) elapsed = 0:0:52:06 / Fri Apr 13 00:44:01 2018
GPGPU-Sim PTX: 289900000 instructions simulated : ctaid=(6,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3648000  inst.: 285315262 (ipc=78.2) sim_rate=91242 (inst/sec) elapsed = 0:0:52:07 / Fri Apr 13 00:44:02 2018
GPGPU-Sim PTX: 290000000 instructions simulated : ctaid=(3,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3649500  inst.: 285376355 (ipc=78.2) sim_rate=91232 (inst/sec) elapsed = 0:0:52:08 / Fri Apr 13 00:44:03 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3650498,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3651000  inst.: 285443196 (ipc=78.2) sim_rate=91225 (inst/sec) elapsed = 0:0:52:09 / Fri Apr 13 00:44:04 2018
GPGPU-Sim PTX: 290100000 instructions simulated : ctaid=(6,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3653000  inst.: 285534573 (ipc=78.2) sim_rate=91225 (inst/sec) elapsed = 0:0:52:10 / Fri Apr 13 00:44:05 2018
GPGPU-Sim PTX: 290200000 instructions simulated : ctaid=(2,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3654500  inst.: 285604456 (ipc=78.2) sim_rate=91218 (inst/sec) elapsed = 0:0:52:11 / Fri Apr 13 00:44:06 2018
GPGPU-Sim PTX: 290300000 instructions simulated : ctaid=(4,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3656000  inst.: 285667871 (ipc=78.1) sim_rate=91209 (inst/sec) elapsed = 0:0:52:12 / Fri Apr 13 00:44:07 2018
GPGPU-Sim uArch: cycles simulated: 3657500  inst.: 285735171 (ipc=78.1) sim_rate=91201 (inst/sec) elapsed = 0:0:52:13 / Fri Apr 13 00:44:08 2018
GPGPU-Sim PTX: 290400000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3659500  inst.: 285820928 (ipc=78.1) sim_rate=91200 (inst/sec) elapsed = 0:0:52:14 / Fri Apr 13 00:44:09 2018
GPGPU-Sim PTX: 290500000 instructions simulated : ctaid=(5,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3661000  inst.: 285884086 (ipc=78.1) sim_rate=91191 (inst/sec) elapsed = 0:0:52:15 / Fri Apr 13 00:44:10 2018
GPGPU-Sim uArch: cycles simulated: 3662500  inst.: 285949679 (ipc=78.1) sim_rate=91182 (inst/sec) elapsed = 0:0:52:16 / Fri Apr 13 00:44:11 2018
GPGPU-Sim PTX: 290600000 instructions simulated : ctaid=(6,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3664000  inst.: 286018148 (ipc=78.1) sim_rate=91175 (inst/sec) elapsed = 0:0:52:17 / Fri Apr 13 00:44:12 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3664074,0), 2 CTAs running
GPGPU-Sim PTX: 290700000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3665500  inst.: 286085816 (ipc=78.0) sim_rate=91168 (inst/sec) elapsed = 0:0:52:18 / Fri Apr 13 00:44:13 2018
GPGPU-Sim uArch: cycles simulated: 3667000  inst.: 286147192 (ipc=78.0) sim_rate=91158 (inst/sec) elapsed = 0:0:52:19 / Fri Apr 13 00:44:14 2018
GPGPU-Sim PTX: 290800000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3668500  inst.: 286208002 (ipc=78.0) sim_rate=91149 (inst/sec) elapsed = 0:0:52:20 / Fri Apr 13 00:44:15 2018
GPGPU-Sim PTX: 290900000 instructions simulated : ctaid=(6,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3670000  inst.: 286271508 (ipc=78.0) sim_rate=91140 (inst/sec) elapsed = 0:0:52:21 / Fri Apr 13 00:44:16 2018
GPGPU-Sim uArch: cycles simulated: 3671500  inst.: 286340613 (ipc=78.0) sim_rate=91133 (inst/sec) elapsed = 0:0:52:22 / Fri Apr 13 00:44:17 2018
GPGPU-Sim PTX: 291000000 instructions simulated : ctaid=(3,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3673000  inst.: 286398295 (ipc=78.0) sim_rate=91122 (inst/sec) elapsed = 0:0:52:23 / Fri Apr 13 00:44:18 2018
GPGPU-Sim PTX: 291100000 instructions simulated : ctaid=(1,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3674500  inst.: 286466109 (ipc=78.0) sim_rate=91115 (inst/sec) elapsed = 0:0:52:24 / Fri Apr 13 00:44:19 2018
GPGPU-Sim uArch: cycles simulated: 3676000  inst.: 286535442 (ipc=77.9) sim_rate=91108 (inst/sec) elapsed = 0:0:52:25 / Fri Apr 13 00:44:20 2018
GPGPU-Sim PTX: 291200000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3677500  inst.: 286604370 (ipc=77.9) sim_rate=91101 (inst/sec) elapsed = 0:0:52:26 / Fri Apr 13 00:44:21 2018
GPGPU-Sim PTX: 291300000 instructions simulated : ctaid=(1,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3679000  inst.: 286667636 (ipc=77.9) sim_rate=91092 (inst/sec) elapsed = 0:0:52:27 / Fri Apr 13 00:44:22 2018
GPGPU-Sim uArch: cycles simulated: 3680500  inst.: 286732547 (ipc=77.9) sim_rate=91084 (inst/sec) elapsed = 0:0:52:28 / Fri Apr 13 00:44:23 2018
GPGPU-Sim PTX: 291400000 instructions simulated : ctaid=(3,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3682000  inst.: 286798151 (ipc=77.9) sim_rate=91075 (inst/sec) elapsed = 0:0:52:29 / Fri Apr 13 00:44:24 2018
GPGPU-Sim PTX: 291500000 instructions simulated : ctaid=(3,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3684000  inst.: 286878312 (ipc=77.9) sim_rate=91072 (inst/sec) elapsed = 0:0:52:30 / Fri Apr 13 00:44:25 2018
GPGPU-Sim uArch: cycles simulated: 3685500  inst.: 286930631 (ipc=77.9) sim_rate=91060 (inst/sec) elapsed = 0:0:52:31 / Fri Apr 13 00:44:26 2018
GPGPU-Sim PTX: 291600000 instructions simulated : ctaid=(3,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3687000  inst.: 286995903 (ipc=77.8) sim_rate=91051 (inst/sec) elapsed = 0:0:52:32 / Fri Apr 13 00:44:27 2018
GPGPU-Sim PTX: 291700000 instructions simulated : ctaid=(3,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3688500  inst.: 287062879 (ipc=77.8) sim_rate=91044 (inst/sec) elapsed = 0:0:52:33 / Fri Apr 13 00:44:28 2018
GPGPU-Sim uArch: cycles simulated: 3690000  inst.: 287129298 (ipc=77.8) sim_rate=91036 (inst/sec) elapsed = 0:0:52:34 / Fri Apr 13 00:44:29 2018
GPGPU-Sim PTX: 291800000 instructions simulated : ctaid=(1,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3692000  inst.: 287206138 (ipc=77.8) sim_rate=91032 (inst/sec) elapsed = 0:0:52:35 / Fri Apr 13 00:44:30 2018
GPGPU-Sim PTX: 291900000 instructions simulated : ctaid=(2,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3693500  inst.: 287275866 (ipc=77.8) sim_rate=91025 (inst/sec) elapsed = 0:0:52:36 / Fri Apr 13 00:44:31 2018
GPGPU-Sim uArch: cycles simulated: 3694500  inst.: 287323221 (ipc=77.8) sim_rate=91011 (inst/sec) elapsed = 0:0:52:37 / Fri Apr 13 00:44:32 2018
GPGPU-Sim PTX: 292000000 instructions simulated : ctaid=(3,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3696500  inst.: 287413503 (ipc=77.8) sim_rate=91011 (inst/sec) elapsed = 0:0:52:38 / Fri Apr 13 00:44:33 2018
GPGPU-Sim PTX: 292100000 instructions simulated : ctaid=(4,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3698000  inst.: 287477380 (ipc=77.7) sim_rate=91002 (inst/sec) elapsed = 0:0:52:39 / Fri Apr 13 00:44:34 2018
GPGPU-Sim PTX: 292200000 instructions simulated : ctaid=(3,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3700000  inst.: 287572077 (ipc=77.7) sim_rate=91003 (inst/sec) elapsed = 0:0:52:40 / Fri Apr 13 00:44:35 2018
GPGPU-Sim PTX: 292300000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3701500  inst.: 287630152 (ipc=77.7) sim_rate=90993 (inst/sec) elapsed = 0:0:52:41 / Fri Apr 13 00:44:36 2018
GPGPU-Sim uArch: cycles simulated: 3703000  inst.: 287696893 (ipc=77.7) sim_rate=90985 (inst/sec) elapsed = 0:0:52:42 / Fri Apr 13 00:44:37 2018
GPGPU-Sim PTX: 292400000 instructions simulated : ctaid=(7,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3704500  inst.: 287753520 (ipc=77.7) sim_rate=90974 (inst/sec) elapsed = 0:0:52:43 / Fri Apr 13 00:44:38 2018
GPGPU-Sim PTX: 292500000 instructions simulated : ctaid=(3,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3706000  inst.: 287825512 (ipc=77.7) sim_rate=90968 (inst/sec) elapsed = 0:0:52:44 / Fri Apr 13 00:44:39 2018
GPGPU-Sim uArch: cycles simulated: 3707500  inst.: 287889859 (ipc=77.7) sim_rate=90960 (inst/sec) elapsed = 0:0:52:45 / Fri Apr 13 00:44:40 2018
GPGPU-Sim PTX: 292600000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3709000  inst.: 287950625 (ipc=77.6) sim_rate=90950 (inst/sec) elapsed = 0:0:52:46 / Fri Apr 13 00:44:41 2018
GPGPU-Sim PTX: 292700000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3710500  inst.: 288018885 (ipc=77.6) sim_rate=90943 (inst/sec) elapsed = 0:0:52:47 / Fri Apr 13 00:44:42 2018
GPGPU-Sim uArch: cycles simulated: 3712000  inst.: 288079547 (ipc=77.6) sim_rate=90934 (inst/sec) elapsed = 0:0:52:48 / Fri Apr 13 00:44:43 2018
GPGPU-Sim PTX: 292800000 instructions simulated : ctaid=(6,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3713500  inst.: 288143104 (ipc=77.6) sim_rate=90925 (inst/sec) elapsed = 0:0:52:49 / Fri Apr 13 00:44:44 2018
GPGPU-Sim uArch: cycles simulated: 3715000  inst.: 288209986 (ipc=77.6) sim_rate=90917 (inst/sec) elapsed = 0:0:52:50 / Fri Apr 13 00:44:45 2018
GPGPU-Sim PTX: 292900000 instructions simulated : ctaid=(3,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3717000  inst.: 288304193 (ipc=77.6) sim_rate=90919 (inst/sec) elapsed = 0:0:52:51 / Fri Apr 13 00:44:46 2018
GPGPU-Sim PTX: 293000000 instructions simulated : ctaid=(8,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3718500  inst.: 288367701 (ipc=77.5) sim_rate=90910 (inst/sec) elapsed = 0:0:52:52 / Fri Apr 13 00:44:47 2018
GPGPU-Sim PTX: 293100000 instructions simulated : ctaid=(8,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3720000  inst.: 288434616 (ipc=77.5) sim_rate=90902 (inst/sec) elapsed = 0:0:52:53 / Fri Apr 13 00:44:48 2018
GPGPU-Sim uArch: cycles simulated: 3721500  inst.: 288494518 (ipc=77.5) sim_rate=90893 (inst/sec) elapsed = 0:0:52:54 / Fri Apr 13 00:44:49 2018
GPGPU-Sim PTX: 293200000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3721838,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3722878,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3723500  inst.: 288581300 (ipc=77.5) sim_rate=90891 (inst/sec) elapsed = 0:0:52:55 / Fri Apr 13 00:44:50 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3723720,0), 1 CTAs running
GPGPU-Sim PTX: 293300000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3725000  inst.: 288640989 (ipc=77.5) sim_rate=90881 (inst/sec) elapsed = 0:0:52:56 / Fri Apr 13 00:44:51 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3726233,0), 1 CTAs running
GPGPU-Sim PTX: 293400000 instructions simulated : ctaid=(1,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3726500  inst.: 288701825 (ipc=77.5) sim_rate=90872 (inst/sec) elapsed = 0:0:52:57 / Fri Apr 13 00:44:52 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3727863,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3728000  inst.: 288769959 (ipc=77.5) sim_rate=90865 (inst/sec) elapsed = 0:0:52:58 / Fri Apr 13 00:44:53 2018
GPGPU-Sim PTX: 293500000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3729500  inst.: 288828486 (ipc=77.4) sim_rate=90855 (inst/sec) elapsed = 0:0:52:59 / Fri Apr 13 00:44:54 2018
GPGPU-Sim uArch: cycles simulated: 3731000  inst.: 288886772 (ipc=77.4) sim_rate=90844 (inst/sec) elapsed = 0:0:53:00 / Fri Apr 13 00:44:55 2018
GPGPU-Sim PTX: 293600000 instructions simulated : ctaid=(6,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3733000  inst.: 288960627 (ipc=77.4) sim_rate=90839 (inst/sec) elapsed = 0:0:53:01 / Fri Apr 13 00:44:56 2018
GPGPU-Sim PTX: 293700000 instructions simulated : ctaid=(5,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3734500  inst.: 289022987 (ipc=77.4) sim_rate=90830 (inst/sec) elapsed = 0:0:53:02 / Fri Apr 13 00:44:57 2018
GPGPU-Sim uArch: cycles simulated: 3736000  inst.: 289077550 (ipc=77.4) sim_rate=90819 (inst/sec) elapsed = 0:0:53:03 / Fri Apr 13 00:44:58 2018
GPGPU-Sim PTX: 293800000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3737500  inst.: 289140727 (ipc=77.4) sim_rate=90810 (inst/sec) elapsed = 0:0:53:04 / Fri Apr 13 00:44:59 2018
GPGPU-Sim PTX: 293900000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3739000  inst.: 289195639 (ipc=77.3) sim_rate=90799 (inst/sec) elapsed = 0:0:53:05 / Fri Apr 13 00:45:00 2018
GPGPU-Sim uArch: cycles simulated: 3741000  inst.: 289277400 (ipc=77.3) sim_rate=90796 (inst/sec) elapsed = 0:0:53:06 / Fri Apr 13 00:45:01 2018
GPGPU-Sim PTX: 294000000 instructions simulated : ctaid=(6,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3742500  inst.: 289332219 (ipc=77.3) sim_rate=90785 (inst/sec) elapsed = 0:0:53:07 / Fri Apr 13 00:45:02 2018
GPGPU-Sim PTX: 294100000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3744000  inst.: 289393287 (ipc=77.3) sim_rate=90775 (inst/sec) elapsed = 0:0:53:08 / Fri Apr 13 00:45:03 2018
GPGPU-Sim uArch: cycles simulated: 3746000  inst.: 289467700 (ipc=77.3) sim_rate=90770 (inst/sec) elapsed = 0:0:53:09 / Fri Apr 13 00:45:04 2018
GPGPU-Sim PTX: 294200000 instructions simulated : ctaid=(6,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3747500  inst.: 289536350 (ipc=77.3) sim_rate=90763 (inst/sec) elapsed = 0:0:53:10 / Fri Apr 13 00:45:05 2018
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3748695,0), 3 CTAs running
GPGPU-Sim PTX: 294300000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3749000  inst.: 289590286 (ipc=77.2) sim_rate=90752 (inst/sec) elapsed = 0:0:53:11 / Fri Apr 13 00:45:06 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3749319,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3751000  inst.: 289668299 (ipc=77.2) sim_rate=90748 (inst/sec) elapsed = 0:0:53:12 / Fri Apr 13 00:45:07 2018
GPGPU-Sim PTX: 294400000 instructions simulated : ctaid=(5,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3752500  inst.: 289722528 (ipc=77.2) sim_rate=90736 (inst/sec) elapsed = 0:0:53:13 / Fri Apr 13 00:45:08 2018
GPGPU-Sim PTX: 294500000 instructions simulated : ctaid=(7,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3754500  inst.: 289788515 (ipc=77.2) sim_rate=90729 (inst/sec) elapsed = 0:0:53:14 / Fri Apr 13 00:45:09 2018
GPGPU-Sim uArch: cycles simulated: 3756000  inst.: 289845500 (ipc=77.2) sim_rate=90718 (inst/sec) elapsed = 0:0:53:15 / Fri Apr 13 00:45:10 2018
GPGPU-Sim PTX: 294600000 instructions simulated : ctaid=(0,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3758000  inst.: 289915785 (ipc=77.1) sim_rate=90712 (inst/sec) elapsed = 0:0:53:16 / Fri Apr 13 00:45:11 2018
GPGPU-Sim uArch: cycles simulated: 3759500  inst.: 289970810 (ipc=77.1) sim_rate=90700 (inst/sec) elapsed = 0:0:53:17 / Fri Apr 13 00:45:12 2018
GPGPU-Sim PTX: 294700000 instructions simulated : ctaid=(2,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3761500  inst.: 290040355 (ipc=77.1) sim_rate=90694 (inst/sec) elapsed = 0:0:53:18 / Fri Apr 13 00:45:13 2018
GPGPU-Sim PTX: 294800000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3763500  inst.: 290117768 (ipc=77.1) sim_rate=90690 (inst/sec) elapsed = 0:0:53:19 / Fri Apr 13 00:45:14 2018
GPGPU-Sim PTX: 294900000 instructions simulated : ctaid=(6,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3765000  inst.: 290170437 (ipc=77.1) sim_rate=90678 (inst/sec) elapsed = 0:0:53:20 / Fri Apr 13 00:45:15 2018
GPGPU-Sim uArch: cycles simulated: 3766500  inst.: 290225447 (ipc=77.1) sim_rate=90667 (inst/sec) elapsed = 0:0:53:21 / Fri Apr 13 00:45:16 2018
GPGPU-Sim PTX: 295000000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3768500  inst.: 290307771 (ipc=77.0) sim_rate=90664 (inst/sec) elapsed = 0:0:53:22 / Fri Apr 13 00:45:17 2018
GPGPU-Sim PTX: 295100000 instructions simulated : ctaid=(5,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3770000  inst.: 290365661 (ipc=77.0) sim_rate=90654 (inst/sec) elapsed = 0:0:53:23 / Fri Apr 13 00:45:18 2018
GPGPU-Sim uArch: cycles simulated: 3772000  inst.: 290442318 (ipc=77.0) sim_rate=90649 (inst/sec) elapsed = 0:0:53:24 / Fri Apr 13 00:45:19 2018
GPGPU-Sim PTX: 295200000 instructions simulated : ctaid=(6,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3773500  inst.: 290498567 (ipc=77.0) sim_rate=90639 (inst/sec) elapsed = 0:0:53:25 / Fri Apr 13 00:45:20 2018
GPGPU-Sim uArch: cycles simulated: 3775000  inst.: 290552071 (ipc=77.0) sim_rate=90627 (inst/sec) elapsed = 0:0:53:26 / Fri Apr 13 00:45:21 2018
GPGPU-Sim PTX: 295300000 instructions simulated : ctaid=(3,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3777000  inst.: 290631805 (ipc=76.9) sim_rate=90624 (inst/sec) elapsed = 0:0:53:27 / Fri Apr 13 00:45:22 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3777576,0), 2 CTAs running
GPGPU-Sim PTX: 295400000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3778500  inst.: 290689248 (ipc=76.9) sim_rate=90613 (inst/sec) elapsed = 0:0:53:28 / Fri Apr 13 00:45:23 2018
GPGPU-Sim uArch: cycles simulated: 3780000  inst.: 290745924 (ipc=76.9) sim_rate=90603 (inst/sec) elapsed = 0:0:53:29 / Fri Apr 13 00:45:24 2018
GPGPU-Sim PTX: 295500000 instructions simulated : ctaid=(3,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3781500  inst.: 290799836 (ipc=76.9) sim_rate=90591 (inst/sec) elapsed = 0:0:53:30 / Fri Apr 13 00:45:25 2018
GPGPU-Sim PTX: 295600000 instructions simulated : ctaid=(5,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3783500  inst.: 290870791 (ipc=76.9) sim_rate=90585 (inst/sec) elapsed = 0:0:53:31 / Fri Apr 13 00:45:26 2018
GPGPU-Sim uArch: cycles simulated: 3785000  inst.: 290925263 (ipc=76.9) sim_rate=90574 (inst/sec) elapsed = 0:0:53:32 / Fri Apr 13 00:45:27 2018
GPGPU-Sim PTX: 295700000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3787000  inst.: 290993499 (ipc=76.8) sim_rate=90567 (inst/sec) elapsed = 0:0:53:33 / Fri Apr 13 00:45:28 2018
GPGPU-Sim PTX: 295800000 instructions simulated : ctaid=(6,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3788500  inst.: 291049785 (ipc=76.8) sim_rate=90556 (inst/sec) elapsed = 0:0:53:34 / Fri Apr 13 00:45:29 2018
GPGPU-Sim uArch: cycles simulated: 3790500  inst.: 291128281 (ipc=76.8) sim_rate=90553 (inst/sec) elapsed = 0:0:53:35 / Fri Apr 13 00:45:30 2018
GPGPU-Sim PTX: 295900000 instructions simulated : ctaid=(3,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3792000  inst.: 291180732 (ipc=76.8) sim_rate=90541 (inst/sec) elapsed = 0:0:53:36 / Fri Apr 13 00:45:31 2018
GPGPU-Sim PTX: 296000000 instructions simulated : ctaid=(6,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3794000  inst.: 291261541 (ipc=76.8) sim_rate=90538 (inst/sec) elapsed = 0:0:53:37 / Fri Apr 13 00:45:32 2018
GPGPU-Sim uArch: cycles simulated: 3795500  inst.: 291315226 (ipc=76.8) sim_rate=90526 (inst/sec) elapsed = 0:0:53:38 / Fri Apr 13 00:45:33 2018
GPGPU-Sim PTX: 296100000 instructions simulated : ctaid=(7,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3797500  inst.: 291389675 (ipc=76.7) sim_rate=90521 (inst/sec) elapsed = 0:0:53:39 / Fri Apr 13 00:45:34 2018
GPGPU-Sim PTX: 296200000 instructions simulated : ctaid=(2,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3799000  inst.: 291444681 (ipc=76.7) sim_rate=90510 (inst/sec) elapsed = 0:0:53:40 / Fri Apr 13 00:45:35 2018
GPGPU-Sim uArch: cycles simulated: 3800500  inst.: 291498206 (ipc=76.7) sim_rate=90499 (inst/sec) elapsed = 0:0:53:41 / Fri Apr 13 00:45:36 2018
GPGPU-Sim PTX: 296300000 instructions simulated : ctaid=(2,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3802500  inst.: 291568005 (ipc=76.7) sim_rate=90492 (inst/sec) elapsed = 0:0:53:42 / Fri Apr 13 00:45:37 2018
GPGPU-Sim PTX: 296400000 instructions simulated : ctaid=(8,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3804500  inst.: 291644218 (ipc=76.7) sim_rate=90488 (inst/sec) elapsed = 0:0:53:43 / Fri Apr 13 00:45:38 2018
GPGPU-Sim uArch: cycles simulated: 3806000  inst.: 291700843 (ipc=76.6) sim_rate=90477 (inst/sec) elapsed = 0:0:53:44 / Fri Apr 13 00:45:39 2018
GPGPU-Sim PTX: 296500000 instructions simulated : ctaid=(6,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3808000  inst.: 291774314 (ipc=76.6) sim_rate=90472 (inst/sec) elapsed = 0:0:53:45 / Fri Apr 13 00:45:40 2018
GPGPU-Sim uArch: cycles simulated: 3809500  inst.: 291829294 (ipc=76.6) sim_rate=90461 (inst/sec) elapsed = 0:0:53:46 / Fri Apr 13 00:45:41 2018
GPGPU-Sim PTX: 296600000 instructions simulated : ctaid=(3,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3811000  inst.: 291893878 (ipc=76.6) sim_rate=90453 (inst/sec) elapsed = 0:0:53:47 / Fri Apr 13 00:45:42 2018
GPGPU-Sim PTX: 296700000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3813000  inst.: 291962546 (ipc=76.6) sim_rate=90446 (inst/sec) elapsed = 0:0:53:48 / Fri Apr 13 00:45:43 2018
GPGPU-Sim uArch: cycles simulated: 3814500  inst.: 292021818 (ipc=76.6) sim_rate=90437 (inst/sec) elapsed = 0:0:53:49 / Fri Apr 13 00:45:44 2018
GPGPU-Sim PTX: 296800000 instructions simulated : ctaid=(5,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3816500  inst.: 292098590 (ipc=76.5) sim_rate=90433 (inst/sec) elapsed = 0:0:53:50 / Fri Apr 13 00:45:45 2018
GPGPU-Sim PTX: 296900000 instructions simulated : ctaid=(3,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3818000  inst.: 292150702 (ipc=76.5) sim_rate=90421 (inst/sec) elapsed = 0:0:53:51 / Fri Apr 13 00:45:46 2018
GPGPU-Sim PTX: 297000000 instructions simulated : ctaid=(8,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3820000  inst.: 292225786 (ipc=76.5) sim_rate=90416 (inst/sec) elapsed = 0:0:53:52 / Fri Apr 13 00:45:47 2018
GPGPU-Sim uArch: cycles simulated: 3821500  inst.: 292285786 (ipc=76.5) sim_rate=90406 (inst/sec) elapsed = 0:0:53:53 / Fri Apr 13 00:45:48 2018
GPGPU-Sim PTX: 297100000 instructions simulated : ctaid=(7,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3823500  inst.: 292353517 (ipc=76.5) sim_rate=90399 (inst/sec) elapsed = 0:0:53:54 / Fri Apr 13 00:45:49 2018
GPGPU-Sim uArch: cycles simulated: 3825000  inst.: 292409368 (ipc=76.4) sim_rate=90389 (inst/sec) elapsed = 0:0:53:55 / Fri Apr 13 00:45:50 2018
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3825036,0), 2 CTAs running
GPGPU-Sim PTX: 297200000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3827000  inst.: 292481278 (ipc=76.4) sim_rate=90383 (inst/sec) elapsed = 0:0:53:56 / Fri Apr 13 00:45:51 2018
GPGPU-Sim PTX: 297300000 instructions simulated : ctaid=(1,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3828500  inst.: 292537624 (ipc=76.4) sim_rate=90373 (inst/sec) elapsed = 0:0:53:57 / Fri Apr 13 00:45:52 2018
GPGPU-Sim uArch: cycles simulated: 3830500  inst.: 292603642 (ipc=76.4) sim_rate=90365 (inst/sec) elapsed = 0:0:53:58 / Fri Apr 13 00:45:53 2018
GPGPU-Sim PTX: 297400000 instructions simulated : ctaid=(3,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3832000  inst.: 292655463 (ipc=76.4) sim_rate=90353 (inst/sec) elapsed = 0:0:53:59 / Fri Apr 13 00:45:54 2018
GPGPU-Sim uArch: cycles simulated: 3833500  inst.: 292705905 (ipc=76.4) sim_rate=90341 (inst/sec) elapsed = 0:0:54:00 / Fri Apr 13 00:45:55 2018
GPGPU-Sim PTX: 297500000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3835000  inst.: 292760025 (ipc=76.3) sim_rate=90330 (inst/sec) elapsed = 0:0:54:01 / Fri Apr 13 00:45:56 2018
GPGPU-Sim PTX: 297600000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3837000  inst.: 292832736 (ipc=76.3) sim_rate=90324 (inst/sec) elapsed = 0:0:54:02 / Fri Apr 13 00:45:57 2018
GPGPU-Sim uArch: cycles simulated: 3838500  inst.: 292884768 (ipc=76.3) sim_rate=90312 (inst/sec) elapsed = 0:0:54:03 / Fri Apr 13 00:45:58 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3838900,0), 1 CTAs running
GPGPU-Sim PTX: 297700000 instructions simulated : ctaid=(6,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3840000  inst.: 292940431 (ipc=76.3) sim_rate=90302 (inst/sec) elapsed = 0:0:54:04 / Fri Apr 13 00:45:59 2018
GPGPU-Sim PTX: 297800000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3842000  inst.: 293008837 (ipc=76.3) sim_rate=90295 (inst/sec) elapsed = 0:0:54:05 / Fri Apr 13 00:46:00 2018
GPGPU-Sim uArch: cycles simulated: 3843500  inst.: 293070427 (ipc=76.3) sim_rate=90286 (inst/sec) elapsed = 0:0:54:06 / Fri Apr 13 00:46:01 2018
GPGPU-Sim PTX: 297900000 instructions simulated : ctaid=(6,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3845500  inst.: 293136223 (ipc=76.2) sim_rate=90279 (inst/sec) elapsed = 0:0:54:07 / Fri Apr 13 00:46:02 2018
GPGPU-Sim PTX: 298000000 instructions simulated : ctaid=(6,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3847500  inst.: 293206169 (ipc=76.2) sim_rate=90272 (inst/sec) elapsed = 0:0:54:08 / Fri Apr 13 00:46:03 2018
GPGPU-Sim uArch: cycles simulated: 3849000  inst.: 293256887 (ipc=76.2) sim_rate=90260 (inst/sec) elapsed = 0:0:54:09 / Fri Apr 13 00:46:04 2018
GPGPU-Sim PTX: 298100000 instructions simulated : ctaid=(6,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3851000  inst.: 293323873 (ipc=76.2) sim_rate=90253 (inst/sec) elapsed = 0:0:54:10 / Fri Apr 13 00:46:05 2018
GPGPU-Sim uArch: cycles simulated: 3852500  inst.: 293373263 (ipc=76.2) sim_rate=90240 (inst/sec) elapsed = 0:0:54:11 / Fri Apr 13 00:46:06 2018
GPGPU-Sim PTX: 298200000 instructions simulated : ctaid=(1,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3854000  inst.: 293430156 (ipc=76.1) sim_rate=90230 (inst/sec) elapsed = 0:0:54:12 / Fri Apr 13 00:46:07 2018
GPGPU-Sim uArch: cycles simulated: 3856000  inst.: 293494516 (ipc=76.1) sim_rate=90222 (inst/sec) elapsed = 0:0:54:13 / Fri Apr 13 00:46:08 2018
GPGPU-Sim PTX: 298300000 instructions simulated : ctaid=(2,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3857500  inst.: 293541642 (ipc=76.1) sim_rate=90209 (inst/sec) elapsed = 0:0:54:14 / Fri Apr 13 00:46:09 2018
GPGPU-Sim PTX: 298400000 instructions simulated : ctaid=(6,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3859000  inst.: 293596665 (ipc=76.1) sim_rate=90198 (inst/sec) elapsed = 0:0:54:15 / Fri Apr 13 00:46:10 2018
GPGPU-Sim uArch: cycles simulated: 3861000  inst.: 293665103 (ipc=76.1) sim_rate=90191 (inst/sec) elapsed = 0:0:54:16 / Fri Apr 13 00:46:11 2018
GPGPU-Sim PTX: 298500000 instructions simulated : ctaid=(3,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3862500  inst.: 293715083 (ipc=76.0) sim_rate=90179 (inst/sec) elapsed = 0:0:54:17 / Fri Apr 13 00:46:12 2018
GPGPU-Sim uArch: cycles simulated: 3864500  inst.: 293778691 (ipc=76.0) sim_rate=90171 (inst/sec) elapsed = 0:0:54:18 / Fri Apr 13 00:46:13 2018
GPGPU-Sim PTX: 298600000 instructions simulated : ctaid=(6,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3866000  inst.: 293836984 (ipc=76.0) sim_rate=90161 (inst/sec) elapsed = 0:0:54:19 / Fri Apr 13 00:46:14 2018
GPGPU-Sim PTX: 298700000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3868000  inst.: 293905689 (ipc=76.0) sim_rate=90155 (inst/sec) elapsed = 0:0:54:20 / Fri Apr 13 00:46:15 2018
GPGPU-Sim uArch: cycles simulated: 3870000  inst.: 293966863 (ipc=76.0) sim_rate=90146 (inst/sec) elapsed = 0:0:54:21 / Fri Apr 13 00:46:16 2018
GPGPU-Sim PTX: 298800000 instructions simulated : ctaid=(5,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3871500  inst.: 294023174 (ipc=75.9) sim_rate=90135 (inst/sec) elapsed = 0:0:54:22 / Fri Apr 13 00:46:17 2018
GPGPU-Sim uArch: cycles simulated: 3873000  inst.: 294077652 (ipc=75.9) sim_rate=90124 (inst/sec) elapsed = 0:0:54:23 / Fri Apr 13 00:46:18 2018
GPGPU-Sim PTX: 298900000 instructions simulated : ctaid=(7,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3875000  inst.: 294155167 (ipc=75.9) sim_rate=90121 (inst/sec) elapsed = 0:0:54:24 / Fri Apr 13 00:46:19 2018
GPGPU-Sim PTX: 299000000 instructions simulated : ctaid=(3,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3877000  inst.: 294228305 (ipc=75.9) sim_rate=90115 (inst/sec) elapsed = 0:0:54:25 / Fri Apr 13 00:46:20 2018
GPGPU-Sim PTX: 299100000 instructions simulated : ctaid=(7,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3878500  inst.: 294283661 (ipc=75.9) sim_rate=90105 (inst/sec) elapsed = 0:0:54:26 / Fri Apr 13 00:46:21 2018
GPGPU-Sim uArch: cycles simulated: 3880500  inst.: 294352088 (ipc=75.9) sim_rate=90098 (inst/sec) elapsed = 0:0:54:27 / Fri Apr 13 00:46:22 2018
GPGPU-Sim PTX: 299200000 instructions simulated : ctaid=(7,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3882500  inst.: 294423083 (ipc=75.8) sim_rate=90092 (inst/sec) elapsed = 0:0:54:28 / Fri Apr 13 00:46:23 2018
GPGPU-Sim PTX: 299300000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3884000  inst.: 294478069 (ipc=75.8) sim_rate=90082 (inst/sec) elapsed = 0:0:54:29 / Fri Apr 13 00:46:24 2018
GPGPU-Sim uArch: cycles simulated: 3886000  inst.: 294554052 (ipc=75.8) sim_rate=90077 (inst/sec) elapsed = 0:0:54:30 / Fri Apr 13 00:46:25 2018
GPGPU-Sim PTX: 299400000 instructions simulated : ctaid=(7,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3887500  inst.: 294620458 (ipc=75.8) sim_rate=90070 (inst/sec) elapsed = 0:0:54:31 / Fri Apr 13 00:46:26 2018
GPGPU-Sim PTX: 299500000 instructions simulated : ctaid=(4,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3889500  inst.: 294682593 (ipc=75.8) sim_rate=90061 (inst/sec) elapsed = 0:0:54:32 / Fri Apr 13 00:46:27 2018
GPGPU-Sim uArch: cycles simulated: 3891500  inst.: 294759445 (ipc=75.7) sim_rate=90057 (inst/sec) elapsed = 0:0:54:33 / Fri Apr 13 00:46:28 2018
GPGPU-Sim PTX: 299600000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3893000  inst.: 294823123 (ipc=75.7) sim_rate=90049 (inst/sec) elapsed = 0:0:54:34 / Fri Apr 13 00:46:29 2018
GPGPU-Sim PTX: 299700000 instructions simulated : ctaid=(1,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3894500  inst.: 294882200 (ipc=75.7) sim_rate=90040 (inst/sec) elapsed = 0:0:54:35 / Fri Apr 13 00:46:30 2018
GPGPU-Sim uArch: cycles simulated: 3896500  inst.: 294959091 (ipc=75.7) sim_rate=90036 (inst/sec) elapsed = 0:0:54:36 / Fri Apr 13 00:46:31 2018
GPGPU-Sim PTX: 299800000 instructions simulated : ctaid=(0,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3898000  inst.: 295013339 (ipc=75.7) sim_rate=90025 (inst/sec) elapsed = 0:0:54:37 / Fri Apr 13 00:46:32 2018
GPGPU-Sim PTX: 299900000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3900000  inst.: 295096758 (ipc=75.7) sim_rate=90023 (inst/sec) elapsed = 0:0:54:38 / Fri Apr 13 00:46:33 2018
GPGPU-Sim uArch: cycles simulated: 3901500  inst.: 295144795 (ipc=75.6) sim_rate=90010 (inst/sec) elapsed = 0:0:54:39 / Fri Apr 13 00:46:34 2018
GPGPU-Sim PTX: 300000000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3903500  inst.: 295221283 (ipc=75.6) sim_rate=90006 (inst/sec) elapsed = 0:0:54:40 / Fri Apr 13 00:46:35 2018
GPGPU-Sim PTX: 300100000 instructions simulated : ctaid=(7,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3905500  inst.: 295294870 (ipc=75.6) sim_rate=90001 (inst/sec) elapsed = 0:0:54:41 / Fri Apr 13 00:46:36 2018
GPGPU-Sim uArch: cycles simulated: 3907000  inst.: 295346384 (ipc=75.6) sim_rate=89989 (inst/sec) elapsed = 0:0:54:42 / Fri Apr 13 00:46:37 2018
GPGPU-Sim PTX: 300200000 instructions simulated : ctaid=(1,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3908500  inst.: 295415526 (ipc=75.6) sim_rate=89983 (inst/sec) elapsed = 0:0:54:43 / Fri Apr 13 00:46:38 2018
GPGPU-Sim PTX: 300300000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3910500  inst.: 295482558 (ipc=75.6) sim_rate=89976 (inst/sec) elapsed = 0:0:54:44 / Fri Apr 13 00:46:39 2018
GPGPU-Sim uArch: cycles simulated: 3912000  inst.: 295542249 (ipc=75.5) sim_rate=89967 (inst/sec) elapsed = 0:0:54:45 / Fri Apr 13 00:46:40 2018
GPGPU-Sim PTX: 300400000 instructions simulated : ctaid=(1,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3913500  inst.: 295597820 (ipc=75.5) sim_rate=89956 (inst/sec) elapsed = 0:0:54:46 / Fri Apr 13 00:46:41 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3914702,0), 2 CTAs running
GPGPU-Sim PTX: 300500000 instructions simulated : ctaid=(2,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3915500  inst.: 295679272 (ipc=75.5) sim_rate=89954 (inst/sec) elapsed = 0:0:54:47 / Fri Apr 13 00:46:42 2018
GPGPU-Sim uArch: cycles simulated: 3917000  inst.: 295736308 (ipc=75.5) sim_rate=89944 (inst/sec) elapsed = 0:0:54:48 / Fri Apr 13 00:46:43 2018
GPGPU-Sim PTX: 300600000 instructions simulated : ctaid=(3,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3919000  inst.: 295806462 (ipc=75.5) sim_rate=89938 (inst/sec) elapsed = 0:0:54:49 / Fri Apr 13 00:46:44 2018
GPGPU-Sim PTX: 300700000 instructions simulated : ctaid=(7,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3920500  inst.: 295867480 (ipc=75.5) sim_rate=89929 (inst/sec) elapsed = 0:0:54:50 / Fri Apr 13 00:46:45 2018
GPGPU-Sim PTX: 300800000 instructions simulated : ctaid=(2,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3922500  inst.: 295944623 (ipc=75.4) sim_rate=89925 (inst/sec) elapsed = 0:0:54:51 / Fri Apr 13 00:46:46 2018
GPGPU-Sim uArch: cycles simulated: 3924000  inst.: 296000388 (ipc=75.4) sim_rate=89915 (inst/sec) elapsed = 0:0:54:52 / Fri Apr 13 00:46:47 2018
GPGPU-Sim PTX: 300900000 instructions simulated : ctaid=(6,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3926000  inst.: 296072254 (ipc=75.4) sim_rate=89909 (inst/sec) elapsed = 0:0:54:53 / Fri Apr 13 00:46:48 2018
GPGPU-Sim uArch: cycles simulated: 3927500  inst.: 296128542 (ipc=75.4) sim_rate=89899 (inst/sec) elapsed = 0:0:54:54 / Fri Apr 13 00:46:49 2018
GPGPU-Sim PTX: 301000000 instructions simulated : ctaid=(1,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3929000  inst.: 296190295 (ipc=75.4) sim_rate=89890 (inst/sec) elapsed = 0:0:54:55 / Fri Apr 13 00:46:50 2018
GPGPU-Sim PTX: 301100000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3931000  inst.: 296265115 (ipc=75.4) sim_rate=89886 (inst/sec) elapsed = 0:0:54:56 / Fri Apr 13 00:46:51 2018
GPGPU-Sim PTX: 301200000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3933000  inst.: 296338231 (ipc=75.3) sim_rate=89881 (inst/sec) elapsed = 0:0:54:57 / Fri Apr 13 00:46:52 2018
GPGPU-Sim uArch: cycles simulated: 3934500  inst.: 296394547 (ipc=75.3) sim_rate=89870 (inst/sec) elapsed = 0:0:54:58 / Fri Apr 13 00:46:53 2018
GPGPU-Sim PTX: 301300000 instructions simulated : ctaid=(8,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3936500  inst.: 296475095 (ipc=75.3) sim_rate=89868 (inst/sec) elapsed = 0:0:54:59 / Fri Apr 13 00:46:54 2018
GPGPU-Sim PTX: 301400000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3938000  inst.: 296530717 (ipc=75.3) sim_rate=89857 (inst/sec) elapsed = 0:0:55:00 / Fri Apr 13 00:46:55 2018
GPGPU-Sim uArch: cycles simulated: 3940000  inst.: 296614988 (ipc=75.3) sim_rate=89856 (inst/sec) elapsed = 0:0:55:01 / Fri Apr 13 00:46:56 2018
GPGPU-Sim PTX: 301500000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3941500  inst.: 296663003 (ipc=75.3) sim_rate=89843 (inst/sec) elapsed = 0:0:55:02 / Fri Apr 13 00:46:57 2018
GPGPU-Sim PTX: 301600000 instructions simulated : ctaid=(1,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3943500  inst.: 296733099 (ipc=75.2) sim_rate=89837 (inst/sec) elapsed = 0:0:55:03 / Fri Apr 13 00:46:58 2018
GPGPU-Sim uArch: cycles simulated: 3945000  inst.: 296790856 (ipc=75.2) sim_rate=89827 (inst/sec) elapsed = 0:0:55:04 / Fri Apr 13 00:46:59 2018
GPGPU-Sim PTX: 301700000 instructions simulated : ctaid=(1,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3946500  inst.: 296844519 (ipc=75.2) sim_rate=89816 (inst/sec) elapsed = 0:0:55:05 / Fri Apr 13 00:47:00 2018
GPGPU-Sim PTX: 301800000 instructions simulated : ctaid=(6,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3948500  inst.: 296923501 (ipc=75.2) sim_rate=89813 (inst/sec) elapsed = 0:0:55:06 / Fri Apr 13 00:47:01 2018
GPGPU-Sim uArch: cycles simulated: 3950000  inst.: 296978873 (ipc=75.2) sim_rate=89803 (inst/sec) elapsed = 0:0:55:07 / Fri Apr 13 00:47:02 2018
GPGPU-Sim PTX: 301900000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3952000  inst.: 297059743 (ipc=75.2) sim_rate=89800 (inst/sec) elapsed = 0:0:55:08 / Fri Apr 13 00:47:03 2018
GPGPU-Sim PTX: 302000000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3954000  inst.: 297129065 (ipc=75.1) sim_rate=89794 (inst/sec) elapsed = 0:0:55:09 / Fri Apr 13 00:47:04 2018
GPGPU-Sim uArch: cycles simulated: 3955500  inst.: 297184231 (ipc=75.1) sim_rate=89783 (inst/sec) elapsed = 0:0:55:10 / Fri Apr 13 00:47:05 2018
GPGPU-Sim PTX: 302100000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3957000  inst.: 297243052 (ipc=75.1) sim_rate=89774 (inst/sec) elapsed = 0:0:55:11 / Fri Apr 13 00:47:06 2018
GPGPU-Sim uArch: cycles simulated: 3958500  inst.: 297297654 (ipc=75.1) sim_rate=89763 (inst/sec) elapsed = 0:0:55:12 / Fri Apr 13 00:47:07 2018
GPGPU-Sim PTX: 302200000 instructions simulated : ctaid=(6,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3960500  inst.: 297376622 (ipc=75.1) sim_rate=89760 (inst/sec) elapsed = 0:0:55:13 / Fri Apr 13 00:47:08 2018
GPGPU-Sim PTX: 302300000 instructions simulated : ctaid=(6,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3962000  inst.: 297440340 (ipc=75.1) sim_rate=89752 (inst/sec) elapsed = 0:0:55:14 / Fri Apr 13 00:47:09 2018
GPGPU-Sim PTX: 302400000 instructions simulated : ctaid=(1,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3964000  inst.: 297520809 (ipc=75.1) sim_rate=89749 (inst/sec) elapsed = 0:0:55:15 / Fri Apr 13 00:47:10 2018
GPGPU-Sim uArch: cycles simulated: 3965500  inst.: 297570633 (ipc=75.0) sim_rate=89737 (inst/sec) elapsed = 0:0:55:16 / Fri Apr 13 00:47:11 2018
GPGPU-Sim PTX: 302500000 instructions simulated : ctaid=(8,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3967500  inst.: 297647852 (ipc=75.0) sim_rate=89734 (inst/sec) elapsed = 0:0:55:17 / Fri Apr 13 00:47:12 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3968369,0), 2 CTAs running
GPGPU-Sim PTX: 302600000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3969000  inst.: 297702462 (ipc=75.0) sim_rate=89723 (inst/sec) elapsed = 0:0:55:18 / Fri Apr 13 00:47:13 2018
GPGPU-Sim uArch: cycles simulated: 3971000  inst.: 297783153 (ipc=75.0) sim_rate=89720 (inst/sec) elapsed = 0:0:55:19 / Fri Apr 13 00:47:14 2018
GPGPU-Sim PTX: 302700000 instructions simulated : ctaid=(6,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3973000  inst.: 297866079 (ipc=75.0) sim_rate=89718 (inst/sec) elapsed = 0:0:55:20 / Fri Apr 13 00:47:15 2018
GPGPU-Sim PTX: 302800000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3974500  inst.: 297918347 (ipc=75.0) sim_rate=89707 (inst/sec) elapsed = 0:0:55:21 / Fri Apr 13 00:47:16 2018
GPGPU-Sim PTX: 302900000 instructions simulated : ctaid=(5,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3976500  inst.: 297999640 (ipc=74.9) sim_rate=89704 (inst/sec) elapsed = 0:0:55:22 / Fri Apr 13 00:47:17 2018
GPGPU-Sim uArch: cycles simulated: 3978000  inst.: 298056088 (ipc=74.9) sim_rate=89694 (inst/sec) elapsed = 0:0:55:23 / Fri Apr 13 00:47:18 2018
GPGPU-Sim PTX: 303000000 instructions simulated : ctaid=(1,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3980000  inst.: 298126928 (ipc=74.9) sim_rate=89689 (inst/sec) elapsed = 0:0:55:24 / Fri Apr 13 00:47:19 2018
GPGPU-Sim PTX: 303100000 instructions simulated : ctaid=(0,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3981500  inst.: 298189221 (ipc=74.9) sim_rate=89680 (inst/sec) elapsed = 0:0:55:25 / Fri Apr 13 00:47:20 2018
GPGPU-Sim uArch: cycles simulated: 3983500  inst.: 298269412 (ipc=74.9) sim_rate=89678 (inst/sec) elapsed = 0:0:55:26 / Fri Apr 13 00:47:21 2018
GPGPU-Sim PTX: 303200000 instructions simulated : ctaid=(1,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3985000  inst.: 298337882 (ipc=74.9) sim_rate=89671 (inst/sec) elapsed = 0:0:55:27 / Fri Apr 13 00:47:22 2018
GPGPU-Sim PTX: 303300000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3987000  inst.: 298401730 (ipc=74.8) sim_rate=89663 (inst/sec) elapsed = 0:0:55:28 / Fri Apr 13 00:47:23 2018
GPGPU-Sim uArch: cycles simulated: 3989000  inst.: 298472346 (ipc=74.8) sim_rate=89658 (inst/sec) elapsed = 0:0:55:29 / Fri Apr 13 00:47:24 2018
GPGPU-Sim PTX: 303400000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3990500  inst.: 298522266 (ipc=74.8) sim_rate=89646 (inst/sec) elapsed = 0:0:55:30 / Fri Apr 13 00:47:25 2018
GPGPU-Sim PTX: 303500000 instructions simulated : ctaid=(2,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3992500  inst.: 298615635 (ipc=74.8) sim_rate=89647 (inst/sec) elapsed = 0:0:55:31 / Fri Apr 13 00:47:26 2018
GPGPU-Sim uArch: cycles simulated: 3994000  inst.: 298664497 (ipc=74.8) sim_rate=89635 (inst/sec) elapsed = 0:0:55:32 / Fri Apr 13 00:47:27 2018
GPGPU-Sim PTX: 303600000 instructions simulated : ctaid=(6,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3996000  inst.: 298745950 (ipc=74.8) sim_rate=89632 (inst/sec) elapsed = 0:0:55:33 / Fri Apr 13 00:47:28 2018
GPGPU-Sim PTX: 303700000 instructions simulated : ctaid=(2,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3998000  inst.: 298819442 (ipc=74.7) sim_rate=89627 (inst/sec) elapsed = 0:0:55:34 / Fri Apr 13 00:47:29 2018
GPGPU-Sim PTX: 303800000 instructions simulated : ctaid=(2,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4000000  inst.: 298893140 (ipc=74.7) sim_rate=89623 (inst/sec) elapsed = 0:0:55:35 / Fri Apr 13 00:47:30 2018
GPGPU-Sim uArch: cycles simulated: 4002000  inst.: 298959989 (ipc=74.7) sim_rate=89616 (inst/sec) elapsed = 0:0:55:36 / Fri Apr 13 00:47:31 2018
GPGPU-Sim PTX: 303900000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4003500  inst.: 299020287 (ipc=74.7) sim_rate=89607 (inst/sec) elapsed = 0:0:55:37 / Fri Apr 13 00:47:32 2018
GPGPU-Sim PTX: 304000000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4005500  inst.: 299090753 (ipc=74.7) sim_rate=89601 (inst/sec) elapsed = 0:0:55:38 / Fri Apr 13 00:47:33 2018
GPGPU-Sim uArch: cycles simulated: 4007000  inst.: 299160682 (ipc=74.7) sim_rate=89595 (inst/sec) elapsed = 0:0:55:39 / Fri Apr 13 00:47:34 2018
GPGPU-Sim PTX: 304100000 instructions simulated : ctaid=(7,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4008500  inst.: 299209575 (ipc=74.6) sim_rate=89583 (inst/sec) elapsed = 0:0:55:40 / Fri Apr 13 00:47:35 2018
GPGPU-Sim PTX: 304200000 instructions simulated : ctaid=(4,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4010500  inst.: 299269404 (ipc=74.6) sim_rate=89574 (inst/sec) elapsed = 0:0:55:41 / Fri Apr 13 00:47:36 2018
GPGPU-Sim uArch: cycles simulated: 4012500  inst.: 299350488 (ipc=74.6) sim_rate=89572 (inst/sec) elapsed = 0:0:55:42 / Fri Apr 13 00:47:37 2018
GPGPU-Sim PTX: 304300000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4014000  inst.: 299404338 (ipc=74.6) sim_rate=89561 (inst/sec) elapsed = 0:0:55:43 / Fri Apr 13 00:47:38 2018
GPGPU-Sim PTX: 304400000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4016000  inst.: 299486036 (ipc=74.6) sim_rate=89559 (inst/sec) elapsed = 0:0:55:44 / Fri Apr 13 00:47:39 2018
GPGPU-Sim uArch: cycles simulated: 4017500  inst.: 299540024 (ipc=74.6) sim_rate=89548 (inst/sec) elapsed = 0:0:55:45 / Fri Apr 13 00:47:40 2018
GPGPU-Sim PTX: 304500000 instructions simulated : ctaid=(3,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4019500  inst.: 299615900 (ipc=74.5) sim_rate=89544 (inst/sec) elapsed = 0:0:55:46 / Fri Apr 13 00:47:41 2018
GPGPU-Sim PTX: 304600000 instructions simulated : ctaid=(3,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4021000  inst.: 299673416 (ipc=74.5) sim_rate=89534 (inst/sec) elapsed = 0:0:55:47 / Fri Apr 13 00:47:42 2018
GPGPU-Sim uArch: cycles simulated: 4022500  inst.: 299719171 (ipc=74.5) sim_rate=89521 (inst/sec) elapsed = 0:0:55:48 / Fri Apr 13 00:47:43 2018
GPGPU-Sim PTX: 304700000 instructions simulated : ctaid=(3,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4024500  inst.: 299791627 (ipc=74.5) sim_rate=89516 (inst/sec) elapsed = 0:0:55:49 / Fri Apr 13 00:47:44 2018
GPGPU-Sim PTX: 304800000 instructions simulated : ctaid=(4,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4026000  inst.: 299851450 (ipc=74.5) sim_rate=89507 (inst/sec) elapsed = 0:0:55:50 / Fri Apr 13 00:47:45 2018
GPGPU-Sim uArch: cycles simulated: 4028000  inst.: 299932165 (ipc=74.5) sim_rate=89505 (inst/sec) elapsed = 0:0:55:51 / Fri Apr 13 00:47:46 2018
GPGPU-Sim PTX: 304900000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4029500  inst.: 299998310 (ipc=74.5) sim_rate=89498 (inst/sec) elapsed = 0:0:55:52 / Fri Apr 13 00:47:47 2018
GPGPU-Sim PTX: 305000000 instructions simulated : ctaid=(6,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4031500  inst.: 300072134 (ipc=74.4) sim_rate=89493 (inst/sec) elapsed = 0:0:55:53 / Fri Apr 13 00:47:48 2018
GPGPU-Sim uArch: cycles simulated: 4033000  inst.: 300124515 (ipc=74.4) sim_rate=89482 (inst/sec) elapsed = 0:0:55:54 / Fri Apr 13 00:47:49 2018
GPGPU-Sim PTX: 305100000 instructions simulated : ctaid=(6,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4034500  inst.: 300179324 (ipc=74.4) sim_rate=89472 (inst/sec) elapsed = 0:0:55:55 / Fri Apr 13 00:47:50 2018
GPGPU-Sim PTX: 305200000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4036500  inst.: 300248310 (ipc=74.4) sim_rate=89466 (inst/sec) elapsed = 0:0:55:56 / Fri Apr 13 00:47:51 2018
GPGPU-Sim uArch: cycles simulated: 4038500  inst.: 300320945 (ipc=74.4) sim_rate=89461 (inst/sec) elapsed = 0:0:55:57 / Fri Apr 13 00:47:52 2018
GPGPU-Sim PTX: 305300000 instructions simulated : ctaid=(7,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4040000  inst.: 300380299 (ipc=74.4) sim_rate=89452 (inst/sec) elapsed = 0:0:55:58 / Fri Apr 13 00:47:53 2018
GPGPU-Sim PTX: 305400000 instructions simulated : ctaid=(6,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4042000  inst.: 300455114 (ipc=74.3) sim_rate=89447 (inst/sec) elapsed = 0:0:55:59 / Fri Apr 13 00:47:54 2018
GPGPU-Sim uArch: cycles simulated: 4043500  inst.: 300517595 (ipc=74.3) sim_rate=89439 (inst/sec) elapsed = 0:0:56:00 / Fri Apr 13 00:47:55 2018
GPGPU-Sim PTX: 305500000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4045500  inst.: 300588406 (ipc=74.3) sim_rate=89434 (inst/sec) elapsed = 0:0:56:01 / Fri Apr 13 00:47:56 2018
GPGPU-Sim PTX: 305600000 instructions simulated : ctaid=(8,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4047500  inst.: 300660414 (ipc=74.3) sim_rate=89429 (inst/sec) elapsed = 0:0:56:02 / Fri Apr 13 00:47:57 2018
GPGPU-Sim uArch: cycles simulated: 4049000  inst.: 300716417 (ipc=74.3) sim_rate=89419 (inst/sec) elapsed = 0:0:56:03 / Fri Apr 13 00:47:58 2018
GPGPU-Sim PTX: 305700000 instructions simulated : ctaid=(6,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4051000  inst.: 300798850 (ipc=74.3) sim_rate=89417 (inst/sec) elapsed = 0:0:56:04 / Fri Apr 13 00:47:59 2018
GPGPU-Sim PTX: 305800000 instructions simulated : ctaid=(6,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4052500  inst.: 300857722 (ipc=74.2) sim_rate=89407 (inst/sec) elapsed = 0:0:56:05 / Fri Apr 13 00:48:00 2018
GPGPU-Sim PTX: 305900000 instructions simulated : ctaid=(5,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4054500  inst.: 300925931 (ipc=74.2) sim_rate=89401 (inst/sec) elapsed = 0:0:56:06 / Fri Apr 13 00:48:01 2018
GPGPU-Sim uArch: cycles simulated: 4056500  inst.: 300998159 (ipc=74.2) sim_rate=89396 (inst/sec) elapsed = 0:0:56:07 / Fri Apr 13 00:48:02 2018
GPGPU-Sim PTX: 306000000 instructions simulated : ctaid=(3,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4058000  inst.: 301048127 (ipc=74.2) sim_rate=89384 (inst/sec) elapsed = 0:0:56:08 / Fri Apr 13 00:48:03 2018
GPGPU-Sim uArch: cycles simulated: 4059500  inst.: 301107165 (ipc=74.2) sim_rate=89375 (inst/sec) elapsed = 0:0:56:09 / Fri Apr 13 00:48:04 2018
GPGPU-Sim PTX: 306100000 instructions simulated : ctaid=(4,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4061500  inst.: 301179137 (ipc=74.2) sim_rate=89370 (inst/sec) elapsed = 0:0:56:10 / Fri Apr 13 00:48:05 2018
GPGPU-Sim PTX: 306200000 instructions simulated : ctaid=(3,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4063500  inst.: 301256683 (ipc=74.1) sim_rate=89367 (inst/sec) elapsed = 0:0:56:11 / Fri Apr 13 00:48:06 2018
GPGPU-Sim PTX: 306300000 instructions simulated : ctaid=(6,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4065000  inst.: 301309900 (ipc=74.1) sim_rate=89356 (inst/sec) elapsed = 0:0:56:12 / Fri Apr 13 00:48:07 2018
GPGPU-Sim uArch: cycles simulated: 4067000  inst.: 301388130 (ipc=74.1) sim_rate=89353 (inst/sec) elapsed = 0:0:56:13 / Fri Apr 13 00:48:08 2018
GPGPU-Sim PTX: 306400000 instructions simulated : ctaid=(8,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4069000  inst.: 301461293 (ipc=74.1) sim_rate=89348 (inst/sec) elapsed = 0:0:56:14 / Fri Apr 13 00:48:09 2018
GPGPU-Sim PTX: 306500000 instructions simulated : ctaid=(2,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4070500  inst.: 301521786 (ipc=74.1) sim_rate=89339 (inst/sec) elapsed = 0:0:56:15 / Fri Apr 13 00:48:10 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4071247,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 4072500  inst.: 301599352 (ipc=74.1) sim_rate=89336 (inst/sec) elapsed = 0:0:56:16 / Fri Apr 13 00:48:11 2018
GPGPU-Sim PTX: 306600000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4074000  inst.: 301646068 (ipc=74.0) sim_rate=89323 (inst/sec) elapsed = 0:0:56:17 / Fri Apr 13 00:48:12 2018
GPGPU-Sim PTX: 306700000 instructions simulated : ctaid=(3,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4076000  inst.: 301725360 (ipc=74.0) sim_rate=89320 (inst/sec) elapsed = 0:0:56:18 / Fri Apr 13 00:48:13 2018
GPGPU-Sim uArch: cycles simulated: 4077500  inst.: 301775230 (ipc=74.0) sim_rate=89309 (inst/sec) elapsed = 0:0:56:19 / Fri Apr 13 00:48:14 2018
GPGPU-Sim PTX: 306800000 instructions simulated : ctaid=(8,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4079500  inst.: 301842939 (ipc=74.0) sim_rate=89302 (inst/sec) elapsed = 0:0:56:20 / Fri Apr 13 00:48:15 2018
GPGPU-Sim PTX: 306900000 instructions simulated : ctaid=(3,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4081500  inst.: 301919042 (ipc=74.0) sim_rate=89298 (inst/sec) elapsed = 0:0:56:21 / Fri Apr 13 00:48:16 2018
GPGPU-Sim uArch: cycles simulated: 4083500  inst.: 301987981 (ipc=74.0) sim_rate=89292 (inst/sec) elapsed = 0:0:56:22 / Fri Apr 13 00:48:17 2018
GPGPU-Sim PTX: 307000000 instructions simulated : ctaid=(6,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4085500  inst.: 302069303 (ipc=73.9) sim_rate=89290 (inst/sec) elapsed = 0:0:56:23 / Fri Apr 13 00:48:18 2018
GPGPU-Sim PTX: 307100000 instructions simulated : ctaid=(6,6,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4087095,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4087500  inst.: 302136591 (ipc=73.9) sim_rate=89283 (inst/sec) elapsed = 0:0:56:24 / Fri Apr 13 00:48:19 2018
GPGPU-Sim uArch: cycles simulated: 4089000  inst.: 302184375 (ipc=73.9) sim_rate=89271 (inst/sec) elapsed = 0:0:56:25 / Fri Apr 13 00:48:20 2018
GPGPU-Sim PTX: 307200000 instructions simulated : ctaid=(6,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4091000  inst.: 302263000 (ipc=73.9) sim_rate=89268 (inst/sec) elapsed = 0:0:56:26 / Fri Apr 13 00:48:21 2018
GPGPU-Sim PTX: 307300000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4092500  inst.: 302324758 (ipc=73.9) sim_rate=89260 (inst/sec) elapsed = 0:0:56:27 / Fri Apr 13 00:48:22 2018
GPGPU-Sim PTX: 307400000 instructions simulated : ctaid=(8,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4094500  inst.: 302394713 (ipc=73.9) sim_rate=89254 (inst/sec) elapsed = 0:0:56:28 / Fri Apr 13 00:48:23 2018
GPGPU-Sim uArch: cycles simulated: 4096500  inst.: 302459949 (ipc=73.8) sim_rate=89247 (inst/sec) elapsed = 0:0:56:29 / Fri Apr 13 00:48:24 2018
GPGPU-Sim PTX: 307500000 instructions simulated : ctaid=(3,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4098000  inst.: 302515018 (ipc=73.8) sim_rate=89237 (inst/sec) elapsed = 0:0:56:30 / Fri Apr 13 00:48:25 2018
GPGPU-Sim PTX: 307600000 instructions simulated : ctaid=(8,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4100000  inst.: 302580928 (ipc=73.8) sim_rate=89230 (inst/sec) elapsed = 0:0:56:31 / Fri Apr 13 00:48:26 2018
GPGPU-Sim uArch: cycles simulated: 4101500  inst.: 302635530 (ipc=73.8) sim_rate=89220 (inst/sec) elapsed = 0:0:56:32 / Fri Apr 13 00:48:27 2018
GPGPU-Sim PTX: 307700000 instructions simulated : ctaid=(5,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4103500  inst.: 302704476 (ipc=73.8) sim_rate=89214 (inst/sec) elapsed = 0:0:56:33 / Fri Apr 13 00:48:28 2018
GPGPU-Sim uArch: cycles simulated: 4105500  inst.: 302772323 (ipc=73.7) sim_rate=89208 (inst/sec) elapsed = 0:0:56:34 / Fri Apr 13 00:48:29 2018
GPGPU-Sim PTX: 307800000 instructions simulated : ctaid=(5,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4107500  inst.: 302845539 (ipc=73.7) sim_rate=89203 (inst/sec) elapsed = 0:0:56:35 / Fri Apr 13 00:48:30 2018
GPGPU-Sim PTX: 307900000 instructions simulated : ctaid=(3,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4109000  inst.: 302901336 (ipc=73.7) sim_rate=89193 (inst/sec) elapsed = 0:0:56:36 / Fri Apr 13 00:48:31 2018
GPGPU-Sim PTX: 308000000 instructions simulated : ctaid=(7,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4111000  inst.: 302977994 (ipc=73.7) sim_rate=89189 (inst/sec) elapsed = 0:0:56:37 / Fri Apr 13 00:48:32 2018
GPGPU-Sim uArch: cycles simulated: 4113000  inst.: 303050581 (ipc=73.7) sim_rate=89184 (inst/sec) elapsed = 0:0:56:38 / Fri Apr 13 00:48:33 2018
GPGPU-Sim PTX: 308100000 instructions simulated : ctaid=(7,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4115000  inst.: 303122960 (ipc=73.7) sim_rate=89180 (inst/sec) elapsed = 0:0:56:39 / Fri Apr 13 00:48:34 2018
GPGPU-Sim PTX: 308200000 instructions simulated : ctaid=(6,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4117000  inst.: 303186236 (ipc=73.6) sim_rate=89172 (inst/sec) elapsed = 0:0:56:40 / Fri Apr 13 00:48:35 2018
GPGPU-Sim uArch: cycles simulated: 4119000  inst.: 303257594 (ipc=73.6) sim_rate=89167 (inst/sec) elapsed = 0:0:56:41 / Fri Apr 13 00:48:36 2018
GPGPU-Sim PTX: 308300000 instructions simulated : ctaid=(7,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4120500  inst.: 303310956 (ipc=73.6) sim_rate=89156 (inst/sec) elapsed = 0:0:56:42 / Fri Apr 13 00:48:37 2018
GPGPU-Sim PTX: 308400000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4122500  inst.: 303390506 (ipc=73.6) sim_rate=89153 (inst/sec) elapsed = 0:0:56:43 / Fri Apr 13 00:48:38 2018
GPGPU-Sim uArch: cycles simulated: 4124000  inst.: 303439740 (ipc=73.6) sim_rate=89142 (inst/sec) elapsed = 0:0:56:44 / Fri Apr 13 00:48:39 2018
GPGPU-Sim PTX: 308500000 instructions simulated : ctaid=(3,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4126000  inst.: 303512337 (ipc=73.6) sim_rate=89137 (inst/sec) elapsed = 0:0:56:45 / Fri Apr 13 00:48:40 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4126756,0), 1 CTAs running
GPGPU-Sim PTX: 308600000 instructions simulated : ctaid=(3,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4127500  inst.: 303565657 (ipc=73.5) sim_rate=89126 (inst/sec) elapsed = 0:0:56:46 / Fri Apr 13 00:48:41 2018
GPGPU-Sim uArch: cycles simulated: 4129500  inst.: 303632297 (ipc=73.5) sim_rate=89120 (inst/sec) elapsed = 0:0:56:47 / Fri Apr 13 00:48:42 2018
GPGPU-Sim PTX: 308700000 instructions simulated : ctaid=(8,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4131000  inst.: 303678494 (ipc=73.5) sim_rate=89107 (inst/sec) elapsed = 0:0:56:48 / Fri Apr 13 00:48:43 2018
GPGPU-Sim uArch: cycles simulated: 4133000  inst.: 303745553 (ipc=73.5) sim_rate=89101 (inst/sec) elapsed = 0:0:56:49 / Fri Apr 13 00:48:44 2018
GPGPU-Sim PTX: 308800000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4135000  inst.: 303817817 (ipc=73.5) sim_rate=89096 (inst/sec) elapsed = 0:0:56:50 / Fri Apr 13 00:48:45 2018
GPGPU-Sim PTX: 308900000 instructions simulated : ctaid=(6,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4136500  inst.: 303872430 (ipc=73.5) sim_rate=89086 (inst/sec) elapsed = 0:0:56:51 / Fri Apr 13 00:48:46 2018
GPGPU-Sim uArch: cycles simulated: 4138500  inst.: 303936022 (ipc=73.4) sim_rate=89078 (inst/sec) elapsed = 0:0:56:52 / Fri Apr 13 00:48:47 2018
GPGPU-Sim PTX: 309000000 instructions simulated : ctaid=(5,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4140500  inst.: 304003351 (ipc=73.4) sim_rate=89072 (inst/sec) elapsed = 0:0:56:53 / Fri Apr 13 00:48:48 2018
GPGPU-Sim PTX: 309100000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4142000  inst.: 304059503 (ipc=73.4) sim_rate=89062 (inst/sec) elapsed = 0:0:56:54 / Fri Apr 13 00:48:49 2018
GPGPU-Sim uArch: cycles simulated: 4143500  inst.: 304112617 (ipc=73.4) sim_rate=89052 (inst/sec) elapsed = 0:0:56:55 / Fri Apr 13 00:48:50 2018
GPGPU-Sim PTX: 309200000 instructions simulated : ctaid=(8,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4145500  inst.: 304177026 (ipc=73.4) sim_rate=89044 (inst/sec) elapsed = 0:0:56:56 / Fri Apr 13 00:48:51 2018
GPGPU-Sim uArch: cycles simulated: 4147000  inst.: 304231248 (ipc=73.4) sim_rate=89034 (inst/sec) elapsed = 0:0:56:57 / Fri Apr 13 00:48:52 2018
GPGPU-Sim PTX: 309300000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4149000  inst.: 304302440 (ipc=73.3) sim_rate=89029 (inst/sec) elapsed = 0:0:56:58 / Fri Apr 13 00:48:53 2018
GPGPU-Sim PTX: 309400000 instructions simulated : ctaid=(3,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4150500  inst.: 304349345 (ipc=73.3) sim_rate=89017 (inst/sec) elapsed = 0:0:56:59 / Fri Apr 13 00:48:54 2018
GPGPU-Sim uArch: cycles simulated: 4152000  inst.: 304395466 (ipc=73.3) sim_rate=89004 (inst/sec) elapsed = 0:0:57:00 / Fri Apr 13 00:48:55 2018
GPGPU-Sim PTX: 309500000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4154000  inst.: 304462964 (ipc=73.3) sim_rate=88998 (inst/sec) elapsed = 0:0:57:01 / Fri Apr 13 00:48:56 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4155031,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4155500  inst.: 304517485 (ipc=73.3) sim_rate=88988 (inst/sec) elapsed = 0:0:57:02 / Fri Apr 13 00:48:57 2018
GPGPU-Sim PTX: 309600000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4157500  inst.: 304577579 (ipc=73.3) sim_rate=88979 (inst/sec) elapsed = 0:0:57:03 / Fri Apr 13 00:48:58 2018
GPGPU-Sim uArch: cycles simulated: 4159000  inst.: 304625891 (ipc=73.2) sim_rate=88967 (inst/sec) elapsed = 0:0:57:04 / Fri Apr 13 00:48:59 2018
GPGPU-Sim PTX: 309700000 instructions simulated : ctaid=(2,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4161000  inst.: 304688334 (ipc=73.2) sim_rate=88960 (inst/sec) elapsed = 0:0:57:05 / Fri Apr 13 00:49:00 2018
GPGPU-Sim PTX: 309800000 instructions simulated : ctaid=(2,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4163000  inst.: 304750456 (ipc=73.2) sim_rate=88952 (inst/sec) elapsed = 0:0:57:06 / Fri Apr 13 00:49:01 2018
GPGPU-Sim uArch: cycles simulated: 4165000  inst.: 304815719 (ipc=73.2) sim_rate=88945 (inst/sec) elapsed = 0:0:57:07 / Fri Apr 13 00:49:02 2018
GPGPU-Sim PTX: 309900000 instructions simulated : ctaid=(8,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4166500  inst.: 304857154 (ipc=73.2) sim_rate=88931 (inst/sec) elapsed = 0:0:57:08 / Fri Apr 13 00:49:03 2018
GPGPU-Sim PTX: 310000000 instructions simulated : ctaid=(4,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4168500  inst.: 304925164 (ipc=73.1) sim_rate=88925 (inst/sec) elapsed = 0:0:57:09 / Fri Apr 13 00:49:04 2018
GPGPU-Sim uArch: cycles simulated: 4170500  inst.: 304989528 (ipc=73.1) sim_rate=88918 (inst/sec) elapsed = 0:0:57:10 / Fri Apr 13 00:49:05 2018
GPGPU-Sim PTX: 310100000 instructions simulated : ctaid=(4,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4172500  inst.: 305049731 (ipc=73.1) sim_rate=88909 (inst/sec) elapsed = 0:0:57:11 / Fri Apr 13 00:49:06 2018
GPGPU-Sim uArch: cycles simulated: 4174000  inst.: 305098637 (ipc=73.1) sim_rate=88898 (inst/sec) elapsed = 0:0:57:12 / Fri Apr 13 00:49:07 2018
GPGPU-Sim PTX: 310200000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4176000  inst.: 305161608 (ipc=73.1) sim_rate=88890 (inst/sec) elapsed = 0:0:57:13 / Fri Apr 13 00:49:08 2018
GPGPU-Sim PTX: 310300000 instructions simulated : ctaid=(4,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4177500  inst.: 305211812 (ipc=73.1) sim_rate=88879 (inst/sec) elapsed = 0:0:57:14 / Fri Apr 13 00:49:09 2018
GPGPU-Sim uArch: cycles simulated: 4179500  inst.: 305277592 (ipc=73.0) sim_rate=88872 (inst/sec) elapsed = 0:0:57:15 / Fri Apr 13 00:49:10 2018
GPGPU-Sim PTX: 310400000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4181500  inst.: 305338757 (ipc=73.0) sim_rate=88864 (inst/sec) elapsed = 0:0:57:16 / Fri Apr 13 00:49:11 2018
GPGPU-Sim uArch: cycles simulated: 4183000  inst.: 305387175 (ipc=73.0) sim_rate=88852 (inst/sec) elapsed = 0:0:57:17 / Fri Apr 13 00:49:12 2018
GPGPU-Sim PTX: 310500000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4185000  inst.: 305453865 (ipc=73.0) sim_rate=88846 (inst/sec) elapsed = 0:0:57:18 / Fri Apr 13 00:49:13 2018
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4185307,0), 1 CTAs running
GPGPU-Sim PTX: 310600000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4187000  inst.: 305513670 (ipc=73.0) sim_rate=88837 (inst/sec) elapsed = 0:0:57:19 / Fri Apr 13 00:49:14 2018
GPGPU-Sim uArch: cycles simulated: 4189000  inst.: 305575225 (ipc=72.9) sim_rate=88830 (inst/sec) elapsed = 0:0:57:20 / Fri Apr 13 00:49:15 2018
GPGPU-Sim PTX: 310700000 instructions simulated : ctaid=(3,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4191000  inst.: 305638663 (ipc=72.9) sim_rate=88822 (inst/sec) elapsed = 0:0:57:21 / Fri Apr 13 00:49:16 2018
GPGPU-Sim PTX: 310800000 instructions simulated : ctaid=(5,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4193000  inst.: 305703700 (ipc=72.9) sim_rate=88815 (inst/sec) elapsed = 0:0:57:22 / Fri Apr 13 00:49:17 2018
GPGPU-Sim uArch: cycles simulated: 4194500  inst.: 305752239 (ipc=72.9) sim_rate=88804 (inst/sec) elapsed = 0:0:57:23 / Fri Apr 13 00:49:18 2018
GPGPU-Sim PTX: 310900000 instructions simulated : ctaid=(3,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4197000  inst.: 305827102 (ipc=72.9) sim_rate=88799 (inst/sec) elapsed = 0:0:57:24 / Fri Apr 13 00:49:19 2018
GPGPU-Sim uArch: cycles simulated: 4198500  inst.: 305874487 (ipc=72.9) sim_rate=88787 (inst/sec) elapsed = 0:0:57:25 / Fri Apr 13 00:49:20 2018
GPGPU-Sim PTX: 311000000 instructions simulated : ctaid=(6,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4200500  inst.: 305936799 (ipc=72.8) sim_rate=88780 (inst/sec) elapsed = 0:0:57:26 / Fri Apr 13 00:49:21 2018
GPGPU-Sim PTX: 311100000 instructions simulated : ctaid=(3,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4202500  inst.: 305998540 (ipc=72.8) sim_rate=88772 (inst/sec) elapsed = 0:0:57:27 / Fri Apr 13 00:49:22 2018
GPGPU-Sim uArch: cycles simulated: 4204500  inst.: 306058307 (ipc=72.8) sim_rate=88764 (inst/sec) elapsed = 0:0:57:28 / Fri Apr 13 00:49:23 2018
GPGPU-Sim PTX: 311200000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4205767,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4206500  inst.: 306115737 (ipc=72.8) sim_rate=88754 (inst/sec) elapsed = 0:0:57:29 / Fri Apr 13 00:49:24 2018
GPGPU-Sim PTX: 311300000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4209000  inst.: 306193076 (ipc=72.7) sim_rate=88751 (inst/sec) elapsed = 0:0:57:30 / Fri Apr 13 00:49:25 2018
GPGPU-Sim uArch: cycles simulated: 4211000  inst.: 306250957 (ipc=72.7) sim_rate=88742 (inst/sec) elapsed = 0:0:57:31 / Fri Apr 13 00:49:26 2018
GPGPU-Sim PTX: 311400000 instructions simulated : ctaid=(4,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4213500  inst.: 306323891 (ipc=72.7) sim_rate=88738 (inst/sec) elapsed = 0:0:57:32 / Fri Apr 13 00:49:27 2018
GPGPU-Sim PTX: 311500000 instructions simulated : ctaid=(7,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4215500  inst.: 306385203 (ipc=72.7) sim_rate=88730 (inst/sec) elapsed = 0:0:57:33 / Fri Apr 13 00:49:28 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4216635,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4217500  inst.: 306446488 (ipc=72.7) sim_rate=88722 (inst/sec) elapsed = 0:0:57:34 / Fri Apr 13 00:49:29 2018
GPGPU-Sim PTX: 311600000 instructions simulated : ctaid=(5,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4219500  inst.: 306502424 (ipc=72.6) sim_rate=88712 (inst/sec) elapsed = 0:0:57:35 / Fri Apr 13 00:49:30 2018
GPGPU-Sim uArch: cycles simulated: 4221500  inst.: 306561922 (ipc=72.6) sim_rate=88704 (inst/sec) elapsed = 0:0:57:36 / Fri Apr 13 00:49:31 2018
GPGPU-Sim PTX: 311700000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4224000  inst.: 306634427 (ipc=72.6) sim_rate=88699 (inst/sec) elapsed = 0:0:57:37 / Fri Apr 13 00:49:32 2018
GPGPU-Sim PTX: 311800000 instructions simulated : ctaid=(5,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4226000  inst.: 306686994 (ipc=72.6) sim_rate=88689 (inst/sec) elapsed = 0:0:57:38 / Fri Apr 13 00:49:33 2018
GPGPU-Sim uArch: cycles simulated: 4228000  inst.: 306737183 (ipc=72.5) sim_rate=88677 (inst/sec) elapsed = 0:0:57:39 / Fri Apr 13 00:49:34 2018
GPGPU-Sim PTX: 311900000 instructions simulated : ctaid=(8,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4230000  inst.: 306798234 (ipc=72.5) sim_rate=88670 (inst/sec) elapsed = 0:0:57:40 / Fri Apr 13 00:49:35 2018
GPGPU-Sim uArch: cycles simulated: 4232000  inst.: 306851657 (ipc=72.5) sim_rate=88659 (inst/sec) elapsed = 0:0:57:41 / Fri Apr 13 00:49:36 2018
GPGPU-Sim PTX: 312000000 instructions simulated : ctaid=(8,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4234500  inst.: 306924878 (ipc=72.5) sim_rate=88655 (inst/sec) elapsed = 0:0:57:42 / Fri Apr 13 00:49:37 2018
GPGPU-Sim PTX: 312100000 instructions simulated : ctaid=(7,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4236500  inst.: 306982209 (ipc=72.5) sim_rate=88646 (inst/sec) elapsed = 0:0:57:43 / Fri Apr 13 00:49:38 2018
GPGPU-Sim uArch: cycles simulated: 4239000  inst.: 307056453 (ipc=72.4) sim_rate=88642 (inst/sec) elapsed = 0:0:57:44 / Fri Apr 13 00:49:39 2018
GPGPU-Sim PTX: 312200000 instructions simulated : ctaid=(7,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4241000  inst.: 307112104 (ipc=72.4) sim_rate=88632 (inst/sec) elapsed = 0:0:57:45 / Fri Apr 13 00:49:40 2018
GPGPU-Sim PTX: 312300000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4243500  inst.: 307182430 (ipc=72.4) sim_rate=88627 (inst/sec) elapsed = 0:0:57:46 / Fri Apr 13 00:49:41 2018
GPGPU-Sim uArch: cycles simulated: 4245500  inst.: 307242303 (ipc=72.4) sim_rate=88619 (inst/sec) elapsed = 0:0:57:47 / Fri Apr 13 00:49:42 2018
GPGPU-Sim PTX: 312400000 instructions simulated : ctaid=(3,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4248000  inst.: 307312517 (ipc=72.3) sim_rate=88613 (inst/sec) elapsed = 0:0:57:48 / Fri Apr 13 00:49:43 2018
GPGPU-Sim PTX: 312500000 instructions simulated : ctaid=(3,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4250000  inst.: 307369311 (ipc=72.3) sim_rate=88604 (inst/sec) elapsed = 0:0:57:49 / Fri Apr 13 00:49:44 2018
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4251686,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4252000  inst.: 307426713 (ipc=72.3) sim_rate=88595 (inst/sec) elapsed = 0:0:57:50 / Fri Apr 13 00:49:45 2018
GPGPU-Sim PTX: 312600000 instructions simulated : ctaid=(8,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4254500  inst.: 307489526 (ipc=72.3) sim_rate=88588 (inst/sec) elapsed = 0:0:57:51 / Fri Apr 13 00:49:46 2018
GPGPU-Sim uArch: cycles simulated: 4256000  inst.: 307529789 (ipc=72.3) sim_rate=88574 (inst/sec) elapsed = 0:0:57:52 / Fri Apr 13 00:49:47 2018
GPGPU-Sim PTX: 312700000 instructions simulated : ctaid=(4,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4258500  inst.: 307596190 (ipc=72.2) sim_rate=88567 (inst/sec) elapsed = 0:0:57:53 / Fri Apr 13 00:49:48 2018
GPGPU-Sim uArch: cycles simulated: 4260500  inst.: 307643280 (ipc=72.2) sim_rate=88555 (inst/sec) elapsed = 0:0:57:54 / Fri Apr 13 00:49:49 2018
GPGPU-Sim PTX: 312800000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4262500  inst.: 307696815 (ipc=72.2) sim_rate=88545 (inst/sec) elapsed = 0:0:57:55 / Fri Apr 13 00:49:50 2018
GPGPU-Sim PTX: 312900000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4265000  inst.: 307763207 (ipc=72.2) sim_rate=88539 (inst/sec) elapsed = 0:0:57:56 / Fri Apr 13 00:49:51 2018
GPGPU-Sim uArch: cycles simulated: 4267000  inst.: 307813158 (ipc=72.1) sim_rate=88528 (inst/sec) elapsed = 0:0:57:57 / Fri Apr 13 00:49:52 2018
GPGPU-Sim PTX: 313000000 instructions simulated : ctaid=(6,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4269500  inst.: 307874795 (ipc=72.1) sim_rate=88520 (inst/sec) elapsed = 0:0:57:58 / Fri Apr 13 00:49:53 2018
GPGPU-Sim uArch: cycles simulated: 4271500  inst.: 307928700 (ipc=72.1) sim_rate=88510 (inst/sec) elapsed = 0:0:57:59 / Fri Apr 13 00:49:54 2018
GPGPU-Sim PTX: 313100000 instructions simulated : ctaid=(7,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4274000  inst.: 307993234 (ipc=72.1) sim_rate=88503 (inst/sec) elapsed = 0:0:58:00 / Fri Apr 13 00:49:55 2018
GPGPU-Sim PTX: 313200000 instructions simulated : ctaid=(6,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4276500  inst.: 308063601 (ipc=72.0) sim_rate=88498 (inst/sec) elapsed = 0:0:58:01 / Fri Apr 13 00:49:56 2018
GPGPU-Sim uArch: cycles simulated: 4278500  inst.: 308109624 (ipc=72.0) sim_rate=88486 (inst/sec) elapsed = 0:0:58:02 / Fri Apr 13 00:49:57 2018
GPGPU-Sim PTX: 313300000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4280500  inst.: 308164243 (ipc=72.0) sim_rate=88476 (inst/sec) elapsed = 0:0:58:03 / Fri Apr 13 00:49:58 2018
GPGPU-Sim uArch: cycles simulated: 4283000  inst.: 308231625 (ipc=72.0) sim_rate=88470 (inst/sec) elapsed = 0:0:58:04 / Fri Apr 13 00:49:59 2018
GPGPU-Sim PTX: 313400000 instructions simulated : ctaid=(6,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4285000  inst.: 308277236 (ipc=71.9) sim_rate=88458 (inst/sec) elapsed = 0:0:58:05 / Fri Apr 13 00:50:00 2018
GPGPU-Sim uArch: cycles simulated: 4287000  inst.: 308332426 (ipc=71.9) sim_rate=88448 (inst/sec) elapsed = 0:0:58:06 / Fri Apr 13 00:50:01 2018
GPGPU-Sim PTX: 313500000 instructions simulated : ctaid=(8,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4289000  inst.: 308382759 (ipc=71.9) sim_rate=88437 (inst/sec) elapsed = 0:0:58:07 / Fri Apr 13 00:50:02 2018
GPGPU-Sim PTX: 313600000 instructions simulated : ctaid=(2,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4291500  inst.: 308444115 (ipc=71.9) sim_rate=88430 (inst/sec) elapsed = 0:0:58:08 / Fri Apr 13 00:50:03 2018
GPGPU-Sim uArch: cycles simulated: 4293500  inst.: 308493053 (ipc=71.9) sim_rate=88418 (inst/sec) elapsed = 0:0:58:09 / Fri Apr 13 00:50:04 2018
GPGPU-Sim PTX: 313700000 instructions simulated : ctaid=(6,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4296000  inst.: 308558198 (ipc=71.8) sim_rate=88412 (inst/sec) elapsed = 0:0:58:10 / Fri Apr 13 00:50:05 2018
GPGPU-Sim uArch: cycles simulated: 4298000  inst.: 308612696 (ipc=71.8) sim_rate=88402 (inst/sec) elapsed = 0:0:58:11 / Fri Apr 13 00:50:06 2018
GPGPU-Sim PTX: 313800000 instructions simulated : ctaid=(2,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4300500  inst.: 308674566 (ipc=71.8) sim_rate=88394 (inst/sec) elapsed = 0:0:58:12 / Fri Apr 13 00:50:07 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4301289,0), 2 CTAs running
GPGPU-Sim PTX: 313900000 instructions simulated : ctaid=(7,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4302500  inst.: 308731444 (ipc=71.8) sim_rate=88385 (inst/sec) elapsed = 0:0:58:13 / Fri Apr 13 00:50:08 2018
GPGPU-Sim uArch: cycles simulated: 4305000  inst.: 308789398 (ipc=71.7) sim_rate=88377 (inst/sec) elapsed = 0:0:58:14 / Fri Apr 13 00:50:09 2018
GPGPU-Sim PTX: 314000000 instructions simulated : ctaid=(8,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4307000  inst.: 308839058 (ipc=71.7) sim_rate=88365 (inst/sec) elapsed = 0:0:58:15 / Fri Apr 13 00:50:10 2018
GPGPU-Sim uArch: cycles simulated: 4309500  inst.: 308905930 (ipc=71.7) sim_rate=88359 (inst/sec) elapsed = 0:0:58:16 / Fri Apr 13 00:50:11 2018
GPGPU-Sim PTX: 314100000 instructions simulated : ctaid=(7,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4312000  inst.: 308962618 (ipc=71.7) sim_rate=88350 (inst/sec) elapsed = 0:0:58:17 / Fri Apr 13 00:50:12 2018
GPGPU-Sim uArch: cycles simulated: 4314000  inst.: 309018203 (ipc=71.6) sim_rate=88341 (inst/sec) elapsed = 0:0:58:18 / Fri Apr 13 00:50:13 2018
GPGPU-Sim PTX: 314200000 instructions simulated : ctaid=(7,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4316500  inst.: 309079171 (ipc=71.6) sim_rate=88333 (inst/sec) elapsed = 0:0:58:19 / Fri Apr 13 00:50:14 2018
GPGPU-Sim uArch: cycles simulated: 4318000  inst.: 309116292 (ipc=71.6) sim_rate=88318 (inst/sec) elapsed = 0:0:58:20 / Fri Apr 13 00:50:15 2018
GPGPU-Sim PTX: 314300000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4320500  inst.: 309184201 (ipc=71.6) sim_rate=88313 (inst/sec) elapsed = 0:0:58:21 / Fri Apr 13 00:50:16 2018
GPGPU-Sim PTX: 314400000 instructions simulated : ctaid=(2,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4322500  inst.: 309230759 (ipc=71.5) sim_rate=88301 (inst/sec) elapsed = 0:0:58:22 / Fri Apr 13 00:50:17 2018
GPGPU-Sim uArch: cycles simulated: 4325000  inst.: 309296260 (ipc=71.5) sim_rate=88294 (inst/sec) elapsed = 0:0:58:23 / Fri Apr 13 00:50:18 2018
GPGPU-Sim PTX: 314500000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4326885,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4327000  inst.: 309345013 (ipc=71.5) sim_rate=88283 (inst/sec) elapsed = 0:0:58:24 / Fri Apr 13 00:50:19 2018
GPGPU-Sim uArch: cycles simulated: 4329500  inst.: 309402644 (ipc=71.5) sim_rate=88274 (inst/sec) elapsed = 0:0:58:25 / Fri Apr 13 00:50:20 2018
GPGPU-Sim PTX: 314600000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4329755,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4332000  inst.: 309469132 (ipc=71.4) sim_rate=88268 (inst/sec) elapsed = 0:0:58:26 / Fri Apr 13 00:50:21 2018
GPGPU-Sim PTX: 314700000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4334500  inst.: 309527427 (ipc=71.4) sim_rate=88259 (inst/sec) elapsed = 0:0:58:27 / Fri Apr 13 00:50:22 2018
GPGPU-Sim uArch: cycles simulated: 4337500  inst.: 309600322 (ipc=71.4) sim_rate=88255 (inst/sec) elapsed = 0:0:58:28 / Fri Apr 13 00:50:23 2018
GPGPU-Sim PTX: 314800000 instructions simulated : ctaid=(7,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4340000  inst.: 309656953 (ipc=71.3) sim_rate=88246 (inst/sec) elapsed = 0:0:58:29 / Fri Apr 13 00:50:24 2018
GPGPU-Sim PTX: 314900000 instructions simulated : ctaid=(5,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4342000  inst.: 309705453 (ipc=71.3) sim_rate=88235 (inst/sec) elapsed = 0:0:58:30 / Fri Apr 13 00:50:25 2018
GPGPU-Sim uArch: cycles simulated: 4344500  inst.: 309764599 (ipc=71.3) sim_rate=88226 (inst/sec) elapsed = 0:0:58:31 / Fri Apr 13 00:50:26 2018
GPGPU-Sim PTX: 315000000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4347000  inst.: 309821502 (ipc=71.3) sim_rate=88217 (inst/sec) elapsed = 0:0:58:32 / Fri Apr 13 00:50:27 2018
GPGPU-Sim uArch: cycles simulated: 4350000  inst.: 309894775 (ipc=71.2) sim_rate=88213 (inst/sec) elapsed = 0:0:58:33 / Fri Apr 13 00:50:28 2018
GPGPU-Sim PTX: 315100000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4352500  inst.: 309947593 (ipc=71.2) sim_rate=88203 (inst/sec) elapsed = 0:0:58:34 / Fri Apr 13 00:50:29 2018
GPGPU-Sim PTX: 315200000 instructions simulated : ctaid=(8,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4355000  inst.: 310008010 (ipc=71.2) sim_rate=88195 (inst/sec) elapsed = 0:0:58:35 / Fri Apr 13 00:50:30 2018
GPGPU-Sim uArch: cycles simulated: 4357500  inst.: 310066237 (ipc=71.2) sim_rate=88187 (inst/sec) elapsed = 0:0:58:36 / Fri Apr 13 00:50:31 2018
GPGPU-Sim PTX: 315300000 instructions simulated : ctaid=(7,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4360000  inst.: 310129184 (ipc=71.1) sim_rate=88180 (inst/sec) elapsed = 0:0:58:37 / Fri Apr 13 00:50:32 2018
GPGPU-Sim PTX: 315400000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4363000  inst.: 310200124 (ipc=71.1) sim_rate=88175 (inst/sec) elapsed = 0:0:58:38 / Fri Apr 13 00:50:33 2018
GPGPU-Sim uArch: cycles simulated: 4365500  inst.: 310264315 (ipc=71.1) sim_rate=88168 (inst/sec) elapsed = 0:0:58:39 / Fri Apr 13 00:50:34 2018
GPGPU-Sim PTX: 315500000 instructions simulated : ctaid=(5,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4368000  inst.: 310317682 (ipc=71.0) sim_rate=88158 (inst/sec) elapsed = 0:0:58:40 / Fri Apr 13 00:50:35 2018
GPGPU-Sim uArch: cycles simulated: 4370000  inst.: 310359587 (ipc=71.0) sim_rate=88145 (inst/sec) elapsed = 0:0:58:41 / Fri Apr 13 00:50:36 2018
GPGPU-Sim PTX: 315600000 instructions simulated : ctaid=(7,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4373000  inst.: 310434616 (ipc=71.0) sim_rate=88141 (inst/sec) elapsed = 0:0:58:42 / Fri Apr 13 00:50:37 2018
GPGPU-Sim PTX: 315700000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4375500  inst.: 310485958 (ipc=71.0) sim_rate=88131 (inst/sec) elapsed = 0:0:58:43 / Fri Apr 13 00:50:38 2018
GPGPU-Sim uArch: cycles simulated: 4378000  inst.: 310550649 (ipc=70.9) sim_rate=88124 (inst/sec) elapsed = 0:0:58:44 / Fri Apr 13 00:50:39 2018
GPGPU-Sim PTX: 315800000 instructions simulated : ctaid=(4,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4380500  inst.: 310604521 (ipc=70.9) sim_rate=88114 (inst/sec) elapsed = 0:0:58:45 / Fri Apr 13 00:50:40 2018
GPGPU-Sim uArch: cycles simulated: 4383000  inst.: 310673944 (ipc=70.9) sim_rate=88109 (inst/sec) elapsed = 0:0:58:46 / Fri Apr 13 00:50:41 2018
GPGPU-Sim PTX: 315900000 instructions simulated : ctaid=(8,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4385500  inst.: 310726480 (ipc=70.9) sim_rate=88099 (inst/sec) elapsed = 0:0:58:47 / Fri Apr 13 00:50:42 2018
GPGPU-Sim PTX: 316000000 instructions simulated : ctaid=(5,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4388000  inst.: 310787924 (ipc=70.8) sim_rate=88091 (inst/sec) elapsed = 0:0:58:48 / Fri Apr 13 00:50:43 2018
GPGPU-Sim uArch: cycles simulated: 4390500  inst.: 310841912 (ipc=70.8) sim_rate=88082 (inst/sec) elapsed = 0:0:58:49 / Fri Apr 13 00:50:44 2018
GPGPU-Sim PTX: 316100000 instructions simulated : ctaid=(3,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4393500  inst.: 310913424 (ipc=70.8) sim_rate=88077 (inst/sec) elapsed = 0:0:58:50 / Fri Apr 13 00:50:45 2018
GPGPU-Sim PTX: 316200000 instructions simulated : ctaid=(3,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4396000  inst.: 310977083 (ipc=70.7) sim_rate=88070 (inst/sec) elapsed = 0:0:58:51 / Fri Apr 13 00:50:46 2018
GPGPU-Sim uArch: cycles simulated: 4399000  inst.: 311051807 (ipc=70.7) sim_rate=88066 (inst/sec) elapsed = 0:0:58:52 / Fri Apr 13 00:50:47 2018
GPGPU-Sim PTX: 316300000 instructions simulated : ctaid=(6,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4401500  inst.: 311106450 (ipc=70.7) sim_rate=88057 (inst/sec) elapsed = 0:0:58:53 / Fri Apr 13 00:50:48 2018
GPGPU-Sim PTX: 316400000 instructions simulated : ctaid=(5,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4404000  inst.: 311168413 (ipc=70.7) sim_rate=88049 (inst/sec) elapsed = 0:0:58:54 / Fri Apr 13 00:50:49 2018
GPGPU-Sim uArch: cycles simulated: 4406500  inst.: 311236450 (ipc=70.6) sim_rate=88044 (inst/sec) elapsed = 0:0:58:55 / Fri Apr 13 00:50:50 2018
GPGPU-Sim PTX: 316500000 instructions simulated : ctaid=(6,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4408500  inst.: 311276832 (ipc=70.6) sim_rate=88030 (inst/sec) elapsed = 0:0:58:56 / Fri Apr 13 00:50:51 2018
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4409385,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4409735,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4411000  inst.: 311338215 (ipc=70.6) sim_rate=88023 (inst/sec) elapsed = 0:0:58:57 / Fri Apr 13 00:50:52 2018
GPGPU-Sim PTX: 316600000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4414000  inst.: 311398597 (ipc=70.5) sim_rate=88015 (inst/sec) elapsed = 0:0:58:58 / Fri Apr 13 00:50:53 2018
GPGPU-Sim PTX: 316700000 instructions simulated : ctaid=(7,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4416500  inst.: 311454345 (ipc=70.5) sim_rate=88006 (inst/sec) elapsed = 0:0:58:59 / Fri Apr 13 00:50:54 2018
GPGPU-Sim uArch: cycles simulated: 4419500  inst.: 311518008 (ipc=70.5) sim_rate=87999 (inst/sec) elapsed = 0:0:59:00 / Fri Apr 13 00:50:55 2018
GPGPU-Sim PTX: 316800000 instructions simulated : ctaid=(4,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4422500  inst.: 311578580 (ipc=70.5) sim_rate=87991 (inst/sec) elapsed = 0:0:59:01 / Fri Apr 13 00:50:56 2018
GPGPU-Sim uArch: cycles simulated: 4425500  inst.: 311642799 (ipc=70.4) sim_rate=87984 (inst/sec) elapsed = 0:0:59:02 / Fri Apr 13 00:50:57 2018
GPGPU-Sim PTX: 316900000 instructions simulated : ctaid=(7,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4428500  inst.: 311707102 (ipc=70.4) sim_rate=87978 (inst/sec) elapsed = 0:0:59:03 / Fri Apr 13 00:50:58 2018
GPGPU-Sim PTX: 317000000 instructions simulated : ctaid=(8,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 4431000  inst.: 311762025 (ipc=70.4) sim_rate=87968 (inst/sec) elapsed = 0:0:59:04 / Fri Apr 13 00:50:59 2018
GPGPU-Sim uArch: cycles simulated: 4434000  inst.: 311825089 (ipc=70.3) sim_rate=87961 (inst/sec) elapsed = 0:0:59:05 / Fri Apr 13 00:51:00 2018
GPGPU-Sim PTX: 317100000 instructions simulated : ctaid=(7,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4436500  inst.: 311877483 (ipc=70.3) sim_rate=87951 (inst/sec) elapsed = 0:0:59:06 / Fri Apr 13 00:51:01 2018
GPGPU-Sim PTX: 317200000 instructions simulated : ctaid=(6,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4440000  inst.: 311948296 (ipc=70.3) sim_rate=87947 (inst/sec) elapsed = 0:0:59:07 / Fri Apr 13 00:51:02 2018
GPGPU-Sim uArch: cycles simulated: 4442500  inst.: 312003805 (ipc=70.2) sim_rate=87937 (inst/sec) elapsed = 0:0:59:08 / Fri Apr 13 00:51:03 2018
GPGPU-Sim PTX: 317300000 instructions simulated : ctaid=(7,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4446000  inst.: 312072116 (ipc=70.2) sim_rate=87932 (inst/sec) elapsed = 0:0:59:09 / Fri Apr 13 00:51:04 2018
GPGPU-Sim uArch: cycles simulated: 4448500  inst.: 312125846 (ipc=70.2) sim_rate=87922 (inst/sec) elapsed = 0:0:59:10 / Fri Apr 13 00:51:05 2018
GPGPU-Sim PTX: 317400000 instructions simulated : ctaid=(8,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4451500  inst.: 312186740 (ipc=70.1) sim_rate=87915 (inst/sec) elapsed = 0:0:59:11 / Fri Apr 13 00:51:06 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4451829,0), 1 CTAs running
GPGPU-Sim PTX: 317500000 instructions simulated : ctaid=(3,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4454500  inst.: 312243376 (ipc=70.1) sim_rate=87906 (inst/sec) elapsed = 0:0:59:12 / Fri Apr 13 00:51:07 2018
GPGPU-Sim uArch: cycles simulated: 4457500  inst.: 312301079 (ipc=70.1) sim_rate=87897 (inst/sec) elapsed = 0:0:59:13 / Fri Apr 13 00:51:08 2018
GPGPU-Sim PTX: 317600000 instructions simulated : ctaid=(8,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4460500  inst.: 312355950 (ipc=70.0) sim_rate=87888 (inst/sec) elapsed = 0:0:59:14 / Fri Apr 13 00:51:09 2018
GPGPU-Sim uArch: cycles simulated: 4463500  inst.: 312415023 (ipc=70.0) sim_rate=87880 (inst/sec) elapsed = 0:0:59:15 / Fri Apr 13 00:51:10 2018
GPGPU-Sim PTX: 317700000 instructions simulated : ctaid=(5,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4466500  inst.: 312466761 (ipc=70.0) sim_rate=87870 (inst/sec) elapsed = 0:0:59:16 / Fri Apr 13 00:51:11 2018
GPGPU-Sim PTX: 317800000 instructions simulated : ctaid=(7,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4469500  inst.: 312524715 (ipc=69.9) sim_rate=87861 (inst/sec) elapsed = 0:0:59:17 / Fri Apr 13 00:51:12 2018
GPGPU-Sim uArch: cycles simulated: 4472000  inst.: 312566390 (ipc=69.9) sim_rate=87848 (inst/sec) elapsed = 0:0:59:18 / Fri Apr 13 00:51:13 2018
GPGPU-Sim PTX: 317900000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4475000  inst.: 312626019 (ipc=69.9) sim_rate=87840 (inst/sec) elapsed = 0:0:59:19 / Fri Apr 13 00:51:14 2018
GPGPU-Sim uArch: cycles simulated: 4478000  inst.: 312679990 (ipc=69.8) sim_rate=87831 (inst/sec) elapsed = 0:0:59:20 / Fri Apr 13 00:51:15 2018
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4479463,0), 1 CTAs running
GPGPU-Sim PTX: 318000000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4480500  inst.: 312727457 (ipc=69.8) sim_rate=87820 (inst/sec) elapsed = 0:0:59:21 / Fri Apr 13 00:51:16 2018
GPGPU-Sim uArch: cycles simulated: 4483500  inst.: 312772164 (ipc=69.8) sim_rate=87808 (inst/sec) elapsed = 0:0:59:22 / Fri Apr 13 00:51:17 2018
GPGPU-Sim PTX: 318100000 instructions simulated : ctaid=(8,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4486500  inst.: 312823793 (ipc=69.7) sim_rate=87797 (inst/sec) elapsed = 0:0:59:23 / Fri Apr 13 00:51:18 2018
GPGPU-Sim uArch: cycles simulated: 4489500  inst.: 312868741 (ipc=69.7) sim_rate=87785 (inst/sec) elapsed = 0:0:59:24 / Fri Apr 13 00:51:19 2018
GPGPU-Sim PTX: 318200000 instructions simulated : ctaid=(8,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4492500  inst.: 312919246 (ipc=69.7) sim_rate=87775 (inst/sec) elapsed = 0:0:59:25 / Fri Apr 13 00:51:20 2018
GPGPU-Sim uArch: cycles simulated: 4495500  inst.: 312964946 (ipc=69.6) sim_rate=87763 (inst/sec) elapsed = 0:0:59:26 / Fri Apr 13 00:51:21 2018
GPGPU-Sim uArch: cycles simulated: 4498500  inst.: 313009938 (ipc=69.6) sim_rate=87751 (inst/sec) elapsed = 0:0:59:27 / Fri Apr 13 00:51:22 2018
GPGPU-Sim PTX: 318300000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4502000  inst.: 313063299 (ipc=69.5) sim_rate=87741 (inst/sec) elapsed = 0:0:59:28 / Fri Apr 13 00:51:23 2018
GPGPU-Sim uArch: cycles simulated: 4505000  inst.: 313107190 (ipc=69.5) sim_rate=87729 (inst/sec) elapsed = 0:0:59:29 / Fri Apr 13 00:51:24 2018
GPGPU-Sim PTX: 318400000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4508000  inst.: 313152506 (ipc=69.5) sim_rate=87717 (inst/sec) elapsed = 0:0:59:30 / Fri Apr 13 00:51:25 2018
GPGPU-Sim uArch: cycles simulated: 4511000  inst.: 313200274 (ipc=69.4) sim_rate=87706 (inst/sec) elapsed = 0:0:59:31 / Fri Apr 13 00:51:26 2018
GPGPU-Sim PTX: 318500000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4514000  inst.: 313244687 (ipc=69.4) sim_rate=87694 (inst/sec) elapsed = 0:0:59:32 / Fri Apr 13 00:51:27 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4515925,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4516500  inst.: 313284450 (ipc=69.4) sim_rate=87681 (inst/sec) elapsed = 0:0:59:33 / Fri Apr 13 00:51:28 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4517043,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 318600000 instructions simulated : ctaid=(7,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4520000  inst.: 313332398 (ipc=69.3) sim_rate=87669 (inst/sec) elapsed = 0:0:59:34 / Fri Apr 13 00:51:29 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4522275,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4524000  inst.: 313380413 (ipc=69.3) sim_rate=87658 (inst/sec) elapsed = 0:0:59:35 / Fri Apr 13 00:51:30 2018
GPGPU-Sim PTX: 318700000 instructions simulated : ctaid=(4,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4528000  inst.: 313424939 (ipc=69.2) sim_rate=87646 (inst/sec) elapsed = 0:0:59:36 / Fri Apr 13 00:51:31 2018
GPGPU-Sim uArch: cycles simulated: 4532000  inst.: 313467877 (ipc=69.2) sim_rate=87634 (inst/sec) elapsed = 0:0:59:37 / Fri Apr 13 00:51:32 2018
GPGPU-Sim PTX: 318800000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4536500  inst.: 313519744 (ipc=69.1) sim_rate=87624 (inst/sec) elapsed = 0:0:59:38 / Fri Apr 13 00:51:33 2018
GPGPU-Sim uArch: cycles simulated: 4540000  inst.: 313558777 (ipc=69.1) sim_rate=87610 (inst/sec) elapsed = 0:0:59:39 / Fri Apr 13 00:51:34 2018
GPGPU-Sim PTX: 318900000 instructions simulated : ctaid=(8,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4544000  inst.: 313608397 (ipc=69.0) sim_rate=87600 (inst/sec) elapsed = 0:0:59:40 / Fri Apr 13 00:51:35 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4547192,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4547500  inst.: 313652817 (ipc=69.0) sim_rate=87588 (inst/sec) elapsed = 0:0:59:41 / Fri Apr 13 00:51:36 2018
GPGPU-Sim PTX: 319000000 instructions simulated : ctaid=(4,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4552000  inst.: 313697603 (ipc=68.9) sim_rate=87576 (inst/sec) elapsed = 0:0:59:42 / Fri Apr 13 00:51:37 2018
GPGPU-Sim uArch: cycles simulated: 4556500  inst.: 313744528 (ipc=68.9) sim_rate=87564 (inst/sec) elapsed = 0:0:59:43 / Fri Apr 13 00:51:38 2018
GPGPU-Sim uArch: cycles simulated: 4560500  inst.: 313786333 (ipc=68.8) sim_rate=87551 (inst/sec) elapsed = 0:0:59:44 / Fri Apr 13 00:51:39 2018
GPGPU-Sim PTX: 319100000 instructions simulated : ctaid=(7,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4564500  inst.: 313829998 (ipc=68.8) sim_rate=87539 (inst/sec) elapsed = 0:0:59:45 / Fri Apr 13 00:51:40 2018
GPGPU-Sim uArch: cycles simulated: 4568500  inst.: 313872336 (ipc=68.7) sim_rate=87527 (inst/sec) elapsed = 0:0:59:46 / Fri Apr 13 00:51:41 2018
GPGPU-Sim PTX: 319200000 instructions simulated : ctaid=(4,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4572500  inst.: 313914385 (ipc=68.7) sim_rate=87514 (inst/sec) elapsed = 0:0:59:47 / Fri Apr 13 00:51:42 2018
GPGPU-Sim uArch: cycles simulated: 4577000  inst.: 313961448 (ipc=68.6) sim_rate=87503 (inst/sec) elapsed = 0:0:59:48 / Fri Apr 13 00:51:43 2018
GPGPU-Sim PTX: 319300000 instructions simulated : ctaid=(5,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4581000  inst.: 314002341 (ipc=68.5) sim_rate=87490 (inst/sec) elapsed = 0:0:59:49 / Fri Apr 13 00:51:44 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4582928,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4585500  inst.: 314049996 (ipc=68.5) sim_rate=87479 (inst/sec) elapsed = 0:0:59:50 / Fri Apr 13 00:51:45 2018
GPGPU-Sim PTX: 319400000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 4590000  inst.: 314093395 (ipc=68.4) sim_rate=87466 (inst/sec) elapsed = 0:0:59:51 / Fri Apr 13 00:51:46 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4591066,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4595000  inst.: 314137204 (ipc=68.4) sim_rate=87454 (inst/sec) elapsed = 0:0:59:52 / Fri Apr 13 00:51:47 2018
GPGPU-Sim uArch: cycles simulated: 4599500  inst.: 314177258 (ipc=68.3) sim_rate=87441 (inst/sec) elapsed = 0:0:59:53 / Fri Apr 13 00:51:48 2018
GPGPU-Sim PTX: 319500000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4604500  inst.: 314218201 (ipc=68.2) sim_rate=87428 (inst/sec) elapsed = 0:0:59:54 / Fri Apr 13 00:51:49 2018
GPGPU-Sim uArch: cycles simulated: 4609500  inst.: 314260719 (ipc=68.2) sim_rate=87416 (inst/sec) elapsed = 0:0:59:55 / Fri Apr 13 00:51:50 2018
GPGPU-Sim PTX: 319600000 instructions simulated : ctaid=(7,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4614500  inst.: 314301588 (ipc=68.1) sim_rate=87403 (inst/sec) elapsed = 0:0:59:56 / Fri Apr 13 00:51:51 2018
GPGPU-Sim uArch: cycles simulated: 4619500  inst.: 314343530 (ipc=68.0) sim_rate=87390 (inst/sec) elapsed = 0:0:59:57 / Fri Apr 13 00:51:52 2018
GPGPU-Sim PTX: 319700000 instructions simulated : ctaid=(4,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4624500  inst.: 314387510 (ipc=68.0) sim_rate=87378 (inst/sec) elapsed = 0:0:59:58 / Fri Apr 13 00:51:53 2018
GPGPU-Sim uArch: cycles simulated: 4629000  inst.: 314429218 (ipc=67.9) sim_rate=87365 (inst/sec) elapsed = 0:0:59:59 / Fri Apr 13 00:51:54 2018
GPGPU-Sim uArch: cycles simulated: 4633500  inst.: 314463815 (ipc=67.9) sim_rate=87351 (inst/sec) elapsed = 0:1:00:00 / Fri Apr 13 00:51:55 2018
GPGPU-Sim PTX: 319800000 instructions simulated : ctaid=(8,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4639000  inst.: 314507911 (ipc=67.8) sim_rate=87339 (inst/sec) elapsed = 0:1:00:01 / Fri Apr 13 00:51:56 2018
GPGPU-Sim uArch: cycles simulated: 4643500  inst.: 314553862 (ipc=67.7) sim_rate=87327 (inst/sec) elapsed = 0:1:00:02 / Fri Apr 13 00:51:57 2018
GPGPU-Sim PTX: 319900000 instructions simulated : ctaid=(4,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4649000  inst.: 314595986 (ipc=67.7) sim_rate=87315 (inst/sec) elapsed = 0:1:00:03 / Fri Apr 13 00:51:58 2018
GPGPU-Sim uArch: cycles simulated: 4654000  inst.: 314638920 (ipc=67.6) sim_rate=87302 (inst/sec) elapsed = 0:1:00:04 / Fri Apr 13 00:51:59 2018
GPGPU-Sim PTX: 320000000 instructions simulated : ctaid=(4,3,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4658084,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4658500  inst.: 314674104 (ipc=67.5) sim_rate=87288 (inst/sec) elapsed = 0:1:00:05 / Fri Apr 13 00:52:00 2018
GPGPU-Sim uArch: cycles simulated: 4663500  inst.: 314714760 (ipc=67.5) sim_rate=87275 (inst/sec) elapsed = 0:1:00:06 / Fri Apr 13 00:52:01 2018
GPGPU-Sim uArch: cycles simulated: 4668500  inst.: 314747494 (ipc=67.4) sim_rate=87260 (inst/sec) elapsed = 0:1:00:07 / Fri Apr 13 00:52:02 2018
GPGPU-Sim PTX: 320100000 instructions simulated : ctaid=(8,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4672500  inst.: 314778418 (ipc=67.4) sim_rate=87244 (inst/sec) elapsed = 0:1:00:08 / Fri Apr 13 00:52:03 2018
GPGPU-Sim uArch: cycles simulated: 4677500  inst.: 314813876 (ipc=67.3) sim_rate=87230 (inst/sec) elapsed = 0:1:00:09 / Fri Apr 13 00:52:04 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4679594,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4682000  inst.: 314842719 (ipc=67.2) sim_rate=87214 (inst/sec) elapsed = 0:1:00:10 / Fri Apr 13 00:52:05 2018
GPGPU-Sim PTX: 320200000 instructions simulated : ctaid=(8,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4687000  inst.: 314871745 (ipc=67.2) sim_rate=87197 (inst/sec) elapsed = 0:1:00:11 / Fri Apr 13 00:52:06 2018
GPGPU-Sim uArch: cycles simulated: 4692500  inst.: 314907891 (ipc=67.1) sim_rate=87183 (inst/sec) elapsed = 0:1:00:12 / Fri Apr 13 00:52:07 2018
GPGPU-Sim uArch: cycles simulated: 4697000  inst.: 314933862 (ipc=67.1) sim_rate=87166 (inst/sec) elapsed = 0:1:00:13 / Fri Apr 13 00:52:08 2018
GPGPU-Sim PTX: 320300000 instructions simulated : ctaid=(8,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4701500  inst.: 314962347 (ipc=67.0) sim_rate=87150 (inst/sec) elapsed = 0:1:00:14 / Fri Apr 13 00:52:09 2018
GPGPU-Sim uArch: cycles simulated: 4707000  inst.: 314999451 (ipc=66.9) sim_rate=87136 (inst/sec) elapsed = 0:1:00:15 / Fri Apr 13 00:52:10 2018
GPGPU-Sim uArch: cycles simulated: 4711500  inst.: 315030082 (ipc=66.9) sim_rate=87121 (inst/sec) elapsed = 0:1:00:16 / Fri Apr 13 00:52:11 2018
GPGPU-Sim PTX: 320400000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4716500  inst.: 315059696 (ipc=66.8) sim_rate=87105 (inst/sec) elapsed = 0:1:00:17 / Fri Apr 13 00:52:12 2018
GPGPU-Sim uArch: cycles simulated: 4721500  inst.: 315092937 (ipc=66.7) sim_rate=87090 (inst/sec) elapsed = 0:1:00:18 / Fri Apr 13 00:52:13 2018
GPGPU-Sim uArch: cycles simulated: 4727000  inst.: 315126738 (ipc=66.7) sim_rate=87075 (inst/sec) elapsed = 0:1:00:19 / Fri Apr 13 00:52:14 2018
GPGPU-Sim PTX: 320500000 instructions simulated : ctaid=(8,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4731500  inst.: 315156714 (ipc=66.6) sim_rate=87059 (inst/sec) elapsed = 0:1:00:20 / Fri Apr 13 00:52:15 2018
GPGPU-Sim uArch: cycles simulated: 4736000  inst.: 315186139 (ipc=66.6) sim_rate=87043 (inst/sec) elapsed = 0:1:00:21 / Fri Apr 13 00:52:16 2018
GPGPU-Sim uArch: cycles simulated: 4741000  inst.: 315221337 (ipc=66.5) sim_rate=87029 (inst/sec) elapsed = 0:1:00:22 / Fri Apr 13 00:52:17 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4741145,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 320600000 instructions simulated : ctaid=(4,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4747000  inst.: 315253255 (ipc=66.4) sim_rate=87014 (inst/sec) elapsed = 0:1:00:23 / Fri Apr 13 00:52:18 2018
GPGPU-Sim uArch: cycles simulated: 4752500  inst.: 315278695 (ipc=66.3) sim_rate=86997 (inst/sec) elapsed = 0:1:00:24 / Fri Apr 13 00:52:19 2018
GPGPU-Sim uArch: cycles simulated: 4758000  inst.: 315308979 (ipc=66.3) sim_rate=86981 (inst/sec) elapsed = 0:1:00:25 / Fri Apr 13 00:52:20 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4761884,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4763500  inst.: 315337417 (ipc=66.2) sim_rate=86965 (inst/sec) elapsed = 0:1:00:26 / Fri Apr 13 00:52:21 2018
GPGPU-Sim PTX: 320700000 instructions simulated : ctaid=(8,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4770000  inst.: 315364841 (ipc=66.1) sim_rate=86949 (inst/sec) elapsed = 0:1:00:27 / Fri Apr 13 00:52:22 2018
GPGPU-Sim uArch: cycles simulated: 4776500  inst.: 315395219 (ipc=66.0) sim_rate=86933 (inst/sec) elapsed = 0:1:00:28 / Fri Apr 13 00:52:23 2018
GPGPU-Sim uArch: cycles simulated: 4782500  inst.: 315422995 (ipc=66.0) sim_rate=86917 (inst/sec) elapsed = 0:1:00:29 / Fri Apr 13 00:52:24 2018
GPGPU-Sim PTX: 320800000 instructions simulated : ctaid=(4,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4788500  inst.: 315447603 (ipc=65.9) sim_rate=86900 (inst/sec) elapsed = 0:1:00:30 / Fri Apr 13 00:52:25 2018
GPGPU-Sim uArch: cycles simulated: 4795000  inst.: 315473843 (ipc=65.8) sim_rate=86883 (inst/sec) elapsed = 0:1:00:31 / Fri Apr 13 00:52:26 2018
GPGPU-Sim uArch: cycles simulated: 4801500  inst.: 315502686 (ipc=65.7) sim_rate=86867 (inst/sec) elapsed = 0:1:00:32 / Fri Apr 13 00:52:27 2018
GPGPU-Sim uArch: cycles simulated: 4808000  inst.: 315531137 (ipc=65.6) sim_rate=86851 (inst/sec) elapsed = 0:1:00:33 / Fri Apr 13 00:52:28 2018
GPGPU-Sim PTX: 320900000 instructions simulated : ctaid=(8,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4814000  inst.: 315557109 (ipc=65.5) sim_rate=86834 (inst/sec) elapsed = 0:1:00:34 / Fri Apr 13 00:52:29 2018
GPGPU-Sim uArch: cycles simulated: 4820500  inst.: 315577300 (ipc=65.5) sim_rate=86816 (inst/sec) elapsed = 0:1:00:35 / Fri Apr 13 00:52:30 2018
GPGPU-Sim uArch: cycles simulated: 4827000  inst.: 315598604 (ipc=65.4) sim_rate=86798 (inst/sec) elapsed = 0:1:00:36 / Fri Apr 13 00:52:31 2018
GPGPU-Sim uArch: cycles simulated: 4833500  inst.: 315620032 (ipc=65.3) sim_rate=86780 (inst/sec) elapsed = 0:1:00:37 / Fri Apr 13 00:52:32 2018
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4839467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 321000000 instructions simulated : ctaid=(8,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4840000  inst.: 315641070 (ipc=65.2) sim_rate=86762 (inst/sec) elapsed = 0:1:00:38 / Fri Apr 13 00:52:33 2018
GPGPU-Sim uArch: cycles simulated: 4848000  inst.: 315659038 (ipc=65.1) sim_rate=86743 (inst/sec) elapsed = 0:1:00:39 / Fri Apr 13 00:52:34 2018
GPGPU-Sim uArch: cycles simulated: 4855500  inst.: 315673438 (ipc=65.0) sim_rate=86723 (inst/sec) elapsed = 0:1:00:40 / Fri Apr 13 00:52:35 2018
GPGPU-Sim uArch: cycles simulated: 4862500  inst.: 315688042 (ipc=64.9) sim_rate=86703 (inst/sec) elapsed = 0:1:00:41 / Fri Apr 13 00:52:36 2018
GPGPU-Sim uArch: cycles simulated: 4870500  inst.: 315705254 (ipc=64.8) sim_rate=86684 (inst/sec) elapsed = 0:1:00:42 / Fri Apr 13 00:52:37 2018
GPGPU-Sim uArch: cycles simulated: 4878000  inst.: 315720794 (ipc=64.7) sim_rate=86665 (inst/sec) elapsed = 0:1:00:43 / Fri Apr 13 00:52:38 2018
GPGPU-Sim uArch: cycles simulated: 4885500  inst.: 315736875 (ipc=64.6) sim_rate=86645 (inst/sec) elapsed = 0:1:00:44 / Fri Apr 13 00:52:39 2018
GPGPU-Sim PTX: 321100000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4893000  inst.: 315754035 (ipc=64.5) sim_rate=86626 (inst/sec) elapsed = 0:1:00:45 / Fri Apr 13 00:52:40 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4896705,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4900000  inst.: 315765125 (ipc=64.4) sim_rate=86605 (inst/sec) elapsed = 0:1:00:46 / Fri Apr 13 00:52:41 2018
GPGPU-Sim uArch: cycles simulated: 4907500  inst.: 315772360 (ipc=64.3) sim_rate=86584 (inst/sec) elapsed = 0:1:00:47 / Fri Apr 13 00:52:42 2018
GPGPU-Sim uArch: cycles simulated: 4915500  inst.: 315780620 (ipc=64.2) sim_rate=86562 (inst/sec) elapsed = 0:1:00:48 / Fri Apr 13 00:52:43 2018
GPGPU-Sim uArch: cycles simulated: 4923000  inst.: 315788264 (ipc=64.1) sim_rate=86541 (inst/sec) elapsed = 0:1:00:49 / Fri Apr 13 00:52:44 2018
GPGPU-Sim uArch: cycles simulated: 4929500  inst.: 315794816 (ipc=64.1) sim_rate=86519 (inst/sec) elapsed = 0:1:00:50 / Fri Apr 13 00:52:45 2018
GPGPU-Sim uArch: cycles simulated: 4936000  inst.: 315801564 (ipc=64.0) sim_rate=86497 (inst/sec) elapsed = 0:1:00:51 / Fri Apr 13 00:52:46 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4939301,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' finished on shader 3.
Destroy streams for kernel 1: size 0
kernel_name = _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 4939302
gpu_sim_insn = 315805040
gpu_ipc =      63.9372
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86498

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5667 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.9343
	minimum = 6
	maximum = 702
Network latency average = 14.4839
	minimum = 6
	maximum = 535
Slowest packet = 2457
Flit latency average = 12.3153
	minimum = 6
	maximum = 535
Slowest flit = 517614
Fragmentation average = 0.0131155
	minimum = 0
	maximum = 344
Injected packet rate average = 0.0395546
	minimum = 0.0312109 (at node 14)
	maximum = 0.0473346 (at node 18)
Accepted packet rate average = 0.0395546
	minimum = 0.0311657 (at node 14)
	maximum = 0.0474061 (at node 18)
Injected flit rate average = 0.111354
	minimum = 0.0530012 (at node 14)
	maximum = 0.190477 (at node 18)
Accepted flit rate average= 0.111354
	minimum = 0.0722796 (at node 17)
	maximum = 0.167111 (at node 3)
Injected packet length average = 2.81519
Accepted packet length average = 2.81519
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 51 sec (3651 sec)
gpgpu_simulation_rate = 86498 (inst/sec)
gpgpu_simulation_rate = 1352 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86498

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86498

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86498

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86498

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86498

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86474

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86474

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86474

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86474

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86474

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86474

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86474

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4939302
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9372
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531198
gpu_stall_icnt2sh    = 3834061
gpu_total_sim_rate=86474

========= Core RFC stats =========
	Total RFC Accesses     = 28100645
	Total RFC Misses       = 16291298
	Total RFC Read Misses  = 5326137
	Total RFC Write Misses = 10965161
	Total RFC Evictions    = 11963664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 882983
	L1I_total_cache_miss_rate = 0.1324
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29562716
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108384, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 122720
	L1D_cache_core[1]: Access = 152832, Miss = 130517, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 189064
	L1D_cache_core[2]: Access = 154595, Miss = 132491, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196512
	L1D_cache_core[3]: Access = 169362, Miss = 140933, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 182882
	L1D_cache_core[4]: Access = 143091, Miss = 119027, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 133743
	L1D_cache_core[5]: Access = 141063, Miss = 118027, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146262
	L1D_cache_core[6]: Access = 134966, Miss = 113142, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 146559
	L1D_cache_core[7]: Access = 154025, Miss = 126679, Miss_rate = 0.822, Pending_hits = 1, Reservation_fails = 137795
	L1D_cache_core[8]: Access = 134697, Miss = 113708, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 138368
	L1D_cache_core[9]: Access = 146459, Miss = 120995, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136242
	L1D_cache_core[10]: Access = 130601, Miss = 111189, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135587
	L1D_cache_core[11]: Access = 135418, Miss = 115016, Miss_rate = 0.849, Pending_hits = 1, Reservation_fails = 164691
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 152613
	L1D_cache_core[13]: Access = 130745, Miss = 108894, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 128328
	L1D_cache_core[14]: Access = 126092, Miss = 105945, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136055
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776544
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2247421
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1698713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5818
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151494
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 127001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 366300
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4323
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267797
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5783942
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 882983
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29562716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3533869
gpgpu_n_mem_read_local = 151494
gpgpu_n_mem_write_local = 267801
gpgpu_n_mem_read_global = 1156220
gpgpu_n_mem_write_global = 416171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3529685
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1382517	W0_Idle:23811165	W0_Scoreboard:97882365	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9249760 {8:1156220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5181224 {8:647653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510816 {136:3756,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211952 {8:151494,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34620712 {40:5339,72:20120,136:242342,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157245920 {136:1156220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 88080808 {136:647653,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603184 {136:151494,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142408 {8:267801,}
maxmrqlatency = 528 
maxdqlatency = 0 
maxmflatency = 1148 
averagemflatency = 275 
max_icnt2mem_latency = 862 
max_icnt2sh_latency = 4939301 
mrq_lat_table:987494 	27917 	21893 	84149 	401230 	193854 	73982 	10836 	371 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624166 	1322652 	41159 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1711626 	524357 	241741 	89063 	44937 	27160 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	402312 	570269 	298224 	36751 	218 	0 	0 	0 	0 	117 	973 	2115 	19557 	25905 	27549 	83789 	81310 	141795 	278018 	19088 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3971 	5668 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        20        36        42        34        32        36        32        32        24        48        50        30        32        28        32 
dram[1]:        24        26        24        16        40        46        24        30        36        36        40        36        30        40        32        26 
dram[2]:        44        34        22        20        48        48        28        24        44        50        22        26        42        46        28        26 
dram[3]:        38        32        30        26        34        32        28        26        54        56        24        36        48        54        26        24 
dram[4]:        22        20        22        22        18        24        38        42        42        46        26        30        28        44        40        20 
dram[5]:        22        20        32        44        20        22        46        42        24        28        48        46        28        24        40        30 
maximum service time to same row:
dram[0]:    102468     61211     74841     74834     76963     85647     44421     53913     37814     42323     70959     51025     43904     34763     69129     69125 
dram[1]:     81528     39640     28829     62644     47334     43003     50950     41702     49185     44413     62775     44686     25218     36849     52542     39324 
dram[2]:     98747     82073    158550    118317     86116     79306     44219     75803     49650     50771     84678     66794     44923     85125     60445     60480 
dram[3]:     79715     43011     41834     65870     87812     49409     55288     52164     53969     50795     62853     67156     45811     74497    110810     59263 
dram[4]:     58525     51308     42356     75778     63617     42132     37961     55244     38064     41481     44371     39472     66003     55021     28066     38132 
dram[5]:     77773     86594     62591     73772     63967     63934     74518     65000     63978     62939    105712     67196     48896     62371     89913     54268 
average row accesses per activate:
dram[0]:  1.743171  1.727196  1.682971  1.690038  1.691354  1.698616  1.715682  1.708784  1.761239  1.734954  1.722988  1.711671  1.734071  1.738176  1.748038  1.723132 
dram[1]:  1.750408  1.732423  1.697679  1.708980  1.695708  1.698214  1.719267  1.716889  1.757517  1.751314  1.720578  1.722955  1.747877  1.752014  1.745620  1.744380 
dram[2]:  1.748589  1.727434  1.685217  1.700600  1.688770  1.694928  1.723423  1.702487  1.752440  1.747626  1.714142  1.726337  1.749420  1.748740  1.730022  1.727893 
dram[3]:  1.738498  1.741095  1.691970  1.703304  1.689756  1.691194  1.718881  1.703300  1.732633  1.732703  1.718699  1.722960  1.748121  1.746167  1.730629  1.724171 
dram[4]:  1.744304  1.744774  1.699816  1.697553  1.691615  1.689327  1.725266  1.712172  1.742605  1.730713  1.730315  1.729286  1.740033  1.747011  1.733895  1.736336 
dram[5]:  1.715033  1.729313  1.686189  1.700037  1.689479  1.707150  1.718366  1.710581  1.731394  1.745530  1.723404  1.723278  1.722811  1.736861  1.739961  1.727448 
average row locality = 1801729/1046021 = 1.722460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12361     12526     12543     12536     13258     13128     12306     12269     12595     12652     12447     12380     12480     12634     12151     12184 
dram[1]:     12478     12690     12808     12771     13291     13375     12491     12396     12544     12681     12546     12522     12666     12771     12291     12265 
dram[2]:     12490     12674     12879     12739     13290     13231     12456     12459     12699     12646     12544     12612     12642     12808     12396     12309 
dram[3]:     12579     12611     12614     12576     13192     13100     12352     12407     12643     12629     12637     12644     12655     12684     12372     12249 
dram[4]:     12728     12550     12542     12584     13162     13265     12404     12325     12644     12753     12638     12607     12672     12603     12191     12172 
dram[5]:     12568     12507     12677     12642     13135     13253     12351     12353     12722     12600     12440     12562     12649     12645     12310     12228 
total reads: 1211336
bank skew: 13375/12151 = 1.10
chip skew: 202874/200450 = 1.01
number of total write accesses:
dram[0]:      5700      5784      5899      5904      6382      6384      6479      6543      6289      6259      6306      6320      6163      6220      5665      5709 
dram[1]:      5749      5840      5914      5956      6386      6399      6641      6634      6337      6305      6401      6415      6267      6368      5743      5737 
dram[2]:      5788      5794      5987      5954      6320      6420      6593      6568      6336      6307      6255      6338      6215      6269      5681      5668 
dram[3]:      5823      5768      5908      5881      6372      6413      6566      6486      6312      6254      6279      6312      6188      6220      5720      5691 
dram[4]:      5800      5812      5901      5938      6366      6441      6586      6538      6326      6316      6283      6365      6270      6249      5708      5714 
dram[5]:      5788      5758      5893      5919      6343      6398      6539      6513      6261      6243      6271      6301      6202      6193      5716      5658 
total reads: 590393
bank skew: 6641/5658 = 1.17
chip skew: 99092/97996 = 1.01
average mf latency per bank:
dram[0]:        298       299       305       310       295       300       294       297       301       306       304       308       302       305       307       310
dram[1]:        303       303       309       311       298       299       297       300       304       306       307       308       305       306       307       311
dram[2]:        304       303       306       310       298       299       296       298       304       306       305       306       306       306       311       312
dram[3]:        301       303       308       309       300       300       298       299       304       305       308       308       306       306       312       311
dram[4]:        300       302       306       308       298       297       298       298       304       304       307       308       306       306       310       310
dram[5]:        299       300       307       307       298       296       298       298       305       305       308       308       308       307       311       312
maximum mf latency per bank:
dram[0]:        822       924       899       891       914       860       945       867       903       957       870       894       941       877       906       913
dram[1]:       1027       900       991       993      1009      1075       918       956       852       978       969       905       922       912       999       942
dram[2]:        945       817       875       936      1032       849       979       893       939       848       963       916       992       868       892       861
dram[3]:        911       979      1020      1037       939       896       905       879       937       905      1070       960       999       789       911       931
dram[4]:        898       915       838       877       932       814       836       886       842       839       863       894       862       996       904       990
dram[5]:       1020       930      1007       983       874       936       960       966       937       951      1148      1051      1090      1037       999      1001

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5596579 n_act=173509 n_pre=173493 n_req=298456 n_rd=400900 n_write=175397 bw_util=0.1768
n_activity=3589031 dram_eff=0.3211
bk0: 24722a 5995019i bk1: 25052a 5972516i bk2: 25086a 5971376i bk3: 25072a 5954020i bk4: 26516a 5937187i bk5: 26256a 5929467i bk6: 24612a 5949192i bk7: 24538a 5934709i bk8: 25190a 5967851i bk9: 25304a 5948893i bk10: 24894a 5955440i bk11: 24760a 5943228i bk12: 24960a 5966646i bk13: 25268a 5949399i bk14: 24302a 5986418i bk15: 24368a 5973360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588363 n_act=174563 n_pre=174547 n_req=301678 n_rd=405172 n_write=177233 bw_util=0.1787
n_activity=3646291 dram_eff=0.3195
bk0: 24956a 5995135i bk1: 25380a 5968532i bk2: 25616a 5961447i bk3: 25542a 5946137i bk4: 26582a 5939378i bk5: 26750a 5923036i bk6: 24982a 5942228i bk7: 24792a 5931893i bk8: 25088a 5967289i bk9: 25362a 5948174i bk10: 25092a 5945243i bk11: 25044a 5934021i bk12: 25332a 5965356i bk13: 25542a 5941402i bk14: 24582a 5982126i bk15: 24530a 5971056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.887195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5588195 n_act=174969 n_pre=174953 n_req=301367 n_rd=405748 n_write=176013 bw_util=0.1785
n_activity=3634675 dram_eff=0.3201
bk0: 24980a 5989561i bk1: 25348a 5967814i bk2: 25758a 5958367i bk3: 25478a 5949948i bk4: 26580a 5939102i bk5: 26462a 5926742i bk6: 24912a 5945061i bk7: 24918a 5930618i bk8: 25398a 5961335i bk9: 25292a 5950391i bk10: 25088a 5954892i bk11: 25224a 5938377i bk12: 25284a 5967492i bk13: 25616a 5947050i bk14: 24792a 5983655i bk15: 24618a 5972118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.871429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591464 n_act=174452 n_pre=174436 n_req=300137 n_rd=403888 n_write=175638 bw_util=0.1778
n_activity=3596643 dram_eff=0.3223
bk0: 25158a 5983738i bk1: 25222a 5970782i bk2: 25228a 5965633i bk3: 25152a 5956714i bk4: 26384a 5941048i bk5: 26200a 5928778i bk6: 24704a 5946054i bk7: 24814a 5929453i bk8: 25286a 5960419i bk9: 25258a 5947393i bk10: 25274a 5950425i bk11: 25288a 5934578i bk12: 25310a 5964583i bk13: 25368a 5946596i bk14: 24744a 5977829i bk15: 24498a 5968451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.873767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f05434a2570 :  mf: uid=41347751, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4939299), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5591378 n_act=174252 n_pre=174236 n_req=300453 n_rd=403680 n_write=176332 bw_util=0.1779
n_activity=3649363 dram_eff=0.3179
bk0: 25456a 5984947i bk1: 25100a 5975688i bk2: 25084a 5970119i bk3: 25168a 5953688i bk4: 26324a 5944351i bk5: 26530a 5925578i bk6: 24808a 5947650i bk7: 24650a 5932607i bk8: 25288a 5965461i bk9: 25506a 5941694i bk10: 25276a 5952170i bk11: 25214a 5935970i bk12: 25344a 5961036i bk13: 25206a 5952562i bk14: 24382a 5987578i bk15: 24344a 5975335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.884399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6519878 n_nop=5592856 n_act=174331 n_pre=174315 n_req=299638 n_rd=403284 n_write=175092 bw_util=0.1774
n_activity=3627013 dram_eff=0.3189
bk0: 25136a 5984043i bk1: 25014a 5974029i bk2: 25354a 5967979i bk3: 25284a 5955986i bk4: 26270a 5944945i bk5: 26506a 5929786i bk6: 24702a 5950575i bk7: 24706a 5934937i bk8: 25444a 5963742i bk9: 25200a 5952362i bk10: 24880a 5961742i bk11: 25124a 5944032i bk12: 25298a 5964488i bk13: 25290a 5955407i bk14: 24620a 5984630i bk15: 24456a 5974612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.862868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 221410, Miss = 100141, Miss_rate = 0.452, Pending_hits = 2386, Reservation_fails = 1024
L2_cache_bank[1]: Access = 211277, Miss = 100309, Miss_rate = 0.475, Pending_hits = 2486, Reservation_fails = 602
L2_cache_bank[2]: Access = 210270, Miss = 101115, Miss_rate = 0.481, Pending_hits = 2447, Reservation_fails = 495
L2_cache_bank[3]: Access = 234153, Miss = 101471, Miss_rate = 0.433, Pending_hits = 2557, Reservation_fails = 734
L2_cache_bank[4]: Access = 216466, Miss = 101396, Miss_rate = 0.468, Pending_hits = 2343, Reservation_fails = 1069
L2_cache_bank[5]: Access = 231015, Miss = 101478, Miss_rate = 0.439, Pending_hits = 2382, Reservation_fails = 1846
L2_cache_bank[6]: Access = 213326, Miss = 101044, Miss_rate = 0.474, Pending_hits = 2458, Reservation_fails = 615
L2_cache_bank[7]: Access = 216163, Miss = 100900, Miss_rate = 0.467, Pending_hits = 2497, Reservation_fails = 1063
L2_cache_bank[8]: Access = 217729, Miss = 100981, Miss_rate = 0.464, Pending_hits = 2569, Reservation_fails = 790
L2_cache_bank[9]: Access = 227278, Miss = 100859, Miss_rate = 0.444, Pending_hits = 2571, Reservation_fails = 717
L2_cache_bank[10]: Access = 220461, Miss = 100852, Miss_rate = 0.457, Pending_hits = 2368, Reservation_fails = 312
L2_cache_bank[11]: Access = 219851, Miss = 100790, Miss_rate = 0.458, Pending_hits = 2407, Reservation_fails = 563
L2_total_cache_accesses = 2639399
L2_total_cache_misses = 1211336
L2_total_cache_miss_rate = 0.4589
L2_total_cache_pending_hits = 29471
L2_total_cache_reservation_fails = 9830
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6741
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7856
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2484
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141154
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7223
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236460
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 681
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2351
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 644310
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3039
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2144
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10457231
icnt_total_pkts_simt_to_mem=4393038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
 Step number? Path to File? 
 opening ./data/wsm5_in_010
