/*------------------------------------------------------------------------------
 * This code was generated by Spiral Multiplier Block Generator, www.spiral.net
 * Copyright (c) 2006, Carnegie Mellon University
 * All rights reserved.
 * The code is distributed under a BSD style license
 * (see http://www.opensource.org/licenses/bsd-license.php)
 *------------------------------------------------------------------------------ */
/* ./multBlockGen.pl 8790 -fractionalBits 0*/
module multiplier_block (
    i_data0,
    o_data0
);

  // Port mode declarations:
  input   [31:0] i_data0;
  output  [31:0]
    o_data0;

  //Multipliers:

  wire [31:0]
    w1,
    w32,
    w33,
    w4096,
    w4129,
    w2,
    w4131,
    w264,
    w4395,
    w8790;

  assign w1 = i_data0;
  assign w2 = w1 << 1;
  assign w264 = w33 << 3;
  assign w32 = w1 << 5;
  assign w33 = w1 + w32;
  assign w4096 = w1 << 12;
  assign w4129 = w33 + w4096;
  assign w4131 = w4129 + w2;
  assign w4395 = w4131 + w264;
  assign w8790 = w4395 << 1;

  assign o_data0 = w8790;

  //multiplier_block area estimate = 7035.33617542206;
endmodule //multiplier_block

module surround_with_regs(
	i_data0,
	o_data0,
	clk
);

	// Port mode declarations:
	input   [31:0] i_data0;
	output  [31:0] o_data0;
	reg  [31:0] o_data0;
	input clk;

	reg [31:0] i_data0_reg;
	wire [30:0] o_data0_from_mult;

	always @(posedge clk) begin
		i_data0_reg <= i_data0;
		o_data0 <= o_data0_from_mult;
	end

	multiplier_block mult_blk(
		.i_data0(i_data0_reg),
		.o_data0(o_data0_from_mult)
	);

endmodule
