Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 22:17:30 2020
| Host         : DESKTOP-OL0AFT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.221        0.000                      0                  277        0.243        0.000                      0                  277        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.221        0.000                      0                  277        0.243        0.000                      0                  277        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 3.621ns (37.646%)  route 5.998ns (62.354%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  M_mode_q_reg[1]/Q
                         net (fo=86, routed)          0.713     6.340    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.299     6.639 f  function_alu/function_shifter/function_multiply/io_led_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          0.485     7.124    function_alu/function_shifter/function_multiply/M_mode_q_reg[1]_6
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.248 f  function_alu/function_shifter/function_multiply/out1_carry__0_i_21/O
                         net (fo=1, routed)           0.714     7.962    function_alu/function_shifter/function_multiply/out1_carry__0_i_21_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.086 f  function_alu/function_shifter/function_multiply/out1_carry__0_i_15/O
                         net (fo=21, routed)          1.040     9.126    function_alu/function_shifter/function_multiply/M_mode_q_reg[1]_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149     9.275 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_9/O
                         net (fo=1, routed)           0.462     9.737    function_alu/function_shifter/function_multiply/result0__26_carry_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.332    10.069 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_5/O
                         net (fo=1, routed)           0.000    10.069    function_alu/function_shifter/function_multiply/result0__26_carry_i_5_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.470 r  function_alu/function_shifter/function_multiply/result0__26_carry/CO[3]
                         net (fo=1, routed)           0.000    10.470    function_alu/function_shifter/function_multiply/result0__26_carry_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.692 r  function_alu/function_shifter/function_multiply/result0__26_carry__0/O[0]
                         net (fo=3, routed)           0.472    11.164    function_alu/function_shifter/function_multiply/result0__26_carry__0_n_7
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.299    11.463 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_9/O
                         net (fo=2, routed)           0.294    11.756    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_9_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.880 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_1/O
                         net (fo=1, routed)           0.644    12.524    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.909 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.222 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[3]
                         net (fo=1, routed)           0.299    13.522    function_alu/function_shifter/function_multiply/M_function_multiply_result[14]
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.306    13.828 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[14]_i_5/O
                         net (fo=1, routed)           0.295    14.123    function_alu/function_shifter/function_multiply/M_store_valueOut_q[14]_i_5_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.247 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[14]_i_1/O
                         net (fo=2, routed)           0.580    14.827    M_function_alu_result[14]
    SLICE_X63Y90         FDRE                                         r  M_store_valueOut_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.507    14.911    clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  M_store_valueOut_q_reg[14]/C
                         clock pessimism              0.275    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)       -0.103    15.048    M_store_valueOut_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 3.523ns (36.786%)  route 6.054ns (63.214%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  M_mode_q_reg[1]/Q
                         net (fo=86, routed)          0.713     6.340    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.299     6.639 f  function_alu/function_shifter/function_multiply/io_led_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          0.485     7.124    function_alu/function_shifter/function_multiply/M_mode_q_reg[1]_6
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.248 f  function_alu/function_shifter/function_multiply/out1_carry__0_i_21/O
                         net (fo=1, routed)           0.714     7.962    function_alu/function_shifter/function_multiply/out1_carry__0_i_21_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.086 f  function_alu/function_shifter/function_multiply/out1_carry__0_i_15/O
                         net (fo=21, routed)          1.040     9.126    function_alu/function_shifter/function_multiply/M_mode_q_reg[1]_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149     9.275 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_9/O
                         net (fo=1, routed)           0.462     9.737    function_alu/function_shifter/function_multiply/result0__26_carry_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.332    10.069 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_5/O
                         net (fo=1, routed)           0.000    10.069    function_alu/function_shifter/function_multiply/result0__26_carry_i_5_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.470 r  function_alu/function_shifter/function_multiply/result0__26_carry/CO[3]
                         net (fo=1, routed)           0.000    10.470    function_alu/function_shifter/function_multiply/result0__26_carry_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.692 r  function_alu/function_shifter/function_multiply/result0__26_carry__0/O[0]
                         net (fo=3, routed)           0.472    11.164    function_alu/function_shifter/function_multiply/result0__26_carry__0_n_7
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.299    11.463 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_9/O
                         net (fo=2, routed)           0.294    11.756    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_9_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.880 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_1/O
                         net (fo=1, routed)           0.644    12.524    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.909 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.131 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[0]
                         net (fo=1, routed)           0.470    13.602    function_alu/function_shifter/function_multiply/M_function_multiply_result[11]
    SLICE_X58Y88         LUT6 (Prop_lut6_I1_O)        0.299    13.901 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[11]_i_5/O
                         net (fo=1, routed)           0.420    14.320    function_alu/function_shifter/function_multiply/M_store_valueOut_q[11]_i_5_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I3_O)        0.124    14.444 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[11]_i_1/O
                         net (fo=2, routed)           0.341    14.785    M_function_alu_result[11]
    SLICE_X58Y90         FDRE                                         r  M_store_valueOut_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.506    14.910    clk_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  M_store_valueOut_q_reg[11]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X58Y90         FDRE (Setup_fdre_C_D)       -0.081    15.052    M_store_valueOut_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -14.785    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 M_current_test_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 3.407ns (35.645%)  route 6.151ns (64.355%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  M_current_test_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  M_current_test_q_reg[0]/Q
                         net (fo=97, routed)          1.211     6.875    function_alu/function_shifter/function_multiply/Q[0]
    SLICE_X62Y94         LUT2 (Prop_lut2_I0_O)        0.153     7.028 f  function_alu/function_shifter/function_multiply/io_led_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.443     7.471    function_alu/function_shifter/function_multiply/M_current_test_q_reg[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I2_O)        0.327     7.798 r  function_alu/function_shifter/function_multiply/out1_carry__0_i_4/O
                         net (fo=27, routed)          0.711     8.509    function_alu/function_shifter/function_multiply/M_current_test_q_reg[3]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.633 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.887     9.520    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.644 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_8/O
                         net (fo=1, routed)           0.000     9.644    function_alu/function_shifter/function_multiply/result0__26_carry_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.068 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[1]
                         net (fo=4, routed)           0.818    10.887    function_alu/function_shifter/function_multiply/result0__26_carry_n_6
    SLICE_X64Y87         LUT4 (Prop_lut4_I3_O)        0.327    11.214 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_15/O
                         net (fo=1, routed)           0.594    11.808    function_alu/function_shifter/function_multiply/result0__49_carry_i_15_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I4_O)        0.328    12.136 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_5/O
                         net (fo=1, routed)           0.000    12.136    function_alu/function_shifter/function_multiply/result0__49_carry_i_5_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.537 r  function_alu/function_shifter/function_multiply/result0__49_carry/CO[3]
                         net (fo=1, routed)           0.000    12.537    function_alu/function_shifter/function_multiply/result0__49_carry_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.850 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[3]
                         net (fo=1, routed)           0.519    13.369    function_alu/function_shifter/function_multiply/M_function_multiply_result[10]
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.306    13.675 f  function_alu/function_shifter/function_multiply/M_store_valueOut_q[10]_i_3/O
                         net (fo=1, routed)           0.294    13.969    function_alu/function_shifter/function_multiply/M_store_valueOut_q[10]_i_3_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.124    14.093 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[10]_i_1/O
                         net (fo=2, routed)           0.673    14.766    M_function_alu_result[10]
    SLICE_X59Y88         FDRE                                         r  M_store_valueOut_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.505    14.909    clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  M_store_valueOut_q_reg[10]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)       -0.067    15.079    M_store_valueOut_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 M_current_test_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 3.329ns (35.996%)  route 5.919ns (64.004%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  M_current_test_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  M_current_test_q_reg[0]/Q
                         net (fo=97, routed)          1.211     6.875    function_alu/function_shifter/function_multiply/Q[0]
    SLICE_X62Y94         LUT2 (Prop_lut2_I0_O)        0.153     7.028 f  function_alu/function_shifter/function_multiply/io_led_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.443     7.471    function_alu/function_shifter/function_multiply/M_current_test_q_reg[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I2_O)        0.327     7.798 r  function_alu/function_shifter/function_multiply/out1_carry__0_i_4/O
                         net (fo=27, routed)          0.711     8.509    function_alu/function_shifter/function_multiply/M_current_test_q_reg[3]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.633 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.887     9.520    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.644 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_8/O
                         net (fo=1, routed)           0.000     9.644    function_alu/function_shifter/function_multiply/result0__26_carry_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.068 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[1]
                         net (fo=4, routed)           0.818    10.887    function_alu/function_shifter/function_multiply/result0__26_carry_n_6
    SLICE_X64Y87         LUT4 (Prop_lut4_I3_O)        0.327    11.214 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_15/O
                         net (fo=1, routed)           0.594    11.808    function_alu/function_shifter/function_multiply/result0__49_carry_i_15_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I4_O)        0.328    12.136 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_5/O
                         net (fo=1, routed)           0.000    12.136    function_alu/function_shifter/function_multiply/result0__49_carry_i_5_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.537 r  function_alu/function_shifter/function_multiply/result0__49_carry/CO[3]
                         net (fo=1, routed)           0.000    12.537    function_alu/function_shifter/function_multiply/result0__49_carry_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.776 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[2]
                         net (fo=1, routed)           0.566    13.341    function_alu/function_shifter/function_multiply/M_function_multiply_result[9]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.302    13.643 f  function_alu/function_shifter/function_multiply/M_store_valueOut_q[9]_i_3/O
                         net (fo=1, routed)           0.154    13.797    function_alu/function_shifter/function_multiply/M_store_valueOut_q[9]_i_3_n_0
    SLICE_X59Y88         LUT5 (Prop_lut5_I2_O)        0.124    13.921 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[9]_i_1/O
                         net (fo=2, routed)           0.535    14.456    M_function_alu_result[9]
    SLICE_X59Y88         FDRE                                         r  M_store_valueOut_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.505    14.909    clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  M_store_valueOut_q_reg[9]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)       -0.081    15.065    M_store_valueOut_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 3.761ns (40.287%)  route 5.575ns (59.713%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  M_mode_q_reg[1]/Q
                         net (fo=86, routed)          0.713     6.340    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.299     6.639 f  function_alu/function_shifter/function_multiply/io_led_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          0.485     7.124    function_alu/function_shifter/function_multiply/M_mode_q_reg[1]_6
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.248 f  function_alu/function_shifter/function_multiply/out1_carry__0_i_21/O
                         net (fo=1, routed)           0.714     7.962    function_alu/function_shifter/function_multiply/out1_carry__0_i_21_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.086 f  function_alu/function_shifter/function_multiply/out1_carry__0_i_15/O
                         net (fo=21, routed)          1.040     9.126    function_alu/function_shifter/function_multiply/M_mode_q_reg[1]_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149     9.275 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_9/O
                         net (fo=1, routed)           0.462     9.737    function_alu/function_shifter/function_multiply/result0__26_carry_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.332    10.069 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_5/O
                         net (fo=1, routed)           0.000    10.069    function_alu/function_shifter/function_multiply/result0__26_carry_i_5_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.470 r  function_alu/function_shifter/function_multiply/result0__26_carry/CO[3]
                         net (fo=1, routed)           0.000    10.470    function_alu/function_shifter/function_multiply/result0__26_carry_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.692 r  function_alu/function_shifter/function_multiply/result0__26_carry__0/O[0]
                         net (fo=3, routed)           0.472    11.164    function_alu/function_shifter/function_multiply/result0__26_carry__0_n_7
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.299    11.463 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_9/O
                         net (fo=2, routed)           0.294    11.756    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_9_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.880 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_1/O
                         net (fo=1, routed)           0.644    12.524    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.909 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.023 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.023    function_alu/function_shifter/function_multiply/result0__49_carry__1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.245 r  function_alu/function_shifter/function_multiply/result0__49_carry__2/O[0]
                         net (fo=1, routed)           0.303    13.548    function_alu/function_shifter/function_multiply/M_function_multiply_result[15]
    SLICE_X62Y90         LUT6 (Prop_lut6_I2_O)        0.299    13.847 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[15]_i_14/O
                         net (fo=1, routed)           0.299    14.147    function_alu/function_shifter/function_multiply/M_store_valueOut_q[15]_i_14_n_0
    SLICE_X61Y90         LUT5 (Prop_lut5_I4_O)        0.124    14.271 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[15]_i_5/O
                         net (fo=1, routed)           0.149    14.420    function_alu/function_shifter/function_multiply/M_store_valueOut_q[15]_i_5_n_0
    SLICE_X61Y90         LUT5 (Prop_lut5_I2_O)        0.124    14.544 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[15]_i_2/O
                         net (fo=2, routed)           0.000    14.544    M_function_alu_result[15]
    SLICE_X61Y90         FDRE                                         r  M_store_valueOut_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.506    14.910    clk_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  M_store_valueOut_q_reg[15]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X61Y90         FDRE (Setup_fdre_C_D)        0.031    15.164    M_store_valueOut_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 3.639ns (39.118%)  route 5.664ns (60.882%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  M_mode_q_reg[1]/Q
                         net (fo=86, routed)          0.713     6.340    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.299     6.639 f  function_alu/function_shifter/function_multiply/io_led_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          0.485     7.124    function_alu/function_shifter/function_multiply/M_mode_q_reg[1]_6
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.248 f  function_alu/function_shifter/function_multiply/out1_carry__0_i_21/O
                         net (fo=1, routed)           0.714     7.962    function_alu/function_shifter/function_multiply/out1_carry__0_i_21_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.086 f  function_alu/function_shifter/function_multiply/out1_carry__0_i_15/O
                         net (fo=21, routed)          1.040     9.126    function_alu/function_shifter/function_multiply/M_mode_q_reg[1]_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149     9.275 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_9/O
                         net (fo=1, routed)           0.462     9.737    function_alu/function_shifter/function_multiply/result0__26_carry_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.332    10.069 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_5/O
                         net (fo=1, routed)           0.000    10.069    function_alu/function_shifter/function_multiply/result0__26_carry_i_5_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.470 r  function_alu/function_shifter/function_multiply/result0__26_carry/CO[3]
                         net (fo=1, routed)           0.000    10.470    function_alu/function_shifter/function_multiply/result0__26_carry_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.692 r  function_alu/function_shifter/function_multiply/result0__26_carry__0/O[0]
                         net (fo=3, routed)           0.472    11.164    function_alu/function_shifter/function_multiply/result0__26_carry__0_n_7
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.299    11.463 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_9/O
                         net (fo=2, routed)           0.294    11.756    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_9_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.880 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_1/O
                         net (fo=1, routed)           0.644    12.524    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.909 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.243 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[1]
                         net (fo=1, routed)           0.407    13.651    function_alu/function_shifter/function_multiply/M_function_multiply_result[12]
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.303    13.954 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[12]_i_4/O
                         net (fo=1, routed)           0.433    14.387    function_alu/function_shifter/function_multiply/M_store_valueOut_q[12]_i_4_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I3_O)        0.124    14.511 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[12]_i_1/O
                         net (fo=2, routed)           0.000    14.511    M_function_alu_result[12]
    SLICE_X65Y89         FDRE                                         r  M_store_valueOut_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.507    14.911    clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  M_store_valueOut_q_reg[12]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.029    15.177    M_store_valueOut_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 M_current_test_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 2.792ns (30.623%)  route 6.325ns (69.377%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  M_current_test_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  M_current_test_q_reg[4]/Q
                         net (fo=85, routed)          1.363     7.027    function_alu/Q[4]
    SLICE_X61Y96         LUT5 (Prop_lut5_I4_O)        0.152     7.179 f  function_alu/M_store_valueOut_q[4]_i_14/O
                         net (fo=2, routed)           0.281     7.460    function_alu/M_current_test_q_reg[0]_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I4_O)        0.332     7.792 r  function_alu/M_store_valueOut_q[4]_i_4/O
                         net (fo=70, routed)          1.137     8.929    function_alu/M_function_alu_alufn[0]
    SLICE_X57Y92         LUT2 (Prop_lut2_I0_O)        0.152     9.081 r  function_alu/out1_carry__1_i_3/O
                         net (fo=1, routed)           0.707     9.787    function_alu/out1_carry__1_i_3_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.496 r  function_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.496    function_alu/out1_carry__1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.809 f  function_alu/out1_carry__2/O[3]
                         net (fo=8, routed)           0.675    11.484    function_alu/O[0]
    SLICE_X59Y93         LUT4 (Prop_lut4_I1_O)        0.306    11.790 f  function_alu/io_led_OBUF[23]_inst_i_11/O
                         net (fo=1, routed)           0.482    12.272    function_alu/io_led_OBUF[23]_inst_i_11_n_0
    SLICE_X59Y91         LUT4 (Prop_lut4_I3_O)        0.124    12.396 r  function_alu/io_led_OBUF[23]_inst_i_4/O
                         net (fo=3, routed)           0.541    12.937    function_alu/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.061 f  function_alu/M_store_valueOut_q[0]_i_3/O
                         net (fo=1, routed)           0.263    13.324    function_alu/M_store_valueOut_q[0]_i_3_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    13.448 r  function_alu/M_store_valueOut_q[0]_i_1/O
                         net (fo=2, routed)           0.878    14.325    M_function_alu_result[0]
    SLICE_X58Y92         FDRE                                         r  M_store_valueOut_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.507    14.911    clk_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  M_store_valueOut_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)       -0.103    15.045    M_store_valueOut_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -14.325    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 3.543ns (38.318%)  route 5.703ns (61.682%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  M_mode_q_reg[1]/Q
                         net (fo=86, routed)          0.713     6.340    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.299     6.639 f  function_alu/function_shifter/function_multiply/io_led_OBUF[7]_inst_i_2/O
                         net (fo=21, routed)          0.485     7.124    function_alu/function_shifter/function_multiply/M_mode_q_reg[1]_6
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.248 f  function_alu/function_shifter/function_multiply/out1_carry__0_i_21/O
                         net (fo=1, routed)           0.714     7.962    function_alu/function_shifter/function_multiply/out1_carry__0_i_21_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.086 f  function_alu/function_shifter/function_multiply/out1_carry__0_i_15/O
                         net (fo=21, routed)          1.040     9.126    function_alu/function_shifter/function_multiply/M_mode_q_reg[1]_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149     9.275 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_9/O
                         net (fo=1, routed)           0.462     9.737    function_alu/function_shifter/function_multiply/result0__26_carry_i_9_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.332    10.069 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_5/O
                         net (fo=1, routed)           0.000    10.069    function_alu/function_shifter/function_multiply/result0__26_carry_i_5_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.470 r  function_alu/function_shifter/function_multiply/result0__26_carry/CO[3]
                         net (fo=1, routed)           0.000    10.470    function_alu/function_shifter/function_multiply/result0__26_carry_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.692 r  function_alu/function_shifter/function_multiply/result0__26_carry__0/O[0]
                         net (fo=3, routed)           0.472    11.164    function_alu/function_shifter/function_multiply/result0__26_carry__0_n_7
    SLICE_X65Y87         LUT4 (Prop_lut4_I3_O)        0.299    11.463 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_9/O
                         net (fo=2, routed)           0.294    11.756    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_9_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.880 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_1/O
                         net (fo=1, routed)           0.644    12.524    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.909 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.148 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[2]
                         net (fo=1, routed)           0.577    13.725    function_alu/function_shifter/function_multiply/M_function_multiply_result[13]
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.302    14.027 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[13]_i_3/O
                         net (fo=1, routed)           0.303    14.330    function_alu/function_shifter/function_multiply/M_store_valueOut_q[13]_i_3_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.454 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[13]_i_1/O
                         net (fo=2, routed)           0.000    14.454    M_function_alu_result[13]
    SLICE_X60Y90         FDRE                                         r  M_store_valueOut_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.506    14.910    clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  M_store_valueOut_q_reg[13]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X60Y90         FDRE (Setup_fdre_C_D)        0.081    15.214    M_store_valueOut_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 M_current_test_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 3.309ns (36.820%)  route 5.678ns (63.180%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  M_current_test_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  M_current_test_q_reg[0]/Q
                         net (fo=97, routed)          1.211     6.875    function_alu/function_shifter/function_multiply/Q[0]
    SLICE_X62Y94         LUT2 (Prop_lut2_I0_O)        0.153     7.028 f  function_alu/function_shifter/function_multiply/io_led_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.443     7.471    function_alu/function_shifter/function_multiply/M_current_test_q_reg[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I2_O)        0.327     7.798 r  function_alu/function_shifter/function_multiply/out1_carry__0_i_4/O
                         net (fo=27, routed)          0.711     8.509    function_alu/function_shifter/function_multiply/M_current_test_q_reg[3]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.633 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.887     9.520    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.644 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_8/O
                         net (fo=1, routed)           0.000     9.644    function_alu/function_shifter/function_multiply/result0__26_carry_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.068 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[1]
                         net (fo=4, routed)           0.818    10.887    function_alu/function_shifter/function_multiply/result0__26_carry_n_6
    SLICE_X64Y87         LUT4 (Prop_lut4_I3_O)        0.327    11.214 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_15/O
                         net (fo=1, routed)           0.594    11.808    function_alu/function_shifter/function_multiply/result0__49_carry_i_15_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I4_O)        0.328    12.136 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_5/O
                         net (fo=1, routed)           0.000    12.136    function_alu/function_shifter/function_multiply/result0__49_carry_i_5_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.537 r  function_alu/function_shifter/function_multiply/result0__49_carry/CO[3]
                         net (fo=1, routed)           0.000    12.537    function_alu/function_shifter/function_multiply/result0__49_carry_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.759 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[0]
                         net (fo=1, routed)           0.594    13.352    function_alu/function_shifter/function_multiply/M_function_multiply_result[7]
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.299    13.651 f  function_alu/function_shifter/function_multiply/M_store_valueOut_q[7]_i_2/O
                         net (fo=1, routed)           0.420    14.071    function_alu/function_shifter/function_multiply/M_store_valueOut_q[7]_i_2_n_0
    SLICE_X58Y89         LUT5 (Prop_lut5_I0_O)        0.124    14.195 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[7]_i_1/O
                         net (fo=2, routed)           0.000    14.195    M_function_alu_result[7]
    SLICE_X58Y89         FDRE                                         r  M_store_valueOut_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.506    14.910    clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  M_store_valueOut_q_reg[7]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.031    15.178    M_store_valueOut_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 M_current_test_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 3.425ns (38.404%)  route 5.493ns (61.596%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  M_current_test_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  M_current_test_q_reg[0]/Q
                         net (fo=97, routed)          1.211     6.875    function_alu/function_shifter/function_multiply/Q[0]
    SLICE_X62Y94         LUT2 (Prop_lut2_I0_O)        0.153     7.028 f  function_alu/function_shifter/function_multiply/io_led_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.443     7.471    function_alu/function_shifter/function_multiply/M_current_test_q_reg[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I2_O)        0.327     7.798 r  function_alu/function_shifter/function_multiply/out1_carry__0_i_4/O
                         net (fo=27, routed)          0.711     8.509    function_alu/function_shifter/function_multiply/M_current_test_q_reg[3]
    SLICE_X62Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.633 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.887     9.520    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.644 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_8/O
                         net (fo=1, routed)           0.000     9.644    function_alu/function_shifter/function_multiply/result0__26_carry_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.068 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[1]
                         net (fo=4, routed)           0.818    10.887    function_alu/function_shifter/function_multiply/result0__26_carry_n_6
    SLICE_X64Y87         LUT4 (Prop_lut4_I3_O)        0.327    11.214 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_15/O
                         net (fo=1, routed)           0.594    11.808    function_alu/function_shifter/function_multiply/result0__49_carry_i_15_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I4_O)        0.328    12.136 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_5/O
                         net (fo=1, routed)           0.000    12.136    function_alu/function_shifter/function_multiply/result0__49_carry_i_5_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.537 r  function_alu/function_shifter/function_multiply/result0__49_carry/CO[3]
                         net (fo=1, routed)           0.000    12.537    function_alu/function_shifter/function_multiply/result0__49_carry_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.871 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[1]
                         net (fo=1, routed)           0.566    13.436    function_alu/function_shifter/function_multiply/M_function_multiply_result[8]
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.303    13.739 f  function_alu/function_shifter/function_multiply/M_store_valueOut_q[8]_i_3/O
                         net (fo=1, routed)           0.263    14.002    function_alu/function_shifter/function_multiply/M_store_valueOut_q[8]_i_3_n_0
    SLICE_X59Y89         LUT5 (Prop_lut5_I2_O)        0.124    14.126 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[8]_i_1/O
                         net (fo=2, routed)           0.000    14.126    M_function_alu_result[8]
    SLICE_X59Y89         FDRE                                         r  M_store_valueOut_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.506    14.910    clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  M_store_valueOut_q_reg[8]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X59Y89         FDRE (Setup_fdre_C_D)        0.031    15.178    M_store_valueOut_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  1.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.588     1.532    reset_cond/CLK
    SLICE_X62Y83         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.845    reset_cond/M_stage_d[2]
    SLICE_X62Y83         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.856     2.046    reset_cond/CLK
    SLICE_X62Y83         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X62Y83         FDSE (Hold_fdse_C_D)         0.070     1.602    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.565     1.509    io_display_counter/CLK
    SLICE_X56Y92         FDRE                                         r  io_display_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  io_display_counter/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.787    io_display_counter/M_ctr_q_reg_n_0_[10]
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  io_display_counter/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    io_display_counter/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X56Y92         FDRE                                         r  io_display_counter/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.833     2.023    io_display_counter/CLK
    SLICE_X56Y92         FDRE                                         r  io_display_counter/M_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.134     1.643    io_display_counter/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.566     1.510    io_display_counter/CLK
    SLICE_X56Y93         FDRE                                         r  io_display_counter/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  io_display_counter/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.788    io_display_counter/M_ctr_q_reg_n_0_[14]
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  io_display_counter/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    io_display_counter/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X56Y93         FDRE                                         r  io_display_counter/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.834     2.024    io_display_counter/CLK
    SLICE_X56Y93         FDRE                                         r  io_display_counter/M_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X56Y93         FDRE (Hold_fdre_C_D)         0.134     1.644    io_display_counter/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.565     1.509    io_display_counter/CLK
    SLICE_X56Y90         FDRE                                         r  io_display_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  io_display_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.787    io_display_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  io_display_counter/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    io_display_counter/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X56Y90         FDRE                                         r  io_display_counter/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.833     2.023    io_display_counter/CLK
    SLICE_X56Y90         FDRE                                         r  io_display_counter/M_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.134     1.643    io_display_counter/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.565     1.509    io_display_counter/CLK
    SLICE_X56Y91         FDRE                                         r  io_display_counter/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  io_display_counter/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.787    io_display_counter/M_ctr_q_reg_n_0_[6]
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  io_display_counter/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    io_display_counter/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X56Y91         FDRE                                         r  io_display_counter/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.833     2.023    io_display_counter/CLK
    SLICE_X56Y91         FDRE                                         r  io_display_counter/M_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X56Y91         FDRE (Hold_fdre_C_D)         0.134     1.643    io_display_counter/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_test_case_delay_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_case_delay_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.569%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  M_test_case_delay_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  M_test_case_delay_q_reg[3]/Q
                         net (fo=1, routed)           0.137     1.837    M_test_case_delay_q_reg_n_0_[3]
    SLICE_X64Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.882 r  M_test_case_delay_q[0]_i_3/O
                         net (fo=1, routed)           0.000     1.882    M_test_case_delay_q[0]_i_3_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.946 r  M_test_case_delay_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    M_test_case_delay_q_reg[0]_i_1_n_4
    SLICE_X64Y92         FDRE                                         r  M_test_case_delay_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.862     2.052    clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  M_test_case_delay_q_reg[3]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.134     1.670    M_test_case_delay_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_test_case_delay_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_case_delay_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  M_test_case_delay_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  M_test_case_delay_q_reg[11]/Q
                         net (fo=1, routed)           0.137     1.838    M_test_case_delay_q_reg_n_0_[11]
    SLICE_X64Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  M_test_case_delay_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.883    M_test_case_delay_q[8]_i_2_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.947 r  M_test_case_delay_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    M_test_case_delay_q_reg[8]_i_1_n_4
    SLICE_X64Y94         FDRE                                         r  M_test_case_delay_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.053    clk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  M_test_case_delay_q_reg[11]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.134     1.671    M_test_case_delay_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_test_case_delay_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_case_delay_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  M_test_case_delay_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  M_test_case_delay_q_reg[15]/Q
                         net (fo=1, routed)           0.137     1.838    M_test_case_delay_q_reg_n_0_[15]
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  M_test_case_delay_q[12]_i_2/O
                         net (fo=1, routed)           0.000     1.883    M_test_case_delay_q[12]_i_2_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.947 r  M_test_case_delay_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    M_test_case_delay_q_reg[12]_i_1_n_4
    SLICE_X64Y95         FDRE                                         r  M_test_case_delay_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.053    clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  M_test_case_delay_q_reg[15]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.134     1.671    M_test_case_delay_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_test_case_delay_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_case_delay_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X64Y96         FDRE                                         r  M_test_case_delay_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  M_test_case_delay_q_reg[19]/Q
                         net (fo=1, routed)           0.137     1.838    M_test_case_delay_q_reg_n_0_[19]
    SLICE_X64Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  M_test_case_delay_q[16]_i_2/O
                         net (fo=1, routed)           0.000     1.883    M_test_case_delay_q[16]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.947 r  M_test_case_delay_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    M_test_case_delay_q_reg[16]_i_1_n_4
    SLICE_X64Y96         FDRE                                         r  M_test_case_delay_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.053    clk_IBUF_BUFG
    SLICE_X64Y96         FDRE                                         r  M_test_case_delay_q_reg[19]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.134     1.671    M_test_case_delay_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_test_case_delay_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_case_delay_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.594     1.538    clk_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  M_test_case_delay_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  M_test_case_delay_q_reg[23]/Q
                         net (fo=1, routed)           0.137     1.839    M_test_case_delay_q_reg_n_0_[23]
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.884 r  M_test_case_delay_q[20]_i_2/O
                         net (fo=1, routed)           0.000     1.884    M_test_case_delay_q[20]_i_2_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.948 r  M_test_case_delay_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    M_test_case_delay_q_reg[20]_i_1_n_4
    SLICE_X64Y97         FDRE                                         r  M_test_case_delay_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.864     2.054    clk_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  M_test_case_delay_q_reg[23]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.134     1.672    M_test_case_delay_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y91   M_current_test_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y95   M_current_test_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y94   M_current_test_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y94   M_current_test_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y92   M_current_test_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y97   M_io_button_pressed_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y97   M_io_button_pressed_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y85   M_io_button_pressed_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y97   M_io_button_ready_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   M_current_test_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   M_current_test_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y85   M_io_button_pressed_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y94   M_store_valueB_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93   M_store_valueB_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y85   M_io_button_ready_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   M_store_valueA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   M_store_valueOut_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   M_store_valueA_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   M_store_valueA_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91   M_current_test_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y95   M_current_test_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   M_current_test_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   M_current_test_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92   M_current_test_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y85   M_io_button_pressed_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y94   M_store_valueB_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   M_store_valueB_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y94   M_store_valueB_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y92   M_store_valueB_q_reg[15]/C



