// Seed: 1309155086
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wor  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  , module_0 ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
  assign id_9  = 1;
  assign id_32 = id_6;
endmodule
module module_1 (
    output tri1  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  wor   id_4,
    output uwire id_5,
    input  wand  id_6,
    output tri1  id_7
);
  wire id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9, id_9, id_9, id_10, id_10
  );
endmodule
