Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/aula/Downloads/CompDig/CPU/CPURight/preLCD_tb_isim_beh.exe" -prj "C:/Users/aula/Downloads/CompDig/CPU/CPURight/preLCD_tb_beh.prj" "work.preLCD_tb" 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/aula/Downloads/CompDig/CPU/CPURight/PROCESADOR_LCD4BITS.vhd" into library work
Parsing VHDL file "C:/Users/aula/Downloads/CompDig/CPU/CPURight/COMMANDS_LCD4BITS.vhd" into library work
Parsing VHDL file "C:/Users/aula/Downloads/CompDig/CPU/CPURight/Exemplo.vhd" into library work
Parsing VHDL file "C:/Users/aula/Downloads/CompDig/CPU/CPURight/db_fsm.vhf" into library work
Parsing VHDL file "C:/Users/aula/Downloads/CompDig/CPU/CPURight/preLCD.vhd" into library work
Parsing VHDL file "C:/Users/aula/Downloads/CompDig/CPU/CPURight/preLCD_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package commands_lcd4bits
Compiling package vcomponents
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture fdce_v of entity FDCE [\FDCE('0')\]
Compiling architecture behavioral of entity FTCE_MXILINX_db_fsm [\FTCE_MXILINX_db_fsm('0')\]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture and5_v of entity AND5 [and5_default]
Compiling architecture behavioral of entity CB16CE_MXILINX_db_fsm [cb16ce_mxilinx_db_fsm_default]
Compiling architecture behavioral of entity db_fsm [db_fsm_default]
Compiling architecture behavioral of entity PROCESADOR_LCD4BITS [procesador_lcd4bits_default]
Compiling architecture behavioral of entity exemplo [exemplo_default]
Compiling architecture behavioral of entity preLCD [prelcd_default]
Compiling architecture behavior of entity prelcd_tb
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 40 VHDL Units
Built simulation executable C:/Users/aula/Downloads/CompDig/CPU/CPURight/preLCD_tb_isim_beh.exe
Fuse Memory Usage: 50148 KB
Fuse CPU Usage: 889 ms
