$date
	Fri May  7 16:22:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var wire 1 ! o $end
$var reg 1 " clk $end
$var reg 1 # i $end
$var reg 1 $ i_c $end
$var reg 1 % reset $end
$var integer 32 & k [31:0] $end
$scope module regex_0 $end
$var wire 1 " clk $end
$var wire 1 # i $end
$var wire 1 $ i_c $end
$var wire 1 % reset $end
$var wire 1 ' o2 $end
$var wire 1 ( o1 $end
$var wire 1 ! o $end
$var wire 1 ) i2 $end
$var wire 1 * i1 $end
$scope module dot_0 $end
$var wire 1 # i $end
$var wire 1 ! o $end
$var wire 1 ( o1 $end
$var wire 1 ' o2 $end
$var wire 1 ) i2 $end
$var wire 1 * i1 $end
$upscope $end
$scope module zero_bar_one_star_1 $end
$var wire 1 " clk $end
$var wire 1 ( i $end
$var wire 1 $ i_c $end
$var wire 1 % reset $end
$var wire 1 + o1 $end
$var wire 1 * o $end
$var wire 1 , i1 $end
$scope module star_0 $end
$var wire 1 ( i $end
$var wire 1 * o $end
$var wire 1 + o1 $end
$var wire 1 , i1 $end
$scope module or2_0 $end
$var wire 1 ( i0 $end
$var wire 1 + o $end
$var wire 1 , i1 $end
$upscope $end
$upscope $end
$scope module zero_bar_one_1 $end
$var wire 1 " clk $end
$var wire 1 + i $end
$var wire 1 $ i_c $end
$var wire 1 % reset $end
$var wire 1 - o2 $end
$var wire 1 . o1 $end
$var wire 1 , o $end
$var wire 1 / i2 $end
$var wire 1 0 i1 $end
$scope module bar_0 $end
$var wire 1 + i $end
$var wire 1 . o1 $end
$var wire 1 - o2 $end
$var wire 1 , o $end
$var wire 1 / i2 $end
$var wire 1 0 i1 $end
$scope module or2_0 $end
$var wire 1 , o $end
$var wire 1 / i1 $end
$var wire 1 0 i0 $end
$upscope $end
$upscope $end
$scope module char_one_0 $end
$var wire 1 " clk $end
$var wire 1 - i $end
$var wire 1 $ ip_c $end
$var wire 1 % reset $end
$var wire 1 / o $end
$var wire 1 1 b $end
$var wire 1 2 a $end
$scope module and2_2 $end
$var wire 1 / o $end
$var wire 1 1 i1 $end
$var wire 1 2 i0 $end
$upscope $end
$scope module dfr_1 $end
$var wire 1 " clk $end
$var wire 1 - in $end
$var wire 1 % reset $end
$var wire 1 3 reset_ $end
$var wire 1 1 out $end
$var wire 1 4 df_in $end
$scope module and2_1 $end
$var wire 1 - i0 $end
$var wire 1 4 o $end
$var wire 1 3 i1 $end
$upscope $end
$scope module df_2 $end
$var wire 1 " clk $end
$var wire 1 4 in $end
$var wire 1 1 out $end
$var reg 1 1 df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 3 o $end
$upscope $end
$upscope $end
$scope module xnor2_0 $end
$var wire 1 $ i0 $end
$var wire 1 5 i1 $end
$var wire 1 6 t $end
$var wire 1 2 o $end
$scope module invert_0 $end
$var wire 1 2 o $end
$var wire 1 6 i $end
$upscope $end
$scope module xor2_0 $end
$var wire 1 $ i0 $end
$var wire 1 5 i1 $end
$var wire 1 6 o $end
$upscope $end
$upscope $end
$upscope $end
$scope module char_zero_0 $end
$var wire 1 " clk $end
$var wire 1 . i $end
$var wire 1 $ ip_c $end
$var wire 1 % reset $end
$var wire 1 0 o $end
$var wire 1 7 b $end
$var wire 1 8 a $end
$scope module and2_2 $end
$var wire 1 0 o $end
$var wire 1 7 i1 $end
$var wire 1 8 i0 $end
$upscope $end
$scope module dfr_1 $end
$var wire 1 " clk $end
$var wire 1 . in $end
$var wire 1 % reset $end
$var wire 1 9 reset_ $end
$var wire 1 7 out $end
$var wire 1 : df_in $end
$scope module and2_1 $end
$var wire 1 . i0 $end
$var wire 1 : o $end
$var wire 1 9 i1 $end
$upscope $end
$scope module df_2 $end
$var wire 1 " clk $end
$var wire 1 : in $end
$var wire 1 7 out $end
$var reg 1 7 df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 9 o $end
$upscope $end
$upscope $end
$scope module xnor2_0 $end
$var wire 1 $ i0 $end
$var wire 1 ; i1 $end
$var wire 1 < t $end
$var wire 1 8 o $end
$scope module invert_0 $end
$var wire 1 8 o $end
$var wire 1 < i $end
$upscope $end
$scope module xor2_0 $end
$var wire 1 $ i0 $end
$var wire 1 ; i1 $end
$var wire 1 < o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module zero_dot_one_2 $end
$var wire 1 " clk $end
$var wire 1 ' i $end
$var wire 1 $ i_c $end
$var wire 1 % reset $end
$var wire 1 = o2 $end
$var wire 1 > o1 $end
$var wire 1 ) o $end
$var wire 1 ? i2 $end
$var wire 1 @ i1 $end
$scope module char_one_2 $end
$var wire 1 " clk $end
$var wire 1 $ ip_c $end
$var wire 1 % reset $end
$var wire 1 ? o $end
$var wire 1 = i $end
$var wire 1 A b $end
$var wire 1 B a $end
$scope module and2_2 $end
$var wire 1 ? o $end
$var wire 1 A i1 $end
$var wire 1 B i0 $end
$upscope $end
$scope module dfr_1 $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var wire 1 C reset_ $end
$var wire 1 A out $end
$var wire 1 = in $end
$var wire 1 D df_in $end
$scope module and2_1 $end
$var wire 1 D o $end
$var wire 1 C i1 $end
$var wire 1 = i0 $end
$upscope $end
$scope module df_2 $end
$var wire 1 " clk $end
$var wire 1 D in $end
$var wire 1 A out $end
$var reg 1 A df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 C o $end
$upscope $end
$upscope $end
$scope module xnor2_0 $end
$var wire 1 $ i0 $end
$var wire 1 E i1 $end
$var wire 1 F t $end
$var wire 1 B o $end
$scope module invert_0 $end
$var wire 1 B o $end
$var wire 1 F i $end
$upscope $end
$scope module xor2_0 $end
$var wire 1 $ i0 $end
$var wire 1 E i1 $end
$var wire 1 F o $end
$upscope $end
$upscope $end
$upscope $end
$scope module char_zero_1 $end
$var wire 1 " clk $end
$var wire 1 $ ip_c $end
$var wire 1 % reset $end
$var wire 1 @ o $end
$var wire 1 > i $end
$var wire 1 G b $end
$var wire 1 H a $end
$scope module and2_2 $end
$var wire 1 @ o $end
$var wire 1 G i1 $end
$var wire 1 H i0 $end
$upscope $end
$scope module dfr_1 $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var wire 1 I reset_ $end
$var wire 1 G out $end
$var wire 1 > in $end
$var wire 1 J df_in $end
$scope module and2_1 $end
$var wire 1 J o $end
$var wire 1 I i1 $end
$var wire 1 > i0 $end
$upscope $end
$scope module df_2 $end
$var wire 1 " clk $end
$var wire 1 J in $end
$var wire 1 G out $end
$var reg 1 G df_out $end
$upscope $end
$scope module invert_0 $end
$var wire 1 % i $end
$var wire 1 I o $end
$upscope $end
$upscope $end
$scope module xnor2_0 $end
$var wire 1 $ i0 $end
$var wire 1 K i1 $end
$var wire 1 L t $end
$var wire 1 H o $end
$scope module invert_0 $end
$var wire 1 H o $end
$var wire 1 L i $end
$upscope $end
$scope module xor2_0 $end
$var wire 1 $ i0 $end
$var wire 1 K i1 $end
$var wire 1 L o $end
$upscope $end
$upscope $end
$upscope $end
$scope module dot_0 $end
$var wire 1 ' i $end
$var wire 1 @ i1 $end
$var wire 1 ? i2 $end
$var wire 1 ) o $end
$var wire 1 > o1 $end
$var wire 1 = o2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0L
0K
0J
0I
1H
1G
1F
1E
0D
0C
0B
1A
1@
0?
1>
1=
0<
0;
0:
09
18
17
16
15
04
03
02
11
10
0/
1.
1-
1,
1+
1*
0)
0(
1'
bx &
1%
0$
0#
0"
0!
$end
#15
14
1:
1D
1J
13
19
1C
1I
0%
#50
1"
#100
0"
#150
1"
#200
0"
#250
1"
#300
0"
#350
1"
#400
0"
#450
1"
#500
0"
b0 &
#550
1"
#600
0D
1/
00
1!
1)
1?
0=
0@
12
06
08
1<
1B
0F
0H
1L
0"
b1 &
1(
1#
1$
#650
0!
0)
0?
0A
1"
#700
0"
b10 &
#750
1"
#800
0"
b11 &
#850
1"
#900
1D
0/
10
1=
1@
02
16
18
0<
0B
1F
1H
0L
0"
b100 &
0$
#950
1A
1"
#1000
0"
b101 &
#1050
1"
#1100
0"
b110 &
#1150
1"
#1200
0"
b111 &
#1250
1"
#1300
0"
b1000 &
#1350
1"
#1400
0"
b1001 &
#1450
1"
#1500
0"
b1010 &
#1550
1"
#1600
0"
b1011 &
#1650
1"
#1700
0"
b1100 &
#1750
1"
#1800
0"
b1101 &
#1850
1"
#1900
0"
b1110 &
#1950
1"
#2000
0"
b1111 &
#2050
1"
#2100
0"
b10000 &
#2150
1"
#2200
0"
b10001 &
#2250
1"
#2300
0"
b10010 &
#2350
1"
#2400
0D
1/
00
1!
1)
1?
0=
0@
12
06
08
1<
1B
0F
0H
1L
0"
b10011 &
1$
#2450
0!
0)
0?
0A
1"
#2500
0"
b10100 &
#2550
1"
#2600
0"
b10101 &
#2650
1"
#2700
0"
b10110 &
#2750
1"
#2800
0"
b10111 &
#2850
1"
#2900
1D
0/
10
1=
1@
02
16
18
0<
0B
1F
1H
0L
0"
b11000 &
0$
#2950
1A
1"
#3000
0"
b11001 &
#3050
1"
#3100
0"
b11010 &
#3150
1"
#3200
0"
b11011 &
#3250
1"
#3300
0"
b11100 &
#3350
1"
#3400
0"
b11101 &
#3450
1"
#3500
0"
b11110 &
#3550
1"
#3600
0"
b11111 &
#3650
1"
#3700
0"
b100000 &
#3750
1"
#3800
0"
b100001 &
#3850
1"
#3900
0"
b100010 &
#3950
1"
#4000
0"
b100011 &
#4050
1"
#4100
0"
b100100 &
#4150
1"
#4200
0"
b100101 &
#4250
1"
#4300
0"
b100110 &
#4350
1"
#4400
0"
b100111 &
#4450
1"
#4500
0"
b101000 &
0(
0#
#4550
1"
#4600
0"
#4650
1"
#4700
0"
#4750
1"
#4800
0"
#4850
1"
#4900
0"
#4950
1"
#5000
0"
#5050
1"
#5100
0"
#5150
1"
#5200
0"
#5250
1"
#5300
0"
#5350
1"
#5400
0"
#5450
1"
#5500
0"
