m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim
vclint
Z0 !s110 1651163358
!i10b 1
!s100 FMeON5Dh8kg75ckW`LV<X3
IREHHgnk_IFb;`LiRh@NG[0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT
w1651125814
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/clint.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/clint.v
L0 3
Z3 OV;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1651163358.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/clint.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/clint.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vcsr
R0
!i10b 1
!s100 Rf:EQ8zOQkf@SaIO1KPDV2
Ik@R8ILiMBzGh[CYhfU:LO0
R1
R2
w1651163244
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/csr.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/csr.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/csr.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/csr.v|
!i113 1
R5
R6
vctrl
R0
!i10b 1
!s100 OJCWfXm:NR0AfcCR9f0623
IDYaC14Wbc]bEkD1I:M@9i2
R1
R2
w1651071826
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ctrl.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ctrl.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ctrl.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ctrl.v|
!i113 1
R5
R6
vdata_ram
Z7 !s110 1651163359
!i10b 1
!s100 kcWd7@99bVGzTHGl@WI_]3
IOi31OO>L66bRfU;0TTN7_2
R1
R2
w1649215257
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/data_ram.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/data_ram.v
L0 3
R3
r1
!s85 0
31
Z8 !s108 1651163359.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/data_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/data_ram.v|
!i113 1
R5
R6
vdiv
R7
!i10b 1
!s100 ;Y?f=K4oDTmX<D<m]PZz52
INZ``5SPF6BRHU_b4V:LHS0
R1
R2
w1650039291
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/div.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/div.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/div.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/div.v|
!i113 1
R5
R6
vex
R7
!i10b 1
!s100 =H<cFI2J0A4Yf6N7j3CCb3
IEVooF86Ub4k2e`b3_kI0J0
R1
R2
w1650039433
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ex.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ex.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ex.v|
!i113 1
R5
R6
vex_mem
R7
!i10b 1
!s100 cX;hnL_40XWF;`DjXkFm12
IT3]b7d2Yek`E9i3hPOI9T1
R1
R2
w1649939745
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ex_mem.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ex_mem.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ex_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/ex_mem.v|
!i113 1
R5
R6
vgpio_top
Z9 !s110 1651163360
!i10b 1
!s100 j^O16X`dBZ5OVGfj=F0n40
I=hX;Sh>VmMh@_SU8=?oW30
R1
R2
w1089968226
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/gpio_top.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/gpio_top.v
L0 115
R3
r1
!s85 0
31
Z10 !s108 1651163360.000000
!s107 gpio_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/gpio_top.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/gpio_top.v|
!i113 1
R5
R6
vid
R9
!i10b 1
!s100 F0FnlHDdlQYO8=R5bVY`>2
IJ^kcnLgB9aGgY^Jg3M8F?1
R1
R2
w1650039497
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/id.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/id.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/id.v|
!i113 1
R5
R6
vid_ex
R9
!i10b 1
!s100 cSNO9PgIH0Umom?[>L=e<3
IPz4cGokabFYAk_:=RA6gZ0
R1
R2
w1649583268
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/id_ex.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/id_ex.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/id_ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/id_ex.v|
!i113 1
R5
R6
vif_id
R9
!i10b 1
!s100 TRzb4jHK4eNFObCW1^UmV0
I<FGI^[[N?JL:eJ<FT16VK3
R1
R2
w1651159656
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/if_id.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/if_id.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/if_id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/if_id.v|
!i113 1
R5
R6
vinst_rom
R9
!i10b 1
!s100 Je]GXS_L<IocDi:i_;IQ_0
IJCNMnE6kcTCAL]dS0c7632
R1
R2
w1650274728
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/inst_rom.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/inst_rom.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/inst_rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/inst_rom.v|
!i113 1
R5
R6
vinst_rom_
R9
!i10b 1
!s100 ;jFU=mGAIF2FNeh9c^0BX1
I8UB6O<WO3io_3E<ZP>6GF0
R1
R2
w1651157502
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/inst_rom_.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/inst_rom_.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/inst_rom_.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/inst_rom_.v|
!i113 1
R5
R6
vmem
R9
!i10b 1
!s100 GfL3OEZ759<V_GD>;[b[H2
IWkn8^B<P^]T2fH`f1:9D92
R1
R2
w1651116139
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/mem.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/mem.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/mem.v|
!i113 1
R5
R6
vmem_wb
Z11 !s110 1651163361
!i10b 1
!s100 zh]S6amMok7_el6O?fLnN2
I^4XWNO::lS@1;EIbXmD[E1
R1
R2
w1649591022
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/mem_wb.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/mem_wb.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/mem_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/mem_wb.v|
!i113 1
R5
R6
vopenmips
R11
!i10b 1
!s100 MYXKIFE11_?XjLH<SSOzO3
IGFn7S:2<glWAD56Fcfe1R2
R1
R2
w1651163265
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips.v
L0 3
R3
r1
!s85 0
31
Z12 !s108 1651163361.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips.v|
!i113 1
R5
R6
vopenmips_min_sopc
R11
!i10b 1
!s100 d]]>?CgON9:l>HWG_XFI?2
IHSMlUYDHa`B=^R6oZ?W0R3
R1
R2
w1651163311
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips_min_sopc.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips_min_sopc.v
L0 3
R3
r1
!s85 0
31
R12
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips_min_sopc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips_min_sopc.v|
!i113 1
R5
R6
vopenmips_min_sopc_tb
R11
!i10b 1
!s100 olJRfCDJ52<gDVH_G5J<K0
ILajg;emVKKlzf=m;]cXK53
R1
R2
w1650046269
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips_min_sopc_tb.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips_min_sopc_tb.v
L0 4
R3
r1
!s85 0
31
R12
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips_min_sopc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/openmips_min_sopc_tb.v|
!i113 1
R5
R6
vpc_reg
R11
!i10b 1
!s100 ONf5Q@lkNWDPWRO=bI?d01
IZ;K73SkXZRdO]HWo91nYo1
R1
R2
w1651159619
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/pc_reg.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/pc_reg.v
L0 3
R3
r1
!s85 0
31
R12
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/pc_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/pc_reg.v|
!i113 1
R5
R6
vplic
R11
!i10b 1
!s100 bcL3bSW^1c3@GMT:dMlLO1
IO;ZeZG`CHOkMWzz0l^K6Z1
R1
R2
w1651125798
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/plic.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/plic.v
L0 3
R3
r1
!s85 0
31
R12
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/plic.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/plic.v|
!i113 1
R5
R6
vraminfr
R11
!i10b 1
!s100 @:Sm6cFVJmI[ADAXYl_<T3
IzFY8zN9QfLDmHlnN=XZSX3
R1
R2
Z13 w1352887609
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/raminfr.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/raminfr.v
L0 83
R3
r1
!s85 0
31
R12
!s107 D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/raminfr.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/raminfr.v|
!i113 1
R5
R6
vregfile
R11
!i10b 1
!s100 Fm963[JO:4>7703MiZ^I_2
I^4mTJlg<nV=Md801?Y49L2
R1
R2
w1648988500
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/regfile.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/regfile.v
L0 3
R3
r1
!s85 0
31
R12
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/regfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/regfile.v|
!i113 1
R5
R6
vuart_debug_if
Z14 !s110 1651163362
!i10b 1
!s100 @G4L5jVUJSPm`JI1DcU=Y1
I`CBhnO1mF?_@L`l1kQ]fI2
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_debug_if.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_debug_if.v
L0 89
R3
r1
!s85 0
31
Z15 !s108 1651163362.000000
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_debug_if.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_debug_if.v|
!i113 1
R5
R6
vuart_receiver
R14
!i10b 1
!s100 hO]22]ILfJ9_UBi4ca?eP0
I`=i6]OTXLBL>:KL5RaSzU2
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_receiver.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_receiver.v
L0 198
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_receiver.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_receiver.v|
!i113 1
R5
R6
vuart_regs
R14
!i10b 1
!s100 5h^ETOF[Z2mO8?=J3l`mP3
IWmo1;^IGC:k7F=cTE<[zC0
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_regs.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_regs.v
L0 231
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_regs.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_regs.v|
!i113 1
R5
R6
vuart_rfifo
R14
!i10b 1
!s100 H[>8M[k:U=nJ1?294_CRk3
ImZJZh;28>TnW;3<:`U6QM2
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_rfifo.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_rfifo.v
L0 150
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_rfifo.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_rfifo.v|
!i113 1
R5
R6
vuart_sync_flops
R14
!i10b 1
!s100 Z:G2W7ERD=h7gjaQ87A<c2
IjbR4o=H[VAI8ZTKG[UbRL1
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_sync_flops.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_sync_flops.v
L0 71
R3
r1
!s85 0
31
R15
!s107 timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_sync_flops.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_sync_flops.v|
!i113 1
R5
R6
vuart_tfifo
R14
!i10b 1
!s100 <:2B^H8co:m<2oL=X6DTj0
I1TZ015nLXHjA3IdjM_?b@1
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_tfifo.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_tfifo.v
L0 144
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_tfifo.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_tfifo.v|
!i113 1
R5
R6
vuart_top
R14
!i10b 1
!s100 9bTXT:AlgXWIkO79dGS7A0
IiWEEOb5V4B^8[BARD0[XO1
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_top.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_top.v
L0 140
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_top.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_top.v|
!i113 1
R5
R6
vuart_transmitter
R14
!i10b 1
!s100 @49c3V8oG7W^B5Pz6`<fU2
I]MgFMG8n42Qdd0H0lP?=E0
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_transmitter.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_transmitter.v
L0 154
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_transmitter.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_transmitter.v|
!i113 1
R5
R6
vuart_wb
Z16 !s110 1651163363
!i10b 1
!s100 zk2dO<mMEk;3a;eZ:_2_80
IYMI79KVJ0@YVLX5A[7D:82
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_wb.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_wb.v
L0 142
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/uart_wb.v|
!i113 1
R5
R6
vwb_conmax_arb
R16
!i10b 1
!s100 5d05nm?=Z694YAf3L_kDm1
I2ai0=]HIgo;<gaN^@R:Ck1
R1
R2
Z17 w1033623610
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_arb.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_arb.v
L0 63
R3
r1
!s85 0
31
Z18 !s108 1651163363.000000
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_arb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_arb.v|
!i113 1
R5
R6
vwb_conmax_master_if
R16
!i10b 1
!s100 S_=R^=_KS[bo2nUmXCd=j3
I9[5mE>Y]iPRCdOJQ39`Q81
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_master_if.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_master_if.v
Z19 L0 61
R3
r1
!s85 0
31
R18
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_master_if.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_master_if.v|
!i113 1
R5
R6
vwb_conmax_msel
R16
!i10b 1
!s100 C`k2jJ:C:RE^IM;`8jlUl0
IakINODje^J^:DNQ]k5UVc3
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_msel.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_msel.v
R19
R3
r1
!s85 0
31
R18
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_msel.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_msel.v|
!i113 1
R5
R6
vwb_conmax_pri_dec
R16
!i10b 1
!s100 6?^ciVeJ9oA>R;_g]IL=92
IijHEndCj3=LF>deRBVJGL1
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_pri_dec.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_pri_dec.v
R19
R3
r1
!s85 0
31
R18
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_pri_dec.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_pri_dec.v|
!i113 1
R5
R6
vwb_conmax_pri_enc
R16
!i10b 1
!s100 YW;WzEPT<]c4i46EKJK[>3
I;olXeg7f:4FBL`lHo<KdG0
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_pri_enc.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_pri_enc.v
R19
R3
r1
!s85 0
31
R18
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_pri_enc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_pri_enc.v|
!i113 1
R5
R6
vwb_conmax_rf
R16
!i10b 1
!s100 hCP2Jf9TYD6dJ7<cT<]WG3
ICG1<f3jf;HUKW154ge=3Y3
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_rf.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_rf.v
R19
R3
r1
!s85 0
31
R18
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_rf.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_rf.v|
!i113 1
R5
R6
vwb_conmax_slave_if
R16
!i10b 1
!s100 7h2[XKcFn3Z4LRhHKmRK_3
IGeJ]zz65IlCU^J_ik06cT0
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_slave_if.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_slave_if.v
R19
R3
r1
!s85 0
31
R18
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_slave_if.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_slave_if.v|
!i113 1
R5
R6
vwb_conmax_top
R16
!i10b 1
!s100 ;W:MJRAR1[Y<Ni>U58Y4O1
I=LkhzMR?>[n@BBN3Y3ZGc0
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_top.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_top.v
R19
R3
r1
!s85 0
31
R18
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_top.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wb_conmax_top.v|
!i113 1
R5
R6
vwishbone_bus_if
R16
!i10b 1
!s100 6KH8JOHH`O3dm?VBJ@zYf3
IA=h^gEI2MHW<W4R=ni;[G2
R1
R2
w1651162669
8D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wishbone_bus_if.v
FD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wishbone_bus_if.v
L0 3
R3
r1
!s85 0
31
R18
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wishbone_bus_if.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC_CLINT_j/sim_CLINT/wishbone_bus_if.v|
!i113 1
R5
R6
