@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF203 |Set autoconstraint_io 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[0] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[1] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[2] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[3] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[4] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[5] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[6] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[7] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_rd[8] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance s_fsm_buf_wr[2] (in view: work.jxb3_spi_dma_tgt_24(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U7_CFI.U7_CDC_CTL.s_cdc_sync[2] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U7_CFI.U7_CDC_CTL.s_cdc_guard_0[2] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_wb_cti[1] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_fsm_buf_wr[1] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_fsm_buf_wr[6] (in view: work.core_mf8c_5_ECP5UM(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_wb_last (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_spi_adr[0] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_spi_adr[10] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_spi_adr[16] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Found counter in view:work.pcie_x1_top_phy(verilog) instance count_ms[16:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":1017:3:1017:8|Found counter in view:work.pcie_x1_top_phy(verilog) instance rsl_rdy_cnt[9:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":913:0:913:5|Found counter in view:work.pcie_x1_top_phy(verilog) instance detsm_cnt[7:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":556:0:556:5|Found counter in view:work.pcie_x1_top_phy(verilog) instance ei_counter[6:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":551:3:551:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.rlol1_cnt[18:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":365:3:365:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk1\.plol_cnt[19:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":699:3:699:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.genblk3\.rxr_wt_cnt[11:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":599:3:599:8|Found counter in view:work.pcie_x1_top_pcsrsl_core_Z2_layer1(verilog) instance genblk2\.rlols0_cnt[17:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":960:0:960:5|Found counter in view:work.pcie_x1_top_pcssll_core_Z3_layer1(verilog) instance rhb_wait_cnt[7:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1132:0:1132:5|Found counter in view:work.pcie_x1_top_pcssll_core_Z3_layer1(verilog) instance pcount[21:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":921:0:921:5|Found counter in view:work.pcie_x1_top_pcssll_core_Z3_layer1(verilog) instance rcount[15:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1174:0:1174:5|Removing sequential instance sll_state[0] (in view: work.pcie_x1_top_pcssll_core_Z3_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\rx_rsl\vhdl\rx_rsl.vhd":82:6:82:7|Found counter in view:work.rx_rsl(rx_rsl_arc) instance cnt[31:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_0(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_0(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_0(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_0(rtl)) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_0(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_0(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_0(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_0(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_0(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_1(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_1(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_1(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_1(rtl)) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_1(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_1(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_1(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_1(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_1(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_2(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_2(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_2(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_2(rtl)) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_2(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_2(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_2(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_2(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_2(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_3(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_3(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_3(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_3(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_3(rtl)) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_3(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_3(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_3(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_3(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_3(rtl) instance s_mem_wr_adr[3:0] 
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":285:6:285:7|Removing sequential instance s_reg_fcr[3] (in view: work.modem_regs_16550s_4(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Found counter in view:work.rx_16550s_false_16_ECP5UM_4(rtl) instance s_rx_timer[5:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":316:47:316:80|Found 5 by 5 bit equality operator ('==') P_MAIN_XCLK\.un2_s_ev_fifo_lvl_chng (in view: work.rx_16550s_false_16_ECP5UM_4(rtl))
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U3_RHR.s_cwr_reg_mst[9] (in view: work.rx_16550s_false_16_ECP5UM_4(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U3_RHR.s_crd_reg_slv[9] (in view: work.rx_16550s_false_16_ECP5UM_4(rtl)) because it does not drive other instances.
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_space_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_mark_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_ser_8250\vhdl\rx_ser_8250_core-a_rtl.vhd":309:6:309:7|Found counter in view:work.rx_ser_8250_core_4(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_1_4(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_4(rtl) instance s_bit_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\tx_ser_8250\vhdl\tx_ser_8250_core-a_rtl.vhd":168:6:168:7|Found counter in view:work.tx_ser_8250_core_4(rtl) instance s_sample_count[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":126:9:126:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_1_0_4(rtl) instance s_mem_wr_adr[3:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance s_rd_adr_next[8:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance R_DPS_EQ2\.s_rsrc_avail[9:0]  
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance s_rd_count[9:0]  
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_0(rtl) instance s_mem_wr_adr[8:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance s_rd_adr_next[8:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance R_DPS_EQ2\.s_rsrc_avail[9:0]  
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance s_rd_count[9:0]  
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_1(rtl) instance s_mem_wr_adr[8:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance s_rd_adr_next[8:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance R_DPS_EQ2\.s_rsrc_avail[9:0]  
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance s_rd_count[9:0]  
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_1_3(rtl) instance s_mem_wr_adr[8:0] 
@N: MF179 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":488:51:488:77|Found 32 by 32 bit equality operator ('==') R_MAIN\.un91_i_wbm_ack (in view: work.tspc_dma_chan_ms_ctl_work_versa_ecp5_rtl_0layer0(rtl))
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0(rtl) instance s_ram_addr_out[13:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_1layer0(rtl) instance s_ram_addr[13:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0(rtl) instance s_ram_addr_out[11:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Found counter in view:work.tspc_wb_ebr_ctl_work_versa_ecp5_rtl_0layer0(rtl) instance s_ram_addr[11:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Found counter in view:work.jxb3_regs_ctrl(rtl) instance s_reg_buf_pos[31:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl) instance s_rd_adr_next[10:0] 
@N: MO231 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found counter in view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl) instance R_DPS_EQ2\.s_rsrc_avail[11:0] 
@N: MO230 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Found up-down counter in view:work.tspc_fifo_ctl_sync_1_1_2_2048_1(rtl) instance s_rd_count[11:0]  
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U7_CFI.U3_DMA.s_fsm_dma_wr[0] (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance U7_CFI.U4_BUF.U1_CTL.s_wr_full (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U7_CFI.U1_SPI.s_mode_wr (in view: work.core_mf8c_5_ECP5UM(rtl)) because it does not drive other instances.
@N: MO111 :"c:\project\pcie_ecp5_mf\soc\top\versa_ecp5\vhdl\versa_ecp5-a_rtl.vhd":91:18:91:19|Tristate driver SF_MOSI_1 (in view: work.versa_ecp5(rtl)) on net SF_MOSI (in view: work.versa_ecp5(rtl)) has its enable tied to GND.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance U1_CORE.U7_CFI.U4_BUF.U1_CTL.s_wr_last (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_ctrl_sta\.sta\.buf_full (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_mosi_en (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[6] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_dat_tx[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":661:3:661:8|Removing sequential instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rsl_inst.genblk2\.genblk3\.rxdpr_appd (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_phase_count[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[26] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[25] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[24] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[23] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[22] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[21] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[20] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[19] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[18] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[17] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[16] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[31] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[30] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[29] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[28] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr[27] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[24] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[23] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[22] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[21] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[20] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[19] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[18] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[17] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[16] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[31] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[30] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[29] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[28] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[27] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[26] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_adr_load[25] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_phase_count[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1003:0:1003:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":960:0:960:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.rhb_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.RxEI_masked_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":1001:3:1001:8|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_1 (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U6_MBX_DAT_RX.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U6_MBX_DAT_RX.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[3] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[6] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[7] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":1003:0:1003:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_pcs_softlogic.v":960:0:960:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.rhb_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":408:0:408:5|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.RxEI_masked_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\work\clarity\versa_ecp5\pcie_subsys\pcie_x1_top\pcie_eval\models\ecp5um\pcie_x1_top_phy.v":1001:3:1001:8|Adding ASYNC_REG property on synchronizing instance U1_CORE.U1_PCIE\.U1_E5.U2_PHY.core_rstn_1 (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.4\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.3\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.2\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U1_CDC_DLLS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U1_CTL.U2_CDC_DLMS.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U4_ERR_BRK.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U5_ERR_FIFO.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U7_ERR_OVR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U8_ERR_PAR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_ack\vhdl\tspc_cdc_ack-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U9_RX_TMOUT.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U3_RHR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.U3_RHR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_word_length_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_word_length_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_fifo_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\rx_16550s\vhdl\rx_16550s-a_rtl.vhd":296:6:296:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer_int_en_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U3_TX.U3_THR.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U6_MBX_DAT_RX.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U6_MBX_DAT_RX.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[0] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[1] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[3] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[6] (in view: work.versa_ecp5(rtl)).
@N: FX1019 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Adding ASYNC_REG property on synchronizing instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[7] (in view: work.versa_ecp5(rtl)).
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[1] (in view: work.versa_ecp5(rtl)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[0] (in view: work.versa_ecp5(rtl)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[6] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[19] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[20] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[21] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[4] (in view: work.versa_ecp5(rtl)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[6] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\wb_16550s\units\modem_regs_16550s\vhdl\modem_regs_16550s-a_rtl.vhd":224:6:224:7|Replicating instance U1_CORE.U4_UART.U1_UART\.0\.U_16550.U1_UART.U1_CTL.s_io_ctl\.addr[2] (in view: work.versa_ecp5(rtl)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[15] (in view: work.versa_ecp5(rtl)) with 30 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_slv_wr (in view: work.versa_ecp5(rtl)) with 37 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Replicating instance U1_CORE.U7_CFI.U2_REGS.s_wb_adr[2] (in view: work.versa_ecp5(rtl)) with 95 loads 3 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[3] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[7] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[9] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_total_count[8] (in view: work.versa_ecp5(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[8] (in view: work.versa_ecp5(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[15] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[14] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[18] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[17] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[16] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[12] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[20] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_total_count[13] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[7] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[6] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U1_HCMD_FIFO.U1_CTL.s_rd_count[5] (in view: work.versa_ecp5(rtl)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_chan_fsm[2] (in view: work.versa_ecp5(rtl)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U6_CHN_SLV.s_dma_chan_fsm[4] (in view: work.versa_ecp5(rtl)) with 19 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[14] (in view: work.versa_ecp5(rtl)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[3] (in view: work.versa_ecp5(rtl)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Replicating instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chan_fsm[5] (in view: work.versa_ecp5(rtl)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\project\pcie_ecp5_mf\soc\units\tsls_wb_bmram\units\tspc_wb_ebr_ctl\vhdl\tspc_wb_ebr_ctl-a_rtl.vhd":170:6:170:7|Replicating instance U1_CORE.U5_DMA.U3_BMRAM.U1_MCTL.s_wb_ack (in view: work.versa_ecp5(rtl)) with 50 loads 3 times to improve timing.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\dma_subsys\units\tspc_dma_chan_ms\units\vhdl\tspc_dma_chan_ms_ctl-a_rtl.vhd":291:6:291:7|Removing sequential instance U1_CORE.U5_DMA.U1_DMA_ENGINE.U5_CHN_MST.s_dma_chain_linear (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_spi_tx_last (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_vec\vhdl\tspc_cdc_vec-a_rtl.vhd":49:6:49:7|Removing sequential instance U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_guard_0[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_rx_last (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_cfi_xfer_done (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\tspc_cfi_spim_pw2n\vhdl\tspc_cfi_spim_pw2n-a_rtl.vhd":197:6:197:7|Removing sequential instance U1_CORE.U7_CFI.U1_SPI.s_spi_tick (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[6] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_regs_ctrl-a_rtl.vhd":326:6:326:7|Removing sequential instance U1_CORE.U7_CFI.U2_REGS.s_reg_rsps_1[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_fifo_ctl_sync\vhdl\tspc_fifo_ctl_sync-a_rtl.vhd":298:9:298:10|Removing sequential instance U1_CORE.U7_CFI.U4_BUF.U1_CTL.s_rd_done (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_wr_flag_sync (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[6] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_reg_slv[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[6] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_reg_mst[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_ready (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_flag (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_cwr_rd_flag (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U7_CFI.U5_MBX_DAT_TX.s_crd_wr_flag (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U6_MBX_DAT_RX.s_cwr_rd_flag_sync (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":70:6:70:7|Removing sequential instance U1_CORE.U7_CFI.U6_MBX_DAT_RX.s_crd_flag (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\common\units\tspc_cdc_reg\vhdl\tspc_cdc_reg-a_rtl.vhd":103:6:103:7|Removing sequential instance U1_CORE.U7_CFI.U6_MBX_DAT_RX.s_cwr_rd_flag (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_mbox_tx_wdat[0] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_mbox_tx_wdat[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_mbox_tx_wdat[2] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_mbox_tx_wdat[3] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_mbox_tx_wdat[4] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_mbox_tx_wdat[5] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_mbox_tx_wdat[6] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_mbox_tx_wdat[7] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[1] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_fsm_dma_wr[8] (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_buf_pop (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: BN362 :"c:\project\pcie_ecp5_mf\soc\units\tspc_wb_cfi_jxb3\units\others\vhdl\jxb3_spi_dma_tgt-a_rtl.vhd":416:6:416:7|Removing sequential instance U1_CORE.U7_CFI.U3_DMA.s_mbox_rx_pop (in view: work.versa_ecp5(rtl)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MO111 :"c:\project\pcie_ecp5_mf\soc\top\versa_ecp5\vhdl\versa_ecp5-e.vhd":58:6:58:12|Tristate driver SF_MOSI_obuft.un1[0] (in view: work.versa_ecp5(rtl)) on net SF_MOSI (in view: work.versa_ecp5(rtl)) has its enable tied to GND.
@N: FX1056 |Writing EDF file: C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\mf8c\versa_ecp5_mf8c.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock clock_gen_ECP5UM|s_rtl_xclk_derived_clock with period 3.57ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
