#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 30 14:31:22 2018
# Process ID: 4840
# Current directory: C:/Users/NILAAN/Desktop/project 004/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8968 C:\Users\NILAAN\Desktop\project 004\CPU\CPU.xpr
# Log file: C:/Users/NILAAN/Desktop/project 004/CPU/vivado.log
# Journal file: C:/Users/NILAAN/Desktop/project 004/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/NILAAN/Desktop/project 004/CPU/CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/SOFTWARE/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 812.598 ; gain = 76.023
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/AU_7_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_7_seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InsDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_8_12
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TSB3_bit_2_way
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TSB4_bit_2_way
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TSB4_bit_8_way
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sim_1/new/TB_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_CPU
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 851.746 ; gain = 0.156
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_8_12 [lut_8_12_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB3_bit_2_way [tsb3_bit_2_way_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.InsDecoder [insdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB4_bit_2_way [tsb4_bit_2_way_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB4_bit_8_way [tsb4_bit_8_way_default]
Compiling architecture behavioral of entity xil_defaultlib.FA1 [fa1_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.AU_7_seg [au_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot TB_CPU_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 851.938 ; gain = 0.184
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 100 ns  Iteration: 10000
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 867.504 ; gain = 14.637
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 867.504 ; gain = 16.496
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/NILAAN/Desktop/project 004/CPU/CPU.runs/synth_1

launch_runs impl_1
[Fri Nov 30 15:41:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/NILAAN/Desktop/project 004/CPU/CPU.runs/synth_1/runme.log
[Fri Nov 30 15:41:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/NILAAN/Desktop/project 004/CPU/CPU.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1718.320 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1718.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1791.801 ; gain = 902.941
launch_runs impl_1 -to_step write_bitstream
[Fri Nov 30 15:55:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/NILAAN/Desktop/project 004/CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/NILAAN/Desktop/project 004/CPU/CPU.runs/synth_1

launch_runs synth_1
[Fri Nov 30 16:13:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/NILAAN/Desktop/project 004/CPU/CPU.runs/synth_1/runme.log
launch_runs impl_1
[Fri Nov 30 16:13:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/NILAAN/Desktop/project 004/CPU/CPU.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1807.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk0' of component 'Slow_Clk' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:34' bound to instance 'PC' of component 'ProgramCounter' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'LUT_8_12' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:34' bound to instance 'LUT_8_12_0' of component 'LUT_8_12' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:174]
INFO: [Synth 8-638] synthesizing module 'LUT_8_12' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_8_12' (3#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:39]
INFO: [Synth 8-3491] module 'TSB3_bit_2_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:35' bound to instance 'CounterTSB' of component 'TSB3_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:178]
INFO: [Synth 8-638] synthesizing module 'TSB3_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'TSB3_bit_2_way' (4#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:43]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'RCA_3A' of component 'RCA_3' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:185]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:57]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'HA' (5#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:48]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (6#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (7#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'InsDecoder' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:34' bound to instance 'InsDec' of component 'InsDecoder' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:192]
INFO: [Synth 8-638] synthesizing module 'InsDecoder' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'InsDecoder' (8#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:49]
INFO: [Synth 8-3491] module 'TSB4_bit_2_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:34' bound to instance 'ValToWrite' of component 'TSB4_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:204]
INFO: [Synth 8-638] synthesizing module 'TSB4_bit_2_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TSB4_bit_2_way' (9#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:42]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_A' of component 'Decoder_3_to_8' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:213]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:34' bound to instance 'Decoder_2_TO_4_0' of component 'Decoder_2_TO_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:34' bound to instance 'Decoder_2_TO_4_1' of component 'Decoder_2_TO_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'RegBank' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:34' bound to instance 'RegBankA' of component 'RegBank' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:219]
INFO: [Synth 8-638] synthesizing module 'RegBank' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:51]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R0' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R1' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:78]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R2' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:84]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R3' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:90]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R4' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:96]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R5' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:102]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R6' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:108]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R7' of component 'Reg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'RegBank' (13#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/RegBank.vhd:51]
INFO: [Synth 8-3491] module 'TSB4_bit_8_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:34' bound to instance 'AU_Reg_Sel1' of component 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:234]
INFO: [Synth 8-638] synthesizing module 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'TSB4_bit_8_way' (14#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:49]
INFO: [Synth 8-3491] module 'TSB4_bit_8_way' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:34' bound to instance 'AU_Reg_Sel2' of component 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:247]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'AU' of component 'RCA_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:261]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:45]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_0' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:52]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA1' (15#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:42]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_1' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:69]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_2' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:76]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_3' of component 'FA1' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (16#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:45]
INFO: [Synth 8-3491] module 'AU_7_seg' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/AU_7_seg.vhd:34' bound to instance 'SegDis' of component 'AU_7_seg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:269]
INFO: [Synth 8-638] synthesizing module 'AU_7_seg' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/AU_7_seg.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/LUT_16_7.vhd:34' bound to instance 'LUT_16_70' of component 'LUT_16_7' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/AU_7_seg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (17#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'AU_7_seg' (18#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/imports/new/AU_7_seg.vhd:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CFlag with 1st driver pin 'CPU:/AU/C_out' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CFlag with 2nd driver pin 'GND' [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:34]
CRITICAL WARNING: [Synth 8-5559] multi-driven net CFlag is connected to constant driver, other driver is ignored [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CPU' (19#1) [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/sources_1/new/CPU.vhd:45]
WARNING: [Synth 8-3917] design CPU has port CFlag driven by constant 0
WARNING: [Synth 8-3331] design RCA_4 has unconnected port C_in
WARNING: [Synth 8-3331] design RegBank has unconnected port RegSel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.707 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'CFlag[15]'. [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CFlag[15]'. [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/NILAAN/Desktop/project 004/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1863.512 ; gain = 55.805
77 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1863.512 ; gain = 55.805
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 16:37:38 2018...
