********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.82
BUILT  : May  4 2024
DATE   : 2024-05-07.18:06:44
COMMAND: -synth -top design170_60_80_top -y ../../../../.././rtl -I../../../../.././rtl -I../../../../.. -I/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/.././rtl +libext+.v+.sv /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/.././rtl/design170_60_80_top.v -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/d_latch_top.v:22:1: Compile module "work@d_latch".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/d_latch_top.v:1:1: Compile module "work@d_latch_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/decoder_top.v:23:1: Compile module "work@decoder".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/decoder_top.v:1:1: Compile module "work@decoder_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/design170_60_80_top.v:215:1: Compile module "work@design170_60_80".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/design170_60_80_top.v:9:1: Compile module "work@design170_60_80_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/full_adder_top.v:26:1: Compile module "work@full_adder".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/full_adder_top.v:1:1: Compile module "work@full_adder_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/mod_n_counter.v:1:1: Compile module "work@mod_n_counter".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/paritygenerator_top.v:28:1: Compile module "work@paritygenerator".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/paritygenerator_top.v:3:1: Compile module "work@paritygenerator_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/register.v:1:1: Compile module "work@register".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/shift_reg_top.v:23:1: Compile module "work@shift_reg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/shift_reg_top.v:1:1: Compile module "work@shift_reg_top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/d_latch_top.v:1:59: Implicit port type (wire) for "data_out".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/decoder_top.v:1:59: Implicit port type (wire) for "data_out".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/design170_60_80_top.v:215:517: Implicit port type (wire) for "d_out0",
there are 59 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/design170_60_80_top.v:9:76: Implicit port type (wire) for "out".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/full_adder_top.v:1:62: Implicit port type (wire) for "data_out".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/shift_reg_top.v:1:61: Implicit port type (wire) for "data_out".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/design170_60_80_top.v:9:1: Top level module "work@design170_60_80_top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 4.
[NTE:EL0510] Nb instances: 8237.
[NTE:EL0511] Nb leaf instances: 684.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 11
