<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNMinRegStrategy.cpp source code [llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNMinRegStrategy.cpp.html'>GCNMinRegStrategy.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- GCNMinRegStrategy.cpp ----------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/ADT/ilist_node.h.html">"llvm/ADT/ilist_node.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/ADT/simple_ilist.h.html">"llvm/ADT/simple_ilist.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/Support/Allocator.h.html">"llvm/Support/Allocator.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "machine-scheduler"</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNMinRegScheduler" title='(anonymous namespace)::GCNMinRegScheduler' data-ref="(anonymousnamespace)::GCNMinRegScheduler">GCNMinRegScheduler</dfn> {</td></tr>
<tr><th id="30">30</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</dfn> : <a class="type" href="../../../include/llvm/ADT/ilist_node.h.html#llvm::ilist_node" title='llvm::ilist_node' data-ref="llvm::ilist_node">ilist_node</a>&lt;<a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</a>&gt; {</td></tr>
<tr><th id="31">31</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="tu decl" id="(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::SU' data-type='const llvm::SUnit *' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU">SU</dfn>;</td></tr>
<tr><th id="32">32</th><td>    <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNMinRegScheduler::Candidate::Priority" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::Priority' data-type='int' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::Priority">Priority</dfn>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNMinRegScheduler9CandidateC1EPKN4llvm5SUnitEi" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::Candidate' data-type='void (anonymous namespace)::GCNMinRegScheduler::Candidate::Candidate(const llvm::SUnit * SU_, int Priority_ = 0)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler9CandidateC1EPKN4llvm5SUnitEi">Candidate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="1SU_" title='SU_' data-type='const llvm::SUnit *' data-ref="1SU_">SU_</dfn>, <em>int</em> <dfn class="local col2 decl" id="2Priority_" title='Priority_' data-type='int' data-ref="2Priority_">Priority_</dfn> = <var>0</var>)</td></tr>
<tr><th id="35">35</th><td>      : <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::SU' data-use='w' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU">SU</a>(<a class="local col1 ref" href="#1SU_" title='SU_' data-ref="1SU_">SU_</a>), <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::Priority" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::Priority' data-use='w' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::Priority">Priority</a>(<a class="local col2 ref" href="#2Priority_" title='Priority_' data-ref="2Priority_">Priority_</a>) {}</td></tr>
<tr><th id="36">36</th><td>  };</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <a class="type" href="../../../include/llvm/Support/Allocator.h.html#llvm::SpecificBumpPtrAllocator" title='llvm::SpecificBumpPtrAllocator' data-ref="llvm::SpecificBumpPtrAllocator">SpecificBumpPtrAllocator</a>&lt;<a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::GCNMinRegScheduler::Alloc" title='(anonymous namespace)::GCNMinRegScheduler::Alloc' data-type='SpecificBumpPtrAllocator&lt;(anonymous namespace)::GCNMinRegScheduler::Candidate&gt;' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Alloc">Alloc</dfn>;</td></tr>
<tr><th id="39">39</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::GCNMinRegScheduler::Queue" title='(anonymous namespace)::GCNMinRegScheduler::Queue' data-type='simple_ilist&lt;(anonymous namespace)::GCNMinRegScheduler::Candidate&gt;' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Queue">Queue</dfn> = <a class="type" href="../../../include/llvm/ADT/simple_ilist.h.html#llvm::simple_ilist" title='llvm::simple_ilist' data-ref="llvm::simple_ilist">simple_ilist</a>&lt;<a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</a>&gt;;</td></tr>
<tr><th id="40">40</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::GCNMinRegScheduler::Queue" title='(anonymous namespace)::GCNMinRegScheduler::Queue' data-type='simple_ilist&lt;(anonymous namespace)::GCNMinRegScheduler::Candidate&gt;' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Queue">Queue</a> <dfn class="tu decl" id="(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-type='Queue' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</dfn>; <i  data-doc="(anonymousnamespace)::GCNMinRegScheduler::RQ">// Ready queue</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::GCNMinRegScheduler::NumPreds" title='(anonymous namespace)::GCNMinRegScheduler::NumPreds' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::GCNMinRegScheduler::NumPreds">NumPreds</dfn>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNMinRegScheduler11isScheduledEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::isScheduled' data-type='bool (anonymous namespace)::GCNMinRegScheduler::isScheduled(const llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler11isScheduledEPKN4llvm5SUnitE">isScheduled</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="3SU" title='SU' data-type='const llvm::SUnit *' data-ref="3SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="45">45</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SU-&gt;isBoundaryNode()) ? void (0) : __assert_fail (&quot;!SU-&gt;isBoundaryNode()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 45, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#3SU" title='SU' data-ref="3SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>());</td></tr>
<tr><th id="46">46</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::NumPreds" title='(anonymous namespace)::GCNMinRegScheduler::NumPreds' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::NumPreds">NumPreds</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#3SU" title='SU' data-ref="3SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> == <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="47">47</th><td>  }</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNMinRegScheduler14setIsScheduledEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::setIsScheduled' data-type='void (anonymous namespace)::GCNMinRegScheduler::setIsScheduled(const llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler14setIsScheduledEPKN4llvm5SUnitE">setIsScheduled</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="4SU" title='SU' data-type='const llvm::SUnit *' data-ref="4SU">SU</dfn>)  {</td></tr>
<tr><th id="50">50</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SU-&gt;isBoundaryNode()) ? void (0) : __assert_fail (&quot;!SU-&gt;isBoundaryNode()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 50, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#4SU" title='SU' data-ref="4SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>());</td></tr>
<tr><th id="51">51</th><td>    <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::NumPreds" title='(anonymous namespace)::GCNMinRegScheduler::NumPreds' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::NumPreds">NumPreds</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#4SU" title='SU' data-ref="4SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="52">52</th><td>  }</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNMinRegScheduler11getNumPredsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::getNumPreds' data-type='unsigned int (anonymous namespace)::GCNMinRegScheduler::getNumPreds(const llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler11getNumPredsEPKN4llvm5SUnitE">getNumPreds</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="5SU" title='SU' data-type='const llvm::SUnit *' data-ref="5SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="55">55</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SU-&gt;isBoundaryNode()) ? void (0) : __assert_fail (&quot;!SU-&gt;isBoundaryNode()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 55, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#5SU" title='SU' data-ref="5SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>());</td></tr>
<tr><th id="56">56</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumPreds[SU-&gt;NodeNum] != std::numeric_limits&lt;unsigned&gt;::max()) ? void (0) : __assert_fail (&quot;NumPreds[SU-&gt;NodeNum] != std::numeric_limits&lt;unsigned&gt;::max()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 56, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::NumPreds" title='(anonymous namespace)::GCNMinRegScheduler::NumPreds' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::NumPreds">NumPreds</a>[<a class="local col5 ref" href="#5SU" title='SU' data-ref="5SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>] != std::<a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>());</td></tr>
<tr><th id="57">57</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::NumPreds" title='(anonymous namespace)::GCNMinRegScheduler::NumPreds' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::NumPreds">NumPreds</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col5 ref" href="#5SU" title='SU' data-ref="5SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="58">58</th><td>  }</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNMinRegScheduler11decNumPredsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::decNumPreds' data-type='unsigned int (anonymous namespace)::GCNMinRegScheduler::decNumPreds(const llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler11decNumPredsEPKN4llvm5SUnitE">decNumPreds</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="6SU" title='SU' data-type='const llvm::SUnit *' data-ref="6SU">SU</dfn>) {</td></tr>
<tr><th id="61">61</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SU-&gt;isBoundaryNode()) ? void (0) : __assert_fail (&quot;!SU-&gt;isBoundaryNode()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 61, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#6SU" title='SU' data-ref="6SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>());</td></tr>
<tr><th id="62">62</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumPreds[SU-&gt;NodeNum] != std::numeric_limits&lt;unsigned&gt;::max()) ? void (0) : __assert_fail (&quot;NumPreds[SU-&gt;NodeNum] != std::numeric_limits&lt;unsigned&gt;::max()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 62, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::NumPreds" title='(anonymous namespace)::GCNMinRegScheduler::NumPreds' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::NumPreds">NumPreds</a>[<a class="local col6 ref" href="#6SU" title='SU' data-ref="6SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>] != std::<a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>());</td></tr>
<tr><th id="63">63</th><td>    <b>return</b> --<a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::NumPreds" title='(anonymous namespace)::GCNMinRegScheduler::NumPreds' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::NumPreds">NumPreds</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#6SU" title='SU' data-ref="6SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="64">64</th><td>  }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler12initNumPredsERKSt6vectorIN4llvm5SUnitESaIS3_EE" title='(anonymous namespace)::GCNMinRegScheduler::initNumPreds' data-type='void (anonymous namespace)::GCNMinRegScheduler::initNumPreds(const decltype(ScheduleDAG::SUnits) &amp; SUnits)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler12initNumPredsERKSt6vectorIN4llvm5SUnitESaIS3_EE">initNumPreds</a>(<em>const</em> <b>decltype</b>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a>::<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) &amp;<dfn class="local col7 decl" id="7SUnits" title='SUnits' data-type='const decltype(ScheduleDAG::SUnits) &amp;' data-ref="7SUnits">SUnits</dfn>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>int</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118GCNMinRegScheduler18getReadySuccessorsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::getReadySuccessors' data-type='int (anonymous namespace)::GCNMinRegScheduler::getReadySuccessors(const llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler18getReadySuccessorsEPKN4llvm5SUnitE">getReadySuccessors</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="8SU" title='SU' data-type='const llvm::SUnit *' data-ref="8SU">SU</dfn>) <em>const</em>;</td></tr>
<tr><th id="69">69</th><td>  <em>int</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118GCNMinRegScheduler21getNotReadySuccessorsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::getNotReadySuccessors' data-type='int (anonymous namespace)::GCNMinRegScheduler::getNotReadySuccessors(const llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler21getNotReadySuccessorsEPKN4llvm5SUnitE">getNotReadySuccessors</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="9SU" title='SU' data-type='const llvm::SUnit *' data-ref="9SU">SU</dfn>) <em>const</em>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <b>template</b> &lt;<b>typename</b> Calc&gt;</td></tr>
<tr><th id="72">72</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_" title='(anonymous namespace)::GCNMinRegScheduler::findMax' data-type='unsigned int (anonymous namespace)::GCNMinRegScheduler::findMax(unsigned int Num, Calc C)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_">findMax</a>(<em>unsigned</em> <dfn class="local col0 decl" id="10Num" title='Num' data-type='unsigned int' data-ref="10Num">Num</dfn>, Calc <dfn class="local col1 decl" id="11C" title='C' data-type='Calc' data-ref="11C">C</dfn>);</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</a>* <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler13pickCandidateEv" title='(anonymous namespace)::GCNMinRegScheduler::pickCandidate' data-type='(anonymous namespace)::GCNMinRegScheduler::Candidate * (anonymous namespace)::GCNMinRegScheduler::pickCandidate()' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler13pickCandidateEv">pickCandidate</a>();</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler17bumpPredsPriorityEPKN4llvm5SUnitEi" title='(anonymous namespace)::GCNMinRegScheduler::bumpPredsPriority' data-type='void (anonymous namespace)::GCNMinRegScheduler::bumpPredsPriority(const llvm::SUnit * SchedSU, int Priority)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler17bumpPredsPriorityEPKN4llvm5SUnitEi">bumpPredsPriority</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="12SchedSU" title='SchedSU' data-type='const llvm::SUnit *' data-ref="12SchedSU">SchedSU</dfn>, <em>int</em> <dfn class="local col3 decl" id="13Priority" title='Priority' data-type='int' data-ref="13Priority">Priority</dfn>);</td></tr>
<tr><th id="77">77</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler17releaseSuccessorsEPKN4llvm5SUnitEi" title='(anonymous namespace)::GCNMinRegScheduler::releaseSuccessors' data-type='void (anonymous namespace)::GCNMinRegScheduler::releaseSuccessors(const llvm::SUnit * SU, int Priority)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler17releaseSuccessorsEPKN4llvm5SUnitEi">releaseSuccessors</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col4 decl" id="14SU" title='SU' data-type='const llvm::SUnit *' data-ref="14SU">SU</dfn>, <em>int</em> <dfn class="local col5 decl" id="15Priority" title='Priority' data-type='int' data-ref="15Priority">Priority</dfn>);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><b>public</b>:</td></tr>
<tr><th id="80">80</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <a class="tu decl" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler8scheduleEN4llvm8ArrayRefIPKNS1_5SUnitEEERKNS1_11ScheduleDAGE" title='(anonymous namespace)::GCNMinRegScheduler::schedule' data-type='std::vector&lt;const SUnit *&gt; (anonymous namespace)::GCNMinRegScheduler::schedule(ArrayRef&lt;const llvm::SUnit *&gt; TopRoots, const llvm::ScheduleDAG &amp; DAG)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler8scheduleEN4llvm8ArrayRefIPKNS1_5SUnitEEERKNS1_11ScheduleDAGE">schedule</a>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col6 decl" id="16TopRoots" title='TopRoots' data-type='ArrayRef&lt;const llvm::SUnit *&gt;' data-ref="16TopRoots">TopRoots</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> &amp;<dfn class="local col7 decl" id="17DAG" title='DAG' data-type='const llvm::ScheduleDAG &amp;' data-ref="17DAG">DAG</dfn>);</td></tr>
<tr><th id="82">82</th><td>};</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler" title='(anonymous namespace)::GCNMinRegScheduler' data-ref="(anonymousnamespace)::GCNMinRegScheduler">GCNMinRegScheduler</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNMinRegScheduler12initNumPredsERKSt6vectorIN4llvm5SUnitESaIS3_EE" title='(anonymous namespace)::GCNMinRegScheduler::initNumPreds' data-type='void (anonymous namespace)::GCNMinRegScheduler::initNumPreds(const decltype(ScheduleDAG::SUnits) &amp; SUnits)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler12initNumPredsERKSt6vectorIN4llvm5SUnitESaIS3_EE">initNumPreds</dfn>(<em>const</em> <b>decltype</b>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a>::<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) &amp;<dfn class="local col8 decl" id="18SUnits" title='SUnits' data-type='const decltype(ScheduleDAG::SUnits) &amp;' data-ref="18SUnits">SUnits</dfn>) {</td></tr>
<tr><th id="87">87</th><td>  <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::NumPreds" title='(anonymous namespace)::GCNMinRegScheduler::NumPreds' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::NumPreds">NumPreds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col8 ref" href="#18SUnits" title='SUnits' data-ref="18SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="88">88</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="19I" title='I' data-type='unsigned int' data-ref="19I">I</dfn> = <var>0</var>; <a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a> &lt; <a class="local col8 ref" href="#18SUnits" title='SUnits' data-ref="18SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a>)</td></tr>
<tr><th id="89">89</th><td>    <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::NumPreds" title='(anonymous namespace)::GCNMinRegScheduler::NumPreds' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::NumPreds">NumPreds</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a>]</a> = <a class="local col8 ref" href="#18SUnits" title='SUnits' data-ref="18SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPredsLeft" title='llvm::SUnit::NumPredsLeft' data-ref="llvm::SUnit::NumPredsLeft">NumPredsLeft</a>;</td></tr>
<tr><th id="90">90</th><td>}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><em>int</em> <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler" title='(anonymous namespace)::GCNMinRegScheduler' data-ref="(anonymousnamespace)::GCNMinRegScheduler">GCNMinRegScheduler</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNMinRegScheduler18getReadySuccessorsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::getReadySuccessors' data-type='int (anonymous namespace)::GCNMinRegScheduler::getReadySuccessors(const llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler18getReadySuccessorsEPKN4llvm5SUnitE">getReadySuccessors</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="20SU" title='SU' data-type='const llvm::SUnit *' data-ref="20SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="93">93</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="21NumSchedSuccs" title='NumSchedSuccs' data-type='unsigned int' data-ref="21NumSchedSuccs">NumSchedSuccs</dfn> = <var>0</var>;</td></tr>
<tr><th id="94">94</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="22SDep" title='SDep' data-type='llvm::SDep' data-ref="22SDep">SDep</dfn> : <a class="local col0 ref" href="#20SU" title='SU' data-ref="20SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="95">95</th><td>    <em>bool</em> <dfn class="local col3 decl" id="23wouldBeScheduled" title='wouldBeScheduled' data-type='bool' data-ref="23wouldBeScheduled">wouldBeScheduled</dfn> = <b>true</b>;</td></tr>
<tr><th id="96">96</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="24PDep" title='PDep' data-type='llvm::SDep' data-ref="24PDep">PDep</dfn> : <a class="local col2 ref" href="#22SDep" title='SDep' data-ref="22SDep">SDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="97">97</th><td>      <em>auto</em> <dfn class="local col5 decl" id="25PSU" title='PSU' data-type='llvm::SUnit *' data-ref="25PSU">PSU</dfn> = <a class="local col4 ref" href="#24PDep" title='PDep' data-ref="24PDep">PDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="98">98</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!PSU-&gt;isBoundaryNode()) ? void (0) : __assert_fail (&quot;!PSU-&gt;isBoundaryNode()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 98, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#25PSU" title='PSU' data-ref="25PSU">PSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>());</td></tr>
<tr><th id="99">99</th><td>      <b>if</b> (<a class="local col5 ref" href="#25PSU" title='PSU' data-ref="25PSU">PSU</a> != <a class="local col0 ref" href="#20SU" title='SU' data-ref="20SU">SU</a> &amp;&amp; !<a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNMinRegScheduler11isScheduledEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::isScheduled' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler11isScheduledEPKN4llvm5SUnitE">isScheduled</a>(<a class="local col5 ref" href="#25PSU" title='PSU' data-ref="25PSU">PSU</a>)) {</td></tr>
<tr><th id="100">100</th><td>        <a class="local col3 ref" href="#23wouldBeScheduled" title='wouldBeScheduled' data-ref="23wouldBeScheduled">wouldBeScheduled</a> = <b>false</b>;</td></tr>
<tr><th id="101">101</th><td>        <b>break</b>;</td></tr>
<tr><th id="102">102</th><td>      }</td></tr>
<tr><th id="103">103</th><td>    }</td></tr>
<tr><th id="104">104</th><td>    <a class="local col1 ref" href="#21NumSchedSuccs" title='NumSchedSuccs' data-ref="21NumSchedSuccs">NumSchedSuccs</a> += <a class="local col3 ref" href="#23wouldBeScheduled" title='wouldBeScheduled' data-ref="23wouldBeScheduled">wouldBeScheduled</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td>  <b>return</b> <a class="local col1 ref" href="#21NumSchedSuccs" title='NumSchedSuccs' data-ref="21NumSchedSuccs">NumSchedSuccs</a>;</td></tr>
<tr><th id="107">107</th><td>}</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><em>int</em> <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler" title='(anonymous namespace)::GCNMinRegScheduler' data-ref="(anonymousnamespace)::GCNMinRegScheduler">GCNMinRegScheduler</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118GCNMinRegScheduler21getNotReadySuccessorsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::getNotReadySuccessors' data-type='int (anonymous namespace)::GCNMinRegScheduler::getNotReadySuccessors(const llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler21getNotReadySuccessorsEPKN4llvm5SUnitE">getNotReadySuccessors</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="26SU" title='SU' data-type='const llvm::SUnit *' data-ref="26SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>  <b>return</b> <a class="local col6 ref" href="#26SU" title='SU' data-ref="26SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNMinRegScheduler18getReadySuccessorsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::getReadySuccessors' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler18getReadySuccessorsEPKN4llvm5SUnitE">getReadySuccessors</a>(<a class="local col6 ref" href="#26SU" title='SU' data-ref="26SU">SU</a>);</td></tr>
<tr><th id="111">111</th><td>}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><b>template</b> &lt;<b>typename</b> Calc&gt;</td></tr>
<tr><th id="114">114</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler" title='(anonymous namespace)::GCNMinRegScheduler' data-ref="(anonymousnamespace)::GCNMinRegScheduler">GCNMinRegScheduler</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_" title='(anonymous namespace)::GCNMinRegScheduler::findMax' data-type='unsigned int (anonymous namespace)::GCNMinRegScheduler::findMax(unsigned int Num, Calc C)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_">findMax</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27Num" title='Num' data-type='unsigned int' data-ref="27Num">Num</dfn>, Calc <dfn class="local col8 decl" id="28C" title='C' data-type='Calc' data-ref="28C">C</dfn>) {</td></tr>
<tr><th id="115">115</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!RQ.empty() &amp;&amp; Num &lt;= RQ.size()) ? void (0) : __assert_fail (&quot;!RQ.empty() &amp;&amp; Num &lt;= RQ.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 115, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZNK4llvm12simple_ilist5emptyEv" title='llvm::simple_ilist::empty' data-use='c' data-ref="_ZNK4llvm12simple_ilist5emptyEv">empty</a>() &amp;&amp; <a class="local col7 ref" href="#27Num" title='Num' data-ref="27Num">Num</a> &lt;= <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZNK4llvm12simple_ilist4sizeEv" title='llvm::simple_ilist::size' data-use='c' data-ref="_ZNK4llvm12simple_ilist4sizeEv">size</a>());</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <b>using</b> <dfn class="local col9 typedef" id="29T" title='T' data-type='decltype(C(* this-&gt;RQ.begin()))' data-ref="29T">T</dfn> = <b>decltype</b>(<a class="local col8 ref" href="#28C" title='C' data-ref="28C">C</a>(<a class="tu ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-use='c' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZN4llvm12simple_ilist5beginEv" title='llvm::simple_ilist::begin' data-use='c' data-ref="_ZN4llvm12simple_ilist5beginEv">begin</a>())) ;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <a class="local col9 typedef" href="#29T" title='T' data-type='decltype(C(* this-&gt;RQ.begin()))' data-ref="29T">T</a> <dfn class="local col0 decl" id="30Max" title='Max' data-type='T' data-ref="30Max">Max</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<a class="local col9 typedef" href="#29T" title='T' data-type='decltype(C(* this-&gt;RQ.begin()))' data-ref="29T">T</a>&gt;::min();</td></tr>
<tr><th id="120">120</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31NumMax" title='NumMax' data-type='unsigned int' data-ref="31NumMax">NumMax</dfn> = <var>0</var>;</td></tr>
<tr><th id="121">121</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="32I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;(anonymous namespace)::GCNMinRegScheduler::Candidate, true, false, void&gt;, false, false&gt;' data-ref="32I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZN4llvm12simple_ilist5beginEv" title='llvm::simple_ilist::begin' data-use='c' data-ref="_ZN4llvm12simple_ilist5beginEv">begin</a>(); <a class="local col7 ref" href="#27Num" title='Num' data-ref="27Num">Num</a>; --<a class="local col7 ref" href="#27Num" title='Num' data-ref="27Num">Num</a>) {</td></tr>
<tr><th id="122">122</th><td>    <a class="local col9 typedef" href="#29T" title='T' data-type='decltype(C(* this-&gt;RQ.begin()))' data-ref="29T">T</a> <dfn class="local col3 decl" id="33Cur" title='Cur' data-type='T' data-ref="33Cur">Cur</dfn> = <a class="local col8 ref" href="#28C" title='C' data-ref="28C">C</a>(<a class="tu ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-use='c' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#32I" title='I' data-ref="32I">I</a>);</td></tr>
<tr><th id="123">123</th><td>    <b>if</b> (<a class="local col3 ref" href="#33Cur" title='Cur' data-ref="33Cur">Cur</a> &gt;= <a class="local col0 ref" href="#30Max" title='Max' data-ref="30Max">Max</a>) {</td></tr>
<tr><th id="124">124</th><td>      <b>if</b> (<a class="local col3 ref" href="#33Cur" title='Cur' data-ref="33Cur">Cur</a> &gt; <a class="local col0 ref" href="#30Max" title='Max' data-ref="30Max">Max</a>) {</td></tr>
<tr><th id="125">125</th><td>        <a class="local col0 ref" href="#30Max" title='Max' data-ref="30Max">Max</a> = <a class="local col3 ref" href="#33Cur" title='Cur' data-ref="33Cur">Cur</a>;</td></tr>
<tr><th id="126">126</th><td>        <a class="local col1 ref" href="#31NumMax" title='NumMax' data-ref="31NumMax">NumMax</a> = <var>1</var>;</td></tr>
<tr><th id="127">127</th><td>      } <b>else</b></td></tr>
<tr><th id="128">128</th><td>        ++<a class="local col1 ref" href="#31NumMax" title='NumMax' data-ref="31NumMax">NumMax</a>;</td></tr>
<tr><th id="129">129</th><td>      <em>auto</em> &amp;<dfn class="local col4 decl" id="34Cand" title='Cand' data-type='(anonymous namespace)::GCNMinRegScheduler::Candidate &amp;' data-ref="34Cand">Cand</dfn> = <a class="tu ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-use='c' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#32I" title='I' data-ref="32I">I</a><a class="tu ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEi" title='llvm::ilist_iterator::operator++' data-use='c' data-ref="_ZN4llvm14ilist_iteratorppEi">++</a>;</td></tr>
<tr><th id="130">130</th><td>      <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZN4llvm12simple_ilist6removeENS_12ilist_detail20compute_node_optionsIT_JDpT0_EE4type9referenceE" title='llvm::simple_ilist::remove' data-use='c' data-ref="_ZN4llvm12simple_ilist6removeENS_12ilist_detail20compute_node_optionsIT_JDpT0_EE4type9referenceE">remove</a>(<span class='refarg'><a class="local col4 ref" href="#34Cand" title='Cand' data-ref="34Cand">Cand</a></span>);</td></tr>
<tr><th id="131">131</th><td>      <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZN4llvm12simple_ilist10push_frontENS_12ilist_detail20compute_node_optionsIT_JDpT0_EE4type9referenceE" title='llvm::simple_ilist::push_front' data-use='c' data-ref="_ZN4llvm12simple_ilist10push_frontENS_12ilist_detail20compute_node_optionsIT_JDpT0_EE4type9referenceE">push_front</a>(<span class='refarg'><a class="local col4 ref" href="#34Cand" title='Cand' data-ref="34Cand">Cand</a></span>);</td></tr>
<tr><th id="132">132</th><td>      <b>continue</b>;</td></tr>
<tr><th id="133">133</th><td>    }</td></tr>
<tr><th id="134">134</th><td>    <a class="tu ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-use='c' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#32I" title='I' data-ref="32I">I</a>;</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td>  <b>return</b> <a class="local col1 ref" href="#31NumMax" title='NumMax' data-ref="31NumMax">NumMax</a>;</td></tr>
<tr><th id="137">137</th><td>}</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler" title='(anonymous namespace)::GCNMinRegScheduler' data-ref="(anonymousnamespace)::GCNMinRegScheduler">GCNMinRegScheduler</a>::<a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</a>* <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler" title='(anonymous namespace)::GCNMinRegScheduler' data-ref="(anonymousnamespace)::GCNMinRegScheduler">GCNMinRegScheduler</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNMinRegScheduler13pickCandidateEv" title='(anonymous namespace)::GCNMinRegScheduler::pickCandidate' data-type='GCNMinRegScheduler::Candidate * (anonymous namespace)::GCNMinRegScheduler::pickCandidate()' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler13pickCandidateEv">pickCandidate</dfn>() {</td></tr>
<tr><th id="140">140</th><td>  <b>do</b> {</td></tr>
<tr><th id="141">141</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="35Num" title='Num' data-type='unsigned int' data-ref="35Num">Num</dfn> = <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZNK4llvm12simple_ilist4sizeEv" title='llvm::simple_ilist::size' data-use='c' data-ref="_ZNK4llvm12simple_ilist4sizeEv">size</a>();</td></tr>
<tr><th id="142">142</th><td>    <b>if</b> (<a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> == <var>1</var>) <b>break</b>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;\nSelecting max priority candidates among &quot; &lt;&lt; Num &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nSelecting max priority candidates among "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a></td></tr>
<tr><th id="145">145</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="146">146</th><td>    <a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_" title='(anonymous namespace)::GCNMinRegScheduler::findMax' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_">findMax</a>(<a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a>, [=](<em>const</em> <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</a> &amp;<dfn class="local col6 decl" id="36C" title='C' data-type='const (anonymous namespace)::GCNMinRegScheduler::Candidate &amp;' data-ref="36C">C</dfn>) { <b>return</b> <a class="local col6 ref" href="#36C" title='C' data-ref="36C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::Priority" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::Priority' data-use='r' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::Priority">Priority</a>; });</td></tr>
<tr><th id="147">147</th><td>    <b>if</b> (<a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> == <var>1</var>) <b>break</b>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;\nSelecting min non-ready producing candidate among &quot; &lt;&lt; Num &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nSelecting min non-ready producing candidate among "</q></td></tr>
<tr><th id="150">150</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="151">151</th><td>    <a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_" title='(anonymous namespace)::GCNMinRegScheduler::findMax' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_">findMax</a>(<a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a>, [=](<em>const</em> <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</a> &amp;<dfn class="local col7 decl" id="37C" title='C' data-type='const (anonymous namespace)::GCNMinRegScheduler::Candidate &amp;' data-ref="37C">C</dfn>) {</td></tr>
<tr><th id="152">152</th><td>      <em>auto</em> <dfn class="local col8 decl" id="38SU" title='SU' data-type='const llvm::SUnit *' data-ref="38SU">SU</dfn> = <a class="local col7 ref" href="#37C" title='C' data-ref="37C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::SU' data-use='r' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU">SU</a>;</td></tr>
<tr><th id="153">153</th><td>      <em>int</em> <dfn class="local col9 decl" id="39Res" title='Res' data-type='int' data-ref="39Res">Res</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNMinRegScheduler21getNotReadySuccessorsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::getNotReadySuccessors' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler21getNotReadySuccessorsEPKN4llvm5SUnitE">getNotReadySuccessors</a>(<a class="local col8 ref" href="#38SU" title='SU' data-ref="38SU">SU</a>);</td></tr>
<tr><th id="154">154</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) would left non-ready &quot; &lt;&lt; Res &lt;&lt; &quot; successors, metric = &quot; &lt;&lt; -Res &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#38SU" title='SU' data-ref="38SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") would left non-ready "</q></td></tr>
<tr><th id="155">155</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col9 ref" href="#39Res" title='Res' data-ref="39Res">Res</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" successors, metric = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> -<a class="local col9 ref" href="#39Res" title='Res' data-ref="39Res">Res</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="156">156</th><td>      <b>return</b> -<a class="local col9 ref" href="#39Res" title='Res' data-ref="39Res">Res</a>;</td></tr>
<tr><th id="157">157</th><td>    });</td></tr>
<tr><th id="158">158</th><td>    <b>if</b> (<a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> == <var>1</var>) <b>break</b>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;\nSelecting most producing candidate among &quot; &lt;&lt; Num &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nSelecting most producing candidate among "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a></td></tr>
<tr><th id="161">161</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="162">162</th><td>    <a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_" title='(anonymous namespace)::GCNMinRegScheduler::findMax' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_">findMax</a>(<a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a>, [=](<em>const</em> <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</a> &amp;<dfn class="local col0 decl" id="40C" title='C' data-type='const (anonymous namespace)::GCNMinRegScheduler::Candidate &amp;' data-ref="40C">C</dfn>) {</td></tr>
<tr><th id="163">163</th><td>      <em>auto</em> <dfn class="local col1 decl" id="41SU" title='SU' data-type='const llvm::SUnit *' data-ref="41SU">SU</dfn> = <a class="local col0 ref" href="#40C" title='C' data-ref="40C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::SU' data-use='r' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU">SU</a>;</td></tr>
<tr><th id="164">164</th><td>      <em>auto</em> <dfn class="local col2 decl" id="42Res" title='Res' data-type='int' data-ref="42Res">Res</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNMinRegScheduler18getReadySuccessorsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::getReadySuccessors' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler18getReadySuccessorsEPKN4llvm5SUnitE">getReadySuccessors</a>(<a class="local col1 ref" href="#41SU" title='SU' data-ref="41SU">SU</a>);</td></tr>
<tr><th id="165">165</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) would make ready &quot; &lt;&lt; Res &lt;&lt; &quot; successors, metric = &quot; &lt;&lt; Res &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#41SU" title='SU' data-ref="41SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") would make ready "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#42Res" title='Res' data-ref="42Res">Res</a></td></tr>
<tr><th id="166">166</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" successors, metric = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#42Res" title='Res' data-ref="42Res">Res</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="167">167</th><td>      <b>return</b> <a class="local col2 ref" href="#42Res" title='Res' data-ref="42Res">Res</a>;</td></tr>
<tr><th id="168">168</th><td>    });</td></tr>
<tr><th id="169">169</th><td>    <b>if</b> (<a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> == <var>1</var>) <b>break</b>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>    <a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> = <a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> ? <a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> : <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZNK4llvm12simple_ilist4sizeEv" title='llvm::simple_ilist::size' data-use='c' data-ref="_ZNK4llvm12simple_ilist4sizeEv">size</a>();</td></tr>
<tr><th id="172">172</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;\nCan&apos;t find best candidate, selecting in program order among &quot; &lt;&lt; Num &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="173">173</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="174">174</th><td>        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nCan't find best candidate, selecting in program order among "</q></td></tr>
<tr><th id="175">175</th><td>        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="176">176</th><td>    <a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_" title='(anonymous namespace)::GCNMinRegScheduler::findMax' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler7findMaxEjT_">findMax</a>(<a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a>, [=](<em>const</em> <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</a> &amp;<dfn class="local col3 decl" id="43C" title='C' data-type='const (anonymous namespace)::GCNMinRegScheduler::Candidate &amp;' data-ref="43C">C</dfn>) { <b>return</b> -(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)<a class="local col3 ref" href="#43C" title='C' data-ref="43C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::SU' data-use='r' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>; });</td></tr>
<tr><th id="177">177</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Num == 1) ? void (0) : __assert_fail (&quot;Num == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 177, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#35Num" title='Num' data-ref="35Num">Num</a> == <var>1</var>);</td></tr>
<tr><th id="178">178</th><td>  } <b>while</b> (<b>false</b>);</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <b>return</b> &amp;<a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZN4llvm12simple_ilist5frontEv" title='llvm::simple_ilist::front' data-use='c' data-ref="_ZN4llvm12simple_ilist5frontEv">front</a>();</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler" title='(anonymous namespace)::GCNMinRegScheduler' data-ref="(anonymousnamespace)::GCNMinRegScheduler">GCNMinRegScheduler</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNMinRegScheduler17bumpPredsPriorityEPKN4llvm5SUnitEi" title='(anonymous namespace)::GCNMinRegScheduler::bumpPredsPriority' data-type='void (anonymous namespace)::GCNMinRegScheduler::bumpPredsPriority(const llvm::SUnit * SchedSU, int Priority)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler17bumpPredsPriorityEPKN4llvm5SUnitEi">bumpPredsPriority</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="44SchedSU" title='SchedSU' data-type='const llvm::SUnit *' data-ref="44SchedSU">SchedSU</dfn>, <em>int</em> <dfn class="local col5 decl" id="45Priority" title='Priority' data-type='int' data-ref="45Priority">Priority</dfn>) {</td></tr>
<tr><th id="184">184</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>32</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col6 decl" id="46Set" title='Set' data-type='SmallPtrSet&lt;const llvm::SUnit *, 32&gt;' data-ref="46Set">Set</dfn>;</td></tr>
<tr><th id="185">185</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="47S" title='S' data-type='const llvm::SDep &amp;' data-ref="47S">S</dfn> : <a class="local col4 ref" href="#44SchedSU" title='SchedSU' data-ref="44SchedSU">SchedSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="186">186</th><td>    <b>if</b> (<a class="local col7 ref" href="#47S" title='S' data-ref="47S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>() || <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNMinRegScheduler11isScheduledEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::isScheduled' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler11isScheduledEPKN4llvm5SUnitE">isScheduled</a>(<a class="local col7 ref" href="#47S" title='S' data-ref="47S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) ||</td></tr>
<tr><th id="187">187</th><td>        <a class="local col7 ref" href="#47S" title='S' data-ref="47S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>)</td></tr>
<tr><th id="188">188</th><td>      <b>continue</b>;</td></tr>
<tr><th id="189">189</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="48P" title='P' data-type='const llvm::SDep &amp;' data-ref="48P">P</dfn> : <a class="local col7 ref" href="#47S" title='S' data-ref="47S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="190">190</th><td>      <em>auto</em> <dfn class="local col9 decl" id="49PSU" title='PSU' data-type='llvm::SUnit *' data-ref="49PSU">PSU</dfn> = <a class="local col8 ref" href="#48P" title='P' data-ref="48P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="191">191</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!PSU-&gt;isBoundaryNode()) ? void (0) : __assert_fail (&quot;!PSU-&gt;isBoundaryNode()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 191, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#49PSU" title='PSU' data-ref="49PSU">PSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>());</td></tr>
<tr><th id="192">192</th><td>      <b>if</b> (<a class="local col9 ref" href="#49PSU" title='PSU' data-ref="49PSU">PSU</a> != <a class="local col4 ref" href="#44SchedSU" title='SchedSU' data-ref="44SchedSU">SchedSU</a> &amp;&amp; !<a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNMinRegScheduler11isScheduledEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::isScheduled' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler11isScheduledEPKN4llvm5SUnitE">isScheduled</a>(<a class="local col9 ref" href="#49PSU" title='PSU' data-ref="49PSU">PSU</a>)) {</td></tr>
<tr><th id="193">193</th><td>        <a class="local col6 ref" href="#46Set" title='Set' data-ref="46Set">Set</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col9 ref" href="#49PSU" title='PSU' data-ref="49PSU">PSU</a>);</td></tr>
<tr><th id="194">194</th><td>      }</td></tr>
<tr><th id="195">195</th><td>    }</td></tr>
<tr><th id="196">196</th><td>  }</td></tr>
<tr><th id="197">197</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>32</var>&gt; <dfn class="local col0 decl" id="50Worklist" title='Worklist' data-type='SmallVector&lt;const llvm::SUnit *, 32&gt;' data-ref="50Worklist">Worklist</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ET_S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ET_S1_">(</a><a class="local col6 ref" href="#46Set" title='Set' data-ref="46Set">Set</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5beginEv" title='llvm::SmallPtrSetImpl::begin' data-ref="_ZNK4llvm15SmallPtrSetImpl5beginEv">begin</a>(), <a class="local col6 ref" href="#46Set" title='Set' data-ref="46Set">Set</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl3endEv" title='llvm::SmallPtrSetImpl::end' data-ref="_ZNK4llvm15SmallPtrSetImpl3endEv">end</a>());</td></tr>
<tr><th id="198">198</th><td>  <b>while</b> (!<a class="local col0 ref" href="#50Worklist" title='Worklist' data-ref="50Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="199">199</th><td>    <em>auto</em> <dfn class="local col1 decl" id="51SU" title='SU' data-type='const llvm::SUnit *' data-ref="51SU">SU</dfn> = <a class="local col0 ref" href="#50Worklist" title='Worklist' data-ref="50Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="200">200</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SU-&gt;isBoundaryNode()) ? void (0) : __assert_fail (&quot;!SU-&gt;isBoundaryNode()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 200, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#51SU" title='SU' data-ref="51SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>());</td></tr>
<tr><th id="201">201</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="52P" title='P' data-type='const llvm::SDep &amp;' data-ref="52P">P</dfn> : <a class="local col1 ref" href="#51SU" title='SU' data-ref="51SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="202">202</th><td>      <b>if</b> (!<a class="local col2 ref" href="#52P" title='P' data-ref="52P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>() &amp;&amp; !<a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNMinRegScheduler11isScheduledEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::isScheduled' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler11isScheduledEPKN4llvm5SUnitE">isScheduled</a>(<a class="local col2 ref" href="#52P" title='P' data-ref="52P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) &amp;&amp;</td></tr>
<tr><th id="203">203</th><td>          <a class="local col6 ref" href="#46Set" title='Set' data-ref="46Set">Set</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col2 ref" href="#52P" title='P' data-ref="52P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SmallPtrSetIterator&lt;const llvm::SUnit *&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="204">204</th><td>        <a class="local col0 ref" href="#50Worklist" title='Worklist' data-ref="50Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#52P" title='P' data-ref="52P">P</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="205">205</th><td>    }</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Make the predecessors of SU(&quot; &lt;&lt; SchedSU-&gt;NodeNum &lt;&lt; &quot;)&apos;s non-ready successors of &quot; &lt;&lt; Priority &lt;&lt; &quot; priority in ready queue: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Make the predecessors of SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#44SchedSU" title='SchedSU' data-ref="44SchedSU">SchedSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="208">208</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")'s non-ready successors of "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#45Priority" title='Priority' data-ref="45Priority">Priority</a></td></tr>
<tr><th id="209">209</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" priority in ready queue: "</q>);</td></tr>
<tr><th id="210">210</th><td>  <em>const</em> <em>auto</em> <dfn class="local col3 decl" id="53SetEnd" title='SetEnd' data-type='const llvm::SmallPtrSetIterator&lt;const llvm::SUnit *&gt;' data-ref="53SetEnd">SetEnd</dfn> = <a class="local col6 ref" href="#46Set" title='Set' data-ref="46Set">Set</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl3endEv" title='llvm::SmallPtrSetImpl::end' data-ref="_ZNK4llvm15SmallPtrSetImpl3endEv">end</a>();</td></tr>
<tr><th id="211">211</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="54C" title='C' data-type='(anonymous namespace)::GCNMinRegScheduler::Candidate &amp;' data-ref="54C">C</dfn> : <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>) {</td></tr>
<tr><th id="212">212</th><td>    <b>if</b> (<a class="local col6 ref" href="#46Set" title='Set' data-ref="46Set">Set</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl4findENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::find' data-ref="_ZNK4llvm15SmallPtrSetImpl4findENS_22add_const_past_pointerIT_vE4typeE">find</a>(<a class="local col4 ref" href="#54C" title='C' data-ref="54C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::SU' data-use='r' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU">SU</a>) <a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm23SmallPtrSetIteratorImplneERKS0_" title='llvm::SmallPtrSetIteratorImpl::operator!=' data-ref="_ZNK4llvm23SmallPtrSetIteratorImplneERKS0_">!=</a> <a class="local col3 ref" href="#53SetEnd" title='SetEnd' data-ref="53SetEnd">SetEnd</a>) {</td></tr>
<tr><th id="213">213</th><td>      <a class="local col4 ref" href="#54C" title='C' data-ref="54C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::Priority" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::Priority' data-use='w' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::Priority">Priority</a> = <a class="local col5 ref" href="#45Priority" title='Priority' data-ref="45Priority">Priority</a>;</td></tr>
<tr><th id="214">214</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot; SU(&quot; &lt;&lt; C.SU-&gt;NodeNum &lt;&lt; &apos;)&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#54C" title='C' data-ref="54C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::SU' data-use='r' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>);</td></tr>
<tr><th id="215">215</th><td>    }</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="218">218</th><td>}</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler" title='(anonymous namespace)::GCNMinRegScheduler' data-ref="(anonymousnamespace)::GCNMinRegScheduler">GCNMinRegScheduler</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNMinRegScheduler17releaseSuccessorsEPKN4llvm5SUnitEi" title='(anonymous namespace)::GCNMinRegScheduler::releaseSuccessors' data-type='void (anonymous namespace)::GCNMinRegScheduler::releaseSuccessors(const llvm::SUnit * SU, int Priority)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler17releaseSuccessorsEPKN4llvm5SUnitEi">releaseSuccessors</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col5 decl" id="55SU" title='SU' data-type='const llvm::SUnit *' data-ref="55SU">SU</dfn>, <em>int</em> <dfn class="local col6 decl" id="56Priority" title='Priority' data-type='int' data-ref="56Priority">Priority</dfn>) {</td></tr>
<tr><th id="221">221</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="57S" title='S' data-type='const llvm::SDep &amp;' data-ref="57S">S</dfn> : <a class="local col5 ref" href="#55SU" title='SU' data-ref="55SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="222">222</th><td>    <em>auto</em> <dfn class="local col8 decl" id="58SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="58SuccSU">SuccSU</dfn> = <a class="local col7 ref" href="#57S" title='S' data-ref="57S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="223">223</th><td>    <b>if</b> (<a class="local col7 ref" href="#57S" title='S' data-ref="57S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isWeakEv" title='llvm::SDep::isWeak' data-ref="_ZNK4llvm4SDep6isWeakEv">isWeak</a>())</td></tr>
<tr><th id="224">224</th><td>      <b>continue</b>;</td></tr>
<tr><th id="225">225</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SuccSU-&gt;isBoundaryNode() || getNumPreds(SuccSU) &gt; 0) ? void (0) : __assert_fail (&quot;SuccSU-&gt;isBoundaryNode() || getNumPreds(SuccSU) &gt; 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 225, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#58SuccSU" title='SuccSU' data-ref="58SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>() || <a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNMinRegScheduler11getNumPredsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::getNumPreds' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler11getNumPredsEPKN4llvm5SUnitE">getNumPreds</a>(<a class="local col8 ref" href="#58SuccSU" title='SuccSU' data-ref="58SuccSU">SuccSU</a>) &gt; <var>0</var>);</td></tr>
<tr><th id="226">226</th><td>    <b>if</b> (!<a class="local col8 ref" href="#58SuccSU" title='SuccSU' data-ref="58SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>() &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler11decNumPredsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::decNumPreds' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler11decNumPredsEPKN4llvm5SUnitE">decNumPreds</a>(<a class="local col8 ref" href="#58SuccSU" title='SuccSU' data-ref="58SuccSU">SuccSU</a>) == <var>0</var>)</td></tr>
<tr><th id="227">227</th><td>      <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZN4llvm12simple_ilist10push_frontENS_12ilist_detail20compute_node_optionsIT_JDpT0_EE4type9referenceE" title='llvm::simple_ilist::push_front' data-use='c' data-ref="_ZN4llvm12simple_ilist10push_frontENS_12ilist_detail20compute_node_optionsIT_JDpT0_EE4type9referenceE">push_front</a>(<span class='refarg'>*<b>new</b> (<a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::Alloc" title='(anonymous namespace)::GCNMinRegScheduler::Alloc' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Alloc">Alloc</a>.<a class="tu ref" href="../../../include/llvm/Support/Allocator.h.html#_ZN4llvm24SpecificBumpPtrAllocator8AllocateEm" title='llvm::SpecificBumpPtrAllocator::Allocate' data-use='c' data-ref="_ZN4llvm24SpecificBumpPtrAllocator8AllocateEm">Allocate</a>()) <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler9CandidateC1EPKN4llvm5SUnitEi" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::Candidate' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler9CandidateC1EPKN4llvm5SUnitEi">(</a><a class="local col8 ref" href="#58SuccSU" title='SuccSU' data-ref="58SuccSU">SuccSU</a>, <a class="local col6 ref" href="#56Priority" title='Priority' data-ref="56Priority">Priority</a>)</span>);</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td>}</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt;</td></tr>
<tr><th id="232">232</th><td><a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler" title='(anonymous namespace)::GCNMinRegScheduler' data-ref="(anonymousnamespace)::GCNMinRegScheduler">GCNMinRegScheduler</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118GCNMinRegScheduler8scheduleEN4llvm8ArrayRefIPKNS1_5SUnitEEERKNS1_11ScheduleDAGE" title='(anonymous namespace)::GCNMinRegScheduler::schedule' data-type='std::vector&lt;const SUnit *&gt; (anonymous namespace)::GCNMinRegScheduler::schedule(ArrayRef&lt;const llvm::SUnit *&gt; TopRoots, const llvm::ScheduleDAG &amp; DAG)' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler8scheduleEN4llvm8ArrayRefIPKNS1_5SUnitEEERKNS1_11ScheduleDAGE">schedule</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col9 decl" id="59TopRoots" title='TopRoots' data-type='ArrayRef&lt;const llvm::SUnit *&gt;' data-ref="59TopRoots">TopRoots</dfn>,</td></tr>
<tr><th id="233">233</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> &amp;<dfn class="local col0 decl" id="60DAG" title='DAG' data-type='const llvm::ScheduleDAG &amp;' data-ref="60DAG">DAG</dfn>) {</td></tr>
<tr><th id="234">234</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="61SUnits" title='SUnits' data-type='const std::vector&lt;llvm::SUnit, std::allocator&lt;llvm::SUnit&gt; &gt; &amp;' data-ref="61SUnits">SUnits</dfn> = <a class="local col0 ref" href="#60DAG" title='DAG' data-ref="60DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>;</td></tr>
<tr><th id="235">235</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col2 decl" id="62Schedule" title='Schedule' data-type='std::vector&lt;const SUnit *&gt;' data-ref="62Schedule">Schedule</dfn>;</td></tr>
<tr><th id="236">236</th><td>  <a class="local col2 ref" href="#62Schedule" title='Schedule' data-ref="62Schedule">Schedule</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="local col1 ref" href="#61SUnits" title='SUnits' data-ref="61SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler12initNumPredsERKSt6vectorIN4llvm5SUnitESaIS3_EE" title='(anonymous namespace)::GCNMinRegScheduler::initNumPreds' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler12initNumPredsERKSt6vectorIN4llvm5SUnitESaIS3_EE">initNumPreds</a>(<a class="local col1 ref" href="#61SUnits" title='SUnits' data-ref="61SUnits">SUnits</a>);</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <em>int</em> <dfn class="local col3 decl" id="63StepNo" title='StepNo' data-type='int' data-ref="63StepNo">StepNo</dfn> = <var>0</var>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="64SU" title='SU' data-type='const llvm::SUnit *' data-ref="64SU">SU</dfn> : <a class="local col9 ref" href="#59TopRoots" title='TopRoots' data-ref="59TopRoots">TopRoots</a>) {</td></tr>
<tr><th id="243">243</th><td>    <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZN4llvm12simple_ilist9push_backENS_12ilist_detail20compute_node_optionsIT_JDpT0_EE4type9referenceE" title='llvm::simple_ilist::push_back' data-use='c' data-ref="_ZN4llvm12simple_ilist9push_backENS_12ilist_detail20compute_node_optionsIT_JDpT0_EE4type9referenceE">push_back</a>(<span class='refarg'>*<b>new</b> (<a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::Alloc" title='(anonymous namespace)::GCNMinRegScheduler::Alloc' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Alloc">Alloc</a>.<a class="tu ref" href="../../../include/llvm/Support/Allocator.h.html#_ZN4llvm24SpecificBumpPtrAllocator8AllocateEm" title='llvm::SpecificBumpPtrAllocator::Allocate' data-use='c' data-ref="_ZN4llvm24SpecificBumpPtrAllocator8AllocateEm">Allocate</a>()) <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate" title='(anonymous namespace)::GCNMinRegScheduler::Candidate' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate">Candidate</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler9CandidateC1EPKN4llvm5SUnitEi" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::Candidate' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler9CandidateC1EPKN4llvm5SUnitEi">(</a><a class="local col4 ref" href="#64SU" title='SU' data-ref="64SU">SU</a>, <a class="local col3 ref" href="#63StepNo" title='StepNo' data-ref="63StepNo">StepNo</a>)</span>);</td></tr>
<tr><th id="244">244</th><td>  }</td></tr>
<tr><th id="245">245</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler17releaseSuccessorsEPKN4llvm5SUnitEi" title='(anonymous namespace)::GCNMinRegScheduler::releaseSuccessors' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler17releaseSuccessorsEPKN4llvm5SUnitEi">releaseSuccessors</a>(&amp;<a class="local col0 ref" href="#60DAG" title='DAG' data-ref="60DAG">DAG</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>, <a class="local col3 ref" href="#63StepNo" title='StepNo' data-ref="63StepNo">StepNo</a>);</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZNK4llvm12simple_ilist5emptyEv" title='llvm::simple_ilist::empty' data-use='c' data-ref="_ZNK4llvm12simple_ilist5emptyEv">empty</a>()) {</td></tr>
<tr><th id="248">248</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;\n=== Picking candidate, Step = &quot; &lt;&lt; StepNo &lt;&lt; &quot;\n&quot; &quot;Ready queue:&quot;; for (auto &amp;C : RQ) dbgs() &lt;&lt; &apos; &apos; &lt;&lt; C.SU-&gt;NodeNum &lt;&lt; &quot;(P&quot; &lt;&lt; C.Priority &lt;&lt; &apos;)&apos;; dbgs() &lt;&lt; &apos;\n&apos;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n=== Picking candidate, Step = "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col3 ref" href="#63StepNo" title='StepNo' data-ref="63StepNo">StepNo</a></td></tr>
<tr><th id="249">249</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q></td></tr>
<tr><th id="250">250</th><td>                         <q>"Ready queue:"</q>;</td></tr>
<tr><th id="251">251</th><td>               <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="65C" title='C' data-type='(anonymous namespace)::GCNMinRegScheduler::Candidate &amp;' data-ref="65C">C</dfn></td></tr>
<tr><th id="252">252</th><td>                    : <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="253">253</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#248" title='C' data-ref="65C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::SU' data-use='r' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(P"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#248" title='C' data-ref="65C">C</a>.<a class="tu ref" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::Priority" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::Priority' data-use='r' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::Priority">Priority</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="254">254</th><td>               <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;);</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>    <em>auto</em> <dfn class="local col6 decl" id="66C" title='C' data-type='(anonymous namespace)::GCNMinRegScheduler::Candidate *' data-ref="66C">C</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler13pickCandidateEv" title='(anonymous namespace)::GCNMinRegScheduler::pickCandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler13pickCandidateEv">pickCandidate</a>();</td></tr>
<tr><th id="257">257</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (C) ? void (0) : __assert_fail (&quot;C&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 257, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#66C" title='C' data-ref="66C">C</a>);</td></tr>
<tr><th id="258">258</th><td>    <a class="tu member" href="#(anonymousnamespace)::GCNMinRegScheduler::RQ" title='(anonymous namespace)::GCNMinRegScheduler::RQ' data-use='m' data-ref="(anonymousnamespace)::GCNMinRegScheduler::RQ">RQ</a>.<a class="tu ref" href="../../../include/llvm/ADT/simple_ilist.h.html#_ZN4llvm12simple_ilist6removeENS_12ilist_detail20compute_node_optionsIT_JDpT0_EE4type9referenceE" title='llvm::simple_ilist::remove' data-use='c' data-ref="_ZN4llvm12simple_ilist6removeENS_12ilist_detail20compute_node_optionsIT_JDpT0_EE4type9referenceE">remove</a>(<span class='refarg'>*<a class="local col6 ref" href="#66C" title='C' data-ref="66C">C</a></span>);</td></tr>
<tr><th id="259">259</th><td>    <em>auto</em> <dfn class="local col7 decl" id="67SU" title='SU' data-type='const llvm::SUnit *' data-ref="67SU">SU</dfn> = <a class="local col6 ref" href="#66C" title='C' data-ref="66C">C</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU" title='(anonymous namespace)::GCNMinRegScheduler::Candidate::SU' data-use='r' data-ref="(anonymousnamespace)::GCNMinRegScheduler::Candidate::SU">SU</a>;</td></tr>
<tr><th id="260">260</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-scheduler&quot;)) { dbgs() &lt;&lt; &quot;Selected &quot;; DAG.dumpNode(*SU); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Selected "</q>; <a class="local col0 ref" href="#60DAG" title='DAG' data-ref="60DAG">DAG</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNode' data-ref="_ZNK4llvm11ScheduleDAG8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col7 ref" href="#67SU" title='SU' data-ref="67SU">SU</a>));</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler17releaseSuccessorsEPKN4llvm5SUnitEi" title='(anonymous namespace)::GCNMinRegScheduler::releaseSuccessors' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler17releaseSuccessorsEPKN4llvm5SUnitEi">releaseSuccessors</a>(<a class="local col7 ref" href="#67SU" title='SU' data-ref="67SU">SU</a>, <a class="local col3 ref" href="#63StepNo" title='StepNo' data-ref="63StepNo">StepNo</a>);</td></tr>
<tr><th id="263">263</th><td>    <a class="local col2 ref" href="#62Schedule" title='Schedule' data-ref="62Schedule">Schedule</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col7 ref" href="#67SU" title='SU' data-ref="67SU">SU</a>);</td></tr>
<tr><th id="264">264</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler14setIsScheduledEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::setIsScheduled' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler14setIsScheduledEPKN4llvm5SUnitE">setIsScheduled</a>(<a class="local col7 ref" href="#67SU" title='SU' data-ref="67SU">SU</a>);</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_118GCNMinRegScheduler18getReadySuccessorsEPKN4llvm5SUnitE" title='(anonymous namespace)::GCNMinRegScheduler::getReadySuccessors' data-use='c' data-ref="_ZNK12_GLOBAL__N_118GCNMinRegScheduler18getReadySuccessorsEPKN4llvm5SUnitE">getReadySuccessors</a>(<a class="local col7 ref" href="#67SU" title='SU' data-ref="67SU">SU</a>) == <var>0</var>)</td></tr>
<tr><th id="267">267</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler17bumpPredsPriorityEPKN4llvm5SUnitEi" title='(anonymous namespace)::GCNMinRegScheduler::bumpPredsPriority' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler17bumpPredsPriorityEPKN4llvm5SUnitEi">bumpPredsPriority</a>(<a class="local col7 ref" href="#67SU" title='SU' data-ref="67SU">SU</a>, <a class="local col3 ref" href="#63StepNo" title='StepNo' data-ref="63StepNo">StepNo</a>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>    ++<a class="local col3 ref" href="#63StepNo" title='StepNo' data-ref="63StepNo">StepNo</a>;</td></tr>
<tr><th id="270">270</th><td>  }</td></tr>
<tr><th id="271">271</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SUnits.size() == Schedule.size()) ? void (0) : __assert_fail (&quot;SUnits.size() == Schedule.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp&quot;, 271, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#61SUnits" title='SUnits' data-ref="61SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <a class="local col2 ref" href="#62Schedule" title='Schedule' data-ref="62Schedule">Schedule</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <b>return</b> <a class="local col2 ref" href="#62Schedule" title='Schedule' data-ref="62Schedule">Schedule</a>;</td></tr>
<tr><th id="274">274</th><td>}</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl def" id="_ZN4llvm18makeMinRegScheduleENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE" title='llvm::makeMinRegSchedule' data-ref="_ZN4llvm18makeMinRegScheduleENS_8ArrayRefIPKNS_5SUnitEEERKNS_11ScheduleDAGE">makeMinRegSchedule</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col8 decl" id="68TopRoots" title='TopRoots' data-type='ArrayRef&lt;const llvm::SUnit *&gt;' data-ref="68TopRoots">TopRoots</dfn>,</td></tr>
<tr><th id="279">279</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> &amp;<dfn class="local col9 decl" id="69DAG" title='DAG' data-type='const llvm::ScheduleDAG &amp;' data-ref="69DAG">DAG</dfn>) {</td></tr>
<tr><th id="280">280</th><td>  <a class="tu type" href="#(anonymousnamespace)::GCNMinRegScheduler" title='(anonymous namespace)::GCNMinRegScheduler' data-ref="(anonymousnamespace)::GCNMinRegScheduler">GCNMinRegScheduler</a> <a class="tu ref fake" href="#29" title='(anonymous namespace)::GCNMinRegScheduler::GCNMinRegScheduler' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegSchedulerC1Ev"></a><dfn class="local col0 decl" id="70S" title='S' data-type='(anonymous namespace)::GCNMinRegScheduler' data-ref="70S">S</dfn>;</td></tr>
<tr><th id="281">281</th><td>  <b>return</b> <a class="local col0 ref" href="#70S" title='S' data-ref="70S">S</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_118GCNMinRegScheduler8scheduleEN4llvm8ArrayRefIPKNS1_5SUnitEEERKNS1_11ScheduleDAGE" title='(anonymous namespace)::GCNMinRegScheduler::schedule' data-use='c' data-ref="_ZN12_GLOBAL__N_118GCNMinRegScheduler8scheduleEN4llvm8ArrayRefIPKNS1_5SUnitEEERKNS1_11ScheduleDAGE">schedule</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;const llvm::SUnit *&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIPKNS_5SUnitEEC1ERKS4_"></a><a class="local col8 ref" href="#68TopRoots" title='TopRoots' data-ref="68TopRoots">TopRoots</a>, <a class="local col9 ref" href="#69DAG" title='DAG' data-ref="69DAG">DAG</a>);</td></tr>
<tr><th id="282">282</th><td>}</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="285">285</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
