# Verilog-code-example

#Hello world on Verilog language/Example

module main;
  initial 
    begin
      $display("Hello world!");
      $finish;
    end
endmodule

#Two simple triggers connected in series on Verilog language 2001

module toplevel
(input clock,
 input reset,
 input d,
 output reg flop2
);
 
 reg flop1;
 always @ (posedge reset, posedge clock)
 if (reset)
   {flop1,flop2} <= 2'b00;
 else
   begin
     flop1 <= d;
     flop2 <= flop1;
   end
endmodule //toplevel
