 
****************************************
Report : qor
Design : FPM_final
Version: U-2022.12-SP7
Date   : Thu Dec 28 23:36:34 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.04
  Critical Path Slack:           4.92
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        636
  Leaf Cell Count:               2264
  Buf/Inv Cell Count:             224
  Buf Cell Count:                  17
  Inv Cell Count:                 207
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2168
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3962.070009
  Noncombinational Area:   434.111984
  Buf/Inv Area:            123.690001
  Total Buffer Area:            13.57
  Total Inverter Area:         110.12
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              4396.181993
  Design Area:            4396.181993


  Design Rules
  -----------------------------------
  Total Number of Nets:          2854
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.36
  Logic Optimization:                  0.44
  Mapping Optimization:                0.84
  -----------------------------------------
  Overall Compile Time:                4.31
  Overall Compile Wall Clock Time:     4.57

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
