verilog xil_defaultlib --include "E:/downloads/.xinstall/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/ec67/hdl" --include "../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/434f/hdl" --include "../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_mult_constant_0_0/drivers/mult_constant_v1_0/src" --include "../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/6b2b/hdl" --include "../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_xbar_0/sim/acc_designed_CNN_xbar_0.v" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_xbar_1/sim/acc_designed_CNN_xbar_1.v" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_axis_switch_0_0/sim/acc_designed_CNN_axis_switch_0_0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/dc6c/hdl/verilog/mult_constant.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/dc6c/hdl/verilog/mult_constant_AXILiteS_s_axi.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_mult_constant_0_0/sim/acc_designed_CNN_mult_constant_0_0.v" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_processing_system7_0_0/sim/acc_designed_CNN_processing_system7_0_0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/838b/hdl/verilog/simple_sum.v" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_simple_sum_0_0/sim/acc_designed_CNN_simple_sum_0_0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/a565/hdl/verilog/stream_mult.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/a565/hdl/verilog/stream_mult_mul_32s_32s_32_6.v" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_stream_mult_0_0/sim/acc_designed_CNN_stream_mult_0_0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_MASTER.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_500u_10u_s.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_fifo_w32_d2_S.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_fifo_w32_d50_A.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_flow_control_loop_pipe_sequential_init.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_hls_deadlock_detection_unit.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_hls_deadlock_idx0_monitor.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_hls_deadlock_idx1_monitor.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_hls_deadlock_idx4_monitor.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_4ns_6ns_9_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_5ns_7ns_11_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_7ns_9ns_15_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_8ns_10ns_17_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_8s_8s_16_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_9ns_11ns_19_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_12s_7ns_12_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_31ns_32ns_63_2_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32ns_8ns_39_2_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32ns_11ns_42_2_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32ns_31ns_63_2_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32ns_32ns_64_2_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_12ns_32_2_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_15ns_32_2_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_mul_32s_32s_32_2_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_regslice_both.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_8_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_9_2_32_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_23_4_8_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_sparsemux_25_4_32_1_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_AXI_DMA_MASTER_U0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_FC_1u_500u_10u_U0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_FC_1u_800u_500u_U0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_pool_2u_20u_24u_U0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_pool_2u_50u_8u_U0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_25u_20u_U0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_start_for_SMM_1u_500u_50u_U0.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_5ns_4ns_3_9_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_7ns_5ns_4_11_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper_urem_9ns_5ns_4_13_1.v" \
"../../../../ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ipshared/d4b3/hdl/verilog/LeNet_wrapper.v" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_LeNet_wrapper_0_0/sim/acc_designed_CNN_LeNet_wrapper_0_0.v" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/sim/acc_designed_CNN_auto_us_0.v" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/sim/acc_designed_CNN_auto_us_1.v" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_auto_pc_0/sim/acc_designed_CNN_auto_pc_0.v" \
"../../../bd/acc_designed_CNN/ip/acc_designed_CNN_auto_pc_1/sim/acc_designed_CNN_auto_pc_1.v" \
"../../../bd/acc_designed_CNN/sim/acc_designed_CNN.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
