 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="synthesis-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">top_syn (synthesis)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#compilerReport1" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#compilerReport10" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#mapperReport21" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#mapperReport22" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#mapperReport33" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#timingReport34" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#performanceSummary35" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#clockRelationships36" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#interfaceInfo37" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#clockReport38" target="srrFrame" title="">Clock: top|SYS_CLK</a>  
<ul  >
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#startingSlack39" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#endingSlack40" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#worstPaths41" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_dsp_rpt_txt.htm" target="srrFrame" title="">DSP Report (21:58 21-Apr)</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_ram_rpt_txt.htm" target="srrFrame" title="">RAM Report (21:58 21-Apr)</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_fanout_rpt_txt.htm" target="srrFrame" title="">Fanout Report (21:58 21-Apr)</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_srr.htm#resourceUsage42" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_cck_rpt.tgl" target="srrFrame" title="">Constraint Checker Report (21:58 21-Apr)</a>  
<ul  >
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_cck_rpt.htm#UnconstrainedStartEndPointsCCK43" target="srrFrame" title="">Unconstrained Start/End Points</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_cck_rpt.htm#InapplicableconstraintsCCK44" target="srrFrame" title="">Inapplicable constraints</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_cck_rpt.htm#ApplicableConstraintsWithIssuesCCK45" target="srrFrame" title="">Applicable constraints with issues</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_cck_rpt.htm#ConstraintsWithMatchingWildcardExpressionsCCK46" target="srrFrame" title="">Constraints with matching wildcard expressions</a>  </li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\top_cck_rpt.htm#LibraryReportCCK47" target="srrFrame" title="">Library Report</a>  </li></ul></li>
<li><a href="file:///C:\repo\jabil2025\dmd\P1060973_FPGA\synthesis\syntmp\rpt_top_areasrr.htm" target="srrFrame" title="">Hierarchical Area Report(top) (21:58 21-Apr)</a>  </li></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("synthesis-menu")</script>

  </body>
 </html>