

================================================================
== Vivado HLS Report for 'pynq_filters_CvtColor_1'
================================================================
* Date:           Thu Nov 28 03:42:33 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  310081|  310081|  310081|  310081|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  310080|  310080|       646|          -|          -|   480|    no    |
        | + loop_width  |     643|     643|         5|          1|          1|   640|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	8  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_9 [1/1] 0.00ns
ap_fixed_base.exit25.i.i:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
ap_fixed_base.exit25.i.i:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
ap_fixed_base.exit25.i.i:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
ap_fixed_base.exit25.i.i:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 1.57ns
ap_fixed_base.exit25.i.i:4  br label %0


 <State 2>: 3.40ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %ap_fixed_base.exit25.i.i ], [ %i_1, %3 ]

ST_2: exitcond2 [1/1] 2.03ns
:1  %exitcond2 = icmp eq i9 %i, -32

ST_2: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)

ST_2: i_1 [1/1] 1.84ns
:3  %i_1 = add i9 %i, 1

ST_2: stg_18 [1/1] 0.00ns
:4  br i1 %exitcond2, label %4, label %1

ST_2: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_2: stg_21 [1/1] 1.57ns
:2  br label %2

ST_2: stg_22 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.07ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i10 [ 0, %1 ], [ %j_1, %"operator>>.exit_ifconv" ]

ST_3: exitcond [1/1] 2.07ns
:1  %exitcond = icmp eq i10 %j, -384

ST_3: stg_25 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_3: j_1 [1/1] 1.84ns
:3  %j_1 = add i10 %j, 1

ST_3: stg_27 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %"operator>>.exit_ifconv"


 <State 4>: 4.38ns
ST_4: tmp_74 [1/1] 0.00ns
operator>>.exit_ifconv:3  %tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1867)

ST_4: stg_29 [1/1] 0.00ns
operator>>.exit_ifconv:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_132 [1/1] 4.38ns
operator>>.exit_ifconv:5  %tmp_132 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

ST_4: tmp_133 [1/1] 4.38ns
operator>>.exit_ifconv:6  %tmp_133 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

ST_4: tmp_134 [1/1] 4.38ns
operator>>.exit_ifconv:7  %tmp_134 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit_ifconv:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1867, i32 %tmp_74)


 <State 5>: 6.38ns
ST_5: OP2_V_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:9  %OP2_V_i_cast = zext i8 %tmp_132 to i29

ST_5: r_V_i [1/1] 6.38ns
operator>>.exit_ifconv:10  %r_V_i = mul i29 %OP2_V_i_cast, 1254096


 <State 6>: 9.40ns
ST_6: OP2_V_1_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:11  %OP2_V_1_i_cast = zext i8 %tmp_133 to i30

ST_6: r_V_3_i [1/1] 3.36ns
operator>>.exit_ifconv:12  %r_V_3_i = mul i30 %OP2_V_1_i_cast, 2462056

ST_6: OP2_V_2_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:13  %OP2_V_2_i_cast = zext i8 %tmp_134 to i28

ST_6: r_V [1/1] 3.36ns
operator>>.exit_ifconv:14  %r_V = mul i28 %OP2_V_2_i_cast, 478150

ST_6: tmp_2_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:15  %tmp_2_i_cast = zext i28 %r_V to i29

ST_6: p_Val2_21 [1/1] 3.02ns
operator>>.exit_ifconv:16  %p_Val2_21 = add i29 %r_V_i, %tmp_2_i_cast

ST_6: tmp_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:17  %tmp_i_cast = zext i29 %p_Val2_21 to i30

ST_6: r_V_1 [1/1] 3.02ns
operator>>.exit_ifconv:18  %r_V_1 = add i30 %r_V_3_i, %tmp_i_cast

ST_6: p_Val2_23 [1/1] 0.00ns
operator>>.exit_ifconv:19  %p_Val2_23 = call i8 @_ssdm_op_PartSelect.i8.i30.i32.i32(i30 %r_V_1, i32 22, i32 29)

ST_6: tmp_128 [1/1] 0.00ns
operator>>.exit_ifconv:20  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 21)


 <State 7>: 7.46ns
ST_7: stg_46 [1/1] 0.00ns
operator>>.exit_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_7: tmp_s [1/1] 0.00ns
operator>>.exit_ifconv:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_7: stg_48 [1/1] 0.00ns
operator>>.exit_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: tmp_7_i_i_i [1/1] 0.00ns
operator>>.exit_ifconv:21  %tmp_7_i_i_i = zext i1 %tmp_128 to i8

ST_7: tmp_129 [1/1] 0.00ns (grouped into LUT with out node p_Val2_s)
operator>>.exit_ifconv:22  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 29)

ST_7: p_Val2_24 [1/1] 1.72ns
operator>>.exit_ifconv:23  %p_Val2_24 = add i8 %p_Val2_23, %tmp_7_i_i_i

ST_7: tmp_130 [1/1] 0.00ns (grouped into LUT with out node p_Val2_s)
operator>>.exit_ifconv:24  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_24, i32 7)

ST_7: p_Result_2_i_i_i_not [1/1] 0.00ns (grouped into LUT with out node p_Val2_s)
operator>>.exit_ifconv:25  %p_Result_2_i_i_i_not = xor i1 %tmp_129, true

ST_7: not_carry [1/1] 0.00ns (grouped into LUT with out node p_Val2_s)
operator>>.exit_ifconv:26  %not_carry = or i1 %tmp_130, %p_Result_2_i_i_i_not

ST_7: p_Val2_s [1/1] 1.37ns (out node of the LUT)
operator>>.exit_ifconv:27  %p_Val2_s = select i1 %not_carry, i8 %p_Val2_24, i8 -1

ST_7: tmp_75 [1/1] 0.00ns
operator>>.exit_ifconv:28  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1861)

ST_7: stg_57 [1/1] 0.00ns
operator>>.exit_ifconv:29  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_58 [1/1] 4.38ns
operator>>.exit_ifconv:30  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)

ST_7: empty_149 [1/1] 0.00ns
operator>>.exit_ifconv:31  %empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1861, i32 %tmp_75)

ST_7: empty_150 [1/1] 0.00ns
operator>>.exit_ifconv:32  %empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_s)

ST_7: stg_61 [1/1] 0.00ns
operator>>.exit_ifconv:33  br label %2


 <State 8>: 0.00ns
ST_8: empty_151 [1/1] 0.00ns
:0  %empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp)

ST_8: stg_63 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9                (specinterface    ) [ 000000000]
stg_10               (specinterface    ) [ 000000000]
stg_11               (specinterface    ) [ 000000000]
stg_12               (specinterface    ) [ 000000000]
stg_13               (br               ) [ 011111111]
i                    (phi              ) [ 001000000]
exitcond2            (icmp             ) [ 001111111]
stg_16               (speclooptripcount) [ 000000000]
i_1                  (add              ) [ 011111111]
stg_18               (br               ) [ 000000000]
stg_19               (specloopname     ) [ 000000000]
tmp                  (specregionbegin  ) [ 000111111]
stg_21               (br               ) [ 001111111]
stg_22               (ret              ) [ 000000000]
j                    (phi              ) [ 000100000]
exitcond             (icmp             ) [ 001111111]
stg_25               (speclooptripcount) [ 000000000]
j_1                  (add              ) [ 001111111]
stg_27               (br               ) [ 000000000]
tmp_74               (specregionbegin  ) [ 000000000]
stg_29               (specprotocol     ) [ 000000000]
tmp_132              (read             ) [ 000101000]
tmp_133              (read             ) [ 000101100]
tmp_134              (read             ) [ 000101100]
empty                (specregionend    ) [ 000000000]
OP2_V_i_cast         (zext             ) [ 000000000]
r_V_i                (mul              ) [ 000100100]
OP2_V_1_i_cast       (zext             ) [ 000000000]
r_V_3_i              (mul              ) [ 000000000]
OP2_V_2_i_cast       (zext             ) [ 000000000]
r_V                  (mul              ) [ 000000000]
tmp_2_i_cast         (zext             ) [ 000000000]
p_Val2_21            (add              ) [ 000000000]
tmp_i_cast           (zext             ) [ 000000000]
r_V_1                (add              ) [ 000100010]
p_Val2_23            (partselect       ) [ 000100010]
tmp_128              (bitselect        ) [ 000100010]
stg_46               (specloopname     ) [ 000000000]
tmp_s                (specregionbegin  ) [ 000000000]
stg_48               (specpipeline     ) [ 000000000]
tmp_7_i_i_i          (zext             ) [ 000000000]
tmp_129              (bitselect        ) [ 000000000]
p_Val2_24            (add              ) [ 000000000]
tmp_130              (bitselect        ) [ 000000000]
p_Result_2_i_i_i_not (xor              ) [ 000000000]
not_carry            (or               ) [ 000000000]
p_Val2_s             (select           ) [ 000000000]
tmp_75               (specregionbegin  ) [ 000000000]
stg_57               (specprotocol     ) [ 000000000]
stg_58               (write            ) [ 000000000]
empty_149            (specregionend    ) [ 000000000]
empty_150            (specregionend    ) [ 000000000]
stg_61               (br               ) [ 001111111]
empty_151            (specregionend    ) [ 000000000]
stg_63               (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1867"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1861"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_132_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_132/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_133_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_133/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_134_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_134/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="stg_58_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_58/7 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="1"/>
<pin id="117" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="j_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="1"/>
<pin id="128" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="10" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="exitcond2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="0" index="1" bw="6" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="exitcond_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="j_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="OP2_V_i_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_i_cast/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="OP2_V_1_i_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="2"/>
<pin id="166" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_i_cast/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="OP2_V_2_i_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="2"/>
<pin id="169" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_i_cast/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_i_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="29" slack="0"/>
<pin id="172" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Val2_23_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="30" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="0" index="3" bw="6" slack="0"/>
<pin id="178" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_23/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_128_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="30" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_128/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_7_i_i_i_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i_i/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_129_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="30" slack="1"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_129/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_Val2_24_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_24/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_130_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_130/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_Result_2_i_i_i_not_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_2_i_i_i_not/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="not_carry_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Val2_s_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="233" class="1007" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="20" slack="0"/>
<pin id="236" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V/6 tmp_2_i_cast/6 p_Val2_21/6 "/>
</bind>
</comp>

<comp id="241" class="1007" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="23" slack="0"/>
<pin id="244" dir="0" index="2" bw="29" slack="0"/>
<pin id="245" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_3_i/6 r_V_1/6 "/>
</bind>
</comp>

<comp id="251" class="1007" name="r_V_i_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="22" slack="0"/>
<pin id="254" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_i/5 "/>
</bind>
</comp>

<comp id="257" class="1005" name="exitcond2_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="exitcond_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="270" class="1005" name="j_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_132_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_132 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_133_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="2"/>
<pin id="282" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_133 "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_134_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="2"/>
<pin id="287" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_134 "/>
</bind>
</comp>

<comp id="290" class="1005" name="r_V_i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="29" slack="1"/>
<pin id="292" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_i "/>
</bind>
</comp>

<comp id="295" class="1005" name="r_V_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="30" slack="1"/>
<pin id="297" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_Val2_23_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_128_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="88" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="119" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="119" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="130" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="130" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="179"><net_src comp="60" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="68" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="197"><net_src comp="66" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="64" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="189" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="78" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="80" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="192" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="82" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="204" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="199" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="84" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="238"><net_src comp="167" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="246"><net_src comp="164" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="170" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="250"><net_src comp="241" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="255"><net_src comp="161" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="137" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="143" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="269"><net_src comp="149" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="155" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="278"><net_src comp="90" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="283"><net_src comp="96" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="288"><net_src comp="102" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="293"><net_src comp="251" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="298"><net_src comp="241" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="303"><net_src comp="173" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="308"><net_src comp="182" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="189" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {7 }
 - Input state : 
	Port: pynq_filters_CvtColor.1 : p_src_data_stream_0_V | {4 }
	Port: pynq_filters_CvtColor.1 : p_src_data_stream_1_V | {4 }
	Port: pynq_filters_CvtColor.1 : p_src_data_stream_2_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		stg_18 : 2
	State 3
		exitcond : 1
		j_1 : 1
		stg_27 : 2
	State 4
		empty : 1
	State 5
		r_V_i : 1
	State 6
		r_V_3_i : 1
		r_V : 1
		tmp_2_i_cast : 2
		p_Val2_21 : 3
		tmp_i_cast : 4
		r_V_1 : 5
		p_Val2_23 : 6
		tmp_128 : 6
	State 7
		p_Val2_24 : 1
		tmp_130 : 2
		p_Result_2_i_i_i_not : 1
		not_carry : 3
		p_Val2_s : 3
		stg_58 : 4
		empty_149 : 1
		empty_150 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_1_fu_143         |    0    |    0    |    9    |
|    add   |          j_1_fu_155         |    0    |    0    |    10   |
|          |       p_Val2_24_fu_199      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|  select  |       p_Val2_s_fu_224       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       exitcond2_fu_137      |    0    |    0    |    3    |
|          |       exitcond_fu_149       |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_233         |    1    |    0    |    0    |
|          |          grp_fu_241         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | p_Result_2_i_i_i_not_fu_212 |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |       not_carry_fu_218      |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         r_V_i_fu_251        |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_132_read_fu_90     |    0    |    0    |    0    |
|   read   |      tmp_133_read_fu_96     |    0    |    0    |    0    |
|          |     tmp_134_read_fu_102     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |     stg_58_write_fu_108     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     OP2_V_i_cast_fu_161     |    0    |    0    |    0    |
|          |    OP2_V_1_i_cast_fu_164    |    0    |    0    |    0    |
|   zext   |    OP2_V_2_i_cast_fu_167    |    0    |    0    |    0    |
|          |      tmp_i_cast_fu_170      |    0    |    0    |    0    |
|          |      tmp_7_i_i_i_fu_189     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       p_Val2_23_fu_173      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_128_fu_182       |    0    |    0    |    0    |
| bitselect|        tmp_129_fu_192       |    0    |    0    |    0    |
|          |        tmp_130_fu_204       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |    44   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|exitcond2_reg_257|    1   |
| exitcond_reg_266|    1   |
|   i_1_reg_261   |    9   |
|    i_reg_115    |    9   |
|   j_1_reg_270   |   10   |
|    j_reg_126    |   10   |
|p_Val2_23_reg_300|    8   |
|  r_V_1_reg_295  |   30   |
|  r_V_i_reg_290  |   29   |
| tmp_128_reg_305 |    1   |
| tmp_132_reg_275 |    8   |
| tmp_133_reg_280 |    8   |
| tmp_134_reg_285 |    8   |
+-----------------+--------+
|      Total      |   132  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_233 |  p0  |   2  |   8  |   16   ||    8    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   16   ||  1.571  ||    8    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    8   |
|  Register |    -   |    -   |   132  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   132  |   52   |
+-----------+--------+--------+--------+--------+
