0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Joshua/Documents/Ecen248/lab_8/lab_8.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Joshua/Documents/Ecen248/lab_8/lab_8.srcs/sources_1/new/clock_divider.v,1635461565,verilog,,,,clock_divider,,,,,,,,
