<profile>

<section name = "Vitis HLS Report for 'writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_s'" level="0">
<item name = "Date">Thu Jan 27 12:48:26 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">fft2DKernel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_58">writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 636, 1732, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 74, -</column>
<column name="Register">-, -, 69, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_58">writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3, 0, 0, 636, 1732, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 0</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fftOutStrm_read">9, 2, 1, 2</column>
<column name="m_axi_gmem_AWVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem_BREADY">9, 2, 1, 2</column>
<column name="m_axi_gmem_WVALID">9, 2, 1, 2</column>
<column name="n_images_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="n_images_read_reg_81">32, 0, 32, 0</column>
<column name="tmp_1_reg_86">32, 0, 37, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0&gt; &gt;, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0&gt; &gt;, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0&gt; &gt;, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0&gt; &gt;, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0&gt; &gt;, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0&gt; &gt;, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0&gt; &gt;, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt; &gt;, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0&gt; &gt;, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt; &gt;, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0&gt; &gt;, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt; &gt;, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0&gt; &gt;, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt; &gt;, return value</column>
<column name="fftOutStrm_dout">in, 512, ap_fifo, fftOutStrm, pointer</column>
<column name="fftOutStrm_empty_n">in, 1, ap_fifo, fftOutStrm, pointer</column>
<column name="fftOutStrm_read">out, 1, ap_fifo, fftOutStrm, pointer</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="p_read">in, 64, ap_none, p_read, scalar</column>
<column name="n_images_dout">in, 32, ap_fifo, n_images, pointer</column>
<column name="n_images_empty_n">in, 1, ap_fifo, n_images, pointer</column>
<column name="n_images_read">out, 1, ap_fifo, n_images, pointer</column>
</table>
</item>
</section>
</profile>
