{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 21:14:29 2016 " "Info: Processing started: Fri May 20 21:14:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HWProject -c HWProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HWProject -c HWProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[0\]\$latch " "Warning: Node \"selected\[0\]\$latch\" is a latch" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[1\]\$latch " "Warning: Node \"selected\[1\]\$latch\" is a latch" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[2\]\$latch " "Warning: Node \"selected\[2\]\$latch\" is a latch" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[3\]\$latch " "Warning: Node \"selected\[3\]\$latch\" is a latch" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "selected\[4\]\$latch " "Warning: Node \"selected\[4\]\$latch\" is a latch" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "select\[2\] " "Info: Assuming node \"select\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "select\[0\] " "Info: Assuming node \"select\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "select\[1\] " "Info: Assuming node \"select\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux5~0 " "Info: Detected gated clock \"Mux5~0\" as buffer" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "selected\[2\]\$latch select\[1\] select\[2\] 7.134 ns register " "Info: tsu for register \"selected\[2\]\$latch\" (data pin = \"select\[1\]\", clock pin = \"select\[2\]\") is 7.134 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.364 ns + Longest pin register " "Info: + Longest pin to register delay is 11.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns select\[1\] 1 CLK PIN_H16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_H16; Fanout = 8; CLK Node = 'select\[1\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[1] } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.726 ns) + CELL(0.319 ns) 6.878 ns Mux0~1 2 COMB LCCOMB_X48_Y50_N8 7 " "Info: 2: + IC(5.726 ns) + CELL(0.319 ns) = 6.878 ns; Loc. = LCCOMB_X48_Y50_N8; Fanout = 7; COMB Node = 'Mux0~1'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "6.045 ns" { select[1] Mux0~1 } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.521 ns) 7.736 ns Mux2~0 3 COMB LCCOMB_X48_Y50_N10 1 " "Info: 3: + IC(0.337 ns) + CELL(0.521 ns) = 7.736 ns; Loc. = LCCOMB_X48_Y50_N10; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { Mux0~1 Mux2~0 } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.545 ns) 8.846 ns Mux2~1 4 COMB LCCOMB_X49_Y50_N8 1 " "Info: 4: + IC(0.565 ns) + CELL(0.545 ns) = 8.846 ns; Loc. = LCCOMB_X49_Y50_N8; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { Mux2~0 Mux2~1 } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.319 ns) 9.752 ns Mux2~2 5 COMB LCCOMB_X48_Y50_N24 1 " "Info: 5: + IC(0.587 ns) + CELL(0.319 ns) = 9.752 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Mux2~1 Mux2~2 } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.521 ns) 11.364 ns selected\[2\]\$latch 6 REG LCCOMB_X41_Y50_N8 1 " "Info: 6: + IC(1.091 ns) + CELL(0.521 ns) = 11.364 ns; Loc. = LCCOMB_X41_Y50_N8; Fanout = 1; REG Node = 'selected\[2\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { Mux2~2 selected[2]$latch } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.058 ns ( 26.91 % ) " "Info: Total cell delay = 3.058 ns ( 26.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.306 ns ( 73.09 % ) " "Info: Total interconnect delay = 8.306 ns ( 73.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "11.364 ns" { select[1] Mux0~1 Mux2~0 Mux2~1 Mux2~2 selected[2]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "11.364 ns" { select[1] {} select[1]~combout {} Mux0~1 {} Mux2~0 {} Mux2~1 {} Mux2~2 {} selected[2]$latch {} } { 0.000ns 0.000ns 5.726ns 0.337ns 0.565ns 0.587ns 1.091ns } { 0.000ns 0.833ns 0.319ns 0.521ns 0.545ns 0.319ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.801 ns + " "Info: + Micro setup delay of destination is 0.801 ns" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "select\[2\] destination 5.031 ns - Shortest register " "Info: - Shortest clock path from clock \"select\[2\]\" to destination register is 5.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns select\[2\] 1 CLK PIN_B16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_B16; Fanout = 2; CLK Node = 'select\[2\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[2] } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.178 ns) 2.333 ns Mux5~0 2 COMB LCCOMB_X48_Y50_N16 1 " "Info: 2: + IC(1.292 ns) + CELL(0.178 ns) = 2.333 ns; Loc. = LCCOMB_X48_Y50_N16; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { select[2] Mux5~0 } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.000 ns) 3.141 ns Mux5~0clkctrl 3 COMB CLKCTRL_G11 5 " "Info: 3: + IC(0.808 ns) + CELL(0.000 ns) = 3.141 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'Mux5~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Mux5~0 Mux5~0clkctrl } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.178 ns) 5.031 ns selected\[2\]\$latch 4 REG LCCOMB_X41_Y50_N8 1 " "Info: 4: + IC(1.712 ns) + CELL(0.178 ns) = 5.031 ns; Loc. = LCCOMB_X41_Y50_N8; Fanout = 1; REG Node = 'selected\[2\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { Mux5~0clkctrl selected[2]$latch } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 24.23 % ) " "Info: Total cell delay = 1.219 ns ( 24.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.812 ns ( 75.77 % ) " "Info: Total interconnect delay = 3.812 ns ( 75.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.031 ns" { select[2] Mux5~0 Mux5~0clkctrl selected[2]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.031 ns" { select[2] {} select[2]~combout {} Mux5~0 {} Mux5~0clkctrl {} selected[2]$latch {} } { 0.000ns 0.000ns 1.292ns 0.808ns 1.712ns } { 0.000ns 0.863ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "11.364 ns" { select[1] Mux0~1 Mux2~0 Mux2~1 Mux2~2 selected[2]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "11.364 ns" { select[1] {} select[1]~combout {} Mux0~1 {} Mux2~0 {} Mux2~1 {} Mux2~2 {} selected[2]$latch {} } { 0.000ns 0.000ns 5.726ns 0.337ns 0.565ns 0.587ns 1.091ns } { 0.000ns 0.833ns 0.319ns 0.521ns 0.545ns 0.319ns 0.521ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.031 ns" { select[2] Mux5~0 Mux5~0clkctrl selected[2]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.031 ns" { select[2] {} select[2]~combout {} Mux5~0 {} Mux5~0clkctrl {} selected[2]$latch {} } { 0.000ns 0.000ns 1.292ns 0.808ns 1.712ns } { 0.000ns 0.863ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "select\[1\] selected\[4\] selected\[4\]\$latch 9.903 ns register " "Info: tco from clock \"select\[1\]\" to destination pin \"selected\[4\]\" through register \"selected\[4\]\$latch\" is 9.903 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "select\[1\] source 5.647 ns + Longest register " "Info: + Longest clock path from clock \"select\[1\]\" to source register is 5.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns select\[1\] 1 CLK PIN_H16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_H16; Fanout = 8; CLK Node = 'select\[1\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[1] } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.545 ns) 2.823 ns Mux5~0 2 COMB LCCOMB_X48_Y50_N16 1 " "Info: 2: + IC(1.445 ns) + CELL(0.545 ns) = 2.823 ns; Loc. = LCCOMB_X48_Y50_N16; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { select[1] Mux5~0 } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.000 ns) 3.631 ns Mux5~0clkctrl 3 COMB CLKCTRL_G11 5 " "Info: 3: + IC(0.808 ns) + CELL(0.000 ns) = 3.631 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'Mux5~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Mux5~0 Mux5~0clkctrl } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.322 ns) 5.647 ns selected\[4\]\$latch 4 REG LCCOMB_X51_Y50_N0 1 " "Info: 4: + IC(1.694 ns) + CELL(0.322 ns) = 5.647 ns; Loc. = LCCOMB_X51_Y50_N0; Fanout = 1; REG Node = 'selected\[4\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { Mux5~0clkctrl selected[4]$latch } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 30.10 % ) " "Info: Total cell delay = 1.700 ns ( 30.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.947 ns ( 69.90 % ) " "Info: Total interconnect delay = 3.947 ns ( 69.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.647 ns" { select[1] Mux5~0 Mux5~0clkctrl selected[4]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.647 ns" { select[1] {} select[1]~combout {} Mux5~0 {} Mux5~0clkctrl {} selected[4]$latch {} } { 0.000ns 0.000ns 1.445ns 0.808ns 1.694ns } { 0.000ns 0.833ns 0.545ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.256 ns + Longest register pin " "Info: + Longest register to pin delay is 4.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns selected\[4\]\$latch 1 REG LCCOMB_X51_Y50_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X51_Y50_N0; Fanout = 1; REG Node = 'selected\[4\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected[4]$latch } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(3.006 ns) 4.256 ns selected\[4\] 2 PIN PIN_C18 0 " "Info: 2: + IC(1.250 ns) + CELL(3.006 ns) = 4.256 ns; Loc. = PIN_C18; Fanout = 0; PIN Node = 'selected\[4\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.256 ns" { selected[4]$latch selected[4] } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 70.63 % ) " "Info: Total cell delay = 3.006 ns ( 70.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.250 ns ( 29.37 % ) " "Info: Total interconnect delay = 1.250 ns ( 29.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.256 ns" { selected[4]$latch selected[4] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.256 ns" { selected[4]$latch {} selected[4] {} } { 0.000ns 1.250ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.647 ns" { select[1] Mux5~0 Mux5~0clkctrl selected[4]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.647 ns" { select[1] {} select[1]~combout {} Mux5~0 {} Mux5~0clkctrl {} selected[4]$latch {} } { 0.000ns 0.000ns 1.445ns 0.808ns 1.694ns } { 0.000ns 0.833ns 0.545ns 0.000ns 0.322ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.256 ns" { selected[4]$latch selected[4] } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.256 ns" { selected[4]$latch {} selected[4] {} } { 0.000ns 1.250ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "selected\[0\]\$latch in3\[0\] select\[1\] 1.511 ns register " "Info: th for register \"selected\[0\]\$latch\" (data pin = \"in3\[0\]\", clock pin = \"select\[1\]\") is 1.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "select\[1\] destination 5.520 ns + Longest register " "Info: + Longest clock path from clock \"select\[1\]\" to destination register is 5.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns select\[1\] 1 CLK PIN_H16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_H16; Fanout = 8; CLK Node = 'select\[1\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[1] } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.545 ns) 2.823 ns Mux5~0 2 COMB LCCOMB_X48_Y50_N16 1 " "Info: 2: + IC(1.445 ns) + CELL(0.545 ns) = 2.823 ns; Loc. = LCCOMB_X48_Y50_N16; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { select[1] Mux5~0 } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.000 ns) 3.631 ns Mux5~0clkctrl 3 COMB CLKCTRL_G11 5 " "Info: 3: + IC(0.808 ns) + CELL(0.000 ns) = 3.631 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'Mux5~0clkctrl'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Mux5~0 Mux5~0clkctrl } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.178 ns) 5.520 ns selected\[0\]\$latch 4 REG LCCOMB_X40_Y50_N24 1 " "Info: 4: + IC(1.711 ns) + CELL(0.178 ns) = 5.520 ns; Loc. = LCCOMB_X40_Y50_N24; Fanout = 1; REG Node = 'selected\[0\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { Mux5~0clkctrl selected[0]$latch } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.556 ns ( 28.19 % ) " "Info: Total cell delay = 1.556 ns ( 28.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.964 ns ( 71.81 % ) " "Info: Total interconnect delay = 3.964 ns ( 71.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.520 ns" { select[1] Mux5~0 Mux5~0clkctrl selected[0]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.520 ns" { select[1] {} select[1]~combout {} Mux5~0 {} Mux5~0clkctrl {} selected[0]$latch {} } { 0.000ns 0.000ns 1.445ns 0.808ns 1.711ns } { 0.000ns 0.833ns 0.545ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.009 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns in3\[0\] 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'in3\[0\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { in3[0] } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.544 ns) 2.356 ns Mux0~4 2 COMB LCCOMB_X48_Y50_N4 1 " "Info: 2: + IC(0.816 ns) + CELL(0.544 ns) = 2.356 ns; Loc. = LCCOMB_X48_Y50_N4; Fanout = 1; COMB Node = 'Mux0~4'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { in3[0] Mux0~4 } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.545 ns) 4.009 ns selected\[0\]\$latch 3 REG LCCOMB_X40_Y50_N24 1 " "Info: 3: + IC(1.108 ns) + CELL(0.545 ns) = 4.009 ns; Loc. = LCCOMB_X40_Y50_N24; Fanout = 1; REG Node = 'selected\[0\]\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { Mux0~4 selected[0]$latch } "NODE_NAME" } } { "Mux5_5.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux5_5.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.085 ns ( 52.01 % ) " "Info: Total cell delay = 2.085 ns ( 52.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 47.99 % ) " "Info: Total interconnect delay = 1.924 ns ( 47.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.009 ns" { in3[0] Mux0~4 selected[0]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.009 ns" { in3[0] {} in3[0]~combout {} Mux0~4 {} selected[0]$latch {} } { 0.000ns 0.000ns 0.816ns 1.108ns } { 0.000ns 0.996ns 0.544ns 0.545ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.520 ns" { select[1] Mux5~0 Mux5~0clkctrl selected[0]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.520 ns" { select[1] {} select[1]~combout {} Mux5~0 {} Mux5~0clkctrl {} selected[0]$latch {} } { 0.000ns 0.000ns 1.445ns 0.808ns 1.711ns } { 0.000ns 0.833ns 0.545ns 0.000ns 0.178ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.009 ns" { in3[0] Mux0~4 selected[0]$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.009 ns" { in3[0] {} in3[0]~combout {} Mux0~4 {} selected[0]$latch {} } { 0.000ns 0.000ns 0.816ns 1.108ns } { 0.000ns 0.996ns 0.544ns 0.545ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 21:14:30 2016 " "Info: Processing ended: Fri May 20 21:14:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
