// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/02/2019 00:32:02"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	r,
	clk,
	address_b,
	data_b,
	wren_b,
	q_b,
	C,
	Z,
	t_op_out,
	t_op_ld,
	t_op1_out,
	t_op1_ld,
	t_op2_out,
	t_op2_ld,
	t_Aa,
	t_Da,
	t_mem,
	t_Wa,
	t_count_PC,
	t_sel_PC,
	t_count_SP,
	t_push_pop,
	t_sel_SP,
	t_OP_sel,
	t_AB_Reg,
	t_AB_RegX,
	t_W_wr,
	t_sel_MUX_ABCD,
	t_sel_MUX_ABCD_IN,
	t_sel_MUX_Da,
	t_sel_MUX_ULA,
	t_sel_MUX_MEM);
input 	r;
input 	clk;
input 	[7:0] address_b;
input 	[7:0] data_b;
input 	wren_b;
output 	[7:0] q_b;
output 	C;
output 	Z;
output 	[7:0] t_op_out;
output 	t_op_ld;
output 	[7:0] t_op1_out;
output 	t_op1_ld;
output 	[7:0] t_op2_out;
output 	t_op2_ld;
output 	[7:0] t_Aa;
output 	[7:0] t_Da;
output 	[7:0] t_mem;
output 	t_Wa;
output 	t_count_PC;
output 	[1:0] t_sel_PC;
output 	t_count_SP;
output 	t_push_pop;
output 	[1:0] t_sel_SP;
output 	[3:0] t_OP_sel;
output 	[1:0] t_AB_Reg;
output 	[1:0] t_AB_RegX;
output 	t_W_wr;
output 	[1:0] t_sel_MUX_ABCD;
output 	[1:0] t_sel_MUX_ABCD_IN;
output 	[1:0] t_sel_MUX_Da;
output 	[1:0] t_sel_MUX_ULA;
output 	[2:0] t_sel_MUX_MEM;

// Design Ports Information
// wren_b	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// q_b[0]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q_b[1]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q_b[2]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q_b[3]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q_b[4]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q_b[5]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q_b[6]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q_b[7]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// C	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Z	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op_out[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op_out[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op_out[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op_out[3]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op_out[4]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op_out[5]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op_out[6]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op_out[7]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op_ld	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op1_out[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op1_out[1]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op1_out[2]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op1_out[3]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op1_out[4]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op1_out[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op1_out[6]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op1_out[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op1_ld	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op2_out[0]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op2_out[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op2_out[2]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op2_out[3]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op2_out[4]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op2_out[5]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op2_out[6]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op2_out[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_op2_ld	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Aa[0]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Aa[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Aa[2]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Aa[3]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Aa[4]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Aa[5]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Aa[6]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Aa[7]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Da[0]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Da[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Da[2]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Da[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Da[4]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Da[5]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Da[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Da[7]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_mem[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_mem[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_mem[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_mem[3]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_mem[4]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_mem[5]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_mem[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_mem[7]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_Wa	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_count_PC	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_PC[0]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_PC[1]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_count_SP	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_push_pop	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_SP[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_SP[1]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_OP_sel[0]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_OP_sel[1]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_OP_sel[2]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_OP_sel[3]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_AB_Reg[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_AB_Reg[1]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_AB_RegX[0]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_AB_RegX[1]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_W_wr	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_MUX_ABCD[0]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_MUX_ABCD[1]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_MUX_ABCD_IN[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_MUX_ABCD_IN[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_MUX_Da[0]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_MUX_Da[1]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_MUX_ULA[0]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_MUX_ULA[1]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_MUX_MEM[0]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_MUX_MEM[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// t_sel_MUX_MEM[2]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_b[0]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_b[0]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_b[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_b[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_b[3]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_b[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_b[5]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_b[6]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// address_b[7]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_b[1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_b[2]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_b[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_b[4]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_b[5]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_b[6]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_b[7]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// r	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ;
wire \DPTH|ProCnt|PC_reg|DOUT[4]~16_combout ;
wire \ctr|WideOr6~2_combout ;
wire \ctr|Selector5~1_combout ;
wire \ctr|Selector7~0_combout ;
wire \DPTH|ABCD|data[3][6]~regout ;
wire \DPTH|ABCD|data[1][3]~regout ;
wire \DPTH|ABCD|data[0][1]~regout ;
wire \DPTH|ABCD|data[3][1]~regout ;
wire \DPTH|ABCD|Mux6~0_combout ;
wire \DPTH|ABCD|Mux6~1_combout ;
wire \DPTH|ABCD|data[0][0]~regout ;
wire \DPTH|ABCD|data[3][0]~regout ;
wire \ctr|process_1~7_combout ;
wire \ctr|y_present.OPR_2~regout ;
wire \ctr|y_present.JMP~regout ;
wire \ctr|y_present.OPR_1~regout ;
wire \ctr|process_1~17_combout ;
wire \ctr|process_1~21_combout ;
wire \ctr|y_next.CMP~15_combout ;
wire \ctr|y_next.JMP~0_combout ;
wire \ctr|process_1~23_combout ;
wire \ctr|y_present.OPR2~clkctrl_outclk ;
wire \ctr|y_present.search~clkctrl_outclk ;
wire \DPTH|ABCD|data[0][0]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \DPTH|ProCnt|PC_reg|DOUT[0]~8_combout ;
wire \r~combout ;
wire \r~clkctrl_outclk ;
wire \ctr|y_present.search2~regout ;
wire \ctr|y_present.decoding~regout ;
wire \DPTH|ProCnt|PC_reg|DOUT[0]~9 ;
wire \DPTH|ProCnt|PC_reg|DOUT[1]~10_combout ;
wire \DPTH|ProCnt|PC_reg|DOUT[1]~11 ;
wire \DPTH|ProCnt|PC_reg|DOUT[2]~12_combout ;
wire \DPTH|ABCD|data[2][2]~feeder_combout ;
wire \DPTH|ProCnt|PC_reg|DOUT[2]~13 ;
wire \DPTH|ProCnt|PC_reg|DOUT[3]~14_combout ;
wire \ctr|WideOr6~3_combout ;
wire \DPTH|ProCnt|PC_reg|DOUT[3]~15 ;
wire \DPTH|ProCnt|PC_reg|DOUT[4]~17 ;
wire \DPTH|ProCnt|PC_reg|DOUT[5]~19 ;
wire \DPTH|ProCnt|PC_reg|DOUT[6]~20_combout ;
wire \ctr|Equal0~0_combout ;
wire \ctr|Equal9~0_combout ;
wire \ctr|Selector6~0_combout ;
wire \DPTH|ABCD|data[2][6]~feeder_combout ;
wire \DPTH|ABCD|data[2][6]~regout ;
wire \ctr|Selector7~1_combout ;
wire \DPTH|ABCD|Decoder0~0_combout ;
wire \DPTH|ABCD|data[1][6]~regout ;
wire \DPTH|ABCD|Mux9~0_combout ;
wire \DPTH|ABCD|Mux9~1_combout ;
wire \ctr|Selector9~0_combout ;
wire \DPTH|MUX_ABCD_IN|result[6]~3_combout ;
wire \DPTH|MUX_ABCD_IN|result[6]~4_combout ;
wire \DPTH|ABCD|Decoder0~2_combout ;
wire \DPTH|ABCD|data[0][6]~regout ;
wire \DPTH|ABCD|Mux1~0_combout ;
wire \DPTH|ABCD|Mux1~1_combout ;
wire \DPTH|MUX_MEM|result[6]~13_combout ;
wire \DPTH|MUX_MEM|result[6]~14_combout ;
wire \DPTH|ProCnt|PC_reg|DOUT[6]~21 ;
wire \DPTH|ProCnt|PC_reg|DOUT[7]~22_combout ;
wire \DPTH|ABCD|Decoder0~3_combout ;
wire \DPTH|ABCD|data[3][7]~regout ;
wire \DPTH|ABCD|data[2][7]~regout ;
wire \DPTH|ABCD|data[0][7]~feeder_combout ;
wire \DPTH|ABCD|data[0][7]~regout ;
wire \DPTH|ABCD|Mux8~0_combout ;
wire \DPTH|ABCD|Mux8~1_combout ;
wire \ctr|process_1~3_combout ;
wire \ctr|Equal8~0_combout ;
wire \DPTH|MUX_ABCD_IN|result[7]~0_combout ;
wire \DPTH|MUX_ABCD_IN|result[1]~13_combout ;
wire \DPTH|MUX_ABCD_IN|result[1]~14_combout ;
wire \DPTH|ABCD|data[1][1]~feeder_combout ;
wire \DPTH|ABCD|data[1][1]~regout ;
wire \DPTH|ABCD|data[2][1]~regout ;
wire \DPTH|ABCD|Mux14~0_combout ;
wire \DPTH|ABCD|Mux14~1_combout ;
wire \DPTH|MUX_ABCD_IN|result[3]~9_combout ;
wire \DPTH|MUX_ABCD_IN|result[3]~10_combout ;
wire \DPTH|ABCD|data[3][3]~regout ;
wire \DPTH|ABCD|data[2][3]~regout ;
wire \DPTH|ABCD|Mux12~0_combout ;
wire \DPTH|ABCD|Mux12~1_combout ;
wire \DPTH|MUX_ABCD_IN|result[4]~7_combout ;
wire \DPTH|MUX_ABCD_IN|result[4]~8_combout ;
wire \DPTH|ABCD|data[3][4]~regout ;
wire \DPTH|ABCD|data[0][4]~regout ;
wire \DPTH|ABCD|Mux11~0_combout ;
wire \DPTH|ABCD|Mux11~1_combout ;
wire \DPTH|MUX_ABCD_IN|result[5]~5_combout ;
wire \DPTH|MUX_ABCD_IN|result[5]~6_combout ;
wire \DPTH|ABCD|data[3][5]~regout ;
wire \DPTH|ABCD|data[1][5]~feeder_combout ;
wire \DPTH|ABCD|data[1][5]~regout ;
wire \DPTH|ABCD|data[0][5]~feeder_combout ;
wire \DPTH|ABCD|data[0][5]~regout ;
wire \DPTH|ABCD|data[2][5]~regout ;
wire \DPTH|ABCD|Mux10~0_combout ;
wire \DPTH|ABCD|Mux10~1_combout ;
wire \DPTH|MUX_ABCD_IN|result[7]~1_combout ;
wire \DPTH|MUX_ABCD_IN|result[7]~2_combout ;
wire \DPTH|ABCD|data[1][7]~feeder_combout ;
wire \DPTH|ABCD|data[1][7]~regout ;
wire \DPTH|ABCD|Mux0~0_combout ;
wire \DPTH|ABCD|Mux0~1_combout ;
wire \DPTH|MUX_MEM|result[7]~15_combout ;
wire \DPTH|MUX_MEM|result[7]~16_combout ;
wire \DPTH|MUX_MEM|result[5]~11_combout ;
wire \DPTH|ProCnt|PC_reg|DOUT[5]~18_combout ;
wire \DPTH|MUX_MEM|result[5]~12_combout ;
wire \ctr|Equal6~0_combout ;
wire \DPTH|MUX_MEM|result[4]~9_combout ;
wire \DPTH|MUX_MEM|result[4]~10_combout ;
wire \ctr|AB_Reg~0_combout ;
wire \ctr|AB_Reg~1_combout ;
wire \ctr|Selector5~0_combout ;
wire \ctr|Selector5~2_combout ;
wire \DPTH|ABCD|data[0][3]~regout ;
wire \DPTH|ABCD|Mux4~0_combout ;
wire \DPTH|ABCD|Mux4~1_combout ;
wire \DPTH|MUX_MEM|result[3]~7_combout ;
wire \DPTH|MUX_MEM|result[3]~8_combout ;
wire \ctr|process_1~14_combout ;
wire \ctr|process_1~12_combout ;
wire \ctr|process_1~13_combout ;
wire \ctr|Equal0~2_combout ;
wire \ctr|process_1~10_combout ;
wire \ctr|process_1~11_combout ;
wire \ctr|Selector1~0_combout ;
wire \ctr|Selector1~1_combout ;
wire \ctr|Equal0~1_combout ;
wire \ctr|process_1~4_combout ;
wire \ctr|Equal5~2_combout ;
wire \ctr|process_1~6_combout ;
wire \ctr|process_1~5_combout ;
wire \ctr|process_1~8_combout ;
wire \ctr|process_1~9_combout ;
wire \ctr|Selector1~2_combout ;
wire \ctr|y_present.OPR2~regout ;
wire \ctr|Selector3~0_combout ;
wire \ctr|y_present.EXE~regout ;
wire \ctr|process_1~15_combout ;
wire \ctr|y_next.MOV~0_combout ;
wire \ctr|y_present.MOV~regout ;
wire \ctr|y_present.MOV2~regout ;
wire \ctr|AB_Reg~2_combout ;
wire \ctr|AB_Reg~3_combout ;
wire \ctr|Selector10~0_combout ;
wire \ctr|Selector4~0_combout ;
wire \ctr|Selector4~1_combout ;
wire \DPTH|ABCD|Decoder0~1_combout ;
wire \DPTH|ABCD|data[2][2]~regout ;
wire \DPTH|ABCD|data[1][2]~feeder_combout ;
wire \DPTH|ABCD|data[1][2]~regout ;
wire \DPTH|ABCD|Mux13~0_combout ;
wire \DPTH|ABCD|Mux13~1_combout ;
wire \DPTH|MUX_ABCD_IN|result[2]~11_combout ;
wire \DPTH|MUX_ABCD_IN|result[2]~12_combout ;
wire \DPTH|ABCD|data[3][2]~regout ;
wire \DPTH|ABCD|data[0][2]~regout ;
wire \DPTH|ABCD|Mux5~0_combout ;
wire \DPTH|ABCD|Mux5~1_combout ;
wire \DPTH|MUX_MEM|result[2]~5_combout ;
wire \DPTH|MUX_MEM|result[2]~6_combout ;
wire \ctr|Equal7~0_combout ;
wire \ctr|Equal7~1_combout ;
wire \DPTH|MUX_MEM|result[0]~1_combout ;
wire \DPTH|MUX_MEM|result[1]~3_combout ;
wire \DPTH|MUX_MEM|result[1]~4_combout ;
wire \ctr|Equal1~0_combout ;
wire \ctr|Equal1~1_combout ;
wire \ctr|y_next.RET~0_combout ;
wire \ctr|y_present.RET~regout ;
wire \ctr|process_1~20_combout ;
wire \ctr|process_1~22_combout ;
wire \ctr|process_1~18_combout ;
wire \ctr|process_1~19_combout ;
wire \ctr|Selector2~0_combout ;
wire \ctr|Selector2~1_combout ;
wire \ctr|y_present.ERRO~regout ;
wire \ctr|process_1~16_combout ;
wire \ctr|y_next.INC~0_combout ;
wire \ctr|y_present.INC~regout ;
wire \ctr|y_next.ADD~0_combout ;
wire \ctr|y_present.ADD~regout ;
wire \ctr|y_next.CMP~3_combout ;
wire \ctr|y_next.CMP~16_combout ;
wire \ctr|y_present.CMP~regout ;
wire \ctr|y_next.start~0_combout ;
wire \ctr|y_next.start~combout ;
wire \ctr|y_present.start~regout ;
wire \ctr|y_present.search~0_combout ;
wire \ctr|y_present.search~regout ;
wire \ctr|WideOr5~0_combout ;
wire \DPTH|ABCD|data[1][0]~regout ;
wire \DPTH|ABCD|Mux7~0_combout ;
wire \DPTH|ABCD|Mux7~1_combout ;
wire \DPTH|MUX_MEM|result[0]~0_combout ;
wire \DPTH|MUX_MEM|result[0]~2_combout ;
wire \ctr|process_1~2_combout ;
wire \ctr|Equal5~3_combout ;
wire \ctr|Selector8~0_combout ;
wire \DPTH|MUX_ABCD_IN|result[0]~15_combout ;
wire \DPTH|MUX_ABCD_IN|result[0]~16_combout ;
wire \DPTH|ABCD|data[2][0]~feeder_combout ;
wire \DPTH|ABCD|data[2][0]~regout ;
wire \DPTH|ABCD|Mux15~0_combout ;
wire \DPTH|ABCD|Mux15~1_combout ;
wire \DPTH|ABCD|Mux2~0_combout ;
wire \DPTH|ABCD|Mux2~1_combout ;
wire \DPTH|ABCD|data[2][4]~feeder_combout ;
wire \DPTH|ABCD|data[2][4]~regout ;
wire \DPTH|ABCD|data[1][4]~regout ;
wire \DPTH|ABCD|Mux3~0_combout ;
wire \DPTH|ABCD|Mux3~1_combout ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~1 ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~3 ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~5 ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~7 ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~9 ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~11 ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~13 ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~15 ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ;
wire \DPTH|LULA|Equal13~1_combout ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ;
wire \DPTH|LULA|Equal13~0_combout ;
wire \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ;
wire \DPTH|LULA|Equal13~2_combout ;
wire \ctr|y_next.OPR~0_combout ;
wire \ctr|y_present.OPR~regout ;
wire \ctr|y_present.OPR~clkctrl_outclk ;
wire \DPTH|op1|DOUT[2]~feeder_combout ;
wire \DPTH|op1|DOUT[3]~feeder_combout ;
wire \DPTH|op1|DOUT[4]~feeder_combout ;
wire \DPTH|op1|DOUT[6]~feeder_combout ;
wire \DPTH|op1|DOUT[7]~feeder_combout ;
wire \ctr|Selector10~1_combout ;
wire \ctr|sel_MUX_MEM[0]~0_combout ;
wire [7:0] \DPTH|op|DOUT ;
wire [7:0] \DPTH|op1|DOUT ;
wire [7:0] \DPTH|op2|DOUT ;
wire [7:0] \ram1|altsyncram_component|auto_generated|q_b ;
wire [7:0] \ram1|altsyncram_component|auto_generated|q_a ;
wire [7:0] \DPTH|ProCnt|PC_reg|DOUT ;
wire [7:0] \DPTH|ABCD|BRy ;
wire [7:0] \DPTH|ABCD|BRx ;
wire [7:0] \address_b~combout ;
wire [7:0] \data_b~combout ;

wire [7:0] \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \ram1|altsyncram_component|auto_generated|q_a [0] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram1|altsyncram_component|auto_generated|q_a [1] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram1|altsyncram_component|auto_generated|q_a [2] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram1|altsyncram_component|auto_generated|q_a [3] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram1|altsyncram_component|auto_generated|q_a [4] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram1|altsyncram_component|auto_generated|q_a [5] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram1|altsyncram_component|auto_generated|q_a [6] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram1|altsyncram_component|auto_generated|q_a [7] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ram1|altsyncram_component|auto_generated|q_b [0] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram1|altsyncram_component|auto_generated|q_b [1] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram1|altsyncram_component|auto_generated|q_b [2] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram1|altsyncram_component|auto_generated|q_b [3] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ram1|altsyncram_component|auto_generated|q_b [4] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ram1|altsyncram_component|auto_generated|q_b [5] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ram1|altsyncram_component|auto_generated|q_b [6] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ram1|altsyncram_component|auto_generated|q_b [7] = \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: LCCOMB_X33_Y33_N12
cycloneii_lcell_comb \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~2 (
// Equation(s):
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  = (\DPTH|ABCD|BRy [1] & ((\DPTH|ABCD|BRx [1] & (\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~1  & VCC)) # (!\DPTH|ABCD|BRx [1] & 
// (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~1 )))) # (!\DPTH|ABCD|BRy [1] & ((\DPTH|ABCD|BRx [1] & (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~1 )) # (!\DPTH|ABCD|BRx [1] & 
// ((\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~1 ) # (GND)))))
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~3  = CARRY((\DPTH|ABCD|BRy [1] & (!\DPTH|ABCD|BRx [1] & !\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~1 )) # (!\DPTH|ABCD|BRy [1] & 
// ((!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~1 ) # (!\DPTH|ABCD|BRx [1]))))

	.dataa(\DPTH|ABCD|BRy [1]),
	.datab(\DPTH|ABCD|BRx [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~1 ),
	.combout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.cout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y33_N11
cycloneii_lcell_ff \DPTH|ProCnt|PC_reg|DOUT[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ProCnt|PC_reg|DOUT[4]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctr|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ProCnt|PC_reg|DOUT [4]));

// Location: LCCOMB_X21_Y33_N10
cycloneii_lcell_comb \DPTH|ProCnt|PC_reg|DOUT[4]~16 (
// Equation(s):
// \DPTH|ProCnt|PC_reg|DOUT[4]~16_combout  = (\DPTH|ProCnt|PC_reg|DOUT [4] & (\DPTH|ProCnt|PC_reg|DOUT[3]~15  $ (GND))) # (!\DPTH|ProCnt|PC_reg|DOUT [4] & (!\DPTH|ProCnt|PC_reg|DOUT[3]~15  & VCC))
// \DPTH|ProCnt|PC_reg|DOUT[4]~17  = CARRY((\DPTH|ProCnt|PC_reg|DOUT [4] & !\DPTH|ProCnt|PC_reg|DOUT[3]~15 ))

	.dataa(\DPTH|ProCnt|PC_reg|DOUT [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|ProCnt|PC_reg|DOUT[3]~15 ),
	.combout(\DPTH|ProCnt|PC_reg|DOUT[4]~16_combout ),
	.cout(\DPTH|ProCnt|PC_reg|DOUT[4]~17 ));
// synopsys translate_off
defparam \DPTH|ProCnt|PC_reg|DOUT[4]~16 .lut_mask = 16'hA50A;
defparam \DPTH|ProCnt|PC_reg|DOUT[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y33_N27
cycloneii_lcell_ff \DPTH|ABCD|BRy[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRy [1]));

// Location: LCCOMB_X24_Y33_N26
cycloneii_lcell_comb \ctr|WideOr6~2 (
// Equation(s):
// \ctr|WideOr6~2_combout  = (!\ctr|y_present.MOV~regout  & !\ctr|y_present.MOV2~regout )

	.dataa(\ctr|y_present.MOV~regout ),
	.datab(\ctr|y_present.MOV2~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctr|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|WideOr6~2 .lut_mask = 16'h1111;
defparam \ctr|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N10
cycloneii_lcell_comb \ctr|Selector5~1 (
// Equation(s):
// \ctr|Selector5~1_combout  = (\ctr|y_present.MOV~regout  & \ctr|AB_Reg~1_combout )

	.dataa(vcc),
	.datab(\ctr|y_present.MOV~regout ),
	.datac(\ctr|AB_Reg~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctr|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector5~1 .lut_mask = 16'hC0C0;
defparam \ctr|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N8
cycloneii_lcell_comb \ctr|Selector7~0 (
// Equation(s):
// \ctr|Selector7~0_combout  = (\ctr|Equal5~2_combout  & (\ctr|process_1~3_combout  & (!\ctr|WideOr6~2_combout  & \ctr|process_1~2_combout )))

	.dataa(\ctr|Equal5~2_combout ),
	.datab(\ctr|process_1~3_combout ),
	.datac(\ctr|WideOr6~2_combout ),
	.datad(\ctr|process_1~2_combout ),
	.cin(gnd),
	.combout(\ctr|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector7~0 .lut_mask = 16'h0800;
defparam \ctr|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N21
cycloneii_lcell_ff \DPTH|ABCD|data[3][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|MUX_ABCD_IN|result[6]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[3][6]~regout ));

// Location: LCFF_X29_Y33_N19
cycloneii_lcell_ff \DPTH|ABCD|data[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[3]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[1][3]~regout ));

// Location: LCFF_X30_Y33_N31
cycloneii_lcell_ff \DPTH|ABCD|data[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[1]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[0][1]~regout ));

// Location: LCFF_X29_Y33_N3
cycloneii_lcell_ff \DPTH|ABCD|data[3][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|MUX_ABCD_IN|result[1]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[3][1]~regout ));

// Location: LCCOMB_X32_Y33_N0
cycloneii_lcell_comb \DPTH|ABCD|Mux6~0 (
// Equation(s):
// \DPTH|ABCD|Mux6~0_combout  = (\ctr|Selector4~1_combout  & (((\DPTH|ABCD|data[2][1]~regout ) # (\ctr|Selector5~2_combout )))) # (!\ctr|Selector4~1_combout  & (\DPTH|ABCD|data[0][1]~regout  & ((!\ctr|Selector5~2_combout ))))

	.dataa(\DPTH|ABCD|data[0][1]~regout ),
	.datab(\DPTH|ABCD|data[2][1]~regout ),
	.datac(\ctr|Selector4~1_combout ),
	.datad(\ctr|Selector5~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux6~0 .lut_mask = 16'hF0CA;
defparam \DPTH|ABCD|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N26
cycloneii_lcell_comb \DPTH|ABCD|Mux6~1 (
// Equation(s):
// \DPTH|ABCD|Mux6~1_combout  = (\ctr|Selector5~2_combout  & ((\DPTH|ABCD|Mux6~0_combout  & ((\DPTH|ABCD|data[3][1]~regout ))) # (!\DPTH|ABCD|Mux6~0_combout  & (\DPTH|ABCD|data[1][1]~regout )))) # (!\ctr|Selector5~2_combout  & (((\DPTH|ABCD|Mux6~0_combout 
// ))))

	.dataa(\DPTH|ABCD|data[1][1]~regout ),
	.datab(\ctr|Selector5~2_combout ),
	.datac(\DPTH|ABCD|data[3][1]~regout ),
	.datad(\DPTH|ABCD|Mux6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux6~1 .lut_mask = 16'hF388;
defparam \DPTH|ABCD|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N11
cycloneii_lcell_ff \DPTH|ABCD|data[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|data[0][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[0][0]~regout ));

// Location: LCFF_X29_Y33_N7
cycloneii_lcell_ff \DPTH|ABCD|data[3][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|MUX_ABCD_IN|result[0]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[3][0]~regout ));

// Location: LCCOMB_X23_Y33_N4
cycloneii_lcell_comb \ctr|process_1~7 (
// Equation(s):
// \ctr|process_1~7_combout  = (\DPTH|op|DOUT [1] & (((\DPTH|op|DOUT [2])))) # (!\DPTH|op|DOUT [1] & ((\DPTH|op|DOUT [4]) # ((!\DPTH|op|DOUT [6]))))

	.dataa(\DPTH|op|DOUT [1]),
	.datab(\DPTH|op|DOUT [4]),
	.datac(\DPTH|op|DOUT [6]),
	.datad(\DPTH|op|DOUT [2]),
	.cin(gnd),
	.combout(\ctr|process_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~7 .lut_mask = 16'hEF45;
defparam \ctr|process_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N11
cycloneii_lcell_ff \ctr|y_present.OPR_2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctr|y_present.OPR_1~regout ),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.OPR_2~regout ));

// Location: LCFF_X21_Y33_N25
cycloneii_lcell_ff \ctr|y_present.JMP (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|y_next.JMP~0_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.JMP~regout ));

// Location: LCFF_X28_Y33_N15
cycloneii_lcell_ff \ctr|y_present.OPR_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctr|y_present.OPR~regout ),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.OPR_1~regout ));

// Location: LCCOMB_X23_Y33_N30
cycloneii_lcell_comb \ctr|process_1~17 (
// Equation(s):
// \ctr|process_1~17_combout  = (\DPTH|op|DOUT [2]) # ((\DPTH|op|DOUT [3]) # ((!\DPTH|op|DOUT [1]) # (!\DPTH|op|DOUT [4])))

	.dataa(\DPTH|op|DOUT [2]),
	.datab(\DPTH|op|DOUT [3]),
	.datac(\DPTH|op|DOUT [4]),
	.datad(\DPTH|op|DOUT [1]),
	.cin(gnd),
	.combout(\ctr|process_1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~17 .lut_mask = 16'hEFFF;
defparam \ctr|process_1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N20
cycloneii_lcell_comb \ctr|process_1~21 (
// Equation(s):
// \ctr|process_1~21_combout  = (\DPTH|op|DOUT [4] & (((\DPTH|op|DOUT [5])))) # (!\DPTH|op|DOUT [4] & (\DPTH|op|DOUT [3] & ((\DPTH|op|DOUT [2]))))

	.dataa(\DPTH|op|DOUT [4]),
	.datab(\DPTH|op|DOUT [3]),
	.datac(\DPTH|op|DOUT [5]),
	.datad(\DPTH|op|DOUT [2]),
	.cin(gnd),
	.combout(\ctr|process_1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~21 .lut_mask = 16'hE4A0;
defparam \ctr|process_1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N6
cycloneii_lcell_comb \ctr|y_next.CMP~15 (
// Equation(s):
// \ctr|y_next.CMP~15_combout  = (\ctr|y_present.EXE~regout  & (!\ctr|process_1~16_combout  & ((\ctr|process_1~17_combout ) # (!\ctr|process_1~2_combout ))))

	.dataa(\ctr|y_present.EXE~regout ),
	.datab(\ctr|process_1~17_combout ),
	.datac(\ctr|process_1~2_combout ),
	.datad(\ctr|process_1~16_combout ),
	.cin(gnd),
	.combout(\ctr|y_next.CMP~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_next.CMP~15 .lut_mask = 16'h008A;
defparam \ctr|y_next.CMP~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N24
cycloneii_lcell_comb \ctr|y_next.JMP~0 (
// Equation(s):
// \ctr|y_next.JMP~0_combout  = (\ctr|y_next.CMP~15_combout  & (!\ctr|process_1~15_combout  & (!\ctr|process_1~22_combout  & !\ctr|process_1~19_combout )))

	.dataa(\ctr|y_next.CMP~15_combout ),
	.datab(\ctr|process_1~15_combout ),
	.datac(\ctr|process_1~22_combout ),
	.datad(\ctr|process_1~19_combout ),
	.cin(gnd),
	.combout(\ctr|y_next.JMP~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_next.JMP~0 .lut_mask = 16'h0002;
defparam \ctr|y_next.JMP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N16
cycloneii_lcell_comb \ctr|process_1~23 (
// Equation(s):
// \ctr|process_1~23_combout  = (\DPTH|op|DOUT [7]) # ((\DPTH|op|DOUT [6]) # ((\DPTH|op|DOUT [5]) # (\ctr|process_1~17_combout )))

	.dataa(\DPTH|op|DOUT [7]),
	.datab(\DPTH|op|DOUT [6]),
	.datac(\DPTH|op|DOUT [5]),
	.datad(\ctr|process_1~17_combout ),
	.cin(gnd),
	.combout(\ctr|process_1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~23 .lut_mask = 16'hFFFE;
defparam \ctr|process_1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \ctr|y_present.OPR2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ctr|y_present.OPR2~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctr|y_present.OPR2~clkctrl_outclk ));
// synopsys translate_off
defparam \ctr|y_present.OPR2~clkctrl .clock_type = "global clock";
defparam \ctr|y_present.OPR2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \ctr|y_present.search~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ctr|y_present.search~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctr|y_present.search~clkctrl_outclk ));
// synopsys translate_off
defparam \ctr|y_present.search~clkctrl .clock_type = "global clock";
defparam \ctr|y_present.search~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N10
cycloneii_lcell_comb \DPTH|ABCD|data[0][0]~feeder (
// Equation(s):
// \DPTH|ABCD|data[0][0]~feeder_combout  = \DPTH|MUX_ABCD_IN|result[0]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|MUX_ABCD_IN|result[0]~16_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|data[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|data[0][0]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|ABCD|data[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N2
cycloneii_lcell_comb \DPTH|ProCnt|PC_reg|DOUT[0]~8 (
// Equation(s):
// \DPTH|ProCnt|PC_reg|DOUT[0]~8_combout  = \DPTH|ProCnt|PC_reg|DOUT [0] $ (VCC)
// \DPTH|ProCnt|PC_reg|DOUT[0]~9  = CARRY(\DPTH|ProCnt|PC_reg|DOUT [0])

	.dataa(vcc),
	.datab(\DPTH|ProCnt|PC_reg|DOUT [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DPTH|ProCnt|PC_reg|DOUT[0]~8_combout ),
	.cout(\DPTH|ProCnt|PC_reg|DOUT[0]~9 ));
// synopsys translate_off
defparam \DPTH|ProCnt|PC_reg|DOUT[0]~8 .lut_mask = 16'h33CC;
defparam \DPTH|ProCnt|PC_reg|DOUT[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \r~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\r~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r));
// synopsys translate_off
defparam \r~I .input_async_reset = "none";
defparam \r~I .input_power_up = "low";
defparam \r~I .input_register_mode = "none";
defparam \r~I .input_sync_reset = "none";
defparam \r~I .oe_async_reset = "none";
defparam \r~I .oe_power_up = "low";
defparam \r~I .oe_register_mode = "none";
defparam \r~I .oe_sync_reset = "none";
defparam \r~I .operation_mode = "input";
defparam \r~I .output_async_reset = "none";
defparam \r~I .output_power_up = "low";
defparam \r~I .output_register_mode = "none";
defparam \r~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \r~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\r~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\r~clkctrl_outclk ));
// synopsys translate_off
defparam \r~clkctrl .clock_type = "global clock";
defparam \r~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X28_Y33_N27
cycloneii_lcell_ff \ctr|y_present.search2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctr|y_present.search~regout ),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.search2~regout ));

// Location: LCFF_X28_Y33_N7
cycloneii_lcell_ff \ctr|y_present.decoding (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctr|y_present.search2~regout ),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.decoding~regout ));

// Location: LCCOMB_X21_Y33_N4
cycloneii_lcell_comb \DPTH|ProCnt|PC_reg|DOUT[1]~10 (
// Equation(s):
// \DPTH|ProCnt|PC_reg|DOUT[1]~10_combout  = (\DPTH|ProCnt|PC_reg|DOUT [1] & (!\DPTH|ProCnt|PC_reg|DOUT[0]~9 )) # (!\DPTH|ProCnt|PC_reg|DOUT [1] & ((\DPTH|ProCnt|PC_reg|DOUT[0]~9 ) # (GND)))
// \DPTH|ProCnt|PC_reg|DOUT[1]~11  = CARRY((!\DPTH|ProCnt|PC_reg|DOUT[0]~9 ) # (!\DPTH|ProCnt|PC_reg|DOUT [1]))

	.dataa(vcc),
	.datab(\DPTH|ProCnt|PC_reg|DOUT [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|ProCnt|PC_reg|DOUT[0]~9 ),
	.combout(\DPTH|ProCnt|PC_reg|DOUT[1]~10_combout ),
	.cout(\DPTH|ProCnt|PC_reg|DOUT[1]~11 ));
// synopsys translate_off
defparam \DPTH|ProCnt|PC_reg|DOUT[1]~10 .lut_mask = 16'h3C3F;
defparam \DPTH|ProCnt|PC_reg|DOUT[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y33_N5
cycloneii_lcell_ff \DPTH|ProCnt|PC_reg|DOUT[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ProCnt|PC_reg|DOUT[1]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctr|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ProCnt|PC_reg|DOUT [1]));

// Location: LCCOMB_X21_Y33_N6
cycloneii_lcell_comb \DPTH|ProCnt|PC_reg|DOUT[2]~12 (
// Equation(s):
// \DPTH|ProCnt|PC_reg|DOUT[2]~12_combout  = (\DPTH|ProCnt|PC_reg|DOUT [2] & (\DPTH|ProCnt|PC_reg|DOUT[1]~11  $ (GND))) # (!\DPTH|ProCnt|PC_reg|DOUT [2] & (!\DPTH|ProCnt|PC_reg|DOUT[1]~11  & VCC))
// \DPTH|ProCnt|PC_reg|DOUT[2]~13  = CARRY((\DPTH|ProCnt|PC_reg|DOUT [2] & !\DPTH|ProCnt|PC_reg|DOUT[1]~11 ))

	.dataa(\DPTH|ProCnt|PC_reg|DOUT [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|ProCnt|PC_reg|DOUT[1]~11 ),
	.combout(\DPTH|ProCnt|PC_reg|DOUT[2]~12_combout ),
	.cout(\DPTH|ProCnt|PC_reg|DOUT[2]~13 ));
// synopsys translate_off
defparam \DPTH|ProCnt|PC_reg|DOUT[2]~12 .lut_mask = 16'hA50A;
defparam \DPTH|ProCnt|PC_reg|DOUT[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y33_N7
cycloneii_lcell_ff \DPTH|ProCnt|PC_reg|DOUT[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ProCnt|PC_reg|DOUT[2]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctr|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ProCnt|PC_reg|DOUT [2]));

// Location: LCCOMB_X32_Y33_N28
cycloneii_lcell_comb \DPTH|ABCD|data[2][2]~feeder (
// Equation(s):
// \DPTH|ABCD|data[2][2]~feeder_combout  = \DPTH|MUX_ABCD_IN|result[2]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|MUX_ABCD_IN|result[2]~12_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|data[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|data[2][2]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|ABCD|data[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N8
cycloneii_lcell_comb \DPTH|ProCnt|PC_reg|DOUT[3]~14 (
// Equation(s):
// \DPTH|ProCnt|PC_reg|DOUT[3]~14_combout  = (\DPTH|ProCnt|PC_reg|DOUT [3] & (!\DPTH|ProCnt|PC_reg|DOUT[2]~13 )) # (!\DPTH|ProCnt|PC_reg|DOUT [3] & ((\DPTH|ProCnt|PC_reg|DOUT[2]~13 ) # (GND)))
// \DPTH|ProCnt|PC_reg|DOUT[3]~15  = CARRY((!\DPTH|ProCnt|PC_reg|DOUT[2]~13 ) # (!\DPTH|ProCnt|PC_reg|DOUT [3]))

	.dataa(vcc),
	.datab(\DPTH|ProCnt|PC_reg|DOUT [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|ProCnt|PC_reg|DOUT[2]~13 ),
	.combout(\DPTH|ProCnt|PC_reg|DOUT[3]~14_combout ),
	.cout(\DPTH|ProCnt|PC_reg|DOUT[3]~15 ));
// synopsys translate_off
defparam \DPTH|ProCnt|PC_reg|DOUT[3]~14 .lut_mask = 16'h3C3F;
defparam \DPTH|ProCnt|PC_reg|DOUT[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y33_N9
cycloneii_lcell_ff \DPTH|ProCnt|PC_reg|DOUT[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ProCnt|PC_reg|DOUT[3]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctr|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ProCnt|PC_reg|DOUT [3]));

// Location: LCFF_X25_Y33_N25
cycloneii_lcell_ff \DPTH|op1|DOUT[0] (
	.clk(\ctr|y_present.OPR~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op1|DOUT [0]));

// Location: LCCOMB_X28_Y33_N6
cycloneii_lcell_comb \ctr|WideOr6~3 (
// Equation(s):
// \ctr|WideOr6~3_combout  = (\ctr|y_present.decoding~regout ) # ((\ctr|WideOr5~0_combout ) # ((!\ctr|y_present.MOV~regout  & !\ctr|y_present.MOV2~regout )))

	.dataa(\ctr|y_present.MOV~regout ),
	.datab(\ctr|y_present.MOV2~regout ),
	.datac(\ctr|y_present.decoding~regout ),
	.datad(\ctr|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\ctr|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|WideOr6~3 .lut_mask = 16'hFFF1;
defparam \ctr|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y33_N27
cycloneii_lcell_ff \DPTH|op2|DOUT[4] (
	.clk(\ctr|y_present.OPR2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op2|DOUT [4]));

// Location: LCCOMB_X21_Y33_N12
cycloneii_lcell_comb \DPTH|ProCnt|PC_reg|DOUT[5]~18 (
// Equation(s):
// \DPTH|ProCnt|PC_reg|DOUT[5]~18_combout  = (\DPTH|ProCnt|PC_reg|DOUT [5] & (!\DPTH|ProCnt|PC_reg|DOUT[4]~17 )) # (!\DPTH|ProCnt|PC_reg|DOUT [5] & ((\DPTH|ProCnt|PC_reg|DOUT[4]~17 ) # (GND)))
// \DPTH|ProCnt|PC_reg|DOUT[5]~19  = CARRY((!\DPTH|ProCnt|PC_reg|DOUT[4]~17 ) # (!\DPTH|ProCnt|PC_reg|DOUT [5]))

	.dataa(\DPTH|ProCnt|PC_reg|DOUT [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|ProCnt|PC_reg|DOUT[4]~17 ),
	.combout(\DPTH|ProCnt|PC_reg|DOUT[5]~18_combout ),
	.cout(\DPTH|ProCnt|PC_reg|DOUT[5]~19 ));
// synopsys translate_off
defparam \DPTH|ProCnt|PC_reg|DOUT[5]~18 .lut_mask = 16'h5A5F;
defparam \DPTH|ProCnt|PC_reg|DOUT[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N14
cycloneii_lcell_comb \DPTH|ProCnt|PC_reg|DOUT[6]~20 (
// Equation(s):
// \DPTH|ProCnt|PC_reg|DOUT[6]~20_combout  = (\DPTH|ProCnt|PC_reg|DOUT [6] & (\DPTH|ProCnt|PC_reg|DOUT[5]~19  $ (GND))) # (!\DPTH|ProCnt|PC_reg|DOUT [6] & (!\DPTH|ProCnt|PC_reg|DOUT[5]~19  & VCC))
// \DPTH|ProCnt|PC_reg|DOUT[6]~21  = CARRY((\DPTH|ProCnt|PC_reg|DOUT [6] & !\DPTH|ProCnt|PC_reg|DOUT[5]~19 ))

	.dataa(vcc),
	.datab(\DPTH|ProCnt|PC_reg|DOUT [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|ProCnt|PC_reg|DOUT[5]~19 ),
	.combout(\DPTH|ProCnt|PC_reg|DOUT[6]~20_combout ),
	.cout(\DPTH|ProCnt|PC_reg|DOUT[6]~21 ));
// synopsys translate_off
defparam \DPTH|ProCnt|PC_reg|DOUT[6]~20 .lut_mask = 16'hC30C;
defparam \DPTH|ProCnt|PC_reg|DOUT[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y33_N15
cycloneii_lcell_ff \DPTH|ProCnt|PC_reg|DOUT[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ProCnt|PC_reg|DOUT[6]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctr|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ProCnt|PC_reg|DOUT [6]));

// Location: LCFF_X25_Y33_N21
cycloneii_lcell_ff \DPTH|op2|DOUT[1] (
	.clk(\ctr|y_present.OPR2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op2|DOUT [1]));

// Location: LCCOMB_X24_Y33_N6
cycloneii_lcell_comb \ctr|Equal0~0 (
// Equation(s):
// \ctr|Equal0~0_combout  = (!\DPTH|op|DOUT [3] & (!\DPTH|op|DOUT [4] & \ctr|process_1~2_combout ))

	.dataa(vcc),
	.datab(\DPTH|op|DOUT [3]),
	.datac(\DPTH|op|DOUT [4]),
	.datad(\ctr|process_1~2_combout ),
	.cin(gnd),
	.combout(\ctr|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal0~0 .lut_mask = 16'h0300;
defparam \ctr|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N28
cycloneii_lcell_comb \ctr|Equal9~0 (
// Equation(s):
// \ctr|Equal9~0_combout  = (\DPTH|op|DOUT [2] & (\DPTH|op|DOUT [0] & (!\DPTH|op|DOUT [1] & \ctr|Equal0~0_combout )))

	.dataa(\DPTH|op|DOUT [2]),
	.datab(\DPTH|op|DOUT [0]),
	.datac(\DPTH|op|DOUT [1]),
	.datad(\ctr|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ctr|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal9~0 .lut_mask = 16'h0800;
defparam \ctr|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N20
cycloneii_lcell_comb \ctr|Selector6~0 (
// Equation(s):
// \ctr|Selector6~0_combout  = (\DPTH|op2|DOUT [1] & ((\ctr|Selector7~0_combout ) # ((\ctr|y_present.MOV~regout  & \ctr|Equal9~0_combout ))))

	.dataa(\ctr|Selector7~0_combout ),
	.datab(\ctr|y_present.MOV~regout ),
	.datac(\DPTH|op2|DOUT [1]),
	.datad(\ctr|Equal9~0_combout ),
	.cin(gnd),
	.combout(\ctr|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector6~0 .lut_mask = 16'hE0A0;
defparam \ctr|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N18
cycloneii_lcell_comb \DPTH|ABCD|data[2][6]~feeder (
// Equation(s):
// \DPTH|ABCD|data[2][6]~feeder_combout  = \DPTH|MUX_ABCD_IN|result[6]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|MUX_ABCD_IN|result[6]~4_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|data[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|data[2][6]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|ABCD|data[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N19
cycloneii_lcell_ff \DPTH|ABCD|data[2][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|data[2][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[2][6]~regout ));

// Location: LCFF_X25_Y33_N7
cycloneii_lcell_ff \DPTH|op2|DOUT[0] (
	.clk(\ctr|y_present.OPR2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op2|DOUT [0]));

// Location: LCCOMB_X25_Y33_N6
cycloneii_lcell_comb \ctr|Selector7~1 (
// Equation(s):
// \ctr|Selector7~1_combout  = (\DPTH|op2|DOUT [0] & ((\ctr|Selector7~0_combout ) # ((\ctr|y_present.MOV~regout  & \ctr|Equal9~0_combout ))))

	.dataa(\ctr|Selector7~0_combout ),
	.datab(\ctr|y_present.MOV~regout ),
	.datac(\DPTH|op2|DOUT [0]),
	.datad(\ctr|Equal9~0_combout ),
	.cin(gnd),
	.combout(\ctr|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector7~1 .lut_mask = 16'hE0A0;
defparam \ctr|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N22
cycloneii_lcell_comb \DPTH|ABCD|Decoder0~0 (
// Equation(s):
// \DPTH|ABCD|Decoder0~0_combout  = (\ctr|Selector10~1_combout  & (!\ctr|Selector4~1_combout  & \ctr|Selector5~2_combout ))

	.dataa(\ctr|Selector10~1_combout ),
	.datab(\ctr|Selector4~1_combout ),
	.datac(vcc),
	.datad(\ctr|Selector5~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Decoder0~0 .lut_mask = 16'h2200;
defparam \DPTH|ABCD|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N27
cycloneii_lcell_ff \DPTH|ABCD|data[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[6]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[1][6]~regout ));

// Location: LCCOMB_X29_Y33_N26
cycloneii_lcell_comb \DPTH|ABCD|Mux9~0 (
// Equation(s):
// \DPTH|ABCD|Mux9~0_combout  = (\ctr|Selector6~0_combout  & (\ctr|Selector7~1_combout )) # (!\ctr|Selector6~0_combout  & ((\ctr|Selector7~1_combout  & (\DPTH|ABCD|data[1][6]~regout )) # (!\ctr|Selector7~1_combout  & ((\DPTH|ABCD|data[0][6]~regout )))))

	.dataa(\ctr|Selector6~0_combout ),
	.datab(\ctr|Selector7~1_combout ),
	.datac(\DPTH|ABCD|data[1][6]~regout ),
	.datad(\DPTH|ABCD|data[0][6]~regout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux9~0 .lut_mask = 16'hD9C8;
defparam \DPTH|ABCD|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N26
cycloneii_lcell_comb \DPTH|ABCD|Mux9~1 (
// Equation(s):
// \DPTH|ABCD|Mux9~1_combout  = (\ctr|Selector6~0_combout  & ((\DPTH|ABCD|Mux9~0_combout  & (\DPTH|ABCD|data[3][6]~regout )) # (!\DPTH|ABCD|Mux9~0_combout  & ((\DPTH|ABCD|data[2][6]~regout ))))) # (!\ctr|Selector6~0_combout  & (((\DPTH|ABCD|Mux9~0_combout 
// ))))

	.dataa(\DPTH|ABCD|data[3][6]~regout ),
	.datab(\ctr|Selector6~0_combout ),
	.datac(\DPTH|ABCD|data[2][6]~regout ),
	.datad(\DPTH|ABCD|Mux9~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux9~1 .lut_mask = 16'hBBC0;
defparam \DPTH|ABCD|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N27
cycloneii_lcell_ff \DPTH|ABCD|BRx[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux9~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRx [6]));

// Location: LCFF_X27_Y33_N13
cycloneii_lcell_ff \DPTH|op2|DOUT[6] (
	.clk(\ctr|y_present.OPR2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op2|DOUT [6]));

// Location: LCCOMB_X28_Y33_N14
cycloneii_lcell_comb \ctr|Selector9~0 (
// Equation(s):
// \ctr|Selector9~0_combout  = (\ctr|Equal8~0_combout  & (!\DPTH|op|DOUT [0] & !\ctr|WideOr6~3_combout ))

	.dataa(\ctr|Equal8~0_combout ),
	.datab(\DPTH|op|DOUT [0]),
	.datac(vcc),
	.datad(\ctr|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\ctr|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector9~0 .lut_mask = 16'h0022;
defparam \ctr|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N22
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[6]~3 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[6]~3_combout  = (\DPTH|MUX_ABCD_IN|result[7]~0_combout  & ((\ram1|altsyncram_component|auto_generated|q_a [6]) # ((\DPTH|op2|DOUT [6] & \ctr|Selector9~0_combout )))) # (!\DPTH|MUX_ABCD_IN|result[7]~0_combout  & (\DPTH|op2|DOUT [6] 
// & (\ctr|Selector9~0_combout )))

	.dataa(\DPTH|MUX_ABCD_IN|result[7]~0_combout ),
	.datab(\DPTH|op2|DOUT [6]),
	.datac(\ctr|Selector9~0_combout ),
	.datad(\ram1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[6]~3 .lut_mask = 16'hEAC0;
defparam \DPTH|MUX_ABCD_IN|result[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N20
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[6]~4 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[6]~4_combout  = (\DPTH|MUX_ABCD_IN|result[6]~3_combout ) # ((!\ctr|Selector9~0_combout  & (\DPTH|ABCD|BRx [6] & \ctr|Selector8~0_combout )))

	.dataa(\ctr|Selector9~0_combout ),
	.datab(\DPTH|ABCD|BRx [6]),
	.datac(\ctr|Selector8~0_combout ),
	.datad(\DPTH|MUX_ABCD_IN|result[6]~3_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[6]~4 .lut_mask = 16'hFF40;
defparam \DPTH|MUX_ABCD_IN|result[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N30
cycloneii_lcell_comb \DPTH|ABCD|Decoder0~2 (
// Equation(s):
// \DPTH|ABCD|Decoder0~2_combout  = (\ctr|Selector10~1_combout  & (!\ctr|Selector4~1_combout  & !\ctr|Selector5~2_combout ))

	.dataa(\ctr|Selector10~1_combout ),
	.datab(\ctr|Selector4~1_combout ),
	.datac(vcc),
	.datad(\ctr|Selector5~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Decoder0~2 .lut_mask = 16'h0022;
defparam \DPTH|ABCD|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N23
cycloneii_lcell_ff \DPTH|ABCD|data[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[6]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[0][6]~regout ));

// Location: LCCOMB_X28_Y33_N8
cycloneii_lcell_comb \DPTH|ABCD|Mux1~0 (
// Equation(s):
// \DPTH|ABCD|Mux1~0_combout  = (\ctr|Selector5~2_combout  & (((\DPTH|ABCD|data[1][6]~regout ) # (\ctr|Selector4~1_combout )))) # (!\ctr|Selector5~2_combout  & (\DPTH|ABCD|data[0][6]~regout  & ((!\ctr|Selector4~1_combout ))))

	.dataa(\ctr|Selector5~2_combout ),
	.datab(\DPTH|ABCD|data[0][6]~regout ),
	.datac(\DPTH|ABCD|data[1][6]~regout ),
	.datad(\ctr|Selector4~1_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux1~0 .lut_mask = 16'hAAE4;
defparam \DPTH|ABCD|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N30
cycloneii_lcell_comb \DPTH|ABCD|Mux1~1 (
// Equation(s):
// \DPTH|ABCD|Mux1~1_combout  = (\ctr|Selector4~1_combout  & ((\DPTH|ABCD|Mux1~0_combout  & (\DPTH|ABCD|data[3][6]~regout )) # (!\DPTH|ABCD|Mux1~0_combout  & ((\DPTH|ABCD|data[2][6]~regout ))))) # (!\ctr|Selector4~1_combout  & (((\DPTH|ABCD|Mux1~0_combout 
// ))))

	.dataa(\DPTH|ABCD|data[3][6]~regout ),
	.datab(\ctr|Selector4~1_combout ),
	.datac(\DPTH|ABCD|Mux1~0_combout ),
	.datad(\DPTH|ABCD|data[2][6]~regout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux1~1 .lut_mask = 16'hBCB0;
defparam \DPTH|ABCD|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N31
cycloneii_lcell_ff \DPTH|ABCD|BRy[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRy [6]));

// Location: LCCOMB_X27_Y33_N12
cycloneii_lcell_comb \DPTH|MUX_MEM|result[6]~13 (
// Equation(s):
// \DPTH|MUX_MEM|result[6]~13_combout  = (\ctr|Equal6~0_combout  & (!\ctr|WideOr6~3_combout  & ((\DPTH|op2|DOUT [6])))) # (!\ctr|Equal6~0_combout  & (((\DPTH|ABCD|BRy [6]))))

	.dataa(\ctr|WideOr6~3_combout ),
	.datab(\DPTH|ABCD|BRy [6]),
	.datac(\DPTH|op2|DOUT [6]),
	.datad(\ctr|Equal6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[6]~13 .lut_mask = 16'h50CC;
defparam \DPTH|MUX_MEM|result[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N28
cycloneii_lcell_comb \DPTH|MUX_MEM|result[6]~14 (
// Equation(s):
// \DPTH|MUX_MEM|result[6]~14_combout  = (\ctr|Equal5~3_combout  & (\DPTH|ProCnt|PC_reg|DOUT [6])) # (!\ctr|Equal5~3_combout  & ((\DPTH|MUX_MEM|result[0]~1_combout  & ((\DPTH|MUX_MEM|result[6]~13_combout ))) # (!\DPTH|MUX_MEM|result[0]~1_combout  & 
// (\DPTH|ProCnt|PC_reg|DOUT [6]))))

	.dataa(\ctr|Equal5~3_combout ),
	.datab(\DPTH|ProCnt|PC_reg|DOUT [6]),
	.datac(\DPTH|MUX_MEM|result[0]~1_combout ),
	.datad(\DPTH|MUX_MEM|result[6]~13_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[6]~14 .lut_mask = 16'hDC8C;
defparam \DPTH|MUX_MEM|result[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N16
cycloneii_lcell_comb \DPTH|ProCnt|PC_reg|DOUT[7]~22 (
// Equation(s):
// \DPTH|ProCnt|PC_reg|DOUT[7]~22_combout  = \DPTH|ProCnt|PC_reg|DOUT [7] $ (\DPTH|ProCnt|PC_reg|DOUT[6]~21 )

	.dataa(\DPTH|ProCnt|PC_reg|DOUT [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|ProCnt|PC_reg|DOUT[6]~21 ),
	.combout(\DPTH|ProCnt|PC_reg|DOUT[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ProCnt|PC_reg|DOUT[7]~22 .lut_mask = 16'h5A5A;
defparam \DPTH|ProCnt|PC_reg|DOUT[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y33_N17
cycloneii_lcell_ff \DPTH|ProCnt|PC_reg|DOUT[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ProCnt|PC_reg|DOUT[7]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctr|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ProCnt|PC_reg|DOUT [7]));

// Location: LCCOMB_X29_Y33_N18
cycloneii_lcell_comb \DPTH|ABCD|Decoder0~3 (
// Equation(s):
// \DPTH|ABCD|Decoder0~3_combout  = (\ctr|Selector10~1_combout  & (\ctr|Selector5~2_combout  & \ctr|Selector4~1_combout ))

	.dataa(\ctr|Selector10~1_combout ),
	.datab(\ctr|Selector5~2_combout ),
	.datac(vcc),
	.datad(\ctr|Selector4~1_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Decoder0~3 .lut_mask = 16'h8800;
defparam \DPTH|ABCD|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N9
cycloneii_lcell_ff \DPTH|ABCD|data[3][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|MUX_ABCD_IN|result[7]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[3][7]~regout ));

// Location: LCFF_X32_Y33_N21
cycloneii_lcell_ff \DPTH|ABCD|data[2][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[7]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[2][7]~regout ));

// Location: LCCOMB_X30_Y33_N10
cycloneii_lcell_comb \DPTH|ABCD|data[0][7]~feeder (
// Equation(s):
// \DPTH|ABCD|data[0][7]~feeder_combout  = \DPTH|MUX_ABCD_IN|result[7]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|MUX_ABCD_IN|result[7]~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|data[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|data[0][7]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|ABCD|data[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N11
cycloneii_lcell_ff \DPTH|ABCD|data[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|data[0][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[0][7]~regout ));

// Location: LCCOMB_X30_Y33_N28
cycloneii_lcell_comb \DPTH|ABCD|Mux8~0 (
// Equation(s):
// \DPTH|ABCD|Mux8~0_combout  = (\ctr|Selector7~1_combout  & (((\ctr|Selector6~0_combout )))) # (!\ctr|Selector7~1_combout  & ((\ctr|Selector6~0_combout  & (\DPTH|ABCD|data[2][7]~regout )) # (!\ctr|Selector6~0_combout  & ((\DPTH|ABCD|data[0][7]~regout )))))

	.dataa(\ctr|Selector7~1_combout ),
	.datab(\DPTH|ABCD|data[2][7]~regout ),
	.datac(\DPTH|ABCD|data[0][7]~regout ),
	.datad(\ctr|Selector6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux8~0 .lut_mask = 16'hEE50;
defparam \DPTH|ABCD|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N16
cycloneii_lcell_comb \DPTH|ABCD|Mux8~1 (
// Equation(s):
// \DPTH|ABCD|Mux8~1_combout  = (\ctr|Selector7~1_combout  & ((\DPTH|ABCD|Mux8~0_combout  & ((\DPTH|ABCD|data[3][7]~regout ))) # (!\DPTH|ABCD|Mux8~0_combout  & (\DPTH|ABCD|data[1][7]~regout )))) # (!\ctr|Selector7~1_combout  & (((\DPTH|ABCD|Mux8~0_combout 
// ))))

	.dataa(\ctr|Selector7~1_combout ),
	.datab(\DPTH|ABCD|data[1][7]~regout ),
	.datac(\DPTH|ABCD|data[3][7]~regout ),
	.datad(\DPTH|ABCD|Mux8~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux8~1 .lut_mask = 16'hF588;
defparam \DPTH|ABCD|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N17
cycloneii_lcell_ff \DPTH|ABCD|BRx[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRx [7]));

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_b[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[0]));
// synopsys translate_off
defparam \data_b[0]~I .input_async_reset = "none";
defparam \data_b[0]~I .input_power_up = "low";
defparam \data_b[0]~I .input_register_mode = "none";
defparam \data_b[0]~I .input_sync_reset = "none";
defparam \data_b[0]~I .oe_async_reset = "none";
defparam \data_b[0]~I .oe_power_up = "low";
defparam \data_b[0]~I .oe_register_mode = "none";
defparam \data_b[0]~I .oe_sync_reset = "none";
defparam \data_b[0]~I .operation_mode = "input";
defparam \data_b[0]~I .output_async_reset = "none";
defparam \data_b[0]~I .output_power_up = "low";
defparam \data_b[0]~I .output_register_mode = "none";
defparam \data_b[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address_b[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[0]));
// synopsys translate_off
defparam \address_b[0]~I .input_async_reset = "none";
defparam \address_b[0]~I .input_power_up = "low";
defparam \address_b[0]~I .input_register_mode = "none";
defparam \address_b[0]~I .input_sync_reset = "none";
defparam \address_b[0]~I .oe_async_reset = "none";
defparam \address_b[0]~I .oe_power_up = "low";
defparam \address_b[0]~I .oe_register_mode = "none";
defparam \address_b[0]~I .oe_sync_reset = "none";
defparam \address_b[0]~I .operation_mode = "input";
defparam \address_b[0]~I .output_async_reset = "none";
defparam \address_b[0]~I .output_power_up = "low";
defparam \address_b[0]~I .output_register_mode = "none";
defparam \address_b[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address_b[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[1]));
// synopsys translate_off
defparam \address_b[1]~I .input_async_reset = "none";
defparam \address_b[1]~I .input_power_up = "low";
defparam \address_b[1]~I .input_register_mode = "none";
defparam \address_b[1]~I .input_sync_reset = "none";
defparam \address_b[1]~I .oe_async_reset = "none";
defparam \address_b[1]~I .oe_power_up = "low";
defparam \address_b[1]~I .oe_register_mode = "none";
defparam \address_b[1]~I .oe_sync_reset = "none";
defparam \address_b[1]~I .operation_mode = "input";
defparam \address_b[1]~I .output_async_reset = "none";
defparam \address_b[1]~I .output_power_up = "low";
defparam \address_b[1]~I .output_register_mode = "none";
defparam \address_b[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address_b[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[2]));
// synopsys translate_off
defparam \address_b[2]~I .input_async_reset = "none";
defparam \address_b[2]~I .input_power_up = "low";
defparam \address_b[2]~I .input_register_mode = "none";
defparam \address_b[2]~I .input_sync_reset = "none";
defparam \address_b[2]~I .oe_async_reset = "none";
defparam \address_b[2]~I .oe_power_up = "low";
defparam \address_b[2]~I .oe_register_mode = "none";
defparam \address_b[2]~I .oe_sync_reset = "none";
defparam \address_b[2]~I .operation_mode = "input";
defparam \address_b[2]~I .output_async_reset = "none";
defparam \address_b[2]~I .output_power_up = "low";
defparam \address_b[2]~I .output_register_mode = "none";
defparam \address_b[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address_b[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[3]));
// synopsys translate_off
defparam \address_b[3]~I .input_async_reset = "none";
defparam \address_b[3]~I .input_power_up = "low";
defparam \address_b[3]~I .input_register_mode = "none";
defparam \address_b[3]~I .input_sync_reset = "none";
defparam \address_b[3]~I .oe_async_reset = "none";
defparam \address_b[3]~I .oe_power_up = "low";
defparam \address_b[3]~I .oe_register_mode = "none";
defparam \address_b[3]~I .oe_sync_reset = "none";
defparam \address_b[3]~I .operation_mode = "input";
defparam \address_b[3]~I .output_async_reset = "none";
defparam \address_b[3]~I .output_power_up = "low";
defparam \address_b[3]~I .output_register_mode = "none";
defparam \address_b[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address_b[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[4]));
// synopsys translate_off
defparam \address_b[4]~I .input_async_reset = "none";
defparam \address_b[4]~I .input_power_up = "low";
defparam \address_b[4]~I .input_register_mode = "none";
defparam \address_b[4]~I .input_sync_reset = "none";
defparam \address_b[4]~I .oe_async_reset = "none";
defparam \address_b[4]~I .oe_power_up = "low";
defparam \address_b[4]~I .oe_register_mode = "none";
defparam \address_b[4]~I .oe_sync_reset = "none";
defparam \address_b[4]~I .operation_mode = "input";
defparam \address_b[4]~I .output_async_reset = "none";
defparam \address_b[4]~I .output_power_up = "low";
defparam \address_b[4]~I .output_register_mode = "none";
defparam \address_b[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address_b[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[5]));
// synopsys translate_off
defparam \address_b[5]~I .input_async_reset = "none";
defparam \address_b[5]~I .input_power_up = "low";
defparam \address_b[5]~I .input_register_mode = "none";
defparam \address_b[5]~I .input_sync_reset = "none";
defparam \address_b[5]~I .oe_async_reset = "none";
defparam \address_b[5]~I .oe_power_up = "low";
defparam \address_b[5]~I .oe_register_mode = "none";
defparam \address_b[5]~I .oe_sync_reset = "none";
defparam \address_b[5]~I .operation_mode = "input";
defparam \address_b[5]~I .output_async_reset = "none";
defparam \address_b[5]~I .output_power_up = "low";
defparam \address_b[5]~I .output_register_mode = "none";
defparam \address_b[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address_b[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[6]));
// synopsys translate_off
defparam \address_b[6]~I .input_async_reset = "none";
defparam \address_b[6]~I .input_power_up = "low";
defparam \address_b[6]~I .input_register_mode = "none";
defparam \address_b[6]~I .input_sync_reset = "none";
defparam \address_b[6]~I .oe_async_reset = "none";
defparam \address_b[6]~I .oe_power_up = "low";
defparam \address_b[6]~I .oe_register_mode = "none";
defparam \address_b[6]~I .oe_sync_reset = "none";
defparam \address_b[6]~I .operation_mode = "input";
defparam \address_b[6]~I .output_async_reset = "none";
defparam \address_b[6]~I .output_power_up = "low";
defparam \address_b[6]~I .output_register_mode = "none";
defparam \address_b[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \address_b[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\address_b~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(address_b[7]));
// synopsys translate_off
defparam \address_b[7]~I .input_async_reset = "none";
defparam \address_b[7]~I .input_power_up = "low";
defparam \address_b[7]~I .input_register_mode = "none";
defparam \address_b[7]~I .input_sync_reset = "none";
defparam \address_b[7]~I .oe_async_reset = "none";
defparam \address_b[7]~I .oe_power_up = "low";
defparam \address_b[7]~I .oe_register_mode = "none";
defparam \address_b[7]~I .oe_sync_reset = "none";
defparam \address_b[7]~I .operation_mode = "input";
defparam \address_b[7]~I .output_async_reset = "none";
defparam \address_b[7]~I .output_power_up = "low";
defparam \address_b[7]~I .output_register_mode = "none";
defparam \address_b[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N24
cycloneii_lcell_comb \ctr|process_1~3 (
// Equation(s):
// \ctr|process_1~3_combout  = (!\DPTH|op|DOUT [4] & !\DPTH|op|DOUT [3])

	.dataa(vcc),
	.datab(\DPTH|op|DOUT [4]),
	.datac(vcc),
	.datad(\DPTH|op|DOUT [3]),
	.cin(gnd),
	.combout(\ctr|process_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~3 .lut_mask = 16'h0033;
defparam \ctr|process_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N20
cycloneii_lcell_comb \ctr|Equal8~0 (
// Equation(s):
// \ctr|Equal8~0_combout  = (!\DPTH|op|DOUT [1] & (\DPTH|op|DOUT [2] & (\ctr|process_1~3_combout  & \ctr|process_1~2_combout )))

	.dataa(\DPTH|op|DOUT [1]),
	.datab(\DPTH|op|DOUT [2]),
	.datac(\ctr|process_1~3_combout ),
	.datad(\ctr|process_1~2_combout ),
	.cin(gnd),
	.combout(\ctr|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal8~0 .lut_mask = 16'h4000;
defparam \ctr|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N16
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[7]~0 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[7]~0_combout  = (\ctr|WideOr6~3_combout ) # ((!\ctr|Equal5~3_combout  & ((\DPTH|op|DOUT [0]) # (!\ctr|Equal8~0_combout ))))

	.dataa(\DPTH|op|DOUT [0]),
	.datab(\ctr|Equal5~3_combout ),
	.datac(\ctr|Equal8~0_combout ),
	.datad(\ctr|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[7]~0 .lut_mask = 16'hFF23;
defparam \DPTH|MUX_ABCD_IN|result[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N10
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[1]~13 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[1]~13_combout  = (\ctr|Selector9~0_combout  & ((\DPTH|op2|DOUT [1]) # ((\DPTH|MUX_ABCD_IN|result[7]~0_combout  & \ram1|altsyncram_component|auto_generated|q_a [1])))) # (!\ctr|Selector9~0_combout  & 
// (\DPTH|MUX_ABCD_IN|result[7]~0_combout  & ((\ram1|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\ctr|Selector9~0_combout ),
	.datab(\DPTH|MUX_ABCD_IN|result[7]~0_combout ),
	.datac(\DPTH|op2|DOUT [1]),
	.datad(\ram1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[1]~13 .lut_mask = 16'hECA0;
defparam \DPTH|MUX_ABCD_IN|result[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N2
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[1]~14 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[1]~14_combout  = (\DPTH|MUX_ABCD_IN|result[1]~13_combout ) # ((!\ctr|Selector9~0_combout  & (\DPTH|ABCD|BRx [1] & \ctr|Selector8~0_combout )))

	.dataa(\ctr|Selector9~0_combout ),
	.datab(\DPTH|ABCD|BRx [1]),
	.datac(\ctr|Selector8~0_combout ),
	.datad(\DPTH|MUX_ABCD_IN|result[1]~13_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[1]~14 .lut_mask = 16'hFF40;
defparam \DPTH|MUX_ABCD_IN|result[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N24
cycloneii_lcell_comb \DPTH|ABCD|data[1][1]~feeder (
// Equation(s):
// \DPTH|ABCD|data[1][1]~feeder_combout  = \DPTH|MUX_ABCD_IN|result[1]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|MUX_ABCD_IN|result[1]~14_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|data[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|data[1][1]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|ABCD|data[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N25
cycloneii_lcell_ff \DPTH|ABCD|data[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|data[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[1][1]~regout ));

// Location: LCFF_X32_Y33_N15
cycloneii_lcell_ff \DPTH|ABCD|data[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[1]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[2][1]~regout ));

// Location: LCCOMB_X32_Y33_N14
cycloneii_lcell_comb \DPTH|ABCD|Mux14~0 (
// Equation(s):
// \DPTH|ABCD|Mux14~0_combout  = (\ctr|Selector7~1_combout  & (((\ctr|Selector6~0_combout )))) # (!\ctr|Selector7~1_combout  & ((\ctr|Selector6~0_combout  & ((\DPTH|ABCD|data[2][1]~regout ))) # (!\ctr|Selector6~0_combout  & (\DPTH|ABCD|data[0][1]~regout ))))

	.dataa(\DPTH|ABCD|data[0][1]~regout ),
	.datab(\ctr|Selector7~1_combout ),
	.datac(\DPTH|ABCD|data[2][1]~regout ),
	.datad(\ctr|Selector6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux14~0 .lut_mask = 16'hFC22;
defparam \DPTH|ABCD|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N12
cycloneii_lcell_comb \DPTH|ABCD|Mux14~1 (
// Equation(s):
// \DPTH|ABCD|Mux14~1_combout  = (\ctr|Selector7~1_combout  & ((\DPTH|ABCD|Mux14~0_combout  & (\DPTH|ABCD|data[3][1]~regout )) # (!\DPTH|ABCD|Mux14~0_combout  & ((\DPTH|ABCD|data[1][1]~regout ))))) # (!\ctr|Selector7~1_combout  & 
// (((\DPTH|ABCD|Mux14~0_combout ))))

	.dataa(\DPTH|ABCD|data[3][1]~regout ),
	.datab(\ctr|Selector7~1_combout ),
	.datac(\DPTH|ABCD|data[1][1]~regout ),
	.datad(\DPTH|ABCD|Mux14~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux14~1 .lut_mask = 16'hBBC0;
defparam \DPTH|ABCD|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y33_N13
cycloneii_lcell_ff \DPTH|ABCD|BRx[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRx [1]));

// Location: LCFF_X27_Y33_N1
cycloneii_lcell_ff \DPTH|op2|DOUT[3] (
	.clk(\ctr|y_present.OPR2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op2|DOUT [3]));

// Location: LCCOMB_X29_Y33_N0
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[3]~9 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[3]~9_combout  = (\ctr|Selector9~0_combout  & ((\DPTH|op2|DOUT [3]) # ((\ram1|altsyncram_component|auto_generated|q_a [3] & \DPTH|MUX_ABCD_IN|result[7]~0_combout )))) # (!\ctr|Selector9~0_combout  & 
// (((\ram1|altsyncram_component|auto_generated|q_a [3] & \DPTH|MUX_ABCD_IN|result[7]~0_combout ))))

	.dataa(\ctr|Selector9~0_combout ),
	.datab(\DPTH|op2|DOUT [3]),
	.datac(\ram1|altsyncram_component|auto_generated|q_a [3]),
	.datad(\DPTH|MUX_ABCD_IN|result[7]~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[3]~9 .lut_mask = 16'hF888;
defparam \DPTH|MUX_ABCD_IN|result[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N4
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[3]~10 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[3]~10_combout  = (\DPTH|MUX_ABCD_IN|result[3]~9_combout ) # ((!\ctr|Selector9~0_combout  & (\DPTH|ABCD|BRx [3] & \ctr|Selector8~0_combout )))

	.dataa(\ctr|Selector9~0_combout ),
	.datab(\DPTH|ABCD|BRx [3]),
	.datac(\ctr|Selector8~0_combout ),
	.datad(\DPTH|MUX_ABCD_IN|result[3]~9_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[3]~10 .lut_mask = 16'hFF40;
defparam \DPTH|MUX_ABCD_IN|result[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N5
cycloneii_lcell_ff \DPTH|ABCD|data[3][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|MUX_ABCD_IN|result[3]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[3][3]~regout ));

// Location: LCFF_X32_Y33_N31
cycloneii_lcell_ff \DPTH|ABCD|data[2][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[3]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[2][3]~regout ));

// Location: LCCOMB_X32_Y33_N30
cycloneii_lcell_comb \DPTH|ABCD|Mux12~0 (
// Equation(s):
// \DPTH|ABCD|Mux12~0_combout  = (\ctr|Selector7~1_combout  & (((\ctr|Selector6~0_combout )))) # (!\ctr|Selector7~1_combout  & ((\ctr|Selector6~0_combout  & ((\DPTH|ABCD|data[2][3]~regout ))) # (!\ctr|Selector6~0_combout  & (\DPTH|ABCD|data[0][3]~regout ))))

	.dataa(\DPTH|ABCD|data[0][3]~regout ),
	.datab(\ctr|Selector7~1_combout ),
	.datac(\DPTH|ABCD|data[2][3]~regout ),
	.datad(\ctr|Selector6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux12~0 .lut_mask = 16'hFC22;
defparam \DPTH|ABCD|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N16
cycloneii_lcell_comb \DPTH|ABCD|Mux12~1 (
// Equation(s):
// \DPTH|ABCD|Mux12~1_combout  = (\ctr|Selector7~1_combout  & ((\DPTH|ABCD|Mux12~0_combout  & ((\DPTH|ABCD|data[3][3]~regout ))) # (!\DPTH|ABCD|Mux12~0_combout  & (\DPTH|ABCD|data[1][3]~regout )))) # (!\ctr|Selector7~1_combout  & 
// (((\DPTH|ABCD|Mux12~0_combout ))))

	.dataa(\DPTH|ABCD|data[1][3]~regout ),
	.datab(\DPTH|ABCD|data[3][3]~regout ),
	.datac(\ctr|Selector7~1_combout ),
	.datad(\DPTH|ABCD|Mux12~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux12~1 .lut_mask = 16'hCFA0;
defparam \DPTH|ABCD|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y33_N17
cycloneii_lcell_ff \DPTH|ABCD|BRx[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRx [3]));

// Location: LCCOMB_X29_Y33_N22
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[4]~7 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[4]~7_combout  = (\ctr|Selector9~0_combout  & ((\DPTH|op2|DOUT [4]) # ((\ram1|altsyncram_component|auto_generated|q_a [4] & \DPTH|MUX_ABCD_IN|result[7]~0_combout )))) # (!\ctr|Selector9~0_combout  & 
// (\ram1|altsyncram_component|auto_generated|q_a [4] & ((\DPTH|MUX_ABCD_IN|result[7]~0_combout ))))

	.dataa(\ctr|Selector9~0_combout ),
	.datab(\ram1|altsyncram_component|auto_generated|q_a [4]),
	.datac(\DPTH|op2|DOUT [4]),
	.datad(\DPTH|MUX_ABCD_IN|result[7]~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[4]~7 .lut_mask = 16'hECA0;
defparam \DPTH|MUX_ABCD_IN|result[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N16
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[4]~8 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[4]~8_combout  = (\DPTH|MUX_ABCD_IN|result[4]~7_combout ) # ((!\ctr|Selector9~0_combout  & (\DPTH|ABCD|BRx [4] & \ctr|Selector8~0_combout )))

	.dataa(\ctr|Selector9~0_combout ),
	.datab(\DPTH|ABCD|BRx [4]),
	.datac(\ctr|Selector8~0_combout ),
	.datad(\DPTH|MUX_ABCD_IN|result[4]~7_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[4]~8 .lut_mask = 16'hFF40;
defparam \DPTH|MUX_ABCD_IN|result[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N17
cycloneii_lcell_ff \DPTH|ABCD|data[3][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|MUX_ABCD_IN|result[4]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[3][4]~regout ));

// Location: LCFF_X30_Y33_N25
cycloneii_lcell_ff \DPTH|ABCD|data[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[4]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[0][4]~regout ));

// Location: LCCOMB_X30_Y33_N24
cycloneii_lcell_comb \DPTH|ABCD|Mux11~0 (
// Equation(s):
// \DPTH|ABCD|Mux11~0_combout  = (\ctr|Selector6~0_combout  & (((\ctr|Selector7~1_combout )))) # (!\ctr|Selector6~0_combout  & ((\ctr|Selector7~1_combout  & (\DPTH|ABCD|data[1][4]~regout )) # (!\ctr|Selector7~1_combout  & ((\DPTH|ABCD|data[0][4]~regout )))))

	.dataa(\DPTH|ABCD|data[1][4]~regout ),
	.datab(\ctr|Selector6~0_combout ),
	.datac(\DPTH|ABCD|data[0][4]~regout ),
	.datad(\ctr|Selector7~1_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux11~0 .lut_mask = 16'hEE30;
defparam \DPTH|ABCD|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N8
cycloneii_lcell_comb \DPTH|ABCD|Mux11~1 (
// Equation(s):
// \DPTH|ABCD|Mux11~1_combout  = (\DPTH|ABCD|Mux11~0_combout  & (((\DPTH|ABCD|data[3][4]~regout ) # (!\ctr|Selector6~0_combout )))) # (!\DPTH|ABCD|Mux11~0_combout  & (\DPTH|ABCD|data[2][4]~regout  & ((\ctr|Selector6~0_combout ))))

	.dataa(\DPTH|ABCD|data[2][4]~regout ),
	.datab(\DPTH|ABCD|data[3][4]~regout ),
	.datac(\DPTH|ABCD|Mux11~0_combout ),
	.datad(\ctr|Selector6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux11~1 .lut_mask = 16'hCAF0;
defparam \DPTH|ABCD|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N9
cycloneii_lcell_ff \DPTH|ABCD|BRx[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRx [4]));

// Location: LCCOMB_X27_Y33_N18
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[5]~5 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[5]~5_combout  = (\DPTH|MUX_ABCD_IN|result[7]~0_combout  & ((\ram1|altsyncram_component|auto_generated|q_a [5]) # ((\ctr|Selector9~0_combout  & \DPTH|op2|DOUT [5])))) # (!\DPTH|MUX_ABCD_IN|result[7]~0_combout  & 
// (\ctr|Selector9~0_combout  & (\DPTH|op2|DOUT [5])))

	.dataa(\DPTH|MUX_ABCD_IN|result[7]~0_combout ),
	.datab(\ctr|Selector9~0_combout ),
	.datac(\DPTH|op2|DOUT [5]),
	.datad(\ram1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[5]~5 .lut_mask = 16'hEAC0;
defparam \DPTH|MUX_ABCD_IN|result[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N28
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[5]~6 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[5]~6_combout  = (\DPTH|MUX_ABCD_IN|result[5]~5_combout ) # ((\DPTH|ABCD|BRx [5] & (\ctr|Selector8~0_combout  & !\ctr|Selector9~0_combout )))

	.dataa(\DPTH|ABCD|BRx [5]),
	.datab(\ctr|Selector8~0_combout ),
	.datac(\ctr|Selector9~0_combout ),
	.datad(\DPTH|MUX_ABCD_IN|result[5]~5_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[5]~6 .lut_mask = 16'hFF08;
defparam \DPTH|MUX_ABCD_IN|result[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N21
cycloneii_lcell_ff \DPTH|ABCD|data[3][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[5]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[3][5]~regout ));

// Location: LCCOMB_X31_Y33_N26
cycloneii_lcell_comb \DPTH|ABCD|data[1][5]~feeder (
// Equation(s):
// \DPTH|ABCD|data[1][5]~feeder_combout  = \DPTH|MUX_ABCD_IN|result[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|MUX_ABCD_IN|result[5]~6_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|data[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|data[1][5]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|ABCD|data[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N27
cycloneii_lcell_ff \DPTH|ABCD|data[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|data[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[1][5]~regout ));

// Location: LCCOMB_X31_Y33_N24
cycloneii_lcell_comb \DPTH|ABCD|data[0][5]~feeder (
// Equation(s):
// \DPTH|ABCD|data[0][5]~feeder_combout  = \DPTH|MUX_ABCD_IN|result[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|MUX_ABCD_IN|result[5]~6_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|data[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|data[0][5]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|ABCD|data[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N25
cycloneii_lcell_ff \DPTH|ABCD|data[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|data[0][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[0][5]~regout ));

// Location: LCFF_X28_Y33_N29
cycloneii_lcell_ff \DPTH|ABCD|data[2][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|MUX_ABCD_IN|result[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[2][5]~regout ));

// Location: LCCOMB_X30_Y33_N0
cycloneii_lcell_comb \DPTH|ABCD|Mux10~0 (
// Equation(s):
// \DPTH|ABCD|Mux10~0_combout  = (\ctr|Selector7~1_combout  & (((\ctr|Selector6~0_combout )))) # (!\ctr|Selector7~1_combout  & ((\ctr|Selector6~0_combout  & ((\DPTH|ABCD|data[2][5]~regout ))) # (!\ctr|Selector6~0_combout  & (\DPTH|ABCD|data[0][5]~regout ))))

	.dataa(\ctr|Selector7~1_combout ),
	.datab(\DPTH|ABCD|data[0][5]~regout ),
	.datac(\DPTH|ABCD|data[2][5]~regout ),
	.datad(\ctr|Selector6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux10~0 .lut_mask = 16'hFA44;
defparam \DPTH|ABCD|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N12
cycloneii_lcell_comb \DPTH|ABCD|Mux10~1 (
// Equation(s):
// \DPTH|ABCD|Mux10~1_combout  = (\ctr|Selector7~1_combout  & ((\DPTH|ABCD|Mux10~0_combout  & (\DPTH|ABCD|data[3][5]~regout )) # (!\DPTH|ABCD|Mux10~0_combout  & ((\DPTH|ABCD|data[1][5]~regout ))))) # (!\ctr|Selector7~1_combout  & 
// (((\DPTH|ABCD|Mux10~0_combout ))))

	.dataa(\ctr|Selector7~1_combout ),
	.datab(\DPTH|ABCD|data[3][5]~regout ),
	.datac(\DPTH|ABCD|data[1][5]~regout ),
	.datad(\DPTH|ABCD|Mux10~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux10~1 .lut_mask = 16'hDDA0;
defparam \DPTH|ABCD|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N13
cycloneii_lcell_ff \DPTH|ABCD|BRx[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRx [5]));

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_b[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[1]));
// synopsys translate_off
defparam \data_b[1]~I .input_async_reset = "none";
defparam \data_b[1]~I .input_power_up = "low";
defparam \data_b[1]~I .input_register_mode = "none";
defparam \data_b[1]~I .input_sync_reset = "none";
defparam \data_b[1]~I .oe_async_reset = "none";
defparam \data_b[1]~I .oe_power_up = "low";
defparam \data_b[1]~I .oe_register_mode = "none";
defparam \data_b[1]~I .oe_sync_reset = "none";
defparam \data_b[1]~I .operation_mode = "input";
defparam \data_b[1]~I .output_async_reset = "none";
defparam \data_b[1]~I .output_power_up = "low";
defparam \data_b[1]~I .output_register_mode = "none";
defparam \data_b[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_b[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[2]));
// synopsys translate_off
defparam \data_b[2]~I .input_async_reset = "none";
defparam \data_b[2]~I .input_power_up = "low";
defparam \data_b[2]~I .input_register_mode = "none";
defparam \data_b[2]~I .input_sync_reset = "none";
defparam \data_b[2]~I .oe_async_reset = "none";
defparam \data_b[2]~I .oe_power_up = "low";
defparam \data_b[2]~I .oe_register_mode = "none";
defparam \data_b[2]~I .oe_sync_reset = "none";
defparam \data_b[2]~I .operation_mode = "input";
defparam \data_b[2]~I .output_async_reset = "none";
defparam \data_b[2]~I .output_power_up = "low";
defparam \data_b[2]~I .output_register_mode = "none";
defparam \data_b[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_b[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[3]));
// synopsys translate_off
defparam \data_b[3]~I .input_async_reset = "none";
defparam \data_b[3]~I .input_power_up = "low";
defparam \data_b[3]~I .input_register_mode = "none";
defparam \data_b[3]~I .input_sync_reset = "none";
defparam \data_b[3]~I .oe_async_reset = "none";
defparam \data_b[3]~I .oe_power_up = "low";
defparam \data_b[3]~I .oe_register_mode = "none";
defparam \data_b[3]~I .oe_sync_reset = "none";
defparam \data_b[3]~I .operation_mode = "input";
defparam \data_b[3]~I .output_async_reset = "none";
defparam \data_b[3]~I .output_power_up = "low";
defparam \data_b[3]~I .output_register_mode = "none";
defparam \data_b[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_b[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[4]));
// synopsys translate_off
defparam \data_b[4]~I .input_async_reset = "none";
defparam \data_b[4]~I .input_power_up = "low";
defparam \data_b[4]~I .input_register_mode = "none";
defparam \data_b[4]~I .input_sync_reset = "none";
defparam \data_b[4]~I .oe_async_reset = "none";
defparam \data_b[4]~I .oe_power_up = "low";
defparam \data_b[4]~I .oe_register_mode = "none";
defparam \data_b[4]~I .oe_sync_reset = "none";
defparam \data_b[4]~I .operation_mode = "input";
defparam \data_b[4]~I .output_async_reset = "none";
defparam \data_b[4]~I .output_power_up = "low";
defparam \data_b[4]~I .output_register_mode = "none";
defparam \data_b[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_b[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[5]));
// synopsys translate_off
defparam \data_b[5]~I .input_async_reset = "none";
defparam \data_b[5]~I .input_power_up = "low";
defparam \data_b[5]~I .input_register_mode = "none";
defparam \data_b[5]~I .input_sync_reset = "none";
defparam \data_b[5]~I .oe_async_reset = "none";
defparam \data_b[5]~I .oe_power_up = "low";
defparam \data_b[5]~I .oe_register_mode = "none";
defparam \data_b[5]~I .oe_sync_reset = "none";
defparam \data_b[5]~I .operation_mode = "input";
defparam \data_b[5]~I .output_async_reset = "none";
defparam \data_b[5]~I .output_power_up = "low";
defparam \data_b[5]~I .output_register_mode = "none";
defparam \data_b[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_b[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[6]));
// synopsys translate_off
defparam \data_b[6]~I .input_async_reset = "none";
defparam \data_b[6]~I .input_power_up = "low";
defparam \data_b[6]~I .input_register_mode = "none";
defparam \data_b[6]~I .input_sync_reset = "none";
defparam \data_b[6]~I .oe_async_reset = "none";
defparam \data_b[6]~I .oe_power_up = "low";
defparam \data_b[6]~I .oe_register_mode = "none";
defparam \data_b[6]~I .oe_sync_reset = "none";
defparam \data_b[6]~I .operation_mode = "input";
defparam \data_b[6]~I .output_async_reset = "none";
defparam \data_b[6]~I .output_power_up = "low";
defparam \data_b[6]~I .output_register_mode = "none";
defparam \data_b[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_b[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_b~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_b[7]));
// synopsys translate_off
defparam \data_b[7]~I .input_async_reset = "none";
defparam \data_b[7]~I .input_power_up = "low";
defparam \data_b[7]~I .input_register_mode = "none";
defparam \data_b[7]~I .input_sync_reset = "none";
defparam \data_b[7]~I .oe_async_reset = "none";
defparam \data_b[7]~I .oe_power_up = "low";
defparam \data_b[7]~I .oe_register_mode = "none";
defparam \data_b[7]~I .oe_sync_reset = "none";
defparam \data_b[7]~I .operation_mode = "input";
defparam \data_b[7]~I .output_async_reset = "none";
defparam \data_b[7]~I .output_power_up = "low";
defparam \data_b[7]~I .output_register_mode = "none";
defparam \data_b[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y33
cycloneii_ram_block \ram1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DPTH|ABCD|BRx [7],\DPTH|ABCD|BRx [6],\DPTH|ABCD|BRx [5],\DPTH|ABCD|BRx [4],\DPTH|ABCD|BRx [3],\DPTH|ABCD|BRx [2],\DPTH|ABCD|BRx [1],\DPTH|ABCD|BRx [0]}),
	.portaaddr({\DPTH|MUX_MEM|result[7]~16_combout ,\DPTH|MUX_MEM|result[6]~14_combout ,\DPTH|MUX_MEM|result[5]~12_combout ,\DPTH|MUX_MEM|result[4]~10_combout ,\DPTH|MUX_MEM|result[3]~8_combout ,\DPTH|MUX_MEM|result[2]~6_combout ,\DPTH|MUX_MEM|result[1]~4_combout ,
\DPTH|MUX_MEM|result[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b~combout [7],\data_b~combout [6],\data_b~combout [5],\data_b~combout [4],\data_b~combout [3],\data_b~combout [2],\data_b~combout [1],\data_b~combout [0]}),
	.portbaddr({\address_b~combout [7],\address_b~combout [6],\address_b~combout [5],\address_b~combout [4],\address_b~combout [3],\address_b~combout [2],\address_b~combout [1],\address_b~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram1|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ALTSYNCRAM";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ram1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00FFFEFDFCFBFAF9F8F7F6F5F4F3F2F1F0EFEEEDECEBEAE9E8E7E6E520E3E2E1E0DFDEDDDCDBDAD9D8D7D6D5D4D3D2D1D0CFCECDCCCBCAC9C8C7C6C5C4C3C2C1C0BFBEBDBCBBBAB9B8B7B6B5B4B3B2B1B0AFAEADACABAAA9A8A7A6A5A4A3A2A1A09F9E9D9C9B9A999897969594939291908F8E8D8C8B8A898887868584838281807F7E7D7C7B7A797877767574737271706F6E6D6C6B6A696867666564636261605F5E5D5C5B5A595857565554535251504F4E4D4C4B4A494847464544434241403F3E3D3C3B3A393837363534333231302F2E2D2C2B2A292827262524232221201F1E1D1C1B1A191817161514131211100F0E05000003E30002020001590204;
// synopsys translate_on

// Location: LCFF_X27_Y33_N15
cycloneii_lcell_ff \DPTH|op2|DOUT[7] (
	.clk(\ctr|y_present.OPR2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op2|DOUT [7]));

// Location: LCCOMB_X29_Y33_N28
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[7]~1 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[7]~1_combout  = (\ctr|Selector9~0_combout  & ((\DPTH|op2|DOUT [7]) # ((\ram1|altsyncram_component|auto_generated|q_a [7] & \DPTH|MUX_ABCD_IN|result[7]~0_combout )))) # (!\ctr|Selector9~0_combout  & 
// (((\ram1|altsyncram_component|auto_generated|q_a [7] & \DPTH|MUX_ABCD_IN|result[7]~0_combout ))))

	.dataa(\ctr|Selector9~0_combout ),
	.datab(\DPTH|op2|DOUT [7]),
	.datac(\ram1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\DPTH|MUX_ABCD_IN|result[7]~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[7]~1 .lut_mask = 16'hF888;
defparam \DPTH|MUX_ABCD_IN|result[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N8
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[7]~2 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[7]~2_combout  = (\DPTH|MUX_ABCD_IN|result[7]~1_combout ) # ((!\ctr|Selector9~0_combout  & (\DPTH|ABCD|BRx [7] & \ctr|Selector8~0_combout )))

	.dataa(\ctr|Selector9~0_combout ),
	.datab(\DPTH|ABCD|BRx [7]),
	.datac(\ctr|Selector8~0_combout ),
	.datad(\DPTH|MUX_ABCD_IN|result[7]~1_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[7]~2 .lut_mask = 16'hFF40;
defparam \DPTH|MUX_ABCD_IN|result[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N16
cycloneii_lcell_comb \DPTH|ABCD|data[1][7]~feeder (
// Equation(s):
// \DPTH|ABCD|data[1][7]~feeder_combout  = \DPTH|MUX_ABCD_IN|result[7]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|MUX_ABCD_IN|result[7]~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|data[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|data[1][7]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|ABCD|data[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N17
cycloneii_lcell_ff \DPTH|ABCD|data[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|data[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[1][7]~regout ));

// Location: LCCOMB_X32_Y33_N2
cycloneii_lcell_comb \DPTH|ABCD|Mux0~0 (
// Equation(s):
// \DPTH|ABCD|Mux0~0_combout  = (\ctr|Selector5~2_combout  & (((\ctr|Selector4~1_combout )))) # (!\ctr|Selector5~2_combout  & ((\ctr|Selector4~1_combout  & ((\DPTH|ABCD|data[2][7]~regout ))) # (!\ctr|Selector4~1_combout  & (\DPTH|ABCD|data[0][7]~regout ))))

	.dataa(\DPTH|ABCD|data[0][7]~regout ),
	.datab(\ctr|Selector5~2_combout ),
	.datac(\DPTH|ABCD|data[2][7]~regout ),
	.datad(\ctr|Selector4~1_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux0~0 .lut_mask = 16'hFC22;
defparam \DPTH|ABCD|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N4
cycloneii_lcell_comb \DPTH|ABCD|Mux0~1 (
// Equation(s):
// \DPTH|ABCD|Mux0~1_combout  = (\ctr|Selector5~2_combout  & ((\DPTH|ABCD|Mux0~0_combout  & (\DPTH|ABCD|data[3][7]~regout )) # (!\DPTH|ABCD|Mux0~0_combout  & ((\DPTH|ABCD|data[1][7]~regout ))))) # (!\ctr|Selector5~2_combout  & (((\DPTH|ABCD|Mux0~0_combout 
// ))))

	.dataa(\DPTH|ABCD|data[3][7]~regout ),
	.datab(\ctr|Selector5~2_combout ),
	.datac(\DPTH|ABCD|data[1][7]~regout ),
	.datad(\DPTH|ABCD|Mux0~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux0~1 .lut_mask = 16'hBBC0;
defparam \DPTH|ABCD|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y33_N5
cycloneii_lcell_ff \DPTH|ABCD|BRy[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRy [7]));

// Location: LCCOMB_X27_Y33_N30
cycloneii_lcell_comb \DPTH|MUX_MEM|result[7]~15 (
// Equation(s):
// \DPTH|MUX_MEM|result[7]~15_combout  = (\ctr|Equal6~0_combout  & (\DPTH|op2|DOUT [7] & ((!\ctr|WideOr6~3_combout )))) # (!\ctr|Equal6~0_combout  & (((\DPTH|ABCD|BRy [7]))))

	.dataa(\DPTH|op2|DOUT [7]),
	.datab(\DPTH|ABCD|BRy [7]),
	.datac(\ctr|Equal6~0_combout ),
	.datad(\ctr|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[7]~15 .lut_mask = 16'h0CAC;
defparam \DPTH|MUX_MEM|result[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N24
cycloneii_lcell_comb \DPTH|MUX_MEM|result[7]~16 (
// Equation(s):
// \DPTH|MUX_MEM|result[7]~16_combout  = (\ctr|Equal5~3_combout  & (\DPTH|ProCnt|PC_reg|DOUT [7])) # (!\ctr|Equal5~3_combout  & ((\DPTH|MUX_MEM|result[0]~1_combout  & ((\DPTH|MUX_MEM|result[7]~15_combout ))) # (!\DPTH|MUX_MEM|result[0]~1_combout  & 
// (\DPTH|ProCnt|PC_reg|DOUT [7]))))

	.dataa(\ctr|Equal5~3_combout ),
	.datab(\DPTH|ProCnt|PC_reg|DOUT [7]),
	.datac(\DPTH|MUX_MEM|result[0]~1_combout ),
	.datad(\DPTH|MUX_MEM|result[7]~15_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[7]~16 .lut_mask = 16'hDC8C;
defparam \DPTH|MUX_MEM|result[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N19
cycloneii_lcell_ff \DPTH|op2|DOUT[5] (
	.clk(\ctr|y_present.OPR2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op2|DOUT [5]));

// Location: LCCOMB_X25_Y33_N30
cycloneii_lcell_comb \DPTH|MUX_MEM|result[5]~11 (
// Equation(s):
// \DPTH|MUX_MEM|result[5]~11_combout  = (\ctr|Equal6~0_combout  & (((\DPTH|op2|DOUT [5] & !\ctr|WideOr6~3_combout )))) # (!\ctr|Equal6~0_combout  & (\DPTH|ABCD|BRy [5]))

	.dataa(\DPTH|ABCD|BRy [5]),
	.datab(\DPTH|op2|DOUT [5]),
	.datac(\ctr|WideOr6~3_combout ),
	.datad(\ctr|Equal6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[5]~11 .lut_mask = 16'h0CAA;
defparam \DPTH|MUX_MEM|result[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N13
cycloneii_lcell_ff \DPTH|ProCnt|PC_reg|DOUT[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ProCnt|PC_reg|DOUT[5]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctr|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ProCnt|PC_reg|DOUT [5]));

// Location: LCCOMB_X25_Y33_N16
cycloneii_lcell_comb \DPTH|MUX_MEM|result[5]~12 (
// Equation(s):
// \DPTH|MUX_MEM|result[5]~12_combout  = (\ctr|Equal5~3_combout  & (((\DPTH|ProCnt|PC_reg|DOUT [5])))) # (!\ctr|Equal5~3_combout  & ((\DPTH|MUX_MEM|result[0]~1_combout  & (\DPTH|MUX_MEM|result[5]~11_combout )) # (!\DPTH|MUX_MEM|result[0]~1_combout  & 
// ((\DPTH|ProCnt|PC_reg|DOUT [5])))))

	.dataa(\ctr|Equal5~3_combout ),
	.datab(\DPTH|MUX_MEM|result[5]~11_combout ),
	.datac(\DPTH|MUX_MEM|result[0]~1_combout ),
	.datad(\DPTH|ProCnt|PC_reg|DOUT [5]),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[5]~12 .lut_mask = 16'hEF40;
defparam \DPTH|MUX_MEM|result[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N13
cycloneii_lcell_ff \DPTH|op|DOUT[2] (
	.clk(\ctr|y_present.search~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op|DOUT [2]));

// Location: LCCOMB_X24_Y33_N0
cycloneii_lcell_comb \ctr|Equal6~0 (
// Equation(s):
// \ctr|Equal6~0_combout  = (\DPTH|op|DOUT [1] & (!\DPTH|op|DOUT [2] & (!\DPTH|op|DOUT [0] & \ctr|Equal0~0_combout )))

	.dataa(\DPTH|op|DOUT [1]),
	.datab(\DPTH|op|DOUT [2]),
	.datac(\DPTH|op|DOUT [0]),
	.datad(\ctr|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ctr|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal6~0 .lut_mask = 16'h0200;
defparam \ctr|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N26
cycloneii_lcell_comb \DPTH|MUX_MEM|result[4]~9 (
// Equation(s):
// \DPTH|MUX_MEM|result[4]~9_combout  = (\ctr|Equal6~0_combout  & (((!\ctr|WideOr6~3_combout  & \DPTH|op2|DOUT [4])))) # (!\ctr|Equal6~0_combout  & (\DPTH|ABCD|BRy [4]))

	.dataa(\DPTH|ABCD|BRy [4]),
	.datab(\ctr|WideOr6~3_combout ),
	.datac(\DPTH|op2|DOUT [4]),
	.datad(\ctr|Equal6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[4]~9 .lut_mask = 16'h30AA;
defparam \DPTH|MUX_MEM|result[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N4
cycloneii_lcell_comb \DPTH|MUX_MEM|result[4]~10 (
// Equation(s):
// \DPTH|MUX_MEM|result[4]~10_combout  = (\DPTH|MUX_MEM|result[0]~1_combout  & ((\ctr|Equal5~3_combout  & (\DPTH|ProCnt|PC_reg|DOUT [4])) # (!\ctr|Equal5~3_combout  & ((\DPTH|MUX_MEM|result[4]~9_combout ))))) # (!\DPTH|MUX_MEM|result[0]~1_combout  & 
// (\DPTH|ProCnt|PC_reg|DOUT [4]))

	.dataa(\DPTH|ProCnt|PC_reg|DOUT [4]),
	.datab(\DPTH|MUX_MEM|result[4]~9_combout ),
	.datac(\DPTH|MUX_MEM|result[0]~1_combout ),
	.datad(\ctr|Equal5~3_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[4]~10 .lut_mask = 16'hAACA;
defparam \DPTH|MUX_MEM|result[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N5
cycloneii_lcell_ff \DPTH|op|DOUT[4] (
	.clk(\ctr|y_present.search~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op|DOUT [4]));

// Location: LCCOMB_X24_Y33_N30
cycloneii_lcell_comb \ctr|AB_Reg~0 (
// Equation(s):
// \ctr|AB_Reg~0_combout  = \DPTH|op|DOUT [1] $ (((\DPTH|op|DOUT [0]) # (\DPTH|op|DOUT [2])))

	.dataa(vcc),
	.datab(\DPTH|op|DOUT [0]),
	.datac(\DPTH|op|DOUT [1]),
	.datad(\DPTH|op|DOUT [2]),
	.cin(gnd),
	.combout(\ctr|AB_Reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|AB_Reg~0 .lut_mask = 16'h0F3C;
defparam \ctr|AB_Reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N14
cycloneii_lcell_comb \ctr|AB_Reg~1 (
// Equation(s):
// \ctr|AB_Reg~1_combout  = (!\DPTH|op|DOUT [3] & (!\DPTH|op|DOUT [4] & (\ctr|AB_Reg~0_combout  & \ctr|process_1~2_combout )))

	.dataa(\DPTH|op|DOUT [3]),
	.datab(\DPTH|op|DOUT [4]),
	.datac(\ctr|AB_Reg~0_combout ),
	.datad(\ctr|process_1~2_combout ),
	.cin(gnd),
	.combout(\ctr|AB_Reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|AB_Reg~1 .lut_mask = 16'h1000;
defparam \ctr|AB_Reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N0
cycloneii_lcell_comb \ctr|Selector5~0 (
// Equation(s):
// \ctr|Selector5~0_combout  = (\ctr|y_present.MOV~regout  & (\ctr|Equal7~1_combout  & (!\ctr|AB_Reg~1_combout  & \DPTH|op2|DOUT [0])))

	.dataa(\ctr|y_present.MOV~regout ),
	.datab(\ctr|Equal7~1_combout ),
	.datac(\ctr|AB_Reg~1_combout ),
	.datad(\DPTH|op2|DOUT [0]),
	.cin(gnd),
	.combout(\ctr|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector5~0 .lut_mask = 16'h0800;
defparam \ctr|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N24
cycloneii_lcell_comb \ctr|Selector5~2 (
// Equation(s):
// \ctr|Selector5~2_combout  = (\ctr|Selector5~0_combout ) # ((\DPTH|op1|DOUT [0] & ((\ctr|Selector5~1_combout ) # (\ctr|Selector10~0_combout ))))

	.dataa(\ctr|Selector5~1_combout ),
	.datab(\ctr|Selector10~0_combout ),
	.datac(\DPTH|op1|DOUT [0]),
	.datad(\ctr|Selector5~0_combout ),
	.cin(gnd),
	.combout(\ctr|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector5~2 .lut_mask = 16'hFFE0;
defparam \ctr|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N19
cycloneii_lcell_ff \DPTH|ABCD|data[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[3]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[0][3]~regout ));

// Location: LCCOMB_X30_Y33_N18
cycloneii_lcell_comb \DPTH|ABCD|Mux4~0 (
// Equation(s):
// \DPTH|ABCD|Mux4~0_combout  = (\ctr|Selector4~1_combout  & ((\DPTH|ABCD|data[2][3]~regout ) # ((\ctr|Selector5~2_combout )))) # (!\ctr|Selector4~1_combout  & (((\DPTH|ABCD|data[0][3]~regout  & !\ctr|Selector5~2_combout ))))

	.dataa(\DPTH|ABCD|data[2][3]~regout ),
	.datab(\ctr|Selector4~1_combout ),
	.datac(\DPTH|ABCD|data[0][3]~regout ),
	.datad(\ctr|Selector5~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux4~0 .lut_mask = 16'hCCB8;
defparam \DPTH|ABCD|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N6
cycloneii_lcell_comb \DPTH|ABCD|Mux4~1 (
// Equation(s):
// \DPTH|ABCD|Mux4~1_combout  = (\ctr|Selector5~2_combout  & ((\DPTH|ABCD|Mux4~0_combout  & ((\DPTH|ABCD|data[3][3]~regout ))) # (!\DPTH|ABCD|Mux4~0_combout  & (\DPTH|ABCD|data[1][3]~regout )))) # (!\ctr|Selector5~2_combout  & (((\DPTH|ABCD|Mux4~0_combout 
// ))))

	.dataa(\DPTH|ABCD|data[1][3]~regout ),
	.datab(\ctr|Selector5~2_combout ),
	.datac(\DPTH|ABCD|data[3][3]~regout ),
	.datad(\DPTH|ABCD|Mux4~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux4~1 .lut_mask = 16'hF388;
defparam \DPTH|ABCD|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N7
cycloneii_lcell_ff \DPTH|ABCD|BRy[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRy [3]));

// Location: LCCOMB_X27_Y33_N0
cycloneii_lcell_comb \DPTH|MUX_MEM|result[3]~7 (
// Equation(s):
// \DPTH|MUX_MEM|result[3]~7_combout  = (\ctr|Equal6~0_combout  & (!\ctr|WideOr6~3_combout  & ((\DPTH|op2|DOUT [3])))) # (!\ctr|Equal6~0_combout  & (((\DPTH|ABCD|BRy [3]))))

	.dataa(\ctr|WideOr6~3_combout ),
	.datab(\DPTH|ABCD|BRy [3]),
	.datac(\DPTH|op2|DOUT [3]),
	.datad(\ctr|Equal6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[3]~7 .lut_mask = 16'h50CC;
defparam \DPTH|MUX_MEM|result[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N6
cycloneii_lcell_comb \DPTH|MUX_MEM|result[3]~8 (
// Equation(s):
// \DPTH|MUX_MEM|result[3]~8_combout  = (\ctr|Equal5~3_combout  & (\DPTH|ProCnt|PC_reg|DOUT [3])) # (!\ctr|Equal5~3_combout  & ((\DPTH|MUX_MEM|result[0]~1_combout  & ((\DPTH|MUX_MEM|result[3]~7_combout ))) # (!\DPTH|MUX_MEM|result[0]~1_combout  & 
// (\DPTH|ProCnt|PC_reg|DOUT [3]))))

	.dataa(\ctr|Equal5~3_combout ),
	.datab(\DPTH|ProCnt|PC_reg|DOUT [3]),
	.datac(\DPTH|MUX_MEM|result[0]~1_combout ),
	.datad(\DPTH|MUX_MEM|result[3]~7_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[3]~8 .lut_mask = 16'hDC8C;
defparam \DPTH|MUX_MEM|result[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N15
cycloneii_lcell_ff \DPTH|op|DOUT[1] (
	.clk(\ctr|y_present.search~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op|DOUT [1]));

// Location: LCCOMB_X22_Y33_N18
cycloneii_lcell_comb \ctr|process_1~14 (
// Equation(s):
// \ctr|process_1~14_combout  = (\DPTH|op|DOUT [4] & \DPTH|op|DOUT [1])

	.dataa(\DPTH|op|DOUT [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|op|DOUT [1]),
	.cin(gnd),
	.combout(\ctr|process_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~14 .lut_mask = 16'hAA00;
defparam \ctr|process_1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N0
cycloneii_lcell_comb \ctr|process_1~12 (
// Equation(s):
// \ctr|process_1~12_combout  = ((!\DPTH|op|DOUT [5] & !\DPTH|op|DOUT [0])) # (!\DPTH|op|DOUT [6])

	.dataa(\DPTH|op|DOUT [5]),
	.datab(\DPTH|op|DOUT [0]),
	.datac(vcc),
	.datad(\DPTH|op|DOUT [6]),
	.cin(gnd),
	.combout(\ctr|process_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~12 .lut_mask = 16'h11FF;
defparam \ctr|process_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N8
cycloneii_lcell_comb \ctr|process_1~13 (
// Equation(s):
// \ctr|process_1~13_combout  = (\DPTH|op|DOUT [3] & (!\DPTH|op|DOUT [6] & ((\DPTH|op|DOUT [2])))) # (!\DPTH|op|DOUT [3] & (((\ctr|process_1~12_combout  & !\DPTH|op|DOUT [2]))))

	.dataa(\DPTH|op|DOUT [6]),
	.datab(\ctr|process_1~12_combout ),
	.datac(\DPTH|op|DOUT [3]),
	.datad(\DPTH|op|DOUT [2]),
	.cin(gnd),
	.combout(\ctr|process_1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~13 .lut_mask = 16'h500C;
defparam \ctr|process_1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N28
cycloneii_lcell_comb \ctr|Equal0~2 (
// Equation(s):
// \ctr|Equal0~2_combout  = (!\DPTH|op|DOUT [2] & (!\DPTH|op|DOUT [0] & !\DPTH|op|DOUT [1]))

	.dataa(\DPTH|op|DOUT [2]),
	.datab(vcc),
	.datac(\DPTH|op|DOUT [0]),
	.datad(\DPTH|op|DOUT [1]),
	.cin(gnd),
	.combout(\ctr|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal0~2 .lut_mask = 16'h0005;
defparam \ctr|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N12
cycloneii_lcell_comb \ctr|process_1~10 (
// Equation(s):
// \ctr|process_1~10_combout  = (\DPTH|op|DOUT [3] & ((\ctr|Equal0~2_combout ) # (\DPTH|op|DOUT [4] $ (!\DPTH|op|DOUT [2])))) # (!\DPTH|op|DOUT [3] & (((\DPTH|op|DOUT [2])) # (!\DPTH|op|DOUT [4])))

	.dataa(\DPTH|op|DOUT [3]),
	.datab(\DPTH|op|DOUT [4]),
	.datac(\DPTH|op|DOUT [2]),
	.datad(\ctr|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ctr|process_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~10 .lut_mask = 16'hFBD3;
defparam \ctr|process_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N26
cycloneii_lcell_comb \ctr|process_1~11 (
// Equation(s):
// \ctr|process_1~11_combout  = (\DPTH|op|DOUT [5] & (\ctr|process_1~10_combout  & !\DPTH|op|DOUT [6]))

	.dataa(\DPTH|op|DOUT [5]),
	.datab(vcc),
	.datac(\ctr|process_1~10_combout ),
	.datad(\DPTH|op|DOUT [6]),
	.cin(gnd),
	.combout(\ctr|process_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~11 .lut_mask = 16'h00A0;
defparam \ctr|process_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N6
cycloneii_lcell_comb \ctr|Selector1~0 (
// Equation(s):
// \ctr|Selector1~0_combout  = (!\DPTH|op|DOUT [7] & ((\ctr|process_1~11_combout ) # ((\ctr|process_1~14_combout  & \ctr|process_1~13_combout ))))

	.dataa(\DPTH|op|DOUT [7]),
	.datab(\ctr|process_1~14_combout ),
	.datac(\ctr|process_1~13_combout ),
	.datad(\ctr|process_1~11_combout ),
	.cin(gnd),
	.combout(\ctr|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector1~0 .lut_mask = 16'h5540;
defparam \ctr|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N16
cycloneii_lcell_comb \ctr|Selector1~1 (
// Equation(s):
// \ctr|Selector1~1_combout  = (\ctr|y_present.decoding~regout  & (!\ctr|Equal1~1_combout  & ((!\ctr|Equal0~2_combout ) # (!\ctr|Equal0~0_combout ))))

	.dataa(\ctr|Equal0~0_combout ),
	.datab(\ctr|Equal0~2_combout ),
	.datac(\ctr|y_present.decoding~regout ),
	.datad(\ctr|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ctr|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector1~1 .lut_mask = 16'h0070;
defparam \ctr|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N18
cycloneii_lcell_comb \ctr|Equal0~1 (
// Equation(s):
// \ctr|Equal0~1_combout  = (!\DPTH|op|DOUT [2] & !\DPTH|op|DOUT [1])

	.dataa(\DPTH|op|DOUT [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|op|DOUT [1]),
	.cin(gnd),
	.combout(\ctr|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal0~1 .lut_mask = 16'h0055;
defparam \ctr|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N14
cycloneii_lcell_comb \ctr|process_1~4 (
// Equation(s):
// \ctr|process_1~4_combout  = (\DPTH|op|DOUT [5] & (\ctr|process_1~3_combout  & (\DPTH|op|DOUT [6] & \ctr|Equal0~1_combout )))

	.dataa(\DPTH|op|DOUT [5]),
	.datab(\ctr|process_1~3_combout ),
	.datac(\DPTH|op|DOUT [6]),
	.datad(\ctr|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ctr|process_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~4 .lut_mask = 16'h8000;
defparam \ctr|process_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y33_N1
cycloneii_lcell_ff \DPTH|op|DOUT[7] (
	.clk(\ctr|y_present.search~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op|DOUT [7]));

// Location: LCCOMB_X24_Y33_N14
cycloneii_lcell_comb \ctr|Equal5~2 (
// Equation(s):
// \ctr|Equal5~2_combout  = (\DPTH|op|DOUT [0] & (!\DPTH|op|DOUT [1] & !\DPTH|op|DOUT [2]))

	.dataa(vcc),
	.datab(\DPTH|op|DOUT [0]),
	.datac(\DPTH|op|DOUT [1]),
	.datad(\DPTH|op|DOUT [2]),
	.cin(gnd),
	.combout(\ctr|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal5~2 .lut_mask = 16'h000C;
defparam \ctr|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N2
cycloneii_lcell_comb \ctr|process_1~6 (
// Equation(s):
// \ctr|process_1~6_combout  = (!\DPTH|op|DOUT [4] & (!\ctr|Equal5~2_combout  & !\DPTH|op|DOUT [6]))

	.dataa(\DPTH|op|DOUT [4]),
	.datab(vcc),
	.datac(\ctr|Equal5~2_combout ),
	.datad(\DPTH|op|DOUT [6]),
	.cin(gnd),
	.combout(\ctr|process_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~6 .lut_mask = 16'h0005;
defparam \ctr|process_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N24
cycloneii_lcell_comb \ctr|process_1~5 (
// Equation(s):
// \ctr|process_1~5_combout  = (\DPTH|op|DOUT [6] & ((\DPTH|op|DOUT [3]) # ((\DPTH|op|DOUT [4] & \DPTH|op|DOUT [0]))))

	.dataa(\DPTH|op|DOUT [4]),
	.datab(\DPTH|op|DOUT [3]),
	.datac(\DPTH|op|DOUT [0]),
	.datad(\DPTH|op|DOUT [6]),
	.cin(gnd),
	.combout(\ctr|process_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~5 .lut_mask = 16'hEC00;
defparam \ctr|process_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N8
cycloneii_lcell_comb \ctr|process_1~8 (
// Equation(s):
// \ctr|process_1~8_combout  = (\ctr|process_1~6_combout ) # ((\ctr|process_1~5_combout ) # ((\ctr|process_1~7_combout  & !\DPTH|op|DOUT [3])))

	.dataa(\ctr|process_1~7_combout ),
	.datab(\DPTH|op|DOUT [3]),
	.datac(\ctr|process_1~6_combout ),
	.datad(\ctr|process_1~5_combout ),
	.cin(gnd),
	.combout(\ctr|process_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~8 .lut_mask = 16'hFFF2;
defparam \ctr|process_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N10
cycloneii_lcell_comb \ctr|process_1~9 (
// Equation(s):
// \ctr|process_1~9_combout  = (!\DPTH|op|DOUT [7] & ((\ctr|process_1~4_combout ) # ((!\DPTH|op|DOUT [5] & \ctr|process_1~8_combout ))))

	.dataa(\DPTH|op|DOUT [5]),
	.datab(\ctr|process_1~4_combout ),
	.datac(\DPTH|op|DOUT [7]),
	.datad(\ctr|process_1~8_combout ),
	.cin(gnd),
	.combout(\ctr|process_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~9 .lut_mask = 16'h0D0C;
defparam \ctr|process_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N12
cycloneii_lcell_comb \ctr|Selector1~2 (
// Equation(s):
// \ctr|Selector1~2_combout  = (\ctr|process_1~9_combout  & (\ctr|y_present.OPR_2~regout )) # (!\ctr|process_1~9_combout  & (((\ctr|Selector1~0_combout  & \ctr|Selector1~1_combout ))))

	.dataa(\ctr|y_present.OPR_2~regout ),
	.datab(\ctr|Selector1~0_combout ),
	.datac(\ctr|Selector1~1_combout ),
	.datad(\ctr|process_1~9_combout ),
	.cin(gnd),
	.combout(\ctr|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector1~2 .lut_mask = 16'hAAC0;
defparam \ctr|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N13
cycloneii_lcell_ff \ctr|y_present.OPR2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|Selector1~2_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.OPR2~regout ));

// Location: LCCOMB_X22_Y33_N12
cycloneii_lcell_comb \ctr|Selector3~0 (
// Equation(s):
// \ctr|Selector3~0_combout  = (\ctr|y_present.OPR2~regout ) # ((\ctr|y_present.OPR_2~regout  & !\ctr|process_1~9_combout ))

	.dataa(\ctr|y_present.OPR_2~regout ),
	.datab(vcc),
	.datac(\ctr|y_present.OPR2~regout ),
	.datad(\ctr|process_1~9_combout ),
	.cin(gnd),
	.combout(\ctr|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector3~0 .lut_mask = 16'hF0FA;
defparam \ctr|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y33_N13
cycloneii_lcell_ff \ctr|y_present.EXE (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.EXE~regout ));

// Location: LCCOMB_X22_Y33_N10
cycloneii_lcell_comb \ctr|process_1~15 (
// Equation(s):
// \ctr|process_1~15_combout  = (!\DPTH|op|DOUT [4] & (\ctr|process_1~2_combout  & (\DPTH|op|DOUT [3] $ (!\ctr|Equal0~2_combout ))))

	.dataa(\DPTH|op|DOUT [4]),
	.datab(\DPTH|op|DOUT [3]),
	.datac(\ctr|process_1~2_combout ),
	.datad(\ctr|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ctr|process_1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~15 .lut_mask = 16'h4010;
defparam \ctr|process_1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N20
cycloneii_lcell_comb \ctr|y_next.MOV~0 (
// Equation(s):
// \ctr|y_next.MOV~0_combout  = (\ctr|y_present.EXE~regout  & \ctr|process_1~15_combout )

	.dataa(vcc),
	.datab(\ctr|y_present.EXE~regout ),
	.datac(\ctr|process_1~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctr|y_next.MOV~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_next.MOV~0 .lut_mask = 16'hC0C0;
defparam \ctr|y_next.MOV~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N21
cycloneii_lcell_ff \ctr|y_present.MOV (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|y_next.MOV~0_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.MOV~regout ));

// Location: LCFF_X24_Y33_N25
cycloneii_lcell_ff \ctr|y_present.MOV2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctr|y_present.MOV~regout ),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.MOV2~regout ));

// Location: LCCOMB_X24_Y33_N16
cycloneii_lcell_comb \ctr|AB_Reg~2 (
// Equation(s):
// \ctr|AB_Reg~2_combout  = \DPTH|op|DOUT [2] $ (((\DPTH|op|DOUT [0]) # (\DPTH|op|DOUT [1])))

	.dataa(vcc),
	.datab(\DPTH|op|DOUT [0]),
	.datac(\DPTH|op|DOUT [1]),
	.datad(\DPTH|op|DOUT [2]),
	.cin(gnd),
	.combout(\ctr|AB_Reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|AB_Reg~2 .lut_mask = 16'h03FC;
defparam \ctr|AB_Reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N22
cycloneii_lcell_comb \ctr|AB_Reg~3 (
// Equation(s):
// \ctr|AB_Reg~3_combout  = (!\DPTH|op|DOUT [3] & (!\DPTH|op|DOUT [4] & (\ctr|AB_Reg~2_combout  & \ctr|process_1~2_combout )))

	.dataa(\DPTH|op|DOUT [3]),
	.datab(\DPTH|op|DOUT [4]),
	.datac(\ctr|AB_Reg~2_combout ),
	.datad(\ctr|process_1~2_combout ),
	.cin(gnd),
	.combout(\ctr|AB_Reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|AB_Reg~3 .lut_mask = 16'h1000;
defparam \ctr|AB_Reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N8
cycloneii_lcell_comb \ctr|Selector10~0 (
// Equation(s):
// \ctr|Selector10~0_combout  = (\ctr|y_present.MOV2~regout  & \ctr|AB_Reg~3_combout )

	.dataa(vcc),
	.datab(\ctr|y_present.MOV2~regout ),
	.datac(vcc),
	.datad(\ctr|AB_Reg~3_combout ),
	.cin(gnd),
	.combout(\ctr|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector10~0 .lut_mask = 16'hCC00;
defparam \ctr|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y33_N23
cycloneii_lcell_ff \DPTH|op1|DOUT[1] (
	.clk(\ctr|y_present.OPR~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op1|DOUT [1]));

// Location: LCCOMB_X25_Y33_N12
cycloneii_lcell_comb \ctr|Selector4~0 (
// Equation(s):
// \ctr|Selector4~0_combout  = (\ctr|y_present.MOV~regout  & (!\ctr|AB_Reg~1_combout  & (\DPTH|op2|DOUT [1] & \ctr|Equal7~1_combout )))

	.dataa(\ctr|y_present.MOV~regout ),
	.datab(\ctr|AB_Reg~1_combout ),
	.datac(\DPTH|op2|DOUT [1]),
	.datad(\ctr|Equal7~1_combout ),
	.cin(gnd),
	.combout(\ctr|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector4~0 .lut_mask = 16'h2000;
defparam \ctr|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N22
cycloneii_lcell_comb \ctr|Selector4~1 (
// Equation(s):
// \ctr|Selector4~1_combout  = (\ctr|Selector4~0_combout ) # ((\DPTH|op1|DOUT [1] & ((\ctr|Selector5~1_combout ) # (\ctr|Selector10~0_combout ))))

	.dataa(\ctr|Selector5~1_combout ),
	.datab(\ctr|Selector10~0_combout ),
	.datac(\DPTH|op1|DOUT [1]),
	.datad(\ctr|Selector4~0_combout ),
	.cin(gnd),
	.combout(\ctr|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector4~1 .lut_mask = 16'hFFE0;
defparam \ctr|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N20
cycloneii_lcell_comb \DPTH|ABCD|Decoder0~1 (
// Equation(s):
// \DPTH|ABCD|Decoder0~1_combout  = (\ctr|Selector10~1_combout  & (\ctr|Selector4~1_combout  & !\ctr|Selector5~2_combout ))

	.dataa(\ctr|Selector10~1_combout ),
	.datab(\ctr|Selector4~1_combout ),
	.datac(vcc),
	.datad(\ctr|Selector5~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Decoder0~1 .lut_mask = 16'h0088;
defparam \DPTH|ABCD|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y33_N29
cycloneii_lcell_ff \DPTH|ABCD|data[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|data[2][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[2][2]~regout ));

// Location: LCCOMB_X31_Y33_N14
cycloneii_lcell_comb \DPTH|ABCD|data[1][2]~feeder (
// Equation(s):
// \DPTH|ABCD|data[1][2]~feeder_combout  = \DPTH|MUX_ABCD_IN|result[2]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|MUX_ABCD_IN|result[2]~12_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|data[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|data[1][2]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|ABCD|data[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N15
cycloneii_lcell_ff \DPTH|ABCD|data[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|data[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[1][2]~regout ));

// Location: LCCOMB_X31_Y33_N12
cycloneii_lcell_comb \DPTH|ABCD|Mux13~0 (
// Equation(s):
// \DPTH|ABCD|Mux13~0_combout  = (\ctr|Selector6~0_combout  & (((\ctr|Selector7~1_combout )))) # (!\ctr|Selector6~0_combout  & ((\ctr|Selector7~1_combout  & ((\DPTH|ABCD|data[1][2]~regout ))) # (!\ctr|Selector7~1_combout  & (\DPTH|ABCD|data[0][2]~regout ))))

	.dataa(\DPTH|ABCD|data[0][2]~regout ),
	.datab(\DPTH|ABCD|data[1][2]~regout ),
	.datac(\ctr|Selector6~0_combout ),
	.datad(\ctr|Selector7~1_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux13~0 .lut_mask = 16'hFC0A;
defparam \DPTH|ABCD|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N22
cycloneii_lcell_comb \DPTH|ABCD|Mux13~1 (
// Equation(s):
// \DPTH|ABCD|Mux13~1_combout  = (\ctr|Selector6~0_combout  & ((\DPTH|ABCD|Mux13~0_combout  & (\DPTH|ABCD|data[3][2]~regout )) # (!\DPTH|ABCD|Mux13~0_combout  & ((\DPTH|ABCD|data[2][2]~regout ))))) # (!\ctr|Selector6~0_combout  & 
// (((\DPTH|ABCD|Mux13~0_combout ))))

	.dataa(\DPTH|ABCD|data[3][2]~regout ),
	.datab(\DPTH|ABCD|data[2][2]~regout ),
	.datac(\ctr|Selector6~0_combout ),
	.datad(\DPTH|ABCD|Mux13~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux13~1 .lut_mask = 16'hAFC0;
defparam \DPTH|ABCD|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y33_N23
cycloneii_lcell_ff \DPTH|ABCD|BRx[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux13~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRx [2]));

// Location: LCCOMB_X27_Y33_N2
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[2]~11 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[2]~11_combout  = (\DPTH|op2|DOUT [2] & ((\ctr|Selector9~0_combout ) # ((\DPTH|MUX_ABCD_IN|result[7]~0_combout  & \ram1|altsyncram_component|auto_generated|q_a [2])))) # (!\DPTH|op2|DOUT [2] & 
// (((\DPTH|MUX_ABCD_IN|result[7]~0_combout  & \ram1|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DPTH|op2|DOUT [2]),
	.datab(\ctr|Selector9~0_combout ),
	.datac(\DPTH|MUX_ABCD_IN|result[7]~0_combout ),
	.datad(\ram1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[2]~11 .lut_mask = 16'hF888;
defparam \DPTH|MUX_ABCD_IN|result[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N30
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[2]~12 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[2]~12_combout  = (\DPTH|MUX_ABCD_IN|result[2]~11_combout ) # ((!\ctr|Selector9~0_combout  & (\DPTH|ABCD|BRx [2] & \ctr|Selector8~0_combout )))

	.dataa(\ctr|Selector9~0_combout ),
	.datab(\DPTH|ABCD|BRx [2]),
	.datac(\ctr|Selector8~0_combout ),
	.datad(\DPTH|MUX_ABCD_IN|result[2]~11_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[2]~12 .lut_mask = 16'hFF40;
defparam \DPTH|MUX_ABCD_IN|result[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y33_N31
cycloneii_lcell_ff \DPTH|ABCD|data[3][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|MUX_ABCD_IN|result[2]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[3][2]~regout ));

// Location: LCFF_X30_Y33_N21
cycloneii_lcell_ff \DPTH|ABCD|data[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[2]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[0][2]~regout ));

// Location: LCCOMB_X30_Y33_N20
cycloneii_lcell_comb \DPTH|ABCD|Mux5~0 (
// Equation(s):
// \DPTH|ABCD|Mux5~0_combout  = (\ctr|Selector4~1_combout  & (((\ctr|Selector5~2_combout )))) # (!\ctr|Selector4~1_combout  & ((\ctr|Selector5~2_combout  & (\DPTH|ABCD|data[1][2]~regout )) # (!\ctr|Selector5~2_combout  & ((\DPTH|ABCD|data[0][2]~regout )))))

	.dataa(\DPTH|ABCD|data[1][2]~regout ),
	.datab(\ctr|Selector4~1_combout ),
	.datac(\DPTH|ABCD|data[0][2]~regout ),
	.datad(\ctr|Selector5~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux5~0 .lut_mask = 16'hEE30;
defparam \DPTH|ABCD|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N4
cycloneii_lcell_comb \DPTH|ABCD|Mux5~1 (
// Equation(s):
// \DPTH|ABCD|Mux5~1_combout  = (\ctr|Selector4~1_combout  & ((\DPTH|ABCD|Mux5~0_combout  & (\DPTH|ABCD|data[3][2]~regout )) # (!\DPTH|ABCD|Mux5~0_combout  & ((\DPTH|ABCD|data[2][2]~regout ))))) # (!\ctr|Selector4~1_combout  & (((\DPTH|ABCD|Mux5~0_combout 
// ))))

	.dataa(\ctr|Selector4~1_combout ),
	.datab(\DPTH|ABCD|data[3][2]~regout ),
	.datac(\DPTH|ABCD|Mux5~0_combout ),
	.datad(\DPTH|ABCD|data[2][2]~regout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux5~1 .lut_mask = 16'hDAD0;
defparam \DPTH|ABCD|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N5
cycloneii_lcell_ff \DPTH|ABCD|BRy[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux5~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRy [2]));

// Location: LCFF_X27_Y33_N23
cycloneii_lcell_ff \DPTH|op2|DOUT[2] (
	.clk(\ctr|y_present.OPR2~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op2|DOUT [2]));

// Location: LCCOMB_X27_Y33_N22
cycloneii_lcell_comb \DPTH|MUX_MEM|result[2]~5 (
// Equation(s):
// \DPTH|MUX_MEM|result[2]~5_combout  = (\ctr|Equal6~0_combout  & (!\ctr|WideOr6~3_combout  & ((\DPTH|op2|DOUT [2])))) # (!\ctr|Equal6~0_combout  & (((\DPTH|ABCD|BRy [2]))))

	.dataa(\ctr|WideOr6~3_combout ),
	.datab(\DPTH|ABCD|BRy [2]),
	.datac(\DPTH|op2|DOUT [2]),
	.datad(\ctr|Equal6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[2]~5 .lut_mask = 16'h50CC;
defparam \DPTH|MUX_MEM|result[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N20
cycloneii_lcell_comb \DPTH|MUX_MEM|result[2]~6 (
// Equation(s):
// \DPTH|MUX_MEM|result[2]~6_combout  = (\ctr|Equal5~3_combout  & (((\DPTH|ProCnt|PC_reg|DOUT [2])))) # (!\ctr|Equal5~3_combout  & ((\DPTH|MUX_MEM|result[0]~1_combout  & ((\DPTH|MUX_MEM|result[2]~5_combout ))) # (!\DPTH|MUX_MEM|result[0]~1_combout  & 
// (\DPTH|ProCnt|PC_reg|DOUT [2]))))

	.dataa(\ctr|Equal5~3_combout ),
	.datab(\DPTH|MUX_MEM|result[0]~1_combout ),
	.datac(\DPTH|ProCnt|PC_reg|DOUT [2]),
	.datad(\DPTH|MUX_MEM|result[2]~5_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[2]~6 .lut_mask = 16'hF4B0;
defparam \DPTH|MUX_MEM|result[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N27
cycloneii_lcell_ff \DPTH|op|DOUT[3] (
	.clk(\ctr|y_present.search~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op|DOUT [3]));

// Location: LCCOMB_X24_Y33_N4
cycloneii_lcell_comb \ctr|Equal7~0 (
// Equation(s):
// \ctr|Equal7~0_combout  = (!\DPTH|op|DOUT [3] & (!\DPTH|op|DOUT [4] & !\DPTH|op|DOUT [2]))

	.dataa(vcc),
	.datab(\DPTH|op|DOUT [3]),
	.datac(\DPTH|op|DOUT [4]),
	.datad(\DPTH|op|DOUT [2]),
	.cin(gnd),
	.combout(\ctr|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal7~0 .lut_mask = 16'h0003;
defparam \ctr|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N28
cycloneii_lcell_comb \ctr|Equal7~1 (
// Equation(s):
// \ctr|Equal7~1_combout  = (\DPTH|op|DOUT [1] & (\DPTH|op|DOUT [0] & (\ctr|Equal7~0_combout  & \ctr|process_1~2_combout )))

	.dataa(\DPTH|op|DOUT [1]),
	.datab(\DPTH|op|DOUT [0]),
	.datac(\ctr|Equal7~0_combout ),
	.datad(\ctr|process_1~2_combout ),
	.cin(gnd),
	.combout(\ctr|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal7~1 .lut_mask = 16'h8000;
defparam \ctr|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N2
cycloneii_lcell_comb \DPTH|MUX_MEM|result[0]~1 (
// Equation(s):
// \DPTH|MUX_MEM|result[0]~1_combout  = (\ctr|y_present.MOV~regout  & ((\ctr|Equal7~1_combout ) # ((\ctr|Equal9~0_combout ) # (\ctr|Equal6~0_combout ))))

	.dataa(\ctr|y_present.MOV~regout ),
	.datab(\ctr|Equal7~1_combout ),
	.datac(\ctr|Equal9~0_combout ),
	.datad(\ctr|Equal6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[0]~1 .lut_mask = 16'hAAA8;
defparam \DPTH|MUX_MEM|result[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N20
cycloneii_lcell_comb \DPTH|MUX_MEM|result[1]~3 (
// Equation(s):
// \DPTH|MUX_MEM|result[1]~3_combout  = (\ctr|Equal6~0_combout  & (((\DPTH|op2|DOUT [1] & !\ctr|WideOr6~3_combout )))) # (!\ctr|Equal6~0_combout  & (\DPTH|ABCD|BRy [1]))

	.dataa(\DPTH|ABCD|BRy [1]),
	.datab(\DPTH|op2|DOUT [1]),
	.datac(\ctr|WideOr6~3_combout ),
	.datad(\ctr|Equal6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[1]~3 .lut_mask = 16'h0CAA;
defparam \DPTH|MUX_MEM|result[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N2
cycloneii_lcell_comb \DPTH|MUX_MEM|result[1]~4 (
// Equation(s):
// \DPTH|MUX_MEM|result[1]~4_combout  = (\ctr|Equal5~3_combout  & (((\DPTH|ProCnt|PC_reg|DOUT [1])))) # (!\ctr|Equal5~3_combout  & ((\DPTH|MUX_MEM|result[0]~1_combout  & (\DPTH|MUX_MEM|result[1]~3_combout )) # (!\DPTH|MUX_MEM|result[0]~1_combout  & 
// ((\DPTH|ProCnt|PC_reg|DOUT [1])))))

	.dataa(\ctr|Equal5~3_combout ),
	.datab(\DPTH|MUX_MEM|result[0]~1_combout ),
	.datac(\DPTH|MUX_MEM|result[1]~3_combout ),
	.datad(\DPTH|ProCnt|PC_reg|DOUT [1]),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[1]~4 .lut_mask = 16'hFB40;
defparam \DPTH|MUX_MEM|result[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y33_N1
cycloneii_lcell_ff \DPTH|op|DOUT[0] (
	.clk(\ctr|y_present.search~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op|DOUT [0]));

// Location: LCCOMB_X22_Y33_N20
cycloneii_lcell_comb \ctr|Equal1~0 (
// Equation(s):
// \ctr|Equal1~0_combout  = (!\DPTH|op|DOUT [7] & (\DPTH|op|DOUT [3] & (!\DPTH|op|DOUT [6] & \DPTH|op|DOUT [4])))

	.dataa(\DPTH|op|DOUT [7]),
	.datab(\DPTH|op|DOUT [3]),
	.datac(\DPTH|op|DOUT [6]),
	.datad(\DPTH|op|DOUT [4]),
	.cin(gnd),
	.combout(\ctr|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal1~0 .lut_mask = 16'h0400;
defparam \ctr|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N22
cycloneii_lcell_comb \ctr|Equal1~1 (
// Equation(s):
// \ctr|Equal1~1_combout  = (\DPTH|op|DOUT [5] & (\DPTH|op|DOUT [0] & (\ctr|Equal1~0_combout  & \ctr|Equal0~1_combout )))

	.dataa(\DPTH|op|DOUT [5]),
	.datab(\DPTH|op|DOUT [0]),
	.datac(\ctr|Equal1~0_combout ),
	.datad(\ctr|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ctr|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal1~1 .lut_mask = 16'h8000;
defparam \ctr|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N0
cycloneii_lcell_comb \ctr|y_next.RET~0 (
// Equation(s):
// \ctr|y_next.RET~0_combout  = (\ctr|y_present.decoding~regout  & \ctr|Equal1~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctr|y_present.decoding~regout ),
	.datad(\ctr|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ctr|y_next.RET~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_next.RET~0 .lut_mask = 16'hF000;
defparam \ctr|y_next.RET~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N1
cycloneii_lcell_ff \ctr|y_present.RET (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|y_next.RET~0_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.RET~regout ));

// Location: LCFF_X23_Y33_N21
cycloneii_lcell_ff \DPTH|op|DOUT[5] (
	.clk(\ctr|y_present.search~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op|DOUT [5]));

// Location: LCCOMB_X22_Y33_N26
cycloneii_lcell_comb \ctr|process_1~20 (
// Equation(s):
// \ctr|process_1~20_combout  = (!\DPTH|op|DOUT [5] & (((!\DPTH|op|DOUT [3]) # (!\DPTH|op|DOUT [2])) # (!\DPTH|op|DOUT [1])))

	.dataa(\DPTH|op|DOUT [1]),
	.datab(\DPTH|op|DOUT [2]),
	.datac(\DPTH|op|DOUT [3]),
	.datad(\DPTH|op|DOUT [5]),
	.cin(gnd),
	.combout(\ctr|process_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~20 .lut_mask = 16'h007F;
defparam \ctr|process_1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N0
cycloneii_lcell_comb \ctr|process_1~22 (
// Equation(s):
// \ctr|process_1~22_combout  = (\ctr|process_1~21_combout ) # ((\DPTH|op|DOUT [6]) # ((\DPTH|op|DOUT [7]) # (\ctr|process_1~20_combout )))

	.dataa(\ctr|process_1~21_combout ),
	.datab(\DPTH|op|DOUT [6]),
	.datac(\DPTH|op|DOUT [7]),
	.datad(\ctr|process_1~20_combout ),
	.cin(gnd),
	.combout(\ctr|process_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~22 .lut_mask = 16'hFFFE;
defparam \ctr|process_1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N30
cycloneii_lcell_comb \ctr|process_1~18 (
// Equation(s):
// \ctr|process_1~18_combout  = (\DPTH|op|DOUT [4] & (!\DPTH|op|DOUT [6] & (!\DPTH|op|DOUT [7] & !\DPTH|op|DOUT [5])))

	.dataa(\DPTH|op|DOUT [4]),
	.datab(\DPTH|op|DOUT [6]),
	.datac(\DPTH|op|DOUT [7]),
	.datad(\DPTH|op|DOUT [5]),
	.cin(gnd),
	.combout(\ctr|process_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~18 .lut_mask = 16'h0002;
defparam \ctr|process_1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N24
cycloneii_lcell_comb \ctr|process_1~19 (
// Equation(s):
// \ctr|process_1~19_combout  = (\DPTH|op|DOUT [2] & (!\DPTH|op|DOUT [3] & \ctr|process_1~18_combout ))

	.dataa(vcc),
	.datab(\DPTH|op|DOUT [2]),
	.datac(\DPTH|op|DOUT [3]),
	.datad(\ctr|process_1~18_combout ),
	.cin(gnd),
	.combout(\ctr|process_1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~19 .lut_mask = 16'h0C00;
defparam \ctr|process_1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N18
cycloneii_lcell_comb \ctr|Selector2~0 (
// Equation(s):
// \ctr|Selector2~0_combout  = (\ctr|y_next.CMP~15_combout  & (!\ctr|process_1~15_combout  & (\ctr|process_1~22_combout  & !\ctr|process_1~19_combout )))

	.dataa(\ctr|y_next.CMP~15_combout ),
	.datab(\ctr|process_1~15_combout ),
	.datac(\ctr|process_1~22_combout ),
	.datad(\ctr|process_1~19_combout ),
	.cin(gnd),
	.combout(\ctr|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector2~0 .lut_mask = 16'h0020;
defparam \ctr|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N14
cycloneii_lcell_comb \ctr|Selector2~1 (
// Equation(s):
// \ctr|Selector2~1_combout  = (\ctr|Selector2~0_combout ) # ((!\ctr|Selector1~0_combout  & (\ctr|Selector1~1_combout  & !\ctr|process_1~9_combout )))

	.dataa(\ctr|Selector1~0_combout ),
	.datab(\ctr|Selector2~0_combout ),
	.datac(\ctr|Selector1~1_combout ),
	.datad(\ctr|process_1~9_combout ),
	.cin(gnd),
	.combout(\ctr|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector2~1 .lut_mask = 16'hCCDC;
defparam \ctr|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y33_N15
cycloneii_lcell_ff \ctr|y_present.ERRO (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.ERRO~regout ));

// Location: LCCOMB_X22_Y33_N28
cycloneii_lcell_comb \ctr|process_1~16 (
// Equation(s):
// \ctr|process_1~16_combout  = (\ctr|process_1~2_combout  & ((\DPTH|op|DOUT [4] & (!\DPTH|op|DOUT [3] & \ctr|Equal0~1_combout )) # (!\DPTH|op|DOUT [4] & (\DPTH|op|DOUT [3] & !\ctr|Equal0~1_combout ))))

	.dataa(\DPTH|op|DOUT [4]),
	.datab(\DPTH|op|DOUT [3]),
	.datac(\ctr|process_1~2_combout ),
	.datad(\ctr|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ctr|process_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~16 .lut_mask = 16'h2040;
defparam \ctr|process_1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N26
cycloneii_lcell_comb \ctr|y_next.INC~0 (
// Equation(s):
// \ctr|y_next.INC~0_combout  = (!\ctr|process_1~23_combout  & (\ctr|y_present.EXE~regout  & (!\ctr|process_1~15_combout  & !\ctr|process_1~16_combout )))

	.dataa(\ctr|process_1~23_combout ),
	.datab(\ctr|y_present.EXE~regout ),
	.datac(\ctr|process_1~15_combout ),
	.datad(\ctr|process_1~16_combout ),
	.cin(gnd),
	.combout(\ctr|y_next.INC~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_next.INC~0 .lut_mask = 16'h0004;
defparam \ctr|y_next.INC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N27
cycloneii_lcell_ff \ctr|y_present.INC (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|y_next.INC~0_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.INC~regout ));

// Location: LCCOMB_X21_Y33_N28
cycloneii_lcell_comb \ctr|y_next.ADD~0 (
// Equation(s):
// \ctr|y_next.ADD~0_combout  = (\ctr|y_present.EXE~regout  & (!\ctr|process_1~15_combout  & \ctr|process_1~16_combout ))

	.dataa(vcc),
	.datab(\ctr|y_present.EXE~regout ),
	.datac(\ctr|process_1~15_combout ),
	.datad(\ctr|process_1~16_combout ),
	.cin(gnd),
	.combout(\ctr|y_next.ADD~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_next.ADD~0 .lut_mask = 16'h0C00;
defparam \ctr|y_next.ADD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N29
cycloneii_lcell_ff \ctr|y_present.ADD (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|y_next.ADD~0_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.ADD~regout ));

// Location: LCCOMB_X22_Y33_N2
cycloneii_lcell_comb \ctr|y_next.CMP~3 (
// Equation(s):
// \ctr|y_next.CMP~3_combout  = (!\DPTH|op|DOUT [7] & (!\DPTH|op|DOUT [3] & (\DPTH|op|DOUT [2] & \DPTH|op|DOUT [4])))

	.dataa(\DPTH|op|DOUT [7]),
	.datab(\DPTH|op|DOUT [3]),
	.datac(\DPTH|op|DOUT [2]),
	.datad(\DPTH|op|DOUT [4]),
	.cin(gnd),
	.combout(\ctr|y_next.CMP~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_next.CMP~3 .lut_mask = 16'h1000;
defparam \ctr|y_next.CMP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y33_N4
cycloneii_lcell_comb \ctr|y_next.CMP~16 (
// Equation(s):
// \ctr|y_next.CMP~16_combout  = (\ctr|y_present.EXE~regout  & (!\DPTH|op|DOUT [6] & (!\DPTH|op|DOUT [5] & \ctr|y_next.CMP~3_combout )))

	.dataa(\ctr|y_present.EXE~regout ),
	.datab(\DPTH|op|DOUT [6]),
	.datac(\DPTH|op|DOUT [5]),
	.datad(\ctr|y_next.CMP~3_combout ),
	.cin(gnd),
	.combout(\ctr|y_next.CMP~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_next.CMP~16 .lut_mask = 16'h0200;
defparam \ctr|y_next.CMP~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y33_N5
cycloneii_lcell_ff \ctr|y_present.CMP (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|y_next.CMP~16_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.CMP~regout ));

// Location: LCCOMB_X21_Y33_N22
cycloneii_lcell_comb \ctr|y_next.start~0 (
// Equation(s):
// \ctr|y_next.start~0_combout  = (\ctr|y_present.JMP~regout ) # ((\ctr|y_present.INC~regout ) # ((\ctr|y_present.ADD~regout ) # (\ctr|y_present.CMP~regout )))

	.dataa(\ctr|y_present.JMP~regout ),
	.datab(\ctr|y_present.INC~regout ),
	.datac(\ctr|y_present.ADD~regout ),
	.datad(\ctr|y_present.CMP~regout ),
	.cin(gnd),
	.combout(\ctr|y_next.start~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_next.start~0 .lut_mask = 16'hFFFE;
defparam \ctr|y_next.start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N30
cycloneii_lcell_comb \ctr|y_next.start (
// Equation(s):
// \ctr|y_next.start~combout  = (!\ctr|y_present.MOV2~regout  & (!\ctr|y_present.RET~regout  & (!\ctr|y_present.ERRO~regout  & !\ctr|y_next.start~0_combout )))

	.dataa(\ctr|y_present.MOV2~regout ),
	.datab(\ctr|y_present.RET~regout ),
	.datac(\ctr|y_present.ERRO~regout ),
	.datad(\ctr|y_next.start~0_combout ),
	.cin(gnd),
	.combout(\ctr|y_next.start~combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_next.start .lut_mask = 16'h0001;
defparam \ctr|y_next.start .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N31
cycloneii_lcell_ff \ctr|y_present.start (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|y_next.start~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.start~regout ));

// Location: LCCOMB_X28_Y33_N4
cycloneii_lcell_comb \ctr|y_present.search~0 (
// Equation(s):
// \ctr|y_present.search~0_combout  = !\ctr|y_present.start~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctr|y_present.start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctr|y_present.search~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_present.search~0 .lut_mask = 16'h0F0F;
defparam \ctr|y_present.search~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N5
cycloneii_lcell_ff \ctr|y_present.search (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|y_present.search~0_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.search~regout ));

// Location: LCCOMB_X28_Y33_N26
cycloneii_lcell_comb \ctr|WideOr5~0 (
// Equation(s):
// \ctr|WideOr5~0_combout  = (\ctr|y_present.OPR~regout ) # ((\ctr|y_present.search~regout ) # (\ctr|y_present.OPR2~regout ))

	.dataa(\ctr|y_present.OPR~regout ),
	.datab(\ctr|y_present.search~regout ),
	.datac(vcc),
	.datad(\ctr|y_present.OPR2~regout ),
	.cin(gnd),
	.combout(\ctr|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|WideOr5~0 .lut_mask = 16'hFFEE;
defparam \ctr|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y33_N3
cycloneii_lcell_ff \DPTH|ProCnt|PC_reg|DOUT[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ProCnt|PC_reg|DOUT[0]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctr|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ProCnt|PC_reg|DOUT [0]));

// Location: LCFF_X29_Y33_N13
cycloneii_lcell_ff \DPTH|ABCD|data[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[1][0]~regout ));

// Location: LCCOMB_X29_Y33_N12
cycloneii_lcell_comb \DPTH|ABCD|Mux7~0 (
// Equation(s):
// \DPTH|ABCD|Mux7~0_combout  = (\ctr|Selector4~1_combout  & (((\ctr|Selector5~2_combout )))) # (!\ctr|Selector4~1_combout  & ((\ctr|Selector5~2_combout  & ((\DPTH|ABCD|data[1][0]~regout ))) # (!\ctr|Selector5~2_combout  & (\DPTH|ABCD|data[0][0]~regout ))))

	.dataa(\DPTH|ABCD|data[0][0]~regout ),
	.datab(\ctr|Selector4~1_combout ),
	.datac(\DPTH|ABCD|data[1][0]~regout ),
	.datad(\ctr|Selector5~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux7~0 .lut_mask = 16'hFC22;
defparam \DPTH|ABCD|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N10
cycloneii_lcell_comb \DPTH|ABCD|Mux7~1 (
// Equation(s):
// \DPTH|ABCD|Mux7~1_combout  = (\ctr|Selector4~1_combout  & ((\DPTH|ABCD|Mux7~0_combout  & (\DPTH|ABCD|data[3][0]~regout )) # (!\DPTH|ABCD|Mux7~0_combout  & ((\DPTH|ABCD|data[2][0]~regout ))))) # (!\ctr|Selector4~1_combout  & (((\DPTH|ABCD|Mux7~0_combout 
// ))))

	.dataa(\DPTH|ABCD|data[3][0]~regout ),
	.datab(\DPTH|ABCD|data[2][0]~regout ),
	.datac(\ctr|Selector4~1_combout ),
	.datad(\DPTH|ABCD|Mux7~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux7~1 .lut_mask = 16'hAFC0;
defparam \DPTH|ABCD|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y33_N11
cycloneii_lcell_ff \DPTH|ABCD|BRy[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRy [0]));

// Location: LCCOMB_X24_Y33_N18
cycloneii_lcell_comb \DPTH|MUX_MEM|result[0]~0 (
// Equation(s):
// \DPTH|MUX_MEM|result[0]~0_combout  = (\ctr|Equal6~0_combout  & (\DPTH|op2|DOUT [0] & ((!\ctr|WideOr6~3_combout )))) # (!\ctr|Equal6~0_combout  & (((\DPTH|ABCD|BRy [0]))))

	.dataa(\DPTH|op2|DOUT [0]),
	.datab(\DPTH|ABCD|BRy [0]),
	.datac(\ctr|WideOr6~3_combout ),
	.datad(\ctr|Equal6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[0]~0 .lut_mask = 16'h0ACC;
defparam \DPTH|MUX_MEM|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N12
cycloneii_lcell_comb \DPTH|MUX_MEM|result[0]~2 (
// Equation(s):
// \DPTH|MUX_MEM|result[0]~2_combout  = (\DPTH|MUX_MEM|result[0]~1_combout  & ((\ctr|Equal5~3_combout  & (\DPTH|ProCnt|PC_reg|DOUT [0])) # (!\ctr|Equal5~3_combout  & ((\DPTH|MUX_MEM|result[0]~0_combout ))))) # (!\DPTH|MUX_MEM|result[0]~1_combout  & 
// (((\DPTH|ProCnt|PC_reg|DOUT [0]))))

	.dataa(\DPTH|MUX_MEM|result[0]~1_combout ),
	.datab(\ctr|Equal5~3_combout ),
	.datac(\DPTH|ProCnt|PC_reg|DOUT [0]),
	.datad(\DPTH|MUX_MEM|result[0]~0_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_MEM|result[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_MEM|result[0]~2 .lut_mask = 16'hF2D0;
defparam \DPTH|MUX_MEM|result[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y33_N15
cycloneii_lcell_ff \DPTH|op|DOUT[6] (
	.clk(\ctr|y_present.search~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op|DOUT [6]));

// Location: LCCOMB_X23_Y33_N22
cycloneii_lcell_comb \ctr|process_1~2 (
// Equation(s):
// \ctr|process_1~2_combout  = (!\DPTH|op|DOUT [5] & (!\DPTH|op|DOUT [6] & !\DPTH|op|DOUT [7]))

	.dataa(\DPTH|op|DOUT [5]),
	.datab(vcc),
	.datac(\DPTH|op|DOUT [6]),
	.datad(\DPTH|op|DOUT [7]),
	.cin(gnd),
	.combout(\ctr|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|process_1~2 .lut_mask = 16'h0005;
defparam \ctr|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N10
cycloneii_lcell_comb \ctr|Equal5~3 (
// Equation(s):
// \ctr|Equal5~3_combout  = (!\DPTH|op|DOUT [3] & (\ctr|process_1~2_combout  & (!\DPTH|op|DOUT [4] & \ctr|Equal5~2_combout )))

	.dataa(\DPTH|op|DOUT [3]),
	.datab(\ctr|process_1~2_combout ),
	.datac(\DPTH|op|DOUT [4]),
	.datad(\ctr|Equal5~2_combout ),
	.cin(gnd),
	.combout(\ctr|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Equal5~3 .lut_mask = 16'h0400;
defparam \ctr|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N0
cycloneii_lcell_comb \ctr|Selector8~0 (
// Equation(s):
// \ctr|Selector8~0_combout  = (!\ctr|WideOr6~3_combout  & ((\ctr|Equal5~3_combout ) # ((!\DPTH|op|DOUT [0] & \ctr|Equal8~0_combout ))))

	.dataa(\DPTH|op|DOUT [0]),
	.datab(\ctr|Equal5~3_combout ),
	.datac(\ctr|Equal8~0_combout ),
	.datad(\ctr|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\ctr|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector8~0 .lut_mask = 16'h00DC;
defparam \ctr|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N2
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[0]~15 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[0]~15_combout  = (\DPTH|MUX_ABCD_IN|result[7]~0_combout  & ((\ram1|altsyncram_component|auto_generated|q_a [0]) # ((\DPTH|op2|DOUT [0] & \ctr|Selector9~0_combout )))) # (!\DPTH|MUX_ABCD_IN|result[7]~0_combout  & (\DPTH|op2|DOUT 
// [0] & (\ctr|Selector9~0_combout )))

	.dataa(\DPTH|MUX_ABCD_IN|result[7]~0_combout ),
	.datab(\DPTH|op2|DOUT [0]),
	.datac(\ctr|Selector9~0_combout ),
	.datad(\ram1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[0]~15 .lut_mask = 16'hEAC0;
defparam \DPTH|MUX_ABCD_IN|result[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N6
cycloneii_lcell_comb \DPTH|MUX_ABCD_IN|result[0]~16 (
// Equation(s):
// \DPTH|MUX_ABCD_IN|result[0]~16_combout  = (\DPTH|MUX_ABCD_IN|result[0]~15_combout ) # ((!\ctr|Selector9~0_combout  & (\DPTH|ABCD|BRx [0] & \ctr|Selector8~0_combout )))

	.dataa(\ctr|Selector9~0_combout ),
	.datab(\DPTH|ABCD|BRx [0]),
	.datac(\ctr|Selector8~0_combout ),
	.datad(\DPTH|MUX_ABCD_IN|result[0]~15_combout ),
	.cin(gnd),
	.combout(\DPTH|MUX_ABCD_IN|result[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|MUX_ABCD_IN|result[0]~16 .lut_mask = 16'hFF40;
defparam \DPTH|MUX_ABCD_IN|result[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N18
cycloneii_lcell_comb \DPTH|ABCD|data[2][0]~feeder (
// Equation(s):
// \DPTH|ABCD|data[2][0]~feeder_combout  = \DPTH|MUX_ABCD_IN|result[0]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|MUX_ABCD_IN|result[0]~16_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|data[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|data[2][0]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|ABCD|data[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y33_N19
cycloneii_lcell_ff \DPTH|ABCD|data[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|data[2][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[2][0]~regout ));

// Location: LCCOMB_X31_Y33_N20
cycloneii_lcell_comb \DPTH|ABCD|Mux15~0 (
// Equation(s):
// \DPTH|ABCD|Mux15~0_combout  = (\ctr|Selector6~0_combout  & (((\ctr|Selector7~1_combout )))) # (!\ctr|Selector6~0_combout  & ((\ctr|Selector7~1_combout  & ((\DPTH|ABCD|data[1][0]~regout ))) # (!\ctr|Selector7~1_combout  & (\DPTH|ABCD|data[0][0]~regout ))))

	.dataa(\DPTH|ABCD|data[0][0]~regout ),
	.datab(\DPTH|ABCD|data[1][0]~regout ),
	.datac(\ctr|Selector6~0_combout ),
	.datad(\ctr|Selector7~1_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux15~0 .lut_mask = 16'hFC0A;
defparam \DPTH|ABCD|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N24
cycloneii_lcell_comb \DPTH|ABCD|Mux15~1 (
// Equation(s):
// \DPTH|ABCD|Mux15~1_combout  = (\DPTH|ABCD|Mux15~0_combout  & ((\DPTH|ABCD|data[3][0]~regout ) # ((!\ctr|Selector6~0_combout )))) # (!\DPTH|ABCD|Mux15~0_combout  & (((\DPTH|ABCD|data[2][0]~regout  & \ctr|Selector6~0_combout ))))

	.dataa(\DPTH|ABCD|data[3][0]~regout ),
	.datab(\DPTH|ABCD|data[2][0]~regout ),
	.datac(\DPTH|ABCD|Mux15~0_combout ),
	.datad(\ctr|Selector6~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux15~1 .lut_mask = 16'hACF0;
defparam \DPTH|ABCD|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y33_N25
cycloneii_lcell_ff \DPTH|ABCD|BRx[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRx [0]));

// Location: LCCOMB_X30_Y33_N14
cycloneii_lcell_comb \DPTH|ABCD|Mux2~0 (
// Equation(s):
// \DPTH|ABCD|Mux2~0_combout  = (\ctr|Selector4~1_combout  & ((\DPTH|ABCD|data[2][5]~regout ) # ((\ctr|Selector5~2_combout )))) # (!\ctr|Selector4~1_combout  & (((\DPTH|ABCD|data[0][5]~regout  & !\ctr|Selector5~2_combout ))))

	.dataa(\DPTH|ABCD|data[2][5]~regout ),
	.datab(\DPTH|ABCD|data[0][5]~regout ),
	.datac(\ctr|Selector4~1_combout ),
	.datad(\ctr|Selector5~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux2~0 .lut_mask = 16'hF0AC;
defparam \DPTH|ABCD|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N2
cycloneii_lcell_comb \DPTH|ABCD|Mux2~1 (
// Equation(s):
// \DPTH|ABCD|Mux2~1_combout  = (\DPTH|ABCD|Mux2~0_combout  & (((\DPTH|ABCD|data[3][5]~regout ) # (!\ctr|Selector5~2_combout )))) # (!\DPTH|ABCD|Mux2~0_combout  & (\DPTH|ABCD|data[1][5]~regout  & ((\ctr|Selector5~2_combout ))))

	.dataa(\DPTH|ABCD|data[1][5]~regout ),
	.datab(\DPTH|ABCD|data[3][5]~regout ),
	.datac(\DPTH|ABCD|Mux2~0_combout ),
	.datad(\ctr|Selector5~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux2~1 .lut_mask = 16'hCAF0;
defparam \DPTH|ABCD|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y33_N3
cycloneii_lcell_ff \DPTH|ABCD|BRy[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRy [5]));

// Location: LCCOMB_X32_Y33_N8
cycloneii_lcell_comb \DPTH|ABCD|data[2][4]~feeder (
// Equation(s):
// \DPTH|ABCD|data[2][4]~feeder_combout  = \DPTH|MUX_ABCD_IN|result[4]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DPTH|MUX_ABCD_IN|result[4]~8_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|data[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|data[2][4]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|ABCD|data[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y33_N9
cycloneii_lcell_ff \DPTH|ABCD|data[2][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|data[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DPTH|ABCD|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[2][4]~regout ));

// Location: LCFF_X29_Y33_N15
cycloneii_lcell_ff \DPTH|ABCD|data[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DPTH|MUX_ABCD_IN|result[4]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DPTH|ABCD|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|data[1][4]~regout ));

// Location: LCCOMB_X29_Y33_N14
cycloneii_lcell_comb \DPTH|ABCD|Mux3~0 (
// Equation(s):
// \DPTH|ABCD|Mux3~0_combout  = (\ctr|Selector4~1_combout  & (((\ctr|Selector5~2_combout )))) # (!\ctr|Selector4~1_combout  & ((\ctr|Selector5~2_combout  & ((\DPTH|ABCD|data[1][4]~regout ))) # (!\ctr|Selector5~2_combout  & (\DPTH|ABCD|data[0][4]~regout ))))

	.dataa(\DPTH|ABCD|data[0][4]~regout ),
	.datab(\ctr|Selector4~1_combout ),
	.datac(\DPTH|ABCD|data[1][4]~regout ),
	.datad(\ctr|Selector5~2_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux3~0 .lut_mask = 16'hFC22;
defparam \DPTH|ABCD|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N6
cycloneii_lcell_comb \DPTH|ABCD|Mux3~1 (
// Equation(s):
// \DPTH|ABCD|Mux3~1_combout  = (\ctr|Selector4~1_combout  & ((\DPTH|ABCD|Mux3~0_combout  & (\DPTH|ABCD|data[3][4]~regout )) # (!\DPTH|ABCD|Mux3~0_combout  & ((\DPTH|ABCD|data[2][4]~regout ))))) # (!\ctr|Selector4~1_combout  & (((\DPTH|ABCD|Mux3~0_combout 
// ))))

	.dataa(\DPTH|ABCD|data[3][4]~regout ),
	.datab(\DPTH|ABCD|data[2][4]~regout ),
	.datac(\ctr|Selector4~1_combout ),
	.datad(\DPTH|ABCD|Mux3~0_combout ),
	.cin(gnd),
	.combout(\DPTH|ABCD|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|ABCD|Mux3~1 .lut_mask = 16'hAFC0;
defparam \DPTH|ABCD|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y33_N7
cycloneii_lcell_ff \DPTH|ABCD|BRy[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DPTH|ABCD|Mux3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|ABCD|BRy [4]));

// Location: LCCOMB_X33_Y33_N10
cycloneii_lcell_comb \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~0 (
// Equation(s):
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~0_combout  = (\DPTH|ABCD|BRx [0] & (\DPTH|ABCD|BRy [0] $ (VCC))) # (!\DPTH|ABCD|BRx [0] & (\DPTH|ABCD|BRy [0] & VCC))
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~1  = CARRY((\DPTH|ABCD|BRx [0] & \DPTH|ABCD|BRy [0]))

	.dataa(\DPTH|ABCD|BRx [0]),
	.datab(\DPTH|ABCD|BRy [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.cout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N14
cycloneii_lcell_comb \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~4 (
// Equation(s):
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  = ((\DPTH|ABCD|BRy [2] $ (\DPTH|ABCD|BRx [2] $ (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~3 )))) # (GND)
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~5  = CARRY((\DPTH|ABCD|BRy [2] & ((\DPTH|ABCD|BRx [2]) # (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~3 ))) # (!\DPTH|ABCD|BRy [2] & (\DPTH|ABCD|BRx [2] & 
// !\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~3 )))

	.dataa(\DPTH|ABCD|BRy [2]),
	.datab(\DPTH|ABCD|BRx [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~3 ),
	.combout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.cout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N16
cycloneii_lcell_comb \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~6 (
// Equation(s):
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  = (\DPTH|ABCD|BRy [3] & ((\DPTH|ABCD|BRx [3] & (\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~5  & VCC)) # (!\DPTH|ABCD|BRx [3] & 
// (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~5 )))) # (!\DPTH|ABCD|BRy [3] & ((\DPTH|ABCD|BRx [3] & (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~5 )) # (!\DPTH|ABCD|BRx [3] & 
// ((\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~5 ) # (GND)))))
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~7  = CARRY((\DPTH|ABCD|BRy [3] & (!\DPTH|ABCD|BRx [3] & !\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~5 )) # (!\DPTH|ABCD|BRy [3] & 
// ((!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~5 ) # (!\DPTH|ABCD|BRx [3]))))

	.dataa(\DPTH|ABCD|BRy [3]),
	.datab(\DPTH|ABCD|BRx [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~5 ),
	.combout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.cout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N18
cycloneii_lcell_comb \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~8 (
// Equation(s):
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~8_combout  = ((\DPTH|ABCD|BRx [4] $ (\DPTH|ABCD|BRy [4] $ (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~7 )))) # (GND)
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~9  = CARRY((\DPTH|ABCD|BRx [4] & ((\DPTH|ABCD|BRy [4]) # (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~7 ))) # (!\DPTH|ABCD|BRx [4] & (\DPTH|ABCD|BRy [4] & 
// !\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~7 )))

	.dataa(\DPTH|ABCD|BRx [4]),
	.datab(\DPTH|ABCD|BRy [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~7 ),
	.combout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.cout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N20
cycloneii_lcell_comb \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~10 (
// Equation(s):
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  = (\DPTH|ABCD|BRx [5] & ((\DPTH|ABCD|BRy [5] & (\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~9  & VCC)) # (!\DPTH|ABCD|BRy [5] & 
// (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~9 )))) # (!\DPTH|ABCD|BRx [5] & ((\DPTH|ABCD|BRy [5] & (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~9 )) # (!\DPTH|ABCD|BRy [5] & 
// ((\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~9 ) # (GND)))))
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~11  = CARRY((\DPTH|ABCD|BRx [5] & (!\DPTH|ABCD|BRy [5] & !\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~9 )) # (!\DPTH|ABCD|BRx [5] & 
// ((!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~9 ) # (!\DPTH|ABCD|BRy [5]))))

	.dataa(\DPTH|ABCD|BRx [5]),
	.datab(\DPTH|ABCD|BRy [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~9 ),
	.combout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ),
	.cout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N22
cycloneii_lcell_comb \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~12 (
// Equation(s):
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~12_combout  = ((\DPTH|ABCD|BRy [6] $ (\DPTH|ABCD|BRx [6] $ (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~11 )))) # (GND)
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~13  = CARRY((\DPTH|ABCD|BRy [6] & ((\DPTH|ABCD|BRx [6]) # (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~11 ))) # (!\DPTH|ABCD|BRy [6] & (\DPTH|ABCD|BRx [6] & 
// !\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~11 )))

	.dataa(\DPTH|ABCD|BRy [6]),
	.datab(\DPTH|ABCD|BRx [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~11 ),
	.combout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ),
	.cout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N24
cycloneii_lcell_comb \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~14 (
// Equation(s):
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  = (\DPTH|ABCD|BRx [7] & ((\DPTH|ABCD|BRy [7] & (\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~13  & VCC)) # (!\DPTH|ABCD|BRy [7] & 
// (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~13 )))) # (!\DPTH|ABCD|BRx [7] & ((\DPTH|ABCD|BRy [7] & (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~13 )) # (!\DPTH|ABCD|BRy [7] & 
// ((\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~13 ) # (GND)))))
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~15  = CARRY((\DPTH|ABCD|BRx [7] & (!\DPTH|ABCD|BRy [7] & !\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~13 )) # (!\DPTH|ABCD|BRx [7] & 
// ((!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~13 ) # (!\DPTH|ABCD|BRy [7]))))

	.dataa(\DPTH|ABCD|BRx [7]),
	.datab(\DPTH|ABCD|BRy [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~13 ),
	.combout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.cout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N26
cycloneii_lcell_comb \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~16 (
// Equation(s):
// \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~16_combout  = !\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~15 ),
	.combout(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~16 .lut_mask = 16'h0F0F;
defparam \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N2
cycloneii_lcell_comb \DPTH|LULA|Equal13~1 (
// Equation(s):
// \DPTH|LULA|Equal13~1_combout  = (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~10_combout  & !\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~10_combout ),
	.datad(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\DPTH|LULA|Equal13~1_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|LULA|Equal13~1 .lut_mask = 16'h000F;
defparam \DPTH|LULA|Equal13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N4
cycloneii_lcell_comb \DPTH|LULA|Equal13~0 (
// Equation(s):
// \DPTH|LULA|Equal13~0_combout  = (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~2_combout  & (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~4_combout  & (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~6_combout  & 
// !\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~0_combout )))

	.dataa(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~2_combout ),
	.datab(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~4_combout ),
	.datac(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~6_combout ),
	.datad(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\DPTH|LULA|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|LULA|Equal13~0 .lut_mask = 16'h0001;
defparam \DPTH|LULA|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N0
cycloneii_lcell_comb \DPTH|LULA|Equal13~2 (
// Equation(s):
// \DPTH|LULA|Equal13~2_combout  = (!\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~14_combout  & (\DPTH|LULA|Equal13~1_combout  & (\DPTH|LULA|Equal13~0_combout  & !\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~12_combout )))

	.dataa(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~14_combout ),
	.datab(\DPTH|LULA|Equal13~1_combout ),
	.datac(\DPTH|LULA|Equal13~0_combout ),
	.datad(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\DPTH|LULA|Equal13~2_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|LULA|Equal13~2 .lut_mask = 16'h0040;
defparam \DPTH|LULA|Equal13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N24
cycloneii_lcell_comb \ctr|y_next.OPR~0 (
// Equation(s):
// \ctr|y_next.OPR~0_combout  = (\ctr|y_present.decoding~regout  & (\ctr|process_1~9_combout  & ((!\ctr|Equal0~2_combout ) # (!\ctr|Equal0~0_combout ))))

	.dataa(\ctr|y_present.decoding~regout ),
	.datab(\ctr|Equal0~0_combout ),
	.datac(\ctr|Equal0~2_combout ),
	.datad(\ctr|process_1~9_combout ),
	.cin(gnd),
	.combout(\ctr|y_next.OPR~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|y_next.OPR~0 .lut_mask = 16'h2A00;
defparam \ctr|y_next.OPR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N25
cycloneii_lcell_ff \ctr|y_present.OPR (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctr|y_next.OPR~0_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctr|y_present.OPR~regout ));

// Location: CLKCTRL_G10
cycloneii_clkctrl \ctr|y_present.OPR~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ctr|y_present.OPR~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctr|y_present.OPR~clkctrl_outclk ));
// synopsys translate_off
defparam \ctr|y_present.OPR~clkctrl .clock_type = "global clock";
defparam \ctr|y_present.OPR~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N16
cycloneii_lcell_comb \DPTH|op1|DOUT[2]~feeder (
// Equation(s):
// \DPTH|op1|DOUT[2]~feeder_combout  = \ram1|altsyncram_component|auto_generated|q_a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ram1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DPTH|op1|DOUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|op1|DOUT[2]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|op1|DOUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N17
cycloneii_lcell_ff \DPTH|op1|DOUT[2] (
	.clk(\ctr|y_present.OPR~clkctrl_outclk ),
	.datain(\DPTH|op1|DOUT[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op1|DOUT [2]));

// Location: LCCOMB_X27_Y33_N10
cycloneii_lcell_comb \DPTH|op1|DOUT[3]~feeder (
// Equation(s):
// \DPTH|op1|DOUT[3]~feeder_combout  = \ram1|altsyncram_component|auto_generated|q_a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ram1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DPTH|op1|DOUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|op1|DOUT[3]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|op1|DOUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N11
cycloneii_lcell_ff \DPTH|op1|DOUT[3] (
	.clk(\ctr|y_present.OPR~clkctrl_outclk ),
	.datain(\DPTH|op1|DOUT[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op1|DOUT [3]));

// Location: LCCOMB_X27_Y33_N4
cycloneii_lcell_comb \DPTH|op1|DOUT[4]~feeder (
// Equation(s):
// \DPTH|op1|DOUT[4]~feeder_combout  = \ram1|altsyncram_component|auto_generated|q_a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ram1|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DPTH|op1|DOUT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|op1|DOUT[4]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|op1|DOUT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N5
cycloneii_lcell_ff \DPTH|op1|DOUT[4] (
	.clk(\ctr|y_present.OPR~clkctrl_outclk ),
	.datain(\DPTH|op1|DOUT[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op1|DOUT [4]));

// Location: LCFF_X25_Y33_N9
cycloneii_lcell_ff \DPTH|op1|DOUT[5] (
	.clk(\ctr|y_present.OPR~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram1|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op1|DOUT [5]));

// Location: LCCOMB_X27_Y33_N26
cycloneii_lcell_comb \DPTH|op1|DOUT[6]~feeder (
// Equation(s):
// \DPTH|op1|DOUT[6]~feeder_combout  = \ram1|altsyncram_component|auto_generated|q_a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ram1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DPTH|op1|DOUT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|op1|DOUT[6]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|op1|DOUT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N27
cycloneii_lcell_ff \DPTH|op1|DOUT[6] (
	.clk(\ctr|y_present.OPR~clkctrl_outclk ),
	.datain(\DPTH|op1|DOUT[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op1|DOUT [6]));

// Location: LCCOMB_X27_Y33_N8
cycloneii_lcell_comb \DPTH|op1|DOUT[7]~feeder (
// Equation(s):
// \DPTH|op1|DOUT[7]~feeder_combout  = \ram1|altsyncram_component|auto_generated|q_a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ram1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\DPTH|op1|DOUT[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DPTH|op1|DOUT[7]~feeder .lut_mask = 16'hFF00;
defparam \DPTH|op1|DOUT[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y33_N9
cycloneii_lcell_ff \DPTH|op1|DOUT[7] (
	.clk(\ctr|y_present.OPR~clkctrl_outclk ),
	.datain(\DPTH|op1|DOUT[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DPTH|op1|DOUT [7]));

// Location: LCCOMB_X25_Y33_N18
cycloneii_lcell_comb \ctr|Selector10~1 (
// Equation(s):
// \ctr|Selector10~1_combout  = (\ctr|y_present.MOV~regout  & ((\ctr|Equal5~3_combout ) # ((\ctr|AB_Reg~3_combout  & \ctr|y_present.MOV2~regout )))) # (!\ctr|y_present.MOV~regout  & (\ctr|AB_Reg~3_combout  & (\ctr|y_present.MOV2~regout )))

	.dataa(\ctr|y_present.MOV~regout ),
	.datab(\ctr|AB_Reg~3_combout ),
	.datac(\ctr|y_present.MOV2~regout ),
	.datad(\ctr|Equal5~3_combout ),
	.cin(gnd),
	.combout(\ctr|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|Selector10~1 .lut_mask = 16'hEAC0;
defparam \ctr|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N14
cycloneii_lcell_comb \ctr|sel_MUX_MEM[0]~0 (
// Equation(s):
// \ctr|sel_MUX_MEM[0]~0_combout  = (\ctr|y_present.MOV~regout  & \ctr|Equal6~0_combout )

	.dataa(vcc),
	.datab(\ctr|y_present.MOV~regout ),
	.datac(vcc),
	.datad(\ctr|Equal6~0_combout ),
	.cin(gnd),
	.combout(\ctr|sel_MUX_MEM[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctr|sel_MUX_MEM[0]~0 .lut_mask = 16'hCC00;
defparam \ctr|sel_MUX_MEM[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wren_b~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wren_b));
// synopsys translate_off
defparam \wren_b~I .input_async_reset = "none";
defparam \wren_b~I .input_power_up = "low";
defparam \wren_b~I .input_register_mode = "none";
defparam \wren_b~I .input_sync_reset = "none";
defparam \wren_b~I .oe_async_reset = "none";
defparam \wren_b~I .oe_power_up = "low";
defparam \wren_b~I .oe_register_mode = "none";
defparam \wren_b~I .oe_sync_reset = "none";
defparam \wren_b~I .operation_mode = "input";
defparam \wren_b~I .output_async_reset = "none";
defparam \wren_b~I .output_power_up = "low";
defparam \wren_b~I .output_register_mode = "none";
defparam \wren_b~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q_b[0]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[0]));
// synopsys translate_off
defparam \q_b[0]~I .input_async_reset = "none";
defparam \q_b[0]~I .input_power_up = "low";
defparam \q_b[0]~I .input_register_mode = "none";
defparam \q_b[0]~I .input_sync_reset = "none";
defparam \q_b[0]~I .oe_async_reset = "none";
defparam \q_b[0]~I .oe_power_up = "low";
defparam \q_b[0]~I .oe_register_mode = "none";
defparam \q_b[0]~I .oe_sync_reset = "none";
defparam \q_b[0]~I .operation_mode = "output";
defparam \q_b[0]~I .output_async_reset = "none";
defparam \q_b[0]~I .output_power_up = "low";
defparam \q_b[0]~I .output_register_mode = "none";
defparam \q_b[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q_b[1]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[1]));
// synopsys translate_off
defparam \q_b[1]~I .input_async_reset = "none";
defparam \q_b[1]~I .input_power_up = "low";
defparam \q_b[1]~I .input_register_mode = "none";
defparam \q_b[1]~I .input_sync_reset = "none";
defparam \q_b[1]~I .oe_async_reset = "none";
defparam \q_b[1]~I .oe_power_up = "low";
defparam \q_b[1]~I .oe_register_mode = "none";
defparam \q_b[1]~I .oe_sync_reset = "none";
defparam \q_b[1]~I .operation_mode = "output";
defparam \q_b[1]~I .output_async_reset = "none";
defparam \q_b[1]~I .output_power_up = "low";
defparam \q_b[1]~I .output_register_mode = "none";
defparam \q_b[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q_b[2]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[2]));
// synopsys translate_off
defparam \q_b[2]~I .input_async_reset = "none";
defparam \q_b[2]~I .input_power_up = "low";
defparam \q_b[2]~I .input_register_mode = "none";
defparam \q_b[2]~I .input_sync_reset = "none";
defparam \q_b[2]~I .oe_async_reset = "none";
defparam \q_b[2]~I .oe_power_up = "low";
defparam \q_b[2]~I .oe_register_mode = "none";
defparam \q_b[2]~I .oe_sync_reset = "none";
defparam \q_b[2]~I .operation_mode = "output";
defparam \q_b[2]~I .output_async_reset = "none";
defparam \q_b[2]~I .output_power_up = "low";
defparam \q_b[2]~I .output_register_mode = "none";
defparam \q_b[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q_b[3]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[3]));
// synopsys translate_off
defparam \q_b[3]~I .input_async_reset = "none";
defparam \q_b[3]~I .input_power_up = "low";
defparam \q_b[3]~I .input_register_mode = "none";
defparam \q_b[3]~I .input_sync_reset = "none";
defparam \q_b[3]~I .oe_async_reset = "none";
defparam \q_b[3]~I .oe_power_up = "low";
defparam \q_b[3]~I .oe_register_mode = "none";
defparam \q_b[3]~I .oe_sync_reset = "none";
defparam \q_b[3]~I .operation_mode = "output";
defparam \q_b[3]~I .output_async_reset = "none";
defparam \q_b[3]~I .output_power_up = "low";
defparam \q_b[3]~I .output_register_mode = "none";
defparam \q_b[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q_b[4]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[4]));
// synopsys translate_off
defparam \q_b[4]~I .input_async_reset = "none";
defparam \q_b[4]~I .input_power_up = "low";
defparam \q_b[4]~I .input_register_mode = "none";
defparam \q_b[4]~I .input_sync_reset = "none";
defparam \q_b[4]~I .oe_async_reset = "none";
defparam \q_b[4]~I .oe_power_up = "low";
defparam \q_b[4]~I .oe_register_mode = "none";
defparam \q_b[4]~I .oe_sync_reset = "none";
defparam \q_b[4]~I .operation_mode = "output";
defparam \q_b[4]~I .output_async_reset = "none";
defparam \q_b[4]~I .output_power_up = "low";
defparam \q_b[4]~I .output_register_mode = "none";
defparam \q_b[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q_b[5]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[5]));
// synopsys translate_off
defparam \q_b[5]~I .input_async_reset = "none";
defparam \q_b[5]~I .input_power_up = "low";
defparam \q_b[5]~I .input_register_mode = "none";
defparam \q_b[5]~I .input_sync_reset = "none";
defparam \q_b[5]~I .oe_async_reset = "none";
defparam \q_b[5]~I .oe_power_up = "low";
defparam \q_b[5]~I .oe_register_mode = "none";
defparam \q_b[5]~I .oe_sync_reset = "none";
defparam \q_b[5]~I .operation_mode = "output";
defparam \q_b[5]~I .output_async_reset = "none";
defparam \q_b[5]~I .output_power_up = "low";
defparam \q_b[5]~I .output_register_mode = "none";
defparam \q_b[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q_b[6]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[6]));
// synopsys translate_off
defparam \q_b[6]~I .input_async_reset = "none";
defparam \q_b[6]~I .input_power_up = "low";
defparam \q_b[6]~I .input_register_mode = "none";
defparam \q_b[6]~I .input_sync_reset = "none";
defparam \q_b[6]~I .oe_async_reset = "none";
defparam \q_b[6]~I .oe_power_up = "low";
defparam \q_b[6]~I .oe_register_mode = "none";
defparam \q_b[6]~I .oe_sync_reset = "none";
defparam \q_b[6]~I .operation_mode = "output";
defparam \q_b[6]~I .output_async_reset = "none";
defparam \q_b[6]~I .output_power_up = "low";
defparam \q_b[6]~I .output_register_mode = "none";
defparam \q_b[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q_b[7]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q_b[7]));
// synopsys translate_off
defparam \q_b[7]~I .input_async_reset = "none";
defparam \q_b[7]~I .input_power_up = "low";
defparam \q_b[7]~I .input_register_mode = "none";
defparam \q_b[7]~I .input_sync_reset = "none";
defparam \q_b[7]~I .oe_async_reset = "none";
defparam \q_b[7]~I .oe_power_up = "low";
defparam \q_b[7]~I .oe_register_mode = "none";
defparam \q_b[7]~I .oe_sync_reset = "none";
defparam \q_b[7]~I .operation_mode = "output";
defparam \q_b[7]~I .output_async_reset = "none";
defparam \q_b[7]~I .output_power_up = "low";
defparam \q_b[7]~I .output_register_mode = "none";
defparam \q_b[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \C~I (
	.datain(\DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(C));
// synopsys translate_off
defparam \C~I .input_async_reset = "none";
defparam \C~I .input_power_up = "low";
defparam \C~I .input_register_mode = "none";
defparam \C~I .input_sync_reset = "none";
defparam \C~I .oe_async_reset = "none";
defparam \C~I .oe_power_up = "low";
defparam \C~I .oe_register_mode = "none";
defparam \C~I .oe_sync_reset = "none";
defparam \C~I .operation_mode = "output";
defparam \C~I .output_async_reset = "none";
defparam \C~I .output_power_up = "low";
defparam \C~I .output_register_mode = "none";
defparam \C~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Z~I (
	.datain(\DPTH|LULA|Equal13~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "output";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op_out[0]~I (
	.datain(\DPTH|op|DOUT [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[0]));
// synopsys translate_off
defparam \t_op_out[0]~I .input_async_reset = "none";
defparam \t_op_out[0]~I .input_power_up = "low";
defparam \t_op_out[0]~I .input_register_mode = "none";
defparam \t_op_out[0]~I .input_sync_reset = "none";
defparam \t_op_out[0]~I .oe_async_reset = "none";
defparam \t_op_out[0]~I .oe_power_up = "low";
defparam \t_op_out[0]~I .oe_register_mode = "none";
defparam \t_op_out[0]~I .oe_sync_reset = "none";
defparam \t_op_out[0]~I .operation_mode = "output";
defparam \t_op_out[0]~I .output_async_reset = "none";
defparam \t_op_out[0]~I .output_power_up = "low";
defparam \t_op_out[0]~I .output_register_mode = "none";
defparam \t_op_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op_out[1]~I (
	.datain(\DPTH|op|DOUT [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[1]));
// synopsys translate_off
defparam \t_op_out[1]~I .input_async_reset = "none";
defparam \t_op_out[1]~I .input_power_up = "low";
defparam \t_op_out[1]~I .input_register_mode = "none";
defparam \t_op_out[1]~I .input_sync_reset = "none";
defparam \t_op_out[1]~I .oe_async_reset = "none";
defparam \t_op_out[1]~I .oe_power_up = "low";
defparam \t_op_out[1]~I .oe_register_mode = "none";
defparam \t_op_out[1]~I .oe_sync_reset = "none";
defparam \t_op_out[1]~I .operation_mode = "output";
defparam \t_op_out[1]~I .output_async_reset = "none";
defparam \t_op_out[1]~I .output_power_up = "low";
defparam \t_op_out[1]~I .output_register_mode = "none";
defparam \t_op_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op_out[2]~I (
	.datain(\DPTH|op|DOUT [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[2]));
// synopsys translate_off
defparam \t_op_out[2]~I .input_async_reset = "none";
defparam \t_op_out[2]~I .input_power_up = "low";
defparam \t_op_out[2]~I .input_register_mode = "none";
defparam \t_op_out[2]~I .input_sync_reset = "none";
defparam \t_op_out[2]~I .oe_async_reset = "none";
defparam \t_op_out[2]~I .oe_power_up = "low";
defparam \t_op_out[2]~I .oe_register_mode = "none";
defparam \t_op_out[2]~I .oe_sync_reset = "none";
defparam \t_op_out[2]~I .operation_mode = "output";
defparam \t_op_out[2]~I .output_async_reset = "none";
defparam \t_op_out[2]~I .output_power_up = "low";
defparam \t_op_out[2]~I .output_register_mode = "none";
defparam \t_op_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op_out[3]~I (
	.datain(\DPTH|op|DOUT [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[3]));
// synopsys translate_off
defparam \t_op_out[3]~I .input_async_reset = "none";
defparam \t_op_out[3]~I .input_power_up = "low";
defparam \t_op_out[3]~I .input_register_mode = "none";
defparam \t_op_out[3]~I .input_sync_reset = "none";
defparam \t_op_out[3]~I .oe_async_reset = "none";
defparam \t_op_out[3]~I .oe_power_up = "low";
defparam \t_op_out[3]~I .oe_register_mode = "none";
defparam \t_op_out[3]~I .oe_sync_reset = "none";
defparam \t_op_out[3]~I .operation_mode = "output";
defparam \t_op_out[3]~I .output_async_reset = "none";
defparam \t_op_out[3]~I .output_power_up = "low";
defparam \t_op_out[3]~I .output_register_mode = "none";
defparam \t_op_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op_out[4]~I (
	.datain(\DPTH|op|DOUT [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[4]));
// synopsys translate_off
defparam \t_op_out[4]~I .input_async_reset = "none";
defparam \t_op_out[4]~I .input_power_up = "low";
defparam \t_op_out[4]~I .input_register_mode = "none";
defparam \t_op_out[4]~I .input_sync_reset = "none";
defparam \t_op_out[4]~I .oe_async_reset = "none";
defparam \t_op_out[4]~I .oe_power_up = "low";
defparam \t_op_out[4]~I .oe_register_mode = "none";
defparam \t_op_out[4]~I .oe_sync_reset = "none";
defparam \t_op_out[4]~I .operation_mode = "output";
defparam \t_op_out[4]~I .output_async_reset = "none";
defparam \t_op_out[4]~I .output_power_up = "low";
defparam \t_op_out[4]~I .output_register_mode = "none";
defparam \t_op_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op_out[5]~I (
	.datain(\DPTH|op|DOUT [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[5]));
// synopsys translate_off
defparam \t_op_out[5]~I .input_async_reset = "none";
defparam \t_op_out[5]~I .input_power_up = "low";
defparam \t_op_out[5]~I .input_register_mode = "none";
defparam \t_op_out[5]~I .input_sync_reset = "none";
defparam \t_op_out[5]~I .oe_async_reset = "none";
defparam \t_op_out[5]~I .oe_power_up = "low";
defparam \t_op_out[5]~I .oe_register_mode = "none";
defparam \t_op_out[5]~I .oe_sync_reset = "none";
defparam \t_op_out[5]~I .operation_mode = "output";
defparam \t_op_out[5]~I .output_async_reset = "none";
defparam \t_op_out[5]~I .output_power_up = "low";
defparam \t_op_out[5]~I .output_register_mode = "none";
defparam \t_op_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op_out[6]~I (
	.datain(\DPTH|op|DOUT [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[6]));
// synopsys translate_off
defparam \t_op_out[6]~I .input_async_reset = "none";
defparam \t_op_out[6]~I .input_power_up = "low";
defparam \t_op_out[6]~I .input_register_mode = "none";
defparam \t_op_out[6]~I .input_sync_reset = "none";
defparam \t_op_out[6]~I .oe_async_reset = "none";
defparam \t_op_out[6]~I .oe_power_up = "low";
defparam \t_op_out[6]~I .oe_register_mode = "none";
defparam \t_op_out[6]~I .oe_sync_reset = "none";
defparam \t_op_out[6]~I .operation_mode = "output";
defparam \t_op_out[6]~I .output_async_reset = "none";
defparam \t_op_out[6]~I .output_power_up = "low";
defparam \t_op_out[6]~I .output_register_mode = "none";
defparam \t_op_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op_out[7]~I (
	.datain(\DPTH|op|DOUT [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_out[7]));
// synopsys translate_off
defparam \t_op_out[7]~I .input_async_reset = "none";
defparam \t_op_out[7]~I .input_power_up = "low";
defparam \t_op_out[7]~I .input_register_mode = "none";
defparam \t_op_out[7]~I .input_sync_reset = "none";
defparam \t_op_out[7]~I .oe_async_reset = "none";
defparam \t_op_out[7]~I .oe_power_up = "low";
defparam \t_op_out[7]~I .oe_register_mode = "none";
defparam \t_op_out[7]~I .oe_sync_reset = "none";
defparam \t_op_out[7]~I .operation_mode = "output";
defparam \t_op_out[7]~I .output_async_reset = "none";
defparam \t_op_out[7]~I .output_power_up = "low";
defparam \t_op_out[7]~I .output_register_mode = "none";
defparam \t_op_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op_ld~I (
	.datain(\ctr|y_present.search~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op_ld));
// synopsys translate_off
defparam \t_op_ld~I .input_async_reset = "none";
defparam \t_op_ld~I .input_power_up = "low";
defparam \t_op_ld~I .input_register_mode = "none";
defparam \t_op_ld~I .input_sync_reset = "none";
defparam \t_op_ld~I .oe_async_reset = "none";
defparam \t_op_ld~I .oe_power_up = "low";
defparam \t_op_ld~I .oe_register_mode = "none";
defparam \t_op_ld~I .oe_sync_reset = "none";
defparam \t_op_ld~I .operation_mode = "output";
defparam \t_op_ld~I .output_async_reset = "none";
defparam \t_op_ld~I .output_power_up = "low";
defparam \t_op_ld~I .output_register_mode = "none";
defparam \t_op_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op1_out[0]~I (
	.datain(\DPTH|op1|DOUT [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[0]));
// synopsys translate_off
defparam \t_op1_out[0]~I .input_async_reset = "none";
defparam \t_op1_out[0]~I .input_power_up = "low";
defparam \t_op1_out[0]~I .input_register_mode = "none";
defparam \t_op1_out[0]~I .input_sync_reset = "none";
defparam \t_op1_out[0]~I .oe_async_reset = "none";
defparam \t_op1_out[0]~I .oe_power_up = "low";
defparam \t_op1_out[0]~I .oe_register_mode = "none";
defparam \t_op1_out[0]~I .oe_sync_reset = "none";
defparam \t_op1_out[0]~I .operation_mode = "output";
defparam \t_op1_out[0]~I .output_async_reset = "none";
defparam \t_op1_out[0]~I .output_power_up = "low";
defparam \t_op1_out[0]~I .output_register_mode = "none";
defparam \t_op1_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op1_out[1]~I (
	.datain(\DPTH|op1|DOUT [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[1]));
// synopsys translate_off
defparam \t_op1_out[1]~I .input_async_reset = "none";
defparam \t_op1_out[1]~I .input_power_up = "low";
defparam \t_op1_out[1]~I .input_register_mode = "none";
defparam \t_op1_out[1]~I .input_sync_reset = "none";
defparam \t_op1_out[1]~I .oe_async_reset = "none";
defparam \t_op1_out[1]~I .oe_power_up = "low";
defparam \t_op1_out[1]~I .oe_register_mode = "none";
defparam \t_op1_out[1]~I .oe_sync_reset = "none";
defparam \t_op1_out[1]~I .operation_mode = "output";
defparam \t_op1_out[1]~I .output_async_reset = "none";
defparam \t_op1_out[1]~I .output_power_up = "low";
defparam \t_op1_out[1]~I .output_register_mode = "none";
defparam \t_op1_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op1_out[2]~I (
	.datain(\DPTH|op1|DOUT [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[2]));
// synopsys translate_off
defparam \t_op1_out[2]~I .input_async_reset = "none";
defparam \t_op1_out[2]~I .input_power_up = "low";
defparam \t_op1_out[2]~I .input_register_mode = "none";
defparam \t_op1_out[2]~I .input_sync_reset = "none";
defparam \t_op1_out[2]~I .oe_async_reset = "none";
defparam \t_op1_out[2]~I .oe_power_up = "low";
defparam \t_op1_out[2]~I .oe_register_mode = "none";
defparam \t_op1_out[2]~I .oe_sync_reset = "none";
defparam \t_op1_out[2]~I .operation_mode = "output";
defparam \t_op1_out[2]~I .output_async_reset = "none";
defparam \t_op1_out[2]~I .output_power_up = "low";
defparam \t_op1_out[2]~I .output_register_mode = "none";
defparam \t_op1_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op1_out[3]~I (
	.datain(\DPTH|op1|DOUT [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[3]));
// synopsys translate_off
defparam \t_op1_out[3]~I .input_async_reset = "none";
defparam \t_op1_out[3]~I .input_power_up = "low";
defparam \t_op1_out[3]~I .input_register_mode = "none";
defparam \t_op1_out[3]~I .input_sync_reset = "none";
defparam \t_op1_out[3]~I .oe_async_reset = "none";
defparam \t_op1_out[3]~I .oe_power_up = "low";
defparam \t_op1_out[3]~I .oe_register_mode = "none";
defparam \t_op1_out[3]~I .oe_sync_reset = "none";
defparam \t_op1_out[3]~I .operation_mode = "output";
defparam \t_op1_out[3]~I .output_async_reset = "none";
defparam \t_op1_out[3]~I .output_power_up = "low";
defparam \t_op1_out[3]~I .output_register_mode = "none";
defparam \t_op1_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op1_out[4]~I (
	.datain(\DPTH|op1|DOUT [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[4]));
// synopsys translate_off
defparam \t_op1_out[4]~I .input_async_reset = "none";
defparam \t_op1_out[4]~I .input_power_up = "low";
defparam \t_op1_out[4]~I .input_register_mode = "none";
defparam \t_op1_out[4]~I .input_sync_reset = "none";
defparam \t_op1_out[4]~I .oe_async_reset = "none";
defparam \t_op1_out[4]~I .oe_power_up = "low";
defparam \t_op1_out[4]~I .oe_register_mode = "none";
defparam \t_op1_out[4]~I .oe_sync_reset = "none";
defparam \t_op1_out[4]~I .operation_mode = "output";
defparam \t_op1_out[4]~I .output_async_reset = "none";
defparam \t_op1_out[4]~I .output_power_up = "low";
defparam \t_op1_out[4]~I .output_register_mode = "none";
defparam \t_op1_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op1_out[5]~I (
	.datain(\DPTH|op1|DOUT [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[5]));
// synopsys translate_off
defparam \t_op1_out[5]~I .input_async_reset = "none";
defparam \t_op1_out[5]~I .input_power_up = "low";
defparam \t_op1_out[5]~I .input_register_mode = "none";
defparam \t_op1_out[5]~I .input_sync_reset = "none";
defparam \t_op1_out[5]~I .oe_async_reset = "none";
defparam \t_op1_out[5]~I .oe_power_up = "low";
defparam \t_op1_out[5]~I .oe_register_mode = "none";
defparam \t_op1_out[5]~I .oe_sync_reset = "none";
defparam \t_op1_out[5]~I .operation_mode = "output";
defparam \t_op1_out[5]~I .output_async_reset = "none";
defparam \t_op1_out[5]~I .output_power_up = "low";
defparam \t_op1_out[5]~I .output_register_mode = "none";
defparam \t_op1_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op1_out[6]~I (
	.datain(\DPTH|op1|DOUT [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[6]));
// synopsys translate_off
defparam \t_op1_out[6]~I .input_async_reset = "none";
defparam \t_op1_out[6]~I .input_power_up = "low";
defparam \t_op1_out[6]~I .input_register_mode = "none";
defparam \t_op1_out[6]~I .input_sync_reset = "none";
defparam \t_op1_out[6]~I .oe_async_reset = "none";
defparam \t_op1_out[6]~I .oe_power_up = "low";
defparam \t_op1_out[6]~I .oe_register_mode = "none";
defparam \t_op1_out[6]~I .oe_sync_reset = "none";
defparam \t_op1_out[6]~I .operation_mode = "output";
defparam \t_op1_out[6]~I .output_async_reset = "none";
defparam \t_op1_out[6]~I .output_power_up = "low";
defparam \t_op1_out[6]~I .output_register_mode = "none";
defparam \t_op1_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op1_out[7]~I (
	.datain(\DPTH|op1|DOUT [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_out[7]));
// synopsys translate_off
defparam \t_op1_out[7]~I .input_async_reset = "none";
defparam \t_op1_out[7]~I .input_power_up = "low";
defparam \t_op1_out[7]~I .input_register_mode = "none";
defparam \t_op1_out[7]~I .input_sync_reset = "none";
defparam \t_op1_out[7]~I .oe_async_reset = "none";
defparam \t_op1_out[7]~I .oe_power_up = "low";
defparam \t_op1_out[7]~I .oe_register_mode = "none";
defparam \t_op1_out[7]~I .oe_sync_reset = "none";
defparam \t_op1_out[7]~I .operation_mode = "output";
defparam \t_op1_out[7]~I .output_async_reset = "none";
defparam \t_op1_out[7]~I .output_power_up = "low";
defparam \t_op1_out[7]~I .output_register_mode = "none";
defparam \t_op1_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op1_ld~I (
	.datain(\ctr|y_present.OPR~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op1_ld));
// synopsys translate_off
defparam \t_op1_ld~I .input_async_reset = "none";
defparam \t_op1_ld~I .input_power_up = "low";
defparam \t_op1_ld~I .input_register_mode = "none";
defparam \t_op1_ld~I .input_sync_reset = "none";
defparam \t_op1_ld~I .oe_async_reset = "none";
defparam \t_op1_ld~I .oe_power_up = "low";
defparam \t_op1_ld~I .oe_register_mode = "none";
defparam \t_op1_ld~I .oe_sync_reset = "none";
defparam \t_op1_ld~I .operation_mode = "output";
defparam \t_op1_ld~I .output_async_reset = "none";
defparam \t_op1_ld~I .output_power_up = "low";
defparam \t_op1_ld~I .output_register_mode = "none";
defparam \t_op1_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op2_out[0]~I (
	.datain(\DPTH|op2|DOUT [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[0]));
// synopsys translate_off
defparam \t_op2_out[0]~I .input_async_reset = "none";
defparam \t_op2_out[0]~I .input_power_up = "low";
defparam \t_op2_out[0]~I .input_register_mode = "none";
defparam \t_op2_out[0]~I .input_sync_reset = "none";
defparam \t_op2_out[0]~I .oe_async_reset = "none";
defparam \t_op2_out[0]~I .oe_power_up = "low";
defparam \t_op2_out[0]~I .oe_register_mode = "none";
defparam \t_op2_out[0]~I .oe_sync_reset = "none";
defparam \t_op2_out[0]~I .operation_mode = "output";
defparam \t_op2_out[0]~I .output_async_reset = "none";
defparam \t_op2_out[0]~I .output_power_up = "low";
defparam \t_op2_out[0]~I .output_register_mode = "none";
defparam \t_op2_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op2_out[1]~I (
	.datain(\DPTH|op2|DOUT [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[1]));
// synopsys translate_off
defparam \t_op2_out[1]~I .input_async_reset = "none";
defparam \t_op2_out[1]~I .input_power_up = "low";
defparam \t_op2_out[1]~I .input_register_mode = "none";
defparam \t_op2_out[1]~I .input_sync_reset = "none";
defparam \t_op2_out[1]~I .oe_async_reset = "none";
defparam \t_op2_out[1]~I .oe_power_up = "low";
defparam \t_op2_out[1]~I .oe_register_mode = "none";
defparam \t_op2_out[1]~I .oe_sync_reset = "none";
defparam \t_op2_out[1]~I .operation_mode = "output";
defparam \t_op2_out[1]~I .output_async_reset = "none";
defparam \t_op2_out[1]~I .output_power_up = "low";
defparam \t_op2_out[1]~I .output_register_mode = "none";
defparam \t_op2_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op2_out[2]~I (
	.datain(\DPTH|op2|DOUT [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[2]));
// synopsys translate_off
defparam \t_op2_out[2]~I .input_async_reset = "none";
defparam \t_op2_out[2]~I .input_power_up = "low";
defparam \t_op2_out[2]~I .input_register_mode = "none";
defparam \t_op2_out[2]~I .input_sync_reset = "none";
defparam \t_op2_out[2]~I .oe_async_reset = "none";
defparam \t_op2_out[2]~I .oe_power_up = "low";
defparam \t_op2_out[2]~I .oe_register_mode = "none";
defparam \t_op2_out[2]~I .oe_sync_reset = "none";
defparam \t_op2_out[2]~I .operation_mode = "output";
defparam \t_op2_out[2]~I .output_async_reset = "none";
defparam \t_op2_out[2]~I .output_power_up = "low";
defparam \t_op2_out[2]~I .output_register_mode = "none";
defparam \t_op2_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op2_out[3]~I (
	.datain(\DPTH|op2|DOUT [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[3]));
// synopsys translate_off
defparam \t_op2_out[3]~I .input_async_reset = "none";
defparam \t_op2_out[3]~I .input_power_up = "low";
defparam \t_op2_out[3]~I .input_register_mode = "none";
defparam \t_op2_out[3]~I .input_sync_reset = "none";
defparam \t_op2_out[3]~I .oe_async_reset = "none";
defparam \t_op2_out[3]~I .oe_power_up = "low";
defparam \t_op2_out[3]~I .oe_register_mode = "none";
defparam \t_op2_out[3]~I .oe_sync_reset = "none";
defparam \t_op2_out[3]~I .operation_mode = "output";
defparam \t_op2_out[3]~I .output_async_reset = "none";
defparam \t_op2_out[3]~I .output_power_up = "low";
defparam \t_op2_out[3]~I .output_register_mode = "none";
defparam \t_op2_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op2_out[4]~I (
	.datain(\DPTH|op2|DOUT [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[4]));
// synopsys translate_off
defparam \t_op2_out[4]~I .input_async_reset = "none";
defparam \t_op2_out[4]~I .input_power_up = "low";
defparam \t_op2_out[4]~I .input_register_mode = "none";
defparam \t_op2_out[4]~I .input_sync_reset = "none";
defparam \t_op2_out[4]~I .oe_async_reset = "none";
defparam \t_op2_out[4]~I .oe_power_up = "low";
defparam \t_op2_out[4]~I .oe_register_mode = "none";
defparam \t_op2_out[4]~I .oe_sync_reset = "none";
defparam \t_op2_out[4]~I .operation_mode = "output";
defparam \t_op2_out[4]~I .output_async_reset = "none";
defparam \t_op2_out[4]~I .output_power_up = "low";
defparam \t_op2_out[4]~I .output_register_mode = "none";
defparam \t_op2_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op2_out[5]~I (
	.datain(\DPTH|op2|DOUT [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[5]));
// synopsys translate_off
defparam \t_op2_out[5]~I .input_async_reset = "none";
defparam \t_op2_out[5]~I .input_power_up = "low";
defparam \t_op2_out[5]~I .input_register_mode = "none";
defparam \t_op2_out[5]~I .input_sync_reset = "none";
defparam \t_op2_out[5]~I .oe_async_reset = "none";
defparam \t_op2_out[5]~I .oe_power_up = "low";
defparam \t_op2_out[5]~I .oe_register_mode = "none";
defparam \t_op2_out[5]~I .oe_sync_reset = "none";
defparam \t_op2_out[5]~I .operation_mode = "output";
defparam \t_op2_out[5]~I .output_async_reset = "none";
defparam \t_op2_out[5]~I .output_power_up = "low";
defparam \t_op2_out[5]~I .output_register_mode = "none";
defparam \t_op2_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op2_out[6]~I (
	.datain(\DPTH|op2|DOUT [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[6]));
// synopsys translate_off
defparam \t_op2_out[6]~I .input_async_reset = "none";
defparam \t_op2_out[6]~I .input_power_up = "low";
defparam \t_op2_out[6]~I .input_register_mode = "none";
defparam \t_op2_out[6]~I .input_sync_reset = "none";
defparam \t_op2_out[6]~I .oe_async_reset = "none";
defparam \t_op2_out[6]~I .oe_power_up = "low";
defparam \t_op2_out[6]~I .oe_register_mode = "none";
defparam \t_op2_out[6]~I .oe_sync_reset = "none";
defparam \t_op2_out[6]~I .operation_mode = "output";
defparam \t_op2_out[6]~I .output_async_reset = "none";
defparam \t_op2_out[6]~I .output_power_up = "low";
defparam \t_op2_out[6]~I .output_register_mode = "none";
defparam \t_op2_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op2_out[7]~I (
	.datain(\DPTH|op2|DOUT [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_out[7]));
// synopsys translate_off
defparam \t_op2_out[7]~I .input_async_reset = "none";
defparam \t_op2_out[7]~I .input_power_up = "low";
defparam \t_op2_out[7]~I .input_register_mode = "none";
defparam \t_op2_out[7]~I .input_sync_reset = "none";
defparam \t_op2_out[7]~I .oe_async_reset = "none";
defparam \t_op2_out[7]~I .oe_power_up = "low";
defparam \t_op2_out[7]~I .oe_register_mode = "none";
defparam \t_op2_out[7]~I .oe_sync_reset = "none";
defparam \t_op2_out[7]~I .operation_mode = "output";
defparam \t_op2_out[7]~I .output_async_reset = "none";
defparam \t_op2_out[7]~I .output_power_up = "low";
defparam \t_op2_out[7]~I .output_register_mode = "none";
defparam \t_op2_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_op2_ld~I (
	.datain(\ctr|y_present.OPR2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_op2_ld));
// synopsys translate_off
defparam \t_op2_ld~I .input_async_reset = "none";
defparam \t_op2_ld~I .input_power_up = "low";
defparam \t_op2_ld~I .input_register_mode = "none";
defparam \t_op2_ld~I .input_sync_reset = "none";
defparam \t_op2_ld~I .oe_async_reset = "none";
defparam \t_op2_ld~I .oe_power_up = "low";
defparam \t_op2_ld~I .oe_register_mode = "none";
defparam \t_op2_ld~I .oe_sync_reset = "none";
defparam \t_op2_ld~I .operation_mode = "output";
defparam \t_op2_ld~I .output_async_reset = "none";
defparam \t_op2_ld~I .output_power_up = "low";
defparam \t_op2_ld~I .output_register_mode = "none";
defparam \t_op2_ld~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Aa[0]~I (
	.datain(\DPTH|MUX_MEM|result[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Aa[0]));
// synopsys translate_off
defparam \t_Aa[0]~I .input_async_reset = "none";
defparam \t_Aa[0]~I .input_power_up = "low";
defparam \t_Aa[0]~I .input_register_mode = "none";
defparam \t_Aa[0]~I .input_sync_reset = "none";
defparam \t_Aa[0]~I .oe_async_reset = "none";
defparam \t_Aa[0]~I .oe_power_up = "low";
defparam \t_Aa[0]~I .oe_register_mode = "none";
defparam \t_Aa[0]~I .oe_sync_reset = "none";
defparam \t_Aa[0]~I .operation_mode = "output";
defparam \t_Aa[0]~I .output_async_reset = "none";
defparam \t_Aa[0]~I .output_power_up = "low";
defparam \t_Aa[0]~I .output_register_mode = "none";
defparam \t_Aa[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Aa[1]~I (
	.datain(\DPTH|MUX_MEM|result[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Aa[1]));
// synopsys translate_off
defparam \t_Aa[1]~I .input_async_reset = "none";
defparam \t_Aa[1]~I .input_power_up = "low";
defparam \t_Aa[1]~I .input_register_mode = "none";
defparam \t_Aa[1]~I .input_sync_reset = "none";
defparam \t_Aa[1]~I .oe_async_reset = "none";
defparam \t_Aa[1]~I .oe_power_up = "low";
defparam \t_Aa[1]~I .oe_register_mode = "none";
defparam \t_Aa[1]~I .oe_sync_reset = "none";
defparam \t_Aa[1]~I .operation_mode = "output";
defparam \t_Aa[1]~I .output_async_reset = "none";
defparam \t_Aa[1]~I .output_power_up = "low";
defparam \t_Aa[1]~I .output_register_mode = "none";
defparam \t_Aa[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Aa[2]~I (
	.datain(\DPTH|MUX_MEM|result[2]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Aa[2]));
// synopsys translate_off
defparam \t_Aa[2]~I .input_async_reset = "none";
defparam \t_Aa[2]~I .input_power_up = "low";
defparam \t_Aa[2]~I .input_register_mode = "none";
defparam \t_Aa[2]~I .input_sync_reset = "none";
defparam \t_Aa[2]~I .oe_async_reset = "none";
defparam \t_Aa[2]~I .oe_power_up = "low";
defparam \t_Aa[2]~I .oe_register_mode = "none";
defparam \t_Aa[2]~I .oe_sync_reset = "none";
defparam \t_Aa[2]~I .operation_mode = "output";
defparam \t_Aa[2]~I .output_async_reset = "none";
defparam \t_Aa[2]~I .output_power_up = "low";
defparam \t_Aa[2]~I .output_register_mode = "none";
defparam \t_Aa[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Aa[3]~I (
	.datain(\DPTH|MUX_MEM|result[3]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Aa[3]));
// synopsys translate_off
defparam \t_Aa[3]~I .input_async_reset = "none";
defparam \t_Aa[3]~I .input_power_up = "low";
defparam \t_Aa[3]~I .input_register_mode = "none";
defparam \t_Aa[3]~I .input_sync_reset = "none";
defparam \t_Aa[3]~I .oe_async_reset = "none";
defparam \t_Aa[3]~I .oe_power_up = "low";
defparam \t_Aa[3]~I .oe_register_mode = "none";
defparam \t_Aa[3]~I .oe_sync_reset = "none";
defparam \t_Aa[3]~I .operation_mode = "output";
defparam \t_Aa[3]~I .output_async_reset = "none";
defparam \t_Aa[3]~I .output_power_up = "low";
defparam \t_Aa[3]~I .output_register_mode = "none";
defparam \t_Aa[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Aa[4]~I (
	.datain(\DPTH|MUX_MEM|result[4]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Aa[4]));
// synopsys translate_off
defparam \t_Aa[4]~I .input_async_reset = "none";
defparam \t_Aa[4]~I .input_power_up = "low";
defparam \t_Aa[4]~I .input_register_mode = "none";
defparam \t_Aa[4]~I .input_sync_reset = "none";
defparam \t_Aa[4]~I .oe_async_reset = "none";
defparam \t_Aa[4]~I .oe_power_up = "low";
defparam \t_Aa[4]~I .oe_register_mode = "none";
defparam \t_Aa[4]~I .oe_sync_reset = "none";
defparam \t_Aa[4]~I .operation_mode = "output";
defparam \t_Aa[4]~I .output_async_reset = "none";
defparam \t_Aa[4]~I .output_power_up = "low";
defparam \t_Aa[4]~I .output_register_mode = "none";
defparam \t_Aa[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Aa[5]~I (
	.datain(\DPTH|MUX_MEM|result[5]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Aa[5]));
// synopsys translate_off
defparam \t_Aa[5]~I .input_async_reset = "none";
defparam \t_Aa[5]~I .input_power_up = "low";
defparam \t_Aa[5]~I .input_register_mode = "none";
defparam \t_Aa[5]~I .input_sync_reset = "none";
defparam \t_Aa[5]~I .oe_async_reset = "none";
defparam \t_Aa[5]~I .oe_power_up = "low";
defparam \t_Aa[5]~I .oe_register_mode = "none";
defparam \t_Aa[5]~I .oe_sync_reset = "none";
defparam \t_Aa[5]~I .operation_mode = "output";
defparam \t_Aa[5]~I .output_async_reset = "none";
defparam \t_Aa[5]~I .output_power_up = "low";
defparam \t_Aa[5]~I .output_register_mode = "none";
defparam \t_Aa[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Aa[6]~I (
	.datain(\DPTH|MUX_MEM|result[6]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Aa[6]));
// synopsys translate_off
defparam \t_Aa[6]~I .input_async_reset = "none";
defparam \t_Aa[6]~I .input_power_up = "low";
defparam \t_Aa[6]~I .input_register_mode = "none";
defparam \t_Aa[6]~I .input_sync_reset = "none";
defparam \t_Aa[6]~I .oe_async_reset = "none";
defparam \t_Aa[6]~I .oe_power_up = "low";
defparam \t_Aa[6]~I .oe_register_mode = "none";
defparam \t_Aa[6]~I .oe_sync_reset = "none";
defparam \t_Aa[6]~I .operation_mode = "output";
defparam \t_Aa[6]~I .output_async_reset = "none";
defparam \t_Aa[6]~I .output_power_up = "low";
defparam \t_Aa[6]~I .output_register_mode = "none";
defparam \t_Aa[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Aa[7]~I (
	.datain(\DPTH|MUX_MEM|result[7]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Aa[7]));
// synopsys translate_off
defparam \t_Aa[7]~I .input_async_reset = "none";
defparam \t_Aa[7]~I .input_power_up = "low";
defparam \t_Aa[7]~I .input_register_mode = "none";
defparam \t_Aa[7]~I .input_sync_reset = "none";
defparam \t_Aa[7]~I .oe_async_reset = "none";
defparam \t_Aa[7]~I .oe_power_up = "low";
defparam \t_Aa[7]~I .oe_register_mode = "none";
defparam \t_Aa[7]~I .oe_sync_reset = "none";
defparam \t_Aa[7]~I .operation_mode = "output";
defparam \t_Aa[7]~I .output_async_reset = "none";
defparam \t_Aa[7]~I .output_power_up = "low";
defparam \t_Aa[7]~I .output_register_mode = "none";
defparam \t_Aa[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Da[0]~I (
	.datain(\DPTH|ABCD|BRx [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Da[0]));
// synopsys translate_off
defparam \t_Da[0]~I .input_async_reset = "none";
defparam \t_Da[0]~I .input_power_up = "low";
defparam \t_Da[0]~I .input_register_mode = "none";
defparam \t_Da[0]~I .input_sync_reset = "none";
defparam \t_Da[0]~I .oe_async_reset = "none";
defparam \t_Da[0]~I .oe_power_up = "low";
defparam \t_Da[0]~I .oe_register_mode = "none";
defparam \t_Da[0]~I .oe_sync_reset = "none";
defparam \t_Da[0]~I .operation_mode = "output";
defparam \t_Da[0]~I .output_async_reset = "none";
defparam \t_Da[0]~I .output_power_up = "low";
defparam \t_Da[0]~I .output_register_mode = "none";
defparam \t_Da[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Da[1]~I (
	.datain(\DPTH|ABCD|BRx [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Da[1]));
// synopsys translate_off
defparam \t_Da[1]~I .input_async_reset = "none";
defparam \t_Da[1]~I .input_power_up = "low";
defparam \t_Da[1]~I .input_register_mode = "none";
defparam \t_Da[1]~I .input_sync_reset = "none";
defparam \t_Da[1]~I .oe_async_reset = "none";
defparam \t_Da[1]~I .oe_power_up = "low";
defparam \t_Da[1]~I .oe_register_mode = "none";
defparam \t_Da[1]~I .oe_sync_reset = "none";
defparam \t_Da[1]~I .operation_mode = "output";
defparam \t_Da[1]~I .output_async_reset = "none";
defparam \t_Da[1]~I .output_power_up = "low";
defparam \t_Da[1]~I .output_register_mode = "none";
defparam \t_Da[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Da[2]~I (
	.datain(\DPTH|ABCD|BRx [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Da[2]));
// synopsys translate_off
defparam \t_Da[2]~I .input_async_reset = "none";
defparam \t_Da[2]~I .input_power_up = "low";
defparam \t_Da[2]~I .input_register_mode = "none";
defparam \t_Da[2]~I .input_sync_reset = "none";
defparam \t_Da[2]~I .oe_async_reset = "none";
defparam \t_Da[2]~I .oe_power_up = "low";
defparam \t_Da[2]~I .oe_register_mode = "none";
defparam \t_Da[2]~I .oe_sync_reset = "none";
defparam \t_Da[2]~I .operation_mode = "output";
defparam \t_Da[2]~I .output_async_reset = "none";
defparam \t_Da[2]~I .output_power_up = "low";
defparam \t_Da[2]~I .output_register_mode = "none";
defparam \t_Da[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Da[3]~I (
	.datain(\DPTH|ABCD|BRx [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Da[3]));
// synopsys translate_off
defparam \t_Da[3]~I .input_async_reset = "none";
defparam \t_Da[3]~I .input_power_up = "low";
defparam \t_Da[3]~I .input_register_mode = "none";
defparam \t_Da[3]~I .input_sync_reset = "none";
defparam \t_Da[3]~I .oe_async_reset = "none";
defparam \t_Da[3]~I .oe_power_up = "low";
defparam \t_Da[3]~I .oe_register_mode = "none";
defparam \t_Da[3]~I .oe_sync_reset = "none";
defparam \t_Da[3]~I .operation_mode = "output";
defparam \t_Da[3]~I .output_async_reset = "none";
defparam \t_Da[3]~I .output_power_up = "low";
defparam \t_Da[3]~I .output_register_mode = "none";
defparam \t_Da[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Da[4]~I (
	.datain(\DPTH|ABCD|BRx [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Da[4]));
// synopsys translate_off
defparam \t_Da[4]~I .input_async_reset = "none";
defparam \t_Da[4]~I .input_power_up = "low";
defparam \t_Da[4]~I .input_register_mode = "none";
defparam \t_Da[4]~I .input_sync_reset = "none";
defparam \t_Da[4]~I .oe_async_reset = "none";
defparam \t_Da[4]~I .oe_power_up = "low";
defparam \t_Da[4]~I .oe_register_mode = "none";
defparam \t_Da[4]~I .oe_sync_reset = "none";
defparam \t_Da[4]~I .operation_mode = "output";
defparam \t_Da[4]~I .output_async_reset = "none";
defparam \t_Da[4]~I .output_power_up = "low";
defparam \t_Da[4]~I .output_register_mode = "none";
defparam \t_Da[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Da[5]~I (
	.datain(\DPTH|ABCD|BRx [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Da[5]));
// synopsys translate_off
defparam \t_Da[5]~I .input_async_reset = "none";
defparam \t_Da[5]~I .input_power_up = "low";
defparam \t_Da[5]~I .input_register_mode = "none";
defparam \t_Da[5]~I .input_sync_reset = "none";
defparam \t_Da[5]~I .oe_async_reset = "none";
defparam \t_Da[5]~I .oe_power_up = "low";
defparam \t_Da[5]~I .oe_register_mode = "none";
defparam \t_Da[5]~I .oe_sync_reset = "none";
defparam \t_Da[5]~I .operation_mode = "output";
defparam \t_Da[5]~I .output_async_reset = "none";
defparam \t_Da[5]~I .output_power_up = "low";
defparam \t_Da[5]~I .output_register_mode = "none";
defparam \t_Da[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Da[6]~I (
	.datain(\DPTH|ABCD|BRx [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Da[6]));
// synopsys translate_off
defparam \t_Da[6]~I .input_async_reset = "none";
defparam \t_Da[6]~I .input_power_up = "low";
defparam \t_Da[6]~I .input_register_mode = "none";
defparam \t_Da[6]~I .input_sync_reset = "none";
defparam \t_Da[6]~I .oe_async_reset = "none";
defparam \t_Da[6]~I .oe_power_up = "low";
defparam \t_Da[6]~I .oe_register_mode = "none";
defparam \t_Da[6]~I .oe_sync_reset = "none";
defparam \t_Da[6]~I .operation_mode = "output";
defparam \t_Da[6]~I .output_async_reset = "none";
defparam \t_Da[6]~I .output_power_up = "low";
defparam \t_Da[6]~I .output_register_mode = "none";
defparam \t_Da[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Da[7]~I (
	.datain(\DPTH|ABCD|BRx [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Da[7]));
// synopsys translate_off
defparam \t_Da[7]~I .input_async_reset = "none";
defparam \t_Da[7]~I .input_power_up = "low";
defparam \t_Da[7]~I .input_register_mode = "none";
defparam \t_Da[7]~I .input_sync_reset = "none";
defparam \t_Da[7]~I .oe_async_reset = "none";
defparam \t_Da[7]~I .oe_power_up = "low";
defparam \t_Da[7]~I .oe_register_mode = "none";
defparam \t_Da[7]~I .oe_sync_reset = "none";
defparam \t_Da[7]~I .operation_mode = "output";
defparam \t_Da[7]~I .output_async_reset = "none";
defparam \t_Da[7]~I .output_power_up = "low";
defparam \t_Da[7]~I .output_register_mode = "none";
defparam \t_Da[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_mem[0]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_mem[0]));
// synopsys translate_off
defparam \t_mem[0]~I .input_async_reset = "none";
defparam \t_mem[0]~I .input_power_up = "low";
defparam \t_mem[0]~I .input_register_mode = "none";
defparam \t_mem[0]~I .input_sync_reset = "none";
defparam \t_mem[0]~I .oe_async_reset = "none";
defparam \t_mem[0]~I .oe_power_up = "low";
defparam \t_mem[0]~I .oe_register_mode = "none";
defparam \t_mem[0]~I .oe_sync_reset = "none";
defparam \t_mem[0]~I .operation_mode = "output";
defparam \t_mem[0]~I .output_async_reset = "none";
defparam \t_mem[0]~I .output_power_up = "low";
defparam \t_mem[0]~I .output_register_mode = "none";
defparam \t_mem[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_mem[1]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_mem[1]));
// synopsys translate_off
defparam \t_mem[1]~I .input_async_reset = "none";
defparam \t_mem[1]~I .input_power_up = "low";
defparam \t_mem[1]~I .input_register_mode = "none";
defparam \t_mem[1]~I .input_sync_reset = "none";
defparam \t_mem[1]~I .oe_async_reset = "none";
defparam \t_mem[1]~I .oe_power_up = "low";
defparam \t_mem[1]~I .oe_register_mode = "none";
defparam \t_mem[1]~I .oe_sync_reset = "none";
defparam \t_mem[1]~I .operation_mode = "output";
defparam \t_mem[1]~I .output_async_reset = "none";
defparam \t_mem[1]~I .output_power_up = "low";
defparam \t_mem[1]~I .output_register_mode = "none";
defparam \t_mem[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_mem[2]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_mem[2]));
// synopsys translate_off
defparam \t_mem[2]~I .input_async_reset = "none";
defparam \t_mem[2]~I .input_power_up = "low";
defparam \t_mem[2]~I .input_register_mode = "none";
defparam \t_mem[2]~I .input_sync_reset = "none";
defparam \t_mem[2]~I .oe_async_reset = "none";
defparam \t_mem[2]~I .oe_power_up = "low";
defparam \t_mem[2]~I .oe_register_mode = "none";
defparam \t_mem[2]~I .oe_sync_reset = "none";
defparam \t_mem[2]~I .operation_mode = "output";
defparam \t_mem[2]~I .output_async_reset = "none";
defparam \t_mem[2]~I .output_power_up = "low";
defparam \t_mem[2]~I .output_register_mode = "none";
defparam \t_mem[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_mem[3]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_mem[3]));
// synopsys translate_off
defparam \t_mem[3]~I .input_async_reset = "none";
defparam \t_mem[3]~I .input_power_up = "low";
defparam \t_mem[3]~I .input_register_mode = "none";
defparam \t_mem[3]~I .input_sync_reset = "none";
defparam \t_mem[3]~I .oe_async_reset = "none";
defparam \t_mem[3]~I .oe_power_up = "low";
defparam \t_mem[3]~I .oe_register_mode = "none";
defparam \t_mem[3]~I .oe_sync_reset = "none";
defparam \t_mem[3]~I .operation_mode = "output";
defparam \t_mem[3]~I .output_async_reset = "none";
defparam \t_mem[3]~I .output_power_up = "low";
defparam \t_mem[3]~I .output_register_mode = "none";
defparam \t_mem[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_mem[4]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_mem[4]));
// synopsys translate_off
defparam \t_mem[4]~I .input_async_reset = "none";
defparam \t_mem[4]~I .input_power_up = "low";
defparam \t_mem[4]~I .input_register_mode = "none";
defparam \t_mem[4]~I .input_sync_reset = "none";
defparam \t_mem[4]~I .oe_async_reset = "none";
defparam \t_mem[4]~I .oe_power_up = "low";
defparam \t_mem[4]~I .oe_register_mode = "none";
defparam \t_mem[4]~I .oe_sync_reset = "none";
defparam \t_mem[4]~I .operation_mode = "output";
defparam \t_mem[4]~I .output_async_reset = "none";
defparam \t_mem[4]~I .output_power_up = "low";
defparam \t_mem[4]~I .output_register_mode = "none";
defparam \t_mem[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_mem[5]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_mem[5]));
// synopsys translate_off
defparam \t_mem[5]~I .input_async_reset = "none";
defparam \t_mem[5]~I .input_power_up = "low";
defparam \t_mem[5]~I .input_register_mode = "none";
defparam \t_mem[5]~I .input_sync_reset = "none";
defparam \t_mem[5]~I .oe_async_reset = "none";
defparam \t_mem[5]~I .oe_power_up = "low";
defparam \t_mem[5]~I .oe_register_mode = "none";
defparam \t_mem[5]~I .oe_sync_reset = "none";
defparam \t_mem[5]~I .operation_mode = "output";
defparam \t_mem[5]~I .output_async_reset = "none";
defparam \t_mem[5]~I .output_power_up = "low";
defparam \t_mem[5]~I .output_register_mode = "none";
defparam \t_mem[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_mem[6]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_mem[6]));
// synopsys translate_off
defparam \t_mem[6]~I .input_async_reset = "none";
defparam \t_mem[6]~I .input_power_up = "low";
defparam \t_mem[6]~I .input_register_mode = "none";
defparam \t_mem[6]~I .input_sync_reset = "none";
defparam \t_mem[6]~I .oe_async_reset = "none";
defparam \t_mem[6]~I .oe_power_up = "low";
defparam \t_mem[6]~I .oe_register_mode = "none";
defparam \t_mem[6]~I .oe_sync_reset = "none";
defparam \t_mem[6]~I .operation_mode = "output";
defparam \t_mem[6]~I .output_async_reset = "none";
defparam \t_mem[6]~I .output_power_up = "low";
defparam \t_mem[6]~I .output_register_mode = "none";
defparam \t_mem[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_mem[7]~I (
	.datain(\ram1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_mem[7]));
// synopsys translate_off
defparam \t_mem[7]~I .input_async_reset = "none";
defparam \t_mem[7]~I .input_power_up = "low";
defparam \t_mem[7]~I .input_register_mode = "none";
defparam \t_mem[7]~I .input_sync_reset = "none";
defparam \t_mem[7]~I .oe_async_reset = "none";
defparam \t_mem[7]~I .oe_power_up = "low";
defparam \t_mem[7]~I .oe_register_mode = "none";
defparam \t_mem[7]~I .oe_sync_reset = "none";
defparam \t_mem[7]~I .operation_mode = "output";
defparam \t_mem[7]~I .output_async_reset = "none";
defparam \t_mem[7]~I .output_power_up = "low";
defparam \t_mem[7]~I .output_register_mode = "none";
defparam \t_mem[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_Wa~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_Wa));
// synopsys translate_off
defparam \t_Wa~I .input_async_reset = "none";
defparam \t_Wa~I .input_power_up = "low";
defparam \t_Wa~I .input_register_mode = "none";
defparam \t_Wa~I .input_sync_reset = "none";
defparam \t_Wa~I .oe_async_reset = "none";
defparam \t_Wa~I .oe_power_up = "low";
defparam \t_Wa~I .oe_register_mode = "none";
defparam \t_Wa~I .oe_sync_reset = "none";
defparam \t_Wa~I .operation_mode = "output";
defparam \t_Wa~I .output_async_reset = "none";
defparam \t_Wa~I .output_power_up = "low";
defparam \t_Wa~I .output_register_mode = "none";
defparam \t_Wa~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_count_PC~I (
	.datain(\ctr|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_count_PC));
// synopsys translate_off
defparam \t_count_PC~I .input_async_reset = "none";
defparam \t_count_PC~I .input_power_up = "low";
defparam \t_count_PC~I .input_register_mode = "none";
defparam \t_count_PC~I .input_sync_reset = "none";
defparam \t_count_PC~I .oe_async_reset = "none";
defparam \t_count_PC~I .oe_power_up = "low";
defparam \t_count_PC~I .oe_register_mode = "none";
defparam \t_count_PC~I .oe_sync_reset = "none";
defparam \t_count_PC~I .operation_mode = "output";
defparam \t_count_PC~I .output_async_reset = "none";
defparam \t_count_PC~I .output_power_up = "low";
defparam \t_count_PC~I .output_register_mode = "none";
defparam \t_count_PC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_PC[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_PC[0]));
// synopsys translate_off
defparam \t_sel_PC[0]~I .input_async_reset = "none";
defparam \t_sel_PC[0]~I .input_power_up = "low";
defparam \t_sel_PC[0]~I .input_register_mode = "none";
defparam \t_sel_PC[0]~I .input_sync_reset = "none";
defparam \t_sel_PC[0]~I .oe_async_reset = "none";
defparam \t_sel_PC[0]~I .oe_power_up = "low";
defparam \t_sel_PC[0]~I .oe_register_mode = "none";
defparam \t_sel_PC[0]~I .oe_sync_reset = "none";
defparam \t_sel_PC[0]~I .operation_mode = "output";
defparam \t_sel_PC[0]~I .output_async_reset = "none";
defparam \t_sel_PC[0]~I .output_power_up = "low";
defparam \t_sel_PC[0]~I .output_register_mode = "none";
defparam \t_sel_PC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_PC[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_PC[1]));
// synopsys translate_off
defparam \t_sel_PC[1]~I .input_async_reset = "none";
defparam \t_sel_PC[1]~I .input_power_up = "low";
defparam \t_sel_PC[1]~I .input_register_mode = "none";
defparam \t_sel_PC[1]~I .input_sync_reset = "none";
defparam \t_sel_PC[1]~I .oe_async_reset = "none";
defparam \t_sel_PC[1]~I .oe_power_up = "low";
defparam \t_sel_PC[1]~I .oe_register_mode = "none";
defparam \t_sel_PC[1]~I .oe_sync_reset = "none";
defparam \t_sel_PC[1]~I .operation_mode = "output";
defparam \t_sel_PC[1]~I .output_async_reset = "none";
defparam \t_sel_PC[1]~I .output_power_up = "low";
defparam \t_sel_PC[1]~I .output_register_mode = "none";
defparam \t_sel_PC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_count_SP~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_count_SP));
// synopsys translate_off
defparam \t_count_SP~I .input_async_reset = "none";
defparam \t_count_SP~I .input_power_up = "low";
defparam \t_count_SP~I .input_register_mode = "none";
defparam \t_count_SP~I .input_sync_reset = "none";
defparam \t_count_SP~I .oe_async_reset = "none";
defparam \t_count_SP~I .oe_power_up = "low";
defparam \t_count_SP~I .oe_register_mode = "none";
defparam \t_count_SP~I .oe_sync_reset = "none";
defparam \t_count_SP~I .operation_mode = "output";
defparam \t_count_SP~I .output_async_reset = "none";
defparam \t_count_SP~I .output_power_up = "low";
defparam \t_count_SP~I .output_register_mode = "none";
defparam \t_count_SP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_push_pop~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_push_pop));
// synopsys translate_off
defparam \t_push_pop~I .input_async_reset = "none";
defparam \t_push_pop~I .input_power_up = "low";
defparam \t_push_pop~I .input_register_mode = "none";
defparam \t_push_pop~I .input_sync_reset = "none";
defparam \t_push_pop~I .oe_async_reset = "none";
defparam \t_push_pop~I .oe_power_up = "low";
defparam \t_push_pop~I .oe_register_mode = "none";
defparam \t_push_pop~I .oe_sync_reset = "none";
defparam \t_push_pop~I .operation_mode = "output";
defparam \t_push_pop~I .output_async_reset = "none";
defparam \t_push_pop~I .output_power_up = "low";
defparam \t_push_pop~I .output_register_mode = "none";
defparam \t_push_pop~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_SP[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_SP[0]));
// synopsys translate_off
defparam \t_sel_SP[0]~I .input_async_reset = "none";
defparam \t_sel_SP[0]~I .input_power_up = "low";
defparam \t_sel_SP[0]~I .input_register_mode = "none";
defparam \t_sel_SP[0]~I .input_sync_reset = "none";
defparam \t_sel_SP[0]~I .oe_async_reset = "none";
defparam \t_sel_SP[0]~I .oe_power_up = "low";
defparam \t_sel_SP[0]~I .oe_register_mode = "none";
defparam \t_sel_SP[0]~I .oe_sync_reset = "none";
defparam \t_sel_SP[0]~I .operation_mode = "output";
defparam \t_sel_SP[0]~I .output_async_reset = "none";
defparam \t_sel_SP[0]~I .output_power_up = "low";
defparam \t_sel_SP[0]~I .output_register_mode = "none";
defparam \t_sel_SP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_SP[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_SP[1]));
// synopsys translate_off
defparam \t_sel_SP[1]~I .input_async_reset = "none";
defparam \t_sel_SP[1]~I .input_power_up = "low";
defparam \t_sel_SP[1]~I .input_register_mode = "none";
defparam \t_sel_SP[1]~I .input_sync_reset = "none";
defparam \t_sel_SP[1]~I .oe_async_reset = "none";
defparam \t_sel_SP[1]~I .oe_power_up = "low";
defparam \t_sel_SP[1]~I .oe_register_mode = "none";
defparam \t_sel_SP[1]~I .oe_sync_reset = "none";
defparam \t_sel_SP[1]~I .operation_mode = "output";
defparam \t_sel_SP[1]~I .output_async_reset = "none";
defparam \t_sel_SP[1]~I .output_power_up = "low";
defparam \t_sel_SP[1]~I .output_register_mode = "none";
defparam \t_sel_SP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_OP_sel[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_OP_sel[0]));
// synopsys translate_off
defparam \t_OP_sel[0]~I .input_async_reset = "none";
defparam \t_OP_sel[0]~I .input_power_up = "low";
defparam \t_OP_sel[0]~I .input_register_mode = "none";
defparam \t_OP_sel[0]~I .input_sync_reset = "none";
defparam \t_OP_sel[0]~I .oe_async_reset = "none";
defparam \t_OP_sel[0]~I .oe_power_up = "low";
defparam \t_OP_sel[0]~I .oe_register_mode = "none";
defparam \t_OP_sel[0]~I .oe_sync_reset = "none";
defparam \t_OP_sel[0]~I .operation_mode = "output";
defparam \t_OP_sel[0]~I .output_async_reset = "none";
defparam \t_OP_sel[0]~I .output_power_up = "low";
defparam \t_OP_sel[0]~I .output_register_mode = "none";
defparam \t_OP_sel[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_OP_sel[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_OP_sel[1]));
// synopsys translate_off
defparam \t_OP_sel[1]~I .input_async_reset = "none";
defparam \t_OP_sel[1]~I .input_power_up = "low";
defparam \t_OP_sel[1]~I .input_register_mode = "none";
defparam \t_OP_sel[1]~I .input_sync_reset = "none";
defparam \t_OP_sel[1]~I .oe_async_reset = "none";
defparam \t_OP_sel[1]~I .oe_power_up = "low";
defparam \t_OP_sel[1]~I .oe_register_mode = "none";
defparam \t_OP_sel[1]~I .oe_sync_reset = "none";
defparam \t_OP_sel[1]~I .operation_mode = "output";
defparam \t_OP_sel[1]~I .output_async_reset = "none";
defparam \t_OP_sel[1]~I .output_power_up = "low";
defparam \t_OP_sel[1]~I .output_register_mode = "none";
defparam \t_OP_sel[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_OP_sel[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_OP_sel[2]));
// synopsys translate_off
defparam \t_OP_sel[2]~I .input_async_reset = "none";
defparam \t_OP_sel[2]~I .input_power_up = "low";
defparam \t_OP_sel[2]~I .input_register_mode = "none";
defparam \t_OP_sel[2]~I .input_sync_reset = "none";
defparam \t_OP_sel[2]~I .oe_async_reset = "none";
defparam \t_OP_sel[2]~I .oe_power_up = "low";
defparam \t_OP_sel[2]~I .oe_register_mode = "none";
defparam \t_OP_sel[2]~I .oe_sync_reset = "none";
defparam \t_OP_sel[2]~I .operation_mode = "output";
defparam \t_OP_sel[2]~I .output_async_reset = "none";
defparam \t_OP_sel[2]~I .output_power_up = "low";
defparam \t_OP_sel[2]~I .output_register_mode = "none";
defparam \t_OP_sel[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_OP_sel[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_OP_sel[3]));
// synopsys translate_off
defparam \t_OP_sel[3]~I .input_async_reset = "none";
defparam \t_OP_sel[3]~I .input_power_up = "low";
defparam \t_OP_sel[3]~I .input_register_mode = "none";
defparam \t_OP_sel[3]~I .input_sync_reset = "none";
defparam \t_OP_sel[3]~I .oe_async_reset = "none";
defparam \t_OP_sel[3]~I .oe_power_up = "low";
defparam \t_OP_sel[3]~I .oe_register_mode = "none";
defparam \t_OP_sel[3]~I .oe_sync_reset = "none";
defparam \t_OP_sel[3]~I .operation_mode = "output";
defparam \t_OP_sel[3]~I .output_async_reset = "none";
defparam \t_OP_sel[3]~I .output_power_up = "low";
defparam \t_OP_sel[3]~I .output_register_mode = "none";
defparam \t_OP_sel[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_AB_Reg[0]~I (
	.datain(\ctr|Selector5~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_AB_Reg[0]));
// synopsys translate_off
defparam \t_AB_Reg[0]~I .input_async_reset = "none";
defparam \t_AB_Reg[0]~I .input_power_up = "low";
defparam \t_AB_Reg[0]~I .input_register_mode = "none";
defparam \t_AB_Reg[0]~I .input_sync_reset = "none";
defparam \t_AB_Reg[0]~I .oe_async_reset = "none";
defparam \t_AB_Reg[0]~I .oe_power_up = "low";
defparam \t_AB_Reg[0]~I .oe_register_mode = "none";
defparam \t_AB_Reg[0]~I .oe_sync_reset = "none";
defparam \t_AB_Reg[0]~I .operation_mode = "output";
defparam \t_AB_Reg[0]~I .output_async_reset = "none";
defparam \t_AB_Reg[0]~I .output_power_up = "low";
defparam \t_AB_Reg[0]~I .output_register_mode = "none";
defparam \t_AB_Reg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_AB_Reg[1]~I (
	.datain(\ctr|Selector4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_AB_Reg[1]));
// synopsys translate_off
defparam \t_AB_Reg[1]~I .input_async_reset = "none";
defparam \t_AB_Reg[1]~I .input_power_up = "low";
defparam \t_AB_Reg[1]~I .input_register_mode = "none";
defparam \t_AB_Reg[1]~I .input_sync_reset = "none";
defparam \t_AB_Reg[1]~I .oe_async_reset = "none";
defparam \t_AB_Reg[1]~I .oe_power_up = "low";
defparam \t_AB_Reg[1]~I .oe_register_mode = "none";
defparam \t_AB_Reg[1]~I .oe_sync_reset = "none";
defparam \t_AB_Reg[1]~I .operation_mode = "output";
defparam \t_AB_Reg[1]~I .output_async_reset = "none";
defparam \t_AB_Reg[1]~I .output_power_up = "low";
defparam \t_AB_Reg[1]~I .output_register_mode = "none";
defparam \t_AB_Reg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_AB_RegX[0]~I (
	.datain(\ctr|Selector7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_AB_RegX[0]));
// synopsys translate_off
defparam \t_AB_RegX[0]~I .input_async_reset = "none";
defparam \t_AB_RegX[0]~I .input_power_up = "low";
defparam \t_AB_RegX[0]~I .input_register_mode = "none";
defparam \t_AB_RegX[0]~I .input_sync_reset = "none";
defparam \t_AB_RegX[0]~I .oe_async_reset = "none";
defparam \t_AB_RegX[0]~I .oe_power_up = "low";
defparam \t_AB_RegX[0]~I .oe_register_mode = "none";
defparam \t_AB_RegX[0]~I .oe_sync_reset = "none";
defparam \t_AB_RegX[0]~I .operation_mode = "output";
defparam \t_AB_RegX[0]~I .output_async_reset = "none";
defparam \t_AB_RegX[0]~I .output_power_up = "low";
defparam \t_AB_RegX[0]~I .output_register_mode = "none";
defparam \t_AB_RegX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_AB_RegX[1]~I (
	.datain(\ctr|Selector6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_AB_RegX[1]));
// synopsys translate_off
defparam \t_AB_RegX[1]~I .input_async_reset = "none";
defparam \t_AB_RegX[1]~I .input_power_up = "low";
defparam \t_AB_RegX[1]~I .input_register_mode = "none";
defparam \t_AB_RegX[1]~I .input_sync_reset = "none";
defparam \t_AB_RegX[1]~I .oe_async_reset = "none";
defparam \t_AB_RegX[1]~I .oe_power_up = "low";
defparam \t_AB_RegX[1]~I .oe_register_mode = "none";
defparam \t_AB_RegX[1]~I .oe_sync_reset = "none";
defparam \t_AB_RegX[1]~I .operation_mode = "output";
defparam \t_AB_RegX[1]~I .output_async_reset = "none";
defparam \t_AB_RegX[1]~I .output_power_up = "low";
defparam \t_AB_RegX[1]~I .output_register_mode = "none";
defparam \t_AB_RegX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_W_wr~I (
	.datain(\ctr|Selector10~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_W_wr));
// synopsys translate_off
defparam \t_W_wr~I .input_async_reset = "none";
defparam \t_W_wr~I .input_power_up = "low";
defparam \t_W_wr~I .input_register_mode = "none";
defparam \t_W_wr~I .input_sync_reset = "none";
defparam \t_W_wr~I .oe_async_reset = "none";
defparam \t_W_wr~I .oe_power_up = "low";
defparam \t_W_wr~I .oe_register_mode = "none";
defparam \t_W_wr~I .oe_sync_reset = "none";
defparam \t_W_wr~I .operation_mode = "output";
defparam \t_W_wr~I .output_async_reset = "none";
defparam \t_W_wr~I .output_power_up = "low";
defparam \t_W_wr~I .output_register_mode = "none";
defparam \t_W_wr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_MUX_ABCD[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_MUX_ABCD[0]));
// synopsys translate_off
defparam \t_sel_MUX_ABCD[0]~I .input_async_reset = "none";
defparam \t_sel_MUX_ABCD[0]~I .input_power_up = "low";
defparam \t_sel_MUX_ABCD[0]~I .input_register_mode = "none";
defparam \t_sel_MUX_ABCD[0]~I .input_sync_reset = "none";
defparam \t_sel_MUX_ABCD[0]~I .oe_async_reset = "none";
defparam \t_sel_MUX_ABCD[0]~I .oe_power_up = "low";
defparam \t_sel_MUX_ABCD[0]~I .oe_register_mode = "none";
defparam \t_sel_MUX_ABCD[0]~I .oe_sync_reset = "none";
defparam \t_sel_MUX_ABCD[0]~I .operation_mode = "output";
defparam \t_sel_MUX_ABCD[0]~I .output_async_reset = "none";
defparam \t_sel_MUX_ABCD[0]~I .output_power_up = "low";
defparam \t_sel_MUX_ABCD[0]~I .output_register_mode = "none";
defparam \t_sel_MUX_ABCD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_MUX_ABCD[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_MUX_ABCD[1]));
// synopsys translate_off
defparam \t_sel_MUX_ABCD[1]~I .input_async_reset = "none";
defparam \t_sel_MUX_ABCD[1]~I .input_power_up = "low";
defparam \t_sel_MUX_ABCD[1]~I .input_register_mode = "none";
defparam \t_sel_MUX_ABCD[1]~I .input_sync_reset = "none";
defparam \t_sel_MUX_ABCD[1]~I .oe_async_reset = "none";
defparam \t_sel_MUX_ABCD[1]~I .oe_power_up = "low";
defparam \t_sel_MUX_ABCD[1]~I .oe_register_mode = "none";
defparam \t_sel_MUX_ABCD[1]~I .oe_sync_reset = "none";
defparam \t_sel_MUX_ABCD[1]~I .operation_mode = "output";
defparam \t_sel_MUX_ABCD[1]~I .output_async_reset = "none";
defparam \t_sel_MUX_ABCD[1]~I .output_power_up = "low";
defparam \t_sel_MUX_ABCD[1]~I .output_register_mode = "none";
defparam \t_sel_MUX_ABCD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_MUX_ABCD_IN[0]~I (
	.datain(\ctr|Selector9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_MUX_ABCD_IN[0]));
// synopsys translate_off
defparam \t_sel_MUX_ABCD_IN[0]~I .input_async_reset = "none";
defparam \t_sel_MUX_ABCD_IN[0]~I .input_power_up = "low";
defparam \t_sel_MUX_ABCD_IN[0]~I .input_register_mode = "none";
defparam \t_sel_MUX_ABCD_IN[0]~I .input_sync_reset = "none";
defparam \t_sel_MUX_ABCD_IN[0]~I .oe_async_reset = "none";
defparam \t_sel_MUX_ABCD_IN[0]~I .oe_power_up = "low";
defparam \t_sel_MUX_ABCD_IN[0]~I .oe_register_mode = "none";
defparam \t_sel_MUX_ABCD_IN[0]~I .oe_sync_reset = "none";
defparam \t_sel_MUX_ABCD_IN[0]~I .operation_mode = "output";
defparam \t_sel_MUX_ABCD_IN[0]~I .output_async_reset = "none";
defparam \t_sel_MUX_ABCD_IN[0]~I .output_power_up = "low";
defparam \t_sel_MUX_ABCD_IN[0]~I .output_register_mode = "none";
defparam \t_sel_MUX_ABCD_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_MUX_ABCD_IN[1]~I (
	.datain(\ctr|Selector8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_MUX_ABCD_IN[1]));
// synopsys translate_off
defparam \t_sel_MUX_ABCD_IN[1]~I .input_async_reset = "none";
defparam \t_sel_MUX_ABCD_IN[1]~I .input_power_up = "low";
defparam \t_sel_MUX_ABCD_IN[1]~I .input_register_mode = "none";
defparam \t_sel_MUX_ABCD_IN[1]~I .input_sync_reset = "none";
defparam \t_sel_MUX_ABCD_IN[1]~I .oe_async_reset = "none";
defparam \t_sel_MUX_ABCD_IN[1]~I .oe_power_up = "low";
defparam \t_sel_MUX_ABCD_IN[1]~I .oe_register_mode = "none";
defparam \t_sel_MUX_ABCD_IN[1]~I .oe_sync_reset = "none";
defparam \t_sel_MUX_ABCD_IN[1]~I .operation_mode = "output";
defparam \t_sel_MUX_ABCD_IN[1]~I .output_async_reset = "none";
defparam \t_sel_MUX_ABCD_IN[1]~I .output_power_up = "low";
defparam \t_sel_MUX_ABCD_IN[1]~I .output_register_mode = "none";
defparam \t_sel_MUX_ABCD_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_MUX_Da[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_MUX_Da[0]));
// synopsys translate_off
defparam \t_sel_MUX_Da[0]~I .input_async_reset = "none";
defparam \t_sel_MUX_Da[0]~I .input_power_up = "low";
defparam \t_sel_MUX_Da[0]~I .input_register_mode = "none";
defparam \t_sel_MUX_Da[0]~I .input_sync_reset = "none";
defparam \t_sel_MUX_Da[0]~I .oe_async_reset = "none";
defparam \t_sel_MUX_Da[0]~I .oe_power_up = "low";
defparam \t_sel_MUX_Da[0]~I .oe_register_mode = "none";
defparam \t_sel_MUX_Da[0]~I .oe_sync_reset = "none";
defparam \t_sel_MUX_Da[0]~I .operation_mode = "output";
defparam \t_sel_MUX_Da[0]~I .output_async_reset = "none";
defparam \t_sel_MUX_Da[0]~I .output_power_up = "low";
defparam \t_sel_MUX_Da[0]~I .output_register_mode = "none";
defparam \t_sel_MUX_Da[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_MUX_Da[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_MUX_Da[1]));
// synopsys translate_off
defparam \t_sel_MUX_Da[1]~I .input_async_reset = "none";
defparam \t_sel_MUX_Da[1]~I .input_power_up = "low";
defparam \t_sel_MUX_Da[1]~I .input_register_mode = "none";
defparam \t_sel_MUX_Da[1]~I .input_sync_reset = "none";
defparam \t_sel_MUX_Da[1]~I .oe_async_reset = "none";
defparam \t_sel_MUX_Da[1]~I .oe_power_up = "low";
defparam \t_sel_MUX_Da[1]~I .oe_register_mode = "none";
defparam \t_sel_MUX_Da[1]~I .oe_sync_reset = "none";
defparam \t_sel_MUX_Da[1]~I .operation_mode = "output";
defparam \t_sel_MUX_Da[1]~I .output_async_reset = "none";
defparam \t_sel_MUX_Da[1]~I .output_power_up = "low";
defparam \t_sel_MUX_Da[1]~I .output_register_mode = "none";
defparam \t_sel_MUX_Da[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_MUX_ULA[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_MUX_ULA[0]));
// synopsys translate_off
defparam \t_sel_MUX_ULA[0]~I .input_async_reset = "none";
defparam \t_sel_MUX_ULA[0]~I .input_power_up = "low";
defparam \t_sel_MUX_ULA[0]~I .input_register_mode = "none";
defparam \t_sel_MUX_ULA[0]~I .input_sync_reset = "none";
defparam \t_sel_MUX_ULA[0]~I .oe_async_reset = "none";
defparam \t_sel_MUX_ULA[0]~I .oe_power_up = "low";
defparam \t_sel_MUX_ULA[0]~I .oe_register_mode = "none";
defparam \t_sel_MUX_ULA[0]~I .oe_sync_reset = "none";
defparam \t_sel_MUX_ULA[0]~I .operation_mode = "output";
defparam \t_sel_MUX_ULA[0]~I .output_async_reset = "none";
defparam \t_sel_MUX_ULA[0]~I .output_power_up = "low";
defparam \t_sel_MUX_ULA[0]~I .output_register_mode = "none";
defparam \t_sel_MUX_ULA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_MUX_ULA[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_MUX_ULA[1]));
// synopsys translate_off
defparam \t_sel_MUX_ULA[1]~I .input_async_reset = "none";
defparam \t_sel_MUX_ULA[1]~I .input_power_up = "low";
defparam \t_sel_MUX_ULA[1]~I .input_register_mode = "none";
defparam \t_sel_MUX_ULA[1]~I .input_sync_reset = "none";
defparam \t_sel_MUX_ULA[1]~I .oe_async_reset = "none";
defparam \t_sel_MUX_ULA[1]~I .oe_power_up = "low";
defparam \t_sel_MUX_ULA[1]~I .oe_register_mode = "none";
defparam \t_sel_MUX_ULA[1]~I .oe_sync_reset = "none";
defparam \t_sel_MUX_ULA[1]~I .operation_mode = "output";
defparam \t_sel_MUX_ULA[1]~I .output_async_reset = "none";
defparam \t_sel_MUX_ULA[1]~I .output_power_up = "low";
defparam \t_sel_MUX_ULA[1]~I .output_register_mode = "none";
defparam \t_sel_MUX_ULA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_MUX_MEM[0]~I (
	.datain(\ctr|sel_MUX_MEM[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_MUX_MEM[0]));
// synopsys translate_off
defparam \t_sel_MUX_MEM[0]~I .input_async_reset = "none";
defparam \t_sel_MUX_MEM[0]~I .input_power_up = "low";
defparam \t_sel_MUX_MEM[0]~I .input_register_mode = "none";
defparam \t_sel_MUX_MEM[0]~I .input_sync_reset = "none";
defparam \t_sel_MUX_MEM[0]~I .oe_async_reset = "none";
defparam \t_sel_MUX_MEM[0]~I .oe_power_up = "low";
defparam \t_sel_MUX_MEM[0]~I .oe_register_mode = "none";
defparam \t_sel_MUX_MEM[0]~I .oe_sync_reset = "none";
defparam \t_sel_MUX_MEM[0]~I .operation_mode = "output";
defparam \t_sel_MUX_MEM[0]~I .output_async_reset = "none";
defparam \t_sel_MUX_MEM[0]~I .output_power_up = "low";
defparam \t_sel_MUX_MEM[0]~I .output_register_mode = "none";
defparam \t_sel_MUX_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_MUX_MEM[1]~I (
	.datain(\DPTH|MUX_MEM|result[0]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_MUX_MEM[1]));
// synopsys translate_off
defparam \t_sel_MUX_MEM[1]~I .input_async_reset = "none";
defparam \t_sel_MUX_MEM[1]~I .input_power_up = "low";
defparam \t_sel_MUX_MEM[1]~I .input_register_mode = "none";
defparam \t_sel_MUX_MEM[1]~I .input_sync_reset = "none";
defparam \t_sel_MUX_MEM[1]~I .oe_async_reset = "none";
defparam \t_sel_MUX_MEM[1]~I .oe_power_up = "low";
defparam \t_sel_MUX_MEM[1]~I .oe_register_mode = "none";
defparam \t_sel_MUX_MEM[1]~I .oe_sync_reset = "none";
defparam \t_sel_MUX_MEM[1]~I .operation_mode = "output";
defparam \t_sel_MUX_MEM[1]~I .output_async_reset = "none";
defparam \t_sel_MUX_MEM[1]~I .output_power_up = "low";
defparam \t_sel_MUX_MEM[1]~I .output_register_mode = "none";
defparam \t_sel_MUX_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \t_sel_MUX_MEM[2]~I (
	.datain(\ctr|sel_MUX_MEM[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(t_sel_MUX_MEM[2]));
// synopsys translate_off
defparam \t_sel_MUX_MEM[2]~I .input_async_reset = "none";
defparam \t_sel_MUX_MEM[2]~I .input_power_up = "low";
defparam \t_sel_MUX_MEM[2]~I .input_register_mode = "none";
defparam \t_sel_MUX_MEM[2]~I .input_sync_reset = "none";
defparam \t_sel_MUX_MEM[2]~I .oe_async_reset = "none";
defparam \t_sel_MUX_MEM[2]~I .oe_power_up = "low";
defparam \t_sel_MUX_MEM[2]~I .oe_register_mode = "none";
defparam \t_sel_MUX_MEM[2]~I .oe_sync_reset = "none";
defparam \t_sel_MUX_MEM[2]~I .operation_mode = "output";
defparam \t_sel_MUX_MEM[2]~I .output_async_reset = "none";
defparam \t_sel_MUX_MEM[2]~I .output_power_up = "low";
defparam \t_sel_MUX_MEM[2]~I .output_register_mode = "none";
defparam \t_sel_MUX_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
