{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 16:46:58 2022 " "Info: Processing started: Sat Dec 03 16:46:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_group -c reg_group --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reg_group -c reg_group --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "raa packed reg_group.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at reg_group.v(5): data type declaration for \"raa\" declares packed dimensions but the port declaration declaration does not" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "raa reg_group.v(2) " "Info (10151): Verilog HDL Declaration information at reg_group.v(2): \"raa\" is declared here" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "rwba packed reg_group.v(6) " "Warning (10227): Verilog HDL Port Declaration warning at reg_group.v(6): data type declaration for \"rwba\" declares packed dimensions but the port declaration declaration does not" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "rwba reg_group.v(2) " "Info (10151): Verilog HDL Declaration information at reg_group.v(2): \"rwba\" is declared here" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "i packed reg_group.v(4) " "Warning (10227): Verilog HDL Port Declaration warning at reg_group.v(4): data type declaration for \"i\" declares packed dimensions but the port declaration declaration does not" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "i reg_group.v(2) " "Info (10151): Verilog HDL Declaration information at reg_group.v(2): \"i\" is declared here" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 2 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "s packed reg_group.v(8) " "Warning (10227): Verilog HDL Port Declaration warning at reg_group.v(8): data type declaration for \"s\" declares packed dimensions but the port declaration declaration does not" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "s reg_group.v(3) " "Info (10151): Verilog HDL Declaration information at reg_group.v(3): \"s\" is declared here" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "d packed reg_group.v(9) " "Warning (10227): Verilog HDL Port Declaration warning at reg_group.v(9): data type declaration for \"d\" declares packed dimensions but the port declaration declaration does not" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "d reg_group.v(3) " "Info (10151): Verilog HDL Declaration information at reg_group.v(3): \"d\" is declared here" {  } { { "reg_group.v" "" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_group " "Info: Elaborating entity \"reg_group\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "r " "Info: RAM logic \"r\" is uninferred due to inappropriate RAM size" {  } { { "reg_group.v" "r" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Info: Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "r~24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~24\"" {  } { { "reg_group.v" "r~24" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~25\"" {  } { { "reg_group.v" "r~25" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~26\"" {  } { { "reg_group.v" "r~26" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~27\"" {  } { { "reg_group.v" "r~27" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~28\"" {  } { { "reg_group.v" "r~28" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~29\"" {  } { { "reg_group.v" "r~29" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~30\"" {  } { { "reg_group.v" "r~30" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~31\"" {  } { { "reg_group.v" "r~31" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~32\"" {  } { { "reg_group.v" "r~32" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~33\"" {  } { { "reg_group.v" "r~33" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~34\"" {  } { { "reg_group.v" "r~34" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~35\"" {  } { { "reg_group.v" "r~35" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~36\"" {  } { { "reg_group.v" "r~36" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~37\"" {  } { { "reg_group.v" "r~37" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~38\"" {  } { { "reg_group.v" "r~38" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "r~39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"r~39\"" {  } { { "reg_group.v" "r~39" { Text "E:/电子电路/实验/4/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:r_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_mux:r_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:r_rtl_0 " "Info: Instantiated megafunction \"lpm_mux:r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "E:/电子电路/实验/4/reg_group/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 16:46:59 2022 " "Info: Processing ended: Sat Dec 03 16:46:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
