# High-Speed 2D DCT Core for FPGA

Thiáº¿t káº¿ vÃ  mÃ´ phá»ng lÃµi DCT-II 2D tá»‘c Ä‘á»™ cao (8Ã—8 block) trÃªn FPGA vá»›i kiáº¿n trÃºc pipeline Ä‘áº§y Ä‘á»§.

## ğŸ¯ Äáº·c Ä‘iá»ƒm chÃ­nh

- **Thuáº­t toÃ¡n**: Loeffler 1D DCT (8-point) Ã— 2 + transpose buffer
- **ThÃ´ng lÆ°á»£ng**: 1 sample/cycle sau khi warm-up (~64 cycles/block)
- **Äá»™ chÃ­nh xÃ¡c**: Fixed-point Q1.14, sai sá»‘ < 100 LSB so vá»›i floating-point
- **Giao diá»‡n**: AXI4-Stream (tvalid/tready/tdata/tlast)
- **TÃ i nguyÃªn**: ~22-24 DSP, 2-4 BRAM, vÃ i nghÃ¬n LUT/FF
- **Fmax má»¥c tiÃªu**: 200+ MHz trÃªn Artix-7/Zynq, 300+ MHz trÃªn UltraScale

## ğŸ“ Cáº¥u trÃºc thÆ° má»¥c

```
.
â”œâ”€â”€ rtl/                          # RTL Verilog sources
â”‚   â”œâ”€â”€ dct1d_loeffler.v         # 1D DCT pipeline (Loeffler algorithm)
â”‚   â”œâ”€â”€ transpose_buffer.v        # 8x8 transpose with BRAM ping-pong
â”‚   â””â”€â”€ dct2d_top.v              # Top-level 2D DCT with AXI4-Stream
â”‚
â”œâ”€â”€ testbench/                    # Verification
â”‚   â”œâ”€â”€ golden_dct2d.py          # Python golden model (scipy)
â”‚   â”œâ”€â”€ test_vectors.json        # Generated test vectors
â”‚   â”œâ”€â”€ tb_vectors.vh            # Verilog test vector header
â”‚   â””â”€â”€ tb_dct2d_top.sv          # SystemVerilog testbench
â”‚
â”œâ”€â”€ hls/                          # Vitis HLS alternative
â”‚   â”œâ”€â”€ dct2d_hls.cpp            # HLS C++ implementation
â”‚   â””â”€â”€ dct2d_hls_tb.cpp         # HLS testbench
â”‚
â”œâ”€â”€ scripts/                      # Build scripts
â”‚   â””â”€â”€ synthesize_vivado.tcl    # Vivado synthesis TCL
â”‚
â”œâ”€â”€ requirements.txt              # Python dependencies
â””â”€â”€ README.md                     # This file
```

## ğŸš€ HÆ°á»›ng dáº«n sá»­ dá»¥ng

### 1. Táº¡o test vectors (Python)

```bash
cd testbench
python3 golden_dct2d.py
```

Output:
- `test_vectors.json` - Test vectors trong JSON
- `tb_vectors.vh` - Verilog header cho testbench

### 2. Simulation (ModelSim/Questa/Vivado)

**Vá»›i Vivado Simulator:**
```bash
cd sim
vivado -mode batch -source run_sim.tcl
```

**Vá»›i ModelSim:**
```bash
vlog -sv rtl/*.v testbench/*.sv
vsim -c tb_dct2d_top -do "run -all; quit"
```

**Xem waveform:**
```bash
gtkwave dct2d_tb.vcd
```

### 3. Synthesis (Vivado)

```bash
cd scripts
vivado -mode batch -source synthesize_vivado.tcl
```

Káº¿t quáº£ trong `build/` vÃ  `reports/`:
- Utilization report
- Timing summary
- Power analysis

**Thay Ä‘á»•i target FPGA:**
Sá»­a dÃ²ng trong `synthesize_vivado.tcl`:
```tcl
set target_part "xc7a35tcpg236-1"  # Artix-7
# set target_part "xc7z020clg484-1"  # Zynq-7020
# set target_part "xcku040-ffva1156-2-e"  # Kintex UltraScale+
```

### 4. HLS Synthesis (Vitis HLS)

```bash
cd hls
vitis_hls -f run_hls.tcl
```

Hoáº·c thá»§ cÃ´ng:
```bash
g++ -std=c++11 dct2d_hls_tb.cpp -o dct2d_hls_tb -lm
./dct2d_hls_tb
```

## ğŸ”§ Tham sá»‘ cáº¥u hÃ¬nh

### RTL Parameters (dct2d_top.v)

```verilog
parameter INPUT_WIDTH = 8;     // Pixel width: 8-bit (0..255)
parameter OUTPUT_WIDTH = 16;   // Coefficient width: 16-bit signed
```

### Clock Constraints

Máº·c Ä‘á»‹nh: **5ns (200 MHz)**

Äá»ƒ thay Ä‘á»•i, sá»­a trong `synthesize_vivado.tcl`:
```tcl
set target_clk_period 5.0  # ns
```

## ğŸ“Š Káº¿t quáº£ dá»± kiáº¿n

### Timing
- **Latency**: ~15-20 cycles (1D DCT) Ã— 2 + transpose overhead
- **Throughput**: 64 pixels processed in ~80-100 cycles
- **Fmax**: 200-250 MHz (Artix-7), 300+ MHz (UltraScale)

### Accuracy
- **Max error**: < 100 LSB (compared to scipy.fftpack.dct)
- **RMSE**: < 10 LSB
- **Dynamic range**: Â±32K (16-bit signed)

### Resource (Artix-7 xc7a35t)
```
DSP48:  22-24   (~10% of 90)
BRAM:   2-4     (transpose buffers)
LUT:    ~3000   (~5%)
FF:     ~2500   (~2.5%)
```

## ğŸ§ª Test Coverage

Python golden model táº¡o 11 test patterns:

1. **DC blocks**: all 0, all 128, all 255
2. **Impulse**: single pixel at (0,0)
3. **Checkerboard**: alternating 0/255
4. **Gradients**: horizontal & vertical
5. **Diagonal**: main diagonal = 255
6. **Ramp**: linear 0..255
7. **Random**: reproducible (seed=42)

## ğŸ“ Chi tiáº¿t thuáº­t toÃ¡n

### 2D DCT-II

```
X(u,v) = Î£ Î£ x(i,j) * cos(Ï€*u*(2i+1)/16) * cos(Ï€*v*(2j+1)/16)
         i j
```

**Separable implementation:**
1. Row DCT: `Y(i,v) = DCT1D(x(i,Â·))`
2. Transpose: `Y'(v,i) = Y(i,v)`
3. Column DCT: `X(u,v) = DCT1D(Y'(v,Â·))`

### Loeffler Algorithm (1D DCT)

- **Multiplications**: 11 (reduced from 64)
- **Additions**: 29
- **Butterfly stages**: 3
- **Pipeline depth**: 6 stages

### Fixed-Point Representation

- **Input**: 8-bit unsigned â†’ signed (âˆ’128..127)
- **Coefficients**: Q1.14 (1 sign bit, 1 integer bit, 14 fraction bits)
- **Internal**: 16-18 bits with rounding
- **Output**: 16-bit signed with saturation

## ğŸ› ï¸ Tá»‘i Æ°u hÃ³a

### Äá»ƒ tÄƒng Fmax:

1. **ThÃªm pipeline stages**: ChÃ¨n register vÃ o Ä‘Æ°á»ng critical
2. **Retiming**: Báº­t trong Vivado synthesis options
3. **DSP optimization**: Force sá»­ dá»¥ng DSP48 cho multiply
4. **Placement constraints**: Äáº·t logic gáº§n nhau

### Äá»ƒ giáº£m tÃ i nguyÃªn:

1. **Time-multiplexing**: Chia sáº» 1D DCT cho row vÃ  column
2. **DSP sharing**: Sá»­ dá»¥ng sequential multiplier
3. **LUTRAM**: DÃ¹ng cho small buffers thay vÃ¬ BRAM

### Äá»ƒ tÄƒng throughput:

1. **Multiple DCT units**: Xá»­ lÃ½ nhiá»u blocks song song
2. **Deeper pipeline**: Giáº£m II (Initiation Interval)
3. **Burst mode**: Xá»­ lÃ½ nhiá»u frames liÃªn tiáº¿p

## ğŸ“š TÃ i liá»‡u tham kháº£o

1. **Loeffler Algorithm**: "Practical Fast 1-D DCT Algorithms with 11 Multiplications" (1989)
2. **JPEG Standard**: ISO/IEC 10918-1
3. **Xilinx XAPP**: Video Processing cores
4. **IEEE**: Fixed-Point Arithmetic

## ğŸ› Debug Tips

### Simulation khÃ´ng khá»›p vá»›i golden:

1. Kiá»ƒm tra **bit width** vÃ  **scaling factor**
2. Xem **rounding mode** (truncate vs. round-to-nearest)
3. Kiá»ƒm tra **signed/unsigned** conversion
4. Äá»‘i chiáº¿u tá»«ng stage 1D DCT

### Timing violation:

1. Xem `reports/timing_summary_synth.rpt`
2. TÃ¬m critical path vá»›i `report_timing -max_paths 10`
3. ThÃªm pipeline stage hoáº·c giáº£m clock frequency
4. Kiá»ƒm tra fanout cao

### Functional error:

1. Cháº¡y simulation vá»›i waveform: `dct2d_tb.vcd`
2. Kiá»ƒm tra control signals: `valid`, `ready`, `last`
3. Xem transpose buffer read/write timing
4. Debug tá»«ng 1D DCT Ä‘á»™c láº­p

## ğŸ“ Há»— trá»£

Náº¿u gáº·p váº¥n Ä‘á»:
1. Kiá»ƒm tra version tool (Vivado >= 2020.1)
2. Xem log file trong `build/` vÃ  `reports/`
3. Cháº¡y Python golden model Ä‘á»™c láº­p
4. Verify tá»«ng module riÃªng láº»

## ğŸ“ License

MIT License - Free for academic and commercial use.

## ğŸ“ á»¨ng dá»¥ng

- **Image/Video compression**: JPEG, H.264, HEVC
- **Transform coding**: signal processing
- **Feature extraction**: computer vision
- **Watermarking**: digital media
- **Frequency analysis**: spectral processing

---

**TÃ¡c giáº£**: hoang-01  
**PhiÃªn báº£n**: 1.0  
**NgÃ y**: October 2025

