
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.198296                       # Number of seconds simulated
sim_ticks                                198296287000                       # Number of ticks simulated
final_tick                               198296287000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 238235                       # Simulator instruction rate (inst/s)
host_op_rate                                   267866                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               80514852                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679564                       # Number of bytes of host memory used
host_seconds                                  2462.85                       # Real time elapsed on the host
sim_insts                                   586737533                       # Number of instructions simulated
sim_ops                                     659715277                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst            99136                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           134912                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             4160                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            81664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             9536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            71872                       # Number of bytes read from this memory
system.physmem.bytes_read::total               401280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        99136                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         4160                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         9536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          112832                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        49024                       # Number of bytes written to this memory
system.physmem.bytes_written::total             49024                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              1549                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              2108                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                65                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1276                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               149                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1123                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6270                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             766                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  766                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              499939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              680356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               20979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              411828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst               48090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data              362448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2023638                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         499939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          20979                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst          48090                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             569007                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            247226                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 247226                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            247226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             499939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             680356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              20979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             411828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst              48090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data             362448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2270865                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               41979223                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         24766884                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect          1017328                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            22943146                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               19890917                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.696554                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                5555396                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             92318                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        1268233                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1261450                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            6783                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        15609                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               29520                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   198296287000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       198296288                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          39271873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     240806926                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   41979223                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          26707763                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    157960469                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                2043203                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                 36769051                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               209720                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         198254118                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.371787                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.856486                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                49564270     25.00%     25.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25417222     12.82%     37.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               123272626     62.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           198254118                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.211699                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.214379                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                32332513                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             27077875                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                107689883                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             30219144                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                934703                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved            12010169                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                88091                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             266485860                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts               132992                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                934703                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                39083659                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                3209797                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        652323                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                131086552                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             23287084                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             265021761                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents              17305017                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 37367                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  1423                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          336605593                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups           1229523688                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       343007940                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            291024242                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                45581351                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             22820                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          2493                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 26821573                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            32648495                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           20435447                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8344716                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3642650                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 262259747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               4239                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                237435154                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          3516716                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       29089448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined    118075263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           402                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    198254118                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.197630                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.517652                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           10843590      5.47%      5.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          137385902     69.30%     74.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           50024626     25.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      198254118                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu              146968226     95.91%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4061441      2.65%     98.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              2204646      1.44%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            185255864     78.02%     78.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1326666      0.56%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         20318      0.01%     78.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            31627361     13.32%     91.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           19204929      8.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             237435154                       # Type of FU issued
system.cpu0.iq.rate                          1.197376                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                  153234313                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.645373                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         829875423                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        291357639                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    236641342                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             390669451                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         4818368                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      2406938                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          567                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         4265                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      1611377                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       339238                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          126                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                934703                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                3084874                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                21242                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          262264035                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           174670                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             32648495                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            20435447                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              2394                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    82                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   48                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          4265                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        493245                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       495618                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              988863                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            237132183                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             31531726                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           302971                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           49                       # number of nop insts executed
system.cpu0.iew.exec_refs                    50685885                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                36368408                       # Number of branches executed
system.cpu0.iew.exec_stores                  19154159                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.195848                       # Inst execution rate
system.cpu0.iew.wb_sent                     236671822                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    236641358                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                175750758                       # num instructions producing a value
system.cpu0.iew.wb_consumers                413870939                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.193373                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.424651                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       29089499                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           3837                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           930430                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    194238750                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.200453                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.074078                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     20142529     10.37%     10.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    144990006     74.65%     85.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     18337001      9.44%     94.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4257805      2.19%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2323837      1.20%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       411675      0.21%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       282631      0.15%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2258522      1.16%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1234744      0.64%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    194238750                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           206473015                       # Number of instructions committed
system.cpu0.commit.committedOps             233174538                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      49065627                       # Number of memory references committed
system.cpu0.commit.loads                     30241557                       # Number of loads committed
system.cpu0.commit.membars                       1841                       # Number of memory barriers committed
system.cpu0.commit.branches                  36033377                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                212306949                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             6352844                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       182810766     78.40%     78.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1277827      0.55%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        20318      0.01%     78.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       30241557     12.97%     91.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      18824054      8.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        233174538                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1234744                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   455260188                       # The number of ROB reads
system.cpu0.rob.rob_writes                  528544107                       # The number of ROB writes
system.cpu0.timesIdled                           2075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  206473015                       # Number of Instructions Simulated
system.cpu0.committedOps                    233174538                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.960398                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.960398                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.041235                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.041235                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               280811069                       # number of integer regfile reads
system.cpu0.int_regfile_writes              167920840                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                813570894                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               123351897                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               49601129                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2865                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             5335                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          503.248414                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44064983                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5843                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          7541.499743                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle      39109584000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   503.248414                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.982907                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982907                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          257                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         88160394                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        88160394                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     25396774                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       25396774                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     18665217                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18665217                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1380                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1380                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1280                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1280                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     44061991                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44061991                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     44061991                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44061991                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         5478                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5478                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         6895                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6895                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            8                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           96                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           96                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        12373                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12373                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        12373                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12373                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    150803000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    150803000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    276205493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    276205493                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       162000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       162000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      1039000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1039000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        19000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        19000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    427008493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    427008493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    427008493                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    427008493                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     25402252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     25402252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     18672112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18672112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1376                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1376                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     44074364                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     44074364                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     44074364                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     44074364                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000216                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000216                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.005764                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005764                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.069767                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.069767                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000281                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000281                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000281                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000281                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 27528.842643                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27528.842643                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 40058.809717                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40058.809717                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        20250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        20250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 10822.916667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10822.916667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 34511.314394                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34511.314394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 34511.314394                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34511.314394                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          430                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    22.631579                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         3632                       # number of writebacks
system.cpu0.dcache.writebacks::total             3632                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         2701                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         2701                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3399                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3399                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            6                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         6100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         6100                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6100                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         2777                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2777                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3496                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3496                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           96                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           96                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         6273                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6273                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         6273                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6273                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     60597000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     60597000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    126362995                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    126362995                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       849000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       849000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    186959995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    186959995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    186959995                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    186959995                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.001441                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001441                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.069767                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.069767                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000142                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000142                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 21821.029888                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21821.029888                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 36145.021453                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36145.021453                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8843.750000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8843.750000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 29803.920772                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29803.920772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 29803.920772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29803.920772                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           142241                       # number of replacements
system.cpu0.icache.tags.tagsinuse          507.021942                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36624830                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           142753                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           256.560843                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      30264158500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   507.021942                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.990277                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.990277                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         73680855                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        73680855                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     36624830                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36624830                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     36624830                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36624830                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     36624830                       # number of overall hits
system.cpu0.icache.overall_hits::total       36624830                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       144221                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       144221                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       144221                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        144221                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       144221                       # number of overall misses
system.cpu0.icache.overall_misses::total       144221                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2286011000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2286011000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2286011000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2286011000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2286011000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2286011000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     36769051                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36769051                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     36769051                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36769051                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     36769051                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36769051                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.003922                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003922                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.003922                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003922                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.003922                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003922                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15850.749891                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15850.749891                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15850.749891                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15850.749891                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15850.749891                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15850.749891                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    26.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       142241                       # number of writebacks
system.cpu0.icache.writebacks::total           142241                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         1468                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1468                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         1468                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1468                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         1468                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1468                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       142753                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       142753                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       142753                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       142753                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       142753                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       142753                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1977154000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1977154000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1977154000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1977154000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1977154000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1977154000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.003882                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003882                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.003882                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003882                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.003882                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003882                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13850.174777                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13850.174777                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13850.174777                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13850.174777                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13850.174777                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13850.174777                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               38291339                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         21907808                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           929581                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            21047135                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits               18192884                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.438767                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                5305139                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             92285                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        1159902                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           1154366                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            5536                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         6928                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   198296287000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       181810024                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          34902826                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     221699204                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   38291339                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches          24652389                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                    145968428                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1865573                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1719                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 33850741                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               175393                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         181805761                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.377746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.849142                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                44177766     24.30%     24.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                24773866     13.63%     37.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               112854129     62.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           181805761                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.210612                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.219400                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                27832618                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             26235851                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 98538650                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             28341438                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                857204                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved            11486486                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                76768                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts             245455030                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts               116711                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                857204                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                33861893                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2937918                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        440347                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                120800834                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             22907565                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             244126214                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents              17559404                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 65864                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   269                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          312471709                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups           1136204227                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       318482579                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            269466206                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                43005500                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             15639                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          1221                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 24607055                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            29333420                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           18053045                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads         11088823                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2395951                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 241577521                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               2044                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                218301723                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          3253024                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       27200731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined    111059534                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           103                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    181805761                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.200742                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.509125                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            8977914      4.94%      4.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          127353971     70.05%     74.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           45473876     25.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      181805761                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu              136327259     95.75%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4515229      3.17%     98.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite              1539195      1.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            171566271     78.59%     78.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1285271      0.59%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc         14416      0.01%     79.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28486772     13.05%     92.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16948993      7.76%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             218301723                       # Type of FU issued
system.cpu1.iq.rate                          1.200713                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                  142381683                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.652224                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         764043913                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        268783395                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses    217603480                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             360683406                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         4617184                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2052676                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         1177                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         3117                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores      1476026                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       302459                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                857204                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                2882604                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                30302                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          241579612                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           154140                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             29333420                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts            18053045                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              1154                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   188                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          3117                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        448759                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       462712                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              911471                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts            218038886                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             28395108                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           262836                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           47                       # number of nop insts executed
system.cpu1.iew.exec_refs                    45306863                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                33071320                       # Number of branches executed
system.cpu1.iew.exec_stores                  16911755                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.199268                       # Inst execution rate
system.cpu1.iew.wb_sent                     217625253                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                    217603480                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                163793150                       # num instructions producing a value
system.cpu1.iew.wb_consumers                393400072                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.196873                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.416353                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       27200708                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           1941                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           853999                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    178067673                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.203918                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.028014                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     17468244      9.81%      9.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    133553015     75.00%     84.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16504399      9.27%     94.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4553098      2.56%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2049545      1.15%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       274254      0.15%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1251798      0.70%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2229071      1.25%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       184249      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    178067673                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts           189827825                       # Number of instructions committed
system.cpu1.commit.committedOps             214378834                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      43857763                       # Number of memory references committed
system.cpu1.commit.loads                     27280744                       # Number of loads committed
system.cpu1.commit.membars                        886                       # Number of memory barriers committed
system.cpu1.commit.branches                  32757149                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                196196953                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             6124610                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       169268537     78.96%     78.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1238118      0.58%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc        14416      0.01%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       27280744     12.73%     92.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      16577019      7.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        214378834                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               184249                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   419459466                       # The number of ROB reads
system.cpu1.rob.rob_writes                  486897426                       # The number of ROB writes
system.cpu1.timesIdled                            978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    16486263                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                  189827825                       # Number of Instructions Simulated
system.cpu1.committedOps                    214378834                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.957763                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.957763                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.044100                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.044100                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads               259480359                       # number of integer regfile reads
system.cpu1.int_regfile_writes              156622177                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                747348552                       # number of cc regfile reads
system.cpu1.cc_regfile_writes               113028704                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               44064555                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  1757                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             1651                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          420.372176                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           39139044                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2155                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         18161.969374                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      98368033500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   420.372176                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.821039                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.821039                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         78296057                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        78296057                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     22570486                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22570486                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     16569126                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      16569126                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          781                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          781                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          651                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          651                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     39139612                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39139612                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     39139612                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39139612                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         2139                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2139                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         3461                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3461                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            9                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         5600                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5600                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         5600                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5600                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     47257000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     47257000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    152739000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    152739000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        73000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        73000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       793000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       793000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    199996000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    199996000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    199996000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    199996000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     22572625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22572625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     16572587                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     16572587                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          763                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          763                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     39145212                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     39145212                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     39145212                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     39145212                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000095                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000209                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.011392                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011392                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.146789                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.146789                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 22093.034128                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22093.034128                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 44131.464895                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44131.464895                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  8111.111111                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  8111.111111                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7080.357143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7080.357143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 35713.571429                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35713.571429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 35713.571429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35713.571429                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           60                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         1055                       # number of writebacks
system.cpu1.dcache.writebacks::total             1055                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          903                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          903                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2047                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2047                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            3                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         2950                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2950                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         2950                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2950                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1236                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1236                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1414                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1414                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2650                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2650                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2650                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2650                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     20382500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     20382500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     75451000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     75451000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       571000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       571000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     95833500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     95833500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     95833500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     95833500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.007595                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007595                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.146789                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.146789                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000068                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000068                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 16490.695793                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16490.695793                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 53359.971711                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53359.971711                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  7833.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7833.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  5098.214286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5098.214286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 36163.584906                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36163.584906                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 36163.584906                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 36163.584906                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            30307                       # number of replacements
system.cpu1.icache.tags.tagsinuse          420.838401                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           33819154                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30786                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1098.523810                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   420.838401                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.821950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.821950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         67732268                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        67732268                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     33819154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       33819154                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     33819154                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        33819154                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     33819154                       # number of overall hits
system.cpu1.icache.overall_hits::total       33819154                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        31587                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        31587                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        31587                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         31587                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        31587                       # number of overall misses
system.cpu1.icache.overall_misses::total        31587                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    520332000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    520332000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    520332000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    520332000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    520332000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    520332000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     33850741                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33850741                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     33850741                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33850741                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     33850741                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33850741                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16472.979390                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16472.979390                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16472.979390                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16472.979390                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16472.979390                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16472.979390                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        30307                       # number of writebacks
system.cpu1.icache.writebacks::total            30307                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          801                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          801                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          801                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          801                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          801                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          801                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        30786                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30786                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        30786                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30786                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        30786                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30786                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    453052500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    453052500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    453052500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    453052500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    453052500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    453052500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000909                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000909                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000909                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000909                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000909                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000909                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14716.185929                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14716.185929                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14716.185929                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14716.185929                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14716.185929                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14716.185929                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               40095480                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         25357702                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           849115                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups            21871105                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits               19283690                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.169711                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                4782750                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             81726                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        1081592                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           1076674                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            4918                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         6067                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   198296287000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       181809705                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          37120471                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                     220006311                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   40095480                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches          25143114                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                    143799598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1760643                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                        12                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         2616                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 36170733                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               183473                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes                      2                       # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples         181803020                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.350716                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.851094                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                45145980     24.83%     24.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27749742     15.26%     40.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               108907298     59.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           181803020                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.220535                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.210091                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                30762759                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             23453695                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                102349952                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             24422562                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                814052                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved            10221116                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                67304                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts             240141810                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts               102027                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                814052                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                36034534                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2610860                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       1154680                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                121456683                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             19732211                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts             238826175                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents              15118808                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 57983                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   286                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          318909589                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups           1110407785                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       306795300                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            280378428                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                38531155                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             42166                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         29530                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 21267880                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            28968722                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           16002608                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          9813911                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2179036                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                 236464365                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              58674                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                215771388                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          2914010                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       24361134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     98963117                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           101                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples    181803020                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.186842                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.502451                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            9137867      5.03%      5.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          129558918     71.26%     76.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           43106235     23.71%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      181803020                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu              125668784     95.85%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4048471      3.09%     98.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite              1398567      1.07%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            171401788     79.44%     79.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult             1124884      0.52%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc         12614      0.01%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            28212956     13.08%     93.04% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite           15019146      6.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             215771388                       # Type of FU issued
system.cpu2.iq.rate                          1.186798                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                  131115822                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.607661                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         747375627                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        260886865                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses    215105390                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             346887210                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         4050037                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1843194                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         1045                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         2704                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores      1328682                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       264297                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                814052                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                2562344                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                26615                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts          236523103                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           191499                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             28968722                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts            16002608                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             29471                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   186                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          2704                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        394238                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       438717                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              832955                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts            215513435                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             28132967                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           257952                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           64                       # number of nop insts executed
system.cpu2.iew.exec_refs                    43119455                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                35028499                       # Number of branches executed
system.cpu2.iew.exec_stores                  14986488                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.185379                       # Inst execution rate
system.cpu2.iew.wb_sent                     215152555                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                    215105390                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                161035992                       # num instructions producing a value
system.cpu2.iew.wb_consumers                373606861                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.183135                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.431031                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       24361131                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          58573                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           782846                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples    178427907                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.189062                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.980250                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     16886407      9.46%      9.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1    134694240     75.49%     84.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     17431312      9.77%     94.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4080813      2.29%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1856062      1.04%     98.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       240063      0.13%     98.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1095979      0.61%     98.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1982083      1.11%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       160948      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    178427907                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts           190436693                       # Number of instructions committed
system.cpu2.commit.committedOps             212161905                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      41799454                       # Number of memory references committed
system.cpu2.commit.loads                     27125528                       # Number of loads committed
system.cpu2.commit.membars                      29197                       # Number of memory barriers committed
system.cpu2.commit.branches                  34749335                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                190329304                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             5438095                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       169266736     79.78%     79.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult        1083101      0.51%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc        12614      0.01%     80.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     80.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.30% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27125528     12.79%     93.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite      14673926      6.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        212161905                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               160948                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   414417544                       # The number of ROB reads
system.cpu2.rob.rob_writes                  476421402                       # The number of ROB writes
system.cpu2.timesIdled                            869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           6685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    16486582                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                  190436693                       # Number of Instructions Simulated
system.cpu2.committedOps                    212161905                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.954699                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.954699                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.047451                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.047451                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads               254499902                       # number of integer regfile reads
system.cpu2.int_regfile_writes              146986882                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                738042805                       # number of cc regfile reads
system.cpu2.cc_regfile_writes               133716132                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               42232459                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  1658                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             1420                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          420.409512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           37692440                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1922                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         19611.050989                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      98963961500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   420.409512                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.821112                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.821112                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         75402217                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        75402217                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data     23026649                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       23026649                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     14667099                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      14667099                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data          722                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          722                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          590                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          590                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     37693748                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        37693748                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     37693748                       # number of overall hits
system.cpu2.dcache.overall_hits::total       37693748                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         1909                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1909                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2910                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2910                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            7                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          117                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         4819                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4819                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         4819                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4819                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     42332000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     42332000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    135088000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    135088000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        39000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        39000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data       884000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       884000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    177420000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    177420000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    177420000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    177420000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     23028558                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23028558                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     14670009                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14670009                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data          729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data          707                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          707                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     37698567                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37698567                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     37698567                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37698567                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000083                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000198                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.009602                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.009602                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.165488                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.165488                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000128                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000128                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 22174.960712                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 22174.960712                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 46421.993127                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 46421.993127                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  5571.428571                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5571.428571                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  7555.555556                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7555.555556                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 36816.766964                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36816.766964                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 36816.766964                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36816.766964                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    21.750000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          899                       # number of writebacks
system.cpu2.dcache.writebacks::total              899                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          825                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          825                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         1711                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1711                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         2536                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2536                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         2536                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2536                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         1084                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1084                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1199                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1199                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          117                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         2283                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         2283                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         2283                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         2283                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     18112500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     18112500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     66689000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     66689000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       649500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       649500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     84801500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     84801500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     84801500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     84801500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.004115                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.165488                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.165488                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000061                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000061                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16708.948339                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16708.948339                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 55620.517098                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 55620.517098                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         5000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  5551.282051                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5551.282051                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 37144.765659                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37144.765659                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 37144.765659                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37144.765659                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            26549                       # number of replacements
system.cpu2.icache.tags.tagsinuse          421.462349                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36143018                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            27029                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1337.194051                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   421.462349                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.823169                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.823169                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         72368495                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        72368495                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     36143018                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36143018                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     36143018                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36143018                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     36143018                       # number of overall hits
system.cpu2.icache.overall_hits::total       36143018                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        27715                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27715                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        27715                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27715                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        27715                       # number of overall misses
system.cpu2.icache.overall_misses::total        27715                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    457005000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    457005000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    457005000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    457005000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    457005000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    457005000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     36170733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36170733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     36170733                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36170733                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     36170733                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36170733                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000766                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000766                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000766                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000766                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000766                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000766                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16489.446148                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16489.446148                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16489.446148                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16489.446148                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16489.446148                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16489.446148                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        26549                       # number of writebacks
system.cpu2.icache.writebacks::total            26549                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          686                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          686                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          686                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          686                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          686                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          686                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        27029                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        27029                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        27029                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        27029                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        27029                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        27029                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    397261500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    397261500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    397261500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    397261500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    397261500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    397261500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000747                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000747                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000747                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000747                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000747                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000747                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14697.602575                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14697.602575                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14697.602575                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14697.602575                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14697.602575                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14697.602575                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2486                       # number of replacements
system.l2.tags.tagsinuse                  3593.097481                       # Cycle average of tags in use
system.l2.tags.total_refs                      345611                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     44.937069                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      280.182025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1267.634594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1451.366496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        54.703031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       112.797048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       125.167441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       301.246846                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.008550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.038685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.044292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.003442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.003820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.009193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.109653                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4597                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.158844                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    361097                       # Number of tag accesses
system.l2.tags.data_accesses                   361097                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5586                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5586                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       135891                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           135891                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data               15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   24                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data             37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 44                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1682                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1796                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst         141185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          30698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          26857                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             198740                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          2023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data           742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data           694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3459                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst               141185                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 3705                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                30698                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  807                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                26857                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                  743                       # number of demand (read+write) hits
system.l2.demand_hits::total                   203995                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst              141185                       # number of overall hits
system.l2.overall_hits::cpu0.data                3705                       # number of overall hits
system.l2.overall_hits::cpu1.inst               30698                       # number of overall hits
system.l2.overall_hits::cpu1.data                 807                       # number of overall hits
system.l2.overall_hits::cpu2.inst               26857                       # number of overall hits
system.l2.overall_hits::cpu2.data                 743                       # number of overall hits
system.l2.overall_hits::total                  203995                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data            1624                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1158                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3811                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         1568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst           88                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst          172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1828                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data          498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data          122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data          103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             723                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               1568                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               2122                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1280                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                172                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1132                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6362                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              1568                       # number of overall misses
system.l2.overall_misses::cpu0.data              2122                       # number of overall misses
system.l2.overall_misses::cpu1.inst                88                       # number of overall misses
system.l2.overall_misses::cpu1.data              1280                       # number of overall misses
system.l2.overall_misses::cpu2.inst               172                       # number of overall misses
system.l2.overall_misses::cpu2.data              1132                       # number of overall misses
system.l2.overall_misses::total                  6362                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu0.data     99189500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     70670500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     62790000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     232650000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     95854000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      5055000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst     10368500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    111277500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data     30614000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data      7483500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data      6300000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     44397500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     95854000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    129803500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      5055000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     78154000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     10368500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     69090000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        388325000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     95854000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    129803500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      5055000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     78154000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     10368500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     69090000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       388325000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5586                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5586                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       135891                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       135891                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               24                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          3306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst       142753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        30786                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        27029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         200568                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         2521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data          864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data          797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst           142753                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             5827                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            30786                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             2087                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            27029                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             1875                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               210357                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst          142753                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            5827                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           30786                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            2087                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           27029                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            1875                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              210357                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.491228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.946852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.954545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.679686                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.010984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.002858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.006364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009114                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.197541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.141204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.129235                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.172884                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.010984                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.364167                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.002858                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.613321                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.006364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.603733                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030244                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.010984                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.364167                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.002858                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.613321                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.006364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.603733                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030244                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61077.278325                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61028.065630                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61020.408163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61046.969299                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61131.377551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 57443.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 60281.976744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 60873.905908                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61473.895582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 61340.163934                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 61165.048544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61407.330567                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61131.377551                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61170.358153                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 57443.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61057.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 60281.976744                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61033.568905                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61038.195536                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61131.377551                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61170.358153                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 57443.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61057.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 60281.976744                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61033.568905                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61038.195536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  766                       # number of writebacks
system.l2.writebacks::total                       766                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            65                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           27                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  92                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 92                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3811                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         1549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           65                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst          149                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1763                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data          118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data           94                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          696                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          1549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          2108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            65                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6270                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         1549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         2108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           65                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6270                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     82949500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     59090500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     52500000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    194540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     79384500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      3340500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst      7620000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     24981000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data      6086500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data      4838000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35905500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     79384500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    107930500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      3340500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     65177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      7620000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     57338000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    320790500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     79384500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    107930500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      3340500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     65177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      7620000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     57338000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    320790500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.491228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.946852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.954545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.679686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.010851                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.002111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.005513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.191987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.136574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.117942                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.166428                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.010851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.361764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.002111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.611404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.005513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.598933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029806                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.010851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.361764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.002111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.611404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.005513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.598933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029806                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51077.278325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51028.065630                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51020.408163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51046.969299                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51248.870239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51392.307692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 51140.939597                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51245.036869                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51613.636364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51580.508475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51468.085106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51588.362069                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51248.870239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51200.426945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 51392.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51079.153605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 51140.939597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51057.880677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51162.759171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51248.870239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51200.426945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 51392.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51079.153605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 51140.939597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51057.880677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51162.759171                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          7999                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2459                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          766                       # Transaction distribution
system.membus.trans_dist::CleanEvict               20                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3824                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2459                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        13955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       450304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  450304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              629                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7209                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7209    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7209                       # Request fanout histogram
system.membus.reqLayer0.occupancy            14026552                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           31350000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       419631                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       170365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       104366                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1712                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1712                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 198296287000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            205676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6352                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       199097                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4540                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             361                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           323                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            684                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5766                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        200568                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5108                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       427747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        17600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        91879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        80607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         5709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                630056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18239616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       605376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3909952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       201088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3428992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       177536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               26562560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4189                       # Total snoops (count)
system.tol2bus.snoopTraffic                    118592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           214614                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.647227                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.164783                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 145675     67.88%     67.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  29719     13.85%     81.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24064     11.21%     92.94% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4352      2.03%     94.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   6019      2.80%     97.77% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   4785      2.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             214614                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          414503989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         214161426                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9342482                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          46200951                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3917984                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          40564450                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           3420481                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
