
build/program.elf:     file format elf32-littlearm


Disassembly of section .text:

00400000 <vectors>:
  400000:	20460000 	subcs	r0, r6, r0
  400004:	004001e1 	subeq	r0, r0, r1, ror #3
  400008:	0040026d 	subeq	r0, r0, sp, ror #4
  40000c:	0040026d 	subeq	r0, r0, sp, ror #4
  400010:	0040026d 	subeq	r0, r0, sp, ror #4
  400014:	0040026d 	subeq	r0, r0, sp, ror #4
  400018:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  40002c:	0040026d 	subeq	r0, r0, sp, ror #4
  400030:	0040026d 	subeq	r0, r0, sp, ror #4
  400034:	00000000 	andeq	r0, r0, r0
  400038:	0040026d 	subeq	r0, r0, sp, ror #4
  40003c:	0040026d 	subeq	r0, r0, sp, ror #4
  400040:	0040026d 	subeq	r0, r0, sp, ror #4
  400044:	0040026d 	subeq	r0, r0, sp, ror #4
  400048:	0040026d 	subeq	r0, r0, sp, ror #4
  40004c:	0040026d 	subeq	r0, r0, sp, ror #4
  400050:	0040026d 	subeq	r0, r0, sp, ror #4
  400054:	0040026d 	subeq	r0, r0, sp, ror #4
  400058:	0040026d 	subeq	r0, r0, sp, ror #4
  40005c:	0040026d 	subeq	r0, r0, sp, ror #4
  400060:	0040026d 	subeq	r0, r0, sp, ror #4
  400064:	00000000 	andeq	r0, r0, r0
  400068:	0040026d 	subeq	r0, r0, sp, ror #4
  40006c:	0040026d 	subeq	r0, r0, sp, ror #4
  400070:	0040026d 	subeq	r0, r0, sp, ror #4
  400074:	0040026d 	subeq	r0, r0, sp, ror #4
  400078:	0040026d 	subeq	r0, r0, sp, ror #4
  40007c:	0040026d 	subeq	r0, r0, sp, ror #4
  400080:	0040026d 	subeq	r0, r0, sp, ror #4
  400084:	0040026d 	subeq	r0, r0, sp, ror #4
  400088:	0040026d 	subeq	r0, r0, sp, ror #4
  40008c:	0040026d 	subeq	r0, r0, sp, ror #4
  400090:	0040026d 	subeq	r0, r0, sp, ror #4
  400094:	0040026d 	subeq	r0, r0, sp, ror #4
  400098:	0040026d 	subeq	r0, r0, sp, ror #4
  40009c:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ac:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000bc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000cc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d0:	00000000 	andeq	r0, r0, r0
  4000d4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d8:	00000000 	andeq	r0, r0, r0
  4000dc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ec:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000fc:	0040026d 	subeq	r0, r0, sp, ror #4
  400100:	0040026d 	subeq	r0, r0, sp, ror #4
  400104:	0040026d 	subeq	r0, r0, sp, ror #4
  400108:	0040026d 	subeq	r0, r0, sp, ror #4
  40010c:	0040026d 	subeq	r0, r0, sp, ror #4
  400110:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  400120:	0040026d 	subeq	r0, r0, sp, ror #4
  400124:	0040026d 	subeq	r0, r0, sp, ror #4
  400128:	0040026d 	subeq	r0, r0, sp, ror #4
  40012c:	0040026d 	subeq	r0, r0, sp, ror #4
  400130:	0040026d 	subeq	r0, r0, sp, ror #4
  400134:	00000000 	andeq	r0, r0, r0
  400138:	0040026d 	subeq	r0, r0, sp, ror #4
  40013c:	0040026d 	subeq	r0, r0, sp, ror #4

00400140 <sysclk_init>:
  400140:	b480      	push	{r7}
  400142:	af00      	add	r7, sp, #0
  400144:	4b1f      	ldr	r3, [pc, #124]	; (4001c4 <sysclk_init+0x84>)
  400146:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40014a:	605a      	str	r2, [r3, #4]
  40014c:	4b1e      	ldr	r3, [pc, #120]	; (4001c8 <sysclk_init+0x88>)
  40014e:	4a1f      	ldr	r2, [pc, #124]	; (4001cc <sysclk_init+0x8c>)
  400150:	601a      	str	r2, [r3, #0]
  400152:	4b1f      	ldr	r3, [pc, #124]	; (4001d0 <sysclk_init+0x90>)
  400154:	4a1f      	ldr	r2, [pc, #124]	; (4001d4 <sysclk_init+0x94>)
  400156:	621a      	str	r2, [r3, #32]
  400158:	bf00      	nop
  40015a:	4b1d      	ldr	r3, [pc, #116]	; (4001d0 <sysclk_init+0x90>)
  40015c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40015e:	f003 0301 	and.w	r3, r3, #1
  400162:	2b00      	cmp	r3, #0
  400164:	d0f9      	beq.n	40015a <sysclk_init+0x1a>
  400166:	4b1a      	ldr	r3, [pc, #104]	; (4001d0 <sysclk_init+0x90>)
  400168:	4a1b      	ldr	r2, [pc, #108]	; (4001d8 <sysclk_init+0x98>)
  40016a:	621a      	str	r2, [r3, #32]
  40016c:	bf00      	nop
  40016e:	4b18      	ldr	r3, [pc, #96]	; (4001d0 <sysclk_init+0x90>)
  400170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400172:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400176:	2b00      	cmp	r3, #0
  400178:	d0f9      	beq.n	40016e <sysclk_init+0x2e>
  40017a:	4b15      	ldr	r3, [pc, #84]	; (4001d0 <sysclk_init+0x90>)
  40017c:	4a17      	ldr	r2, [pc, #92]	; (4001dc <sysclk_init+0x9c>)
  40017e:	629a      	str	r2, [r3, #40]	; 0x28
  400180:	bf00      	nop
  400182:	4b13      	ldr	r3, [pc, #76]	; (4001d0 <sysclk_init+0x90>)
  400184:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400186:	f003 0302 	and.w	r3, r3, #2
  40018a:	2b00      	cmp	r3, #0
  40018c:	d0f9      	beq.n	400182 <sysclk_init+0x42>
  40018e:	4b10      	ldr	r3, [pc, #64]	; (4001d0 <sysclk_init+0x90>)
  400190:	f240 1201 	movw	r2, #257	; 0x101
  400194:	631a      	str	r2, [r3, #48]	; 0x30
  400196:	bf00      	nop
  400198:	4b0d      	ldr	r3, [pc, #52]	; (4001d0 <sysclk_init+0x90>)
  40019a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40019c:	f003 0308 	and.w	r3, r3, #8
  4001a0:	2b00      	cmp	r3, #0
  4001a2:	d0f9      	beq.n	400198 <sysclk_init+0x58>
  4001a4:	4b0a      	ldr	r3, [pc, #40]	; (4001d0 <sysclk_init+0x90>)
  4001a6:	f44f 7281 	mov.w	r2, #258	; 0x102
  4001aa:	631a      	str	r2, [r3, #48]	; 0x30
  4001ac:	bf00      	nop
  4001ae:	4b08      	ldr	r3, [pc, #32]	; (4001d0 <sysclk_init+0x90>)
  4001b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4001b2:	f003 0308 	and.w	r3, r3, #8
  4001b6:	2b00      	cmp	r3, #0
  4001b8:	d0f9      	beq.n	4001ae <sysclk_init+0x6e>
  4001ba:	bf00      	nop
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr
  4001c4:	400e1850 	andmi	r1, lr, r0, asr r8
  4001c8:	400e0c00 	andmi	r0, lr, r0, lsl #24
  4001cc:	04000500 	streq	r0, [r0], #-1280	; 0xfffffb00
  4001d0:	400e0600 	andmi	r0, lr, r0, lsl #12
  4001d4:	00370809 	eorseq	r0, r7, r9, lsl #16
  4001d8:	01370809 	teqeq	r7, r9, lsl #16
  4001dc:	20183f01 	andscs	r3, r8, r1, lsl #30

004001e0 <irq_handler_reset>:
  4001e0:	b580      	push	{r7, lr}
  4001e2:	b082      	sub	sp, #8
  4001e4:	af00      	add	r7, sp, #0
  4001e6:	4b1a      	ldr	r3, [pc, #104]	; (400250 <irq_handler_reset+0x70>)
  4001e8:	607b      	str	r3, [r7, #4]
  4001ea:	4b1a      	ldr	r3, [pc, #104]	; (400254 <irq_handler_reset+0x74>)
  4001ec:	603b      	str	r3, [r7, #0]
  4001ee:	e007      	b.n	400200 <irq_handler_reset+0x20>
  4001f0:	683b      	ldr	r3, [r7, #0]
  4001f2:	1d1a      	adds	r2, r3, #4
  4001f4:	603a      	str	r2, [r7, #0]
  4001f6:	687a      	ldr	r2, [r7, #4]
  4001f8:	1d11      	adds	r1, r2, #4
  4001fa:	6079      	str	r1, [r7, #4]
  4001fc:	6812      	ldr	r2, [r2, #0]
  4001fe:	601a      	str	r2, [r3, #0]
  400200:	683b      	ldr	r3, [r7, #0]
  400202:	4a15      	ldr	r2, [pc, #84]	; (400258 <irq_handler_reset+0x78>)
  400204:	4293      	cmp	r3, r2
  400206:	d3f3      	bcc.n	4001f0 <irq_handler_reset+0x10>
  400208:	4b14      	ldr	r3, [pc, #80]	; (40025c <irq_handler_reset+0x7c>)
  40020a:	603b      	str	r3, [r7, #0]
  40020c:	e004      	b.n	400218 <irq_handler_reset+0x38>
  40020e:	683b      	ldr	r3, [r7, #0]
  400210:	1d1a      	adds	r2, r3, #4
  400212:	603a      	str	r2, [r7, #0]
  400214:	2200      	movs	r2, #0
  400216:	601a      	str	r2, [r3, #0]
  400218:	683b      	ldr	r3, [r7, #0]
  40021a:	4a11      	ldr	r2, [pc, #68]	; (400260 <irq_handler_reset+0x80>)
  40021c:	4293      	cmp	r3, r2
  40021e:	d3f6      	bcc.n	40020e <irq_handler_reset+0x2e>
  400220:	4a10      	ldr	r2, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400222:	4b10      	ldr	r3, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
  400228:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40022c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  400230:	f3bf 8f4f 	dsb	sy
  400234:	f3bf 8f6f 	isb	sy
  400238:	4b0a      	ldr	r3, [pc, #40]	; (400264 <irq_handler_reset+0x84>)
  40023a:	4a0b      	ldr	r2, [pc, #44]	; (400268 <irq_handler_reset+0x88>)
  40023c:	609a      	str	r2, [r3, #8]
  40023e:	f3bf 8f4f 	dsb	sy
  400242:	f3bf 8f6f 	isb	sy
  400246:	f7ff ff7b 	bl	400140 <sysclk_init>
  40024a:	f000 fd97 	bl	400d7c <main>
  40024e:	e7fe      	b.n	40024e <irq_handler_reset+0x6e>
  400250:	00400ec8 	subeq	r0, r0, r8, asr #29
  400254:	20400000 	subcs	r0, r0, r0
  400258:	20400000 	subcs	r0, r0, r0
  40025c:	20400000 	subcs	r0, r0, r0
  400260:	20400104 	subcs	r0, r0, r4, lsl #2
  400264:	e000ed00 	and	lr, r0, r0, lsl #26
  400268:	00400000 	subeq	r0, r0, r0

0040026c <irq_handler_dummy>:
  40026c:	b480      	push	{r7}
  40026e:	af00      	add	r7, sp, #0
  400270:	e7fe      	b.n	400270 <irq_handler_dummy+0x4>
  400272:	ffff b480 	vraddhn.i<illegal width 128>	d27, <illegal reg q15.5>, q0

00400274 <gpio_conf>:
  400274:	b480      	push	{r7}
  400276:	b085      	sub	sp, #20
  400278:	af00      	add	r7, sp, #0
  40027a:	60f8      	str	r0, [r7, #12]
  40027c:	60b9      	str	r1, [r7, #8]
  40027e:	607a      	str	r2, [r7, #4]
  400280:	68fb      	ldr	r3, [r7, #12]
  400282:	4a91      	ldr	r2, [pc, #580]	; (4004c8 <gpio_conf+0x254>)
  400284:	4293      	cmp	r3, r2
  400286:	d10c      	bne.n	4002a2 <gpio_conf+0x2e>
  400288:	4b90      	ldr	r3, [pc, #576]	; (4004cc <gpio_conf+0x258>)
  40028a:	699b      	ldr	r3, [r3, #24]
  40028c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  400290:	2b00      	cmp	r3, #0
  400292:	d106      	bne.n	4002a2 <gpio_conf+0x2e>
  400294:	4a8d      	ldr	r2, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400296:	4b8d      	ldr	r3, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400298:	691b      	ldr	r3, [r3, #16]
  40029a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40029e:	6113      	str	r3, [r2, #16]
  4002a0:	e04e      	b.n	400340 <gpio_conf+0xcc>
  4002a2:	68fb      	ldr	r3, [r7, #12]
  4002a4:	4a8a      	ldr	r2, [pc, #552]	; (4004d0 <gpio_conf+0x25c>)
  4002a6:	4293      	cmp	r3, r2
  4002a8:	d118      	bne.n	4002dc <gpio_conf+0x68>
  4002aa:	4b88      	ldr	r3, [pc, #544]	; (4004cc <gpio_conf+0x258>)
  4002ac:	699b      	ldr	r3, [r3, #24]
  4002ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  4002b2:	2b00      	cmp	r3, #0
  4002b4:	d112      	bne.n	4002dc <gpio_conf+0x68>
  4002b6:	4a85      	ldr	r2, [pc, #532]	; (4004cc <gpio_conf+0x258>)
  4002b8:	4b84      	ldr	r3, [pc, #528]	; (4004cc <gpio_conf+0x258>)
  4002ba:	691b      	ldr	r3, [r3, #16]
  4002bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4002c0:	6113      	str	r3, [r2, #16]
  4002c2:	68bb      	ldr	r3, [r7, #8]
  4002c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  4002c8:	d83a      	bhi.n	400340 <gpio_conf+0xcc>
  4002ca:	4982      	ldr	r1, [pc, #520]	; (4004d4 <gpio_conf+0x260>)
  4002cc:	4b81      	ldr	r3, [pc, #516]	; (4004d4 <gpio_conf+0x260>)
  4002ce:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
  4002d2:	68bb      	ldr	r3, [r7, #8]
  4002d4:	4313      	orrs	r3, r2
  4002d6:	f8c1 3114 	str.w	r3, [r1, #276]	; 0x114
  4002da:	e031      	b.n	400340 <gpio_conf+0xcc>
  4002dc:	68fb      	ldr	r3, [r7, #12]
  4002de:	4a7e      	ldr	r2, [pc, #504]	; (4004d8 <gpio_conf+0x264>)
  4002e0:	4293      	cmp	r3, r2
  4002e2:	d10c      	bne.n	4002fe <gpio_conf+0x8a>
  4002e4:	4b79      	ldr	r3, [pc, #484]	; (4004cc <gpio_conf+0x258>)
  4002e6:	699b      	ldr	r3, [r3, #24]
  4002e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d106      	bne.n	4002fe <gpio_conf+0x8a>
  4002f0:	4a76      	ldr	r2, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f2:	4b76      	ldr	r3, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f4:	691b      	ldr	r3, [r3, #16]
  4002f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4002fa:	6113      	str	r3, [r2, #16]
  4002fc:	e020      	b.n	400340 <gpio_conf+0xcc>
  4002fe:	68fb      	ldr	r3, [r7, #12]
  400300:	4a76      	ldr	r2, [pc, #472]	; (4004dc <gpio_conf+0x268>)
  400302:	4293      	cmp	r3, r2
  400304:	d10c      	bne.n	400320 <gpio_conf+0xac>
  400306:	4b71      	ldr	r3, [pc, #452]	; (4004cc <gpio_conf+0x258>)
  400308:	699b      	ldr	r3, [r3, #24]
  40030a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40030e:	2b00      	cmp	r3, #0
  400310:	d106      	bne.n	400320 <gpio_conf+0xac>
  400312:	4a6e      	ldr	r2, [pc, #440]	; (4004cc <gpio_conf+0x258>)
  400314:	4b6d      	ldr	r3, [pc, #436]	; (4004cc <gpio_conf+0x258>)
  400316:	691b      	ldr	r3, [r3, #16]
  400318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40031c:	6113      	str	r3, [r2, #16]
  40031e:	e00f      	b.n	400340 <gpio_conf+0xcc>
  400320:	68fb      	ldr	r3, [r7, #12]
  400322:	4a6f      	ldr	r2, [pc, #444]	; (4004e0 <gpio_conf+0x26c>)
  400324:	4293      	cmp	r3, r2
  400326:	d10b      	bne.n	400340 <gpio_conf+0xcc>
  400328:	4b68      	ldr	r3, [pc, #416]	; (4004cc <gpio_conf+0x258>)
  40032a:	699b      	ldr	r3, [r3, #24]
  40032c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400330:	2b00      	cmp	r3, #0
  400332:	d105      	bne.n	400340 <gpio_conf+0xcc>
  400334:	4a65      	ldr	r2, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400336:	4b65      	ldr	r3, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400338:	691b      	ldr	r3, [r3, #16]
  40033a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  40033e:	6113      	str	r3, [r2, #16]
  400340:	687b      	ldr	r3, [r7, #4]
  400342:	f003 0301 	and.w	r3, r3, #1
  400346:	2b00      	cmp	r3, #0
  400348:	d00c      	beq.n	400364 <gpio_conf+0xf0>
  40034a:	68fb      	ldr	r3, [r7, #12]
  40034c:	681a      	ldr	r2, [r3, #0]
  40034e:	68bb      	ldr	r3, [r7, #8]
  400350:	431a      	orrs	r2, r3
  400352:	68fb      	ldr	r3, [r7, #12]
  400354:	601a      	str	r2, [r3, #0]
  400356:	68fb      	ldr	r3, [r7, #12]
  400358:	695a      	ldr	r2, [r3, #20]
  40035a:	68bb      	ldr	r3, [r7, #8]
  40035c:	431a      	orrs	r2, r3
  40035e:	68fb      	ldr	r3, [r7, #12]
  400360:	615a      	str	r2, [r3, #20]
  400362:	e024      	b.n	4003ae <gpio_conf+0x13a>
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	f003 0302 	and.w	r3, r3, #2
  40036a:	2b00      	cmp	r3, #0
  40036c:	d014      	beq.n	400398 <gpio_conf+0x124>
  40036e:	68fb      	ldr	r3, [r7, #12]
  400370:	681a      	ldr	r2, [r3, #0]
  400372:	68bb      	ldr	r3, [r7, #8]
  400374:	431a      	orrs	r2, r3
  400376:	68fb      	ldr	r3, [r7, #12]
  400378:	601a      	str	r2, [r3, #0]
  40037a:	68fb      	ldr	r3, [r7, #12]
  40037c:	691a      	ldr	r2, [r3, #16]
  40037e:	68bb      	ldr	r3, [r7, #8]
  400380:	431a      	orrs	r2, r3
  400382:	68fb      	ldr	r3, [r7, #12]
  400384:	611a      	str	r2, [r3, #16]
  400386:	68fb      	ldr	r3, [r7, #12]
  400388:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
  40038c:	68bb      	ldr	r3, [r7, #8]
  40038e:	431a      	orrs	r2, r3
  400390:	68fb      	ldr	r3, [r7, #12]
  400392:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400396:	e00a      	b.n	4003ae <gpio_conf+0x13a>
  400398:	687b      	ldr	r3, [r7, #4]
  40039a:	f003 0304 	and.w	r3, r3, #4
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d005      	beq.n	4003ae <gpio_conf+0x13a>
  4003a2:	68fb      	ldr	r3, [r7, #12]
  4003a4:	685a      	ldr	r2, [r3, #4]
  4003a6:	68bb      	ldr	r3, [r7, #8]
  4003a8:	431a      	orrs	r2, r3
  4003aa:	68fb      	ldr	r3, [r7, #12]
  4003ac:	605a      	str	r2, [r3, #4]
  4003ae:	687b      	ldr	r3, [r7, #4]
  4003b0:	f003 0308 	and.w	r3, r3, #8
  4003b4:	2b00      	cmp	r3, #0
  4003b6:	d00e      	beq.n	4003d6 <gpio_conf+0x162>
  4003b8:	68fb      	ldr	r3, [r7, #12]
  4003ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  4003be:	68bb      	ldr	r3, [r7, #8]
  4003c0:	431a      	orrs	r2, r3
  4003c2:	68fb      	ldr	r3, [r7, #12]
  4003c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003c8:	68fb      	ldr	r3, [r7, #12]
  4003ca:	6e5a      	ldr	r2, [r3, #100]	; 0x64
  4003cc:	68bb      	ldr	r3, [r7, #8]
  4003ce:	431a      	orrs	r2, r3
  4003d0:	68fb      	ldr	r3, [r7, #12]
  4003d2:	665a      	str	r2, [r3, #100]	; 0x64
  4003d4:	e026      	b.n	400424 <gpio_conf+0x1b0>
  4003d6:	687b      	ldr	r3, [r7, #4]
  4003d8:	f003 0310 	and.w	r3, r3, #16
  4003dc:	2b00      	cmp	r3, #0
  4003de:	d00e      	beq.n	4003fe <gpio_conf+0x18a>
  4003e0:	68fb      	ldr	r3, [r7, #12]
  4003e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  4003e4:	68bb      	ldr	r3, [r7, #8]
  4003e6:	431a      	orrs	r2, r3
  4003e8:	68fb      	ldr	r3, [r7, #12]
  4003ea:	661a      	str	r2, [r3, #96]	; 0x60
  4003ec:	68fb      	ldr	r3, [r7, #12]
  4003ee:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
  4003f2:	68bb      	ldr	r3, [r7, #8]
  4003f4:	431a      	orrs	r2, r3
  4003f6:	68fb      	ldr	r3, [r7, #12]
  4003f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4003fc:	e012      	b.n	400424 <gpio_conf+0x1b0>
  4003fe:	687b      	ldr	r3, [r7, #4]
  400400:	f003 0320 	and.w	r3, r3, #32
  400404:	2b00      	cmp	r3, #0
  400406:	d00d      	beq.n	400424 <gpio_conf+0x1b0>
  400408:	68fb      	ldr	r3, [r7, #12]
  40040a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  40040c:	68bb      	ldr	r3, [r7, #8]
  40040e:	431a      	orrs	r2, r3
  400410:	68fb      	ldr	r3, [r7, #12]
  400412:	661a      	str	r2, [r3, #96]	; 0x60
  400414:	68fb      	ldr	r3, [r7, #12]
  400416:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  40041a:	68bb      	ldr	r3, [r7, #8]
  40041c:	431a      	orrs	r2, r3
  40041e:	68fb      	ldr	r3, [r7, #12]
  400420:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400424:	687b      	ldr	r3, [r7, #4]
  400426:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40042a:	2b00      	cmp	r3, #0
  40042c:	d014      	beq.n	400458 <gpio_conf+0x1e4>
  40042e:	68fb      	ldr	r3, [r7, #12]
  400430:	681a      	ldr	r2, [r3, #0]
  400432:	68bb      	ldr	r3, [r7, #8]
  400434:	431a      	orrs	r2, r3
  400436:	68fb      	ldr	r3, [r7, #12]
  400438:	601a      	str	r2, [r3, #0]
  40043a:	68fb      	ldr	r3, [r7, #12]
  40043c:	695a      	ldr	r2, [r3, #20]
  40043e:	68bb      	ldr	r3, [r7, #8]
  400440:	431a      	orrs	r2, r3
  400442:	68fb      	ldr	r3, [r7, #12]
  400444:	615a      	str	r2, [r3, #20]
  400446:	68fb      	ldr	r3, [r7, #12]
  400448:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  40044c:	68bb      	ldr	r3, [r7, #8]
  40044e:	431a      	orrs	r2, r3
  400450:	68fb      	ldr	r3, [r7, #12]
  400452:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400456:	e00d      	b.n	400474 <gpio_conf+0x200>
  400458:	687b      	ldr	r3, [r7, #4]
  40045a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40045e:	2b00      	cmp	r3, #0
  400460:	d008      	beq.n	400474 <gpio_conf+0x200>
  400462:	68fb      	ldr	r3, [r7, #12]
  400464:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  400468:	68bb      	ldr	r3, [r7, #8]
  40046a:	43db      	mvns	r3, r3
  40046c:	401a      	ands	r2, r3
  40046e:	68fb      	ldr	r3, [r7, #12]
  400470:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400474:	687b      	ldr	r3, [r7, #4]
  400476:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40047a:	2b00      	cmp	r3, #0
  40047c:	d012      	beq.n	4004a4 <gpio_conf+0x230>
  40047e:	68fb      	ldr	r3, [r7, #12]
  400480:	681a      	ldr	r2, [r3, #0]
  400482:	68bb      	ldr	r3, [r7, #8]
  400484:	431a      	orrs	r2, r3
  400486:	68fb      	ldr	r3, [r7, #12]
  400488:	601a      	str	r2, [r3, #0]
  40048a:	68fb      	ldr	r3, [r7, #12]
  40048c:	695a      	ldr	r2, [r3, #20]
  40048e:	68bb      	ldr	r3, [r7, #8]
  400490:	431a      	orrs	r2, r3
  400492:	68fb      	ldr	r3, [r7, #12]
  400494:	615a      	str	r2, [r3, #20]
  400496:	68fb      	ldr	r3, [r7, #12]
  400498:	6a1a      	ldr	r2, [r3, #32]
  40049a:	68bb      	ldr	r3, [r7, #8]
  40049c:	431a      	orrs	r2, r3
  40049e:	68fb      	ldr	r3, [r7, #12]
  4004a0:	621a      	str	r2, [r3, #32]
  4004a2:	e00a      	b.n	4004ba <gpio_conf+0x246>
  4004a4:	687b      	ldr	r3, [r7, #4]
  4004a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4004aa:	2b00      	cmp	r3, #0
  4004ac:	d005      	beq.n	4004ba <gpio_conf+0x246>
  4004ae:	68fb      	ldr	r3, [r7, #12]
  4004b0:	6a1a      	ldr	r2, [r3, #32]
  4004b2:	68bb      	ldr	r3, [r7, #8]
  4004b4:	431a      	orrs	r2, r3
  4004b6:	68fb      	ldr	r3, [r7, #12]
  4004b8:	621a      	str	r2, [r3, #32]
  4004ba:	bf00      	nop
  4004bc:	3714      	adds	r7, #20
  4004be:	46bd      	mov	sp, r7
  4004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004c4:	4770      	bx	lr
  4004c6:	bf00      	nop
  4004c8:	400e0e00 	andmi	r0, lr, r0, lsl #28
  4004cc:	400e0600 	andmi	r0, lr, r0, lsl #12
  4004d0:	400e1000 	andmi	r1, lr, r0
  4004d4:	40088000 	andmi	r8, r8, r0
  4004d8:	400e1200 	andmi	r1, lr, r0, lsl #4
  4004dc:	400e1400 	andmi	r1, lr, r0, lsl #8
  4004e0:	400e1600 	andmi	r1, lr, r0, lsl #12

004004e4 <gpio_set>:
  4004e4:	b480      	push	{r7}
  4004e6:	b083      	sub	sp, #12
  4004e8:	af00      	add	r7, sp, #0
  4004ea:	6078      	str	r0, [r7, #4]
  4004ec:	6039      	str	r1, [r7, #0]
  4004ee:	687b      	ldr	r3, [r7, #4]
  4004f0:	683a      	ldr	r2, [r7, #0]
  4004f2:	631a      	str	r2, [r3, #48]	; 0x30
  4004f4:	bf00      	nop
  4004f6:	370c      	adds	r7, #12
  4004f8:	46bd      	mov	sp, r7
  4004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004fe:	4770      	bx	lr

00400500 <gpio_clr>:
  400500:	b480      	push	{r7}
  400502:	b083      	sub	sp, #12
  400504:	af00      	add	r7, sp, #0
  400506:	6078      	str	r0, [r7, #4]
  400508:	6039      	str	r1, [r7, #0]
  40050a:	687b      	ldr	r3, [r7, #4]
  40050c:	683a      	ldr	r2, [r7, #0]
  40050e:	635a      	str	r2, [r3, #52]	; 0x34
  400510:	bf00      	nop
  400512:	370c      	adds	r7, #12
  400514:	46bd      	mov	sp, r7
  400516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40051a:	4770      	bx	lr

0040051c <gpio_write>:
  40051c:	b580      	push	{r7, lr}
  40051e:	b084      	sub	sp, #16
  400520:	af00      	add	r7, sp, #0
  400522:	60f8      	str	r0, [r7, #12]
  400524:	60b9      	str	r1, [r7, #8]
  400526:	4613      	mov	r3, r2
  400528:	71fb      	strb	r3, [r7, #7]
  40052a:	79fb      	ldrb	r3, [r7, #7]
  40052c:	2b00      	cmp	r3, #0
  40052e:	d004      	beq.n	40053a <gpio_write+0x1e>
  400530:	68b9      	ldr	r1, [r7, #8]
  400532:	68f8      	ldr	r0, [r7, #12]
  400534:	f7ff ffd6 	bl	4004e4 <gpio_set>
  400538:	e003      	b.n	400542 <gpio_write+0x26>
  40053a:	68b9      	ldr	r1, [r7, #8]
  40053c:	68f8      	ldr	r0, [r7, #12]
  40053e:	f7ff ffdf 	bl	400500 <gpio_clr>
  400542:	bf00      	nop
  400544:	3710      	adds	r7, #16
  400546:	46bd      	mov	sp, r7
  400548:	bd80      	pop	{r7, pc}

0040054a <gpio_set_alt>:
  40054a:	b580      	push	{r7, lr}
  40054c:	b084      	sub	sp, #16
  40054e:	af00      	add	r7, sp, #0
  400550:	60f8      	str	r0, [r7, #12]
  400552:	60b9      	str	r1, [r7, #8]
  400554:	4613      	mov	r3, r2
  400556:	71fb      	strb	r3, [r7, #7]
  400558:	2204      	movs	r2, #4
  40055a:	68b9      	ldr	r1, [r7, #8]
  40055c:	68f8      	ldr	r0, [r7, #12]
  40055e:	f7ff fe89 	bl	400274 <gpio_conf>
  400562:	79fb      	ldrb	r3, [r7, #7]
  400564:	f003 0301 	and.w	r3, r3, #1
  400568:	2b00      	cmp	r3, #0
  40056a:	d006      	beq.n	40057a <gpio_set_alt+0x30>
  40056c:	68fb      	ldr	r3, [r7, #12]
  40056e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400570:	68bb      	ldr	r3, [r7, #8]
  400572:	431a      	orrs	r2, r3
  400574:	68fb      	ldr	r3, [r7, #12]
  400576:	671a      	str	r2, [r3, #112]	; 0x70
  400578:	e006      	b.n	400588 <gpio_set_alt+0x3e>
  40057a:	68fb      	ldr	r3, [r7, #12]
  40057c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40057e:	68bb      	ldr	r3, [r7, #8]
  400580:	43db      	mvns	r3, r3
  400582:	401a      	ands	r2, r3
  400584:	68fb      	ldr	r3, [r7, #12]
  400586:	671a      	str	r2, [r3, #112]	; 0x70
  400588:	79fb      	ldrb	r3, [r7, #7]
  40058a:	f003 0302 	and.w	r3, r3, #2
  40058e:	2b00      	cmp	r3, #0
  400590:	d006      	beq.n	4005a0 <gpio_set_alt+0x56>
  400592:	68fb      	ldr	r3, [r7, #12]
  400594:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400596:	68bb      	ldr	r3, [r7, #8]
  400598:	431a      	orrs	r2, r3
  40059a:	68fb      	ldr	r3, [r7, #12]
  40059c:	675a      	str	r2, [r3, #116]	; 0x74
  40059e:	e006      	b.n	4005ae <gpio_set_alt+0x64>
  4005a0:	68fb      	ldr	r3, [r7, #12]
  4005a2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005a4:	68bb      	ldr	r3, [r7, #8]
  4005a6:	43db      	mvns	r3, r3
  4005a8:	401a      	ands	r2, r3
  4005aa:	68fb      	ldr	r3, [r7, #12]
  4005ac:	675a      	str	r2, [r3, #116]	; 0x74
  4005ae:	bf00      	nop
  4005b0:	3710      	adds	r7, #16
  4005b2:	46bd      	mov	sp, r7
  4005b4:	bd80      	pop	{r7, pc}
  4005b6:	ffff b580 	vabal.u<illegal width 64>	<illegal reg q13.5>, d31, d0

004005b8 <spi_conf>:
  4005b8:	b580      	push	{r7, lr}
  4005ba:	b086      	sub	sp, #24
  4005bc:	af00      	add	r7, sp, #0
  4005be:	60f8      	str	r0, [r7, #12]
  4005c0:	60b9      	str	r1, [r7, #8]
  4005c2:	4613      	mov	r3, r2
  4005c4:	71fb      	strb	r3, [r7, #7]
  4005c6:	68fb      	ldr	r3, [r7, #12]
  4005c8:	4a59      	ldr	r2, [pc, #356]	; (400730 <spi_conf+0x178>)
  4005ca:	4293      	cmp	r3, r2
  4005cc:	d10c      	bne.n	4005e8 <spi_conf+0x30>
  4005ce:	4b59      	ldr	r3, [pc, #356]	; (400734 <spi_conf+0x17c>)
  4005d0:	691b      	ldr	r3, [r3, #16]
  4005d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  4005d6:	2b00      	cmp	r3, #0
  4005d8:	d106      	bne.n	4005e8 <spi_conf+0x30>
  4005da:	4a56      	ldr	r2, [pc, #344]	; (400734 <spi_conf+0x17c>)
  4005dc:	4b55      	ldr	r3, [pc, #340]	; (400734 <spi_conf+0x17c>)
  4005de:	691b      	ldr	r3, [r3, #16]
  4005e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  4005e4:	6113      	str	r3, [r2, #16]
  4005e6:	e012      	b.n	40060e <spi_conf+0x56>
  4005e8:	68fb      	ldr	r3, [r7, #12]
  4005ea:	4a53      	ldr	r2, [pc, #332]	; (400738 <spi_conf+0x180>)
  4005ec:	4293      	cmp	r3, r2
  4005ee:	d10e      	bne.n	40060e <spi_conf+0x56>
  4005f0:	4b50      	ldr	r3, [pc, #320]	; (400734 <spi_conf+0x17c>)
  4005f2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  4005f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  4005fa:	2b00      	cmp	r3, #0
  4005fc:	d107      	bne.n	40060e <spi_conf+0x56>
  4005fe:	4a4d      	ldr	r2, [pc, #308]	; (400734 <spi_conf+0x17c>)
  400600:	4b4c      	ldr	r3, [pc, #304]	; (400734 <spi_conf+0x17c>)
  400602:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  400606:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40060a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  40060e:	68fb      	ldr	r3, [r7, #12]
  400610:	2200      	movs	r2, #0
  400612:	605a      	str	r2, [r3, #4]
  400614:	68fb      	ldr	r3, [r7, #12]
  400616:	2200      	movs	r2, #0
  400618:	631a      	str	r2, [r3, #48]	; 0x30
  40061a:	68fb      	ldr	r3, [r7, #12]
  40061c:	2200      	movs	r2, #0
  40061e:	635a      	str	r2, [r3, #52]	; 0x34
  400620:	68fb      	ldr	r3, [r7, #12]
  400622:	2200      	movs	r2, #0
  400624:	639a      	str	r2, [r3, #56]	; 0x38
  400626:	68fb      	ldr	r3, [r7, #12]
  400628:	2200      	movs	r2, #0
  40062a:	63da      	str	r2, [r3, #60]	; 0x3c
  40062c:	68fb      	ldr	r3, [r7, #12]
  40062e:	22ff      	movs	r2, #255	; 0xff
  400630:	619a      	str	r2, [r3, #24]
  400632:	68fb      	ldr	r3, [r7, #12]
  400634:	2282      	movs	r2, #130	; 0x82
  400636:	601a      	str	r2, [r3, #0]
  400638:	68fb      	ldr	r3, [r7, #12]
  40063a:	685b      	ldr	r3, [r3, #4]
  40063c:	f043 0211 	orr.w	r2, r3, #17
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	605a      	str	r2, [r3, #4]
  400644:	68fb      	ldr	r3, [r7, #12]
  400646:	685a      	ldr	r2, [r3, #4]
  400648:	68fb      	ldr	r3, [r7, #12]
  40064a:	605a      	str	r2, [r3, #4]
  40064c:	79fb      	ldrb	r3, [r7, #7]
  40064e:	f003 0308 	and.w	r3, r3, #8
  400652:	2b00      	cmp	r3, #0
  400654:	d068      	beq.n	400728 <spi_conf+0x170>
  400656:	68fb      	ldr	r3, [r7, #12]
  400658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40065a:	79fb      	ldrb	r3, [r7, #7]
  40065c:	f003 0303 	and.w	r3, r3, #3
  400660:	431a      	orrs	r2, r3
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	631a      	str	r2, [r3, #48]	; 0x30
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40066a:	68fb      	ldr	r3, [r7, #12]
  40066c:	631a      	str	r2, [r3, #48]	; 0x30
  40066e:	68bb      	ldr	r3, [r7, #8]
  400670:	2b00      	cmp	r3, #0
  400672:	d101      	bne.n	400678 <spi_conf+0xc0>
  400674:	2301      	movs	r3, #1
  400676:	60bb      	str	r3, [r7, #8]
  400678:	4a30      	ldr	r2, [pc, #192]	; (40073c <spi_conf+0x184>)
  40067a:	68bb      	ldr	r3, [r7, #8]
  40067c:	fbb2 f3f3 	udiv	r3, r2, r3
  400680:	75fb      	strb	r3, [r7, #23]
  400682:	7dfb      	ldrb	r3, [r7, #23]
  400684:	2b00      	cmp	r3, #0
  400686:	d101      	bne.n	40068c <spi_conf+0xd4>
  400688:	2301      	movs	r3, #1
  40068a:	75fb      	strb	r3, [r7, #23]
  40068c:	68fb      	ldr	r3, [r7, #12]
  40068e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400690:	7dfa      	ldrb	r2, [r7, #23]
  400692:	0212      	lsls	r2, r2, #8
  400694:	431a      	orrs	r2, r3
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	631a      	str	r2, [r3, #48]	; 0x30
  40069a:	68fb      	ldr	r3, [r7, #12]
  40069c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40069e:	7dfa      	ldrb	r2, [r7, #23]
  4006a0:	0212      	lsls	r2, r2, #8
  4006a2:	431a      	orrs	r2, r3
  4006a4:	68fb      	ldr	r3, [r7, #12]
  4006a6:	635a      	str	r2, [r3, #52]	; 0x34
  4006a8:	68fb      	ldr	r3, [r7, #12]
  4006aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4006ac:	7dfa      	ldrb	r2, [r7, #23]
  4006ae:	0212      	lsls	r2, r2, #8
  4006b0:	431a      	orrs	r2, r3
  4006b2:	68fb      	ldr	r3, [r7, #12]
  4006b4:	639a      	str	r2, [r3, #56]	; 0x38
  4006b6:	68fb      	ldr	r3, [r7, #12]
  4006b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4006ba:	7dfa      	ldrb	r2, [r7, #23]
  4006bc:	0212      	lsls	r2, r2, #8
  4006be:	431a      	orrs	r2, r3
  4006c0:	68fb      	ldr	r3, [r7, #12]
  4006c2:	63da      	str	r2, [r3, #60]	; 0x3c
  4006c4:	2204      	movs	r2, #4
  4006c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4006ca:	481d      	ldr	r0, [pc, #116]	; (400740 <spi_conf+0x188>)
  4006cc:	f7ff fdd2 	bl	400274 <gpio_conf>
  4006d0:	2201      	movs	r2, #1
  4006d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4006d6:	481a      	ldr	r0, [pc, #104]	; (400740 <spi_conf+0x188>)
  4006d8:	f7ff ff37 	bl	40054a <gpio_set_alt>
  4006dc:	2204      	movs	r2, #4
  4006de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4006e2:	4817      	ldr	r0, [pc, #92]	; (400740 <spi_conf+0x188>)
  4006e4:	f7ff fdc6 	bl	400274 <gpio_conf>
  4006e8:	2201      	movs	r2, #1
  4006ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4006ee:	4814      	ldr	r0, [pc, #80]	; (400740 <spi_conf+0x188>)
  4006f0:	f7ff ff2b 	bl	40054a <gpio_set_alt>
  4006f4:	2204      	movs	r2, #4
  4006f6:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4006fa:	4811      	ldr	r0, [pc, #68]	; (400740 <spi_conf+0x188>)
  4006fc:	f7ff fdba 	bl	400274 <gpio_conf>
  400700:	2201      	movs	r2, #1
  400702:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400706:	480e      	ldr	r0, [pc, #56]	; (400740 <spi_conf+0x188>)
  400708:	f7ff ff1f 	bl	40054a <gpio_set_alt>
  40070c:	68fb      	ldr	r3, [r7, #12]
  40070e:	681b      	ldr	r3, [r3, #0]
  400710:	f043 0201 	orr.w	r2, r3, #1
  400714:	68fb      	ldr	r3, [r7, #12]
  400716:	601a      	str	r2, [r3, #0]
  400718:	bf00      	nop
  40071a:	68fb      	ldr	r3, [r7, #12]
  40071c:	691b      	ldr	r3, [r3, #16]
  40071e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400722:	2b00      	cmp	r3, #0
  400724:	d0f9      	beq.n	40071a <spi_conf+0x162>
  400726:	e000      	b.n	40072a <spi_conf+0x172>
  400728:	bf00      	nop
  40072a:	3718      	adds	r7, #24
  40072c:	46bd      	mov	sp, r7
  40072e:	bd80      	pop	{r7, pc}
  400730:	40008000 	andmi	r8, r0, r0
  400734:	400e0600 	andmi	r0, lr, r0, lsl #12
  400738:	40058000 	andmi	r8, r5, r0
  40073c:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^
  400740:	400e1400 	andmi	r1, lr, r0, lsl #8

00400744 <spi_send_byte>:
  400744:	b480      	push	{r7}
  400746:	b083      	sub	sp, #12
  400748:	af00      	add	r7, sp, #0
  40074a:	6078      	str	r0, [r7, #4]
  40074c:	460b      	mov	r3, r1
  40074e:	70fb      	strb	r3, [r7, #3]
  400750:	bf00      	nop
  400752:	687b      	ldr	r3, [r7, #4]
  400754:	691b      	ldr	r3, [r3, #16]
  400756:	f403 7300 	and.w	r3, r3, #512	; 0x200
  40075a:	2b00      	cmp	r3, #0
  40075c:	d0f9      	beq.n	400752 <spi_send_byte+0xe>
  40075e:	78fa      	ldrb	r2, [r7, #3]
  400760:	687b      	ldr	r3, [r7, #4]
  400762:	60da      	str	r2, [r3, #12]
  400764:	bf00      	nop
  400766:	370c      	adds	r7, #12
  400768:	46bd      	mov	sp, r7
  40076a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40076e:	4770      	bx	lr

00400770 <spi_available>:
  400770:	b480      	push	{r7}
  400772:	b085      	sub	sp, #20
  400774:	af00      	add	r7, sp, #0
  400776:	6078      	str	r0, [r7, #4]
  400778:	687b      	ldr	r3, [r7, #4]
  40077a:	691b      	ldr	r3, [r3, #16]
  40077c:	b2db      	uxtb	r3, r3
  40077e:	f003 0301 	and.w	r3, r3, #1
  400782:	73fb      	strb	r3, [r7, #15]
  400784:	7bfb      	ldrb	r3, [r7, #15]
  400786:	4618      	mov	r0, r3
  400788:	3714      	adds	r7, #20
  40078a:	46bd      	mov	sp, r7
  40078c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400790:	4770      	bx	lr

00400792 <spi_read_byte>:
  400792:	b480      	push	{r7}
  400794:	b085      	sub	sp, #20
  400796:	af00      	add	r7, sp, #0
  400798:	6078      	str	r0, [r7, #4]
  40079a:	687b      	ldr	r3, [r7, #4]
  40079c:	689b      	ldr	r3, [r3, #8]
  40079e:	73fb      	strb	r3, [r7, #15]
  4007a0:	7bfb      	ldrb	r3, [r7, #15]
  4007a2:	4618      	mov	r0, r3
  4007a4:	3714      	adds	r7, #20
  4007a6:	46bd      	mov	sp, r7
  4007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007ac:	4770      	bx	lr

004007ae <spi_transfer_byte>:
  4007ae:	b580      	push	{r7, lr}
  4007b0:	b082      	sub	sp, #8
  4007b2:	af00      	add	r7, sp, #0
  4007b4:	6078      	str	r0, [r7, #4]
  4007b6:	460b      	mov	r3, r1
  4007b8:	70fb      	strb	r3, [r7, #3]
  4007ba:	78fb      	ldrb	r3, [r7, #3]
  4007bc:	4619      	mov	r1, r3
  4007be:	6878      	ldr	r0, [r7, #4]
  4007c0:	f7ff ffc0 	bl	400744 <spi_send_byte>
  4007c4:	bf00      	nop
  4007c6:	6878      	ldr	r0, [r7, #4]
  4007c8:	f7ff ffd2 	bl	400770 <spi_available>
  4007cc:	4603      	mov	r3, r0
  4007ce:	2b00      	cmp	r3, #0
  4007d0:	d0f9      	beq.n	4007c6 <spi_transfer_byte+0x18>
  4007d2:	6878      	ldr	r0, [r7, #4]
  4007d4:	f7ff ffdd 	bl	400792 <spi_read_byte>
  4007d8:	4603      	mov	r3, r0
  4007da:	4618      	mov	r0, r3
  4007dc:	3708      	adds	r7, #8
  4007de:	46bd      	mov	sp, r7
  4007e0:	bd80      	pop	{r7, pc}
  4007e2:	ffff b580 	vabal.u<illegal width 64>	<illegal reg q13.5>, d31, d0

004007e4 <nrf_read_reg_single>:
  4007e4:	b580      	push	{r7, lr}
  4007e6:	b084      	sub	sp, #16
  4007e8:	af00      	add	r7, sp, #0
  4007ea:	4603      	mov	r3, r0
  4007ec:	71fb      	strb	r3, [r7, #7]
  4007ee:	79fb      	ldrb	r3, [r7, #7]
  4007f0:	f003 031f 	and.w	r3, r3, #31
  4007f4:	71fb      	strb	r3, [r7, #7]
  4007f6:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4007fa:	480c      	ldr	r0, [pc, #48]	; (40082c <nrf_read_reg_single+0x48>)
  4007fc:	f7ff fe80 	bl	400500 <gpio_clr>
  400800:	79fb      	ldrb	r3, [r7, #7]
  400802:	4619      	mov	r1, r3
  400804:	480a      	ldr	r0, [pc, #40]	; (400830 <nrf_read_reg_single+0x4c>)
  400806:	f7ff ffd2 	bl	4007ae <spi_transfer_byte>
  40080a:	2100      	movs	r1, #0
  40080c:	4808      	ldr	r0, [pc, #32]	; (400830 <nrf_read_reg_single+0x4c>)
  40080e:	f7ff ffce 	bl	4007ae <spi_transfer_byte>
  400812:	4603      	mov	r3, r0
  400814:	73fb      	strb	r3, [r7, #15]
  400816:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40081a:	4804      	ldr	r0, [pc, #16]	; (40082c <nrf_read_reg_single+0x48>)
  40081c:	f7ff fe62 	bl	4004e4 <gpio_set>
  400820:	7bfb      	ldrb	r3, [r7, #15]
  400822:	4618      	mov	r0, r3
  400824:	3710      	adds	r7, #16
  400826:	46bd      	mov	sp, r7
  400828:	bd80      	pop	{r7, pc}
  40082a:	bf00      	nop
  40082c:	400e1400 	andmi	r1, lr, r0, lsl #8
  400830:	40008000 	andmi	r8, r0, r0

00400834 <nrf_write_reg>:
  400834:	b580      	push	{r7, lr}
  400836:	b084      	sub	sp, #16
  400838:	af00      	add	r7, sp, #0
  40083a:	4603      	mov	r3, r0
  40083c:	6039      	str	r1, [r7, #0]
  40083e:	71fb      	strb	r3, [r7, #7]
  400840:	4613      	mov	r3, r2
  400842:	71bb      	strb	r3, [r7, #6]
  400844:	79fb      	ldrb	r3, [r7, #7]
  400846:	f003 031f 	and.w	r3, r3, #31
  40084a:	71fb      	strb	r3, [r7, #7]
  40084c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400850:	4812      	ldr	r0, [pc, #72]	; (40089c <nrf_write_reg+0x68>)
  400852:	f7ff fe55 	bl	400500 <gpio_clr>
  400856:	79fb      	ldrb	r3, [r7, #7]
  400858:	f043 0320 	orr.w	r3, r3, #32
  40085c:	b2db      	uxtb	r3, r3
  40085e:	4619      	mov	r1, r3
  400860:	480f      	ldr	r0, [pc, #60]	; (4008a0 <nrf_write_reg+0x6c>)
  400862:	f7ff ffa4 	bl	4007ae <spi_transfer_byte>
  400866:	2300      	movs	r3, #0
  400868:	73fb      	strb	r3, [r7, #15]
  40086a:	e00a      	b.n	400882 <nrf_write_reg+0x4e>
  40086c:	683b      	ldr	r3, [r7, #0]
  40086e:	1c5a      	adds	r2, r3, #1
  400870:	603a      	str	r2, [r7, #0]
  400872:	781b      	ldrb	r3, [r3, #0]
  400874:	4619      	mov	r1, r3
  400876:	480a      	ldr	r0, [pc, #40]	; (4008a0 <nrf_write_reg+0x6c>)
  400878:	f7ff ff99 	bl	4007ae <spi_transfer_byte>
  40087c:	7bfb      	ldrb	r3, [r7, #15]
  40087e:	3301      	adds	r3, #1
  400880:	73fb      	strb	r3, [r7, #15]
  400882:	7bfa      	ldrb	r2, [r7, #15]
  400884:	79bb      	ldrb	r3, [r7, #6]
  400886:	429a      	cmp	r2, r3
  400888:	d3f0      	bcc.n	40086c <nrf_write_reg+0x38>
  40088a:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40088e:	4803      	ldr	r0, [pc, #12]	; (40089c <nrf_write_reg+0x68>)
  400890:	f7ff fe28 	bl	4004e4 <gpio_set>
  400894:	bf00      	nop
  400896:	3710      	adds	r7, #16
  400898:	46bd      	mov	sp, r7
  40089a:	bd80      	pop	{r7, pc}
  40089c:	400e1400 	andmi	r1, lr, r0, lsl #8
  4008a0:	40008000 	andmi	r8, r0, r0

004008a4 <nrf_write_reg_single>:
  4008a4:	b580      	push	{r7, lr}
  4008a6:	b082      	sub	sp, #8
  4008a8:	af00      	add	r7, sp, #0
  4008aa:	4603      	mov	r3, r0
  4008ac:	460a      	mov	r2, r1
  4008ae:	71fb      	strb	r3, [r7, #7]
  4008b0:	4613      	mov	r3, r2
  4008b2:	71bb      	strb	r3, [r7, #6]
  4008b4:	79fb      	ldrb	r3, [r7, #7]
  4008b6:	f003 031f 	and.w	r3, r3, #31
  4008ba:	71fb      	strb	r3, [r7, #7]
  4008bc:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4008c0:	480c      	ldr	r0, [pc, #48]	; (4008f4 <nrf_write_reg_single+0x50>)
  4008c2:	f7ff fe1d 	bl	400500 <gpio_clr>
  4008c6:	79fb      	ldrb	r3, [r7, #7]
  4008c8:	f043 0320 	orr.w	r3, r3, #32
  4008cc:	b2db      	uxtb	r3, r3
  4008ce:	4619      	mov	r1, r3
  4008d0:	4809      	ldr	r0, [pc, #36]	; (4008f8 <nrf_write_reg_single+0x54>)
  4008d2:	f7ff ff6c 	bl	4007ae <spi_transfer_byte>
  4008d6:	79bb      	ldrb	r3, [r7, #6]
  4008d8:	4619      	mov	r1, r3
  4008da:	4807      	ldr	r0, [pc, #28]	; (4008f8 <nrf_write_reg_single+0x54>)
  4008dc:	f7ff ff67 	bl	4007ae <spi_transfer_byte>
  4008e0:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4008e4:	4803      	ldr	r0, [pc, #12]	; (4008f4 <nrf_write_reg_single+0x50>)
  4008e6:	f7ff fdfd 	bl	4004e4 <gpio_set>
  4008ea:	bf00      	nop
  4008ec:	3708      	adds	r7, #8
  4008ee:	46bd      	mov	sp, r7
  4008f0:	bd80      	pop	{r7, pc}
  4008f2:	bf00      	nop
  4008f4:	400e1400 	andmi	r1, lr, r0, lsl #8
  4008f8:	40008000 	andmi	r8, r0, r0

004008fc <nrf_read_status>:
  4008fc:	b580      	push	{r7, lr}
  4008fe:	b082      	sub	sp, #8
  400900:	af00      	add	r7, sp, #0
  400902:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400906:	4809      	ldr	r0, [pc, #36]	; (40092c <nrf_read_status+0x30>)
  400908:	f7ff fdfa 	bl	400500 <gpio_clr>
  40090c:	21ff      	movs	r1, #255	; 0xff
  40090e:	4808      	ldr	r0, [pc, #32]	; (400930 <nrf_read_status+0x34>)
  400910:	f7ff ff4d 	bl	4007ae <spi_transfer_byte>
  400914:	4603      	mov	r3, r0
  400916:	71fb      	strb	r3, [r7, #7]
  400918:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40091c:	4803      	ldr	r0, [pc, #12]	; (40092c <nrf_read_status+0x30>)
  40091e:	f7ff fde1 	bl	4004e4 <gpio_set>
  400922:	79fb      	ldrb	r3, [r7, #7]
  400924:	4618      	mov	r0, r3
  400926:	3708      	adds	r7, #8
  400928:	46bd      	mov	sp, r7
  40092a:	bd80      	pop	{r7, pc}
  40092c:	400e1400 	andmi	r1, lr, r0, lsl #8
  400930:	40008000 	andmi	r8, r0, r0

00400934 <nrf_rx_pipe_size>:
  400934:	b580      	push	{r7, lr}
  400936:	b082      	sub	sp, #8
  400938:	af00      	add	r7, sp, #0
  40093a:	4603      	mov	r3, r0
  40093c:	71fb      	strb	r3, [r7, #7]
  40093e:	79fb      	ldrb	r3, [r7, #7]
  400940:	2b10      	cmp	r3, #16
  400942:	d802      	bhi.n	40094a <nrf_rx_pipe_size+0x16>
  400944:	79fb      	ldrb	r3, [r7, #7]
  400946:	3311      	adds	r3, #17
  400948:	71fb      	strb	r3, [r7, #7]
  40094a:	79fb      	ldrb	r3, [r7, #7]
  40094c:	4618      	mov	r0, r3
  40094e:	f7ff ff49 	bl	4007e4 <nrf_read_reg_single>
  400952:	4603      	mov	r3, r0
  400954:	4618      	mov	r0, r3
  400956:	3708      	adds	r7, #8
  400958:	46bd      	mov	sp, r7
  40095a:	bd80      	pop	{r7, pc}

0040095c <nrf_read_rx_payload>:
  40095c:	b590      	push	{r4, r7, lr}
  40095e:	b085      	sub	sp, #20
  400960:	af00      	add	r7, sp, #0
  400962:	4603      	mov	r3, r0
  400964:	71fb      	strb	r3, [r7, #7]
  400966:	79fb      	ldrb	r3, [r7, #7]
  400968:	4618      	mov	r0, r3
  40096a:	f7ff ffe3 	bl	400934 <nrf_rx_pipe_size>
  40096e:	4603      	mov	r3, r0
  400970:	73bb      	strb	r3, [r7, #14]
  400972:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400976:	4818      	ldr	r0, [pc, #96]	; (4009d8 <nrf_read_rx_payload+0x7c>)
  400978:	f7ff fdc2 	bl	400500 <gpio_clr>
  40097c:	2161      	movs	r1, #97	; 0x61
  40097e:	4817      	ldr	r0, [pc, #92]	; (4009dc <nrf_read_rx_payload+0x80>)
  400980:	f7ff ff15 	bl	4007ae <spi_transfer_byte>
  400984:	2300      	movs	r3, #0
  400986:	73fb      	strb	r3, [r7, #15]
  400988:	e012      	b.n	4009b0 <nrf_read_rx_payload+0x54>
  40098a:	4b15      	ldr	r3, [pc, #84]	; (4009e0 <nrf_read_rx_payload+0x84>)
  40098c:	781b      	ldrb	r3, [r3, #0]
  40098e:	b2db      	uxtb	r3, r3
  400990:	1c5a      	adds	r2, r3, #1
  400992:	b2d1      	uxtb	r1, r2
  400994:	4a12      	ldr	r2, [pc, #72]	; (4009e0 <nrf_read_rx_payload+0x84>)
  400996:	7011      	strb	r1, [r2, #0]
  400998:	461c      	mov	r4, r3
  40099a:	21ff      	movs	r1, #255	; 0xff
  40099c:	480f      	ldr	r0, [pc, #60]	; (4009dc <nrf_read_rx_payload+0x80>)
  40099e:	f7ff ff06 	bl	4007ae <spi_transfer_byte>
  4009a2:	4603      	mov	r3, r0
  4009a4:	461a      	mov	r2, r3
  4009a6:	4b0f      	ldr	r3, [pc, #60]	; (4009e4 <nrf_read_rx_payload+0x88>)
  4009a8:	551a      	strb	r2, [r3, r4]
  4009aa:	7bfb      	ldrb	r3, [r7, #15]
  4009ac:	3301      	adds	r3, #1
  4009ae:	73fb      	strb	r3, [r7, #15]
  4009b0:	7bfa      	ldrb	r2, [r7, #15]
  4009b2:	7bbb      	ldrb	r3, [r7, #14]
  4009b4:	429a      	cmp	r2, r3
  4009b6:	d3e8      	bcc.n	40098a <nrf_read_rx_payload+0x2e>
  4009b8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4009bc:	4806      	ldr	r0, [pc, #24]	; (4009d8 <nrf_read_rx_payload+0x7c>)
  4009be:	f7ff fd91 	bl	4004e4 <gpio_set>
  4009c2:	4b07      	ldr	r3, [pc, #28]	; (4009e0 <nrf_read_rx_payload+0x84>)
  4009c4:	781b      	ldrb	r3, [r3, #0]
  4009c6:	b2da      	uxtb	r2, r3
  4009c8:	7bbb      	ldrb	r3, [r7, #14]
  4009ca:	1ad3      	subs	r3, r2, r3
  4009cc:	b2db      	uxtb	r3, r3
  4009ce:	4618      	mov	r0, r3
  4009d0:	3714      	adds	r7, #20
  4009d2:	46bd      	mov	sp, r7
  4009d4:	bd90      	pop	{r4, r7, pc}
  4009d6:	bf00      	nop
  4009d8:	400e1400 	andmi	r1, lr, r0, lsl #8
  4009dc:	40008000 	andmi	r8, r0, r0
  4009e0:	20400000 	subcs	r0, r0, r0
  4009e4:	20400004 	subcs	r0, r0, r4

004009e8 <nrf_flush_tx>:
  4009e8:	b580      	push	{r7, lr}
  4009ea:	af00      	add	r7, sp, #0
  4009ec:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4009f0:	4806      	ldr	r0, [pc, #24]	; (400a0c <nrf_flush_tx+0x24>)
  4009f2:	f7ff fd85 	bl	400500 <gpio_clr>
  4009f6:	21e1      	movs	r1, #225	; 0xe1
  4009f8:	4805      	ldr	r0, [pc, #20]	; (400a10 <nrf_flush_tx+0x28>)
  4009fa:	f7ff fed8 	bl	4007ae <spi_transfer_byte>
  4009fe:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400a02:	4802      	ldr	r0, [pc, #8]	; (400a0c <nrf_flush_tx+0x24>)
  400a04:	f7ff fd6e 	bl	4004e4 <gpio_set>
  400a08:	bf00      	nop
  400a0a:	bd80      	pop	{r7, pc}
  400a0c:	400e1400 	andmi	r1, lr, r0, lsl #8
  400a10:	40008000 	andmi	r8, r0, r0

00400a14 <nrf_flush_rx>:
  400a14:	b580      	push	{r7, lr}
  400a16:	af00      	add	r7, sp, #0
  400a18:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400a1c:	4806      	ldr	r0, [pc, #24]	; (400a38 <nrf_flush_rx+0x24>)
  400a1e:	f7ff fd6f 	bl	400500 <gpio_clr>
  400a22:	21e2      	movs	r1, #226	; 0xe2
  400a24:	4805      	ldr	r0, [pc, #20]	; (400a3c <nrf_flush_rx+0x28>)
  400a26:	f7ff fec2 	bl	4007ae <spi_transfer_byte>
  400a2a:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400a2e:	4802      	ldr	r0, [pc, #8]	; (400a38 <nrf_flush_rx+0x24>)
  400a30:	f7ff fd58 	bl	4004e4 <gpio_set>
  400a34:	bf00      	nop
  400a36:	bd80      	pop	{r7, pc}
  400a38:	400e1400 	andmi	r1, lr, r0, lsl #8
  400a3c:	40008000 	andmi	r8, r0, r0

00400a40 <nrf_enable_autoack>:
  400a40:	b580      	push	{r7, lr}
  400a42:	b082      	sub	sp, #8
  400a44:	af00      	add	r7, sp, #0
  400a46:	4603      	mov	r3, r0
  400a48:	71fb      	strb	r3, [r7, #7]
  400a4a:	79fb      	ldrb	r3, [r7, #7]
  400a4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400a50:	b2db      	uxtb	r3, r3
  400a52:	4619      	mov	r1, r3
  400a54:	2001      	movs	r0, #1
  400a56:	f7ff ff25 	bl	4008a4 <nrf_write_reg_single>
  400a5a:	bf00      	nop
  400a5c:	3708      	adds	r7, #8
  400a5e:	46bd      	mov	sp, r7
  400a60:	bd80      	pop	{r7, pc}

00400a62 <nrf_set_mode>:
  400a62:	b580      	push	{r7, lr}
  400a64:	b084      	sub	sp, #16
  400a66:	af00      	add	r7, sp, #0
  400a68:	4603      	mov	r3, r0
  400a6a:	71fb      	strb	r3, [r7, #7]
  400a6c:	2000      	movs	r0, #0
  400a6e:	f7ff feb9 	bl	4007e4 <nrf_read_reg_single>
  400a72:	4603      	mov	r3, r0
  400a74:	73fb      	strb	r3, [r7, #15]
  400a76:	7bfb      	ldrb	r3, [r7, #15]
  400a78:	f023 0301 	bic.w	r3, r3, #1
  400a7c:	73fb      	strb	r3, [r7, #15]
  400a7e:	79fb      	ldrb	r3, [r7, #7]
  400a80:	2b01      	cmp	r3, #1
  400a82:	d103      	bne.n	400a8c <nrf_set_mode+0x2a>
  400a84:	7bfb      	ldrb	r3, [r7, #15]
  400a86:	f043 0301 	orr.w	r3, r3, #1
  400a8a:	73fb      	strb	r3, [r7, #15]
  400a8c:	7bfb      	ldrb	r3, [r7, #15]
  400a8e:	4619      	mov	r1, r3
  400a90:	2000      	movs	r0, #0
  400a92:	f7ff ff07 	bl	4008a4 <nrf_write_reg_single>
  400a96:	bf00      	nop
  400a98:	3710      	adds	r7, #16
  400a9a:	46bd      	mov	sp, r7
  400a9c:	bd80      	pop	{r7, pc}
  400a9e:	ffff b580 	vabal.u<illegal width 64>	<illegal reg q13.5>, d31, d0

00400aa0 <nrf_stop_listening>:
  400aa0:	b580      	push	{r7, lr}
  400aa2:	b082      	sub	sp, #8
  400aa4:	af00      	add	r7, sp, #0
  400aa6:	2000      	movs	r0, #0
  400aa8:	f7ff fe9c 	bl	4007e4 <nrf_read_reg_single>
  400aac:	4603      	mov	r3, r0
  400aae:	71fb      	strb	r3, [r7, #7]
  400ab0:	79fb      	ldrb	r3, [r7, #7]
  400ab2:	f003 0301 	and.w	r3, r3, #1
  400ab6:	2b00      	cmp	r3, #0
  400ab8:	d005      	beq.n	400ac6 <nrf_stop_listening+0x26>
  400aba:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400abe:	4804      	ldr	r0, [pc, #16]	; (400ad0 <nrf_stop_listening+0x30>)
  400ac0:	f7ff fd1e 	bl	400500 <gpio_clr>
  400ac4:	e000      	b.n	400ac8 <nrf_stop_listening+0x28>
  400ac6:	bf00      	nop
  400ac8:	3708      	adds	r7, #8
  400aca:	46bd      	mov	sp, r7
  400acc:	bd80      	pop	{r7, pc}
  400ace:	bf00      	nop
  400ad0:	400e1400 	andmi	r1, lr, r0, lsl #8

00400ad4 <nrf_start_listening>:
  400ad4:	b580      	push	{r7, lr}
  400ad6:	b082      	sub	sp, #8
  400ad8:	af00      	add	r7, sp, #0
  400ada:	2000      	movs	r0, #0
  400adc:	f7ff fe82 	bl	4007e4 <nrf_read_reg_single>
  400ae0:	4603      	mov	r3, r0
  400ae2:	71fb      	strb	r3, [r7, #7]
  400ae4:	79fb      	ldrb	r3, [r7, #7]
  400ae6:	f003 0301 	and.w	r3, r3, #1
  400aea:	2b00      	cmp	r3, #0
  400aec:	d005      	beq.n	400afa <nrf_start_listening+0x26>
  400aee:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400af2:	4804      	ldr	r0, [pc, #16]	; (400b04 <nrf_start_listening+0x30>)
  400af4:	f7ff fcf6 	bl	4004e4 <gpio_set>
  400af8:	e000      	b.n	400afc <nrf_start_listening+0x28>
  400afa:	bf00      	nop
  400afc:	3708      	adds	r7, #8
  400afe:	46bd      	mov	sp, r7
  400b00:	bd80      	pop	{r7, pc}
  400b02:	bf00      	nop
  400b04:	400e1400 	andmi	r1, lr, r0, lsl #8

00400b08 <nrf_conf>:
  400b08:	b580      	push	{r7, lr}
  400b0a:	b084      	sub	sp, #16
  400b0c:	af00      	add	r7, sp, #0
  400b0e:	2202      	movs	r2, #2
  400b10:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400b14:	482a      	ldr	r0, [pc, #168]	; (400bc0 <nrf_conf+0xb8>)
  400b16:	f7ff fbad 	bl	400274 <gpio_conf>
  400b1a:	2202      	movs	r2, #2
  400b1c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b20:	4827      	ldr	r0, [pc, #156]	; (400bc0 <nrf_conf+0xb8>)
  400b22:	f7ff fba7 	bl	400274 <gpio_conf>
  400b26:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b2a:	4825      	ldr	r0, [pc, #148]	; (400bc0 <nrf_conf+0xb8>)
  400b2c:	f7ff fcda 	bl	4004e4 <gpio_set>
  400b30:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400b34:	4822      	ldr	r0, [pc, #136]	; (400bc0 <nrf_conf+0xb8>)
  400b36:	f7ff fce3 	bl	400500 <gpio_clr>
  400b3a:	2300      	movs	r3, #0
  400b3c:	60fb      	str	r3, [r7, #12]
  400b3e:	e003      	b.n	400b48 <nrf_conf+0x40>
  400b40:	bf00      	nop
  400b42:	68fb      	ldr	r3, [r7, #12]
  400b44:	3301      	adds	r3, #1
  400b46:	60fb      	str	r3, [r7, #12]
  400b48:	68fb      	ldr	r3, [r7, #12]
  400b4a:	4a1e      	ldr	r2, [pc, #120]	; (400bc4 <nrf_conf+0xbc>)
  400b4c:	4293      	cmp	r3, r2
  400b4e:	d9f7      	bls.n	400b40 <nrf_conf+0x38>
  400b50:	210c      	movs	r1, #12
  400b52:	2000      	movs	r0, #0
  400b54:	f7ff fea6 	bl	4008a4 <nrf_write_reg_single>
  400b58:	203f      	movs	r0, #63	; 0x3f
  400b5a:	f7ff ff71 	bl	400a40 <nrf_enable_autoack>
  400b5e:	2100      	movs	r1, #0
  400b60:	201d      	movs	r0, #29
  400b62:	f7ff fe9f 	bl	4008a4 <nrf_write_reg_single>
  400b66:	2100      	movs	r1, #0
  400b68:	201c      	movs	r0, #28
  400b6a:	f7ff fe9b 	bl	4008a4 <nrf_write_reg_single>
  400b6e:	2170      	movs	r1, #112	; 0x70
  400b70:	2007      	movs	r0, #7
  400b72:	f7ff fe97 	bl	4008a4 <nrf_write_reg_single>
  400b76:	f7ff ff4d 	bl	400a14 <nrf_flush_rx>
  400b7a:	f7ff ff35 	bl	4009e8 <nrf_flush_tx>
  400b7e:	2000      	movs	r0, #0
  400b80:	f7ff fe30 	bl	4007e4 <nrf_read_reg_single>
  400b84:	4603      	mov	r3, r0
  400b86:	71fb      	strb	r3, [r7, #7]
  400b88:	79fb      	ldrb	r3, [r7, #7]
  400b8a:	f043 0302 	orr.w	r3, r3, #2
  400b8e:	71fb      	strb	r3, [r7, #7]
  400b90:	79fb      	ldrb	r3, [r7, #7]
  400b92:	4619      	mov	r1, r3
  400b94:	2000      	movs	r0, #0
  400b96:	f7ff fe85 	bl	4008a4 <nrf_write_reg_single>
  400b9a:	2300      	movs	r3, #0
  400b9c:	60bb      	str	r3, [r7, #8]
  400b9e:	e002      	b.n	400ba6 <nrf_conf+0x9e>
  400ba0:	68bb      	ldr	r3, [r7, #8]
  400ba2:	3301      	adds	r3, #1
  400ba4:	60bb      	str	r3, [r7, #8]
  400ba6:	68bb      	ldr	r3, [r7, #8]
  400ba8:	4a07      	ldr	r2, [pc, #28]	; (400bc8 <nrf_conf+0xc0>)
  400baa:	4293      	cmp	r3, r2
  400bac:	d9f8      	bls.n	400ba0 <nrf_conf+0x98>
  400bae:	2000      	movs	r0, #0
  400bb0:	f7ff ff57 	bl	400a62 <nrf_set_mode>
  400bb4:	2301      	movs	r3, #1
  400bb6:	4618      	mov	r0, r3
  400bb8:	3710      	adds	r7, #16
  400bba:	46bd      	mov	sp, r7
  400bbc:	bd80      	pop	{r7, pc}
  400bbe:	bf00      	nop
  400bc0:	400e1400 	andmi	r1, lr, r0, lsl #8
  400bc4:	000f423f 	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
  400bc8:	0001869f 	muleq	r1, pc, r6	; <UNPREDICTABLE>

00400bcc <nrf_set_channel>:
  400bcc:	b580      	push	{r7, lr}
  400bce:	b082      	sub	sp, #8
  400bd0:	af00      	add	r7, sp, #0
  400bd2:	4603      	mov	r3, r0
  400bd4:	71fb      	strb	r3, [r7, #7]
  400bd6:	79fb      	ldrb	r3, [r7, #7]
  400bd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400bdc:	71fb      	strb	r3, [r7, #7]
  400bde:	79fb      	ldrb	r3, [r7, #7]
  400be0:	4619      	mov	r1, r3
  400be2:	2005      	movs	r0, #5
  400be4:	f7ff fe5e 	bl	4008a4 <nrf_write_reg_single>
  400be8:	bf00      	nop
  400bea:	3708      	adds	r7, #8
  400bec:	46bd      	mov	sp, r7
  400bee:	bd80      	pop	{r7, pc}

00400bf0 <nrf_set_data_rate>:
  400bf0:	b580      	push	{r7, lr}
  400bf2:	b084      	sub	sp, #16
  400bf4:	af00      	add	r7, sp, #0
  400bf6:	4603      	mov	r3, r0
  400bf8:	71fb      	strb	r3, [r7, #7]
  400bfa:	2006      	movs	r0, #6
  400bfc:	f7ff fdf2 	bl	4007e4 <nrf_read_reg_single>
  400c00:	4603      	mov	r3, r0
  400c02:	73fb      	strb	r3, [r7, #15]
  400c04:	7bfb      	ldrb	r3, [r7, #15]
  400c06:	f023 0328 	bic.w	r3, r3, #40	; 0x28
  400c0a:	73fb      	strb	r3, [r7, #15]
  400c0c:	79fb      	ldrb	r3, [r7, #7]
  400c0e:	2b01      	cmp	r3, #1
  400c10:	d00e      	beq.n	400c30 <nrf_set_data_rate+0x40>
  400c12:	2b02      	cmp	r3, #2
  400c14:	d007      	beq.n	400c26 <nrf_set_data_rate+0x36>
  400c16:	2b00      	cmp	r3, #0
  400c18:	d000      	beq.n	400c1c <nrf_set_data_rate+0x2c>
  400c1a:	e00f      	b.n	400c3c <nrf_set_data_rate+0x4c>
  400c1c:	7bfb      	ldrb	r3, [r7, #15]
  400c1e:	f043 0320 	orr.w	r3, r3, #32
  400c22:	73fb      	strb	r3, [r7, #15]
  400c24:	e005      	b.n	400c32 <nrf_set_data_rate+0x42>
  400c26:	7bfb      	ldrb	r3, [r7, #15]
  400c28:	f043 0308 	orr.w	r3, r3, #8
  400c2c:	73fb      	strb	r3, [r7, #15]
  400c2e:	e000      	b.n	400c32 <nrf_set_data_rate+0x42>
  400c30:	bf00      	nop
  400c32:	7bfb      	ldrb	r3, [r7, #15]
  400c34:	4619      	mov	r1, r3
  400c36:	2006      	movs	r0, #6
  400c38:	f7ff fe34 	bl	4008a4 <nrf_write_reg_single>
  400c3c:	3710      	adds	r7, #16
  400c3e:	46bd      	mov	sp, r7
  400c40:	bd80      	pop	{r7, pc}

00400c42 <nrf_set_power_output>:
  400c42:	b580      	push	{r7, lr}
  400c44:	b084      	sub	sp, #16
  400c46:	af00      	add	r7, sp, #0
  400c48:	4603      	mov	r3, r0
  400c4a:	71fb      	strb	r3, [r7, #7]
  400c4c:	2006      	movs	r0, #6
  400c4e:	f7ff fdc9 	bl	4007e4 <nrf_read_reg_single>
  400c52:	4603      	mov	r3, r0
  400c54:	73fb      	strb	r3, [r7, #15]
  400c56:	7bfb      	ldrb	r3, [r7, #15]
  400c58:	f023 0306 	bic.w	r3, r3, #6
  400c5c:	73fb      	strb	r3, [r7, #15]
  400c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c62:	f003 0306 	and.w	r3, r3, #6
  400c66:	b25a      	sxtb	r2, r3
  400c68:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400c6c:	4313      	orrs	r3, r2
  400c6e:	b25b      	sxtb	r3, r3
  400c70:	73fb      	strb	r3, [r7, #15]
  400c72:	7bfb      	ldrb	r3, [r7, #15]
  400c74:	4619      	mov	r1, r3
  400c76:	2006      	movs	r0, #6
  400c78:	f7ff fe14 	bl	4008a4 <nrf_write_reg_single>
  400c7c:	bf00      	nop
  400c7e:	3710      	adds	r7, #16
  400c80:	46bd      	mov	sp, r7
  400c82:	bd80      	pop	{r7, pc}

00400c84 <nrf_open_reading_pipe>:
  400c84:	b580      	push	{r7, lr}
  400c86:	b082      	sub	sp, #8
  400c88:	af00      	add	r7, sp, #0
  400c8a:	6039      	str	r1, [r7, #0]
  400c8c:	4611      	mov	r1, r2
  400c8e:	461a      	mov	r2, r3
  400c90:	4603      	mov	r3, r0
  400c92:	71fb      	strb	r3, [r7, #7]
  400c94:	460b      	mov	r3, r1
  400c96:	71bb      	strb	r3, [r7, #6]
  400c98:	4613      	mov	r3, r2
  400c9a:	717b      	strb	r3, [r7, #5]
  400c9c:	79fb      	ldrb	r3, [r7, #7]
  400c9e:	2b09      	cmp	r3, #9
  400ca0:	d802      	bhi.n	400ca8 <nrf_open_reading_pipe+0x24>
  400ca2:	79fb      	ldrb	r3, [r7, #7]
  400ca4:	330a      	adds	r3, #10
  400ca6:	71fb      	strb	r3, [r7, #7]
  400ca8:	79fb      	ldrb	r3, [r7, #7]
  400caa:	f003 030f 	and.w	r3, r3, #15
  400cae:	71fb      	strb	r3, [r7, #7]
  400cb0:	79fb      	ldrb	r3, [r7, #7]
  400cb2:	2b0b      	cmp	r3, #11
  400cb4:	d902      	bls.n	400cbc <nrf_open_reading_pipe+0x38>
  400cb6:	79bb      	ldrb	r3, [r7, #6]
  400cb8:	2b01      	cmp	r3, #1
  400cba:	d80e      	bhi.n	400cda <nrf_open_reading_pipe+0x56>
  400cbc:	79ba      	ldrb	r2, [r7, #6]
  400cbe:	79fb      	ldrb	r3, [r7, #7]
  400cc0:	6839      	ldr	r1, [r7, #0]
  400cc2:	4618      	mov	r0, r3
  400cc4:	f7ff fdb6 	bl	400834 <nrf_write_reg>
  400cc8:	79fb      	ldrb	r3, [r7, #7]
  400cca:	3307      	adds	r3, #7
  400ccc:	b2db      	uxtb	r3, r3
  400cce:	797a      	ldrb	r2, [r7, #5]
  400cd0:	4611      	mov	r1, r2
  400cd2:	4618      	mov	r0, r3
  400cd4:	f7ff fde6 	bl	4008a4 <nrf_write_reg_single>
  400cd8:	e000      	b.n	400cdc <nrf_open_reading_pipe+0x58>
  400cda:	bf00      	nop
  400cdc:	3708      	adds	r7, #8
  400cde:	46bd      	mov	sp, r7
  400ce0:	bd80      	pop	{r7, pc}

00400ce2 <nrf_which_pipe>:
  400ce2:	b580      	push	{r7, lr}
  400ce4:	b082      	sub	sp, #8
  400ce6:	af00      	add	r7, sp, #0
  400ce8:	f7ff fe08 	bl	4008fc <nrf_read_status>
  400cec:	4603      	mov	r3, r0
  400cee:	71fb      	strb	r3, [r7, #7]
  400cf0:	79fb      	ldrb	r3, [r7, #7]
  400cf2:	085b      	lsrs	r3, r3, #1
  400cf4:	b2db      	uxtb	r3, r3
  400cf6:	f003 0307 	and.w	r3, r3, #7
  400cfa:	b2db      	uxtb	r3, r3
  400cfc:	4618      	mov	r0, r3
  400cfe:	3708      	adds	r7, #8
  400d00:	46bd      	mov	sp, r7
  400d02:	bd80      	pop	{r7, pc}

00400d04 <nrf_receive_packet>:
  400d04:	b580      	push	{r7, lr}
  400d06:	b084      	sub	sp, #16
  400d08:	af00      	add	r7, sp, #0
  400d0a:	6078      	str	r0, [r7, #4]
  400d0c:	bf00      	nop
  400d0e:	f000 f81c 	bl	400d4a <nrf_is_data_ready>
  400d12:	4603      	mov	r3, r0
  400d14:	2b00      	cmp	r3, #0
  400d16:	d0fa      	beq.n	400d0e <nrf_receive_packet+0xa>
  400d18:	f7ff ffe3 	bl	400ce2 <nrf_which_pipe>
  400d1c:	4603      	mov	r3, r0
  400d1e:	73fb      	strb	r3, [r7, #15]
  400d20:	f7ff febe 	bl	400aa0 <nrf_stop_listening>
  400d24:	7bfb      	ldrb	r3, [r7, #15]
  400d26:	4618      	mov	r0, r3
  400d28:	f7ff fe18 	bl	40095c <nrf_read_rx_payload>
  400d2c:	4603      	mov	r3, r0
  400d2e:	461a      	mov	r2, r3
  400d30:	687b      	ldr	r3, [r7, #4]
  400d32:	701a      	strb	r2, [r3, #0]
  400d34:	2140      	movs	r1, #64	; 0x40
  400d36:	2007      	movs	r0, #7
  400d38:	f7ff fdb4 	bl	4008a4 <nrf_write_reg_single>
  400d3c:	f7ff feca 	bl	400ad4 <nrf_start_listening>
  400d40:	7bfb      	ldrb	r3, [r7, #15]
  400d42:	4618      	mov	r0, r3
  400d44:	3710      	adds	r7, #16
  400d46:	46bd      	mov	sp, r7
  400d48:	bd80      	pop	{r7, pc}

00400d4a <nrf_is_data_ready>:
  400d4a:	b580      	push	{r7, lr}
  400d4c:	b082      	sub	sp, #8
  400d4e:	af00      	add	r7, sp, #0
  400d50:	f7ff fdd4 	bl	4008fc <nrf_read_status>
  400d54:	4603      	mov	r3, r0
  400d56:	71fb      	strb	r3, [r7, #7]
  400d58:	79fb      	ldrb	r3, [r7, #7]
  400d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400d5e:	2b00      	cmp	r3, #0
  400d60:	d006      	beq.n	400d70 <nrf_is_data_ready+0x26>
  400d62:	f7ff ffbe 	bl	400ce2 <nrf_which_pipe>
  400d66:	4603      	mov	r3, r0
  400d68:	2b07      	cmp	r3, #7
  400d6a:	d001      	beq.n	400d70 <nrf_is_data_ready+0x26>
  400d6c:	2301      	movs	r3, #1
  400d6e:	e000      	b.n	400d72 <nrf_is_data_ready+0x28>
  400d70:	2300      	movs	r3, #0
  400d72:	4618      	mov	r0, r3
  400d74:	3708      	adds	r7, #8
  400d76:	46bd      	mov	sp, r7
  400d78:	bd80      	pop	{r7, pc}
  400d7a:	ffff b580 	vabal.u<illegal width 64>	<illegal reg q13.5>, d31, d0

00400d7c <main>:
  400d7c:	b580      	push	{r7, lr}
  400d7e:	b084      	sub	sp, #16
  400d80:	af00      	add	r7, sp, #0
  400d82:	2202      	movs	r2, #2
  400d84:	2101      	movs	r1, #1
  400d86:	4847      	ldr	r0, [pc, #284]	; (400ea4 <main+0x128>)
  400d88:	f7ff fa74 	bl	400274 <gpio_conf>
  400d8c:	2202      	movs	r2, #2
  400d8e:	2102      	movs	r1, #2
  400d90:	4844      	ldr	r0, [pc, #272]	; (400ea4 <main+0x128>)
  400d92:	f7ff fa6f 	bl	400274 <gpio_conf>
  400d96:	2202      	movs	r2, #2
  400d98:	2104      	movs	r1, #4
  400d9a:	4842      	ldr	r0, [pc, #264]	; (400ea4 <main+0x128>)
  400d9c:	f7ff fa6a 	bl	400274 <gpio_conf>
  400da0:	2202      	movs	r2, #2
  400da2:	2108      	movs	r1, #8
  400da4:	483f      	ldr	r0, [pc, #252]	; (400ea4 <main+0x128>)
  400da6:	f7ff fa65 	bl	400274 <gpio_conf>
  400daa:	220a      	movs	r2, #10
  400dac:	493e      	ldr	r1, [pc, #248]	; (400ea8 <main+0x12c>)
  400dae:	483f      	ldr	r0, [pc, #252]	; (400eac <main+0x130>)
  400db0:	f7ff fc02 	bl	4005b8 <spi_conf>
  400db4:	f7ff fea8 	bl	400b08 <nrf_conf>
  400db8:	2001      	movs	r0, #1
  400dba:	f7ff fe52 	bl	400a62 <nrf_set_mode>
  400dbe:	201f      	movs	r0, #31
  400dc0:	f7ff ff04 	bl	400bcc <nrf_set_channel>
  400dc4:	2001      	movs	r0, #1
  400dc6:	f7ff ff13 	bl	400bf0 <nrf_set_data_rate>
  400dca:	2006      	movs	r0, #6
  400dcc:	f7ff ff39 	bl	400c42 <nrf_set_power_output>
  400dd0:	4a37      	ldr	r2, [pc, #220]	; (400eb0 <main+0x134>)
  400dd2:	f107 0308 	add.w	r3, r7, #8
  400dd6:	e892 0003 	ldmia.w	r2, {r0, r1}
  400dda:	6018      	str	r0, [r3, #0]
  400ddc:	3304      	adds	r3, #4
  400dde:	7019      	strb	r1, [r3, #0]
  400de0:	f107 0108 	add.w	r1, r7, #8
  400de4:	2301      	movs	r3, #1
  400de6:	2205      	movs	r2, #5
  400de8:	2001      	movs	r0, #1
  400dea:	f7ff ff4b 	bl	400c84 <nrf_open_reading_pipe>
  400dee:	f7ff fe71 	bl	400ad4 <nrf_start_listening>
  400df2:	2300      	movs	r3, #0
  400df4:	607b      	str	r3, [r7, #4]
  400df6:	bf00      	nop
  400df8:	f7ff ffa7 	bl	400d4a <nrf_is_data_ready>
  400dfc:	4603      	mov	r3, r0
  400dfe:	2b00      	cmp	r3, #0
  400e00:	d0fa      	beq.n	400df8 <main+0x7c>
  400e02:	2300      	movs	r3, #0
  400e04:	70fb      	strb	r3, [r7, #3]
  400e06:	1cfb      	adds	r3, r7, #3
  400e08:	4618      	mov	r0, r3
  400e0a:	f7ff ff7b 	bl	400d04 <nrf_receive_packet>
  400e0e:	4603      	mov	r3, r0
  400e10:	73fb      	strb	r3, [r7, #15]
  400e12:	7bfb      	ldrb	r3, [r7, #15]
  400e14:	4618      	mov	r0, r3
  400e16:	f7ff fd8d 	bl	400934 <nrf_rx_pipe_size>
  400e1a:	78fb      	ldrb	r3, [r7, #3]
  400e1c:	461a      	mov	r2, r3
  400e1e:	4b25      	ldr	r3, [pc, #148]	; (400eb4 <main+0x138>)
  400e20:	5c9b      	ldrb	r3, [r3, r2]
  400e22:	2b31      	cmp	r3, #49	; 0x31
  400e24:	d104      	bne.n	400e30 <main+0xb4>
  400e26:	793b      	ldrb	r3, [r7, #4]
  400e28:	f1c3 0301 	rsb	r3, r3, #1
  400e2c:	b2db      	uxtb	r3, r3
  400e2e:	713b      	strb	r3, [r7, #4]
  400e30:	78fb      	ldrb	r3, [r7, #3]
  400e32:	461a      	mov	r2, r3
  400e34:	4b1f      	ldr	r3, [pc, #124]	; (400eb4 <main+0x138>)
  400e36:	5c9b      	ldrb	r3, [r3, r2]
  400e38:	2b32      	cmp	r3, #50	; 0x32
  400e3a:	d104      	bne.n	400e46 <main+0xca>
  400e3c:	797b      	ldrb	r3, [r7, #5]
  400e3e:	f1c3 0301 	rsb	r3, r3, #1
  400e42:	b2db      	uxtb	r3, r3
  400e44:	717b      	strb	r3, [r7, #5]
  400e46:	78fb      	ldrb	r3, [r7, #3]
  400e48:	461a      	mov	r2, r3
  400e4a:	4b1a      	ldr	r3, [pc, #104]	; (400eb4 <main+0x138>)
  400e4c:	5c9b      	ldrb	r3, [r3, r2]
  400e4e:	2b33      	cmp	r3, #51	; 0x33
  400e50:	d104      	bne.n	400e5c <main+0xe0>
  400e52:	79bb      	ldrb	r3, [r7, #6]
  400e54:	f1c3 0301 	rsb	r3, r3, #1
  400e58:	b2db      	uxtb	r3, r3
  400e5a:	71bb      	strb	r3, [r7, #6]
  400e5c:	78fb      	ldrb	r3, [r7, #3]
  400e5e:	461a      	mov	r2, r3
  400e60:	4b14      	ldr	r3, [pc, #80]	; (400eb4 <main+0x138>)
  400e62:	5c9b      	ldrb	r3, [r3, r2]
  400e64:	2b34      	cmp	r3, #52	; 0x34
  400e66:	d104      	bne.n	400e72 <main+0xf6>
  400e68:	79fb      	ldrb	r3, [r7, #7]
  400e6a:	f1c3 0301 	rsb	r3, r3, #1
  400e6e:	b2db      	uxtb	r3, r3
  400e70:	71fb      	strb	r3, [r7, #7]
  400e72:	793b      	ldrb	r3, [r7, #4]
  400e74:	461a      	mov	r2, r3
  400e76:	2101      	movs	r1, #1
  400e78:	480a      	ldr	r0, [pc, #40]	; (400ea4 <main+0x128>)
  400e7a:	f7ff fb4f 	bl	40051c <gpio_write>
  400e7e:	797b      	ldrb	r3, [r7, #5]
  400e80:	461a      	mov	r2, r3
  400e82:	2102      	movs	r1, #2
  400e84:	4807      	ldr	r0, [pc, #28]	; (400ea4 <main+0x128>)
  400e86:	f7ff fb49 	bl	40051c <gpio_write>
  400e8a:	79bb      	ldrb	r3, [r7, #6]
  400e8c:	461a      	mov	r2, r3
  400e8e:	2104      	movs	r1, #4
  400e90:	4804      	ldr	r0, [pc, #16]	; (400ea4 <main+0x128>)
  400e92:	f7ff fb43 	bl	40051c <gpio_write>
  400e96:	79fb      	ldrb	r3, [r7, #7]
  400e98:	461a      	mov	r2, r3
  400e9a:	2108      	movs	r1, #8
  400e9c:	4801      	ldr	r0, [pc, #4]	; (400ea4 <main+0x128>)
  400e9e:	f7ff fb3d 	bl	40051c <gpio_write>
  400ea2:	e7a8      	b.n	400df6 <main+0x7a>
  400ea4:	400e1000 	andmi	r1, lr, r0
  400ea8:	000f4240 	andeq	r4, pc, r0, asr #4
  400eac:	40008000 	andmi	r8, r0, r0
  400eb0:	00400eb8 	strheq	r0, [r0], #-232	; 0xffffff18
  400eb4:	20400004 	subcs	r0, r0, r4
  400eb8:	03020100 	movweq	r0, #8448	; 0x2100
  400ebc:	ffffff04 			; <UNDEFINED> instruction: 0xffffff04

Disassembly of section .init:

00400ec0 <_init>:
  400ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400ec2:	bf00      	nop

Disassembly of section .fini:

00400ec4 <_fini>:
  400ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400ec6:	bf00      	nop

Disassembly of section .bss:

20400000 <_bss>:
20400000:	00000000 	andeq	r0, r0, r0

20400004 <nrf_rx_buf>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002d41 	andeq	r2, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000023 	andeq	r0, r0, r3, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412080a 	ldreq	r0, [r2], #-2058	; 0xfffff7f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011c011a 	tsteq	ip, sl, lsl r1
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__top_flash+0xad0d24>
   4:	74412820 	strbvc	r2, [r1], #-2080	; 0xfffff7e0
   8:	206c656d 	rsbcs	r6, ip, sp, ror #10
   c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  10:	35203a64 	strcc	r3, [r0, #-2660]!	; 0xfffff59c
  14:	20293830 	eorcs	r3, r9, r0, lsr r8
  18:	2e332e36 	mrccs	14, 1, r2, cr3, cr6, {1}
  1c:	30322031 	eorscc	r2, r2, r1, lsr r0
  20:	36303731 			; <UNDEFINED> instruction: 0x36303731
  24:	28203032 	stmdacs	r0!, {r1, r4, r5, ip, sp}
  28:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  2c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  30:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  34:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
  38:	64646562 	strbtvs	r6, [r4], #-1378	; 0xfffffa9e
  3c:	362d6465 	strtcc	r6, [sp], -r5, ror #8
  40:	6172622d 	cmnvs	r2, sp, lsr #4
  44:	2068636e 	rsbcs	r6, r8, lr, ror #6
  48:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  4c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  50:	39343220 	ldmdbcc	r4!, {r5, r9, ip, sp}
  54:	5d373334 	ldcpl	3, cr3, [r7, #-208]!	; 0xffffff30
	...
