/*
 * Data version: 000000_000000
 *
 * Copyright (C) 2017-2023, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef SOC_AM6_CLK_IDS_H
#define SOC_AM6_CLK_IDS_H

#define CLK_AM6_GLUELOGIC_LFOSC_CLK_BUS_OUT 1
#define CLK_AM6_BOARD_0_HFOSC1_CLK_OUT 2
#define CLK_AM6_BOARD_0_BUS_MCU_CPTS_RFT_CLK_OUT 3
#define CLK_AM6_BOARD_0_BUS_MCU_EXT_REFCLK0_OUT 4
#define CLK_AM6_BOARD_0_BUS_MCU_OSPI0DQS_OUT 5
#define CLK_AM6_BOARD_0_BUS_MCU_RGMII1_RCLK_OUT 6
#define CLK_AM6_BOARD_0_BUS_MCU_RGMII1_TCLK_OUT 7
#define CLK_AM6_BOARD_0_BUS_MCU_RMII1_REFCLK_OUT 8
#define CLK_AM6_BOARD_0_BUS_MCU_SPI0CLK_OUT 9
#define CLK_AM6_BOARD_0_BUS_MCU_SPI1CLK_OUT 10
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_OSC0_CLK 11
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_12P5M_CLK 12
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_WKUP_RCOSC_32K_CLK 13
#define CLK_AM6_SPI_MCU_0_BUS_IO_CLKSPIO_CLK 14
#define CLK_AM6_SPI_MCU_1_BUS_IO_CLKSPIO_CLK 15
#define CLK_AM6_SPI_MCU_2_BUS_IO_CLKSPIO_CLK 16
#define CLK_AM6_HFOSC_SEL_BUS_OUT0 17
#define CLK_AM6_HFOSC_SEL_BUS_OUT1 18
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_DCOCLKLDO_CLK 19
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_DCC_CLK 20
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK_DIV 21
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK_AON 22
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_CLKOUT_CLK 23
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK_DIV 24
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK_AON 25
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT1_CLK 26
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK_DIV 27
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK_AON 28
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT2_CLK 29
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK_DIV 30
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK_AON 31
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT3_CLK 32
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK_DIV 33
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK_AON 34
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_0_BUS_HSDIV_CLKOUT4_CLK 35
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_DCOCLKLDO_CLK 36
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_DCC_CLK 37
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK_DIV 38
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK_AON 39
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_CLKOUT_CLK 40
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK_DIV 41
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK_AON 42
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT1_CLK 43
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK_DIV 44
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK_AON 45
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT2_CLK 46
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK_DIV 47
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK_AON 48
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT3_CLK 49
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK_DIV 50
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK_AON 51
#define CLK_AM6_ADPLLM_HSDIV_WRAP_MCU_1_BUS_HSDIV_CLKOUT4_CLK 52
#define CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_SYSCLKOUT_CLK 53
#define CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV1_CLK_CLK 54
#define CLK_AM6_MCU_WWD_CLKSEL_BUS_OUT0 55
#define CLK_AM6_MCU_WWD_CLKSEL_BUS_OUT1 56
#define CLK_AM6_MCU_MCAN_CLKSEL_BUS_OUT0 57
#define CLK_AM6_MCU_MCAN_CLKSEL_BUS_OUT1 58
#define CLK_AM6_MCU_RMII_REFCLK_MUX_BUS_OUT0 59
#define CLK_AM6_MCU_TIMER_CLKSEL_BUS_OUT0 60
#define CLK_AM6_MCU_TIMER_CLKSEL_BUS_OUT1 61
#define CLK_AM6_MCU_TIMER_CLKSEL_BUS_OUT2 62
#define CLK_AM6_MCU_TIMER_CLKSEL_BUS_OUT3 63
#define CLK_AM6_MCU_USART_FCLKSEL_BUS_OUT0 64
#define CLK_AM6_WKUP_I2C_PICLK_SEL_BUS_OUT0 65
#define CLK_AM6_WKUP_GPIO_CLKMUX_BUS_OUT0 66
#define CLK_AM6_WKUPUSART_CLK_SEL_BUS_OUT0 67
#define CLK_AM6_MCU_ADC_CLKSEL_BUS_OUT0 68
#define CLK_AM6_MCU_ADC_CLKSEL_BUS_OUT1 69
#define CLK_AM6_MCU_R5_CPU_CLOCK_MUX_BUS_OUT0 70
#define CLK_AM6_MCU_R5_CPU_CLOCK_MUX_BUS_OUT1 71
#define CLK_AM6_MCU_R5_PHASE_MUX_BUS_OUT0 72
#define CLK_AM6_MCU_R5_PHASE_MUX_BUS_OUT1 73
#define CLK_AM6_WKUP_USART_MCUPLLBYPASS_CLKSEL_BUS_OUT0 74
#define CLK_AM6_HFOSC_SEL_BUS_OUT2 75
#define CLK_AM6_HFOSC_SEL_BUS_OUT3 76
#define CLK_AM6_HFOSC_SEL_BUS_OUT4 77
#define CLK_AM6_HFOSC_SEL_BUS_OUT6 78
#define CLK_AM6_HFOSC_SEL_BUS_OUT7 79
#define CLK_AM6_USB0_PIPE3_CLK_SEL_DIV_BUS_WKUP_RCOSC_12P5M_CLK 80
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_DCOCLKLDO_CLK 81
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK_DIV 82
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK_AON 83
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUT_CLK 84
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK_DIV 85
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK_AON 86
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT1_CLK 87
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK_DIV 88
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK_AON 89
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT2_CLK 90
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK_DIV 91
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK_AON 92
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT3_CLK 93
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK_DIV 94
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK_AON 95
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_HSDIV_CLKOUT4_CLK 96
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_DCOCLKLDO_CLK 97
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK_DIV 98
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUTLDO_CLK 99
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK_AON 100
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_1_BUS_CLKOUT_CLK 101
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_DCOCLKLDO_CLK 102
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK_DIV 103
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK_AON 104
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUT_CLK 105
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_DCOCLKLDO_CLK 106
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK_DIV 107
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK_AON 108
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUT_CLK 109
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_DCOCLKLDO_CLK 110
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_DCC_CLK 111
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK_DIV 112
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK_AON 113
#define CLK_AM6_ADPLLM_WRAP_MAIN_6_BUS_CLKOUT_CLK 114
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_DCOCLKLDO_CLK 115
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_DCC_CLK 116
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK_DIV 117
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK_AON 118
#define CLK_AM6_ADPLLM_WRAP_MAIN_7_BUS_CLKOUT_CLK 119
#define CLK_AM6_BOARD_0_BUS_CCDC0_PCLK_OUT 120
#define CLK_AM6_BOARD_0_BUS_CPTS_RFT_CLK_OUT 121
#define CLK_AM6_BOARD_0_BUS_DSS0EXTPCLKIN_OUT 122
#define CLK_AM6_BOARD_0_BUS_EXT_REFCLK1_OUT 123
#define CLK_AM6_BOARD_0_BUS_GPMCCLK_OUT 124
#define CLK_AM6_BOARD_0_BUS_MCASP0ACLKR_OUT 125
#define CLK_AM6_BOARD_0_BUS_MCASP0ACLKX_OUT 126
#define CLK_AM6_BOARD_0_BUS_MCASP0AHCLKR_OUT 127
#define CLK_AM6_BOARD_0_BUS_MCASP0AHCLKX_OUT 128
#define CLK_AM6_BOARD_0_BUS_MCASP1ACLKR_OUT 129
#define CLK_AM6_BOARD_0_BUS_MCASP1ACLKX_OUT 130
#define CLK_AM6_BOARD_0_BUS_MCASP1AHCLKR_OUT 131
#define CLK_AM6_BOARD_0_BUS_MCASP1AHCLKX_OUT 132
#define CLK_AM6_BOARD_0_BUS_MCASP2ACLKR_OUT 133
#define CLK_AM6_BOARD_0_BUS_MCASP2ACLKX_OUT 134
#define CLK_AM6_BOARD_0_BUS_MCASP2AHCLKR_OUT 135
#define CLK_AM6_BOARD_0_BUS_MCASP2AHCLKX_OUT 136
#define CLK_AM6_BOARD_0_BUS_MCU_OSPI1DQS_OUT 137
#define CLK_AM6_BOARD_0_BUS_PRG0_RGMII1_RCLK_OUT 138
#define CLK_AM6_BOARD_0_BUS_PRG0_RGMII1_TCLK_OUT 139
#define CLK_AM6_BOARD_0_BUS_PRG0_RGMII2_RCLK_OUT 140
#define CLK_AM6_BOARD_0_BUS_PRG0_RGMII2_TCLK_OUT 141
#define CLK_AM6_BOARD_0_BUS_PRG1_RGMII1_RCLK_OUT 142
#define CLK_AM6_BOARD_0_BUS_PRG1_RGMII1_TCLK_OUT 143
#define CLK_AM6_BOARD_0_BUS_PRG1_RGMII2_RCLK_OUT 144
#define CLK_AM6_BOARD_0_BUS_PRG1_RGMII2_TCLK_OUT 145
#define CLK_AM6_BOARD_0_BUS_PRG2_RGMII1_RCLK_OUT 146
#define CLK_AM6_BOARD_0_BUS_PRG2_RGMII1_TCLK_OUT 147
#define CLK_AM6_BOARD_0_BUS_PRG2_RGMII2_RCLK_OUT 148
#define CLK_AM6_BOARD_0_BUS_PRG2_RGMII2_TCLK_OUT 149
#define CLK_AM6_BOARD_0_BUS_SPI0CLK_OUT 150
#define CLK_AM6_BOARD_0_BUS_SPI1CLK_OUT 151
#define CLK_AM6_BOARD_0_BUS_SPI2CLK_OUT 152
#define CLK_AM6_BOARD_0_BUS_SPI3CLK_OUT 153
#define CLK_AM6_BOARD_0_BUS_WKUP_TCK_OUT 154
#define CLK_AM6_DEBUGSS_DIV_BUS_OUT0 155
#define CLK_AM6_DSS_BUS_OUT0 156
#define CLK_AM6_DSS_BUS_OUT1 157
#define CLK_AM6_DSS_DPI1_BUS_OUT0 158
#define CLK_AM6_FSS_MCU_0_OSPI_0_BUS_OSPI_OCLK_CLK 159
#define CLK_AM6_FSS_MCU_0_OSPI_1_BUS_OSPI_OCLK_CLK 160
#define CLK_AM6_GPMC_MAIN_0_BUS_PO_GPMC_DEV_CLK 161
#define CLK_AM6_ICSS_G_MAIN_2_BUS_WIZ0_TX_MST_CLK 162
#define CLK_AM6_ICSS_G_MAIN_2_BUS_WIZ1_TX_MST_CLK 163
#define CLK_AM6_K3_DSS_UL_MAIN_0_BUS_DPI_1_OUT_CLK 164
#define CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_SYSCLKOUT_CLK 165
#define CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV1_CLK_CLK 166
#define CLK_AM6_MAIN_USART_DIV_BUS_OUT0 167
#define CLK_AM6_MAIN_USART_DIV_BUS_OUT1 168
#define CLK_AM6_MAIN_USART_DIV_BUS_OUT2 169
#define CLK_AM6_MAIN_WWD_CLKSEL_BUS_OUT0 170
#define CLK_AM6_MAIN_WWD_CLKSEL_BUS_OUT1 171
#define CLK_AM6_MAIN_WWD_CLKSEL_BUS_OUT2 172
#define CLK_AM6_MAIN_WWD_CLKSEL_BUS_OUT3 173
#define CLK_AM6_MCASP_ARM1_PLL_DIV_BUS_OUT0 174
#define CLK_AM6_MCASP_ARM1_PLL_DIV_BUS_OUT1 175
#define CLK_AM6_MCASP_ARM1_PLL_DIV_BUS_OUT2 176
#define CLK_AM6_MCU_OSPI_REFCLKSEL_BUS_OUT0 177
#define CLK_AM6_MCU_OSPI_REFCLKSEL_BUS_OUT1 178
#define CLK_AM6_MCU_CLKOUT_MUX_BUS_OUT0 179
#define CLK_AM6_MCU_OBSCLK_BUS_OUT0 180
#define CLK_AM6_MCU_OBSCLK_DIV_BUS_OUT0 181
#define CLK_AM6_MCU_OSPI0_ICLK_SEL_BUS_OUT0 182
#define CLK_AM6_MCU_OSPI1_ICLK_SEL_BUS_OUT0 183
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF2_0 184
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF3_0 185
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF4_0 186
#define CLK_AM6_NAVSS256L_MAIN_0_BUS_CPTS0_GENF5_0 187
#define CLK_AM6_PCIE_G3X2_MAIN_0_BUS_PCIE_TXR0_CLK 188
#define CLK_AM6_PCIE_G3X2_MAIN_0_BUS_PCIE_TXR1_CLK 189
#define CLK_AM6_PCIE_G3X2_MAIN_1_BUS_PCIE_TXR0_CLK 190
#define CLK_AM6_SERDES_CLKSEL_BUS_OUT0 191
#define CLK_AM6_SERDES_CLKSEL_BUS_OUT1 192
#define CLK_AM6_SPI_MAIN_0_BUS_IO_CLKSPIO_CLK 193
#define CLK_AM6_SPI_MAIN_1_BUS_IO_CLKSPIO_CLK 194
#define CLK_AM6_SPI_MAIN_2_BUS_IO_CLKSPIO_CLK 195
#define CLK_AM6_SPI_MAIN_3_BUS_IO_CLKSPIO_CLK 196
#define CLK_AM6_SPI_MAIN_4_BUS_IO_CLKSPIO_CLK 197
#define CLK_AM6_USB_REF_BUS_OUT0 198
#define CLK_AM6_USB_REF_BUS_OUT1 199
#define CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_RXCLK 200
#define CLK_AM6_WIZ8B2M4VSB_MAIN_0_BUS_LN0_TXCLK 201
#define CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_RXCLK 202
#define CLK_AM6_WIZ8B2M4VSB_MAIN_1_BUS_LN0_TXCLK 203
#define CLK_AM6_GTC_CLK_BUS_OUT0 204
#define CLK_AM6_ICSS_IEP_CLK_BUS_OUT0 205
#define CLK_AM6_ICSS_IEP_CLK_BUS_OUT1 206
#define CLK_AM6_ICSS_IEP_CLK_BUS_OUT2 207
#define CLK_AM6_USB0_PIPE3_CLK_SEL_BUS_OUT0 208
#define CLK_AM6_XREF_SEL_BUS_OUT0 209
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_DCOCLKLDO_CLK 210
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK_DIV 211
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK_AON 212
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUT_CLK 213
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK_DIV 214
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK_AON 215
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT1_CLK 216
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK_DIV 217
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK_AON 218
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT2_CLK 219
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT3_CLK_DIV 220
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT3_CLK_AON 221
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT3_CLK 222
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK_DIV 223
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK_AON 224
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_HSDIV_CLKOUT4_CLK 225
#define CLK_AM6_MCASP0_AUXCLK_SEL_BUS_OUT0 226
#define CLK_AM6_MCASP1_AUXCLK_SEL_BUS_OUT0 227
#define CLK_AM6_MCASP2_AUXCLK_SEL_BUS_OUT0 228
#define CLK_AM6_OBSCLK_BUS_OUT0 229
#define CLK_AM6_OBSCLK_DIV_BUS_OUT0 230
#define CLK_AM6_GPMC_FCLK_MUX_BUS_OUT0 231
#define CLK_AM6_ICSSG_CORE_CLK_BUS_OUT0 232
#define CLK_AM6_ICSSG_CORE_CLK_BUS_OUT1 233
#define CLK_AM6_ICSSG_CORE_CLK_BUS_OUT2 234
#define CLK_AM6_TIMER_MUX_BUS_OUT0 235
#define CLK_AM6_TIMER_MUX_BUS_OUT1 236
#define CLK_AM6_TIMER_MUX_BUS_OUT10 237
#define CLK_AM6_TIMER_MUX_BUS_OUT11 238
#define CLK_AM6_TIMER_MUX_BUS_OUT2 239
#define CLK_AM6_TIMER_MUX_BUS_OUT3 240
#define CLK_AM6_TIMER_MUX_BUS_OUT4 241
#define CLK_AM6_TIMER_MUX_BUS_OUT5 242
#define CLK_AM6_TIMER_MUX_BUS_OUT6 243
#define CLK_AM6_TIMER_MUX_BUS_OUT7 244
#define CLK_AM6_TIMER_MUX_BUS_OUT8 245
#define CLK_AM6_TIMER_MUX_BUS_OUT9 246
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_0_BUS_CLKOUTLDO_CLK 247
#define CLK_AM6_ADPLLLJM_HSDIV_WRAP_MAIN_2_BUS_CLKOUTLDO_CLK 248
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_3_BUS_CLKOUTLDO_CLK 249
#define CLK_AM6_ADPLLLJM_WRAP_MAIN_4_BUS_CLKOUTLDO_CLK 250
#define CLK_AM6_K3_PLL_CTRL_WRAP_MAIN_0_BUS_CHIP_DIV24_CLK_CLK 251
#define CLK_AM6_K3_PLL_CTRL_WRAP_WKUP_0_BUS_CHIP_DIV24_CLK_CLK 252
#define CLK_AM6_MX_WAKEUP_GS80_WKUP_0_BUS_PRG_MCU_EFUSE_CLK 253

#endif /* SOC_AM6_CLK_IDS_H */
