Project Information                           f:\files\freezing-cpu\mux3_1.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/29/2021 14:44:30

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


MUX3_1


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

mux3_1    EPM7032LC44-6    26       8        0      8       0           25 %

User Pins:                 26       8        0  



Device-Specific Information:                  f:\files\freezing-cpu\mux3_1.rpt
mux3_1

***** Logic for device 'mux3_1' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:                  f:\files\freezing-cpu\mux3_1.rpt
mux3_1

** ERROR SUMMARY **

Info: Chip 'mux3_1' in device 'EPM7032LC44-6' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
              F  F                             
              E  E              R  R           
              N  N              A  A           
              2  2              M  M     D  D  
              O  O  S           O  O     B  B  
              U  U  W  V  G  G  U  U  G  U  U  
              T  T  _  C  N  N  T  T  N  S  S  
              7  6  B  C  D  D  5  4  D  6  7  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
  INBUS0 |  7                                39 | FEN2OUT1 
  INBUS1 |  8                                38 | FEN2OUT0 
  INBUS2 |  9                                37 | RAMOUT6 
     GND | 10                                36 | RAMOUT7 
  INBUS3 | 11                                35 | VCC 
  INBUS4 | 12         EPM7032LC44-6          34 | DBUS1 
  INBUS5 | 13                                33 | DBUS2 
  INBUS6 | 14                                32 | FEN2OUT5 
     VCC | 15                                31 | DBUS3 
  INBUS7 | 16                                30 | GND 
   RAM_B | 17                                29 | FEN2OUT4 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              R  R  R  R  G  V  D  F  D  F  D  
              A  A  A  A  N  C  B  E  B  E  B  
              M  M  M  M  D  C  U  N  U  N  U  
              O  O  O  O        S  2  S  2  S  
              U  U  U  U        0  O  5  O  4  
              T  T  T  T           U     U     
              0  1  2  3           T     T     
                                   2     3     


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  f:\files\freezing-cpu\mux3_1.rpt
mux3_1

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)  16/16(100%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     8/16( 50%)  16/16(100%)   0/16(  0%)  26/36( 72%) 


Total dedicated input pins used:                 2/4      ( 50%)
Total I/O pins used:                            32/32     (100%)
Total logic cells used:                          8/32     ( 25%)
Total shareable expanders used:                  0/32     (  0%)
Total Turbo logic cells used:                    8/32     ( 25%)
Total shareable expanders not available (n/a):   0/32     (  0%)
Average fan-in:                                  5.00
Total fan-in:                                    40

Total input pins required:                      26
Total output pins required:                      8
Total bidirectional pins required:               0
Total logic cells required:                      8
Total flipflops required:                        0
Total product terms required:                   24
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  32   (  0%)



Device-Specific Information:                  f:\files\freezing-cpu\mux3_1.rpt
mux3_1

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  38   (20)  (B)      INPUT               0      0   0    0    0    1    0  FEN2OUT0
  39   (19)  (B)      INPUT               0      0   0    0    0    1    0  FEN2OUT1
  25   (31)  (B)      INPUT               0      0   0    0    0    1    0  FEN2OUT2
  27   (29)  (B)      INPUT               0      0   0    0    0    1    0  FEN2OUT3
  29   (27)  (B)      INPUT               0      0   0    0    0    1    0  FEN2OUT4
  32   (25)  (B)      INPUT               0      0   0    0    0    1    0  FEN2OUT5
   5    (2)  (A)      INPUT               0      0   0    0    0    1    0  FEN2OUT6
   6    (3)  (A)      INPUT               0      0   0    0    0    1    0  FEN2OUT7
   7    (4)  (A)      INPUT               0      0   0    0    0    1    0  INBUS0
   8    (5)  (A)      INPUT               0      0   0    0    0    1    0  INBUS1
   9    (6)  (A)      INPUT               0      0   0    0    0    1    0  INBUS2
  11    (7)  (A)      INPUT               0      0   0    0    0    1    0  INBUS3
  12    (8)  (A)      INPUT               0      0   0    0    0    1    0  INBUS4
  13    (9)  (A)      INPUT               0      0   0    0    0    1    0  INBUS5
  14   (10)  (A)      INPUT               0      0   0    0    0    1    0  INBUS6
  16   (11)  (A)      INPUT               0      0   0    0    0    1    0  INBUS7
  17   (12)  (A)      INPUT               0      0   0    0    0    8    0  RAM_B
  18   (13)  (A)      INPUT               0      0   0    0    0    1    0  RAMOUT0
  19   (14)  (A)      INPUT               0      0   0    0    0    1    0  RAMOUT1
  20   (15)  (A)      INPUT               0      0   0    0    0    1    0  RAMOUT2
  21   (16)  (A)      INPUT               0      0   0    0    0    1    0  RAMOUT3
  43      -   -       INPUT               0      0   0    0    0    1    0  RAMOUT4
  44      -   -       INPUT               0      0   0    0    0    1    0  RAMOUT5
  37   (21)  (B)      INPUT               0      0   0    0    0    1    0  RAMOUT6
  36   (22)  (B)      INPUT               0      0   0    0    0    1    0  RAMOUT7
   4    (1)  (A)      INPUT               0      0   0    0    0    8    0  SW_B


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  f:\files\freezing-cpu\mux3_1.rpt
mux3_1

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  24     32    B     OUTPUT      t        0      0   0    5    0    0    0  DBUS0
  34     23    B     OUTPUT      t        0      0   0    5    0    0    0  DBUS1
  33     24    B     OUTPUT      t        0      0   0    5    0    0    0  DBUS2
  31     26    B     OUTPUT      t        0      0   0    5    0    0    0  DBUS3
  28     28    B     OUTPUT      t        0      0   0    5    0    0    0  DBUS4
  26     30    B     OUTPUT      t        0      0   0    5    0    0    0  DBUS5
  41     17    B     OUTPUT      t        0      0   0    5    0    0    0  DBUS6
  40     18    B     OUTPUT      t        0      0   0    5    0    0    0  DBUS7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  f:\files\freezing-cpu\mux3_1.rpt
mux3_1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                         Logic cells placed in LAB 'B'
        +--------------- LC32 DBUS0
        | +------------- LC23 DBUS1
        | | +----------- LC24 DBUS2
        | | | +--------- LC26 DBUS3
        | | | | +------- LC28 DBUS4
        | | | | | +----- LC30 DBUS5
        | | | | | | +--- LC17 DBUS6
        | | | | | | | +- LC18 DBUS7
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | A B |     Logic cells that feed LAB 'B':

Pin
38   -> * - - - - - - - | - * | <-- FEN2OUT0
39   -> - * - - - - - - | - * | <-- FEN2OUT1
25   -> - - * - - - - - | - * | <-- FEN2OUT2
27   -> - - - * - - - - | - * | <-- FEN2OUT3
29   -> - - - - * - - - | - * | <-- FEN2OUT4
32   -> - - - - - * - - | - * | <-- FEN2OUT5
5    -> - - - - - - * - | - * | <-- FEN2OUT6
6    -> - - - - - - - * | - * | <-- FEN2OUT7
7    -> * - - - - - - - | - * | <-- INBUS0
8    -> - * - - - - - - | - * | <-- INBUS1
9    -> - - * - - - - - | - * | <-- INBUS2
11   -> - - - * - - - - | - * | <-- INBUS3
12   -> - - - - * - - - | - * | <-- INBUS4
13   -> - - - - - * - - | - * | <-- INBUS5
14   -> - - - - - - * - | - * | <-- INBUS6
16   -> - - - - - - - * | - * | <-- INBUS7
17   -> * * * * * * * * | - * | <-- RAM_B
18   -> * - - - - - - - | - * | <-- RAMOUT0
19   -> - * - - - - - - | - * | <-- RAMOUT1
20   -> - - * - - - - - | - * | <-- RAMOUT2
21   -> - - - * - - - - | - * | <-- RAMOUT3
43   -> - - - - * - - - | - * | <-- RAMOUT4
44   -> - - - - - * - - | - * | <-- RAMOUT5
37   -> - - - - - - * - | - * | <-- RAMOUT6
36   -> - - - - - - - * | - * | <-- RAMOUT7
4    -> * * * * * * * * | - * | <-- SW_B


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  f:\files\freezing-cpu\mux3_1.rpt
mux3_1

** EQUATIONS **

FEN2OUT0 : INPUT;
FEN2OUT1 : INPUT;
FEN2OUT2 : INPUT;
FEN2OUT3 : INPUT;
FEN2OUT4 : INPUT;
FEN2OUT5 : INPUT;
FEN2OUT6 : INPUT;
FEN2OUT7 : INPUT;
INBUS0   : INPUT;
INBUS1   : INPUT;
INBUS2   : INPUT;
INBUS3   : INPUT;
INBUS4   : INPUT;
INBUS5   : INPUT;
INBUS6   : INPUT;
INBUS7   : INPUT;
RAM_B    : INPUT;
RAMOUT0  : INPUT;
RAMOUT1  : INPUT;
RAMOUT2  : INPUT;
RAMOUT3  : INPUT;
RAMOUT4  : INPUT;
RAMOUT5  : INPUT;
RAMOUT6  : INPUT;
RAMOUT7  : INPUT;
SW_B     : INPUT;

-- Node name is 'DBUS0' 
-- Equation name is 'DBUS0', location is LC032, type is output.
 DBUS0   = LCELL( _EQ001 $  GND);
  _EQ001 =  FEN2OUT0 &  RAM_B &  SW_B
         # !RAM_B &  RAMOUT0 &  SW_B
         #  INBUS0 & !SW_B;

-- Node name is 'DBUS1' 
-- Equation name is 'DBUS1', location is LC023, type is output.
 DBUS1   = LCELL( _EQ002 $  GND);
  _EQ002 =  FEN2OUT1 &  RAM_B &  SW_B
         # !RAM_B &  RAMOUT1 &  SW_B
         #  INBUS1 & !SW_B;

-- Node name is 'DBUS2' 
-- Equation name is 'DBUS2', location is LC024, type is output.
 DBUS2   = LCELL( _EQ003 $  GND);
  _EQ003 =  FEN2OUT2 &  RAM_B &  SW_B
         # !RAM_B &  RAMOUT2 &  SW_B
         #  INBUS2 & !SW_B;

-- Node name is 'DBUS3' 
-- Equation name is 'DBUS3', location is LC026, type is output.
 DBUS3   = LCELL( _EQ004 $  GND);
  _EQ004 =  FEN2OUT3 &  RAM_B &  SW_B
         # !RAM_B &  RAMOUT3 &  SW_B
         #  INBUS3 & !SW_B;

-- Node name is 'DBUS4' 
-- Equation name is 'DBUS4', location is LC028, type is output.
 DBUS4   = LCELL( _EQ005 $  GND);
  _EQ005 =  FEN2OUT4 &  RAM_B &  SW_B
         # !RAM_B &  RAMOUT4 &  SW_B
         #  INBUS4 & !SW_B;

-- Node name is 'DBUS5' 
-- Equation name is 'DBUS5', location is LC030, type is output.
 DBUS5   = LCELL( _EQ006 $  GND);
  _EQ006 =  FEN2OUT5 &  RAM_B &  SW_B
         # !RAM_B &  RAMOUT5 &  SW_B
         #  INBUS5 & !SW_B;

-- Node name is 'DBUS6' 
-- Equation name is 'DBUS6', location is LC017, type is output.
 DBUS6   = LCELL( _EQ007 $  GND);
  _EQ007 =  FEN2OUT6 &  RAM_B &  SW_B
         # !RAM_B &  RAMOUT6 &  SW_B
         #  INBUS6 & !SW_B;

-- Node name is 'DBUS7' 
-- Equation name is 'DBUS7', location is LC018, type is output.
 DBUS7   = LCELL( _EQ008 $  GND);
  _EQ008 =  FEN2OUT7 &  RAM_B &  SW_B
         # !RAM_B &  RAMOUT7 &  SW_B
         #  INBUS7 & !SW_B;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                           f:\files\freezing-cpu\mux3_1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,487K
