
Smart-LCD_SW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000196  00800100  000038d8  0000396c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000038d8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000106  00800296  00800296  00003b02  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00003b02  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003b60  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003b8  00000000  00000000  00003ba0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00006645  00000000  00000000  00003f58  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001a9a  00000000  00000000  0000a59d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00005139  00000000  00000000  0000c037  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000013b8  00000000  00000000  00011170  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00014626  00000000  00000000  00012528  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000062d2  00000000  00000000  00026b4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000328  00000000  00000000  0002ce20  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00001c8b  00000000  00000000  0002d148  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	be c3       	rjmp	.+1916   	; 0x77e <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 11 08 	jmp	0x1022	; 0x1022 <__vector_1>
       8:	0c 94 34 08 	jmp	0x1068	; 0x1068 <__vector_2>
       c:	0c 94 57 08 	jmp	0x10ae	; 0x10ae <__vector_3>
      10:	0c 94 7a 08 	jmp	0x10f4	; 0x10f4 <__vector_4>
      14:	0c 94 9d 08 	jmp	0x113a	; 0x113a <__vector_5>
      18:	0c 94 c0 08 	jmp	0x1180	; 0x1180 <__vector_6>
      1c:	0c 94 e3 08 	jmp	0x11c6	; 0x11c6 <__vector_7>
      20:	0c 94 06 09 	jmp	0x120c	; 0x120c <__vector_8>
      24:	0c 94 29 09 	jmp	0x1252	; 0x1252 <__vector_9>
      28:	0c 94 4c 09 	jmp	0x1298	; 0x1298 <__vector_10>
      2c:	0c 94 6f 09 	jmp	0x12de	; 0x12de <__vector_11>
      30:	0c 94 92 09 	jmp	0x1324	; 0x1324 <__vector_12>
      34:	0c 94 b5 09 	jmp	0x136a	; 0x136a <__vector_13>
      38:	0c 94 da 09 	jmp	0x13b4	; 0x13b4 <__vector_14>
      3c:	0c 94 fd 09 	jmp	0x13fa	; 0x13fa <__vector_15>
      40:	0c 94 20 0a 	jmp	0x1440	; 0x1440 <__vector_16>
      44:	0c 94 43 0a 	jmp	0x1486	; 0x1486 <__vector_17>
      48:	0c 94 66 0a 	jmp	0x14cc	; 0x14cc <__vector_18>
      4c:	0c 94 89 0a 	jmp	0x1512	; 0x1512 <__vector_19>
      50:	0c 94 ac 0a 	jmp	0x1558	; 0x1558 <__vector_20>
      54:	0c 94 58 0b 	jmp	0x16b0	; 0x16b0 <__vector_21>
      58:	0c 94 c6 0b 	jmp	0x178c	; 0x178c <__vector_22>
      5c:	0c 94 e9 0b 	jmp	0x17d2	; 0x17d2 <__vector_23>
      60:	0c 94 0c 0c 	jmp	0x1818	; 0x1818 <__vector_24>
      64:	0c 94 3d 0c 	jmp	0x187a	; 0x187a <__vector_25>
      68:	4d 14       	cp	r4, r13
      6a:	57 14       	cp	r5, r7
      6c:	57 14       	cp	r5, r7
      6e:	57 14       	cp	r5, r7
      70:	57 14       	cp	r5, r7
      72:	57 14       	cp	r5, r7
      74:	57 14       	cp	r5, r7
      76:	57 14       	cp	r5, r7
      78:	0e 13       	cpse	r16, r30
      7a:	57 14       	cp	r5, r7
      7c:	57 14       	cp	r5, r7
      7e:	57 14       	cp	r5, r7
      80:	57 14       	cp	r5, r7
      82:	57 14       	cp	r5, r7
      84:	57 14       	cp	r5, r7
      86:	57 14       	cp	r5, r7
      88:	22 13       	cpse	r18, r18
      8a:	57 14       	cp	r5, r7
      8c:	57 14       	cp	r5, r7
      8e:	57 14       	cp	r5, r7
      90:	57 14       	cp	r5, r7
      92:	57 14       	cp	r5, r7
      94:	57 14       	cp	r5, r7
      96:	57 14       	cp	r5, r7
      98:	23 13       	cpse	r18, r19
      9a:	57 14       	cp	r5, r7
      9c:	57 14       	cp	r5, r7
      9e:	57 14       	cp	r5, r7
      a0:	57 14       	cp	r5, r7
      a2:	57 14       	cp	r5, r7
      a4:	57 14       	cp	r5, r7
      a6:	57 14       	cp	r5, r7
      a8:	30 13       	cpse	r19, r16
      aa:	57 14       	cp	r5, r7
      ac:	57 14       	cp	r5, r7
      ae:	57 14       	cp	r5, r7
      b0:	57 14       	cp	r5, r7
      b2:	57 14       	cp	r5, r7
      b4:	57 14       	cp	r5, r7
      b6:	57 14       	cp	r5, r7
      b8:	32 13       	cpse	r19, r18
      ba:	57 14       	cp	r5, r7
      bc:	57 14       	cp	r5, r7
      be:	57 14       	cp	r5, r7
      c0:	57 14       	cp	r5, r7
      c2:	57 14       	cp	r5, r7
      c4:	57 14       	cp	r5, r7
      c6:	57 14       	cp	r5, r7
      c8:	48 13       	cpse	r20, r24
      ca:	57 14       	cp	r5, r7
      cc:	57 14       	cp	r5, r7
      ce:	57 14       	cp	r5, r7
      d0:	57 14       	cp	r5, r7
      d2:	57 14       	cp	r5, r7
      d4:	57 14       	cp	r5, r7
      d6:	57 14       	cp	r5, r7
      d8:	4d 13       	cpse	r20, r29
      da:	57 14       	cp	r5, r7
      dc:	57 14       	cp	r5, r7
      de:	57 14       	cp	r5, r7
      e0:	57 14       	cp	r5, r7
      e2:	57 14       	cp	r5, r7
      e4:	57 14       	cp	r5, r7
      e6:	57 14       	cp	r5, r7
      e8:	4f 13       	cpse	r20, r31
      ea:	57 14       	cp	r5, r7
      ec:	57 14       	cp	r5, r7
      ee:	57 14       	cp	r5, r7
      f0:	57 14       	cp	r5, r7
      f2:	57 14       	cp	r5, r7
      f4:	57 14       	cp	r5, r7
      f6:	57 14       	cp	r5, r7
      f8:	51 13       	cpse	r21, r17
      fa:	57 14       	cp	r5, r7
      fc:	57 14       	cp	r5, r7
      fe:	57 14       	cp	r5, r7
     100:	57 14       	cp	r5, r7
     102:	57 14       	cp	r5, r7
     104:	57 14       	cp	r5, r7
     106:	57 14       	cp	r5, r7
     108:	53 13       	cpse	r21, r19
     10a:	57 14       	cp	r5, r7
     10c:	57 14       	cp	r5, r7
     10e:	57 14       	cp	r5, r7
     110:	57 14       	cp	r5, r7
     112:	57 14       	cp	r5, r7
     114:	57 14       	cp	r5, r7
     116:	57 14       	cp	r5, r7
     118:	55 13       	cpse	r21, r21
     11a:	57 14       	cp	r5, r7
     11c:	57 14       	cp	r5, r7
     11e:	57 14       	cp	r5, r7
     120:	57 14       	cp	r5, r7
     122:	57 14       	cp	r5, r7
     124:	57 14       	cp	r5, r7
     126:	57 14       	cp	r5, r7
     128:	57 13       	cpse	r21, r23
     12a:	57 14       	cp	r5, r7
     12c:	57 14       	cp	r5, r7
     12e:	57 14       	cp	r5, r7
     130:	57 14       	cp	r5, r7
     132:	57 14       	cp	r5, r7
     134:	57 14       	cp	r5, r7
     136:	57 14       	cp	r5, r7
     138:	58 13       	cpse	r21, r24
     13a:	57 14       	cp	r5, r7
     13c:	57 14       	cp	r5, r7
     13e:	57 14       	cp	r5, r7
     140:	57 14       	cp	r5, r7
     142:	57 14       	cp	r5, r7
     144:	57 14       	cp	r5, r7
     146:	57 14       	cp	r5, r7
     148:	67 13       	cpse	r22, r23
     14a:	57 14       	cp	r5, r7
     14c:	57 14       	cp	r5, r7
     14e:	57 14       	cp	r5, r7
     150:	57 14       	cp	r5, r7
     152:	57 14       	cp	r5, r7
     154:	57 14       	cp	r5, r7
     156:	57 14       	cp	r5, r7
     158:	68 13       	cpse	r22, r24
     15a:	57 14       	cp	r5, r7
     15c:	57 14       	cp	r5, r7
     15e:	57 14       	cp	r5, r7
     160:	57 14       	cp	r5, r7
     162:	57 14       	cp	r5, r7
     164:	57 14       	cp	r5, r7
     166:	57 14       	cp	r5, r7
     168:	72 13       	cpse	r23, r18
     16a:	57 14       	cp	r5, r7
     16c:	57 14       	cp	r5, r7
     16e:	57 14       	cp	r5, r7
     170:	57 14       	cp	r5, r7
     172:	57 14       	cp	r5, r7
     174:	57 14       	cp	r5, r7
     176:	57 14       	cp	r5, r7
     178:	e2 13       	cpse	r30, r18
     17a:	57 14       	cp	r5, r7
     17c:	57 14       	cp	r5, r7
     17e:	57 14       	cp	r5, r7
     180:	57 14       	cp	r5, r7
     182:	57 14       	cp	r5, r7
     184:	57 14       	cp	r5, r7
     186:	57 14       	cp	r5, r7
     188:	73 13       	cpse	r23, r19
     18a:	57 14       	cp	r5, r7
     18c:	57 14       	cp	r5, r7
     18e:	57 14       	cp	r5, r7
     190:	57 14       	cp	r5, r7
     192:	57 14       	cp	r5, r7
     194:	57 14       	cp	r5, r7
     196:	57 14       	cp	r5, r7
     198:	e3 13       	cpse	r30, r19
     19a:	57 14       	cp	r5, r7
     19c:	57 14       	cp	r5, r7
     19e:	57 14       	cp	r5, r7
     1a0:	57 14       	cp	r5, r7
     1a2:	57 14       	cp	r5, r7
     1a4:	57 14       	cp	r5, r7
     1a6:	57 14       	cp	r5, r7
     1a8:	fb 13       	cpse	r31, r27
     1aa:	57 14       	cp	r5, r7
     1ac:	57 14       	cp	r5, r7
     1ae:	57 14       	cp	r5, r7
     1b0:	57 14       	cp	r5, r7
     1b2:	57 14       	cp	r5, r7
     1b4:	57 14       	cp	r5, r7
     1b6:	57 14       	cp	r5, r7
     1b8:	0a 14       	cp	r0, r10
     1ba:	57 14       	cp	r5, r7
     1bc:	57 14       	cp	r5, r7
     1be:	57 14       	cp	r5, r7
     1c0:	57 14       	cp	r5, r7
     1c2:	57 14       	cp	r5, r7
     1c4:	57 14       	cp	r5, r7
     1c6:	57 14       	cp	r5, r7
     1c8:	0b 14       	cp	r0, r11
     1ca:	57 14       	cp	r5, r7
     1cc:	57 14       	cp	r5, r7
     1ce:	57 14       	cp	r5, r7
     1d0:	57 14       	cp	r5, r7
     1d2:	57 14       	cp	r5, r7
     1d4:	57 14       	cp	r5, r7
     1d6:	57 14       	cp	r5, r7
     1d8:	29 14       	cp	r2, r9
     1da:	57 14       	cp	r5, r7
     1dc:	57 14       	cp	r5, r7
     1de:	57 14       	cp	r5, r7
     1e0:	57 14       	cp	r5, r7
     1e2:	57 14       	cp	r5, r7
     1e4:	57 14       	cp	r5, r7
     1e6:	57 14       	cp	r5, r7
     1e8:	45 14       	cp	r4, r5
     1ea:	57 14       	cp	r5, r7
     1ec:	57 14       	cp	r5, r7
     1ee:	57 14       	cp	r5, r7
     1f0:	57 14       	cp	r5, r7
     1f2:	57 14       	cp	r5, r7
     1f4:	57 14       	cp	r5, r7
     1f6:	57 14       	cp	r5, r7
     1f8:	49 14       	cp	r4, r9
     1fa:	57 14       	cp	r5, r7
     1fc:	57 14       	cp	r5, r7
     1fe:	57 14       	cp	r5, r7
     200:	57 14       	cp	r5, r7
     202:	57 14       	cp	r5, r7
     204:	57 14       	cp	r5, r7
     206:	57 14       	cp	r5, r7
     208:	57 14       	cp	r5, r7
     20a:	57 14       	cp	r5, r7
     20c:	57 14       	cp	r5, r7
     20e:	57 14       	cp	r5, r7
     210:	57 14       	cp	r5, r7
     212:	57 14       	cp	r5, r7
     214:	57 14       	cp	r5, r7
     216:	57 14       	cp	r5, r7
     218:	57 14       	cp	r5, r7
     21a:	57 14       	cp	r5, r7
     21c:	57 14       	cp	r5, r7
     21e:	57 14       	cp	r5, r7
     220:	57 14       	cp	r5, r7
     222:	57 14       	cp	r5, r7
     224:	57 14       	cp	r5, r7
     226:	57 14       	cp	r5, r7
     228:	57 14       	cp	r5, r7
     22a:	57 14       	cp	r5, r7
     22c:	57 14       	cp	r5, r7
     22e:	57 14       	cp	r5, r7
     230:	57 14       	cp	r5, r7
     232:	57 14       	cp	r5, r7
     234:	57 14       	cp	r5, r7
     236:	57 14       	cp	r5, r7
     238:	57 14       	cp	r5, r7
     23a:	57 14       	cp	r5, r7
     23c:	57 14       	cp	r5, r7
     23e:	57 14       	cp	r5, r7
     240:	57 14       	cp	r5, r7
     242:	57 14       	cp	r5, r7
     244:	57 14       	cp	r5, r7
     246:	57 14       	cp	r5, r7
     248:	57 14       	cp	r5, r7
     24a:	57 14       	cp	r5, r7
     24c:	57 14       	cp	r5, r7
     24e:	57 14       	cp	r5, r7
     250:	57 14       	cp	r5, r7
     252:	57 14       	cp	r5, r7
     254:	57 14       	cp	r5, r7
     256:	57 14       	cp	r5, r7
     258:	52 14       	cp	r5, r2

0000025a <__trampolines_end>:
     25a:	00 00       	nop
     25c:	00 00       	nop
     25e:	00 00       	nop
     260:	00 20       	and	r0, r0
     262:	20 20       	and	r2, r0
     264:	20 20       	and	r2, r0
     266:	00 20       	and	r0, r0
     268:	50 50       	subi	r21, 0x00	; 0
     26a:	50 00       	.word	0x0050	; ????
     26c:	00 00       	nop
     26e:	00 50       	subi	r16, 0x00	; 0
     270:	50 f8       	bld	r5, 0
     272:	50 f8       	bld	r5, 0
     274:	50 50       	subi	r21, 0x00	; 0
     276:	20 78       	andi	r18, 0x80	; 128
     278:	a0 70       	andi	r26, 0x00	; 0
     27a:	28 f0       	brcs	.+10     	; 0x286 <__trampolines_end+0x2c>
     27c:	20 c0       	rjmp	.+64     	; 0x2be <__trampolines_end+0x64>
     27e:	c8 10       	cpse	r12, r8
     280:	20 40       	sbci	r18, 0x00	; 0
     282:	98 18       	sub	r9, r8
     284:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x3d04>
     288:	a8 90       	.word	0x90a8	; ????
     28a:	68 60       	ori	r22, 0x08	; 8
     28c:	20 40       	sbci	r18, 0x00	; 0
     28e:	00 00       	nop
     290:	00 00       	nop
     292:	10 20       	and	r1, r0
     294:	40 40       	sbci	r20, 0x00	; 0
     296:	40 20       	and	r4, r0
     298:	10 40       	sbci	r17, 0x00	; 0
     29a:	20 10       	cpse	r2, r0
     29c:	10 10       	cpse	r1, r0
     29e:	20 40       	sbci	r18, 0x00	; 0
     2a0:	00 50       	subi	r16, 0x00	; 0
     2a2:	20 f8       	bld	r2, 0
     2a4:	20 50       	subi	r18, 0x00	; 0
     2a6:	00 00       	nop
     2a8:	20 20       	and	r2, r0
     2aa:	f8 20       	and	r15, r8
     2ac:	20 00       	.word	0x0020	; ????
     2ae:	00 00       	nop
     2b0:	00 00       	nop
     2b2:	60 20       	and	r6, r0
     2b4:	40 00       	.word	0x0040	; ????
     2b6:	00 00       	nop
     2b8:	f8 00       	.word	0x00f8	; ????
     2ba:	00 00       	nop
     2bc:	00 00       	nop
     2be:	00 00       	nop
     2c0:	00 60       	ori	r16, 0x00	; 0
     2c2:	60 00       	.word	0x0060	; ????
     2c4:	08 10       	cpse	r0, r8
     2c6:	20 40       	sbci	r18, 0x00	; 0
     2c8:	80 00       	.word	0x0080	; ????
     2ca:	70 88       	ldd	r7, Z+16	; 0x10
     2cc:	98 a8       	ldd	r9, Y+48	; 0x30
     2ce:	c8 88       	ldd	r12, Y+16	; 0x10
     2d0:	70 20       	and	r7, r0
     2d2:	60 20       	and	r6, r0
     2d4:	20 20       	and	r2, r0
     2d6:	20 70       	andi	r18, 0x00	; 0
     2d8:	70 88       	ldd	r7, Z+16	; 0x10
     2da:	08 10       	cpse	r0, r8
     2dc:	20 40       	sbci	r18, 0x00	; 0
     2de:	f8 f8       	.word	0xf8f8	; ????
     2e0:	10 20       	and	r1, r0
     2e2:	10 08       	sbc	r1, r0
     2e4:	88 70       	andi	r24, 0x08	; 8
     2e6:	10 30       	cpi	r17, 0x00	; 0
     2e8:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__bss_end+0xd5c>
     2ec:	10 f8       	bld	r1, 0
     2ee:	80 f0       	brcs	.+32     	; 0x310 <__trampolines_end+0xb6>
     2f0:	08 08       	sbc	r0, r8
     2f2:	88 70       	andi	r24, 0x08	; 8
     2f4:	30 40       	sbci	r19, 0x00	; 0
     2f6:	80 f0       	brcs	.+32     	; 0x318 <__trampolines_end+0xbe>
     2f8:	88 88       	ldd	r8, Y+16	; 0x10
     2fa:	70 f8       	bld	r7, 0
     2fc:	08 10       	cpse	r0, r8
     2fe:	20 40       	sbci	r18, 0x00	; 0
     300:	40 40       	sbci	r20, 0x00	; 0
     302:	70 88       	ldd	r7, Z+16	; 0x10
     304:	88 70       	andi	r24, 0x08	; 8
     306:	88 88       	ldd	r8, Y+16	; 0x10
     308:	70 70       	andi	r23, 0x00	; 0
     30a:	88 88       	ldd	r8, Y+16	; 0x10
     30c:	78 08       	sbc	r7, r8
     30e:	10 60       	ori	r17, 0x00	; 0
     310:	00 60       	ori	r16, 0x00	; 0
     312:	60 00       	.word	0x0060	; ????
     314:	60 60       	ori	r22, 0x00	; 0
     316:	00 00       	nop
     318:	60 60       	ori	r22, 0x00	; 0
     31a:	00 60       	ori	r16, 0x00	; 0
     31c:	20 40       	sbci	r18, 0x00	; 0
     31e:	08 10       	cpse	r0, r8
     320:	20 40       	sbci	r18, 0x00	; 0
     322:	20 10       	cpse	r2, r0
     324:	08 00       	.word	0x0008	; ????
     326:	00 f8       	bld	r0, 0
     328:	00 f8       	bld	r0, 0
     32a:	00 00       	nop
     32c:	80 40       	sbci	r24, 0x00	; 0
     32e:	20 10       	cpse	r2, r0
     330:	20 40       	sbci	r18, 0x00	; 0
     332:	80 70       	andi	r24, 0x00	; 0
     334:	88 08       	sbc	r8, r8
     336:	10 20       	and	r1, r0
     338:	00 20       	and	r0, r0
     33a:	70 88       	ldd	r7, Z+16	; 0x10
     33c:	08 68       	ori	r16, 0x88	; 136
     33e:	a8 a8       	ldd	r10, Y+48	; 0x30
     340:	70 70       	andi	r23, 0x00	; 0
     342:	88 88       	ldd	r8, Y+16	; 0x10
     344:	88 f8       	.word	0xf888	; ????
     346:	88 88       	ldd	r8, Y+16	; 0x10
     348:	f0 88       	ldd	r15, Z+16	; 0x10
     34a:	88 f0       	brcs	.+34     	; 0x36e <__trampolines_end+0x114>
     34c:	88 88       	ldd	r8, Y+16	; 0x10
     34e:	f0 70       	andi	r31, 0x00	; 0
     350:	88 80       	ld	r8, Y
     352:	80 80       	ld	r8, Z
     354:	88 70       	andi	r24, 0x08	; 8
     356:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x84ec>
     35a:	88 90       	.word	0x9088	; ????
     35c:	e0 f8       	bld	r14, 0
     35e:	80 80       	ld	r8, Z
     360:	f0 80       	ld	r15, Z
     362:	80 f8       	bld	r8, 0
     364:	f8 80       	ld	r15, Y
     366:	80 e0       	ldi	r24, 0x00	; 0
     368:	80 80       	ld	r8, Z
     36a:	80 70       	andi	r24, 0x00	; 0
     36c:	88 80       	ld	r8, Y
     36e:	80 98       	cbi	0x10, 0	; 16
     370:	88 70       	andi	r24, 0x08	; 8
     372:	88 88       	ldd	r8, Y+16	; 0x10
     374:	88 f8       	.word	0xf888	; ????
     376:	88 88       	ldd	r8, Y+16	; 0x10
     378:	88 70       	andi	r24, 0x08	; 8
     37a:	20 20       	and	r2, r0
     37c:	20 20       	and	r2, r0
     37e:	20 70       	andi	r18, 0x00	; 0
     380:	38 10       	cpse	r3, r8
     382:	10 10       	cpse	r1, r0
     384:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x84c4>
     388:	90 a0       	ldd	r9, Z+32	; 0x20
     38a:	c0 a0       	ldd	r12, Z+32	; 0x20
     38c:	90 88       	ldd	r9, Z+16	; 0x10
     38e:	80 80       	ld	r8, Z
     390:	80 80       	ld	r8, Z
     392:	80 80       	ld	r8, Z
     394:	f8 88       	ldd	r15, Y+16	; 0x10
     396:	d8 a8       	ldd	r13, Y+48	; 0x30
     398:	88 88       	ldd	r8, Y+16	; 0x10
     39a:	88 88       	ldd	r8, Y+16	; 0x10
     39c:	88 88       	ldd	r8, Y+16	; 0x10
     39e:	c8 a8       	ldd	r12, Y+48	; 0x30
     3a0:	98 88       	ldd	r9, Y+16	; 0x10
     3a2:	88 70       	andi	r24, 0x08	; 8
     3a4:	88 88       	ldd	r8, Y+16	; 0x10
     3a6:	88 88       	ldd	r8, Y+16	; 0x10
     3a8:	88 70       	andi	r24, 0x08	; 8
     3aa:	f0 88       	ldd	r15, Z+16	; 0x10
     3ac:	88 f0       	brcs	.+34     	; 0x3d0 <__trampolines_end+0x176>
     3ae:	80 80       	ld	r8, Z
     3b0:	80 70       	andi	r24, 0x00	; 0
     3b2:	88 88       	ldd	r8, Y+16	; 0x10
     3b4:	88 a8       	ldd	r8, Y+48	; 0x30
     3b6:	90 68       	ori	r25, 0x80	; 128
     3b8:	f0 88       	ldd	r15, Z+16	; 0x10
     3ba:	88 f0       	brcs	.+34     	; 0x3de <__trampolines_end+0x184>
     3bc:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x74ec>
     3c0:	80 80       	ld	r8, Z
     3c2:	70 08       	sbc	r7, r0
     3c4:	08 f0       	brcs	.+2      	; 0x3c8 <__trampolines_end+0x16e>
     3c6:	f8 20       	and	r15, r8
     3c8:	20 20       	and	r2, r0
     3ca:	20 20       	and	r2, r0
     3cc:	20 88       	ldd	r2, Z+16	; 0x10
     3ce:	88 88       	ldd	r8, Y+16	; 0x10
     3d0:	88 88       	ldd	r8, Y+16	; 0x10
     3d2:	88 70       	andi	r24, 0x08	; 8
     3d4:	88 88       	ldd	r8, Y+16	; 0x10
     3d6:	88 88       	ldd	r8, Y+16	; 0x10
     3d8:	88 50       	subi	r24, 0x08	; 8
     3da:	20 88       	ldd	r2, Z+16	; 0x10
     3dc:	88 88       	ldd	r8, Y+16	; 0x10
     3de:	a8 a8       	ldd	r10, Y+48	; 0x30
     3e0:	d8 88       	ldd	r13, Y+16	; 0x10
     3e2:	88 88       	ldd	r8, Y+16	; 0x10
     3e4:	50 20       	and	r5, r0
     3e6:	50 88       	ldd	r5, Z+16	; 0x10
     3e8:	88 88       	ldd	r8, Y+16	; 0x10
     3ea:	88 50       	subi	r24, 0x08	; 8
     3ec:	20 20       	and	r2, r0
     3ee:	20 20       	and	r2, r0
     3f0:	f8 08       	sbc	r15, r8
     3f2:	10 20       	and	r1, r0
     3f4:	40 80       	ld	r4, Z
     3f6:	f8 38       	cpi	r31, 0x88	; 136
     3f8:	20 20       	and	r2, r0
     3fa:	20 20       	and	r2, r0
     3fc:	20 38       	cpi	r18, 0x80	; 128
     3fe:	00 80       	ld	r0, Z
     400:	40 20       	and	r4, r0
     402:	10 08       	sbc	r1, r0
     404:	00 e0       	ldi	r16, 0x00	; 0
     406:	20 20       	and	r2, r0
     408:	20 20       	and	r2, r0
     40a:	20 e0       	ldi	r18, 0x00	; 0
     40c:	20 50       	subi	r18, 0x00	; 0
     40e:	88 00       	.word	0x0088	; ????
	...
     418:	00 f8       	bld	r0, 0
     41a:	40 20       	and	r4, r0
     41c:	10 00       	.word	0x0010	; ????
     41e:	00 00       	nop
     420:	00 00       	nop
     422:	00 70       	andi	r16, 0x00	; 0
     424:	08 78       	andi	r16, 0x88	; 136
     426:	88 78       	andi	r24, 0x88	; 136
     428:	80 80       	ld	r8, Z
     42a:	b0 c8       	rjmp	.-3744   	; 0xfffff58c <__eeprom_end+0xff7ef58c>
     42c:	88 88       	ldd	r8, Y+16	; 0x10
     42e:	f0 00       	.word	0x00f0	; ????
     430:	00 70       	andi	r16, 0x00	; 0
     432:	80 80       	ld	r8, Z
     434:	88 70       	andi	r24, 0x08	; 8
     436:	08 08       	sbc	r0, r8
     438:	68 98       	cbi	0x0d, 0	; 13
     43a:	88 88       	ldd	r8, Y+16	; 0x10
     43c:	78 00       	.word	0x0078	; ????
     43e:	00 70       	andi	r16, 0x00	; 0
     440:	88 f8       	.word	0xf888	; ????
     442:	80 70       	andi	r24, 0x00	; 0
     444:	30 48       	sbci	r19, 0x80	; 128
     446:	40 e0       	ldi	r20, 0x00	; 0
     448:	40 40       	sbci	r20, 0x00	; 0
     44a:	40 00       	.word	0x0040	; ????
     44c:	00 78       	andi	r16, 0x80	; 128
     44e:	88 78       	andi	r24, 0x88	; 136
     450:	08 30       	cpi	r16, 0x08	; 8
     452:	80 80       	ld	r8, Z
     454:	b0 c8       	rjmp	.-3744   	; 0xfffff5b6 <__eeprom_end+0xff7ef5b6>
     456:	88 88       	ldd	r8, Y+16	; 0x10
     458:	88 20       	and	r8, r8
     45a:	00 60       	ori	r16, 0x00	; 0
     45c:	20 20       	and	r2, r0
     45e:	20 70       	andi	r18, 0x00	; 0
     460:	10 00       	.word	0x0010	; ????
     462:	30 10       	cpse	r3, r0
     464:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x3cc4>
     468:	40 48       	sbci	r20, 0x80	; 128
     46a:	50 60       	ori	r21, 0x00	; 0
     46c:	50 48       	sbci	r21, 0x80	; 128
     46e:	60 20       	and	r6, r0
     470:	20 20       	and	r2, r0
     472:	20 20       	and	r2, r0
     474:	70 00       	.word	0x0070	; ????
     476:	00 d0       	rcall	.+0      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
     478:	a8 a8       	ldd	r10, Y+48	; 0x30
     47a:	88 88       	ldd	r8, Y+16	; 0x10
     47c:	00 00       	nop
     47e:	b0 c8       	rjmp	.-3744   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     480:	88 88       	ldd	r8, Y+16	; 0x10
     482:	88 00       	.word	0x0088	; ????
     484:	00 70       	andi	r16, 0x00	; 0
     486:	88 88       	ldd	r8, Y+16	; 0x10
     488:	88 70       	andi	r24, 0x08	; 8
     48a:	00 00       	nop
     48c:	f0 88       	ldd	r15, Z+16	; 0x10
     48e:	f0 80       	ld	r15, Z
     490:	80 00       	.word	0x0080	; ????
     492:	00 68       	ori	r16, 0x80	; 128
     494:	98 78       	andi	r25, 0x88	; 136
     496:	08 08       	sbc	r0, r8
     498:	00 00       	nop
     49a:	b0 c8       	rjmp	.-3744   	; 0xfffff5fc <__eeprom_end+0xff7ef5fc>
     49c:	80 80       	ld	r8, Z
     49e:	80 00       	.word	0x0080	; ????
     4a0:	00 70       	andi	r16, 0x00	; 0
     4a2:	80 70       	andi	r24, 0x00	; 0
     4a4:	08 f0       	brcs	.+2      	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
     4a6:	40 40       	sbci	r20, 0x00	; 0
     4a8:	e0 40       	sbci	r30, 0x00	; 0
     4aa:	40 48       	sbci	r20, 0x80	; 128
     4ac:	30 00       	.word	0x0030	; ????
     4ae:	00 88       	ldd	r0, Z+16	; 0x10
     4b0:	88 88       	ldd	r8, Y+16	; 0x10
     4b2:	98 68       	ori	r25, 0x88	; 136
     4b4:	00 00       	nop
     4b6:	88 88       	ldd	r8, Y+16	; 0x10
     4b8:	88 50       	subi	r24, 0x08	; 8
     4ba:	20 00       	.word	0x0020	; ????
     4bc:	00 88       	ldd	r0, Z+16	; 0x10
     4be:	88 a8       	ldd	r8, Y+48	; 0x30
     4c0:	a8 50       	subi	r26, 0x08	; 8
     4c2:	00 00       	nop
     4c4:	88 50       	subi	r24, 0x08	; 8
     4c6:	20 50       	subi	r18, 0x00	; 0
     4c8:	88 00       	.word	0x0088	; ????
     4ca:	00 88       	ldd	r0, Z+16	; 0x10
     4cc:	88 78       	andi	r24, 0x88	; 136
     4ce:	08 70       	andi	r16, 0x08	; 8
     4d0:	00 00       	nop
     4d2:	f8 10       	cpse	r15, r8
     4d4:	20 40       	sbci	r18, 0x00	; 0
     4d6:	f8 10       	cpse	r15, r8
     4d8:	20 20       	and	r2, r0
     4da:	40 20       	and	r4, r0
     4dc:	20 10       	cpse	r2, r0
     4de:	20 20       	and	r2, r0
     4e0:	20 20       	and	r2, r0
     4e2:	20 20       	and	r2, r0
     4e4:	20 40       	sbci	r18, 0x00	; 0
     4e6:	20 20       	and	r2, r0
     4e8:	10 20       	and	r1, r0
     4ea:	20 40       	sbci	r18, 0x00	; 0

000004ec <sysfont_glyphs>:
     4ec:	00 00 00 00 00 00 00 20 20 20 20 20 00 20 50 50     .......     . PP
     4fc:	50 00 00 00 00 50 50 f8 50 f8 50 50 20 78 a0 70     P....PP.P.PP x.p
     50c:	28 f0 20 c0 c8 10 20 40 98 18 60 90 a0 40 a8 90     (. ... @..`..@..
     51c:	68 60 20 40 00 00 00 00 10 20 40 40 40 20 10 40     h` @..... @@@ .@
     52c:	20 10 10 10 20 40 00 50 20 f8 20 50 00 00 20 20      ... @.P . P..  
     53c:	f8 20 20 00 00 00 00 00 60 20 40 00 00 00 f8 00     .  .....` @.....
     54c:	00 00 00 00 00 00 00 60 60 00 08 10 20 40 80 00     .......``... @..
     55c:	70 88 98 a8 c8 88 70 20 60 20 20 20 20 70 70 88     p.....p `    pp.
     56c:	08 10 20 40 f8 f8 10 20 10 08 88 70 10 30 50 90     .. @... ...p.0P.
     57c:	f8 10 10 f8 80 f0 08 08 88 70 30 40 80 f0 88 88     .........p0@....
     58c:	70 f8 08 10 20 40 40 40 70 88 88 70 88 88 70 70     p... @@@p..p..pp
     59c:	88 88 78 08 10 60 00 60 60 00 60 60 00 00 60 60     ..x..`.``.``..``
     5ac:	00 60 20 40 08 10 20 40 20 10 08 00 00 f8 00 f8     .` @.. @ .......
     5bc:	00 00 80 40 20 10 20 40 80 70 88 08 10 20 00 20     ...@ . @.p... . 
     5cc:	70 88 08 68 a8 a8 70 70 88 88 88 f8 88 88 f0 88     p..h..pp........
     5dc:	88 f0 88 88 f0 70 88 80 80 80 88 70 e0 90 88 88     .....p.....p....
     5ec:	88 90 e0 f8 80 80 f0 80 80 f8 f8 80 80 e0 80 80     ................
     5fc:	80 70 88 80 80 98 88 70 88 88 88 f8 88 88 88 70     .p.....p.......p
     60c:	20 20 20 20 20 70 38 10 10 10 10 90 60 88 90 a0          p8.....`...
     61c:	c0 a0 90 88 80 80 80 80 80 80 f8 88 d8 a8 88 88     ................
     62c:	88 88 88 88 c8 a8 98 88 88 70 88 88 88 88 88 70     .........p.....p
     63c:	f0 88 88 f0 80 80 80 70 88 88 88 a8 90 68 f0 88     .......p.....h..
     64c:	88 f0 a0 90 88 78 80 80 70 08 08 f0 f8 20 20 20     .....x..p....   
     65c:	20 20 20 88 88 88 88 88 88 70 88 88 88 88 88 50        ......p.....P
     66c:	20 88 88 88 a8 a8 d8 88 88 88 50 20 50 88 88 88      .........P P...
     67c:	88 50 20 20 20 20 f8 08 10 20 40 80 f8 38 20 20     .P    ... @..8  
     68c:	20 20 20 38 00 80 40 20 10 08 00 e0 20 20 20 20        8..@ ....    
     69c:	20 e0 20 50 88 00 00 00 00 00 00 00 00 00 00 f8      . P............
     6ac:	40 20 10 00 00 00 00 00 00 70 08 78 88 78 80 80     @ .......p.x.x..
     6bc:	b0 c8 88 88 f0 00 00 70 80 80 88 70 08 08 68 98     .......p...p..h.
     6cc:	88 88 78 00 00 70 88 f8 80 70 30 48 40 e0 40 40     ..x..p...p0H@.@@
     6dc:	40 00 00 78 88 78 08 30 80 80 b0 c8 88 88 88 20     @..x.x.0....... 
     6ec:	00 60 20 20 20 70 10 00 30 10 10 90 60 40 40 48     .`   p..0...`@@H
     6fc:	50 60 50 48 60 20 20 20 20 20 70 00 00 d0 a8 a8     P`PH`     p.....
     70c:	88 88 00 00 b0 c8 88 88 88 00 00 70 88 88 88 70     ...........p...p
     71c:	00 00 f0 88 f0 80 80 00 00 68 98 78 08 08 00 00     .........h.x....
     72c:	b0 c8 80 80 80 00 00 70 80 70 08 f0 40 40 e0 40     .......p.p..@@.@
     73c:	40 48 30 00 00 88 88 88 98 68 00 00 88 88 88 50     @H0......h.....P
     74c:	20 00 00 88 88 a8 a8 50 00 00 88 50 20 50 88 00      ......P...P P..
     75c:	00 88 88 78 08 70 00 00 f8 10 20 40 f8 10 20 20     ...x.p.... @..  
     76c:	40 20 20 10 20 20 20 20 20 20 20 40 20 20 10 20     @  .       @  . 
     77c:	20 40                                                @

0000077e <__ctors_end>:
     77e:	11 24       	eor	r1, r1
     780:	1f be       	out	0x3f, r1	; 63
     782:	cf ef       	ldi	r28, 0xFF	; 255
     784:	d8 e0       	ldi	r29, 0x08	; 8
     786:	de bf       	out	0x3e, r29	; 62
     788:	cd bf       	out	0x3d, r28	; 61

0000078a <__do_copy_data>:
     78a:	12 e0       	ldi	r17, 0x02	; 2
     78c:	a0 e0       	ldi	r26, 0x00	; 0
     78e:	b1 e0       	ldi	r27, 0x01	; 1
     790:	e8 ed       	ldi	r30, 0xD8	; 216
     792:	f8 e3       	ldi	r31, 0x38	; 56
     794:	02 c0       	rjmp	.+4      	; 0x79a <__do_copy_data+0x10>
     796:	05 90       	lpm	r0, Z+
     798:	0d 92       	st	X+, r0
     79a:	a6 39       	cpi	r26, 0x96	; 150
     79c:	b1 07       	cpc	r27, r17
     79e:	d9 f7       	brne	.-10     	; 0x796 <__do_copy_data+0xc>

000007a0 <__do_clear_bss>:
     7a0:	23 e0       	ldi	r18, 0x03	; 3
     7a2:	a6 e9       	ldi	r26, 0x96	; 150
     7a4:	b2 e0       	ldi	r27, 0x02	; 2
     7a6:	01 c0       	rjmp	.+2      	; 0x7aa <.do_clear_bss_start>

000007a8 <.do_clear_bss_loop>:
     7a8:	1d 92       	st	X+, r1

000007aa <.do_clear_bss_start>:
     7aa:	ac 39       	cpi	r26, 0x9C	; 156
     7ac:	b2 07       	cpc	r27, r18
     7ae:	e1 f7       	brne	.-8      	; 0x7a8 <.do_clear_bss_loop>
     7b0:	0e 94 e2 15 	call	0x2bc4	; 0x2bc4 <main>
     7b4:	0c 94 6a 1c 	jmp	0x38d4	; 0x38d4 <_exit>

000007b8 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
     7b8:	cf 93       	push	r28
     7ba:	df 93       	push	r29
     7bc:	1f 92       	push	r1
     7be:	cd b7       	in	r28, 0x3d	; 61
     7c0:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
     7c2:	8f ef       	ldi	r24, 0xFF	; 255
     7c4:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     7c8:	8f b7       	in	r24, 0x3f	; 63
     7ca:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     7cc:	f8 94       	cli
	return flags;
     7ce:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
     7d0:	5f 93       	push	r21
     7d2:	50 e8       	ldi	r21, 0x80	; 128
     7d4:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     7de:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7e0:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
     7e2:	0f 90       	pop	r0
     7e4:	df 91       	pop	r29
     7e6:	cf 91       	pop	r28
     7e8:	08 95       	ret

000007ea <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
     7ea:	cf 93       	push	r28
     7ec:	df 93       	push	r29
     7ee:	1f 92       	push	r1
     7f0:	cd b7       	in	r28, 0x3d	; 61
     7f2:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     7f4:	9f b7       	in	r25, 0x3f	; 63
     7f6:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     7f8:	f8 94       	cli
	return flags;
     7fa:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
     7fc:	81 11       	cpse	r24, r1
     7fe:	06 c0       	rjmp	.+12     	; 0x80c <sysclk_enable_module+0x22>
		*(reg + port)  &= ~id;
     800:	e4 e6       	ldi	r30, 0x64	; 100
     802:	f0 e0       	ldi	r31, 0x00	; 0
     804:	60 95       	com	r22
     806:	80 81       	ld	r24, Z
     808:	68 23       	and	r22, r24
     80a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     80c:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     80e:	0f 90       	pop	r0
     810:	df 91       	pop	r29
     812:	cf 91       	pop	r28
     814:	08 95       	ret

00000816 <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
     816:	cf 93       	push	r28
     818:	df 93       	push	r29
     81a:	1f 92       	push	r1
     81c:	cd b7       	in	r28, 0x3d	; 61
     81e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     820:	9f b7       	in	r25, 0x3f	; 63
     822:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     824:	f8 94       	cli
	return flags;
     826:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();
	if (port < NUMBER_OF_POWER_REG) {
     828:	81 11       	cpse	r24, r1
     82a:	05 c0       	rjmp	.+10     	; 0x836 <sysclk_disable_module+0x20>
		*(reg + port) |= id;
     82c:	e4 e6       	ldi	r30, 0x64	; 100
     82e:	f0 e0       	ldi	r31, 0x00	; 0
     830:	80 81       	ld	r24, Z
     832:	68 2b       	or	r22, r24
     834:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     836:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     838:	0f 90       	pop	r0
     83a:	df 91       	pop	r29
     83c:	cf 91       	pop	r28
     83e:	08 95       	ret

00000840 <gfx_mono_generic_draw_horizontal_line>:
 * \param  length     Length of the line in pixels.
 * \param  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     840:	ff 92       	push	r15
     842:	0f 93       	push	r16
     844:	1f 93       	push	r17
     846:	cf 93       	push	r28
     848:	df 93       	push	r29
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     84a:	e4 2f       	mov	r30, r20
     84c:	f0 e0       	ldi	r31, 0x00	; 0
     84e:	e8 0f       	add	r30, r24
     850:	f1 1d       	adc	r31, r1
     852:	e1 3f       	cpi	r30, 0xF1	; 241
     854:	f1 05       	cpc	r31, r1
     856:	1c f0       	brlt	.+6      	; 0x85e <gfx_mono_generic_draw_horizontal_line+0x1e>
		length = GFX_MONO_LCD_WIDTH - x;
     858:	c0 ef       	ldi	r28, 0xF0	; 240
     85a:	4c 2f       	mov	r20, r28
     85c:	48 1b       	sub	r20, r24
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     85e:	44 23       	and	r20, r20
     860:	09 f4       	brne	.+2      	; 0x864 <gfx_mono_generic_draw_horizontal_line+0x24>
     862:	53 c0       	rjmp	.+166    	; 0x90a <__stack+0xb>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     864:	d6 2f       	mov	r29, r22
     866:	d6 95       	lsr	r29
     868:	d6 95       	lsr	r29
     86a:	d6 95       	lsr	r29
	pixelmask = (1 << (y - (page * 8)));
     86c:	ed 2f       	mov	r30, r29
     86e:	f0 e0       	ldi	r31, 0x00	; 0
     870:	f1 95       	neg	r31
     872:	e1 95       	neg	r30
     874:	f1 09       	sbc	r31, r1
     876:	ee 0f       	add	r30, r30
     878:	ff 1f       	adc	r31, r31
     87a:	ee 0f       	add	r30, r30
     87c:	ff 1f       	adc	r31, r31
     87e:	ee 0f       	add	r30, r30
     880:	ff 1f       	adc	r31, r31
     882:	df 01       	movw	r26, r30
     884:	a6 0f       	add	r26, r22
     886:	b1 1d       	adc	r27, r1
     888:	bd 01       	movw	r22, r26
     88a:	e1 e0       	ldi	r30, 0x01	; 1
     88c:	f0 e0       	ldi	r31, 0x00	; 0
     88e:	df 01       	movw	r26, r30
     890:	02 c0       	rjmp	.+4      	; 0x896 <gfx_mono_generic_draw_horizontal_line+0x56>
     892:	aa 0f       	add	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	6a 95       	dec	r22
     898:	e2 f7       	brpl	.-8      	; 0x892 <gfx_mono_generic_draw_horizontal_line+0x52>
     89a:	fa 2e       	mov	r15, r26
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     89c:	21 30       	cpi	r18, 0x01	; 1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <gfx_mono_generic_draw_horizontal_line+0x68>
     8a0:	98 f0       	brcs	.+38     	; 0x8c8 <gfx_mono_generic_draw_horizontal_line+0x88>
     8a2:	22 30       	cpi	r18, 0x02	; 2
     8a4:	19 f1       	breq	.+70     	; 0x8ec <gfx_mono_generic_draw_horizontal_line+0xac>
     8a6:	31 c0       	rjmp	.+98     	; 0x90a <__stack+0xb>
     8a8:	c4 2f       	mov	r28, r20
     8aa:	1f ef       	ldi	r17, 0xFF	; 255
     8ac:	18 0f       	add	r17, r24
     8ae:	01 2f       	mov	r16, r17
     8b0:	0c 0f       	add	r16, r28
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     8b2:	60 2f       	mov	r22, r16
     8b4:	8d 2f       	mov	r24, r29
     8b6:	e0 d2       	rcall	.+1472   	; 0xe78 <gfx_mono_lcd_uc1608_get_byte>
			temp |= pixelmask;
     8b8:	48 2f       	mov	r20, r24
     8ba:	4f 29       	or	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     8bc:	60 2f       	mov	r22, r16
     8be:	8d 2f       	mov	r24, r29
     8c0:	cb d2       	rcall	.+1430   	; 0xe58 <gfx_mono_lcd_uc1608_put_byte>
     8c2:	c1 50       	subi	r28, 0x01	; 1
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     8c4:	a1 f7       	brne	.-24     	; 0x8ae <gfx_mono_generic_draw_horizontal_line+0x6e>
     8c6:	21 c0       	rjmp	.+66     	; 0x90a <__stack+0xb>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     8c8:	c4 2f       	mov	r28, r20
     8ca:	1f ef       	ldi	r17, 0xFF	; 255
     8cc:	18 0f       	add	r17, r24
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
			temp &= ~pixelmask;
     8ce:	fa 2e       	mov	r15, r26
     8d0:	f0 94       	com	r15
     8d2:	01 2f       	mov	r16, r17
     8d4:	0c 0f       	add	r16, r28
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     8d6:	60 2f       	mov	r22, r16
     8d8:	8d 2f       	mov	r24, r29
     8da:	ce d2       	rcall	.+1436   	; 0xe78 <gfx_mono_lcd_uc1608_get_byte>
			temp &= ~pixelmask;
     8dc:	48 2f       	mov	r20, r24
     8de:	4f 21       	and	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     8e0:	60 2f       	mov	r22, r16
     8e2:	8d 2f       	mov	r24, r29
     8e4:	b9 d2       	rcall	.+1394   	; 0xe58 <gfx_mono_lcd_uc1608_put_byte>
     8e6:	c1 50       	subi	r28, 0x01	; 1
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     8e8:	a1 f7       	brne	.-24     	; 0x8d2 <gfx_mono_generic_draw_horizontal_line+0x92>
     8ea:	0f c0       	rjmp	.+30     	; 0x90a <__stack+0xb>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     8ec:	c4 2f       	mov	r28, r20
     8ee:	1f ef       	ldi	r17, 0xFF	; 255
     8f0:	18 0f       	add	r17, r24
     8f2:	01 2f       	mov	r16, r17
     8f4:	0c 0f       	add	r16, r28
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     8f6:	60 2f       	mov	r22, r16
     8f8:	8d 2f       	mov	r24, r29
     8fa:	be d2       	rcall	.+1404   	; 0xe78 <gfx_mono_lcd_uc1608_get_byte>
			temp ^= pixelmask;
     8fc:	48 2f       	mov	r20, r24
     8fe:	4f 25       	eor	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     900:	60 2f       	mov	r22, r16
     902:	8d 2f       	mov	r24, r29
     904:	a9 d2       	rcall	.+1362   	; 0xe58 <gfx_mono_lcd_uc1608_put_byte>
     906:	c1 50       	subi	r28, 0x01	; 1
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     908:	a1 f7       	brne	.-24     	; 0x8f2 <gfx_mono_generic_draw_horizontal_line+0xb2>
		break;

	default:
		break;
	}
}
     90a:	df 91       	pop	r29
     90c:	cf 91       	pop	r28
     90e:	1f 91       	pop	r17
     910:	0f 91       	pop	r16
     912:	ff 90       	pop	r15
     914:	08 95       	ret

00000916 <gfx_mono_generic_draw_vertical_line>:
 * \param  length     Length of the line in pixels.
 * \param  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     916:	ef 92       	push	r14
     918:	ff 92       	push	r15
     91a:	0f 93       	push	r16
     91c:	1f 93       	push	r17
     91e:	cf 93       	push	r28
     920:	df 93       	push	r29
	if (length == 0) {
     922:	44 23       	and	r20, r20
     924:	09 f4       	brne	.+2      	; 0x928 <gfx_mono_generic_draw_vertical_line+0x12>
     926:	46 c0       	rjmp	.+140    	; 0x9b4 <gfx_mono_generic_draw_vertical_line+0x9e>
     928:	12 2f       	mov	r17, r18
     92a:	d8 2f       	mov	r29, r24
     92c:	9f ef       	ldi	r25, 0xFF	; 255
     92e:	96 0f       	add	r25, r22
		return;
	}

	gfx_coord_t y2 = y + length - 1;
     930:	94 0f       	add	r25, r20

	if (y == y2) {
     932:	69 13       	cpse	r22, r25
     934:	03 c0       	rjmp	.+6      	; 0x93c <gfx_mono_generic_draw_vertical_line+0x26>
		gfx_mono_draw_pixel(x, y, color);
     936:	42 2f       	mov	r20, r18
     938:	d2 d2       	rcall	.+1444   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     93a:	3c c0       	rjmp	.+120    	; 0x9b4 <gfx_mono_generic_draw_vertical_line+0x9e>
	}

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
     93c:	9f 37       	cpi	r25, 0x7F	; 127
     93e:	08 f0       	brcs	.+2      	; 0x942 <gfx_mono_generic_draw_vertical_line+0x2c>
		y2 = GFX_MONO_LCD_HEIGHT - 1;
     940:	9f e7       	ldi	r25, 0x7F	; 127
	}

	gfx_coord_t y1page = y / 8;
     942:	c6 2f       	mov	r28, r22
     944:	c6 95       	lsr	r28
     946:	c6 95       	lsr	r28
     948:	c6 95       	lsr	r28
	gfx_coord_t y2page = y2 / 8;
     94a:	09 2f       	mov	r16, r25
     94c:	06 95       	lsr	r16
     94e:	06 95       	lsr	r16
     950:	06 95       	lsr	r16

	uint8_t y1bitpos = y & 0x07;
     952:	67 70       	andi	r22, 0x07	; 7
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
     954:	2f ef       	ldi	r18, 0xFF	; 255
     956:	30 e0       	ldi	r19, 0x00	; 0
     958:	a9 01       	movw	r20, r18
     95a:	02 c0       	rjmp	.+4      	; 0x960 <gfx_mono_generic_draw_vertical_line+0x4a>
     95c:	44 0f       	add	r20, r20
     95e:	55 1f       	adc	r21, r21
     960:	6a 95       	dec	r22
     962:	e2 f7       	brpl	.-8      	; 0x95c <gfx_mono_generic_draw_vertical_line+0x46>

	gfx_coord_t y1page = y / 8;
	gfx_coord_t y2page = y2 / 8;

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;
     964:	97 70       	andi	r25, 0x07	; 7

	uint8_t y1pixelmask = 0xFF << y1bitpos;
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
     966:	67 e0       	ldi	r22, 0x07	; 7
     968:	70 e0       	ldi	r23, 0x00	; 0
     96a:	fb 01       	movw	r30, r22
     96c:	e9 1b       	sub	r30, r25
     96e:	f1 09       	sbc	r31, r1
     970:	79 01       	movw	r14, r18
     972:	02 c0       	rjmp	.+4      	; 0x978 <gfx_mono_generic_draw_vertical_line+0x62>
     974:	f5 94       	asr	r15
     976:	e7 94       	ror	r14
     978:	ea 95       	dec	r30
     97a:	e2 f7       	brpl	.-8      	; 0x974 <gfx_mono_generic_draw_vertical_line+0x5e>

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
     97c:	c0 13       	cpse	r28, r16
     97e:	06 c0       	rjmp	.+12     	; 0x98c <gfx_mono_generic_draw_vertical_line+0x76>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
     980:	4e 21       	and	r20, r14
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
     982:	21 2f       	mov	r18, r17
     984:	6d 2f       	mov	r22, r29
     986:	8c 2f       	mov	r24, r28
     988:	87 d2       	rcall	.+1294   	; 0xe98 <gfx_mono_lcd_uc1608_mask_byte>
     98a:	14 c0       	rjmp	.+40     	; 0x9b4 <gfx_mono_generic_draw_vertical_line+0x9e>
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
     98c:	21 2f       	mov	r18, r17
     98e:	6d 2f       	mov	r22, r29
     990:	8c 2f       	mov	r24, r28
     992:	82 d2       	rcall	.+1284   	; 0xe98 <gfx_mono_lcd_uc1608_mask_byte>

		while (++y1page < y2page) {
     994:	cf 5f       	subi	r28, 0xFF	; 255
     996:	c0 17       	cp	r28, r16
     998:	40 f4       	brcc	.+16     	; 0x9aa <gfx_mono_generic_draw_vertical_line+0x94>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
     99a:	21 2f       	mov	r18, r17
     99c:	4f ef       	ldi	r20, 0xFF	; 255
     99e:	6d 2f       	mov	r22, r29
     9a0:	8c 2f       	mov	r24, r28
     9a2:	7a d2       	rcall	.+1268   	; 0xe98 <gfx_mono_lcd_uc1608_mask_byte>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);

		while (++y1page < y2page) {
     9a4:	cf 5f       	subi	r28, 0xFF	; 255
     9a6:	c0 17       	cp	r28, r16
     9a8:	c0 f3       	brcs	.-16     	; 0x99a <gfx_mono_generic_draw_vertical_line+0x84>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
     9aa:	21 2f       	mov	r18, r17
     9ac:	4e 2d       	mov	r20, r14
     9ae:	6d 2f       	mov	r22, r29
     9b0:	80 2f       	mov	r24, r16
     9b2:	72 d2       	rcall	.+1252   	; 0xe98 <gfx_mono_lcd_uc1608_mask_byte>
	}
}
     9b4:	df 91       	pop	r29
     9b6:	cf 91       	pop	r28
     9b8:	1f 91       	pop	r17
     9ba:	0f 91       	pop	r16
     9bc:	ff 90       	pop	r15
     9be:	ef 90       	pop	r14
     9c0:	08 95       	ret

000009c2 <gfx_mono_generic_draw_line>:
 * \param  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_line(gfx_coord_t x1, gfx_coord_t y1,
		gfx_coord_t x2, gfx_coord_t y2,
		enum gfx_mono_color color)
{
     9c2:	8f 92       	push	r8
     9c4:	9f 92       	push	r9
     9c6:	af 92       	push	r10
     9c8:	bf 92       	push	r11
     9ca:	cf 92       	push	r12
     9cc:	df 92       	push	r13
     9ce:	ef 92       	push	r14
     9d0:	ff 92       	push	r15
     9d2:	0f 93       	push	r16
     9d4:	1f 93       	push	r17
     9d6:	cf 93       	push	r28
     9d8:	df 93       	push	r29
     9da:	c8 2f       	mov	r28, r24
     9dc:	d6 2f       	mov	r29, r22
	int16_t dx;
	int16_t dy;
	int16_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
     9de:	48 17       	cp	r20, r24
     9e0:	28 f4       	brcc	.+10     	; 0x9ec <gfx_mono_generic_draw_line+0x2a>
		dx = x1;
		x1 = x2;
		x2 = dx;
		dy = y1;
		y1 = y2;
     9e2:	d2 2f       	mov	r29, r18
		y2 = dy;
     9e4:	26 2f       	mov	r18, r22
	int16_t dx;
	int16_t dy;
	int16_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
     9e6:	8c 2f       	mov	r24, r28
		dx = x1;
		x1 = x2;
     9e8:	c4 2f       	mov	r28, r20
		x2 = dx;
     9ea:	48 2f       	mov	r20, r24
		dy = y1;
		y1 = y2;
		y2 = dy;
	}

	dx = x2 - x1;
     9ec:	e4 2e       	mov	r14, r20
     9ee:	f1 2c       	mov	r15, r1
     9f0:	ec 1a       	sub	r14, r28
     9f2:	f1 08       	sbc	r15, r1
	dy = y2 - y1;
     9f4:	a2 2e       	mov	r10, r18
     9f6:	b1 2c       	mov	r11, r1
     9f8:	ad 1a       	sub	r10, r29
     9fa:	b1 08       	sbc	r11, r1

	x = x1;
	y = y1;

	if (dx < 0) {
     9fc:	ff 20       	and	r15, r15
     9fe:	2c f4       	brge	.+10     	; 0xa0a <gfx_mono_generic_draw_line+0x48>
		xinc = -1;
		dx = -dx;
     a00:	f1 94       	neg	r15
     a02:	e1 94       	neg	r14
     a04:	f1 08       	sbc	r15, r1

	x = x1;
	y = y1;

	if (dx < 0) {
		xinc = -1;
     a06:	1f ef       	ldi	r17, 0xFF	; 255
     a08:	01 c0       	rjmp	.+2      	; 0xa0c <gfx_mono_generic_draw_line+0x4a>
		dx = -dx;
	} else {
		xinc = 1;
     a0a:	11 e0       	ldi	r17, 0x01	; 1
	}

	if (dy < 0) {
     a0c:	bb 20       	and	r11, r11
     a0e:	0c f0       	brlt	.+2      	; 0xa12 <gfx_mono_generic_draw_line+0x50>
     a10:	48 c0       	rjmp	.+144    	; 0xaa2 <gfx_mono_generic_draw_line+0xe0>
		yinc = -1;
		dy = -dy;
     a12:	88 24       	eor	r8, r8
     a14:	99 24       	eor	r9, r9
     a16:	8a 18       	sub	r8, r10
     a18:	9b 08       	sbc	r9, r11
	} else {
		yinc = 1;
	}

	if (dx > dy) {
     a1a:	8e 14       	cp	r8, r14
     a1c:	9f 04       	cpc	r9, r15
     a1e:	fc f4       	brge	.+62     	; 0xa5e <gfx_mono_generic_draw_line+0x9c>
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
		dy = -dy;
     a20:	54 01       	movw	r10, r8
	} else {
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
     a22:	88 24       	eor	r8, r8
     a24:	8a 94       	dec	r8
     a26:	02 c0       	rjmp	.+4      	; 0xa2c <gfx_mono_generic_draw_line+0x6a>
		dy = -dy;
	} else {
		yinc = 1;
     a28:	88 24       	eor	r8, r8
     a2a:	83 94       	inc	r8
	}

	if (dx > dy) {
		e = dy - dx;
     a2c:	65 01       	movw	r12, r10
     a2e:	ce 18       	sub	r12, r14
     a30:	df 08       	sbc	r13, r15
		for (i = 0; i <= dx; i++) {
     a32:	ff 20       	and	r15, r15
     a34:	dc f1       	brlt	.+118    	; 0xaac <gfx_mono_generic_draw_line+0xea>
     a36:	91 2c       	mov	r9, r1
			gfx_mono_draw_pixel(x, y, color);
     a38:	40 2f       	mov	r20, r16
     a3a:	6d 2f       	mov	r22, r29
     a3c:	8c 2f       	mov	r24, r28
     a3e:	4f d2       	rcall	.+1182   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
			if (e >= 0) {
     a40:	dd 20       	and	r13, r13
     a42:	1c f0       	brlt	.+6      	; 0xa4a <gfx_mono_generic_draw_line+0x88>
				e -= dx;
     a44:	ce 18       	sub	r12, r14
     a46:	df 08       	sbc	r13, r15
				y += yinc;
     a48:	d8 0d       	add	r29, r8
			}

			e += dy;
     a4a:	ca 0c       	add	r12, r10
     a4c:	db 1c       	adc	r13, r11
     a4e:	c1 0f       	add	r28, r17
		yinc = 1;
	}

	if (dx > dy) {
		e = dy - dx;
		for (i = 0; i <= dx; i++) {
     a50:	93 94       	inc	r9
     a52:	89 2d       	mov	r24, r9
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	e8 16       	cp	r14, r24
     a58:	f9 06       	cpc	r15, r25
     a5a:	74 f7       	brge	.-36     	; 0xa38 <gfx_mono_generic_draw_line+0x76>
     a5c:	27 c0       	rjmp	.+78     	; 0xaac <gfx_mono_generic_draw_line+0xea>

			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
     a5e:	67 01       	movw	r12, r14
     a60:	ca 0c       	add	r12, r10
     a62:	db 1c       	adc	r13, r11
		for (i = 0; i <= dy; i++) {
     a64:	99 20       	and	r9, r9
     a66:	14 f1       	brlt	.+68     	; 0xaac <gfx_mono_generic_draw_line+0xea>
	} else {
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
     a68:	aa 24       	eor	r10, r10
     a6a:	aa 94       	dec	r10
		dy = -dy;
	} else {
		yinc = 1;
     a6c:	b1 2c       	mov	r11, r1
			x += xinc;
		}
	} else {
		e = dx - dy;
		for (i = 0; i <= dy; i++) {
			gfx_mono_draw_pixel(x, y, color);
     a6e:	40 2f       	mov	r20, r16
     a70:	6d 2f       	mov	r22, r29
     a72:	8c 2f       	mov	r24, r28
     a74:	34 d2       	rcall	.+1128   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
			if (e >= 0) {
     a76:	dd 20       	and	r13, r13
     a78:	1c f0       	brlt	.+6      	; 0xa80 <gfx_mono_generic_draw_line+0xbe>
				e -= dy;
     a7a:	c8 18       	sub	r12, r8
     a7c:	d9 08       	sbc	r13, r9
				x += xinc;
     a7e:	c1 0f       	add	r28, r17
			}

			e += dx;
     a80:	ce 0c       	add	r12, r14
     a82:	df 1c       	adc	r13, r15
     a84:	da 0d       	add	r29, r10
			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
		for (i = 0; i <= dy; i++) {
     a86:	b3 94       	inc	r11
     a88:	8b 2d       	mov	r24, r11
     a8a:	90 e0       	ldi	r25, 0x00	; 0
     a8c:	88 16       	cp	r8, r24
     a8e:	99 06       	cpc	r9, r25
     a90:	74 f7       	brge	.-36     	; 0xa6e <gfx_mono_generic_draw_line+0xac>
     a92:	0c c0       	rjmp	.+24     	; 0xaac <gfx_mono_generic_draw_line+0xea>

			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
     a94:	67 01       	movw	r12, r14
     a96:	ca 18       	sub	r12, r10
     a98:	db 08       	sbc	r13, r11
		y1 = y2;
		y2 = dy;
	}

	dx = x2 - x1;
	dy = y2 - y1;
     a9a:	45 01       	movw	r8, r10

	if (dy < 0) {
		yinc = -1;
		dy = -dy;
	} else {
		yinc = 1;
     a9c:	aa 24       	eor	r10, r10
     a9e:	a3 94       	inc	r10
     aa0:	e5 cf       	rjmp	.-54     	; 0xa6c <gfx_mono_generic_draw_line+0xaa>
	}

	if (dx > dy) {
     aa2:	ae 14       	cp	r10, r14
     aa4:	bf 04       	cpc	r11, r15
     aa6:	0c f4       	brge	.+2      	; 0xaaa <gfx_mono_generic_draw_line+0xe8>
     aa8:	bf cf       	rjmp	.-130    	; 0xa28 <gfx_mono_generic_draw_line+0x66>
     aaa:	f4 cf       	rjmp	.-24     	; 0xa94 <gfx_mono_generic_draw_line+0xd2>

			e += dx;
			y += yinc;
		}
	}
}
     aac:	df 91       	pop	r29
     aae:	cf 91       	pop	r28
     ab0:	1f 91       	pop	r17
     ab2:	0f 91       	pop	r16
     ab4:	ff 90       	pop	r15
     ab6:	ef 90       	pop	r14
     ab8:	df 90       	pop	r13
     aba:	cf 90       	pop	r12
     abc:	bf 90       	pop	r11
     abe:	af 90       	pop	r10
     ac0:	9f 90       	pop	r9
     ac2:	8f 90       	pop	r8
     ac4:	08 95       	ret

00000ac6 <gfx_mono_generic_draw_rect>:
 * \param  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     ac6:	ff 92       	push	r15
     ac8:	0f 93       	push	r16
     aca:	1f 93       	push	r17
     acc:	cf 93       	push	r28
     ace:	df 93       	push	r29
     ad0:	d8 2f       	mov	r29, r24
     ad2:	16 2f       	mov	r17, r22
     ad4:	c4 2f       	mov	r28, r20
     ad6:	f2 2e       	mov	r15, r18
	gfx_mono_draw_horizontal_line(x, y, width, color);
     ad8:	20 2f       	mov	r18, r16
     ada:	b2 de       	rcall	.-668    	; 0x840 <gfx_mono_generic_draw_horizontal_line>
     adc:	6f ef       	ldi	r22, 0xFF	; 255
     ade:	6f 0d       	add	r22, r15
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
     ae0:	61 0f       	add	r22, r17
     ae2:	20 2f       	mov	r18, r16
     ae4:	4c 2f       	mov	r20, r28
     ae6:	8d 2f       	mov	r24, r29
     ae8:	ab de       	rcall	.-682    	; 0x840 <gfx_mono_generic_draw_horizontal_line>

	gfx_mono_draw_vertical_line(x, y, height, color);
     aea:	20 2f       	mov	r18, r16
     aec:	4f 2d       	mov	r20, r15
     aee:	61 2f       	mov	r22, r17
     af0:	8d 2f       	mov	r24, r29
     af2:	11 df       	rcall	.-478    	; 0x916 <gfx_mono_generic_draw_vertical_line>
     af4:	8f ef       	ldi	r24, 0xFF	; 255
     af6:	8c 0f       	add	r24, r28
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
     af8:	20 2f       	mov	r18, r16
     afa:	4f 2d       	mov	r20, r15
     afc:	61 2f       	mov	r22, r17
     afe:	8d 0f       	add	r24, r29
     b00:	0a df       	rcall	.-492    	; 0x916 <gfx_mono_generic_draw_vertical_line>
}
     b02:	df 91       	pop	r29
     b04:	cf 91       	pop	r28
     b06:	1f 91       	pop	r17
     b08:	0f 91       	pop	r16
     b0a:	ff 90       	pop	r15
     b0c:	08 95       	ret

00000b0e <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     b0e:	ff 92       	push	r15
     b10:	0f 93       	push	r16
     b12:	1f 93       	push	r17
     b14:	cf 93       	push	r28
     b16:	df 93       	push	r29
	if (height == 0) {
     b18:	22 23       	and	r18, r18
     b1a:	69 f0       	breq	.+26     	; 0xb36 <gfx_mono_generic_draw_filled_rect+0x28>
     b1c:	c2 2f       	mov	r28, r18
     b1e:	f4 2e       	mov	r15, r20
     b20:	18 2f       	mov	r17, r24
     b22:	df ef       	ldi	r29, 0xFF	; 255
     b24:	d6 0f       	add	r29, r22
     b26:	6d 2f       	mov	r22, r29
     b28:	6c 0f       	add	r22, r28
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     b2a:	20 2f       	mov	r18, r16
     b2c:	4f 2d       	mov	r20, r15
     b2e:	81 2f       	mov	r24, r17
     b30:	87 de       	rcall	.-754    	; 0x840 <gfx_mono_generic_draw_horizontal_line>
     b32:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     b34:	c1 f7       	brne	.-16     	; 0xb26 <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     b36:	df 91       	pop	r29
     b38:	cf 91       	pop	r28
     b3a:	1f 91       	pop	r17
     b3c:	0f 91       	pop	r16
     b3e:	ff 90       	pop	r15
     b40:	08 95       	ret

00000b42 <gfx_mono_generic_draw_circle>:
 * \param  octant_mask Bitmask indicating which octants to draw.
 */
void gfx_mono_generic_draw_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t octant_mask)
{
     b42:	2f 92       	push	r2
     b44:	3f 92       	push	r3
     b46:	4f 92       	push	r4
     b48:	5f 92       	push	r5
     b4a:	6f 92       	push	r6
     b4c:	7f 92       	push	r7
     b4e:	8f 92       	push	r8
     b50:	9f 92       	push	r9
     b52:	af 92       	push	r10
     b54:	bf 92       	push	r11
     b56:	cf 92       	push	r12
     b58:	df 92       	push	r13
     b5a:	ef 92       	push	r14
     b5c:	ff 92       	push	r15
     b5e:	0f 93       	push	r16
     b60:	1f 93       	push	r17
     b62:	cf 93       	push	r28
     b64:	df 93       	push	r29
     b66:	00 d0       	rcall	.+0      	; 0xb68 <gfx_mono_generic_draw_circle+0x26>
     b68:	1f 92       	push	r1
     b6a:	cd b7       	in	r28, 0x3d	; 61
     b6c:	de b7       	in	r29, 0x3e	; 62
     b6e:	88 2e       	mov	r8, r24
     b70:	96 2e       	mov	r9, r22
     b72:	4a 83       	std	Y+2, r20	; 0x02
     b74:	a2 2e       	mov	r10, r18
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     b76:	41 11       	cpse	r20, r1
     b78:	03 c0       	rjmp	.+6      	; 0xb80 <gfx_mono_generic_draw_circle+0x3e>
		gfx_mono_draw_pixel(x, y, color);
     b7a:	42 2f       	mov	r20, r18
     b7c:	b0 d1       	rcall	.+864    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     b7e:	89 c0       	rjmp	.+274    	; 0xc92 <gfx_mono_generic_draw_circle+0x150>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     b80:	2a 81       	ldd	r18, Y+2	; 0x02
     b82:	e2 2e       	mov	r14, r18
     b84:	f1 2c       	mov	r15, r1
     b86:	ee 0c       	add	r14, r14
     b88:	ff 1c       	adc	r15, r15
     b8a:	f1 94       	neg	r15
     b8c:	e1 94       	neg	r14
     b8e:	f1 08       	sbc	r15, r1
     b90:	83 e0       	ldi	r24, 0x03	; 3
     b92:	e8 0e       	add	r14, r24
     b94:	f1 1c       	adc	r15, r1
     b96:	c6 2e       	mov	r12, r22
     b98:	d8 2c       	mov	r13, r8
     b9a:	18 2d       	mov	r17, r8
     b9c:	b6 2e       	mov	r11, r22
		gfx_mono_draw_pixel(x, y, color);
		return;
	}

	/* Set up start iterators. */
	offset_x = 0;
     b9e:	1b 82       	std	Y+3, r1	; 0x03
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     ba0:	90 2f       	mov	r25, r16
     ba2:	91 70       	andi	r25, 0x01	; 1
     ba4:	29 2e       	mov	r2, r25
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT1) {
     ba6:	e0 2f       	mov	r30, r16
     ba8:	e2 70       	andi	r30, 0x02	; 2
     baa:	3e 2e       	mov	r3, r30
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT2) {
     bac:	f0 2f       	mov	r31, r16
     bae:	f4 70       	andi	r31, 0x04	; 4
     bb0:	4f 2e       	mov	r4, r31
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT3) {
     bb2:	20 2f       	mov	r18, r16
     bb4:	28 70       	andi	r18, 0x08	; 8
     bb6:	52 2e       	mov	r5, r18
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT4) {
     bb8:	80 2f       	mov	r24, r16
     bba:	80 71       	andi	r24, 0x10	; 16
     bbc:	68 2e       	mov	r6, r24
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
		}

		if (octant_mask & GFX_OCTANT5) {
     bbe:	90 2f       	mov	r25, r16
     bc0:	90 72       	andi	r25, 0x20	; 32
     bc2:	79 2e       	mov	r7, r25
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
		}

		if (octant_mask & GFX_OCTANT6) {
     bc4:	e0 2f       	mov	r30, r16
     bc6:	e0 74       	andi	r30, 0x40	; 64
     bc8:	e9 83       	std	Y+1, r30	; 0x01
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     bca:	22 20       	and	r2, r2
     bcc:	29 f0       	breq	.+10     	; 0xbd8 <gfx_mono_generic_draw_circle+0x96>
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
     bce:	4a 2d       	mov	r20, r10
     bd0:	6c 2d       	mov	r22, r12
     bd2:	8a 81       	ldd	r24, Y+2	; 0x02
     bd4:	88 0d       	add	r24, r8
     bd6:	83 d1       	rcall	.+774    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT1) {
     bd8:	33 20       	and	r3, r3
     bda:	31 f0       	breq	.+12     	; 0xbe8 <gfx_mono_generic_draw_circle+0xa6>
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
     bdc:	4a 2d       	mov	r20, r10
     bde:	69 2d       	mov	r22, r9
     be0:	fa 81       	ldd	r31, Y+2	; 0x02
     be2:	6f 1b       	sub	r22, r31
     be4:	81 2f       	mov	r24, r17
     be6:	7b d1       	rcall	.+758    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT2) {
     be8:	44 20       	and	r4, r4
     bea:	31 f0       	breq	.+12     	; 0xbf8 <gfx_mono_generic_draw_circle+0xb6>
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
     bec:	4a 2d       	mov	r20, r10
     bee:	69 2d       	mov	r22, r9
     bf0:	2a 81       	ldd	r18, Y+2	; 0x02
     bf2:	62 1b       	sub	r22, r18
     bf4:	8d 2d       	mov	r24, r13
     bf6:	73 d1       	rcall	.+742    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT3) {
     bf8:	55 20       	and	r5, r5
     bfa:	31 f0       	breq	.+12     	; 0xc08 <gfx_mono_generic_draw_circle+0xc6>
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
     bfc:	4a 2d       	mov	r20, r10
     bfe:	6c 2d       	mov	r22, r12
     c00:	88 2d       	mov	r24, r8
     c02:	9a 81       	ldd	r25, Y+2	; 0x02
     c04:	89 1b       	sub	r24, r25
     c06:	6b d1       	rcall	.+726    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT4) {
     c08:	66 20       	and	r6, r6
     c0a:	31 f0       	breq	.+12     	; 0xc18 <gfx_mono_generic_draw_circle+0xd6>
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
     c0c:	4a 2d       	mov	r20, r10
     c0e:	6b 2d       	mov	r22, r11
     c10:	88 2d       	mov	r24, r8
     c12:	ea 81       	ldd	r30, Y+2	; 0x02
     c14:	8e 1b       	sub	r24, r30
     c16:	63 d1       	rcall	.+710    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT5) {
     c18:	77 20       	and	r7, r7
     c1a:	29 f0       	breq	.+10     	; 0xc26 <gfx_mono_generic_draw_circle+0xe4>
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
     c1c:	4a 2d       	mov	r20, r10
     c1e:	6a 81       	ldd	r22, Y+2	; 0x02
     c20:	69 0d       	add	r22, r9
     c22:	8d 2d       	mov	r24, r13
     c24:	5c d1       	rcall	.+696    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT6) {
     c26:	f9 81       	ldd	r31, Y+1	; 0x01
     c28:	ff 23       	and	r31, r31
     c2a:	29 f0       	breq	.+10     	; 0xc36 <gfx_mono_generic_draw_circle+0xf4>
			gfx_mono_draw_pixel(x + offset_x, y + offset_y, color);
     c2c:	4a 2d       	mov	r20, r10
     c2e:	6a 81       	ldd	r22, Y+2	; 0x02
     c30:	69 0d       	add	r22, r9
     c32:	81 2f       	mov	r24, r17
     c34:	54 d1       	rcall	.+680    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT7) {
     c36:	00 23       	and	r16, r16
     c38:	2c f4       	brge	.+10     	; 0xc44 <gfx_mono_generic_draw_circle+0x102>
			gfx_mono_draw_pixel(x + offset_y, y + offset_x, color);
     c3a:	4a 2d       	mov	r20, r10
     c3c:	6b 2d       	mov	r22, r11
     c3e:	8a 81       	ldd	r24, Y+2	; 0x02
     c40:	88 0d       	add	r24, r8
     c42:	4d d1       	rcall	.+666    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     c44:	ff 20       	and	r15, r15
     c46:	5c f4       	brge	.+22     	; 0xc5e <gfx_mono_generic_draw_circle+0x11c>
			error += ((offset_x << 2) + 6);
     c48:	2b 81       	ldd	r18, Y+3	; 0x03
     c4a:	82 2f       	mov	r24, r18
     c4c:	90 e0       	ldi	r25, 0x00	; 0
     c4e:	88 0f       	add	r24, r24
     c50:	99 1f       	adc	r25, r25
     c52:	88 0f       	add	r24, r24
     c54:	99 1f       	adc	r25, r25
     c56:	06 96       	adiw	r24, 0x06	; 6
     c58:	e8 0e       	add	r14, r24
     c5a:	f9 1e       	adc	r15, r25
     c5c:	0f c0       	rjmp	.+30     	; 0xc7c <gfx_mono_generic_draw_circle+0x13a>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     c5e:	eb 81       	ldd	r30, Y+3	; 0x03
     c60:	8e 2f       	mov	r24, r30
     c62:	90 e0       	ldi	r25, 0x00	; 0
     c64:	fa 81       	ldd	r31, Y+2	; 0x02
     c66:	8f 1b       	sub	r24, r31
     c68:	91 09       	sbc	r25, r1
     c6a:	88 0f       	add	r24, r24
     c6c:	99 1f       	adc	r25, r25
     c6e:	88 0f       	add	r24, r24
     c70:	99 1f       	adc	r25, r25
     c72:	0a 96       	adiw	r24, 0x0a	; 10
     c74:	e8 0e       	add	r14, r24
     c76:	f9 1e       	adc	r15, r25
			--offset_y;
     c78:	f1 50       	subi	r31, 0x01	; 1
     c7a:	fa 83       	std	Y+2, r31	; 0x02
		}

		/* Next X. */
		++offset_x;
     c7c:	2b 81       	ldd	r18, Y+3	; 0x03
     c7e:	2f 5f       	subi	r18, 0xFF	; 255
     c80:	2b 83       	std	Y+3, r18	; 0x03
     c82:	b3 94       	inc	r11
     c84:	1f 5f       	subi	r17, 0xFF	; 255
     c86:	da 94       	dec	r13
     c88:	ca 94       	dec	r12
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
     c8a:	8a 81       	ldd	r24, Y+2	; 0x02
     c8c:	82 17       	cp	r24, r18
     c8e:	08 f0       	brcs	.+2      	; 0xc92 <gfx_mono_generic_draw_circle+0x150>
     c90:	9c cf       	rjmp	.-200    	; 0xbca <gfx_mono_generic_draw_circle+0x88>
		}

		/* Next X. */
		++offset_x;
	}
}
     c92:	0f 90       	pop	r0
     c94:	0f 90       	pop	r0
     c96:	0f 90       	pop	r0
     c98:	df 91       	pop	r29
     c9a:	cf 91       	pop	r28
     c9c:	1f 91       	pop	r17
     c9e:	0f 91       	pop	r16
     ca0:	ff 90       	pop	r15
     ca2:	ef 90       	pop	r14
     ca4:	df 90       	pop	r13
     ca6:	cf 90       	pop	r12
     ca8:	bf 90       	pop	r11
     caa:	af 90       	pop	r10
     cac:	9f 90       	pop	r9
     cae:	8f 90       	pop	r8
     cb0:	7f 90       	pop	r7
     cb2:	6f 90       	pop	r6
     cb4:	5f 90       	pop	r5
     cb6:	4f 90       	pop	r4
     cb8:	3f 90       	pop	r3
     cba:	2f 90       	pop	r2
     cbc:	08 95       	ret

00000cbe <gfx_mono_generic_draw_filled_circle>:
 * \param  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
     cbe:	5f 92       	push	r5
     cc0:	6f 92       	push	r6
     cc2:	7f 92       	push	r7
     cc4:	8f 92       	push	r8
     cc6:	9f 92       	push	r9
     cc8:	af 92       	push	r10
     cca:	bf 92       	push	r11
     ccc:	cf 92       	push	r12
     cce:	df 92       	push	r13
     cd0:	ef 92       	push	r14
     cd2:	ff 92       	push	r15
     cd4:	0f 93       	push	r16
     cd6:	1f 93       	push	r17
     cd8:	cf 93       	push	r28
     cda:	df 93       	push	r29
     cdc:	88 2e       	mov	r8, r24
     cde:	96 2e       	mov	r9, r22
     ce0:	c4 2f       	mov	r28, r20
     ce2:	a2 2e       	mov	r10, r18
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     ce4:	41 11       	cpse	r20, r1
     ce6:	03 c0       	rjmp	.+6      	; 0xcee <gfx_mono_generic_draw_filled_circle+0x30>
		gfx_mono_draw_pixel(x, y, color);
     ce8:	42 2f       	mov	r20, r18
     cea:	f9 d0       	rcall	.+498    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     cec:	73 c0       	rjmp	.+230    	; 0xdd4 <gfx_mono_generic_draw_filled_circle+0x116>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     cee:	e4 2e       	mov	r14, r20
     cf0:	f1 2c       	mov	r15, r1
     cf2:	ee 0c       	add	r14, r14
     cf4:	ff 1c       	adc	r15, r15
     cf6:	f1 94       	neg	r15
     cf8:	e1 94       	neg	r14
     cfa:	f1 08       	sbc	r15, r1
     cfc:	83 e0       	ldi	r24, 0x03	; 3
     cfe:	e8 0e       	add	r14, r24
     d00:	f1 1c       	adc	r15, r1
     d02:	b6 2e       	mov	r11, r22
     d04:	c8 2c       	mov	r12, r8
     d06:	d8 2c       	mov	r13, r8
     d08:	11 e0       	ldi	r17, 0x01	; 1
		gfx_mono_draw_pixel(x, y, color);
		return;
	}

	/* Set up start iterators. */
	offset_x = 0;
     d0a:	d0 e0       	ldi	r29, 0x00	; 0
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     d0c:	80 2f       	mov	r24, r16
     d0e:	83 70       	andi	r24, 0x03	; 3
     d10:	58 2e       	mov	r5, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     d12:	80 2f       	mov	r24, r16
     d14:	8c 70       	andi	r24, 0x0C	; 12
     d16:	68 2e       	mov	r6, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     d18:	80 2f       	mov	r24, r16
     d1a:	80 73       	andi	r24, 0x30	; 48
     d1c:	78 2e       	mov	r7, r24
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     d1e:	00 7c       	andi	r16, 0xC0	; 192
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     d20:	55 20       	and	r5, r5
     d22:	69 f0       	breq	.+26     	; 0xd3e <gfx_mono_generic_draw_filled_circle+0x80>
			gfx_mono_draw_vertical_line(x + offset_y,
     d24:	2a 2d       	mov	r18, r10
     d26:	41 2f       	mov	r20, r17
     d28:	6b 2d       	mov	r22, r11
     d2a:	8c 2f       	mov	r24, r28
     d2c:	88 0d       	add	r24, r8
     d2e:	f3 dd       	rcall	.-1050   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     d30:	2a 2d       	mov	r18, r10
     d32:	41 e0       	ldi	r20, 0x01	; 1
     d34:	4c 0f       	add	r20, r28
     d36:	69 2d       	mov	r22, r9
     d38:	6c 1b       	sub	r22, r28
     d3a:	8d 2d       	mov	r24, r13
     d3c:	ec dd       	rcall	.-1064   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     d3e:	66 20       	and	r6, r6
     d40:	69 f0       	breq	.+26     	; 0xd5c <gfx_mono_generic_draw_filled_circle+0x9e>
			gfx_mono_draw_vertical_line(x - offset_y,
     d42:	2a 2d       	mov	r18, r10
     d44:	41 2f       	mov	r20, r17
     d46:	6b 2d       	mov	r22, r11
     d48:	88 2d       	mov	r24, r8
     d4a:	8c 1b       	sub	r24, r28
     d4c:	e4 dd       	rcall	.-1080   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     d4e:	2a 2d       	mov	r18, r10
     d50:	41 e0       	ldi	r20, 0x01	; 1
     d52:	4c 0f       	add	r20, r28
     d54:	69 2d       	mov	r22, r9
     d56:	6c 1b       	sub	r22, r28
     d58:	8c 2d       	mov	r24, r12
     d5a:	dd dd       	rcall	.-1094   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     d5c:	77 20       	and	r7, r7
     d5e:	61 f0       	breq	.+24     	; 0xd78 <gfx_mono_generic_draw_filled_circle+0xba>
			gfx_mono_draw_vertical_line(x - offset_y,
     d60:	2a 2d       	mov	r18, r10
     d62:	41 2f       	mov	r20, r17
     d64:	69 2d       	mov	r22, r9
     d66:	88 2d       	mov	r24, r8
     d68:	8c 1b       	sub	r24, r28
     d6a:	d5 dd       	rcall	.-1110   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     d6c:	2a 2d       	mov	r18, r10
     d6e:	41 e0       	ldi	r20, 0x01	; 1
     d70:	4c 0f       	add	r20, r28
     d72:	69 2d       	mov	r22, r9
     d74:	8c 2d       	mov	r24, r12
     d76:	cf dd       	rcall	.-1122   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     d78:	00 23       	and	r16, r16
     d7a:	61 f0       	breq	.+24     	; 0xd94 <gfx_mono_generic_draw_filled_circle+0xd6>
			gfx_mono_draw_vertical_line(x + offset_y,
     d7c:	2a 2d       	mov	r18, r10
     d7e:	41 2f       	mov	r20, r17
     d80:	69 2d       	mov	r22, r9
     d82:	8c 2f       	mov	r24, r28
     d84:	88 0d       	add	r24, r8
     d86:	c7 dd       	rcall	.-1138   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     d88:	2a 2d       	mov	r18, r10
     d8a:	41 e0       	ldi	r20, 0x01	; 1
     d8c:	4c 0f       	add	r20, r28
     d8e:	69 2d       	mov	r22, r9
     d90:	8d 2d       	mov	r24, r13
     d92:	c1 dd       	rcall	.-1150   	; 0x916 <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     d94:	ff 20       	and	r15, r15
     d96:	54 f4       	brge	.+20     	; 0xdac <gfx_mono_generic_draw_filled_circle+0xee>
			error += ((offset_x << 2) + 6);
     d98:	8d 2f       	mov	r24, r29
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	88 0f       	add	r24, r24
     d9e:	99 1f       	adc	r25, r25
     da0:	88 0f       	add	r24, r24
     da2:	99 1f       	adc	r25, r25
     da4:	06 96       	adiw	r24, 0x06	; 6
     da6:	e8 0e       	add	r14, r24
     da8:	f9 1e       	adc	r15, r25
     daa:	0c c0       	rjmp	.+24     	; 0xdc4 <gfx_mono_generic_draw_filled_circle+0x106>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     dac:	ed 2f       	mov	r30, r29
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	ec 1b       	sub	r30, r28
     db2:	f1 09       	sbc	r31, r1
     db4:	ee 0f       	add	r30, r30
     db6:	ff 1f       	adc	r31, r31
     db8:	ee 0f       	add	r30, r30
     dba:	ff 1f       	adc	r31, r31
     dbc:	3a 96       	adiw	r30, 0x0a	; 10
     dbe:	ee 0e       	add	r14, r30
     dc0:	ff 1e       	adc	r15, r31
			--offset_y;
     dc2:	c1 50       	subi	r28, 0x01	; 1
		}

		/* Next X. */
		++offset_x;
     dc4:	df 5f       	subi	r29, 0xFF	; 255
     dc6:	1f 5f       	subi	r17, 0xFF	; 255
     dc8:	d3 94       	inc	r13
     dca:	ca 94       	dec	r12
     dcc:	ba 94       	dec	r11
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
     dce:	cd 17       	cp	r28, r29
     dd0:	08 f0       	brcs	.+2      	; 0xdd4 <gfx_mono_generic_draw_filled_circle+0x116>
     dd2:	a6 cf       	rjmp	.-180    	; 0xd20 <gfx_mono_generic_draw_filled_circle+0x62>
		}

		/* Next X. */
		++offset_x;
	}
}
     dd4:	df 91       	pop	r29
     dd6:	cf 91       	pop	r28
     dd8:	1f 91       	pop	r17
     dda:	0f 91       	pop	r16
     ddc:	ff 90       	pop	r15
     dde:	ef 90       	pop	r14
     de0:	df 90       	pop	r13
     de2:	cf 90       	pop	r12
     de4:	bf 90       	pop	r11
     de6:	af 90       	pop	r10
     de8:	9f 90       	pop	r9
     dea:	8f 90       	pop	r8
     dec:	7f 90       	pop	r7
     dee:	6f 90       	pop	r6
     df0:	5f 90       	pop	r5
     df2:	08 95       	ret

00000df4 <gfx_mono_lcd_uc1608_put_page>:
		uint8_t				byte = gfx_mono_lcd_uc1608_get_byte(page, x);

		isSet = (byte & pixel_mask) ?  GFX_PIXEL_SET : GFX_PIXEL_CLR;
	}
	return isSet;
}
     df4:	ef 92       	push	r14
     df6:	ff 92       	push	r15
     df8:	0f 93       	push	r16
     dfa:	1f 93       	push	r17
     dfc:	cf 93       	push	r28
     dfe:	df 93       	push	r29
     e00:	7c 01       	movw	r14, r24
     e02:	c4 2f       	mov	r28, r20
     e04:	12 2f       	mov	r17, r18
     e06:	89 2b       	or	r24, r25
     e08:	01 f1       	breq	.+64     	; 0xe4a <gfx_mono_lcd_uc1608_put_page+0x56>
     e0a:	60 31       	cpi	r22, 0x10	; 16
     e0c:	f0 f4       	brcc	.+60     	; 0xe4a <gfx_mono_lcd_uc1608_put_page+0x56>
     e0e:	40 3f       	cpi	r20, 0xF0	; 240
     e10:	e0 f4       	brcc	.+56     	; 0xe4a <gfx_mono_lcd_uc1608_put_page+0x56>
     e12:	86 2f       	mov	r24, r22
     e14:	df d5       	rcall	.+3006   	; 0x19d4 <lcd_page_set>
     e16:	8c 2f       	mov	r24, r28
     e18:	e3 d5       	rcall	.+3014   	; 0x19e0 <lcd_col_set>
     e1a:	81 2f       	mov	r24, r17
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	8c 0f       	add	r24, r28
     e20:	91 1d       	adc	r25, r1
     e22:	81 3f       	cpi	r24, 0xF1	; 241
     e24:	91 05       	cpc	r25, r1
     e26:	14 f0       	brlt	.+4      	; 0xe2c <gfx_mono_lcd_uc1608_put_page+0x38>
     e28:	10 ef       	ldi	r17, 0xF0	; 240
     e2a:	1c 1b       	sub	r17, r28
     e2c:	11 23       	and	r17, r17
     e2e:	69 f0       	breq	.+26     	; 0xe4a <gfx_mono_lcd_uc1608_put_page+0x56>
     e30:	e7 01       	movw	r28, r14
     e32:	11 50       	subi	r17, 0x01	; 1
     e34:	01 2f       	mov	r16, r17
     e36:	10 e0       	ldi	r17, 0x00	; 0
     e38:	0f 5f       	subi	r16, 0xFF	; 255
     e3a:	1f 4f       	sbci	r17, 0xFF	; 255
     e3c:	0e 0d       	add	r16, r14
     e3e:	1f 1d       	adc	r17, r15
     e40:	89 91       	ld	r24, Y+
     e42:	69 d5       	rcall	.+2770   	; 0x1916 <lcd_bus_write_ram>
     e44:	c0 17       	cp	r28, r16
     e46:	d1 07       	cpc	r29, r17
     e48:	d9 f7       	brne	.-10     	; 0xe40 <gfx_mono_lcd_uc1608_put_page+0x4c>
     e4a:	df 91       	pop	r29
     e4c:	cf 91       	pop	r28
     e4e:	1f 91       	pop	r17
     e50:	0f 91       	pop	r16
     e52:	ff 90       	pop	r15
     e54:	ef 90       	pop	r14
     e56:	08 95       	ret

00000e58 <gfx_mono_lcd_uc1608_put_byte>:
     e58:	cf 93       	push	r28
     e5a:	df 93       	push	r29
     e5c:	80 31       	cpi	r24, 0x10	; 16
     e5e:	48 f4       	brcc	.+18     	; 0xe72 <gfx_mono_lcd_uc1608_put_byte+0x1a>
     e60:	60 3f       	cpi	r22, 0xF0	; 240
     e62:	38 f4       	brcc	.+14     	; 0xe72 <gfx_mono_lcd_uc1608_put_byte+0x1a>
     e64:	d4 2f       	mov	r29, r20
     e66:	c6 2f       	mov	r28, r22
     e68:	b5 d5       	rcall	.+2922   	; 0x19d4 <lcd_page_set>
     e6a:	8c 2f       	mov	r24, r28
     e6c:	b9 d5       	rcall	.+2930   	; 0x19e0 <lcd_col_set>
     e6e:	8d 2f       	mov	r24, r29
     e70:	52 d5       	rcall	.+2724   	; 0x1916 <lcd_bus_write_ram>
     e72:	df 91       	pop	r29
     e74:	cf 91       	pop	r28
     e76:	08 95       	ret

00000e78 <gfx_mono_lcd_uc1608_get_byte>:
     e78:	cf 93       	push	r28
     e7a:	80 31       	cpi	r24, 0x10	; 16
     e7c:	40 f4       	brcc	.+16     	; 0xe8e <gfx_mono_lcd_uc1608_get_byte+0x16>
     e7e:	60 3f       	cpi	r22, 0xF0	; 240
     e80:	40 f4       	brcc	.+16     	; 0xe92 <gfx_mono_lcd_uc1608_get_byte+0x1a>
     e82:	c6 2f       	mov	r28, r22
     e84:	a7 d5       	rcall	.+2894   	; 0x19d4 <lcd_page_set>
     e86:	8c 2f       	mov	r24, r28
     e88:	ab d5       	rcall	.+2902   	; 0x19e0 <lcd_col_set>
     e8a:	5a d5       	rcall	.+2740   	; 0x1940 <lcd_bus_read_ram>
     e8c:	03 c0       	rjmp	.+6      	; 0xe94 <gfx_mono_lcd_uc1608_get_byte+0x1c>
     e8e:	80 e0       	ldi	r24, 0x00	; 0
     e90:	01 c0       	rjmp	.+2      	; 0xe94 <gfx_mono_lcd_uc1608_get_byte+0x1c>
     e92:	80 e0       	ldi	r24, 0x00	; 0
     e94:	cf 91       	pop	r28
     e96:	08 95       	ret

00000e98 <gfx_mono_lcd_uc1608_mask_byte>:
 * \param column     Page offset (x coordinate)
 * \param pixel_mask Mask for pixel operation
 * \param color      Pixel operation
 */
void gfx_mono_lcd_uc1608_mask_byte(gfx_coord_t page, gfx_coord_t column, gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
     e98:	0f 93       	push	r16
     e9a:	1f 93       	push	r17
     e9c:	cf 93       	push	r28
     e9e:	df 93       	push	r29
	uint8_t data = 0;

	if ((page < GFX_MONO_LCD_PAGES) && (column < GFX_MONO_LCD_WIDTH)) {
     ea0:	80 31       	cpi	r24, 0x10	; 16
     ea2:	c0 f4       	brcc	.+48     	; 0xed4 <gfx_mono_lcd_uc1608_mask_byte+0x3c>
     ea4:	60 3f       	cpi	r22, 0xF0	; 240
     ea6:	b0 f4       	brcc	.+44     	; 0xed4 <gfx_mono_lcd_uc1608_mask_byte+0x3c>
     ea8:	d2 2f       	mov	r29, r18
     eaa:	14 2f       	mov	r17, r20
     eac:	c6 2f       	mov	r28, r22
		data = gfx_mono_lcd_uc1608_get_byte(page, column);
     eae:	e4 df       	rcall	.-56     	; 0xe78 <gfx_mono_lcd_uc1608_get_byte>
     eb0:	08 2f       	mov	r16, r24

		switch (color) {
     eb2:	d1 30       	cpi	r29, 0x01	; 1
     eb4:	41 f0       	breq	.+16     	; 0xec6 <gfx_mono_lcd_uc1608_mask_byte+0x2e>
     eb6:	18 f0       	brcs	.+6      	; 0xebe <gfx_mono_lcd_uc1608_mask_byte+0x26>
     eb8:	d2 30       	cpi	r29, 0x02	; 2
     eba:	39 f0       	breq	.+14     	; 0xeca <gfx_mono_lcd_uc1608_mask_byte+0x32>
     ebc:	07 c0       	rjmp	.+14     	; 0xecc <gfx_mono_lcd_uc1608_mask_byte+0x34>
			case GFX_PIXEL_CLR:
				data &= ~pixel_mask;
     ebe:	41 2f       	mov	r20, r17
     ec0:	40 95       	com	r20
     ec2:	04 23       	and	r16, r20
				break;
     ec4:	03 c0       	rjmp	.+6      	; 0xecc <gfx_mono_lcd_uc1608_mask_byte+0x34>

			case GFX_PIXEL_SET:
				data |= pixel_mask;
     ec6:	01 2b       	or	r16, r17
				break;
     ec8:	01 c0       	rjmp	.+2      	; 0xecc <gfx_mono_lcd_uc1608_mask_byte+0x34>

			case GFX_PIXEL_XOR:
				data ^= pixel_mask;
     eca:	01 27       	eor	r16, r17
				break;
		}

		lcd_col_set(column);
     ecc:	8c 2f       	mov	r24, r28
     ece:	88 d5       	rcall	.+2832   	; 0x19e0 <lcd_col_set>
		lcd_bus_write_ram(data);										// Write byte slice to RAM
     ed0:	80 2f       	mov	r24, r16
     ed2:	21 d5       	rcall	.+2626   	; 0x1916 <lcd_bus_write_ram>
	}
}
     ed4:	df 91       	pop	r29
     ed6:	cf 91       	pop	r28
     ed8:	1f 91       	pop	r17
     eda:	0f 91       	pop	r16
     edc:	08 95       	ret

00000ede <gfx_mono_lcd_uc1608_draw_pixel>:
 * \param y         Y coordinate of the pixel
 * \param color     Pixel operation.
 */
void gfx_mono_lcd_uc1608_draw_pixel(gfx_coord_t x, gfx_coord_t y, gfx_mono_color_t color)
{
	if ((x < GFX_MONO_LCD_WIDTH) && (y < GFX_MONO_LCD_HEIGHT)) {
     ede:	80 3f       	cpi	r24, 0xF0	; 240
     ee0:	98 f4       	brcc	.+38     	; 0xf08 <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     ee2:	66 23       	and	r22, r22
     ee4:	8c f0       	brlt	.+34     	; 0xf08 <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     ee6:	24 2f       	mov	r18, r20
     ee8:	96 2f       	mov	r25, r22
     eea:	68 2f       	mov	r22, r24
		gfx_coord_t			page		= y / GFX_MONO_LCD_PIXELS_PER_BYTE;
		gfx_mono_color_t	pixel_mask	= 1 << (y % GFX_MONO_LCD_PIXELS_PER_BYTE);
     eec:	89 2f       	mov	r24, r25
     eee:	87 70       	andi	r24, 0x07	; 7
     ef0:	41 e0       	ldi	r20, 0x01	; 1
     ef2:	50 e0       	ldi	r21, 0x00	; 0
     ef4:	02 c0       	rjmp	.+4      	; 0xefa <gfx_mono_lcd_uc1608_draw_pixel+0x1c>
     ef6:	44 0f       	add	r20, r20
     ef8:	55 1f       	adc	r21, r21
     efa:	8a 95       	dec	r24
     efc:	e2 f7       	brpl	.-8      	; 0xef6 <gfx_mono_lcd_uc1608_draw_pixel+0x18>

		gfx_mono_lcd_uc1608_mask_byte(page, x, pixel_mask, color);
     efe:	89 2f       	mov	r24, r25
     f00:	86 95       	lsr	r24
     f02:	86 95       	lsr	r24
     f04:	86 95       	lsr	r24
     f06:	c8 cf       	rjmp	.-112    	; 0xe98 <gfx_mono_lcd_uc1608_mask_byte>
     f08:	08 95       	ret

00000f0a <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     f0a:	9f 92       	push	r9
     f0c:	af 92       	push	r10
     f0e:	bf 92       	push	r11
     f10:	cf 92       	push	r12
     f12:	df 92       	push	r13
     f14:	ef 92       	push	r14
     f16:	ff 92       	push	r15
     f18:	0f 93       	push	r16
     f1a:	1f 93       	push	r17
     f1c:	cf 93       	push	r28
     f1e:	df 93       	push	r29
     f20:	c8 2f       	mov	r28, r24
     f22:	e6 2e       	mov	r14, r22
     f24:	b4 2e       	mov	r11, r20
     f26:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     f28:	00 e0       	ldi	r16, 0x00	; 0
     f2a:	f9 01       	movw	r30, r18
     f2c:	24 81       	ldd	r18, Z+4	; 0x04
     f2e:	43 81       	ldd	r20, Z+3	; 0x03
     f30:	6b 2d       	mov	r22, r11
     f32:	8e 2d       	mov	r24, r14
     f34:	ec dd       	rcall	.-1064   	; 0xb0e <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
     f36:	f6 01       	movw	r30, r12
     f38:	80 81       	ld	r24, Z
     f3a:	81 11       	cpse	r24, r1
     f3c:	3a c0       	rjmp	.+116    	; 0xfb2 <gfx_mono_draw_char+0xa8>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     f3e:	83 81       	ldd	r24, Z+3	; 0x03
     f40:	28 2f       	mov	r18, r24
     f42:	26 95       	lsr	r18
     f44:	26 95       	lsr	r18
     f46:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     f48:	87 70       	andi	r24, 0x07	; 7
     f4a:	09 f0       	breq	.+2      	; 0xf4e <gfx_mono_draw_char+0x44>
		char_row_size++;
     f4c:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
     f4e:	f6 01       	movw	r30, r12
     f50:	a4 80       	ldd	r10, Z+4	; 0x04
     f52:	2a 9d       	mul	r18, r10
     f54:	90 01       	movw	r18, r0
     f56:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
     f58:	8c 2f       	mov	r24, r28
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	45 81       	ldd	r20, Z+5	; 0x05
     f5e:	84 1b       	sub	r24, r20
     f60:	91 09       	sbc	r25, r1
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     f62:	28 9f       	mul	r18, r24
     f64:	a0 01       	movw	r20, r0
     f66:	29 9f       	mul	r18, r25
     f68:	50 0d       	add	r21, r0
     f6a:	38 9f       	mul	r19, r24
     f6c:	50 0d       	add	r21, r0
     f6e:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     f70:	01 81       	ldd	r16, Z+1	; 0x01
     f72:	12 81       	ldd	r17, Z+2	; 0x02
     f74:	04 0f       	add	r16, r20
     f76:	15 1f       	adc	r17, r21

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     f78:	91 2c       	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     f7a:	f6 01       	movw	r30, r12
     f7c:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
     f7e:	ff 20       	and	r15, r15
     f80:	a1 f0       	breq	.+40     	; 0xfaa <gfx_mono_draw_char+0xa0>
     f82:	d9 2d       	mov	r29, r9
     f84:	c9 2d       	mov	r28, r9
     f86:	8c 2f       	mov	r24, r28
     f88:	8e 0d       	add	r24, r14
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     f8a:	9c 2f       	mov	r25, r28
     f8c:	97 70       	andi	r25, 0x07	; 7
     f8e:	21 f4       	brne	.+8      	; 0xf98 <gfx_mono_draw_char+0x8e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     f90:	f8 01       	movw	r30, r16
     f92:	d4 91       	lpm	r29, Z
				glyph_data++;
     f94:	0f 5f       	subi	r16, 0xFF	; 255
     f96:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
     f98:	dd 23       	and	r29, r29
     f9a:	1c f4       	brge	.+6      	; 0xfa2 <gfx_mono_draw_char+0x98>
				gfx_mono_draw_pixel(inc_x, inc_y,
     f9c:	41 e0       	ldi	r20, 0x01	; 1
     f9e:	6b 2d       	mov	r22, r11
     fa0:	9e df       	rcall	.-196    	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     fa2:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     fa4:	cf 5f       	subi	r28, 0xFF	; 255
     fa6:	cf 11       	cpse	r28, r15
     fa8:	ee cf       	rjmp	.-36     	; 0xf86 <gfx_mono_draw_char+0x7c>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     faa:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
     fac:	aa 94       	dec	r10
	} while (rows_left > 0);
     fae:	a1 10       	cpse	r10, r1
     fb0:	e4 cf       	rjmp	.-56     	; 0xf7a <gfx_mono_draw_char+0x70>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     fb2:	df 91       	pop	r29
     fb4:	cf 91       	pop	r28
     fb6:	1f 91       	pop	r17
     fb8:	0f 91       	pop	r16
     fba:	ff 90       	pop	r15
     fbc:	ef 90       	pop	r14
     fbe:	df 90       	pop	r13
     fc0:	cf 90       	pop	r12
     fc2:	bf 90       	pop	r11
     fc4:	af 90       	pop	r10
     fc6:	9f 90       	pop	r9
     fc8:	08 95       	ret

00000fca <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
     fca:	df 92       	push	r13
     fcc:	ef 92       	push	r14
     fce:	ff 92       	push	r15
     fd0:	0f 93       	push	r16
     fd2:	1f 93       	push	r17
     fd4:	cf 93       	push	r28
     fd6:	df 93       	push	r29
     fd8:	04 2f       	mov	r16, r20
     fda:	79 01       	movw	r14, r18
     fdc:	ec 01       	movw	r28, r24
     fde:	16 2f       	mov	r17, r22

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     fe0:	d6 2e       	mov	r13, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
     fe2:	89 91       	ld	r24, Y+
     fe4:	8a 30       	cpi	r24, 0x0A	; 10
     fe6:	31 f4       	brne	.+12     	; 0xff4 <gfx_mono_draw_string+0x2a>
     fe8:	f7 01       	movw	r30, r14
     fea:	84 81       	ldd	r24, Z+4	; 0x04
     fec:	8f 5f       	subi	r24, 0xFF	; 255
			x = start_of_string_position_x;
			y += font->height + 1;
     fee:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     ff0:	1d 2d       	mov	r17, r13
     ff2:	09 c0       	rjmp	.+18     	; 0x1006 <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
     ff4:	8d 30       	cpi	r24, 0x0D	; 13
     ff6:	39 f0       	breq	.+14     	; 0x1006 <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
     ff8:	97 01       	movw	r18, r14
     ffa:	40 2f       	mov	r20, r16
     ffc:	61 2f       	mov	r22, r17
     ffe:	85 df       	rcall	.-246    	; 0xf0a <gfx_mono_draw_char>
			x += font->width;
    1000:	f7 01       	movw	r30, r14
    1002:	83 81       	ldd	r24, Z+3	; 0x03
    1004:	18 0f       	add	r17, r24
		}
	} while (*(++str));
    1006:	88 81       	ld	r24, Y
    1008:	81 11       	cpse	r24, r1
    100a:	eb cf       	rjmp	.-42     	; 0xfe2 <gfx_mono_draw_string+0x18>
}
    100c:	df 91       	pop	r29
    100e:	cf 91       	pop	r28
    1010:	1f 91       	pop	r17
    1012:	0f 91       	pop	r16
    1014:	ff 90       	pop	r15
    1016:	ef 90       	pop	r14
    1018:	df 90       	pop	r13
    101a:	08 95       	ret

0000101c <asm_break>:

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
    101c:	98 95       	break
	nop();
    101e:	00 00       	nop
    1020:	08 95       	ret

00001022 <__vector_1>:
	asm_break();
}


ISR(__vector_1, ISR_BLOCK)  // variants: ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* INT0 */
    1022:	1f 92       	push	r1
    1024:	0f 92       	push	r0
    1026:	0f b6       	in	r0, 0x3f	; 63
    1028:	0f 92       	push	r0
    102a:	11 24       	eor	r1, r1
    102c:	2f 93       	push	r18
    102e:	3f 93       	push	r19
    1030:	4f 93       	push	r20
    1032:	5f 93       	push	r21
    1034:	6f 93       	push	r22
    1036:	7f 93       	push	r23
    1038:	8f 93       	push	r24
    103a:	9f 93       	push	r25
    103c:	af 93       	push	r26
    103e:	bf 93       	push	r27
    1040:	ef 93       	push	r30
    1042:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1044:	eb df       	rcall	.-42     	; 0x101c <asm_break>


ISR(__vector_1, ISR_BLOCK)  // variants: ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* INT0 */
	s_bad_interrupt();
}
    1046:	ff 91       	pop	r31
    1048:	ef 91       	pop	r30
    104a:	bf 91       	pop	r27
    104c:	af 91       	pop	r26
    104e:	9f 91       	pop	r25
    1050:	8f 91       	pop	r24
    1052:	7f 91       	pop	r23
    1054:	6f 91       	pop	r22
    1056:	5f 91       	pop	r21
    1058:	4f 91       	pop	r20
    105a:	3f 91       	pop	r19
    105c:	2f 91       	pop	r18
    105e:	0f 90       	pop	r0
    1060:	0f be       	out	0x3f, r0	; 63
    1062:	0f 90       	pop	r0
    1064:	1f 90       	pop	r1
    1066:	18 95       	reti

00001068 <__vector_2>:

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
    1068:	1f 92       	push	r1
    106a:	0f 92       	push	r0
    106c:	0f b6       	in	r0, 0x3f	; 63
    106e:	0f 92       	push	r0
    1070:	11 24       	eor	r1, r1
    1072:	2f 93       	push	r18
    1074:	3f 93       	push	r19
    1076:	4f 93       	push	r20
    1078:	5f 93       	push	r21
    107a:	6f 93       	push	r22
    107c:	7f 93       	push	r23
    107e:	8f 93       	push	r24
    1080:	9f 93       	push	r25
    1082:	af 93       	push	r26
    1084:	bf 93       	push	r27
    1086:	ef 93       	push	r30
    1088:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    108a:	c8 df       	rcall	.-112    	; 0x101c <asm_break>
}

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
	s_bad_interrupt();
}
    108c:	ff 91       	pop	r31
    108e:	ef 91       	pop	r30
    1090:	bf 91       	pop	r27
    1092:	af 91       	pop	r26
    1094:	9f 91       	pop	r25
    1096:	8f 91       	pop	r24
    1098:	7f 91       	pop	r23
    109a:	6f 91       	pop	r22
    109c:	5f 91       	pop	r21
    109e:	4f 91       	pop	r20
    10a0:	3f 91       	pop	r19
    10a2:	2f 91       	pop	r18
    10a4:	0f 90       	pop	r0
    10a6:	0f be       	out	0x3f, r0	; 63
    10a8:	0f 90       	pop	r0
    10aa:	1f 90       	pop	r1
    10ac:	18 95       	reti

000010ae <__vector_3>:

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
    10ae:	1f 92       	push	r1
    10b0:	0f 92       	push	r0
    10b2:	0f b6       	in	r0, 0x3f	; 63
    10b4:	0f 92       	push	r0
    10b6:	11 24       	eor	r1, r1
    10b8:	2f 93       	push	r18
    10ba:	3f 93       	push	r19
    10bc:	4f 93       	push	r20
    10be:	5f 93       	push	r21
    10c0:	6f 93       	push	r22
    10c2:	7f 93       	push	r23
    10c4:	8f 93       	push	r24
    10c6:	9f 93       	push	r25
    10c8:	af 93       	push	r26
    10ca:	bf 93       	push	r27
    10cc:	ef 93       	push	r30
    10ce:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    10d0:	a5 df       	rcall	.-182    	; 0x101c <asm_break>
}

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
	s_bad_interrupt();
}
    10d2:	ff 91       	pop	r31
    10d4:	ef 91       	pop	r30
    10d6:	bf 91       	pop	r27
    10d8:	af 91       	pop	r26
    10da:	9f 91       	pop	r25
    10dc:	8f 91       	pop	r24
    10de:	7f 91       	pop	r23
    10e0:	6f 91       	pop	r22
    10e2:	5f 91       	pop	r21
    10e4:	4f 91       	pop	r20
    10e6:	3f 91       	pop	r19
    10e8:	2f 91       	pop	r18
    10ea:	0f 90       	pop	r0
    10ec:	0f be       	out	0x3f, r0	; 63
    10ee:	0f 90       	pop	r0
    10f0:	1f 90       	pop	r1
    10f2:	18 95       	reti

000010f4 <__vector_4>:

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
    10f4:	1f 92       	push	r1
    10f6:	0f 92       	push	r0
    10f8:	0f b6       	in	r0, 0x3f	; 63
    10fa:	0f 92       	push	r0
    10fc:	11 24       	eor	r1, r1
    10fe:	2f 93       	push	r18
    1100:	3f 93       	push	r19
    1102:	4f 93       	push	r20
    1104:	5f 93       	push	r21
    1106:	6f 93       	push	r22
    1108:	7f 93       	push	r23
    110a:	8f 93       	push	r24
    110c:	9f 93       	push	r25
    110e:	af 93       	push	r26
    1110:	bf 93       	push	r27
    1112:	ef 93       	push	r30
    1114:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1116:	82 df       	rcall	.-252    	; 0x101c <asm_break>
}

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
	s_bad_interrupt();
}
    1118:	ff 91       	pop	r31
    111a:	ef 91       	pop	r30
    111c:	bf 91       	pop	r27
    111e:	af 91       	pop	r26
    1120:	9f 91       	pop	r25
    1122:	8f 91       	pop	r24
    1124:	7f 91       	pop	r23
    1126:	6f 91       	pop	r22
    1128:	5f 91       	pop	r21
    112a:	4f 91       	pop	r20
    112c:	3f 91       	pop	r19
    112e:	2f 91       	pop	r18
    1130:	0f 90       	pop	r0
    1132:	0f be       	out	0x3f, r0	; 63
    1134:	0f 90       	pop	r0
    1136:	1f 90       	pop	r1
    1138:	18 95       	reti

0000113a <__vector_5>:

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
    113a:	1f 92       	push	r1
    113c:	0f 92       	push	r0
    113e:	0f b6       	in	r0, 0x3f	; 63
    1140:	0f 92       	push	r0
    1142:	11 24       	eor	r1, r1
    1144:	2f 93       	push	r18
    1146:	3f 93       	push	r19
    1148:	4f 93       	push	r20
    114a:	5f 93       	push	r21
    114c:	6f 93       	push	r22
    114e:	7f 93       	push	r23
    1150:	8f 93       	push	r24
    1152:	9f 93       	push	r25
    1154:	af 93       	push	r26
    1156:	bf 93       	push	r27
    1158:	ef 93       	push	r30
    115a:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    115c:	5f df       	rcall	.-322    	; 0x101c <asm_break>
}

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
	s_bad_interrupt();
}
    115e:	ff 91       	pop	r31
    1160:	ef 91       	pop	r30
    1162:	bf 91       	pop	r27
    1164:	af 91       	pop	r26
    1166:	9f 91       	pop	r25
    1168:	8f 91       	pop	r24
    116a:	7f 91       	pop	r23
    116c:	6f 91       	pop	r22
    116e:	5f 91       	pop	r21
    1170:	4f 91       	pop	r20
    1172:	3f 91       	pop	r19
    1174:	2f 91       	pop	r18
    1176:	0f 90       	pop	r0
    1178:	0f be       	out	0x3f, r0	; 63
    117a:	0f 90       	pop	r0
    117c:	1f 90       	pop	r1
    117e:	18 95       	reti

00001180 <__vector_6>:

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
    1180:	1f 92       	push	r1
    1182:	0f 92       	push	r0
    1184:	0f b6       	in	r0, 0x3f	; 63
    1186:	0f 92       	push	r0
    1188:	11 24       	eor	r1, r1
    118a:	2f 93       	push	r18
    118c:	3f 93       	push	r19
    118e:	4f 93       	push	r20
    1190:	5f 93       	push	r21
    1192:	6f 93       	push	r22
    1194:	7f 93       	push	r23
    1196:	8f 93       	push	r24
    1198:	9f 93       	push	r25
    119a:	af 93       	push	r26
    119c:	bf 93       	push	r27
    119e:	ef 93       	push	r30
    11a0:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    11a2:	3c df       	rcall	.-392    	; 0x101c <asm_break>
}

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
	s_bad_interrupt();
}
    11a4:	ff 91       	pop	r31
    11a6:	ef 91       	pop	r30
    11a8:	bf 91       	pop	r27
    11aa:	af 91       	pop	r26
    11ac:	9f 91       	pop	r25
    11ae:	8f 91       	pop	r24
    11b0:	7f 91       	pop	r23
    11b2:	6f 91       	pop	r22
    11b4:	5f 91       	pop	r21
    11b6:	4f 91       	pop	r20
    11b8:	3f 91       	pop	r19
    11ba:	2f 91       	pop	r18
    11bc:	0f 90       	pop	r0
    11be:	0f be       	out	0x3f, r0	; 63
    11c0:	0f 90       	pop	r0
    11c2:	1f 90       	pop	r1
    11c4:	18 95       	reti

000011c6 <__vector_7>:

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
    11c6:	1f 92       	push	r1
    11c8:	0f 92       	push	r0
    11ca:	0f b6       	in	r0, 0x3f	; 63
    11cc:	0f 92       	push	r0
    11ce:	11 24       	eor	r1, r1
    11d0:	2f 93       	push	r18
    11d2:	3f 93       	push	r19
    11d4:	4f 93       	push	r20
    11d6:	5f 93       	push	r21
    11d8:	6f 93       	push	r22
    11da:	7f 93       	push	r23
    11dc:	8f 93       	push	r24
    11de:	9f 93       	push	r25
    11e0:	af 93       	push	r26
    11e2:	bf 93       	push	r27
    11e4:	ef 93       	push	r30
    11e6:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    11e8:	19 df       	rcall	.-462    	; 0x101c <asm_break>
}

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
	s_bad_interrupt();
}
    11ea:	ff 91       	pop	r31
    11ec:	ef 91       	pop	r30
    11ee:	bf 91       	pop	r27
    11f0:	af 91       	pop	r26
    11f2:	9f 91       	pop	r25
    11f4:	8f 91       	pop	r24
    11f6:	7f 91       	pop	r23
    11f8:	6f 91       	pop	r22
    11fa:	5f 91       	pop	r21
    11fc:	4f 91       	pop	r20
    11fe:	3f 91       	pop	r19
    1200:	2f 91       	pop	r18
    1202:	0f 90       	pop	r0
    1204:	0f be       	out	0x3f, r0	; 63
    1206:	0f 90       	pop	r0
    1208:	1f 90       	pop	r1
    120a:	18 95       	reti

0000120c <__vector_8>:

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
    120c:	1f 92       	push	r1
    120e:	0f 92       	push	r0
    1210:	0f b6       	in	r0, 0x3f	; 63
    1212:	0f 92       	push	r0
    1214:	11 24       	eor	r1, r1
    1216:	2f 93       	push	r18
    1218:	3f 93       	push	r19
    121a:	4f 93       	push	r20
    121c:	5f 93       	push	r21
    121e:	6f 93       	push	r22
    1220:	7f 93       	push	r23
    1222:	8f 93       	push	r24
    1224:	9f 93       	push	r25
    1226:	af 93       	push	r26
    1228:	bf 93       	push	r27
    122a:	ef 93       	push	r30
    122c:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    122e:	f6 de       	rcall	.-532    	; 0x101c <asm_break>
}

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
	s_bad_interrupt();
}
    1230:	ff 91       	pop	r31
    1232:	ef 91       	pop	r30
    1234:	bf 91       	pop	r27
    1236:	af 91       	pop	r26
    1238:	9f 91       	pop	r25
    123a:	8f 91       	pop	r24
    123c:	7f 91       	pop	r23
    123e:	6f 91       	pop	r22
    1240:	5f 91       	pop	r21
    1242:	4f 91       	pop	r20
    1244:	3f 91       	pop	r19
    1246:	2f 91       	pop	r18
    1248:	0f 90       	pop	r0
    124a:	0f be       	out	0x3f, r0	; 63
    124c:	0f 90       	pop	r0
    124e:	1f 90       	pop	r1
    1250:	18 95       	reti

00001252 <__vector_9>:

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
    1252:	1f 92       	push	r1
    1254:	0f 92       	push	r0
    1256:	0f b6       	in	r0, 0x3f	; 63
    1258:	0f 92       	push	r0
    125a:	11 24       	eor	r1, r1
    125c:	2f 93       	push	r18
    125e:	3f 93       	push	r19
    1260:	4f 93       	push	r20
    1262:	5f 93       	push	r21
    1264:	6f 93       	push	r22
    1266:	7f 93       	push	r23
    1268:	8f 93       	push	r24
    126a:	9f 93       	push	r25
    126c:	af 93       	push	r26
    126e:	bf 93       	push	r27
    1270:	ef 93       	push	r30
    1272:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1274:	d3 de       	rcall	.-602    	; 0x101c <asm_break>
}

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
	s_bad_interrupt();
}
    1276:	ff 91       	pop	r31
    1278:	ef 91       	pop	r30
    127a:	bf 91       	pop	r27
    127c:	af 91       	pop	r26
    127e:	9f 91       	pop	r25
    1280:	8f 91       	pop	r24
    1282:	7f 91       	pop	r23
    1284:	6f 91       	pop	r22
    1286:	5f 91       	pop	r21
    1288:	4f 91       	pop	r20
    128a:	3f 91       	pop	r19
    128c:	2f 91       	pop	r18
    128e:	0f 90       	pop	r0
    1290:	0f be       	out	0x3f, r0	; 63
    1292:	0f 90       	pop	r0
    1294:	1f 90       	pop	r1
    1296:	18 95       	reti

00001298 <__vector_10>:

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
    1298:	1f 92       	push	r1
    129a:	0f 92       	push	r0
    129c:	0f b6       	in	r0, 0x3f	; 63
    129e:	0f 92       	push	r0
    12a0:	11 24       	eor	r1, r1
    12a2:	2f 93       	push	r18
    12a4:	3f 93       	push	r19
    12a6:	4f 93       	push	r20
    12a8:	5f 93       	push	r21
    12aa:	6f 93       	push	r22
    12ac:	7f 93       	push	r23
    12ae:	8f 93       	push	r24
    12b0:	9f 93       	push	r25
    12b2:	af 93       	push	r26
    12b4:	bf 93       	push	r27
    12b6:	ef 93       	push	r30
    12b8:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    12ba:	b0 de       	rcall	.-672    	; 0x101c <asm_break>
}

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
	s_bad_interrupt();
}
    12bc:	ff 91       	pop	r31
    12be:	ef 91       	pop	r30
    12c0:	bf 91       	pop	r27
    12c2:	af 91       	pop	r26
    12c4:	9f 91       	pop	r25
    12c6:	8f 91       	pop	r24
    12c8:	7f 91       	pop	r23
    12ca:	6f 91       	pop	r22
    12cc:	5f 91       	pop	r21
    12ce:	4f 91       	pop	r20
    12d0:	3f 91       	pop	r19
    12d2:	2f 91       	pop	r18
    12d4:	0f 90       	pop	r0
    12d6:	0f be       	out	0x3f, r0	; 63
    12d8:	0f 90       	pop	r0
    12da:	1f 90       	pop	r1
    12dc:	18 95       	reti

000012de <__vector_11>:

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
    12de:	1f 92       	push	r1
    12e0:	0f 92       	push	r0
    12e2:	0f b6       	in	r0, 0x3f	; 63
    12e4:	0f 92       	push	r0
    12e6:	11 24       	eor	r1, r1
    12e8:	2f 93       	push	r18
    12ea:	3f 93       	push	r19
    12ec:	4f 93       	push	r20
    12ee:	5f 93       	push	r21
    12f0:	6f 93       	push	r22
    12f2:	7f 93       	push	r23
    12f4:	8f 93       	push	r24
    12f6:	9f 93       	push	r25
    12f8:	af 93       	push	r26
    12fa:	bf 93       	push	r27
    12fc:	ef 93       	push	r30
    12fe:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1300:	8d de       	rcall	.-742    	; 0x101c <asm_break>
}

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
	s_bad_interrupt();
}
    1302:	ff 91       	pop	r31
    1304:	ef 91       	pop	r30
    1306:	bf 91       	pop	r27
    1308:	af 91       	pop	r26
    130a:	9f 91       	pop	r25
    130c:	8f 91       	pop	r24
    130e:	7f 91       	pop	r23
    1310:	6f 91       	pop	r22
    1312:	5f 91       	pop	r21
    1314:	4f 91       	pop	r20
    1316:	3f 91       	pop	r19
    1318:	2f 91       	pop	r18
    131a:	0f 90       	pop	r0
    131c:	0f be       	out	0x3f, r0	; 63
    131e:	0f 90       	pop	r0
    1320:	1f 90       	pop	r1
    1322:	18 95       	reti

00001324 <__vector_12>:

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
    1324:	1f 92       	push	r1
    1326:	0f 92       	push	r0
    1328:	0f b6       	in	r0, 0x3f	; 63
    132a:	0f 92       	push	r0
    132c:	11 24       	eor	r1, r1
    132e:	2f 93       	push	r18
    1330:	3f 93       	push	r19
    1332:	4f 93       	push	r20
    1334:	5f 93       	push	r21
    1336:	6f 93       	push	r22
    1338:	7f 93       	push	r23
    133a:	8f 93       	push	r24
    133c:	9f 93       	push	r25
    133e:	af 93       	push	r26
    1340:	bf 93       	push	r27
    1342:	ef 93       	push	r30
    1344:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1346:	6a de       	rcall	.-812    	; 0x101c <asm_break>
}

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
	s_bad_interrupt();
}
    1348:	ff 91       	pop	r31
    134a:	ef 91       	pop	r30
    134c:	bf 91       	pop	r27
    134e:	af 91       	pop	r26
    1350:	9f 91       	pop	r25
    1352:	8f 91       	pop	r24
    1354:	7f 91       	pop	r23
    1356:	6f 91       	pop	r22
    1358:	5f 91       	pop	r21
    135a:	4f 91       	pop	r20
    135c:	3f 91       	pop	r19
    135e:	2f 91       	pop	r18
    1360:	0f 90       	pop	r0
    1362:	0f be       	out	0x3f, r0	; 63
    1364:	0f 90       	pop	r0
    1366:	1f 90       	pop	r1
    1368:	18 95       	reti

0000136a <__vector_13>:

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
    136a:	1f 92       	push	r1
    136c:	0f 92       	push	r0
    136e:	0f b6       	in	r0, 0x3f	; 63
    1370:	0f 92       	push	r0
    1372:	11 24       	eor	r1, r1
    1374:	8f 93       	push	r24
    1376:	9f 93       	push	r25
    1378:	af 93       	push	r26
    137a:	bf 93       	push	r27
	++g_timer_abs_msb;
    137c:	80 91 98 03 	lds	r24, 0x0398	; 0x800398 <g_timer_abs_msb>
    1380:	90 91 99 03 	lds	r25, 0x0399	; 0x800399 <g_timer_abs_msb+0x1>
    1384:	a0 91 9a 03 	lds	r26, 0x039A	; 0x80039a <g_timer_abs_msb+0x2>
    1388:	b0 91 9b 03 	lds	r27, 0x039B	; 0x80039b <g_timer_abs_msb+0x3>
    138c:	01 96       	adiw	r24, 0x01	; 1
    138e:	a1 1d       	adc	r26, r1
    1390:	b1 1d       	adc	r27, r1
    1392:	80 93 98 03 	sts	0x0398, r24	; 0x800398 <g_timer_abs_msb>
    1396:	90 93 99 03 	sts	0x0399, r25	; 0x800399 <g_timer_abs_msb+0x1>
    139a:	a0 93 9a 03 	sts	0x039A, r26	; 0x80039a <g_timer_abs_msb+0x2>
    139e:	b0 93 9b 03 	sts	0x039B, r27	; 0x80039b <g_timer_abs_msb+0x3>
}
    13a2:	bf 91       	pop	r27
    13a4:	af 91       	pop	r26
    13a6:	9f 91       	pop	r25
    13a8:	8f 91       	pop	r24
    13aa:	0f 90       	pop	r0
    13ac:	0f be       	out	0x3f, r0	; 63
    13ae:	0f 90       	pop	r0
    13b0:	1f 90       	pop	r1
    13b2:	18 95       	reti

000013b4 <__vector_14>:

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
    13b4:	1f 92       	push	r1
    13b6:	0f 92       	push	r0
    13b8:	0f b6       	in	r0, 0x3f	; 63
    13ba:	0f 92       	push	r0
    13bc:	11 24       	eor	r1, r1
    13be:	2f 93       	push	r18
    13c0:	3f 93       	push	r19
    13c2:	4f 93       	push	r20
    13c4:	5f 93       	push	r21
    13c6:	6f 93       	push	r22
    13c8:	7f 93       	push	r23
    13ca:	8f 93       	push	r24
    13cc:	9f 93       	push	r25
    13ce:	af 93       	push	r26
    13d0:	bf 93       	push	r27
    13d2:	ef 93       	push	r30
    13d4:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    13d6:	22 de       	rcall	.-956    	; 0x101c <asm_break>
}

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
	s_bad_interrupt();
}
    13d8:	ff 91       	pop	r31
    13da:	ef 91       	pop	r30
    13dc:	bf 91       	pop	r27
    13de:	af 91       	pop	r26
    13e0:	9f 91       	pop	r25
    13e2:	8f 91       	pop	r24
    13e4:	7f 91       	pop	r23
    13e6:	6f 91       	pop	r22
    13e8:	5f 91       	pop	r21
    13ea:	4f 91       	pop	r20
    13ec:	3f 91       	pop	r19
    13ee:	2f 91       	pop	r18
    13f0:	0f 90       	pop	r0
    13f2:	0f be       	out	0x3f, r0	; 63
    13f4:	0f 90       	pop	r0
    13f6:	1f 90       	pop	r1
    13f8:	18 95       	reti

000013fa <__vector_15>:

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
    13fa:	1f 92       	push	r1
    13fc:	0f 92       	push	r0
    13fe:	0f b6       	in	r0, 0x3f	; 63
    1400:	0f 92       	push	r0
    1402:	11 24       	eor	r1, r1
    1404:	2f 93       	push	r18
    1406:	3f 93       	push	r19
    1408:	4f 93       	push	r20
    140a:	5f 93       	push	r21
    140c:	6f 93       	push	r22
    140e:	7f 93       	push	r23
    1410:	8f 93       	push	r24
    1412:	9f 93       	push	r25
    1414:	af 93       	push	r26
    1416:	bf 93       	push	r27
    1418:	ef 93       	push	r30
    141a:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    141c:	ff dd       	rcall	.-1026   	; 0x101c <asm_break>
}

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
	s_bad_interrupt();
}
    141e:	ff 91       	pop	r31
    1420:	ef 91       	pop	r30
    1422:	bf 91       	pop	r27
    1424:	af 91       	pop	r26
    1426:	9f 91       	pop	r25
    1428:	8f 91       	pop	r24
    142a:	7f 91       	pop	r23
    142c:	6f 91       	pop	r22
    142e:	5f 91       	pop	r21
    1430:	4f 91       	pop	r20
    1432:	3f 91       	pop	r19
    1434:	2f 91       	pop	r18
    1436:	0f 90       	pop	r0
    1438:	0f be       	out	0x3f, r0	; 63
    143a:	0f 90       	pop	r0
    143c:	1f 90       	pop	r1
    143e:	18 95       	reti

00001440 <__vector_16>:

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
    1440:	1f 92       	push	r1
    1442:	0f 92       	push	r0
    1444:	0f b6       	in	r0, 0x3f	; 63
    1446:	0f 92       	push	r0
    1448:	11 24       	eor	r1, r1
    144a:	2f 93       	push	r18
    144c:	3f 93       	push	r19
    144e:	4f 93       	push	r20
    1450:	5f 93       	push	r21
    1452:	6f 93       	push	r22
    1454:	7f 93       	push	r23
    1456:	8f 93       	push	r24
    1458:	9f 93       	push	r25
    145a:	af 93       	push	r26
    145c:	bf 93       	push	r27
    145e:	ef 93       	push	r30
    1460:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1462:	dc dd       	rcall	.-1096   	; 0x101c <asm_break>
}

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
	s_bad_interrupt();
}
    1464:	ff 91       	pop	r31
    1466:	ef 91       	pop	r30
    1468:	bf 91       	pop	r27
    146a:	af 91       	pop	r26
    146c:	9f 91       	pop	r25
    146e:	8f 91       	pop	r24
    1470:	7f 91       	pop	r23
    1472:	6f 91       	pop	r22
    1474:	5f 91       	pop	r21
    1476:	4f 91       	pop	r20
    1478:	3f 91       	pop	r19
    147a:	2f 91       	pop	r18
    147c:	0f 90       	pop	r0
    147e:	0f be       	out	0x3f, r0	; 63
    1480:	0f 90       	pop	r0
    1482:	1f 90       	pop	r1
    1484:	18 95       	reti

00001486 <__vector_17>:

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
    1486:	1f 92       	push	r1
    1488:	0f 92       	push	r0
    148a:	0f b6       	in	r0, 0x3f	; 63
    148c:	0f 92       	push	r0
    148e:	11 24       	eor	r1, r1
    1490:	2f 93       	push	r18
    1492:	3f 93       	push	r19
    1494:	4f 93       	push	r20
    1496:	5f 93       	push	r21
    1498:	6f 93       	push	r22
    149a:	7f 93       	push	r23
    149c:	8f 93       	push	r24
    149e:	9f 93       	push	r25
    14a0:	af 93       	push	r26
    14a2:	bf 93       	push	r27
    14a4:	ef 93       	push	r30
    14a6:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    14a8:	b9 dd       	rcall	.-1166   	; 0x101c <asm_break>
}

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
	s_bad_interrupt();
}
    14aa:	ff 91       	pop	r31
    14ac:	ef 91       	pop	r30
    14ae:	bf 91       	pop	r27
    14b0:	af 91       	pop	r26
    14b2:	9f 91       	pop	r25
    14b4:	8f 91       	pop	r24
    14b6:	7f 91       	pop	r23
    14b8:	6f 91       	pop	r22
    14ba:	5f 91       	pop	r21
    14bc:	4f 91       	pop	r20
    14be:	3f 91       	pop	r19
    14c0:	2f 91       	pop	r18
    14c2:	0f 90       	pop	r0
    14c4:	0f be       	out	0x3f, r0	; 63
    14c6:	0f 90       	pop	r0
    14c8:	1f 90       	pop	r1
    14ca:	18 95       	reti

000014cc <__vector_18>:

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
    14cc:	1f 92       	push	r1
    14ce:	0f 92       	push	r0
    14d0:	0f b6       	in	r0, 0x3f	; 63
    14d2:	0f 92       	push	r0
    14d4:	11 24       	eor	r1, r1
    14d6:	2f 93       	push	r18
    14d8:	3f 93       	push	r19
    14da:	4f 93       	push	r20
    14dc:	5f 93       	push	r21
    14de:	6f 93       	push	r22
    14e0:	7f 93       	push	r23
    14e2:	8f 93       	push	r24
    14e4:	9f 93       	push	r25
    14e6:	af 93       	push	r26
    14e8:	bf 93       	push	r27
    14ea:	ef 93       	push	r30
    14ec:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    14ee:	96 dd       	rcall	.-1236   	; 0x101c <asm_break>
}

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
	s_bad_interrupt();
}
    14f0:	ff 91       	pop	r31
    14f2:	ef 91       	pop	r30
    14f4:	bf 91       	pop	r27
    14f6:	af 91       	pop	r26
    14f8:	9f 91       	pop	r25
    14fa:	8f 91       	pop	r24
    14fc:	7f 91       	pop	r23
    14fe:	6f 91       	pop	r22
    1500:	5f 91       	pop	r21
    1502:	4f 91       	pop	r20
    1504:	3f 91       	pop	r19
    1506:	2f 91       	pop	r18
    1508:	0f 90       	pop	r0
    150a:	0f be       	out	0x3f, r0	; 63
    150c:	0f 90       	pop	r0
    150e:	1f 90       	pop	r1
    1510:	18 95       	reti

00001512 <__vector_19>:

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
    1512:	1f 92       	push	r1
    1514:	0f 92       	push	r0
    1516:	0f b6       	in	r0, 0x3f	; 63
    1518:	0f 92       	push	r0
    151a:	11 24       	eor	r1, r1
    151c:	2f 93       	push	r18
    151e:	3f 93       	push	r19
    1520:	4f 93       	push	r20
    1522:	5f 93       	push	r21
    1524:	6f 93       	push	r22
    1526:	7f 93       	push	r23
    1528:	8f 93       	push	r24
    152a:	9f 93       	push	r25
    152c:	af 93       	push	r26
    152e:	bf 93       	push	r27
    1530:	ef 93       	push	r30
    1532:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1534:	73 dd       	rcall	.-1306   	; 0x101c <asm_break>
}

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
	s_bad_interrupt();
}
    1536:	ff 91       	pop	r31
    1538:	ef 91       	pop	r30
    153a:	bf 91       	pop	r27
    153c:	af 91       	pop	r26
    153e:	9f 91       	pop	r25
    1540:	8f 91       	pop	r24
    1542:	7f 91       	pop	r23
    1544:	6f 91       	pop	r22
    1546:	5f 91       	pop	r21
    1548:	4f 91       	pop	r20
    154a:	3f 91       	pop	r19
    154c:	2f 91       	pop	r18
    154e:	0f 90       	pop	r0
    1550:	0f be       	out	0x3f, r0	; 63
    1552:	0f 90       	pop	r0
    1554:	1f 90       	pop	r1
    1556:	18 95       	reti

00001558 <__vector_20>:

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
    1558:	1f 92       	push	r1
    155a:	0f 92       	push	r0
    155c:	0f b6       	in	r0, 0x3f	; 63
    155e:	0f 92       	push	r0
    1560:	11 24       	eor	r1, r1
    1562:	2f 93       	push	r18
    1564:	3f 93       	push	r19
    1566:	4f 93       	push	r20
    1568:	5f 93       	push	r21
    156a:	6f 93       	push	r22
    156c:	7f 93       	push	r23
    156e:	8f 93       	push	r24
    1570:	9f 93       	push	r25
    1572:	af 93       	push	r26
    1574:	bf 93       	push	r27
    1576:	ef 93       	push	r30
    1578:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    157a:	50 dd       	rcall	.-1376   	; 0x101c <asm_break>
}

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
	s_bad_interrupt();
}
    157c:	ff 91       	pop	r31
    157e:	ef 91       	pop	r30
    1580:	bf 91       	pop	r27
    1582:	af 91       	pop	r26
    1584:	9f 91       	pop	r25
    1586:	8f 91       	pop	r24
    1588:	7f 91       	pop	r23
    158a:	6f 91       	pop	r22
    158c:	5f 91       	pop	r21
    158e:	4f 91       	pop	r20
    1590:	3f 91       	pop	r19
    1592:	2f 91       	pop	r18
    1594:	0f 90       	pop	r0
    1596:	0f be       	out	0x3f, r0	; 63
    1598:	0f 90       	pop	r0
    159a:	1f 90       	pop	r1
    159c:	18 95       	reti

0000159e <__vector_21__bottom>:
	__vector_21__bottom(reason, adc_val, adc_ldr_last, adc_temp_last);
}

/* do not static this function to avoid code inlining that would inherit many push operations in the critical section */
void __vector_21__bottom(uint8_t reason, uint16_t adc_val, uint16_t adc_ldr_last, uint16_t adc_temp_last)
{
    159e:	cf 92       	push	r12
    15a0:	df 92       	push	r13
    15a2:	ef 92       	push	r14
    15a4:	ff 92       	push	r15
    15a6:	cf 93       	push	r28
    15a8:	df 93       	push	r29
    15aa:	eb 01       	movw	r28, r22
	/* Low pass filtering and enhancing the data depth */
	if (reason == ADC_STATE_VLD_LDR) {
    15ac:	81 30       	cpi	r24, 0x01	; 1
    15ae:	e1 f5       	brne	.+120    	; 0x1628 <__vector_21__bottom+0x8a>
		float calc = g_adc_ldr ?  0.998f * g_adc_ldr + 0.002f * adc_val : adc_val;			// load with initial value if none is set before
    15b0:	c0 90 93 03 	lds	r12, 0x0393	; 0x800393 <g_adc_ldr>
    15b4:	d0 90 94 03 	lds	r13, 0x0394	; 0x800394 <g_adc_ldr+0x1>
    15b8:	e0 90 95 03 	lds	r14, 0x0395	; 0x800395 <g_adc_ldr+0x2>
    15bc:	f0 90 96 03 	lds	r15, 0x0396	; 0x800396 <g_adc_ldr+0x3>
    15c0:	20 e0       	ldi	r18, 0x00	; 0
    15c2:	30 e0       	ldi	r19, 0x00	; 0
    15c4:	a9 01       	movw	r20, r18
    15c6:	c7 01       	movw	r24, r14
    15c8:	b6 01       	movw	r22, r12
    15ca:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <__cmpsf2>
    15ce:	88 23       	and	r24, r24
    15d0:	e1 f0       	breq	.+56     	; 0x160a <__vector_21__bottom+0x6c>
    15d2:	2e ee       	ldi	r18, 0xEE	; 238
    15d4:	3c e7       	ldi	r19, 0x7C	; 124
    15d6:	4f e7       	ldi	r20, 0x7F	; 127
    15d8:	5f e3       	ldi	r21, 0x3F	; 63
    15da:	c7 01       	movw	r24, r14
    15dc:	b6 01       	movw	r22, r12
    15de:	0e 94 f8 18 	call	0x31f0	; 0x31f0 <__mulsf3>
    15e2:	6b 01       	movw	r12, r22
    15e4:	7c 01       	movw	r14, r24
    15e6:	be 01       	movw	r22, r28
    15e8:	80 e0       	ldi	r24, 0x00	; 0
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	0e 94 42 18 	call	0x3084	; 0x3084 <__floatunsisf>
    15f0:	2f e6       	ldi	r18, 0x6F	; 111
    15f2:	32 e1       	ldi	r19, 0x12	; 18
    15f4:	43 e0       	ldi	r20, 0x03	; 3
    15f6:	5b e3       	ldi	r21, 0x3B	; 59
    15f8:	0e 94 f8 18 	call	0x31f0	; 0x31f0 <__mulsf3>
    15fc:	9b 01       	movw	r18, r22
    15fe:	ac 01       	movw	r20, r24
    1600:	c7 01       	movw	r24, r14
    1602:	b6 01       	movw	r22, r12
    1604:	0e 94 41 17 	call	0x2e82	; 0x2e82 <__addsf3>
    1608:	05 c0       	rjmp	.+10     	; 0x1614 <__vector_21__bottom+0x76>
    160a:	be 01       	movw	r22, r28
    160c:	80 e0       	ldi	r24, 0x00	; 0
    160e:	90 e0       	ldi	r25, 0x00	; 0
    1610:	0e 94 42 18 	call	0x3084	; 0x3084 <__floatunsisf>

		cli();
    1614:	f8 94       	cli
		g_adc_ldr = calc;
    1616:	60 93 93 03 	sts	0x0393, r22	; 0x800393 <g_adc_ldr>
    161a:	70 93 94 03 	sts	0x0394, r23	; 0x800394 <g_adc_ldr+0x1>
    161e:	80 93 95 03 	sts	0x0395, r24	; 0x800395 <g_adc_ldr+0x2>
    1622:	90 93 96 03 	sts	0x0396, r25	; 0x800396 <g_adc_ldr+0x3>
    1626:	3d c0       	rjmp	.+122    	; 0x16a2 <__vector_21__bottom+0x104>

	} else if (reason == ADC_STATE_VLD_TEMP) {
    1628:	83 30       	cpi	r24, 0x03	; 3
    162a:	d9 f5       	brne	.+118    	; 0x16a2 <__vector_21__bottom+0x104>
		float calc = g_adc_temp ?  0.9995f * g_adc_temp + 0.0005f * adc_val : adc_val;		// load with initial value if none is set before
    162c:	c0 90 8b 03 	lds	r12, 0x038B	; 0x80038b <g_adc_temp>
    1630:	d0 90 8c 03 	lds	r13, 0x038C	; 0x80038c <g_adc_temp+0x1>
    1634:	e0 90 8d 03 	lds	r14, 0x038D	; 0x80038d <g_adc_temp+0x2>
    1638:	f0 90 8e 03 	lds	r15, 0x038E	; 0x80038e <g_adc_temp+0x3>
    163c:	20 e0       	ldi	r18, 0x00	; 0
    163e:	30 e0       	ldi	r19, 0x00	; 0
    1640:	a9 01       	movw	r20, r18
    1642:	c7 01       	movw	r24, r14
    1644:	b6 01       	movw	r22, r12
    1646:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <__cmpsf2>
    164a:	88 23       	and	r24, r24
    164c:	e1 f0       	breq	.+56     	; 0x1686 <__vector_21__bottom+0xe8>
    164e:	2b e3       	ldi	r18, 0x3B	; 59
    1650:	3f ed       	ldi	r19, 0xDF	; 223
    1652:	4f e7       	ldi	r20, 0x7F	; 127
    1654:	5f e3       	ldi	r21, 0x3F	; 63
    1656:	c7 01       	movw	r24, r14
    1658:	b6 01       	movw	r22, r12
    165a:	0e 94 f8 18 	call	0x31f0	; 0x31f0 <__mulsf3>
    165e:	6b 01       	movw	r12, r22
    1660:	7c 01       	movw	r14, r24
    1662:	be 01       	movw	r22, r28
    1664:	80 e0       	ldi	r24, 0x00	; 0
    1666:	90 e0       	ldi	r25, 0x00	; 0
    1668:	0e 94 42 18 	call	0x3084	; 0x3084 <__floatunsisf>
    166c:	2f e6       	ldi	r18, 0x6F	; 111
    166e:	32 e1       	ldi	r19, 0x12	; 18
    1670:	43 e0       	ldi	r20, 0x03	; 3
    1672:	5a e3       	ldi	r21, 0x3A	; 58
    1674:	0e 94 f8 18 	call	0x31f0	; 0x31f0 <__mulsf3>
    1678:	9b 01       	movw	r18, r22
    167a:	ac 01       	movw	r20, r24
    167c:	c7 01       	movw	r24, r14
    167e:	b6 01       	movw	r22, r12
    1680:	0e 94 41 17 	call	0x2e82	; 0x2e82 <__addsf3>
    1684:	05 c0       	rjmp	.+10     	; 0x1690 <__vector_21__bottom+0xf2>
    1686:	be 01       	movw	r22, r28
    1688:	80 e0       	ldi	r24, 0x00	; 0
    168a:	90 e0       	ldi	r25, 0x00	; 0
    168c:	0e 94 42 18 	call	0x3084	; 0x3084 <__floatunsisf>

		cli();
    1690:	f8 94       	cli
		g_adc_temp = calc;
    1692:	60 93 8b 03 	sts	0x038B, r22	; 0x80038b <g_adc_temp>
    1696:	70 93 8c 03 	sts	0x038C, r23	; 0x80038c <g_adc_temp+0x1>
    169a:	80 93 8d 03 	sts	0x038D, r24	; 0x80038d <g_adc_temp+0x2>
    169e:	90 93 8e 03 	sts	0x038E, r25	; 0x80038e <g_adc_temp+0x3>
	}
}
    16a2:	df 91       	pop	r29
    16a4:	cf 91       	pop	r28
    16a6:	ff 90       	pop	r15
    16a8:	ef 90       	pop	r14
    16aa:	df 90       	pop	r13
    16ac:	cf 90       	pop	r12
    16ae:	08 95       	ret

000016b0 <__vector_21>:
{	/* USART, TX - Complete */
	s_bad_interrupt();
}

ISR(__vector_21, ISR_BLOCK)
{	/* ADC */
    16b0:	1f 92       	push	r1
    16b2:	0f 92       	push	r0
    16b4:	0f b6       	in	r0, 0x3f	; 63
    16b6:	0f 92       	push	r0
    16b8:	11 24       	eor	r1, r1
    16ba:	cf 92       	push	r12
    16bc:	df 92       	push	r13
    16be:	ef 92       	push	r14
    16c0:	ff 92       	push	r15
    16c2:	1f 93       	push	r17
    16c4:	2f 93       	push	r18
    16c6:	3f 93       	push	r19
    16c8:	4f 93       	push	r20
    16ca:	5f 93       	push	r21
    16cc:	6f 93       	push	r22
    16ce:	7f 93       	push	r23
    16d0:	8f 93       	push	r24
    16d2:	9f 93       	push	r25
    16d4:	af 93       	push	r26
    16d6:	bf 93       	push	r27
    16d8:	cf 93       	push	r28
    16da:	df 93       	push	r29
    16dc:	ef 93       	push	r30
    16de:	ff 93       	push	r31
	uint16_t adc_val;
	uint8_t  reason = g_adc_state;
    16e0:	10 91 97 03 	lds	r17, 0x0397	; 0x800397 <g_adc_state>

	/* CLI part */
	adc_val  = ADCL;
    16e4:	c0 91 78 00 	lds	r28, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
	adc_val |= ADCH << 8;
    16e8:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    16ec:	d0 e0       	ldi	r29, 0x00	; 0
    16ee:	d8 2b       	or	r29, r24

	//TIFR1 |= _BV(TOV1);							// Reset Timer1 overflow status bit (no ISR for TOV1 activated!)

	switch (g_adc_state) {
    16f0:	11 30       	cpi	r17, 0x01	; 1
    16f2:	41 f0       	breq	.+16     	; 0x1704 <__vector_21+0x54>
    16f4:	18 f0       	brcs	.+6      	; 0x16fc <__vector_21+0x4c>
    16f6:	12 30       	cpi	r17, 0x02	; 2
    16f8:	61 f0       	breq	.+24     	; 0x1712 <__vector_21+0x62>
    16fa:	0f c0       	rjmp	.+30     	; 0x171a <__vector_21+0x6a>
		case ADC_STATE_PRE_LDR:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_LDR;
    16fc:	81 e0       	ldi	r24, 0x01	; 1
    16fe:	80 93 97 03 	sts	0x0397, r24	; 0x800397 <g_adc_state>
		break;
    1702:	10 c0       	rjmp	.+32     	; 0x1724 <__vector_21+0x74>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    1704:	88 ec       	ldi	r24, 0xC8	; 200
    1706:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>

		case ADC_STATE_VLD_LDR:
		adc_set_admux(ADC_MUX_TEMPSENSE | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_TEMP;
    170a:	82 e0       	ldi	r24, 0x02	; 2
    170c:	80 93 97 03 	sts	0x0397, r24	; 0x800397 <g_adc_state>
		break;
    1710:	09 c0       	rjmp	.+18     	; 0x1724 <__vector_21+0x74>

		case ADC_STATE_PRE_TEMP:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_TEMP;
    1712:	83 e0       	ldi	r24, 0x03	; 3
    1714:	80 93 97 03 	sts	0x0397, r24	; 0x800397 <g_adc_state>
		break;
    1718:	05 c0       	rjmp	.+10     	; 0x1724 <__vector_21+0x74>
    171a:	80 ec       	ldi	r24, 0xC0	; 192
    171c:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		case ADC_STATE_VLD_TEMP:
		// fall-through

		default:
		adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_LDR;
    1720:	10 92 97 03 	sts	0x0397, r1	; 0x800397 <g_adc_state>
	}

	uint16_t adc_ldr_last  = g_adc_ldr;
    1724:	60 91 93 03 	lds	r22, 0x0393	; 0x800393 <g_adc_ldr>
    1728:	70 91 94 03 	lds	r23, 0x0394	; 0x800394 <g_adc_ldr+0x1>
    172c:	80 91 95 03 	lds	r24, 0x0395	; 0x800395 <g_adc_ldr+0x2>
    1730:	90 91 96 03 	lds	r25, 0x0396	; 0x800396 <g_adc_ldr+0x3>
    1734:	0e 94 16 18 	call	0x302c	; 0x302c <__fixunssfsi>
    1738:	6b 01       	movw	r12, r22
    173a:	7c 01       	movw	r14, r24
	uint16_t adc_temp_last = g_adc_temp;
    173c:	60 91 8b 03 	lds	r22, 0x038B	; 0x80038b <g_adc_temp>
    1740:	70 91 8c 03 	lds	r23, 0x038C	; 0x80038c <g_adc_temp+0x1>
    1744:	80 91 8d 03 	lds	r24, 0x038D	; 0x80038d <g_adc_temp+0x2>
    1748:	90 91 8e 03 	lds	r25, 0x038E	; 0x80038e <g_adc_temp+0x3>
    174c:	0e 94 16 18 	call	0x302c	; 0x302c <__fixunssfsi>

	/* SEI part */
	sei();
    1750:	78 94       	sei

	__vector_21__bottom(reason, adc_val, adc_ldr_last, adc_temp_last);
    1752:	9b 01       	movw	r18, r22
    1754:	a6 01       	movw	r20, r12
    1756:	be 01       	movw	r22, r28
    1758:	81 2f       	mov	r24, r17
    175a:	21 df       	rcall	.-446    	; 0x159e <__vector_21__bottom>
}
    175c:	ff 91       	pop	r31
    175e:	ef 91       	pop	r30
    1760:	df 91       	pop	r29
    1762:	cf 91       	pop	r28
    1764:	bf 91       	pop	r27
    1766:	af 91       	pop	r26
    1768:	9f 91       	pop	r25
    176a:	8f 91       	pop	r24
    176c:	7f 91       	pop	r23
    176e:	6f 91       	pop	r22
    1770:	5f 91       	pop	r21
    1772:	4f 91       	pop	r20
    1774:	3f 91       	pop	r19
    1776:	2f 91       	pop	r18
    1778:	1f 91       	pop	r17
    177a:	ff 90       	pop	r15
    177c:	ef 90       	pop	r14
    177e:	df 90       	pop	r13
    1780:	cf 90       	pop	r12
    1782:	0f 90       	pop	r0
    1784:	0f be       	out	0x3f, r0	; 63
    1786:	0f 90       	pop	r0
    1788:	1f 90       	pop	r1
    178a:	18 95       	reti

0000178c <__vector_22>:
		g_adc_temp = calc;
	}
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
    178c:	1f 92       	push	r1
    178e:	0f 92       	push	r0
    1790:	0f b6       	in	r0, 0x3f	; 63
    1792:	0f 92       	push	r0
    1794:	11 24       	eor	r1, r1
    1796:	2f 93       	push	r18
    1798:	3f 93       	push	r19
    179a:	4f 93       	push	r20
    179c:	5f 93       	push	r21
    179e:	6f 93       	push	r22
    17a0:	7f 93       	push	r23
    17a2:	8f 93       	push	r24
    17a4:	9f 93       	push	r25
    17a6:	af 93       	push	r26
    17a8:	bf 93       	push	r27
    17aa:	ef 93       	push	r30
    17ac:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    17ae:	36 dc       	rcall	.-1940   	; 0x101c <asm_break>
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
	s_bad_interrupt();
}
    17b0:	ff 91       	pop	r31
    17b2:	ef 91       	pop	r30
    17b4:	bf 91       	pop	r27
    17b6:	af 91       	pop	r26
    17b8:	9f 91       	pop	r25
    17ba:	8f 91       	pop	r24
    17bc:	7f 91       	pop	r23
    17be:	6f 91       	pop	r22
    17c0:	5f 91       	pop	r21
    17c2:	4f 91       	pop	r20
    17c4:	3f 91       	pop	r19
    17c6:	2f 91       	pop	r18
    17c8:	0f 90       	pop	r0
    17ca:	0f be       	out	0x3f, r0	; 63
    17cc:	0f 90       	pop	r0
    17ce:	1f 90       	pop	r1
    17d0:	18 95       	reti

000017d2 <__vector_23>:

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
    17d2:	1f 92       	push	r1
    17d4:	0f 92       	push	r0
    17d6:	0f b6       	in	r0, 0x3f	; 63
    17d8:	0f 92       	push	r0
    17da:	11 24       	eor	r1, r1
    17dc:	2f 93       	push	r18
    17de:	3f 93       	push	r19
    17e0:	4f 93       	push	r20
    17e2:	5f 93       	push	r21
    17e4:	6f 93       	push	r22
    17e6:	7f 93       	push	r23
    17e8:	8f 93       	push	r24
    17ea:	9f 93       	push	r25
    17ec:	af 93       	push	r26
    17ee:	bf 93       	push	r27
    17f0:	ef 93       	push	r30
    17f2:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    17f4:	13 dc       	rcall	.-2010   	; 0x101c <asm_break>
}

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
	s_bad_interrupt();
}
    17f6:	ff 91       	pop	r31
    17f8:	ef 91       	pop	r30
    17fa:	bf 91       	pop	r27
    17fc:	af 91       	pop	r26
    17fe:	9f 91       	pop	r25
    1800:	8f 91       	pop	r24
    1802:	7f 91       	pop	r23
    1804:	6f 91       	pop	r22
    1806:	5f 91       	pop	r21
    1808:	4f 91       	pop	r20
    180a:	3f 91       	pop	r19
    180c:	2f 91       	pop	r18
    180e:	0f 90       	pop	r0
    1810:	0f be       	out	0x3f, r0	; 63
    1812:	0f 90       	pop	r0
    1814:	1f 90       	pop	r1
    1816:	18 95       	reti

00001818 <__vector_24>:

ISR(__vector_24, ISR_BLOCK)
{	/* TWI */
    1818:	1f 92       	push	r1
    181a:	0f 92       	push	r0
    181c:	0f b6       	in	r0, 0x3f	; 63
    181e:	0f 92       	push	r0
    1820:	11 24       	eor	r1, r1
    1822:	2f 93       	push	r18
    1824:	3f 93       	push	r19
    1826:	4f 93       	push	r20
    1828:	5f 93       	push	r21
    182a:	6f 93       	push	r22
    182c:	7f 93       	push	r23
    182e:	8f 93       	push	r24
    1830:	9f 93       	push	r25
    1832:	af 93       	push	r26
    1834:	bf 93       	push	r27
    1836:	cf 93       	push	r28
    1838:	df 93       	push	r29
    183a:	ef 93       	push	r30
    183c:	ff 93       	push	r31
	uint8_t tws = TWSR & (0b11111 << TWS3);
    183e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	uint8_t twd = TWDR;
    1842:	60 91 bb 00 	lds	r22, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	uint8_t twcr_cur = TWCR;
    1846:	cc eb       	ldi	r28, 0xBC	; 188
    1848:	d0 e0       	ldi	r29, 0x00	; 0
    184a:	48 81       	ld	r20, Y

	uint8_t twcr_new = __vector_24__bottom(tws, twd, twcr_cur);
    184c:	88 7f       	andi	r24, 0xF8	; 248
    184e:	d6 d6       	rcall	.+3500   	; 0x25fc <__vector_24__bottom>
	TWCR = twcr_new | _BV(TWINT) | _BV(TWEN) | _BV(TWIE);
    1850:	85 68       	ori	r24, 0x85	; 133
    1852:	88 83       	st	Y, r24
}
    1854:	ff 91       	pop	r31
    1856:	ef 91       	pop	r30
    1858:	df 91       	pop	r29
    185a:	cf 91       	pop	r28
    185c:	bf 91       	pop	r27
    185e:	af 91       	pop	r26
    1860:	9f 91       	pop	r25
    1862:	8f 91       	pop	r24
    1864:	7f 91       	pop	r23
    1866:	6f 91       	pop	r22
    1868:	5f 91       	pop	r21
    186a:	4f 91       	pop	r20
    186c:	3f 91       	pop	r19
    186e:	2f 91       	pop	r18
    1870:	0f 90       	pop	r0
    1872:	0f be       	out	0x3f, r0	; 63
    1874:	0f 90       	pop	r0
    1876:	1f 90       	pop	r1
    1878:	18 95       	reti

0000187a <__vector_25>:

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
    187a:	1f 92       	push	r1
    187c:	0f 92       	push	r0
    187e:	0f b6       	in	r0, 0x3f	; 63
    1880:	0f 92       	push	r0
    1882:	11 24       	eor	r1, r1
    1884:	2f 93       	push	r18
    1886:	3f 93       	push	r19
    1888:	4f 93       	push	r20
    188a:	5f 93       	push	r21
    188c:	6f 93       	push	r22
    188e:	7f 93       	push	r23
    1890:	8f 93       	push	r24
    1892:	9f 93       	push	r25
    1894:	af 93       	push	r26
    1896:	bf 93       	push	r27
    1898:	ef 93       	push	r30
    189a:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    189c:	bf db       	rcall	.-2178   	; 0x101c <asm_break>
}

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
	s_bad_interrupt();
}
    189e:	ff 91       	pop	r31
    18a0:	ef 91       	pop	r30
    18a2:	bf 91       	pop	r27
    18a4:	af 91       	pop	r26
    18a6:	9f 91       	pop	r25
    18a8:	8f 91       	pop	r24
    18aa:	7f 91       	pop	r23
    18ac:	6f 91       	pop	r22
    18ae:	5f 91       	pop	r21
    18b0:	4f 91       	pop	r20
    18b2:	3f 91       	pop	r19
    18b4:	2f 91       	pop	r18
    18b6:	0f 90       	pop	r0
    18b8:	0f be       	out	0x3f, r0	; 63
    18ba:	0f 90       	pop	r0
    18bc:	1f 90       	pop	r1
    18be:	18 95       	reti

000018c0 <lcd_bus_read_status>:
		} else if (y >= GFX_MONO_LCD_HEIGHT) {
		return (uint8_t) GFX_MONO_LCD_HEIGHT - 1;
		} else {
		return (uint8_t) y;
	}
}
    18c0:	cf 93       	push	r28
    18c2:	df 93       	push	r29
    18c4:	1f 92       	push	r1
    18c6:	cd b7       	in	r28, 0x3d	; 61
    18c8:	de b7       	in	r29, 0x3e	; 62
    18ca:	8f b7       	in	r24, 0x3f	; 63
    18cc:	89 83       	std	Y+1, r24	; 0x01
    18ce:	f8 94       	cli
    18d0:	99 81       	ldd	r25, Y+1	; 0x01
    18d2:	8f ef       	ldi	r24, 0xFF	; 255
    18d4:	8b b9       	out	0x0b, r24	; 11
    18d6:	1a b8       	out	0x0a, r1	; 10
    18d8:	28 98       	cbi	0x05, 0	; 5
    18da:	2c 9a       	sbi	0x05, 4	; 5
    18dc:	2d 9a       	sbi	0x05, 5	; 5
    18de:	2d 98       	cbi	0x05, 5	; 5
    18e0:	89 b1       	in	r24, 0x09	; 9
    18e2:	9f bf       	out	0x3f, r25	; 63
    18e4:	0f 90       	pop	r0
    18e6:	df 91       	pop	r29
    18e8:	cf 91       	pop	r28
    18ea:	08 95       	ret

000018ec <lcd_bus_write_cmd>:
    18ec:	cf 93       	push	r28
    18ee:	df 93       	push	r29
    18f0:	1f 92       	push	r1
    18f2:	cd b7       	in	r28, 0x3d	; 61
    18f4:	de b7       	in	r29, 0x3e	; 62
    18f6:	9f b7       	in	r25, 0x3f	; 63
    18f8:	99 83       	std	Y+1, r25	; 0x01
    18fa:	f8 94       	cli
    18fc:	99 81       	ldd	r25, Y+1	; 0x01
    18fe:	8b b9       	out	0x0b, r24	; 11
    1900:	8f ef       	ldi	r24, 0xFF	; 255
    1902:	8a b9       	out	0x0a, r24	; 10
    1904:	28 98       	cbi	0x05, 0	; 5
    1906:	2c 98       	cbi	0x05, 4	; 5
    1908:	2d 9a       	sbi	0x05, 5	; 5
    190a:	2d 98       	cbi	0x05, 5	; 5
    190c:	9f bf       	out	0x3f, r25	; 63
    190e:	0f 90       	pop	r0
    1910:	df 91       	pop	r29
    1912:	cf 91       	pop	r28
    1914:	08 95       	ret

00001916 <lcd_bus_write_ram>:
    1916:	cf 93       	push	r28
    1918:	df 93       	push	r29
    191a:	1f 92       	push	r1
    191c:	cd b7       	in	r28, 0x3d	; 61
    191e:	de b7       	in	r29, 0x3e	; 62
    1920:	9f b7       	in	r25, 0x3f	; 63
    1922:	99 83       	std	Y+1, r25	; 0x01
    1924:	f8 94       	cli
    1926:	99 81       	ldd	r25, Y+1	; 0x01
    1928:	8b b9       	out	0x0b, r24	; 11
    192a:	8f ef       	ldi	r24, 0xFF	; 255
    192c:	8a b9       	out	0x0a, r24	; 10
    192e:	28 9a       	sbi	0x05, 0	; 5
    1930:	2c 98       	cbi	0x05, 4	; 5
    1932:	2d 9a       	sbi	0x05, 5	; 5
    1934:	2d 98       	cbi	0x05, 5	; 5
    1936:	9f bf       	out	0x3f, r25	; 63
    1938:	0f 90       	pop	r0
    193a:	df 91       	pop	r29
    193c:	cf 91       	pop	r28
    193e:	08 95       	ret

00001940 <lcd_bus_read_ram>:
    1940:	cf 93       	push	r28
    1942:	df 93       	push	r29
    1944:	1f 92       	push	r1
    1946:	cd b7       	in	r28, 0x3d	; 61
    1948:	de b7       	in	r29, 0x3e	; 62
    194a:	8f b7       	in	r24, 0x3f	; 63
    194c:	89 83       	std	Y+1, r24	; 0x01
    194e:	f8 94       	cli
    1950:	99 81       	ldd	r25, Y+1	; 0x01
    1952:	8f ef       	ldi	r24, 0xFF	; 255
    1954:	8b b9       	out	0x0b, r24	; 11
    1956:	1a b8       	out	0x0a, r1	; 10
    1958:	28 9a       	sbi	0x05, 0	; 5
    195a:	2c 9a       	sbi	0x05, 4	; 5
    195c:	2d 9a       	sbi	0x05, 5	; 5
    195e:	2d 98       	cbi	0x05, 5	; 5
    1960:	80 91 52 03 	lds	r24, 0x0352	; 0x800352 <s_lcd_ram_read_nonvalid>
    1964:	88 23       	and	r24, r24
    1966:	19 f0       	breq	.+6      	; 0x196e <lcd_bus_read_ram+0x2e>
    1968:	89 b1       	in	r24, 0x09	; 9
    196a:	2d 9a       	sbi	0x05, 5	; 5
    196c:	2d 98       	cbi	0x05, 5	; 5
    196e:	89 b1       	in	r24, 0x09	; 9
    1970:	10 92 52 03 	sts	0x0352, r1	; 0x800352 <s_lcd_ram_read_nonvalid>
    1974:	9f bf       	out	0x3f, r25	; 63
    1976:	0f 90       	pop	r0
    1978:	df 91       	pop	r29
    197a:	cf 91       	pop	r28
    197c:	08 95       	ret

0000197e <lcd_enable>:


void lcd_enable(uint8_t on)
{
	if (!on) {
    197e:	81 11       	cpse	r24, r1
    1980:	03 c0       	rjmp	.+6      	; 0x1988 <lcd_enable+0xa>
		lcd_bus_write_cmd(0b10101110);									// Disable DC[2] (Display)
    1982:	8e ea       	ldi	r24, 0xAE	; 174
    1984:	b3 cf       	rjmp	.-154    	; 0x18ec <lcd_bus_write_cmd>
    1986:	08 95       	ret

	} else {
		lcd_bus_write_cmd(0b00101000 | C_LCD_PWR_CTRL);					// Set Power Control
    1988:	8d e2       	ldi	r24, 0x2D	; 45
    198a:	b0 df       	rcall	.-160    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00100000 | C_LCD_MR_TC);					// Set MR and TC
    198c:	84 e2       	ldi	r24, 0x24	; 36
    198e:	ae df       	rcall	.-164    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101000 | C_LCD_BIASRATIO);				// Set Bias Ratio
    1990:	8a ee       	ldi	r24, 0xEA	; 234
    1992:	ac df       	rcall	.-168    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10000001);									// Set Gain and PM (A)
    1994:	81 e8       	ldi	r24, 0x81	; 129
    1996:	aa df       	rcall	.-172    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(C_LCD_GAIN_PM);								// Set Gain and PM (B)
    1998:	8c e9       	ldi	r24, 0x9C	; 156
    199a:	a8 df       	rcall	.-176    	; 0x18ec <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b11000000 | C_LCD_MAPPING);					// Set Mapping
    199c:	88 ec       	ldi	r24, 0xC8	; 200
    199e:	a6 df       	rcall	.-180    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10001000 | C_LCD_AC);						// Set RAM Address Control
    19a0:	88 e8       	ldi	r24, 0x88	; 136
    19a2:	a4 df       	rcall	.-184    	; 0x18ec <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b01000000);									// Set Start Line (0)
    19a4:	80 e4       	ldi	r24, 0x40	; 64
    19a6:	a2 df       	rcall	.-188    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10010000);									// Set Fixed Lines (0)
    19a8:	80 e9       	ldi	r24, 0x90	; 144
    19aa:	a0 df       	rcall	.-192    	; 0x18ec <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b10110000);									// Set Page Address (0)
    19ac:	80 eb       	ldi	r24, 0xB0	; 176
    19ae:	9e df       	rcall	.-196    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);									// Set Column Address LSB (0)
    19b0:	80 e0       	ldi	r24, 0x00	; 0
    19b2:	9c df       	rcall	.-200    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);									// Set Column Address MSB (0)
    19b4:	80 e1       	ldi	r24, 0x10	; 16
    19b6:	9a df       	rcall	.-204    	; 0x18ec <lcd_bus_write_cmd>
		s_lcd_ram_read_nonvalid = true;
    19b8:	81 e0       	ldi	r24, 0x01	; 1
    19ba:	80 93 52 03 	sts	0x0352, r24	; 0x800352 <s_lcd_ram_read_nonvalid>

		lcd_bus_write_cmd(0b11101111);									// Set Cursor Mode
    19be:	8f ee       	ldi	r24, 0xEF	; 239
    19c0:	95 df       	rcall	.-214    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101110);									// Reset Cursor Mode (now CR := CA)
    19c2:	8e ee       	ldi	r24, 0xEE	; 238
    19c4:	93 df       	rcall	.-218    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100100);									// Disable DC[1] (all pixel on)
    19c6:	84 ea       	ldi	r24, 0xA4	; 164
    19c8:	91 df       	rcall	.-222    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100110);									// Disable DC[0] (all pixel inverse)
    19ca:	86 ea       	ldi	r24, 0xA6	; 166
    19cc:	8f df       	rcall	.-226    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10101111);									// Enable  DC[2] (Display)
    19ce:	8f ea       	ldi	r24, 0xAF	; 175
    19d0:	8d cf       	rjmp	.-230    	; 0x18ec <lcd_bus_write_cmd>
    19d2:	08 95       	ret

000019d4 <lcd_page_set>:
}

void lcd_page_set(uint8_t page)
{
	if ((0 <= page && page) < (GFX_MONO_LCD_PAGES)) {
		lcd_bus_write_cmd(0b10110000 | page);					// Set Page Address
    19d4:	80 6b       	ori	r24, 0xB0	; 176
    19d6:	8a df       	rcall	.-236    	; 0x18ec <lcd_bus_write_cmd>

		s_lcd_ram_read_nonvalid = 1;
    19d8:	81 e0       	ldi	r24, 0x01	; 1
    19da:	80 93 52 03 	sts	0x0352, r24	; 0x800352 <s_lcd_ram_read_nonvalid>
    19de:	08 95       	ret

000019e0 <lcd_col_set>:
	}
}

void lcd_col_set(uint8_t col)
{
    19e0:	cf 93       	push	r28
	if ((0 <= col) && (col < GFX_MONO_LCD_WIDTH)) {
    19e2:	80 3f       	cpi	r24, 0xF0	; 240
    19e4:	58 f4       	brcc	.+22     	; 0x19fc <lcd_col_set+0x1c>
    19e6:	c8 2f       	mov	r28, r24
		lcd_bus_write_cmd(0b00000000 | ( col       & 0x0f));	// Set Column Address LSB
    19e8:	8f 70       	andi	r24, 0x0F	; 15
    19ea:	80 df       	rcall	.-256    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000 | ((col >> 4) & 0x0f));	// Set Column Address MSB
    19ec:	8c 2f       	mov	r24, r28
    19ee:	82 95       	swap	r24
    19f0:	8f 70       	andi	r24, 0x0F	; 15
    19f2:	80 61       	ori	r24, 0x10	; 16
    19f4:	7b df       	rcall	.-266    	; 0x18ec <lcd_bus_write_cmd>

		s_lcd_ram_read_nonvalid = 1;
    19f6:	81 e0       	ldi	r24, 0x01	; 1
    19f8:	80 93 52 03 	sts	0x0352, r24	; 0x800352 <s_lcd_ram_read_nonvalid>
	}
}
    19fc:	cf 91       	pop	r28
    19fe:	08 95       	ret

00001a00 <lcd_cr>:

void lcd_cr(void)
{
	lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    1a00:	80 e0       	ldi	r24, 0x00	; 0
    1a02:	74 df       	rcall	.-280    	; 0x18ec <lcd_bus_write_cmd>
	lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    1a04:	80 e1       	ldi	r24, 0x10	; 16
    1a06:	72 df       	rcall	.-284    	; 0x18ec <lcd_bus_write_cmd>

	s_lcd_ram_read_nonvalid = 1;
    1a08:	81 e0       	ldi	r24, 0x01	; 1
    1a0a:	80 93 52 03 	sts	0x0352, r24	; 0x800352 <s_lcd_ram_read_nonvalid>
    1a0e:	08 95       	ret

00001a10 <lcd_home>:
}

void lcd_home(void)
{
	lcd_bus_write_cmd(0b10110000);								// Set Page Address (0)
    1a10:	80 eb       	ldi	r24, 0xB0	; 176
    1a12:	6c df       	rcall	.-296    	; 0x18ec <lcd_bus_write_cmd>
	lcd_cr();
    1a14:	f5 cf       	rjmp	.-22     	; 0x1a00 <lcd_cr>
    1a16:	08 95       	ret

00001a18 <lcd_cls>:
}

void lcd_cls(void)
{
    1a18:	1f 93       	push	r17
    1a1a:	cf 93       	push	r28
    1a1c:	df 93       	push	r29
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
    1a1e:	d0 e0       	ldi	r29, 0x00	; 0
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    1a20:	10 ef       	ldi	r17, 0xF0	; 240

void lcd_cls(void)
{
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
    1a22:	8d 2f       	mov	r24, r29
    1a24:	80 6b       	ori	r24, 0xB0	; 176
    1a26:	62 df       	rcall	.-316    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    1a28:	80 e0       	ldi	r24, 0x00	; 0
    1a2a:	60 df       	rcall	.-320    	; 0x18ec <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    1a2c:	80 e1       	ldi	r24, 0x10	; 16
    1a2e:	5e df       	rcall	.-324    	; 0x18ec <lcd_bus_write_cmd>
    1a30:	c1 2f       	mov	r28, r17

		for (uint8_t cnt = GFX_MONO_LCD_WIDTH; cnt; --cnt) {		// clear all columns of that page
			lcd_bus_write_ram(0);
    1a32:	80 e0       	ldi	r24, 0x00	; 0
    1a34:	70 df       	rcall	.-288    	; 0x1916 <lcd_bus_write_ram>
    1a36:	c1 50       	subi	r28, 0x01	; 1
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)

		for (uint8_t cnt = GFX_MONO_LCD_WIDTH; cnt; --cnt) {		// clear all columns of that page
    1a38:	e1 f7       	brne	.-8      	; 0x1a32 <lcd_cls+0x1a>
}

void lcd_cls(void)
{
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
    1a3a:	df 5f       	subi	r29, 0xFF	; 255
    1a3c:	d0 31       	cpi	r29, 0x10	; 16
    1a3e:	89 f7       	brne	.-30     	; 0x1a22 <lcd_cls+0xa>
			lcd_bus_write_ram(0);
		}
	}	

	/* Set cursor to home position */
	lcd_home();
    1a40:	e7 df       	rcall	.-50     	; 0x1a10 <lcd_home>
}
    1a42:	df 91       	pop	r29
    1a44:	cf 91       	pop	r28
    1a46:	1f 91       	pop	r17
    1a48:	08 95       	ret

00001a4a <lcd_animation_prepare>:
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), " T=%2d.%02d^C ", (int) t, ((int) (t * 100.0f)) % 100);
	gfx_mono_draw_string(s_lcd_prepare_buf, 180, 70, &sysfont);
}

void lcd_animation_prepare(void)
{
    1a4a:	cf 92       	push	r12
    1a4c:	df 92       	push	r13
    1a4e:	ef 92       	push	r14
    1a50:	ff 92       	push	r15
    1a52:	0f 93       	push	r16
    1a54:	1f 93       	push	r17
    1a56:	cf 93       	push	r28
    1a58:	df 93       	push	r29
	int idx;

	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
    1a5a:	83 ec       	ldi	r24, 0xC3	; 195
    1a5c:	9f ef       	ldi	r25, 0xFF	; 255
    1a5e:	90 93 21 03 	sts	0x0321, r25	; 0x800321 <s_animation_train_origin+0x1>
    1a62:	80 93 20 03 	sts	0x0320, r24	; 0x800320 <s_animation_train_origin>
	s_animation_dx = 1;
    1a66:	81 e0       	ldi	r24, 0x01	; 1
    1a68:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <s_animation_dx>

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    1a6c:	20 e0       	ldi	r18, 0x00	; 0
    1a6e:	30 e0       	ldi	r19, 0x00	; 0
			s_animation_train_left[  idx] = 0b11111000;

		} else if (idx == ANIMATION_TRAIN_BLANK_LEN - 1) {
			s_animation_train_left[  idx] = 0;

		} else if (!((idx - 16) % 11)) {
    1a70:	0f 2e       	mov	r0, r31
    1a72:	fb e0       	ldi	r31, 0x0B	; 11
    1a74:	ef 2e       	mov	r14, r31
    1a76:	f1 2c       	mov	r15, r1
    1a78:	f0 2d       	mov	r31, r0
			s_animation_train_left[  idx] = 0b01000000;
    1a7a:	68 94       	set
    1a7c:	dd 24       	eor	r13, r13
    1a7e:	d6 f8       	bld	r13, 6
			s_animation_train_left[++idx] = 0b01000000;
			s_animation_train_left[++idx] = 0b01000000;
			s_animation_train_left[++idx] = 0b11111000;
    1a80:	f8 ef       	ldi	r31, 0xF8	; 248
			s_animation_train_left[++idx] = 0b11111000;
			s_animation_train_left[++idx] = 0b11001000;
    1a82:	0f 2e       	mov	r0, r31
    1a84:	f8 ec       	ldi	r31, 0xC8	; 200
    1a86:	cf 2e       	mov	r12, r31
    1a88:	f0 2d       	mov	r31, r0
			s_animation_train_left[  idx] = 0b11111000;
			s_animation_train_left[++idx] = 0b11011000;
		} else if (idx <  5) {
			s_animation_train_left[  idx] = 0b11011111;
		} else if (idx < 11) {
			s_animation_train_left[  idx] = 0b11011000;
    1a8a:	18 ed       	ldi	r17, 0xD8	; 216

		} else if (idx < 3) {
			s_animation_train_left[  idx] = 0b11111000;
			s_animation_train_left[++idx] = 0b11011000;
		} else if (idx <  5) {
			s_animation_train_left[  idx] = 0b11011111;
    1a8c:	0f ed       	ldi	r16, 0xDF	; 223
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
		if (!idx) {
			s_animation_train_left[idx] = 0;
    1a8e:	ca ed       	ldi	r28, 0xDA	; 218
    1a90:	d2 e0       	ldi	r29, 0x02	; 2
	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    1a92:	e1 e0       	ldi	r30, 0x01	; 1
    1a94:	40 e0       	ldi	r20, 0x00	; 0
		if (!idx) {
    1a96:	21 15       	cp	r18, r1
    1a98:	31 05       	cpc	r19, r1
    1a9a:	21 f4       	brne	.+8      	; 0x1aa4 <lcd_animation_prepare+0x5a>
			s_animation_train_left[idx] = 0;
    1a9c:	18 82       	st	Y, r1
	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    1a9e:	2e 2f       	mov	r18, r30
    1aa0:	34 2f       	mov	r19, r20
    1aa2:	f9 cf       	rjmp	.-14     	; 0x1a96 <lcd_animation_prepare+0x4c>
		if (!idx) {
			s_animation_train_left[idx] = 0;

		} else if (idx < 3) {
    1aa4:	23 30       	cpi	r18, 0x03	; 3
    1aa6:	31 05       	cpc	r19, r1
    1aa8:	5c f4       	brge	.+22     	; 0x1ac0 <lcd_animation_prepare+0x76>
			s_animation_train_left[  idx] = 0b11111000;
    1aaa:	d9 01       	movw	r26, r18
    1aac:	a6 52       	subi	r26, 0x26	; 38
    1aae:	bd 4f       	sbci	r27, 0xFD	; 253
    1ab0:	fc 93       	st	X, r31
			s_animation_train_left[++idx] = 0b11011000;
    1ab2:	2f 5f       	subi	r18, 0xFF	; 255
    1ab4:	3f 4f       	sbci	r19, 0xFF	; 255
    1ab6:	d9 01       	movw	r26, r18
    1ab8:	a6 52       	subi	r26, 0x26	; 38
    1aba:	bd 4f       	sbci	r27, 0xFD	; 253
    1abc:	1c 93       	st	X, r17
    1abe:	4e c0       	rjmp	.+156    	; 0x1b5c <lcd_animation_prepare+0x112>
		} else if (idx <  5) {
    1ac0:	25 30       	cpi	r18, 0x05	; 5
    1ac2:	31 05       	cpc	r19, r1
    1ac4:	2c f4       	brge	.+10     	; 0x1ad0 <lcd_animation_prepare+0x86>
			s_animation_train_left[  idx] = 0b11011111;
    1ac6:	d9 01       	movw	r26, r18
    1ac8:	a6 52       	subi	r26, 0x26	; 38
    1aca:	bd 4f       	sbci	r27, 0xFD	; 253
    1acc:	0c 93       	st	X, r16
    1ace:	46 c0       	rjmp	.+140    	; 0x1b5c <lcd_animation_prepare+0x112>
		} else if (idx < 11) {
    1ad0:	2b 30       	cpi	r18, 0x0B	; 11
    1ad2:	31 05       	cpc	r19, r1
    1ad4:	2c f4       	brge	.+10     	; 0x1ae0 <lcd_animation_prepare+0x96>
			s_animation_train_left[  idx] = 0b11011000;
    1ad6:	d9 01       	movw	r26, r18
    1ad8:	a6 52       	subi	r26, 0x26	; 38
    1ada:	bd 4f       	sbci	r27, 0xFD	; 253
    1adc:	1c 93       	st	X, r17
    1ade:	3e c0       	rjmp	.+124    	; 0x1b5c <lcd_animation_prepare+0x112>
		} else if (idx < 16) {
    1ae0:	20 31       	cpi	r18, 0x10	; 16
    1ae2:	31 05       	cpc	r19, r1
    1ae4:	2c f4       	brge	.+10     	; 0x1af0 <lcd_animation_prepare+0xa6>
			s_animation_train_left[  idx] = 0b11111000;
    1ae6:	d9 01       	movw	r26, r18
    1ae8:	a6 52       	subi	r26, 0x26	; 38
    1aea:	bd 4f       	sbci	r27, 0xFD	; 253
    1aec:	fc 93       	st	X, r31
    1aee:	36 c0       	rjmp	.+108    	; 0x1b5c <lcd_animation_prepare+0x112>

		} else if (idx == ANIMATION_TRAIN_BLANK_LEN - 1) {
    1af0:	2c 33       	cpi	r18, 0x3C	; 60
    1af2:	31 05       	cpc	r19, r1
    1af4:	19 f4       	brne	.+6      	; 0x1afc <lcd_animation_prepare+0xb2>
			s_animation_train_left[  idx] = 0;
    1af6:	10 92 16 03 	sts	0x0316, r1	; 0x800316 <s_animation_train_left+0x3c>
    1afa:	36 c0       	rjmp	.+108    	; 0x1b68 <lcd_animation_prepare+0x11e>

		} else if (!((idx - 16) % 11)) {
    1afc:	c9 01       	movw	r24, r18
    1afe:	40 97       	sbiw	r24, 0x10	; 16
    1b00:	b7 01       	movw	r22, r14
    1b02:	0e 94 5b 19 	call	0x32b6	; 0x32b6 <__divmodhi4>
    1b06:	89 2b       	or	r24, r25
    1b08:	29 f5       	brne	.+74     	; 0x1b54 <lcd_animation_prepare+0x10a>
			s_animation_train_left[  idx] = 0b01000000;
    1b0a:	d9 01       	movw	r26, r18
    1b0c:	a6 52       	subi	r26, 0x26	; 38
    1b0e:	bd 4f       	sbci	r27, 0xFD	; 253
    1b10:	dc 92       	st	X, r13
			s_animation_train_left[++idx] = 0b01000000;
    1b12:	11 96       	adiw	r26, 0x01	; 1
    1b14:	dc 92       	st	X, r13
    1b16:	11 97       	sbiw	r26, 0x01	; 1
			s_animation_train_left[++idx] = 0b01000000;
    1b18:	12 96       	adiw	r26, 0x02	; 2
    1b1a:	dc 92       	st	X, r13
    1b1c:	12 97       	sbiw	r26, 0x02	; 2
			s_animation_train_left[++idx] = 0b11111000;
    1b1e:	13 96       	adiw	r26, 0x03	; 3
    1b20:	fc 93       	st	X, r31
    1b22:	13 97       	sbiw	r26, 0x03	; 3
			s_animation_train_left[++idx] = 0b11111000;
    1b24:	14 96       	adiw	r26, 0x04	; 4
    1b26:	fc 93       	st	X, r31
    1b28:	14 97       	sbiw	r26, 0x04	; 4
			s_animation_train_left[++idx] = 0b11001000;
    1b2a:	15 96       	adiw	r26, 0x05	; 5
    1b2c:	cc 92       	st	X, r12
    1b2e:	15 97       	sbiw	r26, 0x05	; 5
			s_animation_train_left[++idx] = 0b11111000;
    1b30:	16 96       	adiw	r26, 0x06	; 6
    1b32:	fc 93       	st	X, r31
    1b34:	16 97       	sbiw	r26, 0x06	; 6
			s_animation_train_left[++idx] = 0b11111000;
    1b36:	17 96       	adiw	r26, 0x07	; 7
    1b38:	fc 93       	st	X, r31
    1b3a:	17 97       	sbiw	r26, 0x07	; 7
			s_animation_train_left[++idx] = 0b11001000;
    1b3c:	18 96       	adiw	r26, 0x08	; 8
    1b3e:	cc 92       	st	X, r12
    1b40:	18 97       	sbiw	r26, 0x08	; 8
			s_animation_train_left[++idx] = 0b11111000;
    1b42:	19 96       	adiw	r26, 0x09	; 9
    1b44:	fc 93       	st	X, r31
			s_animation_train_left[++idx] = 0b11111000;
    1b46:	26 5f       	subi	r18, 0xF6	; 246
    1b48:	3f 4f       	sbci	r19, 0xFF	; 255
    1b4a:	d9 01       	movw	r26, r18
    1b4c:	a6 52       	subi	r26, 0x26	; 38
    1b4e:	bd 4f       	sbci	r27, 0xFD	; 253
    1b50:	fc 93       	st	X, r31
    1b52:	04 c0       	rjmp	.+8      	; 0x1b5c <lcd_animation_prepare+0x112>
		} else {
			s_animation_train_left[idx] = 0;
    1b54:	d9 01       	movw	r26, r18
    1b56:	a6 52       	subi	r26, 0x26	; 38
    1b58:	bd 4f       	sbci	r27, 0xFD	; 253
    1b5a:	1c 92       	st	X, r1
	// set initial values
	s_animation_train_origin = -ANIMATION_TRAIN_BLANK_LEN;
	s_animation_dx = 1;

	/* prepare train */	
	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    1b5c:	2f 5f       	subi	r18, 0xFF	; 255
    1b5e:	3f 4f       	sbci	r19, 0xFF	; 255
    1b60:	2d 33       	cpi	r18, 0x3D	; 61
    1b62:	31 05       	cpc	r19, r1
    1b64:	0c f4       	brge	.+2      	; 0x1b68 <lcd_animation_prepare+0x11e>
    1b66:	97 cf       	rjmp	.-210    	; 0x1a96 <lcd_animation_prepare+0x4c>
    1b68:	aa ed       	ldi	r26, 0xDA	; 218
    1b6a:	b2 e0       	ldi	r27, 0x02	; 2
    1b6c:	ea ed       	ldi	r30, 0xDA	; 218
    1b6e:	f2 e0       	ldi	r31, 0x02	; 2
    1b70:	2d e9       	ldi	r18, 0x9D	; 157
    1b72:	32 e0       	ldi	r19, 0x02	; 2
			s_animation_train_left[idx] = 0;
		}
	}

	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
		s_animation_train_right[ANIMATION_TRAIN_BLANK_LEN - idx - 1] = s_animation_train_left[idx];		// x-mirror
    1b74:	8d 91       	ld	r24, X+
    1b76:	82 93       	st	-Z, r24
		} else {
			s_animation_train_left[idx] = 0;
		}
	}

	for (idx = 0; idx < ANIMATION_TRAIN_BLANK_LEN; ++idx) {
    1b78:	e2 17       	cp	r30, r18
    1b7a:	f3 07       	cpc	r31, r19
    1b7c:	d9 f7       	brne	.-10     	; 0x1b74 <lcd_animation_prepare+0x12a>
		s_animation_train_right[ANIMATION_TRAIN_BLANK_LEN - idx - 1] = s_animation_train_left[idx];		// x-mirror
	}

	/* prepare free line for train */
	gfx_mono_generic_draw_filled_rect(0, (GFX_MONO_LCD_PAGES - 1) * GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_PIXEL_CLR);
    1b7e:	00 e0       	ldi	r16, 0x00	; 0
    1b80:	28 e0       	ldi	r18, 0x08	; 8
    1b82:	40 ef       	ldi	r20, 0xF0	; 240
    1b84:	68 e7       	ldi	r22, 0x78	; 120
    1b86:	80 e0       	ldi	r24, 0x00	; 0
    1b88:	0e 94 87 05 	call	0xb0e	; 0xb0e <gfx_mono_generic_draw_filled_rect>
}
    1b8c:	df 91       	pop	r29
    1b8e:	cf 91       	pop	r28
    1b90:	1f 91       	pop	r17
    1b92:	0f 91       	pop	r16
    1b94:	ff 90       	pop	r15
    1b96:	ef 90       	pop	r14
    1b98:	df 90       	pop	r13
    1b9a:	cf 90       	pop	r12
    1b9c:	08 95       	ret

00001b9e <lcd_animation_loop>:

void lcd_animation_loop(void)
{
    1b9e:	cf 92       	push	r12
    1ba0:	df 92       	push	r13
    1ba2:	ef 92       	push	r14
    1ba4:	ff 92       	push	r15
    1ba6:	0f 93       	push	r16
    1ba8:	cf 93       	push	r28
    1baa:	df 93       	push	r29
    1bac:	1f 92       	push	r1
    1bae:	cd b7       	in	r28, 0x3d	; 61
    1bb0:	de b7       	in	r29, 0x3e	; 62
	if (s_animation_dx) {
    1bb2:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <s_animation_dx>
    1bb6:	88 23       	and	r24, r24
    1bb8:	09 f4       	brne	.+2      	; 0x1bbc <lcd_animation_loop+0x1e>
    1bba:	3c c1       	rjmp	.+632    	; 0x1e34 <lcd_animation_loop+0x296>
		float now = get_abs_time();
    1bbc:	83 d6       	rcall	.+3334   	; 0x28c4 <get_abs_time>
    1bbe:	6b 01       	movw	r12, r22
    1bc0:	7c 01       	movw	r14, r24

		if ((now - s_animation_time_last_train) >= 0.04f) {  // 25x per sec
    1bc2:	20 91 17 03 	lds	r18, 0x0317	; 0x800317 <s_animation_time_last_train>
    1bc6:	30 91 18 03 	lds	r19, 0x0318	; 0x800318 <s_animation_time_last_train+0x1>
    1bca:	40 91 19 03 	lds	r20, 0x0319	; 0x800319 <s_animation_time_last_train+0x2>
    1bce:	50 91 1a 03 	lds	r21, 0x031A	; 0x80031a <s_animation_time_last_train+0x3>
    1bd2:	0e 94 40 17 	call	0x2e80	; 0x2e80 <__subsf3>
    1bd6:	2a e0       	ldi	r18, 0x0A	; 10
    1bd8:	37 ed       	ldi	r19, 0xD7	; 215
    1bda:	43 e2       	ldi	r20, 0x23	; 35
    1bdc:	5d e3       	ldi	r21, 0x3D	; 61
    1bde:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <__gesf2>
    1be2:	88 23       	and	r24, r24
    1be4:	0c f4       	brge	.+2      	; 0x1be8 <lcd_animation_loop+0x4a>
    1be6:	58 c0       	rjmp	.+176    	; 0x1c98 <lcd_animation_loop+0xfa>
			s_animation_time_last_train = now;
    1be8:	c0 92 17 03 	sts	0x0317, r12	; 0x800317 <s_animation_time_last_train>
    1bec:	d0 92 18 03 	sts	0x0318, r13	; 0x800318 <s_animation_time_last_train+0x1>
    1bf0:	e0 92 19 03 	sts	0x0319, r14	; 0x800319 <s_animation_time_last_train+0x2>
    1bf4:	f0 92 1a 03 	sts	0x031A, r15	; 0x80031a <s_animation_time_last_train+0x3>
			s_animation_train_origin += s_animation_dx;
    1bf8:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <s_animation_dx>
    1bfc:	e0 91 20 03 	lds	r30, 0x0320	; 0x800320 <s_animation_train_origin>
    1c00:	f0 91 21 03 	lds	r31, 0x0321	; 0x800321 <s_animation_train_origin+0x1>
    1c04:	e8 0f       	add	r30, r24
    1c06:	f1 1d       	adc	r31, r1
    1c08:	87 fd       	sbrc	r24, 7
    1c0a:	fa 95       	dec	r31
    1c0c:	f0 93 21 03 	sts	0x0321, r31	; 0x800321 <s_animation_train_origin+0x1>
    1c10:	e0 93 20 03 	sts	0x0320, r30	; 0x800320 <s_animation_train_origin>

			if (s_animation_train_origin <= (-10 - ANIMATION_TRAIN_BLANK_LEN)) {
    1c14:	ea 3b       	cpi	r30, 0xBA	; 186
    1c16:	2f ef       	ldi	r18, 0xFF	; 255
    1c18:	f2 07       	cpc	r31, r18
    1c1a:	24 f4       	brge	.+8      	; 0x1c24 <lcd_animation_loop+0x86>
				s_animation_dx = 1;
    1c1c:	81 e0       	ldi	r24, 0x01	; 1
    1c1e:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <s_animation_dx>
    1c22:	23 c0       	rjmp	.+70     	; 0x1c6a <lcd_animation_loop+0xcc>
			} else if (s_animation_train_origin >= (GFX_MONO_LCD_WIDTH + 10)) {
    1c24:	ea 3f       	cpi	r30, 0xFA	; 250
    1c26:	f1 05       	cpc	r31, r1
    1c28:	24 f0       	brlt	.+8      	; 0x1c32 <lcd_animation_loop+0x94>
				s_animation_dx = -1;
    1c2a:	8f ef       	ldi	r24, 0xFF	; 255
    1c2c:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <s_animation_dx>
    1c30:	04 c0       	rjmp	.+8      	; 0x1c3a <lcd_animation_loop+0x9c>
			}

			if (s_animation_dx < 0) {
    1c32:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <s_animation_dx>
    1c36:	88 23       	and	r24, r24
    1c38:	c4 f4       	brge	.+48     	; 0x1c6a <lcd_animation_loop+0xcc>
				// Draw train left
				if (s_animation_train_origin >= 0 && s_animation_train_origin < GFX_MONO_LCD_WIDTH) {
    1c3a:	e0 3f       	cpi	r30, 0xF0	; 240
    1c3c:	f1 05       	cpc	r31, r1
    1c3e:	38 f4       	brcc	.+14     	; 0x1c4e <lcd_animation_loop+0xb0>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_left, GFX_MONO_LCD_PAGES - 1, s_animation_train_origin, ANIMATION_TRAIN_BLANK_LEN);				// full width
    1c40:	2d e3       	ldi	r18, 0x3D	; 61
    1c42:	4e 2f       	mov	r20, r30
    1c44:	6f e0       	ldi	r22, 0x0F	; 15
    1c46:	8a ed       	ldi	r24, 0xDA	; 218
    1c48:	92 e0       	ldi	r25, 0x02	; 2
    1c4a:	d4 d8       	rcall	.-3672   	; 0xdf4 <gfx_mono_lcd_uc1608_put_page>
    1c4c:	25 c0       	rjmp	.+74     	; 0x1c98 <lcd_animation_loop+0xfa>
				} else if (-ANIMATION_TRAIN_BLANK_LEN < s_animation_train_origin && s_animation_train_origin < 0) {
    1c4e:	cf 01       	movw	r24, r30
    1c50:	cc 96       	adiw	r24, 0x3c	; 60
    1c52:	cc 97       	sbiw	r24, 0x3c	; 60
    1c54:	08 f5       	brcc	.+66     	; 0x1c98 <lcd_animation_loop+0xfa>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_left - s_animation_train_origin, GFX_MONO_LCD_PAGES - 1, 0, ANIMATION_TRAIN_BLANK_LEN + s_animation_train_origin);	// left: reduced width
    1c56:	2d e3       	ldi	r18, 0x3D	; 61
    1c58:	2e 0f       	add	r18, r30
    1c5a:	40 e0       	ldi	r20, 0x00	; 0
    1c5c:	6f e0       	ldi	r22, 0x0F	; 15
    1c5e:	8a ed       	ldi	r24, 0xDA	; 218
    1c60:	92 e0       	ldi	r25, 0x02	; 2
    1c62:	8e 1b       	sub	r24, r30
    1c64:	9f 0b       	sbc	r25, r31
    1c66:	c6 d8       	rcall	.-3700   	; 0xdf4 <gfx_mono_lcd_uc1608_put_page>
    1c68:	17 c0       	rjmp	.+46     	; 0x1c98 <lcd_animation_loop+0xfa>
				}

				} else {
				// Draw train right
				if (s_animation_train_origin >= 0 && s_animation_train_origin < GFX_MONO_LCD_WIDTH) {
    1c6a:	e0 3f       	cpi	r30, 0xF0	; 240
    1c6c:	f1 05       	cpc	r31, r1
    1c6e:	38 f4       	brcc	.+14     	; 0x1c7e <lcd_animation_loop+0xe0>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_right, GFX_MONO_LCD_PAGES - 1, s_animation_train_origin, ANIMATION_TRAIN_BLANK_LEN);				// full width
    1c70:	2d e3       	ldi	r18, 0x3D	; 61
    1c72:	4e 2f       	mov	r20, r30
    1c74:	6f e0       	ldi	r22, 0x0F	; 15
    1c76:	8d e9       	ldi	r24, 0x9D	; 157
    1c78:	92 e0       	ldi	r25, 0x02	; 2
    1c7a:	bc d8       	rcall	.-3720   	; 0xdf4 <gfx_mono_lcd_uc1608_put_page>
    1c7c:	0d c0       	rjmp	.+26     	; 0x1c98 <lcd_animation_loop+0xfa>
				} else if (-ANIMATION_TRAIN_BLANK_LEN < s_animation_train_origin && s_animation_train_origin < 0) {
    1c7e:	cf 01       	movw	r24, r30
    1c80:	cc 96       	adiw	r24, 0x3c	; 60
    1c82:	cc 97       	sbiw	r24, 0x3c	; 60
    1c84:	48 f4       	brcc	.+18     	; 0x1c98 <lcd_animation_loop+0xfa>
					gfx_mono_lcd_uc1608_put_page(s_animation_train_right - s_animation_train_origin, GFX_MONO_LCD_PAGES - 1, 0, ANIMATION_TRAIN_BLANK_LEN + s_animation_train_origin);	// left: reduced width
    1c86:	2d e3       	ldi	r18, 0x3D	; 61
    1c88:	2e 0f       	add	r18, r30
    1c8a:	40 e0       	ldi	r20, 0x00	; 0
    1c8c:	6f e0       	ldi	r22, 0x0F	; 15
    1c8e:	8d e9       	ldi	r24, 0x9D	; 157
    1c90:	92 e0       	ldi	r25, 0x02	; 2
    1c92:	8e 1b       	sub	r24, r30
    1c94:	9f 0b       	sbc	r25, r31
    1c96:	ae d8       	rcall	.-3748   	; 0xdf4 <gfx_mono_lcd_uc1608_put_page>
				}
			}
		}

		if ((now - s_animation_time_last_temp) >= 0.50f) {  // 2x per sec
    1c98:	20 91 1b 03 	lds	r18, 0x031B	; 0x80031b <s_animation_time_last_temp>
    1c9c:	30 91 1c 03 	lds	r19, 0x031C	; 0x80031c <s_animation_time_last_temp+0x1>
    1ca0:	40 91 1d 03 	lds	r20, 0x031D	; 0x80031d <s_animation_time_last_temp+0x2>
    1ca4:	50 91 1e 03 	lds	r21, 0x031E	; 0x80031e <s_animation_time_last_temp+0x3>
    1ca8:	c7 01       	movw	r24, r14
    1caa:	b6 01       	movw	r22, r12
    1cac:	0e 94 40 17 	call	0x2e80	; 0x2e80 <__subsf3>
    1cb0:	20 e0       	ldi	r18, 0x00	; 0
    1cb2:	30 e0       	ldi	r19, 0x00	; 0
    1cb4:	40 e0       	ldi	r20, 0x00	; 0
    1cb6:	5f e3       	ldi	r21, 0x3F	; 63
    1cb8:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <__gesf2>
    1cbc:	88 23       	and	r24, r24
    1cbe:	0c f4       	brge	.+2      	; 0x1cc2 <lcd_animation_loop+0x124>
    1cc0:	73 c0       	rjmp	.+230    	; 0x1da8 <lcd_animation_loop+0x20a>
			s_animation_time_last_temp = now;
    1cc2:	c0 92 1b 03 	sts	0x031B, r12	; 0x80031b <s_animation_time_last_temp>
    1cc6:	d0 92 1c 03 	sts	0x031C, r13	; 0x80031c <s_animation_time_last_temp+0x1>
    1cca:	e0 92 1d 03 	sts	0x031D, r14	; 0x80031d <s_animation_time_last_temp+0x2>
    1cce:	f0 92 1e 03 	sts	0x031E, r15	; 0x80031e <s_animation_time_last_temp+0x3>
static void s_lcd_test_temp(void)
{
	static float t_last = 0.0f;
	float	t;

	s_task();
    1cd2:	4a d6       	rcall	.+3220   	; 0x2968 <s_task>

	if (!g_status.doAnimation) {
    1cd4:	80 91 81 03 	lds	r24, 0x0381	; 0x800381 <g_status>
    1cd8:	80 ff       	sbrs	r24, 0
    1cda:	66 c0       	rjmp	.+204    	; 0x1da8 <lcd_animation_loop+0x20a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1cdc:	8f b7       	in	r24, 0x3f	; 63
    1cde:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1ce0:	f8 94       	cli
	return flags;
    1ce2:	89 81       	ldd	r24, Y+1	; 0x01
		return;
	}

	irqflags_t flags = cpu_irq_save();
	t = g_temp;
    1ce4:	c0 90 83 03 	lds	r12, 0x0383	; 0x800383 <g_temp>
    1ce8:	d0 90 84 03 	lds	r13, 0x0384	; 0x800384 <g_temp+0x1>
    1cec:	e0 90 85 03 	lds	r14, 0x0385	; 0x800385 <g_temp+0x2>
    1cf0:	f0 90 86 03 	lds	r15, 0x0386	; 0x800386 <g_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1cf4:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	if (t < 0.f) {
    1cf6:	20 e0       	ldi	r18, 0x00	; 0
    1cf8:	30 e0       	ldi	r19, 0x00	; 0
    1cfa:	a9 01       	movw	r20, r18
    1cfc:	c7 01       	movw	r24, r14
    1cfe:	b6 01       	movw	r22, r12
    1d00:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <__cmpsf2>
    1d04:	88 23       	and	r24, r24
    1d06:	1c f4       	brge	.+6      	; 0x1d0e <lcd_animation_loop+0x170>
		t = 0.f;
    1d08:	c1 2c       	mov	r12, r1
    1d0a:	d1 2c       	mov	r13, r1
    1d0c:	76 01       	movw	r14, r12
	}

	if (fabs(t - t_last) < 0.01f) {
    1d0e:	20 91 99 02 	lds	r18, 0x0299	; 0x800299 <t_last.3071>
    1d12:	30 91 9a 02 	lds	r19, 0x029A	; 0x80029a <t_last.3071+0x1>
    1d16:	40 91 9b 02 	lds	r20, 0x029B	; 0x80029b <t_last.3071+0x2>
    1d1a:	50 91 9c 02 	lds	r21, 0x029C	; 0x80029c <t_last.3071+0x3>
    1d1e:	c7 01       	movw	r24, r14
    1d20:	b6 01       	movw	r22, r12
    1d22:	0e 94 40 17 	call	0x2e80	; 0x2e80 <__subsf3>
    1d26:	9f 77       	andi	r25, 0x7F	; 127
    1d28:	2a e0       	ldi	r18, 0x0A	; 10
    1d2a:	37 ed       	ldi	r19, 0xD7	; 215
    1d2c:	43 e2       	ldi	r20, 0x23	; 35
    1d2e:	5c e3       	ldi	r21, 0x3C	; 60
    1d30:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <__cmpsf2>
    1d34:	88 23       	and	r24, r24
    1d36:	c4 f1       	brlt	.+112    	; 0x1da8 <lcd_animation_loop+0x20a>
		return;
	}
	t_last = t;
    1d38:	c0 92 99 02 	sts	0x0299, r12	; 0x800299 <t_last.3071>
    1d3c:	d0 92 9a 02 	sts	0x029A, r13	; 0x80029a <t_last.3071+0x1>
    1d40:	e0 92 9b 02 	sts	0x029B, r14	; 0x80029b <t_last.3071+0x2>
    1d44:	f0 92 9c 02 	sts	0x029C, r15	; 0x80029c <t_last.3071+0x3>

	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), " T=%2d.%02d^C ", (int) t, ((int) (t * 100.0f)) % 100);
    1d48:	20 e0       	ldi	r18, 0x00	; 0
    1d4a:	30 e0       	ldi	r19, 0x00	; 0
    1d4c:	48 ec       	ldi	r20, 0xC8	; 200
    1d4e:	52 e4       	ldi	r21, 0x42	; 66
    1d50:	c7 01       	movw	r24, r14
    1d52:	b6 01       	movw	r22, r12
    1d54:	0e 94 f8 18 	call	0x31f0	; 0x31f0 <__mulsf3>
    1d58:	0e 94 11 18 	call	0x3022	; 0x3022 <__fixsfsi>
    1d5c:	cb 01       	movw	r24, r22
    1d5e:	64 e6       	ldi	r22, 0x64	; 100
    1d60:	70 e0       	ldi	r23, 0x00	; 0
    1d62:	0e 94 5b 19 	call	0x32b6	; 0x32b6 <__divmodhi4>
    1d66:	9f 93       	push	r25
    1d68:	8f 93       	push	r24
    1d6a:	c7 01       	movw	r24, r14
    1d6c:	b6 01       	movw	r22, r12
    1d6e:	0e 94 11 18 	call	0x3022	; 0x3022 <__fixsfsi>
    1d72:	7f 93       	push	r23
    1d74:	6f 93       	push	r22
    1d76:	88 e0       	ldi	r24, 0x08	; 8
    1d78:	91 e0       	ldi	r25, 0x01	; 1
    1d7a:	9f 93       	push	r25
    1d7c:	8f 93       	push	r24
    1d7e:	1f 92       	push	r1
    1d80:	80 e3       	ldi	r24, 0x30	; 48
    1d82:	8f 93       	push	r24
    1d84:	82 e2       	ldi	r24, 0x22	; 34
    1d86:	93 e0       	ldi	r25, 0x03	; 3
    1d88:	9f 93       	push	r25
    1d8a:	8f 93       	push	r24
    1d8c:	0e 94 97 19 	call	0x332e	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 180, 70, &sysfont);
    1d90:	21 e0       	ldi	r18, 0x01	; 1
    1d92:	31 e0       	ldi	r19, 0x01	; 1
    1d94:	46 e4       	ldi	r20, 0x46	; 70
    1d96:	64 eb       	ldi	r22, 0xB4	; 180
    1d98:	82 e2       	ldi	r24, 0x22	; 34
    1d9a:	93 e0       	ldi	r25, 0x03	; 3
    1d9c:	16 d9       	rcall	.-3540   	; 0xfca <gfx_mono_draw_string>
    1d9e:	0f b6       	in	r0, 0x3f	; 63
    1da0:	f8 94       	cli
    1da2:	de bf       	out	0x3e, r29	; 62
    1da4:	0f be       	out	0x3f, r0	; 63
    1da6:	cd bf       	out	0x3d, r28	; 61
	const int w = GFX_MONO_LCD_WIDTH;

	static int loop = 0;
	static uint8_t sw = 0;

	if (loop++ < h) {
    1da8:	20 91 97 02 	lds	r18, 0x0297	; 0x800297 <loop.3062>
    1dac:	30 91 98 02 	lds	r19, 0x0298	; 0x800298 <loop.3062+0x1>
    1db0:	c9 01       	movw	r24, r18
    1db2:	01 96       	adiw	r24, 0x01	; 1
    1db4:	90 93 98 02 	sts	0x0298, r25	; 0x800298 <loop.3062+0x1>
    1db8:	80 93 97 02 	sts	0x0297, r24	; 0x800297 <loop.3062>
    1dbc:	22 31       	cpi	r18, 0x12	; 18
    1dbe:	31 05       	cpc	r19, r1
    1dc0:	a4 f4       	brge	.+40     	; 0x1dea <lcd_animation_loop+0x24c>
		uint8_t y11 = oy + loop;
		uint8_t y12 = oy + h - loop - 1;
		gfx_mono_generic_draw_line (0, y11, w - 1, y12, sw % 3);
    1dc2:	00 91 96 02 	lds	r16, 0x0296	; 0x800296 <__data_end>
    1dc6:	9b ea       	ldi	r25, 0xAB	; 171
    1dc8:	09 9f       	mul	r16, r25
    1dca:	91 2d       	mov	r25, r1
    1dcc:	11 24       	eor	r1, r1
    1dce:	96 95       	lsr	r25
    1dd0:	29 2f       	mov	r18, r25
    1dd2:	22 0f       	add	r18, r18
    1dd4:	92 0f       	add	r25, r18
    1dd6:	09 1b       	sub	r16, r25
	static int loop = 0;
	static uint8_t sw = 0;

	if (loop++ < h) {
		uint8_t y11 = oy + loop;
		uint8_t y12 = oy + h - loop - 1;
    1dd8:	2b e1       	ldi	r18, 0x1B	; 27
    1dda:	28 1b       	sub	r18, r24

	static int loop = 0;
	static uint8_t sw = 0;

	if (loop++ < h) {
		uint8_t y11 = oy + loop;
    1ddc:	6a e0       	ldi	r22, 0x0A	; 10
    1dde:	68 0f       	add	r22, r24
		uint8_t y12 = oy + h - loop - 1;
		gfx_mono_generic_draw_line (0, y11, w - 1, y12, sw % 3);
    1de0:	4f ee       	ldi	r20, 0xEF	; 239
    1de2:	80 e0       	ldi	r24, 0x00	; 0
    1de4:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gfx_mono_generic_draw_line>
    1de8:	25 c0       	rjmp	.+74     	; 0x1e34 <lcd_animation_loop+0x296>

	} else if (loop < (h + w)) {
    1dea:	82 30       	cpi	r24, 0x02	; 2
    1dec:	21 e0       	ldi	r18, 0x01	; 1
    1dee:	92 07       	cpc	r25, r18
    1df0:	9c f4       	brge	.+38     	; 0x1e18 <lcd_animation_loop+0x27a>
		uint8_t x21 = (loop - h);
		uint8_t x22 = w - (loop - h) - 1;
		gfx_mono_generic_draw_line (x21, oy + h - 1, x22, oy, sw % 3);
    1df2:	00 91 96 02 	lds	r16, 0x0296	; 0x800296 <__data_end>
    1df6:	9b ea       	ldi	r25, 0xAB	; 171
    1df8:	09 9f       	mul	r16, r25
    1dfa:	91 2d       	mov	r25, r1
    1dfc:	11 24       	eor	r1, r1
    1dfe:	96 95       	lsr	r25
    1e00:	29 2f       	mov	r18, r25
    1e02:	22 0f       	add	r18, r18
    1e04:	92 0f       	add	r25, r18
    1e06:	09 1b       	sub	r16, r25
		uint8_t y12 = oy + h - loop - 1;
		gfx_mono_generic_draw_line (0, y11, w - 1, y12, sw % 3);

	} else if (loop < (h + w)) {
		uint8_t x21 = (loop - h);
		uint8_t x22 = w - (loop - h) - 1;
    1e08:	41 e0       	ldi	r20, 0x01	; 1
    1e0a:	48 1b       	sub	r20, r24
		gfx_mono_generic_draw_line (x21, oy + h - 1, x22, oy, sw % 3);
    1e0c:	2a e0       	ldi	r18, 0x0A	; 10
    1e0e:	6b e1       	ldi	r22, 0x1B	; 27
    1e10:	82 51       	subi	r24, 0x12	; 18
    1e12:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gfx_mono_generic_draw_line>
    1e16:	0e c0       	rjmp	.+28     	; 0x1e34 <lcd_animation_loop+0x296>

	} else {
		loop = 0;
    1e18:	10 92 98 02 	sts	0x0298, r1	; 0x800298 <loop.3062+0x1>
    1e1c:	10 92 97 02 	sts	0x0297, r1	; 0x800297 <loop.3062>
		if (++sw >= 3) {
    1e20:	80 91 96 02 	lds	r24, 0x0296	; 0x800296 <__data_end>
    1e24:	8f 5f       	subi	r24, 0xFF	; 255
    1e26:	83 30       	cpi	r24, 0x03	; 3
    1e28:	18 f4       	brcc	.+6      	; 0x1e30 <lcd_animation_loop+0x292>
    1e2a:	80 93 96 02 	sts	0x0296, r24	; 0x800296 <__data_end>
    1e2e:	02 c0       	rjmp	.+4      	; 0x1e34 <lcd_animation_loop+0x296>
			sw = 0;
    1e30:	10 92 96 02 	sts	0x0296, r1	; 0x800296 <__data_end>
			s_lcd_test_temp();
		}

		s_lcd_test_lines();  // Every cycle
	}	
}
    1e34:	0f 90       	pop	r0
    1e36:	df 91       	pop	r29
    1e38:	cf 91       	pop	r28
    1e3a:	0f 91       	pop	r16
    1e3c:	ff 90       	pop	r15
    1e3e:	ef 90       	pop	r14
    1e40:	df 90       	pop	r13
    1e42:	cf 90       	pop	r12
    1e44:	08 95       	ret

00001e46 <lcd_test>:

void lcd_test(uint8_t pattern_bm)
{
    1e46:	ff 92       	push	r15
    1e48:	0f 93       	push	r16
    1e4a:	1f 93       	push	r17
    1e4c:	cf 93       	push	r28
    1e4e:	df 93       	push	r29
    1e50:	f8 2e       	mov	r15, r24
	if (pattern_bm & (1 << 0)) {
    1e52:	80 ff       	sbrs	r24, 0
    1e54:	06 c0       	rjmp	.+12     	; 0x1e62 <lcd_test+0x1c>
    1e56:	c0 e0       	ldi	r28, 0x00	; 0
		// TEST 1
		for (int i = 0; i < GFX_MONO_LCD_WIDTH; ++i) {
			lcd_bus_write_ram(i);
    1e58:	8c 2f       	mov	r24, r28
    1e5a:	5d dd       	rcall	.-1350   	; 0x1916 <lcd_bus_write_ram>
    1e5c:	cf 5f       	subi	r28, 0xFF	; 255

void lcd_test(uint8_t pattern_bm)
{
	if (pattern_bm & (1 << 0)) {
		// TEST 1
		for (int i = 0; i < GFX_MONO_LCD_WIDTH; ++i) {
    1e5e:	c0 3f       	cpi	r28, 0xF0	; 240
    1e60:	d9 f7       	brne	.-10     	; 0x1e58 <lcd_test+0x12>
			lcd_bus_write_ram(i);
		}
	}

	if (pattern_bm & (1 << 1)) {
    1e62:	f1 fe       	sbrs	r15, 1
    1e64:	18 c0       	rjmp	.+48     	; 0x1e96 <lcd_test+0x50>
		// TEST 2
		lcd_page_set(2);
    1e66:	82 e0       	ldi	r24, 0x02	; 2
    1e68:	b5 dd       	rcall	.-1174   	; 0x19d4 <lcd_page_set>
		lcd_cr();
    1e6a:	ca dd       	rcall	.-1132   	; 0x1a00 <lcd_cr>
		for (int i = 0, pos = 231; i < GFX_MONO_LCD_WIDTH; ++i, ++pos) {
    1e6c:	c0 e0       	ldi	r28, 0x00	; 0
    1e6e:	d0 e0       	ldi	r29, 0x00	; 0
			if (!(i % 7)) {
    1e70:	07 e0       	ldi	r16, 0x07	; 7
    1e72:	10 e0       	ldi	r17, 0x00	; 0
    1e74:	ce 01       	movw	r24, r28
    1e76:	b8 01       	movw	r22, r16
    1e78:	0e 94 5b 19 	call	0x32b6	; 0x32b6 <__divmodhi4>
    1e7c:	89 2b       	or	r24, r25
    1e7e:	11 f4       	brne	.+4      	; 0x1e84 <lcd_test+0x3e>
				lcd_bus_write_ram(0);
    1e80:	80 e0       	ldi	r24, 0x00	; 0
    1e82:	49 dd       	rcall	.-1390   	; 0x1916 <lcd_bus_write_ram>
    1e84:	fe 01       	movw	r30, r28
    1e86:	ed 52       	subi	r30, 0x2D	; 45
    1e88:	fa 4f       	sbci	r31, 0xFA	; 250
			}
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[pos])));
    1e8a:	84 91       	lpm	r24, Z
    1e8c:	44 dd       	rcall	.-1400   	; 0x1916 <lcd_bus_write_ram>

	if (pattern_bm & (1 << 1)) {
		// TEST 2
		lcd_page_set(2);
		lcd_cr();
		for (int i = 0, pos = 231; i < GFX_MONO_LCD_WIDTH; ++i, ++pos) {
    1e8e:	21 96       	adiw	r28, 0x01	; 1
    1e90:	c0 3f       	cpi	r28, 0xF0	; 240
    1e92:	d1 05       	cpc	r29, r1
    1e94:	79 f7       	brne	.-34     	; 0x1e74 <lcd_test+0x2e>
			}
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[pos])));
		}
	}

	if (pattern_bm & (1 << 2)) {
    1e96:	f2 fe       	sbrs	r15, 2
    1e98:	25 c0       	rjmp	.+74     	; 0x1ee4 <lcd_test+0x9e>
		// TEST 3
		gfx_mono_draw_pixel(4 + 0, 40 + 0, GFX_PIXEL_SET);
    1e9a:	41 e0       	ldi	r20, 0x01	; 1
    1e9c:	68 e2       	ldi	r22, 0x28	; 40
    1e9e:	84 e0       	ldi	r24, 0x04	; 4
    1ea0:	1e d8       	rcall	.-4036   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 1, 40 + 1, GFX_PIXEL_SET);
    1ea2:	41 e0       	ldi	r20, 0x01	; 1
    1ea4:	69 e2       	ldi	r22, 0x29	; 41
    1ea6:	85 e0       	ldi	r24, 0x05	; 5
    1ea8:	1a d8       	rcall	.-4044   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 2, 40 + 2, GFX_PIXEL_SET);
    1eaa:	41 e0       	ldi	r20, 0x01	; 1
    1eac:	6a e2       	ldi	r22, 0x2A	; 42
    1eae:	86 e0       	ldi	r24, 0x06	; 6
    1eb0:	16 d8       	rcall	.-4052   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 3, 40 + 3, GFX_PIXEL_SET);
    1eb2:	41 e0       	ldi	r20, 0x01	; 1
    1eb4:	6b e2       	ldi	r22, 0x2B	; 43
    1eb6:	87 e0       	ldi	r24, 0x07	; 7
    1eb8:	12 d8       	rcall	.-4060   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 2, 40 + 4, GFX_PIXEL_SET);
    1eba:	41 e0       	ldi	r20, 0x01	; 1
    1ebc:	6c e2       	ldi	r22, 0x2C	; 44
    1ebe:	86 e0       	ldi	r24, 0x06	; 6
    1ec0:	0e d8       	rcall	.-4068   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 1, 40 + 5, GFX_PIXEL_SET);
    1ec2:	41 e0       	ldi	r20, 0x01	; 1
    1ec4:	6d e2       	ldi	r22, 0x2D	; 45
    1ec6:	85 e0       	ldi	r24, 0x05	; 5
    1ec8:	0a d8       	rcall	.-4076   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 2, 40 + 6, GFX_PIXEL_SET);
    1eca:	41 e0       	ldi	r20, 0x01	; 1
    1ecc:	6e e2       	ldi	r22, 0x2E	; 46
    1ece:	86 e0       	ldi	r24, 0x06	; 6
    1ed0:	06 d8       	rcall	.-4084   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 3, 40 + 7, GFX_PIXEL_SET);
    1ed2:	41 e0       	ldi	r20, 0x01	; 1
    1ed4:	6f e2       	ldi	r22, 0x2F	; 47
    1ed6:	87 e0       	ldi	r24, 0x07	; 7
    1ed8:	02 d8       	rcall	.-4092   	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
		gfx_mono_draw_pixel(4 + 4, 40 + 8, GFX_PIXEL_SET);
    1eda:	41 e0       	ldi	r20, 0x01	; 1
    1edc:	60 e3       	ldi	r22, 0x30	; 48
    1ede:	88 e0       	ldi	r24, 0x08	; 8
    1ee0:	0e 94 6f 07 	call	0xede	; 0xede <gfx_mono_lcd_uc1608_draw_pixel>
	}

	if (pattern_bm & (1 << 3)) {
    1ee4:	f3 fe       	sbrs	r15, 3
    1ee6:	07 c0       	rjmp	.+14     	; 0x1ef6 <lcd_test+0xb0>
		// TEST 4
		gfx_mono_generic_draw_line (0, 16, 239, 31, GFX_PIXEL_SET);
    1ee8:	01 e0       	ldi	r16, 0x01	; 1
    1eea:	2f e1       	ldi	r18, 0x1F	; 31
    1eec:	4f ee       	ldi	r20, 0xEF	; 239
    1eee:	60 e1       	ldi	r22, 0x10	; 16
    1ef0:	80 e0       	ldi	r24, 0x00	; 0
    1ef2:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gfx_mono_generic_draw_line>
	}

	if (pattern_bm & (1 << 4)) {
    1ef6:	f4 fe       	sbrs	r15, 4
    1ef8:	0d c0       	rjmp	.+26     	; 0x1f14 <lcd_test+0xce>
		// TEST 5
		gfx_mono_generic_draw_rect(        70, 48, 40, 40, GFX_PIXEL_SET);
    1efa:	01 e0       	ldi	r16, 0x01	; 1
    1efc:	28 e2       	ldi	r18, 0x28	; 40
    1efe:	48 e2       	ldi	r20, 0x28	; 40
    1f00:	60 e3       	ldi	r22, 0x30	; 48
    1f02:	86 e4       	ldi	r24, 0x46	; 70
    1f04:	0e 94 63 05 	call	0xac6	; 0xac6 <gfx_mono_generic_draw_rect>
		gfx_mono_generic_draw_filled_rect(170, 48, 40, 40, GFX_PIXEL_SET);
    1f08:	28 e2       	ldi	r18, 0x28	; 40
    1f0a:	48 e2       	ldi	r20, 0x28	; 40
    1f0c:	60 e3       	ldi	r22, 0x30	; 48
    1f0e:	8a ea       	ldi	r24, 0xAA	; 170
    1f10:	0e 94 87 05 	call	0xb0e	; 0xb0e <gfx_mono_generic_draw_filled_rect>
	}

	if (pattern_bm & (1 << 5)) {
    1f14:	f5 fe       	sbrs	r15, 5
    1f16:	0d c0       	rjmp	.+26     	; 0x1f32 <lcd_test+0xec>
		// TEST 6
		gfx_mono_generic_draw_circle(       10, 80, 10, GFX_PIXEL_SET, GFX_WHOLE);
    1f18:	0f ef       	ldi	r16, 0xFF	; 255
    1f1a:	21 e0       	ldi	r18, 0x01	; 1
    1f1c:	4a e0       	ldi	r20, 0x0A	; 10
    1f1e:	60 e5       	ldi	r22, 0x50	; 80
    1f20:	8a e0       	ldi	r24, 0x0A	; 10
    1f22:	0e 94 a1 05 	call	0xb42	; 0xb42 <gfx_mono_generic_draw_circle>
		gfx_mono_generic_draw_filled_circle(40, 80, 10, GFX_PIXEL_SET, GFX_WHOLE);
    1f26:	21 e0       	ldi	r18, 0x01	; 1
    1f28:	4a e0       	ldi	r20, 0x0A	; 10
    1f2a:	60 e5       	ldi	r22, 0x50	; 80
    1f2c:	88 e2       	ldi	r24, 0x28	; 40
    1f2e:	0e 94 5f 06 	call	0xcbe	; 0xcbe <gfx_mono_generic_draw_filled_circle>
	}

	if (pattern_bm & (1 << 6)) {
    1f32:	f6 fe       	sbrs	r15, 6
    1f34:	07 c0       	rjmp	.+14     	; 0x1f44 <lcd_test+0xfe>
		// TEST 7
		gfx_mono_draw_string("DF4IAH Smart-LCD", 70, 32, &sysfont);
    1f36:	21 e0       	ldi	r18, 0x01	; 1
    1f38:	31 e0       	ldi	r19, 0x01	; 1
    1f3a:	40 e2       	ldi	r20, 0x20	; 32
    1f3c:	66 e4       	ldi	r22, 0x46	; 70
    1f3e:	87 e1       	ldi	r24, 0x17	; 23
    1f40:	91 e0       	ldi	r25, 0x01	; 1
    1f42:	43 d8       	rcall	.-3962   	; 0xfca <gfx_mono_draw_string>
	}

	if (pattern_bm & (1 << 7)) {
    1f44:	ff 20       	and	r15, r15
    1f46:	3c f4       	brge	.+14     	; 0x1f56 <lcd_test+0x110>
		// TEST 8
		lcd_animation_prepare();
    1f48:	80 dd       	rcall	.-1280   	; 0x1a4a <lcd_animation_prepare>

		g_status.doAnimation = true;
    1f4a:	80 91 81 03 	lds	r24, 0x0381	; 0x800381 <g_status>
    1f4e:	81 60       	ori	r24, 0x01	; 1
    1f50:	80 93 81 03 	sts	0x0381, r24	; 0x800381 <g_status>
		lcd_animation_loop();
    1f54:	24 de       	rcall	.-952    	; 0x1b9e <lcd_animation_loop>
	}
}
    1f56:	df 91       	pop	r29
    1f58:	cf 91       	pop	r28
    1f5a:	1f 91       	pop	r17
    1f5c:	0f 91       	pop	r16
    1f5e:	ff 90       	pop	r15
    1f60:	08 95       	ret

00001f62 <lcd_10mhz_ref_osc_show_clk_state>:

void lcd_10mhz_ref_osc_show_clk_state(uint8_t clk_state, int16_t phase100)
{
    1f62:	ef 92       	push	r14
    1f64:	ff 92       	push	r15
    1f66:	0f 93       	push	r16
    1f68:	cf 93       	push	r28
    1f6a:	df 93       	push	r29
    1f6c:	c8 2f       	mov	r28, r24
    1f6e:	60 3b       	cpi	r22, 0xB0	; 176
    1f70:	89 eb       	ldi	r24, 0xB9	; 185
    1f72:	78 07       	cpc	r23, r24
    1f74:	14 f4       	brge	.+4      	; 0x1f7a <lcd_10mhz_ref_osc_show_clk_state+0x18>
    1f76:	60 eb       	ldi	r22, 0xB0	; 176
    1f78:	79 eb       	ldi	r23, 0xB9	; 185
    1f7a:	61 35       	cpi	r22, 0x51	; 81
    1f7c:	96 e4       	ldi	r25, 0x46	; 70
    1f7e:	79 07       	cpc	r23, r25
    1f80:	14 f0       	brlt	.+4      	; 0x1f86 <lcd_10mhz_ref_osc_show_clk_state+0x24>
    1f82:	60 e5       	ldi	r22, 0x50	; 80
    1f84:	76 e4       	ldi	r23, 0x46	; 70
		phase100 = 18000;
	} else if (phase100 < -18000) {
		phase100 = -18000;
	}

	int dx = (int) (90.0f * (phase100 / 18000.0f));
    1f86:	07 2e       	mov	r0, r23
    1f88:	00 0c       	add	r0, r0
    1f8a:	88 0b       	sbc	r24, r24
    1f8c:	99 0b       	sbc	r25, r25
    1f8e:	0e 94 44 18 	call	0x3088	; 0x3088 <__floatsisf>
    1f92:	20 e0       	ldi	r18, 0x00	; 0
    1f94:	30 ea       	ldi	r19, 0xA0	; 160
    1f96:	4c e8       	ldi	r20, 0x8C	; 140
    1f98:	56 e4       	ldi	r21, 0x46	; 70
    1f9a:	db d7       	rcall	.+4022   	; 0x2f52 <__divsf3>
    1f9c:	20 e0       	ldi	r18, 0x00	; 0
    1f9e:	30 e0       	ldi	r19, 0x00	; 0
    1fa0:	44 eb       	ldi	r20, 0xB4	; 180
    1fa2:	52 e4       	ldi	r21, 0x42	; 66
    1fa4:	0e 94 f8 18 	call	0x31f0	; 0x31f0 <__mulsf3>
    1fa8:	0e 94 11 18 	call	0x3022	; 0x3022 <__fixsfsi>
    1fac:	7b 01       	movw	r14, r22

	uint8_t ox = 150;
	if (dx < 0) {
    1fae:	77 23       	and	r23, r23
    1fb0:	3c f4       	brge	.+14     	; 0x1fc0 <lcd_10mhz_ref_osc_show_clk_state+0x5e>
		ox += dx;
    1fb2:	d6 e9       	ldi	r29, 0x96	; 150
    1fb4:	d6 0f       	add	r29, r22
		dx = -dx;
    1fb6:	ee 24       	eor	r14, r14
    1fb8:	ff 24       	eor	r15, r15
    1fba:	e6 1a       	sub	r14, r22
    1fbc:	f7 0a       	sbc	r15, r23
    1fbe:	01 c0       	rjmp	.+2      	; 0x1fc2 <lcd_10mhz_ref_osc_show_clk_state+0x60>
		phase100 = -18000;
	}

	int dx = (int) (90.0f * (phase100 / 18000.0f));

	uint8_t ox = 150;
    1fc0:	d6 e9       	ldi	r29, 0x96	; 150
	if (dx < 0) {
		ox += dx;
		dx = -dx;
	}

	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "ClkState: 0x%1X", clk_state);
    1fc2:	1f 92       	push	r1
    1fc4:	cf 93       	push	r28
    1fc6:	28 e2       	ldi	r18, 0x28	; 40
    1fc8:	31 e0       	ldi	r19, 0x01	; 1
    1fca:	3f 93       	push	r19
    1fcc:	2f 93       	push	r18
    1fce:	1f 92       	push	r1
    1fd0:	90 e3       	ldi	r25, 0x30	; 48
    1fd2:	9f 93       	push	r25
    1fd4:	22 e2       	ldi	r18, 0x22	; 34
    1fd6:	33 e0       	ldi	r19, 0x03	; 3
    1fd8:	3f 93       	push	r19
    1fda:	2f 93       	push	r18
    1fdc:	0e 94 97 19 	call	0x332e	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0,  16, &sysfont);
    1fe0:	21 e0       	ldi	r18, 0x01	; 1
    1fe2:	31 e0       	ldi	r19, 0x01	; 1
    1fe4:	40 e1       	ldi	r20, 0x10	; 16
    1fe6:	60 e0       	ldi	r22, 0x00	; 0
    1fe8:	82 e2       	ldi	r24, 0x22	; 34
    1fea:	93 e0       	ldi	r25, 0x03	; 3
    1fec:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
	gfx_mono_draw_string("Phase   :", 0,  120, &sysfont);
    1ff0:	21 e0       	ldi	r18, 0x01	; 1
    1ff2:	31 e0       	ldi	r19, 0x01	; 1
    1ff4:	48 e7       	ldi	r20, 0x78	; 120
    1ff6:	60 e0       	ldi	r22, 0x00	; 0
    1ff8:	88 e3       	ldi	r24, 0x38	; 56
    1ffa:	91 e0       	ldi	r25, 0x01	; 1
    1ffc:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>

	gfx_mono_generic_draw_filled_rect(60, 120,  180, 7, GFX_PIXEL_CLR);
    2000:	00 e0       	ldi	r16, 0x00	; 0
    2002:	27 e0       	ldi	r18, 0x07	; 7
    2004:	44 eb       	ldi	r20, 0xB4	; 180
    2006:	68 e7       	ldi	r22, 0x78	; 120
    2008:	8c e3       	ldi	r24, 0x3C	; 60
    200a:	0e 94 87 05 	call	0xb0e	; 0xb0e <gfx_mono_generic_draw_filled_rect>
	if (dx) {
    200e:	8d b7       	in	r24, 0x3d	; 61
    2010:	9e b7       	in	r25, 0x3e	; 62
    2012:	08 96       	adiw	r24, 0x08	; 8
    2014:	0f b6       	in	r0, 0x3f	; 63
    2016:	f8 94       	cli
    2018:	9e bf       	out	0x3e, r25	; 62
    201a:	0f be       	out	0x3f, r0	; 63
    201c:	8d bf       	out	0x3d, r24	; 61
    201e:	e1 14       	cp	r14, r1
    2020:	f1 04       	cpc	r15, r1
    2022:	09 f1       	breq	.+66     	; 0x2066 <lcd_10mhz_ref_osc_show_clk_state+0x104>
		switch (clk_state) {
    2024:	c7 30       	cpi	r28, 0x07	; 7
    2026:	79 f0       	breq	.+30     	; 0x2046 <lcd_10mhz_ref_osc_show_clk_state+0xe4>
    2028:	20 f4       	brcc	.+8      	; 0x2032 <lcd_10mhz_ref_osc_show_clk_state+0xd0>
    202a:	c1 50       	subi	r28, 0x01	; 1
    202c:	c3 30       	cpi	r28, 0x03	; 3
    202e:	98 f0       	brcs	.+38     	; 0x2056 <lcd_10mhz_ref_osc_show_clk_state+0xf4>
    2030:	21 c0       	rjmp	.+66     	; 0x2074 <lcd_10mhz_ref_osc_show_clk_state+0x112>
    2032:	cf 30       	cpi	r28, 0x0F	; 15
    2034:	f9 f4       	brne	.+62     	; 0x2074 <lcd_10mhz_ref_osc_show_clk_state+0x112>
		case 0xf:
			gfx_mono_generic_draw_filled_rect(ox, 120, dx, 7, GFX_PIXEL_SET);
    2036:	01 e0       	ldi	r16, 0x01	; 1
    2038:	27 e0       	ldi	r18, 0x07	; 7
    203a:	4e 2d       	mov	r20, r14
    203c:	68 e7       	ldi	r22, 0x78	; 120
    203e:	8d 2f       	mov	r24, r29
    2040:	0e 94 87 05 	call	0xb0e	; 0xb0e <gfx_mono_generic_draw_filled_rect>
			break;
    2044:	17 c0       	rjmp	.+46     	; 0x2074 <lcd_10mhz_ref_osc_show_clk_state+0x112>

		case 0x7:
			gfx_mono_generic_draw_rect(ox, 120,  dx, 7, GFX_PIXEL_SET);
    2046:	01 e0       	ldi	r16, 0x01	; 1
    2048:	27 e0       	ldi	r18, 0x07	; 7
    204a:	4e 2d       	mov	r20, r14
    204c:	68 e7       	ldi	r22, 0x78	; 120
    204e:	8d 2f       	mov	r24, r29
    2050:	0e 94 63 05 	call	0xac6	; 0xac6 <gfx_mono_generic_draw_rect>
			break;
    2054:	0f c0       	rjmp	.+30     	; 0x2074 <lcd_10mhz_ref_osc_show_clk_state+0x112>

		case 0x3:
		case 0x2:
		case 0x1:
			gfx_mono_generic_draw_filled_rect(60, 120,  180, 3, GFX_PIXEL_SET);
    2056:	01 e0       	ldi	r16, 0x01	; 1
    2058:	23 e0       	ldi	r18, 0x03	; 3
    205a:	44 eb       	ldi	r20, 0xB4	; 180
    205c:	68 e7       	ldi	r22, 0x78	; 120
    205e:	8c e3       	ldi	r24, 0x3C	; 60
    2060:	0e 94 87 05 	call	0xb0e	; 0xb0e <gfx_mono_generic_draw_filled_rect>
			break;
    2064:	07 c0       	rjmp	.+14     	; 0x2074 <lcd_10mhz_ref_osc_show_clk_state+0x112>
		}

	} else {
		gfx_mono_generic_draw_line(150, 121, 150, 125, GFX_PIXEL_SET);
    2066:	01 e0       	ldi	r16, 0x01	; 1
    2068:	2d e7       	ldi	r18, 0x7D	; 125
    206a:	46 e9       	ldi	r20, 0x96	; 150
    206c:	69 e7       	ldi	r22, 0x79	; 121
    206e:	86 e9       	ldi	r24, 0x96	; 150
    2070:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <gfx_mono_generic_draw_line>
	}
}
    2074:	df 91       	pop	r29
    2076:	cf 91       	pop	r28
    2078:	0f 91       	pop	r16
    207a:	ff 90       	pop	r15
    207c:	ef 90       	pop	r14
    207e:	08 95       	ret

00002080 <lcd_10mhz_ref_osc_show_date>:

void lcd_10mhz_ref_osc_show_date(uint16_t year, int8_t month, uint8_t day)
{
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Date    : %02d.%02d.%04d", day, month, year);
    2080:	9f 93       	push	r25
    2082:	8f 93       	push	r24
    2084:	86 2f       	mov	r24, r22
    2086:	06 2e       	mov	r0, r22
    2088:	00 0c       	add	r0, r0
    208a:	99 0b       	sbc	r25, r25
    208c:	9f 93       	push	r25
    208e:	6f 93       	push	r22
    2090:	1f 92       	push	r1
    2092:	4f 93       	push	r20
    2094:	82 e4       	ldi	r24, 0x42	; 66
    2096:	91 e0       	ldi	r25, 0x01	; 1
    2098:	9f 93       	push	r25
    209a:	8f 93       	push	r24
    209c:	1f 92       	push	r1
    209e:	80 e3       	ldi	r24, 0x30	; 48
    20a0:	8f 93       	push	r24
    20a2:	82 e2       	ldi	r24, 0x22	; 34
    20a4:	93 e0       	ldi	r25, 0x03	; 3
    20a6:	9f 93       	push	r25
    20a8:	8f 93       	push	r24
    20aa:	0e 94 97 19 	call	0x332e	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0,  24, &sysfont);
    20ae:	21 e0       	ldi	r18, 0x01	; 1
    20b0:	31 e0       	ldi	r19, 0x01	; 1
    20b2:	48 e1       	ldi	r20, 0x18	; 24
    20b4:	60 e0       	ldi	r22, 0x00	; 0
    20b6:	82 e2       	ldi	r24, 0x22	; 34
    20b8:	93 e0       	ldi	r25, 0x03	; 3
    20ba:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    20be:	8d b7       	in	r24, 0x3d	; 61
    20c0:	9e b7       	in	r25, 0x3e	; 62
    20c2:	0c 96       	adiw	r24, 0x0c	; 12
    20c4:	0f b6       	in	r0, 0x3f	; 63
    20c6:	f8 94       	cli
    20c8:	9e bf       	out	0x3e, r25	; 62
    20ca:	0f be       	out	0x3f, r0	; 63
    20cc:	8d bf       	out	0x3d, r24	; 61
    20ce:	08 95       	ret

000020d0 <lcd_10mhz_ref_osc_show_time>:
}

void lcd_10mhz_ref_osc_show_time(uint8_t hour, int8_t minute, uint8_t second)
{
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "UTC     : %02d:%02d.%02d", hour, minute, second);
    20d0:	1f 92       	push	r1
    20d2:	4f 93       	push	r20
    20d4:	26 2f       	mov	r18, r22
    20d6:	06 2e       	mov	r0, r22
    20d8:	00 0c       	add	r0, r0
    20da:	33 0b       	sbc	r19, r19
    20dc:	3f 93       	push	r19
    20de:	6f 93       	push	r22
    20e0:	1f 92       	push	r1
    20e2:	8f 93       	push	r24
    20e4:	8b e5       	ldi	r24, 0x5B	; 91
    20e6:	91 e0       	ldi	r25, 0x01	; 1
    20e8:	9f 93       	push	r25
    20ea:	8f 93       	push	r24
    20ec:	1f 92       	push	r1
    20ee:	80 e3       	ldi	r24, 0x30	; 48
    20f0:	8f 93       	push	r24
    20f2:	82 e2       	ldi	r24, 0x22	; 34
    20f4:	93 e0       	ldi	r25, 0x03	; 3
    20f6:	9f 93       	push	r25
    20f8:	8f 93       	push	r24
    20fa:	0e 94 97 19 	call	0x332e	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0,  32, &sysfont);
    20fe:	21 e0       	ldi	r18, 0x01	; 1
    2100:	31 e0       	ldi	r19, 0x01	; 1
    2102:	40 e2       	ldi	r20, 0x20	; 32
    2104:	60 e0       	ldi	r22, 0x00	; 0
    2106:	82 e2       	ldi	r24, 0x22	; 34
    2108:	93 e0       	ldi	r25, 0x03	; 3
    210a:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    210e:	8d b7       	in	r24, 0x3d	; 61
    2110:	9e b7       	in	r25, 0x3e	; 62
    2112:	0c 96       	adiw	r24, 0x0c	; 12
    2114:	0f b6       	in	r0, 0x3f	; 63
    2116:	f8 94       	cli
    2118:	9e bf       	out	0x3e, r25	; 62
    211a:	0f be       	out	0x3f, r0	; 63
    211c:	8d bf       	out	0x3d, r24	; 61
    211e:	08 95       	ret

00002120 <lcd_10mhz_ref_osc_show_ppm>:
}

void lcd_10mhz_ref_osc_show_ppm(int16_t ppm_int, uint16_t ppm_frac1000)
{
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Precis. : %05d.%03d ppm", ppm_int, ppm_frac1000);
    2120:	7f 93       	push	r23
    2122:	6f 93       	push	r22
    2124:	9f 93       	push	r25
    2126:	8f 93       	push	r24
    2128:	84 e7       	ldi	r24, 0x74	; 116
    212a:	91 e0       	ldi	r25, 0x01	; 1
    212c:	9f 93       	push	r25
    212e:	8f 93       	push	r24
    2130:	1f 92       	push	r1
    2132:	80 e3       	ldi	r24, 0x30	; 48
    2134:	8f 93       	push	r24
    2136:	82 e2       	ldi	r24, 0x22	; 34
    2138:	93 e0       	ldi	r25, 0x03	; 3
    213a:	9f 93       	push	r25
    213c:	8f 93       	push	r24
    213e:	0e 94 97 19 	call	0x332e	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0,  40, &sysfont);
    2142:	21 e0       	ldi	r18, 0x01	; 1
    2144:	31 e0       	ldi	r19, 0x01	; 1
    2146:	48 e2       	ldi	r20, 0x28	; 40
    2148:	60 e0       	ldi	r22, 0x00	; 0
    214a:	82 e2       	ldi	r24, 0x22	; 34
    214c:	93 e0       	ldi	r25, 0x03	; 3
    214e:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    2152:	8d b7       	in	r24, 0x3d	; 61
    2154:	9e b7       	in	r25, 0x3e	; 62
    2156:	0a 96       	adiw	r24, 0x0a	; 10
    2158:	0f b6       	in	r0, 0x3f	; 63
    215a:	f8 94       	cli
    215c:	9e bf       	out	0x3e, r25	; 62
    215e:	0f be       	out	0x3f, r0	; 63
    2160:	8d bf       	out	0x3d, r24	; 61
    2162:	08 95       	ret

00002164 <lcd_10mhz_ref_osc_show_pwm>:
}

void lcd_10mhz_ref_osc_show_pwm(uint8_t pwm_int, uint8_t pwm_frac1000)
{
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "PWM     : %3d.%03d / 256 %%", pwm_int, pwm_frac1000);
    2164:	1f 92       	push	r1
    2166:	6f 93       	push	r22
    2168:	1f 92       	push	r1
    216a:	8f 93       	push	r24
    216c:	8c e8       	ldi	r24, 0x8C	; 140
    216e:	91 e0       	ldi	r25, 0x01	; 1
    2170:	9f 93       	push	r25
    2172:	8f 93       	push	r24
    2174:	1f 92       	push	r1
    2176:	80 e3       	ldi	r24, 0x30	; 48
    2178:	8f 93       	push	r24
    217a:	82 e2       	ldi	r24, 0x22	; 34
    217c:	93 e0       	ldi	r25, 0x03	; 3
    217e:	9f 93       	push	r25
    2180:	8f 93       	push	r24
    2182:	0e 94 97 19 	call	0x332e	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0,  48, &sysfont);
    2186:	21 e0       	ldi	r18, 0x01	; 1
    2188:	31 e0       	ldi	r19, 0x01	; 1
    218a:	40 e3       	ldi	r20, 0x30	; 48
    218c:	60 e0       	ldi	r22, 0x00	; 0
    218e:	82 e2       	ldi	r24, 0x22	; 34
    2190:	93 e0       	ldi	r25, 0x03	; 3
    2192:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    2196:	8d b7       	in	r24, 0x3d	; 61
    2198:	9e b7       	in	r25, 0x3e	; 62
    219a:	0a 96       	adiw	r24, 0x0a	; 10
    219c:	0f b6       	in	r0, 0x3f	; 63
    219e:	f8 94       	cli
    21a0:	9e bf       	out	0x3e, r25	; 62
    21a2:	0f be       	out	0x3f, r0	; 63
    21a4:	8d bf       	out	0x3d, r24	; 61
    21a6:	08 95       	ret

000021a8 <lcd_10mhz_ref_osc_show_pv>:
}

void lcd_10mhz_ref_osc_show_pv(uint8_t pv_int, uint16_t pv_frac1000)
{
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "PullVolt: %1d.%03d V", pv_int, pv_frac1000);
    21a8:	7f 93       	push	r23
    21aa:	6f 93       	push	r22
    21ac:	1f 92       	push	r1
    21ae:	8f 93       	push	r24
    21b0:	88 ea       	ldi	r24, 0xA8	; 168
    21b2:	91 e0       	ldi	r25, 0x01	; 1
    21b4:	9f 93       	push	r25
    21b6:	8f 93       	push	r24
    21b8:	1f 92       	push	r1
    21ba:	80 e3       	ldi	r24, 0x30	; 48
    21bc:	8f 93       	push	r24
    21be:	82 e2       	ldi	r24, 0x22	; 34
    21c0:	93 e0       	ldi	r25, 0x03	; 3
    21c2:	9f 93       	push	r25
    21c4:	8f 93       	push	r24
    21c6:	0e 94 97 19 	call	0x332e	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0,  56, &sysfont);
    21ca:	21 e0       	ldi	r18, 0x01	; 1
    21cc:	31 e0       	ldi	r19, 0x01	; 1
    21ce:	48 e3       	ldi	r20, 0x38	; 56
    21d0:	60 e0       	ldi	r22, 0x00	; 0
    21d2:	82 e2       	ldi	r24, 0x22	; 34
    21d4:	93 e0       	ldi	r25, 0x03	; 3
    21d6:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    21da:	8d b7       	in	r24, 0x3d	; 61
    21dc:	9e b7       	in	r25, 0x3e	; 62
    21de:	0a 96       	adiw	r24, 0x0a	; 10
    21e0:	0f b6       	in	r0, 0x3f	; 63
    21e2:	f8 94       	cli
    21e4:	9e bf       	out	0x3e, r25	; 62
    21e6:	0f be       	out	0x3f, r0	; 63
    21e8:	8d bf       	out	0x3d, r24	; 61
    21ea:	08 95       	ret

000021ec <lcd_10mhz_ref_osc_show_sat_use>:
}

void lcd_10mhz_ref_osc_show_sat_use(uint8_t sat_west, uint8_t sat_east, uint8_t sat_used)
{
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "SatUse  : West=%02d East=%02d Used=%02d sats", sat_west, sat_east, sat_used);
    21ec:	1f 92       	push	r1
    21ee:	4f 93       	push	r20
    21f0:	1f 92       	push	r1
    21f2:	6f 93       	push	r22
    21f4:	1f 92       	push	r1
    21f6:	8f 93       	push	r24
    21f8:	8d eb       	ldi	r24, 0xBD	; 189
    21fa:	91 e0       	ldi	r25, 0x01	; 1
    21fc:	9f 93       	push	r25
    21fe:	8f 93       	push	r24
    2200:	1f 92       	push	r1
    2202:	80 e3       	ldi	r24, 0x30	; 48
    2204:	8f 93       	push	r24
    2206:	82 e2       	ldi	r24, 0x22	; 34
    2208:	93 e0       	ldi	r25, 0x03	; 3
    220a:	9f 93       	push	r25
    220c:	8f 93       	push	r24
    220e:	0e 94 97 19 	call	0x332e	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0,  64, &sysfont);
    2212:	21 e0       	ldi	r18, 0x01	; 1
    2214:	31 e0       	ldi	r19, 0x01	; 1
    2216:	40 e4       	ldi	r20, 0x40	; 64
    2218:	60 e0       	ldi	r22, 0x00	; 0
    221a:	82 e2       	ldi	r24, 0x22	; 34
    221c:	93 e0       	ldi	r25, 0x03	; 3
    221e:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    2222:	8d b7       	in	r24, 0x3d	; 61
    2224:	9e b7       	in	r25, 0x3e	; 62
    2226:	0c 96       	adiw	r24, 0x0c	; 12
    2228:	0f b6       	in	r0, 0x3f	; 63
    222a:	f8 94       	cli
    222c:	9e bf       	out	0x3e, r25	; 62
    222e:	0f be       	out	0x3f, r0	; 63
    2230:	8d bf       	out	0x3d, r24	; 61
    2232:	08 95       	ret

00002234 <lcd_10mhz_ref_osc_show_sat_dop>:
}

void lcd_10mhz_ref_osc_show_sat_dop(uint16_t sat_dop100)
{
    2234:	ac 01       	movw	r20, r24
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Sat DOP : %03d.%02d", (int) (sat_dop100 / 100.0f), sat_dop100 % 100);
    2236:	9c 01       	movw	r18, r24
    2238:	36 95       	lsr	r19
    223a:	27 95       	ror	r18
    223c:	36 95       	lsr	r19
    223e:	27 95       	ror	r18
    2240:	ab e7       	ldi	r26, 0x7B	; 123
    2242:	b4 e1       	ldi	r27, 0x14	; 20
    2244:	0e 94 74 19 	call	0x32e8	; 0x32e8 <__umulhisi3>
    2248:	96 95       	lsr	r25
    224a:	87 95       	ror	r24
    224c:	64 e6       	ldi	r22, 0x64	; 100
    224e:	68 9f       	mul	r22, r24
    2250:	90 01       	movw	r18, r0
    2252:	69 9f       	mul	r22, r25
    2254:	30 0d       	add	r19, r0
    2256:	11 24       	eor	r1, r1
    2258:	ca 01       	movw	r24, r20
    225a:	82 1b       	sub	r24, r18
    225c:	93 0b       	sbc	r25, r19
    225e:	9f 93       	push	r25
    2260:	8f 93       	push	r24
    2262:	ba 01       	movw	r22, r20
    2264:	80 e0       	ldi	r24, 0x00	; 0
    2266:	90 e0       	ldi	r25, 0x00	; 0
    2268:	0d d7       	rcall	.+3610   	; 0x3084 <__floatunsisf>
    226a:	20 e0       	ldi	r18, 0x00	; 0
    226c:	30 e0       	ldi	r19, 0x00	; 0
    226e:	48 ec       	ldi	r20, 0xC8	; 200
    2270:	52 e4       	ldi	r21, 0x42	; 66
    2272:	6f d6       	rcall	.+3294   	; 0x2f52 <__divsf3>
    2274:	d6 d6       	rcall	.+3500   	; 0x3022 <__fixsfsi>
    2276:	7f 93       	push	r23
    2278:	6f 93       	push	r22
    227a:	8a ee       	ldi	r24, 0xEA	; 234
    227c:	91 e0       	ldi	r25, 0x01	; 1
    227e:	9f 93       	push	r25
    2280:	8f 93       	push	r24
    2282:	1f 92       	push	r1
    2284:	80 e3       	ldi	r24, 0x30	; 48
    2286:	8f 93       	push	r24
    2288:	82 e2       	ldi	r24, 0x22	; 34
    228a:	93 e0       	ldi	r25, 0x03	; 3
    228c:	9f 93       	push	r25
    228e:	8f 93       	push	r24
    2290:	0e 94 97 19 	call	0x332e	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0,  72, &sysfont);
    2294:	21 e0       	ldi	r18, 0x01	; 1
    2296:	31 e0       	ldi	r19, 0x01	; 1
    2298:	48 e4       	ldi	r20, 0x48	; 72
    229a:	60 e0       	ldi	r22, 0x00	; 0
    229c:	82 e2       	ldi	r24, 0x22	; 34
    229e:	93 e0       	ldi	r25, 0x03	; 3
    22a0:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    22a4:	8d b7       	in	r24, 0x3d	; 61
    22a6:	9e b7       	in	r25, 0x3e	; 62
    22a8:	0a 96       	adiw	r24, 0x0a	; 10
    22aa:	0f b6       	in	r0, 0x3f	; 63
    22ac:	f8 94       	cli
    22ae:	9e bf       	out	0x3e, r25	; 62
    22b0:	0f be       	out	0x3f, r0	; 63
    22b2:	8d bf       	out	0x3d, r24	; 61
    22b4:	08 95       	ret

000022b6 <lcd_10mhz_ref_osc_show_pos_state>:
}

void lcd_10mhz_ref_osc_show_pos_state(uint8_t state_fi, uint8_t state_m2)
{
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "SatState: FI=%1d M2=%1d", state_fi, state_m2);
    22b6:	1f 92       	push	r1
    22b8:	6f 93       	push	r22
    22ba:	1f 92       	push	r1
    22bc:	8f 93       	push	r24
    22be:	8e ef       	ldi	r24, 0xFE	; 254
    22c0:	91 e0       	ldi	r25, 0x01	; 1
    22c2:	9f 93       	push	r25
    22c4:	8f 93       	push	r24
    22c6:	1f 92       	push	r1
    22c8:	80 e3       	ldi	r24, 0x30	; 48
    22ca:	8f 93       	push	r24
    22cc:	82 e2       	ldi	r24, 0x22	; 34
    22ce:	93 e0       	ldi	r25, 0x03	; 3
    22d0:	9f 93       	push	r25
    22d2:	8f 93       	push	r24
    22d4:	0e 94 97 19 	call	0x332e	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0,  80, &sysfont);
    22d8:	21 e0       	ldi	r18, 0x01	; 1
    22da:	31 e0       	ldi	r19, 0x01	; 1
    22dc:	40 e5       	ldi	r20, 0x50	; 80
    22de:	60 e0       	ldi	r22, 0x00	; 0
    22e0:	82 e2       	ldi	r24, 0x22	; 34
    22e2:	93 e0       	ldi	r25, 0x03	; 3
    22e4:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    22e8:	8d b7       	in	r24, 0x3d	; 61
    22ea:	9e b7       	in	r25, 0x3e	; 62
    22ec:	0a 96       	adiw	r24, 0x0a	; 10
    22ee:	0f b6       	in	r0, 0x3f	; 63
    22f0:	f8 94       	cli
    22f2:	9e bf       	out	0x3e, r25	; 62
    22f4:	0f be       	out	0x3f, r0	; 63
    22f6:	8d bf       	out	0x3d, r24	; 61
    22f8:	08 95       	ret

000022fa <lcd_10mhz_ref_osc_show_pos_lat>:
}

void lcd_10mhz_ref_osc_show_pos_lat(uint8_t lat_sgn, uint8_t lat_deg, uint8_t lat_min_int, uint16_t lat_min_frac10000)
{
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Sat Lat : %c  %02d^%02d.%04d'", lat_sgn, lat_deg, lat_min_int, lat_min_frac10000);
    22fa:	3f 93       	push	r19
    22fc:	2f 93       	push	r18
    22fe:	1f 92       	push	r1
    2300:	4f 93       	push	r20
    2302:	1f 92       	push	r1
    2304:	6f 93       	push	r22
    2306:	1f 92       	push	r1
    2308:	8f 93       	push	r24
    230a:	86 e1       	ldi	r24, 0x16	; 22
    230c:	92 e0       	ldi	r25, 0x02	; 2
    230e:	9f 93       	push	r25
    2310:	8f 93       	push	r24
    2312:	1f 92       	push	r1
    2314:	80 e3       	ldi	r24, 0x30	; 48
    2316:	8f 93       	push	r24
    2318:	82 e2       	ldi	r24, 0x22	; 34
    231a:	93 e0       	ldi	r25, 0x03	; 3
    231c:	9f 93       	push	r25
    231e:	8f 93       	push	r24
    2320:	0e 94 97 19 	call	0x332e	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0,  88, &sysfont);
    2324:	21 e0       	ldi	r18, 0x01	; 1
    2326:	31 e0       	ldi	r19, 0x01	; 1
    2328:	48 e5       	ldi	r20, 0x58	; 88
    232a:	60 e0       	ldi	r22, 0x00	; 0
    232c:	82 e2       	ldi	r24, 0x22	; 34
    232e:	93 e0       	ldi	r25, 0x03	; 3
    2330:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    2334:	8d b7       	in	r24, 0x3d	; 61
    2336:	9e b7       	in	r25, 0x3e	; 62
    2338:	0e 96       	adiw	r24, 0x0e	; 14
    233a:	0f b6       	in	r0, 0x3f	; 63
    233c:	f8 94       	cli
    233e:	9e bf       	out	0x3e, r25	; 62
    2340:	0f be       	out	0x3f, r0	; 63
    2342:	8d bf       	out	0x3d, r24	; 61
    2344:	08 95       	ret

00002346 <lcd_10mhz_ref_osc_show_pos_lon>:
}

void lcd_10mhz_ref_osc_show_pos_lon(uint8_t lon_sgn, uint8_t lon_deg, uint8_t lon_min_int, uint16_t lon_min_frac10000)
{
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Sat Lon : %c %03d^%02d.%04d'", lon_sgn, lon_deg, lon_min_int, lon_min_frac10000);
    2346:	3f 93       	push	r19
    2348:	2f 93       	push	r18
    234a:	1f 92       	push	r1
    234c:	4f 93       	push	r20
    234e:	1f 92       	push	r1
    2350:	6f 93       	push	r22
    2352:	1f 92       	push	r1
    2354:	8f 93       	push	r24
    2356:	84 e3       	ldi	r24, 0x34	; 52
    2358:	92 e0       	ldi	r25, 0x02	; 2
    235a:	9f 93       	push	r25
    235c:	8f 93       	push	r24
    235e:	1f 92       	push	r1
    2360:	80 e3       	ldi	r24, 0x30	; 48
    2362:	8f 93       	push	r24
    2364:	82 e2       	ldi	r24, 0x22	; 34
    2366:	93 e0       	ldi	r25, 0x03	; 3
    2368:	9f 93       	push	r25
    236a:	8f 93       	push	r24
    236c:	e0 d7       	rcall	.+4032   	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0,  96, &sysfont);
    236e:	21 e0       	ldi	r18, 0x01	; 1
    2370:	31 e0       	ldi	r19, 0x01	; 1
    2372:	40 e6       	ldi	r20, 0x60	; 96
    2374:	60 e0       	ldi	r22, 0x00	; 0
    2376:	82 e2       	ldi	r24, 0x22	; 34
    2378:	93 e0       	ldi	r25, 0x03	; 3
    237a:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    237e:	8d b7       	in	r24, 0x3d	; 61
    2380:	9e b7       	in	r25, 0x3e	; 62
    2382:	0e 96       	adiw	r24, 0x0e	; 14
    2384:	0f b6       	in	r0, 0x3f	; 63
    2386:	f8 94       	cli
    2388:	9e bf       	out	0x3e, r25	; 62
    238a:	0f be       	out	0x3f, r0	; 63
    238c:	8d bf       	out	0x3d, r24	; 61
    238e:	08 95       	ret

00002390 <lcd_10mhz_ref_osc_show_pos_height>:
}

void lcd_10mhz_ref_osc_show_pos_height(uint16_t height)
{
	snprintf(s_lcd_prepare_buf, sizeof(s_lcd_prepare_buf), "Sat Hgt : %04d m", height);
    2390:	9f 93       	push	r25
    2392:	8f 93       	push	r24
    2394:	81 e5       	ldi	r24, 0x51	; 81
    2396:	92 e0       	ldi	r25, 0x02	; 2
    2398:	9f 93       	push	r25
    239a:	8f 93       	push	r24
    239c:	1f 92       	push	r1
    239e:	80 e3       	ldi	r24, 0x30	; 48
    23a0:	8f 93       	push	r24
    23a2:	82 e2       	ldi	r24, 0x22	; 34
    23a4:	93 e0       	ldi	r25, 0x03	; 3
    23a6:	9f 93       	push	r25
    23a8:	8f 93       	push	r24
    23aa:	c1 d7       	rcall	.+3970   	; 0x332e <snprintf>
	gfx_mono_draw_string(s_lcd_prepare_buf, 0, 104, &sysfont);
    23ac:	21 e0       	ldi	r18, 0x01	; 1
    23ae:	31 e0       	ldi	r19, 0x01	; 1
    23b0:	48 e6       	ldi	r20, 0x68	; 104
    23b2:	60 e0       	ldi	r22, 0x00	; 0
    23b4:	82 e2       	ldi	r24, 0x22	; 34
    23b6:	93 e0       	ldi	r25, 0x03	; 3
    23b8:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    23bc:	8d b7       	in	r24, 0x3d	; 61
    23be:	9e b7       	in	r25, 0x3e	; 62
    23c0:	08 96       	adiw	r24, 0x08	; 8
    23c2:	0f b6       	in	r0, 0x3f	; 63
    23c4:	f8 94       	cli
    23c6:	9e bf       	out	0x3e, r25	; 62
    23c8:	0f be       	out	0x3f, r0	; 63
    23ca:	8d bf       	out	0x3d, r24	; 61
    23cc:	08 95       	ret

000023ce <lcd_get_sysfont>:


const void* lcd_get_sysfont(void)
{
	return &sysfont;
}
    23ce:	81 e0       	ldi	r24, 0x01	; 1
    23d0:	91 e0       	ldi	r25, 0x01	; 1
    23d2:	08 95       	ret

000023d4 <lcd_init>:
uint8_t lcd_init(void)
{
	uint8_t data;

	/* INIT sequence */
	lcd_bus_write_cmd(0b11100010);									// Reset display
    23d4:	82 ee       	ldi	r24, 0xE2	; 226
    23d6:	8a da       	rcall	.-2796   	; 0x18ec <lcd_bus_write_cmd>
    23d8:	80 e0       	ldi	r24, 0x00	; 0
    23da:	90 e0       	ldi	r25, 0x00	; 0
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
		barrier();
    23dc:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    23de:	8b 32       	cpi	r24, 0x2B	; 43
    23e0:	28 e6       	ldi	r18, 0x68	; 104
    23e2:	92 07       	cpc	r25, r18
    23e4:	d9 f7       	brne	.-10     	; 0x23dc <lcd_init+0x8>
	delay_ms(20);													// Wait for the panel to get ready in case one is attached to the bus

	data = lcd_bus_read_status();									// Get current status
    23e6:	6c da       	rcall	.-2856   	; 0x18c0 <lcd_bus_read_status>
	if (!(data & C_LCD_STATUS_M)) {
    23e8:	88 23       	and	r24, r24
    23ea:	2c f0       	brlt	.+10     	; 0x23f6 <lcd_init+0x22>
		/* LCD panel reacts correctly - resume with INIT sequence */
		lcd_enable(true);
    23ec:	81 e0       	ldi	r24, 0x01	; 1
    23ee:	c7 da       	rcall	.-2674   	; 0x197e <lcd_enable>
		lcd_cls();													// Clear screen
    23f0:	13 db       	rcall	.-2522   	; 0x1a18 <lcd_cls>
		return 0;													// Return OK
    23f2:	80 e0       	ldi	r24, 0x00	; 0
    23f4:	08 95       	ret

	} else {
		return 1;													// Return failure
    23f6:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    23f8:	08 95       	ret

000023fa <lcd_shutdown>:

void lcd_shutdown(void)
{
	lcd_bus_write_cmd(0b11100010);									// Reset display
    23fa:	82 ee       	ldi	r24, 0xE2	; 226
    23fc:	77 da       	rcall	.-2834   	; 0x18ec <lcd_bus_write_cmd>
    23fe:	80 e0       	ldi	r24, 0x00	; 0
    2400:	90 e0       	ldi	r25, 0x00	; 0
		barrier();
    2402:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    2404:	8b 36       	cpi	r24, 0x6B	; 107
    2406:	2a e0       	ldi	r18, 0x0A	; 10
    2408:	92 07       	cpc	r25, r18
    240a:	d9 f7       	brne	.-10     	; 0x2402 <lcd_shutdown+0x8>
	delay_ms(2);													// Wait for the energy to dissipate
}
    240c:	08 95       	ret

0000240e <s_twi_tx_done>:
#endif

static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
    240e:	20 91 6b 03 	lds	r18, 0x036B	; 0x80036b <s_tx_next_len>
    2412:	22 23       	and	r18, r18
    2414:	71 f0       	breq	.+28     	; 0x2432 <s_twi_tx_done+0x24>
    2416:	e2 2f       	mov	r30, r18
    2418:	f0 e0       	ldi	r31, 0x00	; 0
    241a:	ee 59       	subi	r30, 0x9E	; 158
    241c:	fc 4f       	sbci	r31, 0xFC	; 252
    241e:	81 e6       	ldi	r24, 0x61	; 97
    2420:	93 e0       	ldi	r25, 0x03	; 3
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
			s_tx_d[idx] = s_tx_next_d[idx];
    2422:	12 92       	st	-Z, r1
static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
    2424:	e8 17       	cp	r30, r24
    2426:	f9 07       	cpc	r31, r25
    2428:	e1 f7       	brne	.-8      	; 0x2422 <s_twi_tx_done+0x14>
			s_tx_d[idx] = s_tx_next_d[idx];
		}
		s_tx_len = s_tx_next_len;
    242a:	20 93 69 03 	sts	0x0369, r18	; 0x800369 <s_tx_len>
		s_tx_next_len = 0;
    242e:	10 92 6b 03 	sts	0x036B, r1	; 0x80036b <s_tx_next_len>
    2432:	08 95       	ret

00002434 <s_twi_rcvd_command_closed_form>:
	// TODO: implementation
	return err;
}

static void s_twi_rcvd_command_closed_form(uint8_t data[], uint8_t cnt)
{
    2434:	cf 93       	push	r28
    2436:	df 93       	push	r29
    2438:	00 d0       	rcall	.+0      	; 0x243a <s_twi_rcvd_command_closed_form+0x6>
    243a:	00 d0       	rcall	.+0      	; 0x243c <s_twi_rcvd_command_closed_form+0x8>
    243c:	cd b7       	in	r28, 0x3d	; 61
    243e:	de b7       	in	r29, 0x3e	; 62
	uint8_t prepareBuf[4];
	uint8_t isGCA	= !data[0];
	uint8_t cmd		=  data[1];
    2440:	fc 01       	movw	r30, r24
    2442:	21 81       	ldd	r18, Z+1	; 0x01
			{
				// do nothing
			}
		}

	} else if (data[0] == TWI_SLAVE_ADDR_10MHZREFOSC) {
    2444:	30 81       	ld	r19, Z
    2446:	32 32       	cpi	r19, 0x22	; 34
    2448:	09 f0       	breq	.+2      	; 0x244c <s_twi_rcvd_command_closed_form+0x18>
    244a:	d1 c0       	rjmp	.+418    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
		switch (cmd) {
    244c:	25 38       	cpi	r18, 0x85	; 133
    244e:	09 f4       	brne	.+2      	; 0x2452 <s_twi_rcvd_command_closed_form+0x1e>
    2450:	77 c0       	rjmp	.+238    	; 0x2540 <s_twi_rcvd_command_closed_form+0x10c>
    2452:	78 f4       	brcc	.+30     	; 0x2472 <s_twi_rcvd_command_closed_form+0x3e>
    2454:	21 38       	cpi	r18, 0x81	; 129
    2456:	09 f4       	brne	.+2      	; 0x245a <s_twi_rcvd_command_closed_form+0x26>
    2458:	40 c0       	rjmp	.+128    	; 0x24da <s_twi_rcvd_command_closed_form+0xa6>
    245a:	28 f4       	brcc	.+10     	; 0x2466 <s_twi_rcvd_command_closed_form+0x32>
    245c:	21 30       	cpi	r18, 0x01	; 1
    245e:	e9 f0       	breq	.+58     	; 0x249a <s_twi_rcvd_command_closed_form+0x66>
    2460:	20 38       	cpi	r18, 0x80	; 128
    2462:	71 f1       	breq	.+92     	; 0x24c0 <s_twi_rcvd_command_closed_form+0x8c>
    2464:	c4 c0       	rjmp	.+392    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
    2466:	23 38       	cpi	r18, 0x83	; 131
    2468:	09 f4       	brne	.+2      	; 0x246c <s_twi_rcvd_command_closed_form+0x38>
    246a:	4e c0       	rjmp	.+156    	; 0x2508 <s_twi_rcvd_command_closed_form+0xd4>
    246c:	08 f4       	brcc	.+2      	; 0x2470 <s_twi_rcvd_command_closed_form+0x3c>
    246e:	43 c0       	rjmp	.+134    	; 0x24f6 <s_twi_rcvd_command_closed_form+0xc2>
    2470:	5f c0       	rjmp	.+190    	; 0x2530 <s_twi_rcvd_command_closed_form+0xfc>
    2472:	2a 38       	cpi	r18, 0x8A	; 138
    2474:	09 f4       	brne	.+2      	; 0x2478 <s_twi_rcvd_command_closed_form+0x44>
    2476:	88 c0       	rjmp	.+272    	; 0x2588 <s_twi_rcvd_command_closed_form+0x154>
    2478:	38 f4       	brcc	.+14     	; 0x2488 <s_twi_rcvd_command_closed_form+0x54>
    247a:	28 38       	cpi	r18, 0x88	; 136
    247c:	09 f4       	brne	.+2      	; 0x2480 <s_twi_rcvd_command_closed_form+0x4c>
    247e:	6d c0       	rjmp	.+218    	; 0x255a <s_twi_rcvd_command_closed_form+0x126>
    2480:	29 38       	cpi	r18, 0x89	; 137
    2482:	09 f4       	brne	.+2      	; 0x2486 <s_twi_rcvd_command_closed_form+0x52>
    2484:	73 c0       	rjmp	.+230    	; 0x256c <s_twi_rcvd_command_closed_form+0x138>
    2486:	b3 c0       	rjmp	.+358    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
    2488:	2c 38       	cpi	r18, 0x8C	; 140
    248a:	09 f4       	brne	.+2      	; 0x248e <s_twi_rcvd_command_closed_form+0x5a>
    248c:	94 c0       	rjmp	.+296    	; 0x25b6 <s_twi_rcvd_command_closed_form+0x182>
    248e:	08 f4       	brcc	.+2      	; 0x2492 <s_twi_rcvd_command_closed_form+0x5e>
    2490:	83 c0       	rjmp	.+262    	; 0x2598 <s_twi_rcvd_command_closed_form+0x164>
    2492:	2d 38       	cpi	r18, 0x8D	; 141
    2494:	09 f4       	brne	.+2      	; 0x2498 <s_twi_rcvd_command_closed_form+0x64>
    2496:	9e c0       	rjmp	.+316    	; 0x25d4 <s_twi_rcvd_command_closed_form+0x1a0>
    2498:	aa c0       	rjmp	.+340    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
}

static void s_twi_rx_prepare(uint8_t msgCnt, uint8_t msg[])
{
	if (msgCnt && msg) {
		if (!s_rx_lock) {
    249a:	80 91 60 03 	lds	r24, 0x0360	; 0x800360 <s_rx_lock>
    249e:	81 11       	cpse	r24, r1
    24a0:	09 c0       	rjmp	.+18     	; 0x24b4 <s_twi_rcvd_command_closed_form+0x80>
			// Prepare master message buffer
			for (int idx = msgCnt; idx >= 0; --idx) {
				s_rx_d[idx] = msg[idx];
    24a2:	e8 e5       	ldi	r30, 0x58	; 88
    24a4:	f3 e0       	ldi	r31, 0x03	; 3
    24a6:	8a 81       	ldd	r24, Y+2	; 0x02
    24a8:	81 83       	std	Z+1, r24	; 0x01
    24aa:	80 e1       	ldi	r24, 0x10	; 16
    24ac:	80 83       	st	Z, r24
			}
			s_rx_len = msgCnt;
    24ae:	81 e0       	ldi	r24, 0x01	; 1
    24b0:	80 93 57 03 	sts	0x0357, r24	; 0x800357 <s_rx_len>
	} else if (data[0] == TWI_SLAVE_ADDR_10MHZREFOSC) {
		switch (cmd) {
			case TWI_SMART_LCD_CMD_GETVER:
			prepareBuf[0] = VERSION;
			s_twi_rx_prepare(1, prepareBuf);
			g_status.doAnimation = false;				// stop animation demo
    24b4:	80 91 81 03 	lds	r24, 0x0381	; 0x800381 <g_status>
    24b8:	8e 7f       	andi	r24, 0xFE	; 254
    24ba:	80 93 81 03 	sts	0x0381, r24	; 0x800381 <g_status>
			break;
    24be:	97 c0       	rjmp	.+302    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>

			case TWI_SMART_LCD_CMD_SHOW_CLK_STATE:
			if (g_status.isAnimationStopped) {
    24c0:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    24c4:	21 ff       	sbrs	r18, 1
    24c6:	93 c0       	rjmp	.+294    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_clk_state(data[2], (int16_t) (data[3] | (data[4] << 8)));
    24c8:	64 81       	ldd	r22, Z+4	; 0x04
    24ca:	70 e0       	ldi	r23, 0x00	; 0
    24cc:	76 2f       	mov	r23, r22
    24ce:	66 27       	eor	r22, r22
    24d0:	23 81       	ldd	r18, Z+3	; 0x03
    24d2:	62 2b       	or	r22, r18
    24d4:	82 81       	ldd	r24, Z+2	; 0x02
    24d6:	45 dd       	rcall	.-1398   	; 0x1f62 <lcd_10mhz_ref_osc_show_clk_state>
    24d8:	8a c0       	rjmp	.+276    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
			}
			break;

			case TWI_SMART_LCD_CMD_SHOW_YEAR_MON_DAY:
			if (g_status.isAnimationStopped) {
    24da:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    24de:	21 ff       	sbrs	r18, 1
    24e0:	86 c0       	rjmp	.+268    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_date(data[2] | (data[3] << 8), data[4], data[5]);
    24e2:	23 81       	ldd	r18, Z+3	; 0x03
    24e4:	30 e0       	ldi	r19, 0x00	; 0
    24e6:	92 2f       	mov	r25, r18
    24e8:	88 27       	eor	r24, r24
    24ea:	52 81       	ldd	r21, Z+2	; 0x02
    24ec:	45 81       	ldd	r20, Z+5	; 0x05
    24ee:	64 81       	ldd	r22, Z+4	; 0x04
    24f0:	85 2b       	or	r24, r21
    24f2:	c6 dd       	rcall	.-1140   	; 0x2080 <lcd_10mhz_ref_osc_show_date>
    24f4:	7c c0       	rjmp	.+248    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
			}
			break;

			case TWI_SMART_LCD_CMD_SHOW_HR_MIN_SEC:
			if (g_status.isAnimationStopped) {
    24f6:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    24fa:	21 ff       	sbrs	r18, 1
    24fc:	78 c0       	rjmp	.+240    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_time(data[2], data[3], data[4]);
    24fe:	44 81       	ldd	r20, Z+4	; 0x04
    2500:	63 81       	ldd	r22, Z+3	; 0x03
    2502:	82 81       	ldd	r24, Z+2	; 0x02
    2504:	e5 dd       	rcall	.-1078   	; 0x20d0 <lcd_10mhz_ref_osc_show_time>
    2506:	73 c0       	rjmp	.+230    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
			}
			break;

			case TWI_SMART_LCD_CMD_SHOW_PPM:
			if (g_status.isAnimationStopped) {
    2508:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    250c:	21 ff       	sbrs	r18, 1
    250e:	6f c0       	rjmp	.+222    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_ppm((int16_t) (data[2] | (data[3] << 8)), data[4] | (data[5] << 8));
    2510:	65 81       	ldd	r22, Z+5	; 0x05
    2512:	70 e0       	ldi	r23, 0x00	; 0
    2514:	76 2f       	mov	r23, r22
    2516:	66 27       	eor	r22, r22
    2518:	24 81       	ldd	r18, Z+4	; 0x04
    251a:	62 2b       	or	r22, r18
    251c:	23 81       	ldd	r18, Z+3	; 0x03
    251e:	30 e0       	ldi	r19, 0x00	; 0
    2520:	32 2f       	mov	r19, r18
    2522:	22 27       	eor	r18, r18
    2524:	82 81       	ldd	r24, Z+2	; 0x02
    2526:	a9 01       	movw	r20, r18
    2528:	48 2b       	or	r20, r24
    252a:	ca 01       	movw	r24, r20
    252c:	f9 dd       	rcall	.-1038   	; 0x2120 <lcd_10mhz_ref_osc_show_ppm>
    252e:	5f c0       	rjmp	.+190    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
			}
			break;

			case TWI_SMART_LCD_CMD_SHOW_TCXO_PWM:
			if (g_status.isAnimationStopped) {
    2530:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    2534:	21 ff       	sbrs	r18, 1
    2536:	5b c0       	rjmp	.+182    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_pwm(data[2], data[3]);
    2538:	63 81       	ldd	r22, Z+3	; 0x03
    253a:	82 81       	ldd	r24, Z+2	; 0x02
    253c:	13 de       	rcall	.-986    	; 0x2164 <lcd_10mhz_ref_osc_show_pwm>
    253e:	57 c0       	rjmp	.+174    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
			}
			break;

			case TWI_SMART_LCD_CMD_SHOW_TCXO_VC:
			if (g_status.isAnimationStopped) {
    2540:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    2544:	21 ff       	sbrs	r18, 1
    2546:	53 c0       	rjmp	.+166    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_pv(data[2], data[3] | (data[4] << 8));
    2548:	64 81       	ldd	r22, Z+4	; 0x04
    254a:	70 e0       	ldi	r23, 0x00	; 0
    254c:	76 2f       	mov	r23, r22
    254e:	66 27       	eor	r22, r22
    2550:	23 81       	ldd	r18, Z+3	; 0x03
    2552:	62 2b       	or	r22, r18
    2554:	82 81       	ldd	r24, Z+2	; 0x02
    2556:	28 de       	rcall	.-944    	; 0x21a8 <lcd_10mhz_ref_osc_show_pv>
    2558:	4a c0       	rjmp	.+148    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
			}
			break;

			case TWI_SMART_LCD_CMD_SHOW_SATS:
			if (g_status.isAnimationStopped) {
    255a:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    255e:	21 ff       	sbrs	r18, 1
    2560:	46 c0       	rjmp	.+140    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_sat_use(data[2], data[3], data[4]);
    2562:	44 81       	ldd	r20, Z+4	; 0x04
    2564:	63 81       	ldd	r22, Z+3	; 0x03
    2566:	82 81       	ldd	r24, Z+2	; 0x02
    2568:	41 de       	rcall	.-894    	; 0x21ec <lcd_10mhz_ref_osc_show_sat_use>
    256a:	41 c0       	rjmp	.+130    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
			}
			break;

			case TWI_SMART_LCD_CMD_SHOW_DOP:
			if (g_status.isAnimationStopped) {
    256c:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    2570:	21 ff       	sbrs	r18, 1
    2572:	3d c0       	rjmp	.+122    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_sat_dop(data[2] | (data[3] << 8));
    2574:	23 81       	ldd	r18, Z+3	; 0x03
    2576:	30 e0       	ldi	r19, 0x00	; 0
    2578:	32 2f       	mov	r19, r18
    257a:	22 27       	eor	r18, r18
    257c:	82 81       	ldd	r24, Z+2	; 0x02
    257e:	f9 01       	movw	r30, r18
    2580:	e8 2b       	or	r30, r24
    2582:	cf 01       	movw	r24, r30
    2584:	57 de       	rcall	.-850    	; 0x2234 <lcd_10mhz_ref_osc_show_sat_dop>
    2586:	33 c0       	rjmp	.+102    	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
			}
			break;

			case TWI_SMART_LCD_CMD_SHOW_POS_STATE:
			if (g_status.isAnimationStopped) {
    2588:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    258c:	21 ff       	sbrs	r18, 1
    258e:	2f c0       	rjmp	.+94     	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_pos_state(data[2], data[3]);
    2590:	63 81       	ldd	r22, Z+3	; 0x03
    2592:	82 81       	ldd	r24, Z+2	; 0x02
    2594:	90 de       	rcall	.-736    	; 0x22b6 <lcd_10mhz_ref_osc_show_pos_state>
    2596:	2b c0       	rjmp	.+86     	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
			}
			break;

			case TWI_SMART_LCD_CMD_SHOW_POS_LAT:
			if (g_status.isAnimationStopped) {
    2598:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    259c:	21 ff       	sbrs	r18, 1
    259e:	27 c0       	rjmp	.+78     	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_pos_lat(data[2], data[3], data[4], data[5] | (data[6] << 8));
    25a0:	26 81       	ldd	r18, Z+6	; 0x06
    25a2:	30 e0       	ldi	r19, 0x00	; 0
    25a4:	32 2f       	mov	r19, r18
    25a6:	22 27       	eor	r18, r18
    25a8:	45 81       	ldd	r20, Z+5	; 0x05
    25aa:	24 2b       	or	r18, r20
    25ac:	44 81       	ldd	r20, Z+4	; 0x04
    25ae:	63 81       	ldd	r22, Z+3	; 0x03
    25b0:	82 81       	ldd	r24, Z+2	; 0x02
    25b2:	a3 de       	rcall	.-698    	; 0x22fa <lcd_10mhz_ref_osc_show_pos_lat>
    25b4:	1c c0       	rjmp	.+56     	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
			}
			break;

			case TWI_SMART_LCD_CMD_SHOW_POS_LON:
			if (g_status.isAnimationStopped) {
    25b6:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    25ba:	21 ff       	sbrs	r18, 1
    25bc:	18 c0       	rjmp	.+48     	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_pos_lon(data[2], data[3], data[4], data[5] | (data[6] << 8));
    25be:	26 81       	ldd	r18, Z+6	; 0x06
    25c0:	30 e0       	ldi	r19, 0x00	; 0
    25c2:	32 2f       	mov	r19, r18
    25c4:	22 27       	eor	r18, r18
    25c6:	45 81       	ldd	r20, Z+5	; 0x05
    25c8:	24 2b       	or	r18, r20
    25ca:	44 81       	ldd	r20, Z+4	; 0x04
    25cc:	63 81       	ldd	r22, Z+3	; 0x03
    25ce:	82 81       	ldd	r24, Z+2	; 0x02
    25d0:	ba de       	rcall	.-652    	; 0x2346 <lcd_10mhz_ref_osc_show_pos_lon>
    25d2:	0d c0       	rjmp	.+26     	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
			}
			break;

			case TWI_SMART_LCD_CMD_SHOW_POS_HEIGHT:
			if (g_status.isAnimationStopped) {
    25d4:	20 91 81 03 	lds	r18, 0x0381	; 0x800381 <g_status>
    25d8:	21 ff       	sbrs	r18, 1
    25da:	09 c0       	rjmp	.+18     	; 0x25ee <s_twi_rcvd_command_closed_form+0x1ba>
				lcd_10mhz_ref_osc_show_pos_height(data[2] | (data[3] << 8));
    25dc:	23 81       	ldd	r18, Z+3	; 0x03
    25de:	30 e0       	ldi	r19, 0x00	; 0
    25e0:	32 2f       	mov	r19, r18
    25e2:	22 27       	eor	r18, r18
    25e4:	82 81       	ldd	r24, Z+2	; 0x02
    25e6:	a9 01       	movw	r20, r18
    25e8:	48 2b       	or	r20, r24
    25ea:	ca 01       	movw	r24, r20
    25ec:	d1 de       	rcall	.-606    	; 0x2390 <lcd_10mhz_ref_osc_show_pos_height>
			{
				// do nothing
			}
		}
	}
}
    25ee:	0f 90       	pop	r0
    25f0:	0f 90       	pop	r0
    25f2:	0f 90       	pop	r0
    25f4:	0f 90       	pop	r0
    25f6:	df 91       	pop	r29
    25f8:	cf 91       	pop	r28
    25fa:	08 95       	ret

000025fc <__vector_24__bottom>:


uint8_t __vector_24__bottom(uint8_t tws, uint8_t twd, uint8_t twcr_cur)
{
    25fc:	0f 93       	push	r16
    25fe:	1f 93       	push	r17
    2600:	cf 93       	push	r28
    2602:	df 93       	push	r29
    2604:	d6 2f       	mov	r29, r22
    2606:	c4 2f       	mov	r28, r20
	static uint8_t pos_o	= 0;
	static uint8_t cnt_i	= 0;
	static uint8_t cnt_o	= 0;
	uint8_t twcr_new = twcr_cur;

	switch(tws) {
    2608:	08 2f       	mov	r16, r24
    260a:	10 e0       	ldi	r17, 0x00	; 0
    260c:	09 3f       	cpi	r16, 0xF9	; 249
    260e:	11 05       	cpc	r17, r1
    2610:	08 f0       	brcs	.+2      	; 0x2614 <__vector_24__bottom+0x18>
    2612:	4d c1       	rjmp	.+666    	; 0x28ae <__vector_24__bottom+0x2b2>
    2614:	f8 01       	movw	r30, r16
    2616:	ec 5c       	subi	r30, 0xCC	; 204
    2618:	ff 4f       	sbci	r31, 0xFF	; 255
    261a:	60 c6       	rjmp	.+3264   	; 0x32dc <__tablejump2__>

	/* Master Transmitter Mode */

	case TWI_TWSR_START:						// Start condition transmitted
		s_tx_lock = 1;
    261c:	81 e0       	ldi	r24, 0x01	; 1
    261e:	80 93 6a 03 	sts	0x036A, r24	; 0x80036a <s_tx_lock>
		pos_o = 0;
    2622:	10 92 56 03 	sts	0x0356, r1	; 0x800356 <pos_o.2603>

		cnt_o = 2;								// TEST
    2626:	82 e0       	ldi	r24, 0x02	; 2
    2628:	80 93 55 03 	sts	0x0355, r24	; 0x800355 <cnt_o.2605>
		s_tx_d[0] = (0x12 << TWD1) | (0b0 << TWD0);	// TEST
    262c:	e1 e6       	ldi	r30, 0x61	; 97
    262e:	f3 e0       	ldi	r31, 0x03	; 3
    2630:	84 e2       	ldi	r24, 0x24	; 36
    2632:	80 83       	st	Z, r24
		s_tx_d[1] = 0x34;						// TEST
    2634:	84 e3       	ldi	r24, 0x34	; 52
    2636:	81 83       	std	Z+1, r24	; 0x01
		s_tx_d[2] = 0x56;						// TEST
    2638:	86 e5       	ldi	r24, 0x56	; 86
    263a:	82 83       	std	Z+2, r24	; 0x02
		s_tx_d[3] = 0x78;						// TEST
    263c:	88 e7       	ldi	r24, 0x78	; 120
    263e:	83 83       	std	Z+3, r24	; 0x03
		s_tx_d[4] = 0x9a;						// TEST
    2640:	8a e9       	ldi	r24, 0x9A	; 154
    2642:	84 83       	std	Z+4, r24	; 0x04
		// fall-through.
	case TWI_TWSR_REPEATEDSTART:				// Repeated start condition transmitted
		nop();
    2644:	00 00       	nop
		// fall-through.
	case TWI_TWSR_M_SLAW_ADDR_ACK:				// SLA+W transmitted and ACK received
		TWDR = s_tx_d[pos_o++];
    2646:	e0 91 56 03 	lds	r30, 0x0356	; 0x800356 <pos_o.2603>
    264a:	81 e0       	ldi	r24, 0x01	; 1
    264c:	8e 0f       	add	r24, r30
    264e:	80 93 56 03 	sts	0x0356, r24	; 0x800356 <pos_o.2603>
    2652:	f0 e0       	ldi	r31, 0x00	; 0
    2654:	ef 59       	subi	r30, 0x9F	; 159
    2656:	fc 4f       	sbci	r31, 0xFC	; 252
    2658:	80 81       	ld	r24, Z
    265a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		break;
    265e:	2b c1       	rjmp	.+598    	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_M_SLAW_ADDR_NACK:				// SLA+W transmitted and NACK received
		twcr_new |= _BV(TWSTO);					// Send STOP
    2660:	c0 61       	ori	r28, 0x10	; 16
		break;
    2662:	29 c1       	rjmp	.+594    	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_M_SLAW_DATA_ACK:				// Data byte sent and ACK received
		if (pos_o < cnt_o) {
    2664:	e0 91 56 03 	lds	r30, 0x0356	; 0x800356 <pos_o.2603>
    2668:	80 91 55 03 	lds	r24, 0x0355	; 0x800355 <cnt_o.2605>
    266c:	e8 17       	cp	r30, r24
    266e:	58 f4       	brcc	.+22     	; 0x2686 <__vector_24__bottom+0x8a>
			TWDR = s_tx_d[pos_o++];				// Send new data byte
    2670:	81 e0       	ldi	r24, 0x01	; 1
    2672:	8e 0f       	add	r24, r30
    2674:	80 93 56 03 	sts	0x0356, r24	; 0x800356 <pos_o.2603>
    2678:	f0 e0       	ldi	r31, 0x00	; 0
    267a:	ef 59       	subi	r30, 0x9F	; 159
    267c:	fc 4f       	sbci	r31, 0xFC	; 252
    267e:	80 81       	ld	r24, Z
    2680:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    2684:	18 c1       	rjmp	.+560    	; 0x28b6 <__vector_24__bottom+0x2ba>
		} else {
			twcr_new |= _BV(TWSTO);				// Send STOP - no more data available
    2686:	c0 61       	ori	r28, 0x10	; 16
			s_tx_lock = 0;
    2688:	10 92 6a 03 	sts	0x036A, r1	; 0x80036a <s_tx_lock>
			s_twi_tx_done();					// Message sent
    268c:	c0 de       	rcall	.-640    	; 0x240e <s_twi_tx_done>
    268e:	13 c1       	rjmp	.+550    	; 0x28b6 <__vector_24__bottom+0x2ba>
		}
		break;

	case TWI_TWSR_M_SLAW_DATA_NACK:				// Data byte sent and NACK received
		twcr_new |= _BV(TWSTO);					// Send STOP - due to an error or slave not ready situation
    2690:	c0 61       	ori	r28, 0x10	; 16
		s_tx_lock = 0;
    2692:	10 92 6a 03 	sts	0x036A, r1	; 0x80036a <s_tx_lock>
		s_twi_tx_done();						// Message failure
    2696:	bb de       	rcall	.-650    	; 0x240e <s_twi_tx_done>
		break;
    2698:	0e c1       	rjmp	.+540    	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_M_SLAW_ARBIT_LOST:			// Arbitration lost
		twcr_new |= _BV(TWSTA);					// Send START (again)
    269a:	c0 62       	ori	r28, 0x20	; 32
		break;
    269c:	0c c1       	rjmp	.+536    	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_M_SLAR_ADDR_ACK:
		nop();
    269e:	00 00       	nop
		break;
    26a0:	0a c1       	rjmp	.+532    	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_M_SLAR_ADDR_NACK:
		nop();
    26a2:	00 00       	nop
		break;
    26a4:	08 c1       	rjmp	.+528    	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_M_SLAR_DATA_ACK:
		nop();
    26a6:	00 00       	nop
		break;
    26a8:	06 c1       	rjmp	.+524    	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_M_SLAR_DATA_NACK:
		nop();
    26aa:	00 00       	nop
		break;
    26ac:	04 c1       	rjmp	.+520    	; 0x28b6 <__vector_24__bottom+0x2ba>


	/* Slave Receiver Mode */

	case TWI_TWSR_S_SLAW_MYADDR_RECEIVED:		// SLA+W received and ACK returned
		nop();
    26ae:	00 00       	nop
		// fall-through.
	case TWI_TWSR_S_SLAW_MYADDR_ARBIT_LOST:
		s_rx_lock = 1;
    26b0:	11 e0       	ldi	r17, 0x01	; 1
    26b2:	10 93 60 03 	sts	0x0360, r17	; 0x800360 <s_rx_lock>
		mem_set(s_rx_d, 8, 0x00);
    26b6:	40 e0       	ldi	r20, 0x00	; 0
    26b8:	68 e0       	ldi	r22, 0x08	; 8
    26ba:	88 e5       	ldi	r24, 0x58	; 88
    26bc:	93 e0       	ldi	r25, 0x03	; 3
    26be:	4a d1       	rcall	.+660    	; 0x2954 <mem_set>
		s_rx_d[0] = twd >> 1;					// [0]=Target address (== MYADDR)
    26c0:	d6 95       	lsr	r29
    26c2:	d0 93 58 03 	sts	0x0358, r29	; 0x800358 <s_rx_d>
		pos_i = 1;								// Starting of reception
    26c6:	10 93 54 03 	sts	0x0354, r17	; 0x800354 <pos_i.2602>
		twcr_new |= _BV(TWEA);					// Send ACK
    26ca:	c0 64       	ori	r28, 0x40	; 64
		break;
    26cc:	f4 c0       	rjmp	.+488    	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_S_SLAW_OMNIADDR_RECEIVED:		// GCA received and ACK sent
		nop();
    26ce:	00 00       	nop
		// fall-through.
	case TWI_TWSR_S_SLAW_OMNIADDR_ARBIT_LOST:
		s_rx_lock = 1;
    26d0:	81 e0       	ldi	r24, 0x01	; 1
    26d2:	80 93 60 03 	sts	0x0360, r24	; 0x800360 <s_rx_lock>
		s_rx_d[0] = twd >> 1;					// GCA
    26d6:	d6 95       	lsr	r29
    26d8:	d0 93 58 03 	sts	0x0358, r29	; 0x800358 <s_rx_d>
		pos_i = 1;								// Starting of reception
    26dc:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <pos_i.2602>
		twcr_new |= _BV(TWEA);					// Send after next coming data byte ACK
    26e0:	c0 64       	ori	r28, 0x40	; 64
		break;
    26e2:	e9 c0       	rjmp	.+466    	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_S_SLAW_MYADDR_DATA_ACK:		// Data after SLA+W received
		nop();
    26e4:	00 00       	nop
		// fall-through.
	case TWI_TWSR_S_SLAW_OMNIADDR_DATA_ACK:
		if (cnt_i != 0b1111) {					// Closed parameter form
    26e6:	80 91 53 03 	lds	r24, 0x0353	; 0x800353 <cnt_i.2604>
    26ea:	8f 30       	cpi	r24, 0x0F	; 15
    26ec:	09 f4       	brne	.+2      	; 0x26f0 <__vector_24__bottom+0xf4>
    26ee:	64 c0       	rjmp	.+200    	; 0x27b8 <__vector_24__bottom+0x1bc>
			if (pos_i <= 0b1110) {
    26f0:	80 91 54 03 	lds	r24, 0x0354	; 0x800354 <pos_i.2602>
    26f4:	8f 30       	cpi	r24, 0x0F	; 15
    26f6:	28 f4       	brcc	.+10     	; 0x2702 <__vector_24__bottom+0x106>
				s_rx_d[pos_i] = twd;			// [1]=cmd, [2..]=parameters
    26f8:	e8 2f       	mov	r30, r24
    26fa:	f0 e0       	ldi	r31, 0x00	; 0
    26fc:	e8 5a       	subi	r30, 0xA8	; 168
    26fe:	fc 4f       	sbci	r31, 0xFC	; 252
    2700:	d0 83       	st	Z, r29
			}
			if (pos_i == 1) {
    2702:	81 30       	cpi	r24, 0x01	; 1
    2704:	09 f0       	breq	.+2      	; 0x2708 <__vector_24__bottom+0x10c>
    2706:	49 c0       	rjmp	.+146    	; 0x279a <__vector_24__bottom+0x19e>
				/* Load receive counter */
				if (s_rx_d[0] == TWI_SLAVE_ADDR_SMARTLCD) {
    2708:	90 91 58 03 	lds	r25, 0x0358	; 0x800358 <s_rx_d>
    270c:	90 33       	cpi	r25, 0x30	; 48
    270e:	49 f4       	brne	.+18     	; 0x2722 <__vector_24__bottom+0x126>
					cnt_i = ((s_rx_d[1] >> 5) & 0b111) + 1;	// encoded parameter count
    2710:	90 91 59 03 	lds	r25, 0x0359	; 0x800359 <s_rx_d+0x1>
    2714:	92 95       	swap	r25
    2716:	96 95       	lsr	r25
    2718:	97 70       	andi	r25, 0x07	; 7
    271a:	9f 5f       	subi	r25, 0xFF	; 255
    271c:	90 93 53 03 	sts	0x0353, r25	; 0x800353 <cnt_i.2604>
    2720:	3e c0       	rjmp	.+124    	; 0x279e <__vector_24__bottom+0x1a2>

				} else if (s_rx_d[0] == TWI_SLAVE_ADDR_10MHZREFOSC) {
    2722:	92 32       	cpi	r25, 0x22	; 34
    2724:	e1 f5       	brne	.+120    	; 0x279e <__vector_24__bottom+0x1a2>
					switch (s_rx_d[1]) {
    2726:	90 91 59 03 	lds	r25, 0x0359	; 0x800359 <s_rx_d+0x1>
    272a:	94 38       	cpi	r25, 0x84	; 132
    272c:	11 f1       	breq	.+68     	; 0x2772 <__vector_24__bottom+0x176>
    272e:	58 f4       	brcc	.+22     	; 0x2746 <__vector_24__bottom+0x14a>
    2730:	90 38       	cpi	r25, 0x80	; 128
    2732:	19 f1       	breq	.+70     	; 0x277a <__vector_24__bottom+0x17e>
    2734:	28 f4       	brcc	.+10     	; 0x2740 <__vector_24__bottom+0x144>
    2736:	99 23       	and	r25, r25
    2738:	a1 f0       	breq	.+40     	; 0x2762 <__vector_24__bottom+0x166>
    273a:	91 30       	cpi	r25, 0x01	; 1
    273c:	b1 f0       	breq	.+44     	; 0x276a <__vector_24__bottom+0x16e>
    273e:	29 c0       	rjmp	.+82     	; 0x2792 <__vector_24__bottom+0x196>
    2740:	92 38       	cpi	r25, 0x82	; 130
    2742:	f9 f4       	brne	.+62     	; 0x2782 <__vector_24__bottom+0x186>
    2744:	1a c0       	rjmp	.+52     	; 0x277a <__vector_24__bottom+0x17e>
    2746:	9b 38       	cpi	r25, 0x8B	; 139
    2748:	38 f4       	brcc	.+14     	; 0x2758 <__vector_24__bottom+0x15c>
    274a:	99 38       	cpi	r25, 0x89	; 137
    274c:	90 f4       	brcc	.+36     	; 0x2772 <__vector_24__bottom+0x176>
    274e:	95 38       	cpi	r25, 0x85	; 133
    2750:	a1 f0       	breq	.+40     	; 0x277a <__vector_24__bottom+0x17e>
    2752:	98 38       	cpi	r25, 0x88	; 136
    2754:	91 f0       	breq	.+36     	; 0x277a <__vector_24__bottom+0x17e>
    2756:	1d c0       	rjmp	.+58     	; 0x2792 <__vector_24__bottom+0x196>
    2758:	9d 38       	cpi	r25, 0x8D	; 141
    275a:	b8 f0       	brcs	.+46     	; 0x278a <__vector_24__bottom+0x18e>
    275c:	9d 38       	cpi	r25, 0x8D	; 141
    275e:	49 f0       	breq	.+18     	; 0x2772 <__vector_24__bottom+0x176>
    2760:	18 c0       	rjmp	.+48     	; 0x2792 <__vector_24__bottom+0x196>
						case TWI_SMART_LCD_CMD_NOOP:
							cnt_i = 1;
    2762:	91 e0       	ldi	r25, 0x01	; 1
    2764:	90 93 53 03 	sts	0x0353, r25	; 0x800353 <cnt_i.2604>
							break;
    2768:	1a c0       	rjmp	.+52     	; 0x279e <__vector_24__bottom+0x1a2>

						case TWI_SMART_LCD_CMD_GETVER:
							cnt_i = 2;
    276a:	92 e0       	ldi	r25, 0x02	; 2
    276c:	90 93 53 03 	sts	0x0353, r25	; 0x800353 <cnt_i.2604>
							break;
    2770:	16 c0       	rjmp	.+44     	; 0x279e <__vector_24__bottom+0x1a2>

						case TWI_SMART_LCD_CMD_SHOW_TCXO_PWM:
						case TWI_SMART_LCD_CMD_SHOW_DOP:
						case TWI_SMART_LCD_CMD_SHOW_POS_STATE:
						case TWI_SMART_LCD_CMD_SHOW_POS_HEIGHT:
							cnt_i = 3;
    2772:	93 e0       	ldi	r25, 0x03	; 3
    2774:	90 93 53 03 	sts	0x0353, r25	; 0x800353 <cnt_i.2604>
							break;
    2778:	12 c0       	rjmp	.+36     	; 0x279e <__vector_24__bottom+0x1a2>

						case TWI_SMART_LCD_CMD_SHOW_CLK_STATE:
						case TWI_SMART_LCD_CMD_SHOW_HR_MIN_SEC:
						case TWI_SMART_LCD_CMD_SHOW_TCXO_VC:
						case TWI_SMART_LCD_CMD_SHOW_SATS:
							cnt_i = 4;
    277a:	94 e0       	ldi	r25, 0x04	; 4
    277c:	90 93 53 03 	sts	0x0353, r25	; 0x800353 <cnt_i.2604>
							break;
    2780:	0e c0       	rjmp	.+28     	; 0x279e <__vector_24__bottom+0x1a2>

						case TWI_SMART_LCD_CMD_SHOW_YEAR_MON_DAY:
						case TWI_SMART_LCD_CMD_SHOW_PPM:
							cnt_i = 5;
    2782:	95 e0       	ldi	r25, 0x05	; 5
    2784:	90 93 53 03 	sts	0x0353, r25	; 0x800353 <cnt_i.2604>
							break;
    2788:	0a c0       	rjmp	.+20     	; 0x279e <__vector_24__bottom+0x1a2>

						case TWI_SMART_LCD_CMD_SHOW_POS_LAT:
						case TWI_SMART_LCD_CMD_SHOW_POS_LON:
							cnt_i = 6;
    278a:	96 e0       	ldi	r25, 0x06	; 6
    278c:	90 93 53 03 	sts	0x0353, r25	; 0x800353 <cnt_i.2604>
							break;
    2790:	06 c0       	rjmp	.+12     	; 0x279e <__vector_24__bottom+0x1a2>

						default:
							cnt_i = 14;
    2792:	9e e0       	ldi	r25, 0x0E	; 14
    2794:	90 93 53 03 	sts	0x0353, r25	; 0x800353 <cnt_i.2604>
    2798:	02 c0       	rjmp	.+4      	; 0x279e <__vector_24__bottom+0x1a2>
					}
				}
			}

			if (pos_i < 0b1110) {
    279a:	8e 30       	cpi	r24, 0x0E	; 14
    279c:	58 f4       	brcc	.+22     	; 0x27b4 <__vector_24__bottom+0x1b8>
				if (++pos_i <= cnt_i) {
    279e:	8f 5f       	subi	r24, 0xFF	; 255
    27a0:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <pos_i.2602>
    27a4:	90 91 53 03 	lds	r25, 0x0353	; 0x800353 <cnt_i.2604>
    27a8:	98 17       	cp	r25, r24
    27aa:	10 f0       	brcs	.+4      	; 0x27b0 <__vector_24__bottom+0x1b4>
					twcr_new |= _BV(TWEA);		// Send ACK
    27ac:	c0 64       	ori	r28, 0x40	; 64
    27ae:	83 c0       	rjmp	.+262    	; 0x28b6 <__vector_24__bottom+0x2ba>
				} else {
					twcr_new &= ~_BV(TWEA);		// Send NACK
    27b0:	cf 7b       	andi	r28, 0xBF	; 191
    27b2:	81 c0       	rjmp	.+258    	; 0x28b6 <__vector_24__bottom+0x2ba>
				}
			} else {
				twcr_new &= ~_BV(TWEA);			// Send NACK
    27b4:	cf 7b       	andi	r28, 0xBF	; 191
    27b6:	7f c0       	rjmp	.+254    	; 0x28b6 <__vector_24__bottom+0x2ba>
			}

		} else {								// Open parameter form
			s_rx_d[2] = twd;
    27b8:	d0 93 5a 03 	sts	0x035A, r29	; 0x80035a <s_rx_d+0x2>
			if (!s_twi_rcvd_command_open_form(s_rx_d, ++pos_i)) {
				twcr_new |= _BV(TWEA);			// Send ACK
			} else {
				twcr_new &= ~_BV(TWEA);			// Send NACK
    27bc:	cf 7b       	andi	r28, 0xBF	; 191
				pos_i = 0;
    27be:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <pos_i.2602>
    27c2:	79 c0       	rjmp	.+242    	; 0x28b6 <__vector_24__bottom+0x2ba>
			}
		}
		break;

	case TWI_TWSR_S_SLAW_MYADDR_DATA_NACK:		// NACK after last data byte sent
		nop();
    27c4:	00 00       	nop
		// fall-through.
	case TWI_TWSR_S_SLAW_OMNIADDR_DATA_NACK:
		s_rx_lock = 0;
    27c6:	10 92 60 03 	sts	0x0360, r1	; 0x800360 <s_rx_lock>
		if (cnt_i != 0b1111) {
    27ca:	80 91 53 03 	lds	r24, 0x0353	; 0x800353 <cnt_i.2604>
    27ce:	8f 30       	cpi	r24, 0x0F	; 15
    27d0:	29 f0       	breq	.+10     	; 0x27dc <__vector_24__bottom+0x1e0>
			s_twi_rcvd_command_closed_form(s_rx_d, pos_i);	// Call interpreter for closed form of parameters
    27d2:	60 91 54 03 	lds	r22, 0x0354	; 0x800354 <pos_i.2602>
    27d6:	88 e5       	ldi	r24, 0x58	; 88
    27d8:	93 e0       	ldi	r25, 0x03	; 3
    27da:	2c de       	rcall	.-936    	; 0x2434 <s_twi_rcvd_command_closed_form>
		} else {
			s_twi_rcvd_command_open_form(s_rx_d, ++pos_i);	// Call interpreter for open form of parameters
		}
		pos_i = 0;
    27dc:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <pos_i.2602>
		cnt_i = 0;
    27e0:	10 92 53 03 	sts	0x0353, r1	; 0x800353 <cnt_i.2604>
		mem_set(s_rx_d, 8, 0x00);
    27e4:	40 e0       	ldi	r20, 0x00	; 0
    27e6:	68 e0       	ldi	r22, 0x08	; 8
    27e8:	88 e5       	ldi	r24, 0x58	; 88
    27ea:	93 e0       	ldi	r25, 0x03	; 3
    27ec:	b3 d0       	rcall	.+358    	; 0x2954 <mem_set>
		s_rx_lock = 0;
    27ee:	10 92 60 03 	sts	0x0360, r1	; 0x800360 <s_rx_lock>
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    27f2:	c0 64       	ori	r28, 0x40	; 64
		break;
    27f4:	60 c0       	rjmp	.+192    	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_S_SLAW_STOP_REPEATEDSTART_RECEIVED:	// STOP or RESTART received while still addressed as slave
		s_rx_lock = 0;
    27f6:	10 92 60 03 	sts	0x0360, r1	; 0x800360 <s_rx_lock>
		if (cnt_i != 0b1111) {
    27fa:	80 91 53 03 	lds	r24, 0x0353	; 0x800353 <cnt_i.2604>
    27fe:	8f 30       	cpi	r24, 0x0F	; 15
    2800:	29 f0       	breq	.+10     	; 0x280c <__vector_24__bottom+0x210>
			s_twi_rcvd_command_closed_form(s_rx_d, pos_i);	// Call interpreter for closed form of parameters
    2802:	60 91 54 03 	lds	r22, 0x0354	; 0x800354 <pos_i.2602>
    2806:	88 e5       	ldi	r24, 0x58	; 88
    2808:	93 e0       	ldi	r25, 0x03	; 3
    280a:	14 de       	rcall	.-984    	; 0x2434 <s_twi_rcvd_command_closed_form>
		} else {
			s_twi_rcvd_command_open_form(s_rx_d, ++pos_i);	// Call interpreter for open form of parameters
		}
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    280c:	c0 64       	ori	r28, 0x40	; 64
		pos_i = 0;
    280e:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <pos_i.2602>
		break;
    2812:	51 c0       	rjmp	.+162    	; 0x28b6 <__vector_24__bottom+0x2ba>


	/* Slave Transmitter Mode */

	case TWI_TWSR_S_SLAR_MYADDR_DATA_ACK:		// SLA+R received and ACK has been returned
		nop();
    2814:	00 00       	nop
		// fall-through.
	case TWI_TWSR_S_SLAR_MYADDR_ARBIT_LOST:
		s_rx_lock = 1;
    2816:	81 e0       	ldi	r24, 0x01	; 1
    2818:	80 93 60 03 	sts	0x0360, r24	; 0x800360 <s_rx_lock>
		pos_o = 0;
    281c:	10 92 56 03 	sts	0x0356, r1	; 0x800356 <pos_o.2603>
		cnt_o = s_rx_len;
    2820:	80 91 57 03 	lds	r24, 0x0357	; 0x800357 <s_rx_len>
    2824:	80 93 55 03 	sts	0x0355, r24	; 0x800355 <cnt_o.2605>
		TWDR = cnt_o > pos_o ?  s_rx_d[pos_o++] : 0;
    2828:	88 23       	and	r24, r24
    282a:	31 f0       	breq	.+12     	; 0x2838 <__vector_24__bottom+0x23c>
    282c:	81 e0       	ldi	r24, 0x01	; 1
    282e:	80 93 56 03 	sts	0x0356, r24	; 0x800356 <pos_o.2603>
    2832:	80 91 58 03 	lds	r24, 0x0358	; 0x800358 <s_rx_d>
    2836:	01 c0       	rjmp	.+2      	; 0x283a <__vector_24__bottom+0x23e>
    2838:	80 e0       	ldi	r24, 0x00	; 0
    283a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>

		if (cnt_o > pos_o) {
    283e:	90 91 55 03 	lds	r25, 0x0355	; 0x800355 <cnt_o.2605>
    2842:	80 91 56 03 	lds	r24, 0x0356	; 0x800356 <pos_o.2603>
    2846:	89 17       	cp	r24, r25
    2848:	10 f4       	brcc	.+4      	; 0x284e <__vector_24__bottom+0x252>
			twcr_new |= _BV(TWEA);				// More data to send ACK
    284a:	c0 64       	ori	r28, 0x40	; 64
    284c:	34 c0       	rjmp	.+104    	; 0x28b6 <__vector_24__bottom+0x2ba>
		} else {
			twcr_new &= ~_BV(TWEA);				// No more data to send NACK
    284e:	cf 7b       	andi	r28, 0xBF	; 191
    2850:	32 c0       	rjmp	.+100    	; 0x28b6 <__vector_24__bottom+0x2ba>
		}
		break;

	case TWI_TWSR_S_SLAR_OMNIADDR_DATA_ACK:		// Data sent and ACK has been returned
		TWDR = cnt_o > pos_o ?  s_rx_d[pos_o++] : 0;
    2852:	e0 91 56 03 	lds	r30, 0x0356	; 0x800356 <pos_o.2603>
    2856:	80 91 55 03 	lds	r24, 0x0355	; 0x800355 <cnt_o.2605>
    285a:	e8 17       	cp	r30, r24
    285c:	48 f4       	brcc	.+18     	; 0x2870 <__vector_24__bottom+0x274>
    285e:	81 e0       	ldi	r24, 0x01	; 1
    2860:	8e 0f       	add	r24, r30
    2862:	80 93 56 03 	sts	0x0356, r24	; 0x800356 <pos_o.2603>
    2866:	f0 e0       	ldi	r31, 0x00	; 0
    2868:	e8 5a       	subi	r30, 0xA8	; 168
    286a:	fc 4f       	sbci	r31, 0xFC	; 252
    286c:	80 81       	ld	r24, Z
    286e:	01 c0       	rjmp	.+2      	; 0x2872 <__vector_24__bottom+0x276>
    2870:	80 e0       	ldi	r24, 0x00	; 0
    2872:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
		if (cnt_o > pos_o) {
    2876:	90 91 55 03 	lds	r25, 0x0355	; 0x800355 <cnt_o.2605>
    287a:	80 91 56 03 	lds	r24, 0x0356	; 0x800356 <pos_o.2603>
    287e:	89 17       	cp	r24, r25
    2880:	10 f4       	brcc	.+4      	; 0x2886 <__vector_24__bottom+0x28a>
			twcr_new |= _BV(TWEA);				// More data to send ACK
    2882:	c0 64       	ori	r28, 0x40	; 64
    2884:	18 c0       	rjmp	.+48     	; 0x28b6 <__vector_24__bottom+0x2ba>
			} else {
			twcr_new &= ~_BV(TWEA);				// No more data to send NACK
    2886:	cf 7b       	andi	r28, 0xBF	; 191
    2888:	16 c0       	rjmp	.+44     	; 0x28b6 <__vector_24__bottom+0x2ba>
		}
		break;

	case TWI_TWSR_S_SLAR_OMNIADDR_DATA_NACK:	// Data sent and NACK has been returned
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    288a:	c0 64       	ori	r28, 0x40	; 64
		s_rx_lock = 0;
    288c:	10 92 60 03 	sts	0x0360, r1	; 0x800360 <s_rx_lock>
		break;
    2890:	12 c0       	rjmp	.+36     	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_S_SLAR_MYADDR_LASTDATA_ACK:	// Last data sent and ACK has been returned
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    2892:	c0 64       	ori	r28, 0x40	; 64
		s_rx_lock = 0;
    2894:	10 92 60 03 	sts	0x0360, r1	; 0x800360 <s_rx_lock>
		/* message transmitted successfully in slave mode */
		break;
    2898:	0e c0       	rjmp	.+28     	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_BUS_ERROR_STARTSTOP:
		nop();
    289a:	00 00       	nop
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    289c:	c0 64       	ori	r28, 0x40	; 64
		s_rx_lock = 0;
    289e:	10 92 60 03 	sts	0x0360, r1	; 0x800360 <s_rx_lock>
		break;
    28a2:	09 c0       	rjmp	.+18     	; 0x28b6 <__vector_24__bottom+0x2ba>

	case TWI_TWSR_BUS_ERROR_UNKNOWN:
		nop();
    28a4:	00 00       	nop
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    28a6:	c0 64       	ori	r28, 0x40	; 64
		s_rx_lock = 0;
    28a8:	10 92 60 03 	sts	0x0360, r1	; 0x800360 <s_rx_lock>
		break;
    28ac:	04 c0       	rjmp	.+8      	; 0x28b6 <__vector_24__bottom+0x2ba>

	default:
		nop();
    28ae:	00 00       	nop
		twcr_new |= _BV(TWEA);					// TWI goes to unaddressed, be active again
    28b0:	c0 64       	ori	r28, 0x40	; 64
		s_rx_lock = 0;
    28b2:	10 92 60 03 	sts	0x0360, r1	; 0x800360 <s_rx_lock>
	}

	return twcr_new;
}
    28b6:	8c 2f       	mov	r24, r28
    28b8:	df 91       	pop	r29
    28ba:	cf 91       	pop	r28
    28bc:	1f 91       	pop	r17
    28be:	0f 91       	pop	r16
    28c0:	08 95       	ret

000028c2 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    28c2:	08 95       	ret

000028c4 <get_abs_time>:
/* MAIN section */

void halt(void)
{
	/* MAIN Loop Shutdown */
	runmode = 0;
    28c4:	8f 92       	push	r8
    28c6:	9f 92       	push	r9
    28c8:	af 92       	push	r10
    28ca:	bf 92       	push	r11
    28cc:	cf 92       	push	r12
    28ce:	df 92       	push	r13
    28d0:	ef 92       	push	r14
    28d2:	ff 92       	push	r15
    28d4:	cf 93       	push	r28
    28d6:	df 93       	push	r29
    28d8:	1f 92       	push	r1
    28da:	cd b7       	in	r28, 0x3d	; 61
    28dc:	de b7       	in	r29, 0x3e	; 62
    28de:	8f b7       	in	r24, 0x3f	; 63
    28e0:	89 83       	std	Y+1, r24	; 0x01
    28e2:	f8 94       	cli
    28e4:	99 81       	ldd	r25, Y+1	; 0x01
    28e6:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
    28ea:	20 91 85 00 	lds	r18, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
    28ee:	c0 90 98 03 	lds	r12, 0x0398	; 0x800398 <g_timer_abs_msb>
    28f2:	d0 90 99 03 	lds	r13, 0x0399	; 0x800399 <g_timer_abs_msb+0x1>
    28f6:	e0 90 9a 03 	lds	r14, 0x039A	; 0x80039a <g_timer_abs_msb+0x2>
    28fa:	f0 90 9b 03 	lds	r15, 0x039B	; 0x80039b <g_timer_abs_msb+0x3>
    28fe:	9f bf       	out	0x3f, r25	; 63
    2900:	90 e0       	ldi	r25, 0x00	; 0
    2902:	92 2b       	or	r25, r18
    2904:	bc 01       	movw	r22, r24
    2906:	99 0f       	add	r25, r25
    2908:	88 0b       	sbc	r24, r24
    290a:	99 0b       	sbc	r25, r25
    290c:	bd d3       	rcall	.+1914   	; 0x3088 <__floatsisf>
    290e:	20 e0       	ldi	r18, 0x00	; 0
    2910:	34 e2       	ldi	r19, 0x24	; 36
    2912:	44 ef       	ldi	r20, 0xF4	; 244
    2914:	5a e4       	ldi	r21, 0x4A	; 74
    2916:	1d d3       	rcall	.+1594   	; 0x2f52 <__divsf3>
    2918:	4b 01       	movw	r8, r22
    291a:	5c 01       	movw	r10, r24
    291c:	c7 01       	movw	r24, r14
    291e:	b6 01       	movw	r22, r12
    2920:	b1 d3       	rcall	.+1890   	; 0x3084 <__floatunsisf>
    2922:	20 e0       	ldi	r18, 0x00	; 0
    2924:	30 e0       	ldi	r19, 0x00	; 0
    2926:	40 e0       	ldi	r20, 0x00	; 0
    2928:	54 e4       	ldi	r21, 0x44	; 68
    292a:	62 d4       	rcall	.+2244   	; 0x31f0 <__mulsf3>
    292c:	20 e0       	ldi	r18, 0x00	; 0
    292e:	34 e2       	ldi	r19, 0x24	; 36
    2930:	44 ef       	ldi	r20, 0xF4	; 244
    2932:	5a e4       	ldi	r21, 0x4A	; 74
    2934:	0e d3       	rcall	.+1564   	; 0x2f52 <__divsf3>
    2936:	a5 01       	movw	r20, r10
    2938:	94 01       	movw	r18, r8
    293a:	a3 d2       	rcall	.+1350   	; 0x2e82 <__addsf3>
    293c:	0f 90       	pop	r0
    293e:	df 91       	pop	r29
    2940:	cf 91       	pop	r28
    2942:	ff 90       	pop	r15
    2944:	ef 90       	pop	r14
    2946:	df 90       	pop	r13
    2948:	cf 90       	pop	r12
    294a:	bf 90       	pop	r11
    294c:	af 90       	pop	r10
    294e:	9f 90       	pop	r9
    2950:	8f 90       	pop	r8
    2952:	08 95       	ret

00002954 <mem_set>:
    2954:	66 23       	and	r22, r22
    2956:	39 f0       	breq	.+14     	; 0x2966 <mem_set+0x12>
    2958:	fc 01       	movw	r30, r24
    295a:	86 0f       	add	r24, r22
    295c:	91 1d       	adc	r25, r1
    295e:	41 93       	st	Z+, r20
    2960:	e8 17       	cp	r30, r24
    2962:	f9 07       	cpc	r31, r25
    2964:	e1 f7       	brne	.-8      	; 0x295e <mem_set+0xa>
    2966:	08 95       	ret

00002968 <s_task>:
    2968:	4f 92       	push	r4
    296a:	5f 92       	push	r5
    296c:	6f 92       	push	r6
    296e:	7f 92       	push	r7
    2970:	8f 92       	push	r8
    2972:	9f 92       	push	r9
    2974:	af 92       	push	r10
    2976:	bf 92       	push	r11
    2978:	cf 92       	push	r12
    297a:	df 92       	push	r13
    297c:	ef 92       	push	r14
    297e:	ff 92       	push	r15
    2980:	cf 93       	push	r28
    2982:	df 93       	push	r29
    2984:	cd b7       	in	r28, 0x3d	; 61
    2986:	de b7       	in	r29, 0x3e	; 62
    2988:	e0 97       	sbiw	r28, 0x30	; 48
    298a:	0f b6       	in	r0, 0x3f	; 63
    298c:	f8 94       	cli
    298e:	de bf       	out	0x3e, r29	; 62
    2990:	0f be       	out	0x3f, r0	; 63
    2992:	cd bf       	out	0x3d, r28	; 61
    2994:	8f b7       	in	r24, 0x3f	; 63
    2996:	8c a7       	std	Y+44, r24	; 0x2c
    2998:	f8 94       	cli
    299a:	8c a5       	ldd	r24, Y+44	; 0x2c
    299c:	c0 90 93 03 	lds	r12, 0x0393	; 0x800393 <g_adc_ldr>
    29a0:	d0 90 94 03 	lds	r13, 0x0394	; 0x800394 <g_adc_ldr+0x1>
    29a4:	e0 90 95 03 	lds	r14, 0x0395	; 0x800395 <g_adc_ldr+0x2>
    29a8:	f0 90 96 03 	lds	r15, 0x0396	; 0x800396 <g_adc_ldr+0x3>
    29ac:	20 91 8f 03 	lds	r18, 0x038F	; 0x80038f <g_adc_ldr_last>
    29b0:	30 91 90 03 	lds	r19, 0x0390	; 0x800390 <g_adc_ldr_last+0x1>
    29b4:	40 91 91 03 	lds	r20, 0x0391	; 0x800391 <g_adc_ldr_last+0x2>
    29b8:	50 91 92 03 	lds	r21, 0x0392	; 0x800392 <g_adc_ldr_last+0x3>
    29bc:	80 90 8b 03 	lds	r8, 0x038B	; 0x80038b <g_adc_temp>
    29c0:	90 90 8c 03 	lds	r9, 0x038C	; 0x80038c <g_adc_temp+0x1>
    29c4:	a0 90 8d 03 	lds	r10, 0x038D	; 0x80038d <g_adc_temp+0x2>
    29c8:	b0 90 8e 03 	lds	r11, 0x038E	; 0x80038e <g_adc_temp+0x3>
    29cc:	40 90 87 03 	lds	r4, 0x0387	; 0x800387 <g_adc_temp_last>
    29d0:	50 90 88 03 	lds	r5, 0x0388	; 0x800388 <g_adc_temp_last+0x1>
    29d4:	60 90 89 03 	lds	r6, 0x0389	; 0x800389 <g_adc_temp_last+0x2>
    29d8:	70 90 8a 03 	lds	r7, 0x038A	; 0x80038a <g_adc_temp_last+0x3>
    29dc:	8f bf       	out	0x3f, r24	; 63
    29de:	c7 01       	movw	r24, r14
    29e0:	b6 01       	movw	r22, r12
    29e2:	4e d2       	rcall	.+1180   	; 0x2e80 <__subsf3>
    29e4:	6d a7       	std	Y+45, r22	; 0x2d
    29e6:	7e a7       	std	Y+46, r23	; 0x2e
    29e8:	8f a7       	std	Y+47, r24	; 0x2f
    29ea:	98 ab       	std	Y+48, r25	; 0x30
    29ec:	20 e0       	ldi	r18, 0x00	; 0
    29ee:	30 e0       	ldi	r19, 0x00	; 0
    29f0:	40 e0       	ldi	r20, 0x00	; 0
    29f2:	5f eb       	ldi	r21, 0xBF	; 191
    29f4:	aa d2       	rcall	.+1364   	; 0x2f4a <__cmpsf2>
    29f6:	18 16       	cp	r1, r24
    29f8:	64 f4       	brge	.+24     	; 0x2a12 <s_task+0xaa>
    29fa:	20 e0       	ldi	r18, 0x00	; 0
    29fc:	30 e0       	ldi	r19, 0x00	; 0
    29fe:	40 e0       	ldi	r20, 0x00	; 0
    2a00:	5f e3       	ldi	r21, 0x3F	; 63
    2a02:	6d a5       	ldd	r22, Y+45	; 0x2d
    2a04:	7e a5       	ldd	r23, Y+46	; 0x2e
    2a06:	8f a5       	ldd	r24, Y+47	; 0x2f
    2a08:	98 a9       	ldd	r25, Y+48	; 0x30
    2a0a:	ee d3       	rcall	.+2012   	; 0x31e8 <__gesf2>
    2a0c:	88 23       	and	r24, r24
    2a0e:	0c f4       	brge	.+2      	; 0x2a12 <s_task+0xaa>
    2a10:	63 c0       	rjmp	.+198    	; 0x2ad8 <s_task+0x170>
    2a12:	c7 01       	movw	r24, r14
    2a14:	b6 01       	movw	r22, r12
    2a16:	0a d3       	rcall	.+1556   	; 0x302c <__fixunssfsi>
    2a18:	6d a7       	std	Y+45, r22	; 0x2d
    2a1a:	7e a7       	std	Y+46, r23	; 0x2e
    2a1c:	8f a7       	std	Y+47, r24	; 0x2f
    2a1e:	98 ab       	std	Y+48, r25	; 0x30
    2a20:	2d a5       	ldd	r18, Y+45	; 0x2d
    2a22:	3e a5       	ldd	r19, Y+46	; 0x2e
    2a24:	26 3b       	cpi	r18, 0xB6	; 182
    2a26:	83 e0       	ldi	r24, 0x03	; 3
    2a28:	38 07       	cpc	r19, r24
    2a2a:	08 f5       	brcc	.+66     	; 0x2a6e <s_task+0x106>
    2a2c:	b9 01       	movw	r22, r18
    2a2e:	80 e0       	ldi	r24, 0x00	; 0
    2a30:	90 e0       	ldi	r25, 0x00	; 0
    2a32:	28 d3       	rcall	.+1616   	; 0x3084 <__floatunsisf>
    2a34:	20 e0       	ldi	r18, 0x00	; 0
    2a36:	30 e0       	ldi	r19, 0x00	; 0
    2a38:	40 e2       	ldi	r20, 0x20	; 32
    2a3a:	51 e4       	ldi	r21, 0x41	; 65
    2a3c:	21 d2       	rcall	.+1090   	; 0x2e80 <__subsf3>
    2a3e:	20 e0       	ldi	r18, 0x00	; 0
    2a40:	30 e8       	ldi	r19, 0x80	; 128
    2a42:	4d e6       	ldi	r20, 0x6D	; 109
    2a44:	54 e4       	ldi	r21, 0x44	; 68
    2a46:	85 d2       	rcall	.+1290   	; 0x2f52 <__divsf3>
    2a48:	20 e0       	ldi	r18, 0x00	; 0
    2a4a:	30 e0       	ldi	r19, 0x00	; 0
    2a4c:	45 e7       	ldi	r20, 0x75	; 117
    2a4e:	53 e4       	ldi	r21, 0x43	; 67
    2a50:	cf d3       	rcall	.+1950   	; 0x31f0 <__mulsf3>
    2a52:	20 e0       	ldi	r18, 0x00	; 0
    2a54:	30 e0       	ldi	r19, 0x00	; 0
    2a56:	40 e2       	ldi	r20, 0x20	; 32
    2a58:	51 e4       	ldi	r21, 0x41	; 65
    2a5a:	13 d2       	rcall	.+1062   	; 0x2e82 <__addsf3>
    2a5c:	e7 d2       	rcall	.+1486   	; 0x302c <__fixunssfsi>
    2a5e:	60 93 b3 00 	sts	0x00B3, r22	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
    2a62:	e0 eb       	ldi	r30, 0xB0	; 176
    2a64:	f0 e0       	ldi	r31, 0x00	; 0
    2a66:	80 81       	ld	r24, Z
    2a68:	80 68       	ori	r24, 0x80	; 128
    2a6a:	80 83       	st	Z, r24
    2a6c:	07 c0       	rjmp	.+14     	; 0x2a7c <s_task+0x114>
    2a6e:	10 92 b3 00 	sts	0x00B3, r1	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
    2a72:	e0 eb       	ldi	r30, 0xB0	; 176
    2a74:	f0 e0       	ldi	r31, 0x00	; 0
    2a76:	80 81       	ld	r24, Z
    2a78:	8f 73       	andi	r24, 0x3F	; 63
    2a7a:	80 83       	st	Z, r24
    2a7c:	80 91 81 03 	lds	r24, 0x0381	; 0x800381 <g_status>
    2a80:	80 ff       	sbrs	r24, 0
    2a82:	1d c0       	rjmp	.+58     	; 0x2abe <s_task+0x156>
    2a84:	9e a5       	ldd	r25, Y+46	; 0x2e
    2a86:	9f 93       	push	r25
    2a88:	2d a5       	ldd	r18, Y+45	; 0x2d
    2a8a:	2f 93       	push	r18
    2a8c:	82 e6       	ldi	r24, 0x62	; 98
    2a8e:	92 e0       	ldi	r25, 0x02	; 2
    2a90:	9f 93       	push	r25
    2a92:	8f 93       	push	r24
    2a94:	1f 92       	push	r1
    2a96:	80 e1       	ldi	r24, 0x10	; 16
    2a98:	8f 93       	push	r24
    2a9a:	8c e6       	ldi	r24, 0x6C	; 108
    2a9c:	93 e0       	ldi	r25, 0x03	; 3
    2a9e:	9f 93       	push	r25
    2aa0:	8f 93       	push	r24
    2aa2:	45 d4       	rcall	.+2186   	; 0x332e <snprintf>
    2aa4:	94 dc       	rcall	.-1752   	; 0x23ce <lcd_get_sysfont>
    2aa6:	9c 01       	movw	r18, r24
    2aa8:	4c e3       	ldi	r20, 0x3C	; 60
    2aaa:	64 eb       	ldi	r22, 0xB4	; 180
    2aac:	8c e6       	ldi	r24, 0x6C	; 108
    2aae:	93 e0       	ldi	r25, 0x03	; 3
    2ab0:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    2ab4:	0f b6       	in	r0, 0x3f	; 63
    2ab6:	f8 94       	cli
    2ab8:	de bf       	out	0x3e, r29	; 62
    2aba:	0f be       	out	0x3f, r0	; 63
    2abc:	cd bf       	out	0x3d, r28	; 61
    2abe:	8f b7       	in	r24, 0x3f	; 63
    2ac0:	8b a7       	std	Y+43, r24	; 0x2b
    2ac2:	f8 94       	cli
    2ac4:	8b a5       	ldd	r24, Y+43	; 0x2b
    2ac6:	c0 92 8f 03 	sts	0x038F, r12	; 0x80038f <g_adc_ldr_last>
    2aca:	d0 92 90 03 	sts	0x0390, r13	; 0x800390 <g_adc_ldr_last+0x1>
    2ace:	e0 92 91 03 	sts	0x0391, r14	; 0x800391 <g_adc_ldr_last+0x2>
    2ad2:	f0 92 92 03 	sts	0x0392, r15	; 0x800392 <g_adc_ldr_last+0x3>
    2ad6:	8f bf       	out	0x3f, r24	; 63
    2ad8:	a3 01       	movw	r20, r6
    2ada:	92 01       	movw	r18, r4
    2adc:	c5 01       	movw	r24, r10
    2ade:	b4 01       	movw	r22, r8
    2ae0:	cf d1       	rcall	.+926    	; 0x2e80 <__subsf3>
    2ae2:	6b 01       	movw	r12, r22
    2ae4:	7c 01       	movw	r14, r24
    2ae6:	2a e0       	ldi	r18, 0x0A	; 10
    2ae8:	37 ed       	ldi	r19, 0xD7	; 215
    2aea:	43 ea       	ldi	r20, 0xA3	; 163
    2aec:	5b eb       	ldi	r21, 0xBB	; 187
    2aee:	2d d2       	rcall	.+1114   	; 0x2f4a <__cmpsf2>
    2af0:	18 16       	cp	r1, r24
    2af2:	4c f4       	brge	.+18     	; 0x2b06 <s_task+0x19e>
    2af4:	2a e0       	ldi	r18, 0x0A	; 10
    2af6:	37 ed       	ldi	r19, 0xD7	; 215
    2af8:	43 ea       	ldi	r20, 0xA3	; 163
    2afa:	5b e3       	ldi	r21, 0x3B	; 59
    2afc:	c7 01       	movw	r24, r14
    2afe:	b6 01       	movw	r22, r12
    2b00:	73 d3       	rcall	.+1766   	; 0x31e8 <__gesf2>
    2b02:	88 23       	and	r24, r24
    2b04:	34 f1       	brlt	.+76     	; 0x2b52 <s_task+0x1ea>
    2b06:	8f b7       	in	r24, 0x3f	; 63
    2b08:	8a a7       	std	Y+42, r24	; 0x2a
    2b0a:	f8 94       	cli
    2b0c:	fa a4       	ldd	r15, Y+42	; 0x2a
    2b0e:	29 e1       	ldi	r18, 0x19	; 25
    2b10:	37 ec       	ldi	r19, 0xC7	; 199
    2b12:	4f ea       	ldi	r20, 0xAF	; 175
    2b14:	53 e4       	ldi	r21, 0x43	; 67
    2b16:	c5 01       	movw	r24, r10
    2b18:	b4 01       	movw	r22, r8
    2b1a:	b2 d1       	rcall	.+868    	; 0x2e80 <__subsf3>
    2b1c:	20 e0       	ldi	r18, 0x00	; 0
    2b1e:	30 ea       	ldi	r19, 0xA0	; 160
    2b20:	47 e8       	ldi	r20, 0x87	; 135
    2b22:	5f e3       	ldi	r21, 0x3F	; 63
    2b24:	65 d3       	rcall	.+1738   	; 0x31f0 <__mulsf3>
    2b26:	20 e0       	ldi	r18, 0x00	; 0
    2b28:	30 e0       	ldi	r19, 0x00	; 0
    2b2a:	48 ec       	ldi	r20, 0xC8	; 200
    2b2c:	51 e4       	ldi	r21, 0x41	; 65
    2b2e:	a9 d1       	rcall	.+850    	; 0x2e82 <__addsf3>
    2b30:	60 93 83 03 	sts	0x0383, r22	; 0x800383 <g_temp>
    2b34:	70 93 84 03 	sts	0x0384, r23	; 0x800384 <g_temp+0x1>
    2b38:	80 93 85 03 	sts	0x0385, r24	; 0x800385 <g_temp+0x2>
    2b3c:	90 93 86 03 	sts	0x0386, r25	; 0x800386 <g_temp+0x3>
    2b40:	80 92 87 03 	sts	0x0387, r8	; 0x800387 <g_adc_temp_last>
    2b44:	90 92 88 03 	sts	0x0388, r9	; 0x800388 <g_adc_temp_last+0x1>
    2b48:	a0 92 89 03 	sts	0x0389, r10	; 0x800389 <g_adc_temp_last+0x2>
    2b4c:	b0 92 8a 03 	sts	0x038A, r11	; 0x80038a <g_adc_temp_last+0x3>
    2b50:	ff be       	out	0x3f, r15	; 63
    2b52:	80 91 81 03 	lds	r24, 0x0381	; 0x800381 <g_status>
    2b56:	80 ff       	sbrs	r24, 0
    2b58:	02 c0       	rjmp	.+4      	; 0x2b5e <s_task+0x1f6>
    2b5a:	21 d8       	rcall	.-4030   	; 0x1b9e <lcd_animation_loop>
    2b5c:	1e c0       	rjmp	.+60     	; 0x2b9a <s_task+0x232>
    2b5e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
    2b62:	88 23       	and	r24, r24
    2b64:	d1 f0       	breq	.+52     	; 0x2b9a <s_task+0x232>
    2b66:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
    2b6a:	80 91 81 03 	lds	r24, 0x0381	; 0x800381 <g_status>
    2b6e:	82 60       	ori	r24, 0x02	; 2
    2b70:	80 93 81 03 	sts	0x0381, r24	; 0x800381 <g_status>
    2b74:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <lcd_cls>
    2b78:	89 e2       	ldi	r24, 0x29	; 41
    2b7a:	ed e6       	ldi	r30, 0x6D	; 109
    2b7c:	f2 e0       	ldi	r31, 0x02	; 2
    2b7e:	de 01       	movw	r26, r28
    2b80:	11 96       	adiw	r26, 0x01	; 1
    2b82:	01 90       	ld	r0, Z+
    2b84:	0d 92       	st	X+, r0
    2b86:	8a 95       	dec	r24
    2b88:	e1 f7       	brne	.-8      	; 0x2b82 <s_task+0x21a>
    2b8a:	21 dc       	rcall	.-1982   	; 0x23ce <lcd_get_sysfont>
    2b8c:	9c 01       	movw	r18, r24
    2b8e:	40 e0       	ldi	r20, 0x00	; 0
    2b90:	60 e0       	ldi	r22, 0x00	; 0
    2b92:	ce 01       	movw	r24, r28
    2b94:	01 96       	adiw	r24, 0x01	; 1
    2b96:	0e 94 e5 07 	call	0xfca	; 0xfca <gfx_mono_draw_string>
    2b9a:	e0 96       	adiw	r28, 0x30	; 48
    2b9c:	0f b6       	in	r0, 0x3f	; 63
    2b9e:	f8 94       	cli
    2ba0:	de bf       	out	0x3e, r29	; 62
    2ba2:	0f be       	out	0x3f, r0	; 63
    2ba4:	cd bf       	out	0x3d, r28	; 61
    2ba6:	df 91       	pop	r29
    2ba8:	cf 91       	pop	r28
    2baa:	ff 90       	pop	r15
    2bac:	ef 90       	pop	r14
    2bae:	df 90       	pop	r13
    2bb0:	cf 90       	pop	r12
    2bb2:	bf 90       	pop	r11
    2bb4:	af 90       	pop	r10
    2bb6:	9f 90       	pop	r9
    2bb8:	8f 90       	pop	r8
    2bba:	7f 90       	pop	r7
    2bbc:	6f 90       	pop	r6
    2bbe:	5f 90       	pop	r5
    2bc0:	4f 90       	pop	r4
    2bc2:	08 95       	ret

00002bc4 <main>:
}

int main (void)
{
    2bc4:	ef 92       	push	r14
    2bc6:	ff 92       	push	r15
    2bc8:	0f 93       	push	r16
    2bca:	1f 93       	push	r17
    2bcc:	cf 93       	push	r28
    2bce:	df 93       	push	r29
    2bd0:	00 d0       	rcall	.+0      	; 0x2bd2 <main+0xe>
    2bd2:	00 d0       	rcall	.+0      	; 0x2bd4 <main+0x10>
    2bd4:	1f 92       	push	r1
    2bd6:	cd b7       	in	r28, 0x3d	; 61
    2bd8:	de b7       	in	r29, 0x3e	; 62
{
	/* This function is called prior enabled interrupts and thus does not lock interrupts,
	 * most critical pins are handled first.
	 */

	PORTC = 0b01111110;		// PC0: LDR-ADC in-NoPU, PC1: SW_I in-PU, PC2: SW_Q in-PU, PC3: LCD-CS out-HI
    2bda:	8e e7       	ldi	r24, 0x7E	; 126
    2bdc:	88 b9       	out	0x08, r24	; 8
	DDRC  = 0b00001000;		// PC4: I2C-SDA in-PU-AF-TWI, PC5: I2C-SCL in-PU-AF-TWI, PC6: RESET in-PU, PC7: -
    2bde:	88 e0       	ldi	r24, 0x08	; 8
    2be0:	87 b9       	out	0x07, r24	; 7

	PORTB = 0b00010100;		// PB0: LCD-CD out-LO, PB1: AUDIO out-AF-OC1A, PB2: SW_P in-PU, PB3: LCDBL out-AF-OC2A,
    2be2:	84 e1       	ldi	r24, 0x14	; 20
    2be4:	85 b9       	out	0x05, r24	; 5
	DDRB  = 0b11111011;		// PB4: LCD-R/!W out-HI, PB5: LCD-EN out-LO, PB6: LEDRD out-LO, LEDGN out-LO
    2be6:	8b ef       	ldi	r24, 0xFB	; 251
    2be8:	84 b9       	out	0x04, r24	; 4

	PORTD = 0xff;			// PD0..PD7: LCD-D0..LCD-D7 in-PU
    2bea:	8f ef       	ldi	r24, 0xFF	; 255
    2bec:	8b b9       	out	0x0b, r24	; 11
	DDRD  = 0x00;
    2bee:	1a b8       	out	0x0a, r1	; 10

	// Analog input: Digital Disable Register
	DIDR0 = 0b00000001;		// PC0: LDR-ADC
    2bf0:	0f 2e       	mov	r0, r31
    2bf2:	fe e7       	ldi	r31, 0x7E	; 126
    2bf4:	ef 2e       	mov	r14, r31
    2bf6:	f1 2c       	mov	r15, r1
    2bf8:	f0 2d       	mov	r31, r0
    2bfa:	11 e0       	ldi	r17, 0x01	; 1
    2bfc:	f7 01       	movw	r30, r14
    2bfe:	10 83       	st	Z, r17

	/* Rapid I/O settings */
	s_io_preinit();

	/* Init of sub-modules */
	sysclk_init();	PRR = 0b11101011;			// For debugging this module has to be powered on, again
    2c00:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <sysclk_init>
    2c04:	8b ee       	ldi	r24, 0xEB	; 235
    2c06:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
static void s_tc_init(void)
{
	/* This function is called prior enabled interrupts and thus does not lock interrupts. */

	/* Timer Synchronous Mode - prepare for  s_tc_start(void) */
	GTCCR = _BV(TSM)							// Timer Synchronous Mode active
    2c0a:	03 e8       	ldi	r16, 0x83	; 131
    2c0c:	03 bd       	out	0x23, r16	; 35
	{
	}

	/* TC1 - OC1A: Audio output @ 16-bit counter PWM, used: 10-bit resolution - overflows with 15625 Hz */
	{
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    2c0e:	68 e0       	ldi	r22, 0x08	; 8
    2c10:	80 e0       	ldi	r24, 0x00	; 0
    2c12:	0e 94 f5 03 	call	0x7ea	; 0x7ea <sysclk_enable_module>

		TCCR1A  = (0b10  << COM1A0)		 		// HI --> LO when compare value is reached - non-inverted PWM mode
    2c16:	82 e8       	ldi	r24, 0x82	; 130
    2c18:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
				| (0b10  << WGM10);				// WGM: 0b0110 = Fast PWM 9 bit

		TCCR1B  = ( 0b01 << WGM12)
    2c1c:	89 e0       	ldi	r24, 0x09	; 9
    2c1e:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
				| (0b001 << CS10);				// CLKio DIV1 = 8 MHz

		TCNT1H  = 0b00000000           ;		// Clear current value for synchronous start (when restarting without reset)
    2c22:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
		barrier();
		TCNT1L	=            0b00000000;
    2c26:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>

		OCR1AH  =        0b1           ;		// Mid-range compare value for zero audio output
    2c2a:	10 93 89 00 	sts	0x0089, r17	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
		OCR1AL  =            0b00000000;
    2c2e:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>

		TIMSK1  = _BV(TOIE1);					// TOIE1 interrupt
    2c32:	10 93 6f 00 	sts	0x006F, r17	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
		TIFR1   = 0b00100111;					// Clear all flags (when restarting without reset)
    2c36:	87 e2       	ldi	r24, 0x27	; 39
    2c38:	86 bb       	out	0x16, r24	; 22
	}

	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    2c3a:	60 e4       	ldi	r22, 0x40	; 64
    2c3c:	80 e0       	ldi	r24, 0x00	; 0
    2c3e:	0e 94 f5 03 	call	0x7ea	; 0x7ea <sysclk_enable_module>

		TCCR2A  = (0b10  << COM2A0)				// HI --> LO when compare value is reached - non-inverted PWM mode
    2c42:	00 93 b0 00 	sts	0x00B0, r16	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
				| (0b11  << WGM20);				// WGM: 0b011 = Fast PWM mode 8 bit

		TCCR2B  = ( 0b0  << WGM22)
    2c46:	85 e0       	ldi	r24, 0x05	; 5
    2c48:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
				| (0b101 << CS20);				// CLKio DIV 128 = 62500 Hz --> / 2**8 = 244 Hz looping rate

		TCNT2   = 0;							// Clear current value for synchronous start (when restarting without reset)
    2c4c:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>

		OCR2A   = 0x00;							// LCD backlight dimmed down
    2c50:	10 92 b3 00 	sts	0x00B3, r1	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>

		TIMSK2  = 0b00000000;					// No interrupts
    2c54:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		TIFR2   = 0b00000111;					// Clear all flags
    2c58:	87 e0       	ldi	r24, 0x07	; 7
    2c5a:	87 bb       	out	0x17, r24	; 23

		ASSR    = 0;							// No async. TOSC1 mode
    2c5c:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>
}


static void s_adc_init(void)
{
	sysclk_enable_module(POWER_RED_REG0, PRADC_bm);	// enable ADC sub-module
    2c60:	61 e0       	ldi	r22, 0x01	; 1
    2c62:	80 e0       	ldi	r24, 0x00	; 0
    2c64:	0e 94 f5 03 	call	0x7ea	; 0x7ea <sysclk_enable_module>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    2c68:	f7 01       	movw	r30, r14
    2c6a:	10 83       	st	Z, r17
 *
 * \param prescaler   ADC clock prescaler
 */
static inline void adc_init(enum adc_prescaler prescaler)
{
	ADCSRA = (uint8_t)prescaler | (1 << ADEN);
    2c6c:	ea e7       	ldi	r30, 0x7A	; 122
    2c6e:	f0 e0       	ldi	r31, 0x00	; 0
    2c70:	87 e8       	ldi	r24, 0x87	; 135
    2c72:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    2c74:	80 ec       	ldi	r24, 0xC0	; 192
    2c76:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	adc_disable_digital_inputs(_BV(ADC0D));		// disable the digital input on the ADC0 port

	adc_init(ADC_PRESCALER_DIV128);
	adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);

	ADCSRA |= _BV(ADIF);						// clear interrupt status bit by setting it to clear
    2c7a:	80 81       	ld	r24, Z
    2c7c:	80 61       	ori	r24, 0x10	; 16
    2c7e:	80 83       	st	Z, r24
}

/*  \brief Enable ADC interrupt */
static inline void adc_enable_interrupt(void)
{
	ADCSRA |= (1 << ADIE);
    2c80:	80 81       	ld	r24, Z
    2c82:	88 60       	ori	r24, 0x08	; 8
    2c84:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    2c86:	ab e7       	ldi	r26, 0x7B	; 123
    2c88:	b0 e0       	ldi	r27, 0x00	; 0
    2c8a:	8c 91       	ld	r24, X
    2c8c:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
    2c8e:	86 60       	ori	r24, 0x06	; 6
	ADC_ADTS_REG = temp;
    2c90:	8c 93       	st	X, r24
}

/*  \brief Enable ADC Auto Trigger */
static inline void adc_enable_autotrigger(void)
{
	ADCSRA |= (1 << ADATE);
    2c92:	80 81       	ld	r24, Z
    2c94:	80 62       	ori	r24, 0x20	; 32
    2c96:	80 83       	st	Z, r24
	ioport_init();
	s_tc_init();
	s_adc_init();

	/* I/O pins go active here */
	board_init();
    2c98:	14 de       	rcall	.-984    	; 0x28c2 <board_init>
//@}
static inline reset_cause_t reset_cause_get_causes(void)
{
#if (MEGA_XX4 ||MEGA_XX4_A || MEGA_XX8 || MEGA_XX8_A || \
	MEGA_XX || MEGA_XX_UN2 || MEGA_XX0_1 || MEGA_RF || MEGA_UNCATEGORIZED) && !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t temp_mcsr = MCUSR ;
    2c9a:	84 b7       	in	r24, 0x34	; 52
    2c9c:	98 2f       	mov	r25, r24
    2c9e:	97 70       	andi	r25, 0x07	; 7

	reset_cause_t rc = reset_cause_get_causes();
	if (rc & CHIP_RESET_CAUSE_EXTRST	||
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
    2ca0:	11 f4       	brne	.+4      	; 0x2ca6 <main+0xe2>
		rc & CHIP_RESET_CAUSE_POR		||
    2ca2:	81 11       	cpse	r24, r1
    2ca4:	3d c0       	rjmp	.+122    	; 0x2d20 <main+0x15c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2ca6:	8f b7       	in	r24, 0x3f	; 63
    2ca8:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    2caa:	f8 94       	cli
	return flags;
    2cac:	9d 81       	ldd	r25, Y+5	; 0x05

static void s_reset_global_vars(void)
{
	irqflags_t flags	= cpu_irq_save();

	g_adc_state			= ADC_STATE_PRE_LDR;
    2cae:	10 92 97 03 	sts	0x0397, r1	; 0x800397 <g_adc_state>
	g_adc_ldr			= 0.f;
    2cb2:	10 92 93 03 	sts	0x0393, r1	; 0x800393 <g_adc_ldr>
    2cb6:	10 92 94 03 	sts	0x0394, r1	; 0x800394 <g_adc_ldr+0x1>
    2cba:	10 92 95 03 	sts	0x0395, r1	; 0x800395 <g_adc_ldr+0x2>
    2cbe:	10 92 96 03 	sts	0x0396, r1	; 0x800396 <g_adc_ldr+0x3>
	g_adc_ldr_last		= 0.f;
    2cc2:	10 92 8f 03 	sts	0x038F, r1	; 0x80038f <g_adc_ldr_last>
    2cc6:	10 92 90 03 	sts	0x0390, r1	; 0x800390 <g_adc_ldr_last+0x1>
    2cca:	10 92 91 03 	sts	0x0391, r1	; 0x800391 <g_adc_ldr_last+0x2>
    2cce:	10 92 92 03 	sts	0x0392, r1	; 0x800392 <g_adc_ldr_last+0x3>
	g_adc_temp			= 0.f;
    2cd2:	10 92 8b 03 	sts	0x038B, r1	; 0x80038b <g_adc_temp>
    2cd6:	10 92 8c 03 	sts	0x038C, r1	; 0x80038c <g_adc_temp+0x1>
    2cda:	10 92 8d 03 	sts	0x038D, r1	; 0x80038d <g_adc_temp+0x2>
    2cde:	10 92 8e 03 	sts	0x038E, r1	; 0x80038e <g_adc_temp+0x3>
	g_adc_temp_last		= 0.f;
    2ce2:	10 92 87 03 	sts	0x0387, r1	; 0x800387 <g_adc_temp_last>
    2ce6:	10 92 88 03 	sts	0x0388, r1	; 0x800388 <g_adc_temp_last+0x1>
    2cea:	10 92 89 03 	sts	0x0389, r1	; 0x800389 <g_adc_temp_last+0x2>
    2cee:	10 92 8a 03 	sts	0x038A, r1	; 0x80038a <g_adc_temp_last+0x3>

	g_temp				= 25.f;
    2cf2:	40 e0       	ldi	r20, 0x00	; 0
    2cf4:	50 e0       	ldi	r21, 0x00	; 0
    2cf6:	68 ec       	ldi	r22, 0xC8	; 200
    2cf8:	71 e4       	ldi	r23, 0x41	; 65
    2cfa:	40 93 83 03 	sts	0x0383, r20	; 0x800383 <g_temp>
    2cfe:	50 93 84 03 	sts	0x0384, r21	; 0x800384 <g_temp+0x1>
    2d02:	60 93 85 03 	sts	0x0385, r22	; 0x800385 <g_temp+0x2>
    2d06:	70 93 86 03 	sts	0x0386, r23	; 0x800386 <g_temp+0x3>
	g_lcdbl_dimmer		= 64;
    2d0a:	80 e4       	ldi	r24, 0x40	; 64
    2d0c:	80 93 82 03 	sts	0x0382, r24	; 0x800382 <g_lcdbl_dimmer>

	g_status.doAnimation = false;
    2d10:	80 91 81 03 	lds	r24, 0x0381	; 0x800381 <g_status>
	g_status.isAnimationStopped = false;
    2d14:	8e 7f       	andi	r24, 0xFE	; 254
    2d16:	8d 7f       	andi	r24, 0xFD	; 253
    2d18:	80 93 81 03 	sts	0x0381, r24	; 0x800381 <g_status>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2d1c:	9f bf       	out	0x3f, r25	; 63
    2d1e:	0d c0       	rjmp	.+26     	; 0x2d3a <main+0x176>
		rc & CHIP_RESET_CAUSE_POR		||
		!rc) {
		s_reset_global_vars();
	} else {
		/* DEBUG */
		g_u32_DEBUG21 = rc;
    2d20:	90 e0       	ldi	r25, 0x00	; 0
    2d22:	a0 e0       	ldi	r26, 0x00	; 0
    2d24:	b0 e0       	ldi	r27, 0x00	; 0
    2d26:	80 93 7d 03 	sts	0x037D, r24	; 0x80037d <g_u32_DEBUG21>
    2d2a:	90 93 7e 03 	sts	0x037E, r25	; 0x80037e <g_u32_DEBUG21+0x1>
    2d2e:	a0 93 7f 03 	sts	0x037F, r26	; 0x80037f <g_u32_DEBUG21+0x2>
    2d32:	b0 93 80 03 	sts	0x0380, r27	; 0x800380 <g_u32_DEBUG21+0x3>
		asm_break();
    2d36:	0e 94 0e 08 	call	0x101c	; 0x101c <asm_break>
	sysclk_disable_module(POWER_RED_REG0, PRADC_bm);	// disable ADC sub-module
}

static void s_twi_init(uint8_t twi_addr, uint8_t twi_addr_bm)
{
	sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    2d3a:	60 e8       	ldi	r22, 0x80	; 128
    2d3c:	80 e0       	ldi	r24, 0x00	; 0
    2d3e:	0e 94 f5 03 	call	0x7ea	; 0x7ea <sysclk_enable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2d42:	8f b7       	in	r24, 0x3f	; 63
    2d44:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    2d46:	f8 94       	cli
	return flags;
    2d48:	8c 81       	ldd	r24, Y+4	; 0x04

	irqflags_t flags = cpu_irq_save();

	TWSR = (0b00 << TWPS0);						// Prescaler value = 1
    2d4a:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWBR = 2;									// TWI bit-rate = 400 kBit/sec @ 8 MHz when master mode active
    2d4e:	92 e0       	ldi	r25, 0x02	; 2
    2d50:	90 93 b8 00 	sts	0x00B8, r25	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>

	TWAR  = (twi_addr    << 1) /* | (TWI_SLAVE_ADDR_GCE << TWGCE)*/ ;
    2d54:	94 e4       	ldi	r25, 0x44	; 68
    2d56:	90 93 ba 00 	sts	0x00BA, r25	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
	TWAMR = (twi_addr_bm << 1);
    2d5a:	10 92 bd 00 	sts	0x00BD, r1	; 0x8000bd <__TEXT_REGION_LENGTH__+0x7e00bd>

	TWCR = _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// Enable Acknowledge, ENable TWI port, Interrupt Enable, no START or STOP bit
    2d5e:	95 e4       	ldi	r25, 0x45	; 69
    2d60:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2d64:	8f bf       	out	0x3f, r24	; 63

	/* I2C interface - 10 MHz-Ref-Osc. second display */
	s_twi_init(TWI_SLAVE_ADDR_10MHZREFOSC, TWI_SLAVE_ADDR_BM);

	/* All interrupt sources prepared here - IRQ activation */
	cpu_irq_enable();
    2d66:	78 94       	sei
	/* TC0: not in use */
	/* TC1: Audio output @ 16-bit counter PWM, used: 10-bit resolution */
	/* TC2: LCD backlight w/ 8-bit resolution */
	{
		/* Timer Synchronous Mode - trigger */
		GTCCR = 0;								// trigger the sync for all counters
    2d68:	13 bc       	out	0x23, r1	; 35

	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here

	/* Initialize external components */
	lcd_init();
    2d6a:	34 db       	rcall	.-2456   	; 0x23d4 <lcd_init>
	lcd_test(0b11110001);						// Debugging purposes
    2d6c:	81 ef       	ldi	r24, 0xF1	; 241
    2d6e:	6b d8       	rcall	.-3882   	; 0x1e46 <lcd_test>


	/* main loop */
	runmode = 1;
    2d70:	81 e0       	ldi	r24, 0x01	; 1
    2d72:	80 93 7c 03 	sts	0x037C, r24	; 0x80037c <runmode>
	}
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    2d76:	11 e0       	ldi	r17, 0x01	; 1


	/* main loop */
	runmode = 1;
    while (runmode) {
	    s_task();
    2d78:	f7 dd       	rcall	.-1042   	; 0x2968 <s_task>
	}
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    2d7a:	13 bf       	out	0x33, r17	; 51
		  | _BV(SE);							// enable sleep command

	__asm__ __volatile__ ("sleep" ::: "memory");
    2d7c:	88 95       	sleep

	SMCR &= ~(_BV(SE));							// disable sleep command
    2d7e:	83 b7       	in	r24, 0x33	; 51
    2d80:	8e 7f       	andi	r24, 0xFE	; 254
    2d82:	83 bf       	out	0x33, r24	; 51
	lcd_test(0b11110001);						// Debugging purposes


	/* main loop */
	runmode = 1;
    while (runmode) {
    2d84:	80 91 7c 03 	lds	r24, 0x037C	; 0x80037c <runmode>
    2d88:	81 11       	cpse	r24, r1
    2d8a:	f6 cf       	rjmp	.-20     	; 0x2d78 <main+0x1b4>
	    s_enter_sleep(SLEEP_MODE_IDLE);
    }


	/* Shutdown external components */
	lcd_shutdown();
    2d8c:	36 db       	rcall	.-2452   	; 0x23fa <lcd_shutdown>

	cpu_irq_disable();
    2d8e:	f8 94       	cli

	/* disable sub-modules */
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
    2d90:	80 b7       	in	r24, 0x30	; 48
    2d92:	80 68       	ori	r24, 0x80	; 128
    2d94:	80 bf       	out	0x30, r24	; 48

	sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
    2d96:	64 e0       	ldi	r22, 0x04	; 4
    2d98:	80 e0       	ldi	r24, 0x00	; 0
    2d9a:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>
	sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
    2d9e:	62 e0       	ldi	r22, 0x02	; 2
    2da0:	80 e0       	ldi	r24, 0x00	; 0
    2da2:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2da6:	8f b7       	in	r24, 0x3f	; 63
    2da8:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    2daa:	f8 94       	cli
	return flags;
    2dac:	8b 81       	ldd	r24, Y+3	; 0x03

static void s_twi_disable(void)
{
	irqflags_t flags = cpu_irq_save();

	TWCR = _BV(TWEN);							// disable the interrupt source
    2dae:	ec eb       	ldi	r30, 0xBC	; 188
    2db0:	f0 e0       	ldi	r31, 0x00	; 0
    2db2:	94 e0       	ldi	r25, 0x04	; 4
    2db4:	90 83       	st	Z, r25
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    2db6:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    2db8:	44 9a       	sbi	0x08, 4	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    2dba:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    2dbc:	45 9a       	sbi	0x08, 5	; 8
	ioport_set_pin_mode(SDA_GPIO, IOPORT_MODE_PULLUP);

	ioport_set_pin_dir(SCL_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(SCL_GPIO, IOPORT_MODE_PULLUP);

	TWCR = 0;									// disable the TWI port
    2dbe:	10 82       	st	Z, r1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2dc0:	8f bf       	out	0x3f, r24	; 63

	cpu_irq_restore(flags);

	sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
    2dc2:	60 e8       	ldi	r22, 0x80	; 128
    2dc4:	80 e0       	ldi	r24, 0x00	; 0
    2dc6:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>
}

/*  \brief Disable ADC interrupt */
static inline void adc_disable_interrupt(void)
{
	ADCSRA &= ~(1 << ADIE);
    2dca:	ea e7       	ldi	r30, 0x7A	; 122
    2dcc:	f0 e0       	ldi	r31, 0x00	; 0
    2dce:	80 81       	ld	r24, Z
    2dd0:	87 7f       	andi	r24, 0xF7	; 247
    2dd2:	80 83       	st	Z, r24
}

/*  \brief Disable ADC Auto Trigger */
static inline void adc_disable_autotrigger(void)
{
	ADCSRA &= ~(1 << ADATE);
    2dd4:	80 81       	ld	r24, Z
    2dd6:	8f 7d       	andi	r24, 0xDF	; 223
    2dd8:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    2dda:	eb e7       	ldi	r30, 0x7B	; 123
    2ddc:	f0 e0       	ldi	r31, 0x00	; 0
    2dde:	80 81       	ld	r24, Z
    2de0:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
	ADC_ADTS_REG = temp;
    2de2:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    2de4:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    2de8:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
	adc_disable_autotrigger();
	adc_set_autotrigger_source(0);
	adc_set_admux(0);
	adc_disable_digital_inputs(0);

	sysclk_disable_module(POWER_RED_REG0, PRADC_bm);	// disable ADC sub-module
    2dec:	61 e0       	ldi	r22, 0x01	; 1
    2dee:	80 e0       	ldi	r24, 0x00	; 0
    2df0:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2df4:	8f b7       	in	r24, 0x3f	; 63
    2df6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2df8:	f8 94       	cli
	return flags;
    2dfa:	19 81       	ldd	r17, Y+1	; 0x01
{
	irqflags_t flags = cpu_irq_save();

	/* TC0: not in use */
	{
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
    2dfc:	60 e2       	ldi	r22, 0x20	; 32
    2dfe:	80 e0       	ldi	r24, 0x00	; 0
    2e00:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    2e04:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    2e06:	29 98       	cbi	0x05, 1	; 5
	{
		// bring pin to high Z mode to reduce audible plop noise
		ioport_set_pin_dir(AUDIO_PWM, IOPORT_DIR_INPUT);
		ioport_set_pin_mode(AUDIO_PWM, IOPORT_MODE_PULLDOWN);

		TCCR1A  = 0;							// release alternate port function
    2e08:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
		TCCR1B  = 0;
    2e0c:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		TCCR1C  = 0;
    2e10:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TIMSK1  = 0;							// no interrupts
    2e14:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>

		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
    2e18:	68 e0       	ldi	r22, 0x08	; 8
    2e1a:	80 e0       	ldi	r24, 0x00	; 0
    2e1c:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    2e20:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    2e22:	2b 98       	cbi	0x05, 3	; 5
	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		ioport_set_pin_dir(LCDBL_PWM, IOPORT_DIR_OUTPUT);
		ioport_set_pin_level(LCDBL_PWM, false);	// turn backlight off

		TCCR2A  = 0;							// release alternate port function
    2e24:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
		TCCR2B  = 0;
    2e28:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>

		TIMSK2  = 0;							// no interrupts
    2e2c:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>

		ASSR    = 0;							// no async TOSC1 mode
    2e30:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>

		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
    2e34:	60 e4       	ldi	r22, 0x40	; 64
    2e36:	80 e0       	ldi	r24, 0x00	; 0
    2e38:	0e 94 0b 04 	call	0x816	; 0x816 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2e3c:	8f b7       	in	r24, 0x3f	; 63
    2e3e:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    2e40:	f8 94       	cli
	return flags;
    2e42:	8a 81       	ldd	r24, Y+2	; 0x02
    2e44:	5f 93       	push	r21
    2e46:	50 e8       	ldi	r21, 0x80	; 128
    2e48:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    2e4c:	50 e0       	ldi	r21, 0x00	; 0
    2e4e:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    2e52:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2e54:	8f bf       	out	0x3f, r24	; 63
    2e56:	1f bf       	out	0x3f, r17	; 63
	}
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    2e58:	89 e0       	ldi	r24, 0x09	; 9
    2e5a:	83 bf       	out	0x33, r24	; 51
		  | _BV(SE);							// enable sleep command

	__asm__ __volatile__ ("sleep" ::: "memory");
    2e5c:	88 95       	sleep

	SMCR &= ~(_BV(SE));							// disable sleep command
    2e5e:	83 b7       	in	r24, 0x33	; 51
    2e60:	8e 7f       	andi	r24, 0xFE	; 254
    2e62:	83 bf       	out	0x33, r24	; 51
	s_tc_disable();

    s_enter_sleep(SLEEP_MODE_PWR_DOWN);

    return retcode;								// should never be reached
}
    2e64:	80 e0       	ldi	r24, 0x00	; 0
    2e66:	90 e0       	ldi	r25, 0x00	; 0
    2e68:	0f 90       	pop	r0
    2e6a:	0f 90       	pop	r0
    2e6c:	0f 90       	pop	r0
    2e6e:	0f 90       	pop	r0
    2e70:	0f 90       	pop	r0
    2e72:	df 91       	pop	r29
    2e74:	cf 91       	pop	r28
    2e76:	1f 91       	pop	r17
    2e78:	0f 91       	pop	r16
    2e7a:	ff 90       	pop	r15
    2e7c:	ef 90       	pop	r14
    2e7e:	08 95       	ret

00002e80 <__subsf3>:
    2e80:	50 58       	subi	r21, 0x80	; 128

00002e82 <__addsf3>:
    2e82:	bb 27       	eor	r27, r27
    2e84:	aa 27       	eor	r26, r26
    2e86:	0e d0       	rcall	.+28     	; 0x2ea4 <__addsf3x>
    2e88:	75 c1       	rjmp	.+746    	; 0x3174 <__fp_round>
    2e8a:	66 d1       	rcall	.+716    	; 0x3158 <__fp_pscA>
    2e8c:	30 f0       	brcs	.+12     	; 0x2e9a <__addsf3+0x18>
    2e8e:	6b d1       	rcall	.+726    	; 0x3166 <__fp_pscB>
    2e90:	20 f0       	brcs	.+8      	; 0x2e9a <__addsf3+0x18>
    2e92:	31 f4       	brne	.+12     	; 0x2ea0 <__addsf3+0x1e>
    2e94:	9f 3f       	cpi	r25, 0xFF	; 255
    2e96:	11 f4       	brne	.+4      	; 0x2e9c <__addsf3+0x1a>
    2e98:	1e f4       	brtc	.+6      	; 0x2ea0 <__addsf3+0x1e>
    2e9a:	5b c1       	rjmp	.+694    	; 0x3152 <__fp_nan>
    2e9c:	0e f4       	brtc	.+2      	; 0x2ea0 <__addsf3+0x1e>
    2e9e:	e0 95       	com	r30
    2ea0:	e7 fb       	bst	r30, 7
    2ea2:	51 c1       	rjmp	.+674    	; 0x3146 <__fp_inf>

00002ea4 <__addsf3x>:
    2ea4:	e9 2f       	mov	r30, r25
    2ea6:	77 d1       	rcall	.+750    	; 0x3196 <__fp_split3>
    2ea8:	80 f3       	brcs	.-32     	; 0x2e8a <__addsf3+0x8>
    2eaa:	ba 17       	cp	r27, r26
    2eac:	62 07       	cpc	r22, r18
    2eae:	73 07       	cpc	r23, r19
    2eb0:	84 07       	cpc	r24, r20
    2eb2:	95 07       	cpc	r25, r21
    2eb4:	18 f0       	brcs	.+6      	; 0x2ebc <__addsf3x+0x18>
    2eb6:	71 f4       	brne	.+28     	; 0x2ed4 <__addsf3x+0x30>
    2eb8:	9e f5       	brtc	.+102    	; 0x2f20 <__addsf3x+0x7c>
    2eba:	8f c1       	rjmp	.+798    	; 0x31da <__fp_zero>
    2ebc:	0e f4       	brtc	.+2      	; 0x2ec0 <__addsf3x+0x1c>
    2ebe:	e0 95       	com	r30
    2ec0:	0b 2e       	mov	r0, r27
    2ec2:	ba 2f       	mov	r27, r26
    2ec4:	a0 2d       	mov	r26, r0
    2ec6:	0b 01       	movw	r0, r22
    2ec8:	b9 01       	movw	r22, r18
    2eca:	90 01       	movw	r18, r0
    2ecc:	0c 01       	movw	r0, r24
    2ece:	ca 01       	movw	r24, r20
    2ed0:	a0 01       	movw	r20, r0
    2ed2:	11 24       	eor	r1, r1
    2ed4:	ff 27       	eor	r31, r31
    2ed6:	59 1b       	sub	r21, r25
    2ed8:	99 f0       	breq	.+38     	; 0x2f00 <__addsf3x+0x5c>
    2eda:	59 3f       	cpi	r21, 0xF9	; 249
    2edc:	50 f4       	brcc	.+20     	; 0x2ef2 <__addsf3x+0x4e>
    2ede:	50 3e       	cpi	r21, 0xE0	; 224
    2ee0:	68 f1       	brcs	.+90     	; 0x2f3c <__addsf3x+0x98>
    2ee2:	1a 16       	cp	r1, r26
    2ee4:	f0 40       	sbci	r31, 0x00	; 0
    2ee6:	a2 2f       	mov	r26, r18
    2ee8:	23 2f       	mov	r18, r19
    2eea:	34 2f       	mov	r19, r20
    2eec:	44 27       	eor	r20, r20
    2eee:	58 5f       	subi	r21, 0xF8	; 248
    2ef0:	f3 cf       	rjmp	.-26     	; 0x2ed8 <__addsf3x+0x34>
    2ef2:	46 95       	lsr	r20
    2ef4:	37 95       	ror	r19
    2ef6:	27 95       	ror	r18
    2ef8:	a7 95       	ror	r26
    2efa:	f0 40       	sbci	r31, 0x00	; 0
    2efc:	53 95       	inc	r21
    2efe:	c9 f7       	brne	.-14     	; 0x2ef2 <__addsf3x+0x4e>
    2f00:	7e f4       	brtc	.+30     	; 0x2f20 <__addsf3x+0x7c>
    2f02:	1f 16       	cp	r1, r31
    2f04:	ba 0b       	sbc	r27, r26
    2f06:	62 0b       	sbc	r22, r18
    2f08:	73 0b       	sbc	r23, r19
    2f0a:	84 0b       	sbc	r24, r20
    2f0c:	ba f0       	brmi	.+46     	; 0x2f3c <__addsf3x+0x98>
    2f0e:	91 50       	subi	r25, 0x01	; 1
    2f10:	a1 f0       	breq	.+40     	; 0x2f3a <__addsf3x+0x96>
    2f12:	ff 0f       	add	r31, r31
    2f14:	bb 1f       	adc	r27, r27
    2f16:	66 1f       	adc	r22, r22
    2f18:	77 1f       	adc	r23, r23
    2f1a:	88 1f       	adc	r24, r24
    2f1c:	c2 f7       	brpl	.-16     	; 0x2f0e <__addsf3x+0x6a>
    2f1e:	0e c0       	rjmp	.+28     	; 0x2f3c <__addsf3x+0x98>
    2f20:	ba 0f       	add	r27, r26
    2f22:	62 1f       	adc	r22, r18
    2f24:	73 1f       	adc	r23, r19
    2f26:	84 1f       	adc	r24, r20
    2f28:	48 f4       	brcc	.+18     	; 0x2f3c <__addsf3x+0x98>
    2f2a:	87 95       	ror	r24
    2f2c:	77 95       	ror	r23
    2f2e:	67 95       	ror	r22
    2f30:	b7 95       	ror	r27
    2f32:	f7 95       	ror	r31
    2f34:	9e 3f       	cpi	r25, 0xFE	; 254
    2f36:	08 f0       	brcs	.+2      	; 0x2f3a <__addsf3x+0x96>
    2f38:	b3 cf       	rjmp	.-154    	; 0x2ea0 <__addsf3+0x1e>
    2f3a:	93 95       	inc	r25
    2f3c:	88 0f       	add	r24, r24
    2f3e:	08 f0       	brcs	.+2      	; 0x2f42 <__addsf3x+0x9e>
    2f40:	99 27       	eor	r25, r25
    2f42:	ee 0f       	add	r30, r30
    2f44:	97 95       	ror	r25
    2f46:	87 95       	ror	r24
    2f48:	08 95       	ret

00002f4a <__cmpsf2>:
    2f4a:	d9 d0       	rcall	.+434    	; 0x30fe <__fp_cmp>
    2f4c:	08 f4       	brcc	.+2      	; 0x2f50 <__cmpsf2+0x6>
    2f4e:	81 e0       	ldi	r24, 0x01	; 1
    2f50:	08 95       	ret

00002f52 <__divsf3>:
    2f52:	0c d0       	rcall	.+24     	; 0x2f6c <__divsf3x>
    2f54:	0f c1       	rjmp	.+542    	; 0x3174 <__fp_round>
    2f56:	07 d1       	rcall	.+526    	; 0x3166 <__fp_pscB>
    2f58:	40 f0       	brcs	.+16     	; 0x2f6a <__divsf3+0x18>
    2f5a:	fe d0       	rcall	.+508    	; 0x3158 <__fp_pscA>
    2f5c:	30 f0       	brcs	.+12     	; 0x2f6a <__divsf3+0x18>
    2f5e:	21 f4       	brne	.+8      	; 0x2f68 <__divsf3+0x16>
    2f60:	5f 3f       	cpi	r21, 0xFF	; 255
    2f62:	19 f0       	breq	.+6      	; 0x2f6a <__divsf3+0x18>
    2f64:	f0 c0       	rjmp	.+480    	; 0x3146 <__fp_inf>
    2f66:	51 11       	cpse	r21, r1
    2f68:	39 c1       	rjmp	.+626    	; 0x31dc <__fp_szero>
    2f6a:	f3 c0       	rjmp	.+486    	; 0x3152 <__fp_nan>

00002f6c <__divsf3x>:
    2f6c:	14 d1       	rcall	.+552    	; 0x3196 <__fp_split3>
    2f6e:	98 f3       	brcs	.-26     	; 0x2f56 <__divsf3+0x4>

00002f70 <__divsf3_pse>:
    2f70:	99 23       	and	r25, r25
    2f72:	c9 f3       	breq	.-14     	; 0x2f66 <__divsf3+0x14>
    2f74:	55 23       	and	r21, r21
    2f76:	b1 f3       	breq	.-20     	; 0x2f64 <__divsf3+0x12>
    2f78:	95 1b       	sub	r25, r21
    2f7a:	55 0b       	sbc	r21, r21
    2f7c:	bb 27       	eor	r27, r27
    2f7e:	aa 27       	eor	r26, r26
    2f80:	62 17       	cp	r22, r18
    2f82:	73 07       	cpc	r23, r19
    2f84:	84 07       	cpc	r24, r20
    2f86:	38 f0       	brcs	.+14     	; 0x2f96 <__divsf3_pse+0x26>
    2f88:	9f 5f       	subi	r25, 0xFF	; 255
    2f8a:	5f 4f       	sbci	r21, 0xFF	; 255
    2f8c:	22 0f       	add	r18, r18
    2f8e:	33 1f       	adc	r19, r19
    2f90:	44 1f       	adc	r20, r20
    2f92:	aa 1f       	adc	r26, r26
    2f94:	a9 f3       	breq	.-22     	; 0x2f80 <__divsf3_pse+0x10>
    2f96:	33 d0       	rcall	.+102    	; 0x2ffe <__divsf3_pse+0x8e>
    2f98:	0e 2e       	mov	r0, r30
    2f9a:	3a f0       	brmi	.+14     	; 0x2faa <__divsf3_pse+0x3a>
    2f9c:	e0 e8       	ldi	r30, 0x80	; 128
    2f9e:	30 d0       	rcall	.+96     	; 0x3000 <__divsf3_pse+0x90>
    2fa0:	91 50       	subi	r25, 0x01	; 1
    2fa2:	50 40       	sbci	r21, 0x00	; 0
    2fa4:	e6 95       	lsr	r30
    2fa6:	00 1c       	adc	r0, r0
    2fa8:	ca f7       	brpl	.-14     	; 0x2f9c <__divsf3_pse+0x2c>
    2faa:	29 d0       	rcall	.+82     	; 0x2ffe <__divsf3_pse+0x8e>
    2fac:	fe 2f       	mov	r31, r30
    2fae:	27 d0       	rcall	.+78     	; 0x2ffe <__divsf3_pse+0x8e>
    2fb0:	66 0f       	add	r22, r22
    2fb2:	77 1f       	adc	r23, r23
    2fb4:	88 1f       	adc	r24, r24
    2fb6:	bb 1f       	adc	r27, r27
    2fb8:	26 17       	cp	r18, r22
    2fba:	37 07       	cpc	r19, r23
    2fbc:	48 07       	cpc	r20, r24
    2fbe:	ab 07       	cpc	r26, r27
    2fc0:	b0 e8       	ldi	r27, 0x80	; 128
    2fc2:	09 f0       	breq	.+2      	; 0x2fc6 <__divsf3_pse+0x56>
    2fc4:	bb 0b       	sbc	r27, r27
    2fc6:	80 2d       	mov	r24, r0
    2fc8:	bf 01       	movw	r22, r30
    2fca:	ff 27       	eor	r31, r31
    2fcc:	93 58       	subi	r25, 0x83	; 131
    2fce:	5f 4f       	sbci	r21, 0xFF	; 255
    2fd0:	2a f0       	brmi	.+10     	; 0x2fdc <__divsf3_pse+0x6c>
    2fd2:	9e 3f       	cpi	r25, 0xFE	; 254
    2fd4:	51 05       	cpc	r21, r1
    2fd6:	68 f0       	brcs	.+26     	; 0x2ff2 <__divsf3_pse+0x82>
    2fd8:	b6 c0       	rjmp	.+364    	; 0x3146 <__fp_inf>
    2fda:	00 c1       	rjmp	.+512    	; 0x31dc <__fp_szero>
    2fdc:	5f 3f       	cpi	r21, 0xFF	; 255
    2fde:	ec f3       	brlt	.-6      	; 0x2fda <__divsf3_pse+0x6a>
    2fe0:	98 3e       	cpi	r25, 0xE8	; 232
    2fe2:	dc f3       	brlt	.-10     	; 0x2fda <__divsf3_pse+0x6a>
    2fe4:	86 95       	lsr	r24
    2fe6:	77 95       	ror	r23
    2fe8:	67 95       	ror	r22
    2fea:	b7 95       	ror	r27
    2fec:	f7 95       	ror	r31
    2fee:	9f 5f       	subi	r25, 0xFF	; 255
    2ff0:	c9 f7       	brne	.-14     	; 0x2fe4 <__divsf3_pse+0x74>
    2ff2:	88 0f       	add	r24, r24
    2ff4:	91 1d       	adc	r25, r1
    2ff6:	96 95       	lsr	r25
    2ff8:	87 95       	ror	r24
    2ffa:	97 f9       	bld	r25, 7
    2ffc:	08 95       	ret
    2ffe:	e1 e0       	ldi	r30, 0x01	; 1
    3000:	66 0f       	add	r22, r22
    3002:	77 1f       	adc	r23, r23
    3004:	88 1f       	adc	r24, r24
    3006:	bb 1f       	adc	r27, r27
    3008:	62 17       	cp	r22, r18
    300a:	73 07       	cpc	r23, r19
    300c:	84 07       	cpc	r24, r20
    300e:	ba 07       	cpc	r27, r26
    3010:	20 f0       	brcs	.+8      	; 0x301a <__divsf3_pse+0xaa>
    3012:	62 1b       	sub	r22, r18
    3014:	73 0b       	sbc	r23, r19
    3016:	84 0b       	sbc	r24, r20
    3018:	ba 0b       	sbc	r27, r26
    301a:	ee 1f       	adc	r30, r30
    301c:	88 f7       	brcc	.-30     	; 0x3000 <__divsf3_pse+0x90>
    301e:	e0 95       	com	r30
    3020:	08 95       	ret

00003022 <__fixsfsi>:
    3022:	04 d0       	rcall	.+8      	; 0x302c <__fixunssfsi>
    3024:	68 94       	set
    3026:	b1 11       	cpse	r27, r1
    3028:	d9 c0       	rjmp	.+434    	; 0x31dc <__fp_szero>
    302a:	08 95       	ret

0000302c <__fixunssfsi>:
    302c:	bc d0       	rcall	.+376    	; 0x31a6 <__fp_splitA>
    302e:	88 f0       	brcs	.+34     	; 0x3052 <__fixunssfsi+0x26>
    3030:	9f 57       	subi	r25, 0x7F	; 127
    3032:	90 f0       	brcs	.+36     	; 0x3058 <__fixunssfsi+0x2c>
    3034:	b9 2f       	mov	r27, r25
    3036:	99 27       	eor	r25, r25
    3038:	b7 51       	subi	r27, 0x17	; 23
    303a:	a0 f0       	brcs	.+40     	; 0x3064 <__fixunssfsi+0x38>
    303c:	d1 f0       	breq	.+52     	; 0x3072 <__fixunssfsi+0x46>
    303e:	66 0f       	add	r22, r22
    3040:	77 1f       	adc	r23, r23
    3042:	88 1f       	adc	r24, r24
    3044:	99 1f       	adc	r25, r25
    3046:	1a f0       	brmi	.+6      	; 0x304e <__fixunssfsi+0x22>
    3048:	ba 95       	dec	r27
    304a:	c9 f7       	brne	.-14     	; 0x303e <__fixunssfsi+0x12>
    304c:	12 c0       	rjmp	.+36     	; 0x3072 <__fixunssfsi+0x46>
    304e:	b1 30       	cpi	r27, 0x01	; 1
    3050:	81 f0       	breq	.+32     	; 0x3072 <__fixunssfsi+0x46>
    3052:	c3 d0       	rcall	.+390    	; 0x31da <__fp_zero>
    3054:	b1 e0       	ldi	r27, 0x01	; 1
    3056:	08 95       	ret
    3058:	c0 c0       	rjmp	.+384    	; 0x31da <__fp_zero>
    305a:	67 2f       	mov	r22, r23
    305c:	78 2f       	mov	r23, r24
    305e:	88 27       	eor	r24, r24
    3060:	b8 5f       	subi	r27, 0xF8	; 248
    3062:	39 f0       	breq	.+14     	; 0x3072 <__fixunssfsi+0x46>
    3064:	b9 3f       	cpi	r27, 0xF9	; 249
    3066:	cc f3       	brlt	.-14     	; 0x305a <__fixunssfsi+0x2e>
    3068:	86 95       	lsr	r24
    306a:	77 95       	ror	r23
    306c:	67 95       	ror	r22
    306e:	b3 95       	inc	r27
    3070:	d9 f7       	brne	.-10     	; 0x3068 <__fixunssfsi+0x3c>
    3072:	3e f4       	brtc	.+14     	; 0x3082 <__fixunssfsi+0x56>
    3074:	90 95       	com	r25
    3076:	80 95       	com	r24
    3078:	70 95       	com	r23
    307a:	61 95       	neg	r22
    307c:	7f 4f       	sbci	r23, 0xFF	; 255
    307e:	8f 4f       	sbci	r24, 0xFF	; 255
    3080:	9f 4f       	sbci	r25, 0xFF	; 255
    3082:	08 95       	ret

00003084 <__floatunsisf>:
    3084:	e8 94       	clt
    3086:	09 c0       	rjmp	.+18     	; 0x309a <__floatsisf+0x12>

00003088 <__floatsisf>:
    3088:	97 fb       	bst	r25, 7
    308a:	3e f4       	brtc	.+14     	; 0x309a <__floatsisf+0x12>
    308c:	90 95       	com	r25
    308e:	80 95       	com	r24
    3090:	70 95       	com	r23
    3092:	61 95       	neg	r22
    3094:	7f 4f       	sbci	r23, 0xFF	; 255
    3096:	8f 4f       	sbci	r24, 0xFF	; 255
    3098:	9f 4f       	sbci	r25, 0xFF	; 255
    309a:	99 23       	and	r25, r25
    309c:	a9 f0       	breq	.+42     	; 0x30c8 <__floatsisf+0x40>
    309e:	f9 2f       	mov	r31, r25
    30a0:	96 e9       	ldi	r25, 0x96	; 150
    30a2:	bb 27       	eor	r27, r27
    30a4:	93 95       	inc	r25
    30a6:	f6 95       	lsr	r31
    30a8:	87 95       	ror	r24
    30aa:	77 95       	ror	r23
    30ac:	67 95       	ror	r22
    30ae:	b7 95       	ror	r27
    30b0:	f1 11       	cpse	r31, r1
    30b2:	f8 cf       	rjmp	.-16     	; 0x30a4 <__floatsisf+0x1c>
    30b4:	fa f4       	brpl	.+62     	; 0x30f4 <__floatsisf+0x6c>
    30b6:	bb 0f       	add	r27, r27
    30b8:	11 f4       	brne	.+4      	; 0x30be <__floatsisf+0x36>
    30ba:	60 ff       	sbrs	r22, 0
    30bc:	1b c0       	rjmp	.+54     	; 0x30f4 <__floatsisf+0x6c>
    30be:	6f 5f       	subi	r22, 0xFF	; 255
    30c0:	7f 4f       	sbci	r23, 0xFF	; 255
    30c2:	8f 4f       	sbci	r24, 0xFF	; 255
    30c4:	9f 4f       	sbci	r25, 0xFF	; 255
    30c6:	16 c0       	rjmp	.+44     	; 0x30f4 <__floatsisf+0x6c>
    30c8:	88 23       	and	r24, r24
    30ca:	11 f0       	breq	.+4      	; 0x30d0 <__floatsisf+0x48>
    30cc:	96 e9       	ldi	r25, 0x96	; 150
    30ce:	11 c0       	rjmp	.+34     	; 0x30f2 <__floatsisf+0x6a>
    30d0:	77 23       	and	r23, r23
    30d2:	21 f0       	breq	.+8      	; 0x30dc <__floatsisf+0x54>
    30d4:	9e e8       	ldi	r25, 0x8E	; 142
    30d6:	87 2f       	mov	r24, r23
    30d8:	76 2f       	mov	r23, r22
    30da:	05 c0       	rjmp	.+10     	; 0x30e6 <__floatsisf+0x5e>
    30dc:	66 23       	and	r22, r22
    30de:	71 f0       	breq	.+28     	; 0x30fc <__floatsisf+0x74>
    30e0:	96 e8       	ldi	r25, 0x86	; 134
    30e2:	86 2f       	mov	r24, r22
    30e4:	70 e0       	ldi	r23, 0x00	; 0
    30e6:	60 e0       	ldi	r22, 0x00	; 0
    30e8:	2a f0       	brmi	.+10     	; 0x30f4 <__floatsisf+0x6c>
    30ea:	9a 95       	dec	r25
    30ec:	66 0f       	add	r22, r22
    30ee:	77 1f       	adc	r23, r23
    30f0:	88 1f       	adc	r24, r24
    30f2:	da f7       	brpl	.-10     	; 0x30ea <__floatsisf+0x62>
    30f4:	88 0f       	add	r24, r24
    30f6:	96 95       	lsr	r25
    30f8:	87 95       	ror	r24
    30fa:	97 f9       	bld	r25, 7
    30fc:	08 95       	ret

000030fe <__fp_cmp>:
    30fe:	99 0f       	add	r25, r25
    3100:	00 08       	sbc	r0, r0
    3102:	55 0f       	add	r21, r21
    3104:	aa 0b       	sbc	r26, r26
    3106:	e0 e8       	ldi	r30, 0x80	; 128
    3108:	fe ef       	ldi	r31, 0xFE	; 254
    310a:	16 16       	cp	r1, r22
    310c:	17 06       	cpc	r1, r23
    310e:	e8 07       	cpc	r30, r24
    3110:	f9 07       	cpc	r31, r25
    3112:	c0 f0       	brcs	.+48     	; 0x3144 <__fp_cmp+0x46>
    3114:	12 16       	cp	r1, r18
    3116:	13 06       	cpc	r1, r19
    3118:	e4 07       	cpc	r30, r20
    311a:	f5 07       	cpc	r31, r21
    311c:	98 f0       	brcs	.+38     	; 0x3144 <__fp_cmp+0x46>
    311e:	62 1b       	sub	r22, r18
    3120:	73 0b       	sbc	r23, r19
    3122:	84 0b       	sbc	r24, r20
    3124:	95 0b       	sbc	r25, r21
    3126:	39 f4       	brne	.+14     	; 0x3136 <__fp_cmp+0x38>
    3128:	0a 26       	eor	r0, r26
    312a:	61 f0       	breq	.+24     	; 0x3144 <__fp_cmp+0x46>
    312c:	23 2b       	or	r18, r19
    312e:	24 2b       	or	r18, r20
    3130:	25 2b       	or	r18, r21
    3132:	21 f4       	brne	.+8      	; 0x313c <__fp_cmp+0x3e>
    3134:	08 95       	ret
    3136:	0a 26       	eor	r0, r26
    3138:	09 f4       	brne	.+2      	; 0x313c <__fp_cmp+0x3e>
    313a:	a1 40       	sbci	r26, 0x01	; 1
    313c:	a6 95       	lsr	r26
    313e:	8f ef       	ldi	r24, 0xFF	; 255
    3140:	81 1d       	adc	r24, r1
    3142:	81 1d       	adc	r24, r1
    3144:	08 95       	ret

00003146 <__fp_inf>:
    3146:	97 f9       	bld	r25, 7
    3148:	9f 67       	ori	r25, 0x7F	; 127
    314a:	80 e8       	ldi	r24, 0x80	; 128
    314c:	70 e0       	ldi	r23, 0x00	; 0
    314e:	60 e0       	ldi	r22, 0x00	; 0
    3150:	08 95       	ret

00003152 <__fp_nan>:
    3152:	9f ef       	ldi	r25, 0xFF	; 255
    3154:	80 ec       	ldi	r24, 0xC0	; 192
    3156:	08 95       	ret

00003158 <__fp_pscA>:
    3158:	00 24       	eor	r0, r0
    315a:	0a 94       	dec	r0
    315c:	16 16       	cp	r1, r22
    315e:	17 06       	cpc	r1, r23
    3160:	18 06       	cpc	r1, r24
    3162:	09 06       	cpc	r0, r25
    3164:	08 95       	ret

00003166 <__fp_pscB>:
    3166:	00 24       	eor	r0, r0
    3168:	0a 94       	dec	r0
    316a:	12 16       	cp	r1, r18
    316c:	13 06       	cpc	r1, r19
    316e:	14 06       	cpc	r1, r20
    3170:	05 06       	cpc	r0, r21
    3172:	08 95       	ret

00003174 <__fp_round>:
    3174:	09 2e       	mov	r0, r25
    3176:	03 94       	inc	r0
    3178:	00 0c       	add	r0, r0
    317a:	11 f4       	brne	.+4      	; 0x3180 <__fp_round+0xc>
    317c:	88 23       	and	r24, r24
    317e:	52 f0       	brmi	.+20     	; 0x3194 <__fp_round+0x20>
    3180:	bb 0f       	add	r27, r27
    3182:	40 f4       	brcc	.+16     	; 0x3194 <__fp_round+0x20>
    3184:	bf 2b       	or	r27, r31
    3186:	11 f4       	brne	.+4      	; 0x318c <__fp_round+0x18>
    3188:	60 ff       	sbrs	r22, 0
    318a:	04 c0       	rjmp	.+8      	; 0x3194 <__fp_round+0x20>
    318c:	6f 5f       	subi	r22, 0xFF	; 255
    318e:	7f 4f       	sbci	r23, 0xFF	; 255
    3190:	8f 4f       	sbci	r24, 0xFF	; 255
    3192:	9f 4f       	sbci	r25, 0xFF	; 255
    3194:	08 95       	ret

00003196 <__fp_split3>:
    3196:	57 fd       	sbrc	r21, 7
    3198:	90 58       	subi	r25, 0x80	; 128
    319a:	44 0f       	add	r20, r20
    319c:	55 1f       	adc	r21, r21
    319e:	59 f0       	breq	.+22     	; 0x31b6 <__fp_splitA+0x10>
    31a0:	5f 3f       	cpi	r21, 0xFF	; 255
    31a2:	71 f0       	breq	.+28     	; 0x31c0 <__fp_splitA+0x1a>
    31a4:	47 95       	ror	r20

000031a6 <__fp_splitA>:
    31a6:	88 0f       	add	r24, r24
    31a8:	97 fb       	bst	r25, 7
    31aa:	99 1f       	adc	r25, r25
    31ac:	61 f0       	breq	.+24     	; 0x31c6 <__fp_splitA+0x20>
    31ae:	9f 3f       	cpi	r25, 0xFF	; 255
    31b0:	79 f0       	breq	.+30     	; 0x31d0 <__fp_splitA+0x2a>
    31b2:	87 95       	ror	r24
    31b4:	08 95       	ret
    31b6:	12 16       	cp	r1, r18
    31b8:	13 06       	cpc	r1, r19
    31ba:	14 06       	cpc	r1, r20
    31bc:	55 1f       	adc	r21, r21
    31be:	f2 cf       	rjmp	.-28     	; 0x31a4 <__fp_split3+0xe>
    31c0:	46 95       	lsr	r20
    31c2:	f1 df       	rcall	.-30     	; 0x31a6 <__fp_splitA>
    31c4:	08 c0       	rjmp	.+16     	; 0x31d6 <__fp_splitA+0x30>
    31c6:	16 16       	cp	r1, r22
    31c8:	17 06       	cpc	r1, r23
    31ca:	18 06       	cpc	r1, r24
    31cc:	99 1f       	adc	r25, r25
    31ce:	f1 cf       	rjmp	.-30     	; 0x31b2 <__fp_splitA+0xc>
    31d0:	86 95       	lsr	r24
    31d2:	71 05       	cpc	r23, r1
    31d4:	61 05       	cpc	r22, r1
    31d6:	08 94       	sec
    31d8:	08 95       	ret

000031da <__fp_zero>:
    31da:	e8 94       	clt

000031dc <__fp_szero>:
    31dc:	bb 27       	eor	r27, r27
    31de:	66 27       	eor	r22, r22
    31e0:	77 27       	eor	r23, r23
    31e2:	cb 01       	movw	r24, r22
    31e4:	97 f9       	bld	r25, 7
    31e6:	08 95       	ret

000031e8 <__gesf2>:
    31e8:	8a df       	rcall	.-236    	; 0x30fe <__fp_cmp>
    31ea:	08 f4       	brcc	.+2      	; 0x31ee <__gesf2+0x6>
    31ec:	8f ef       	ldi	r24, 0xFF	; 255
    31ee:	08 95       	ret

000031f0 <__mulsf3>:
    31f0:	0b d0       	rcall	.+22     	; 0x3208 <__mulsf3x>
    31f2:	c0 cf       	rjmp	.-128    	; 0x3174 <__fp_round>
    31f4:	b1 df       	rcall	.-158    	; 0x3158 <__fp_pscA>
    31f6:	28 f0       	brcs	.+10     	; 0x3202 <__mulsf3+0x12>
    31f8:	b6 df       	rcall	.-148    	; 0x3166 <__fp_pscB>
    31fa:	18 f0       	brcs	.+6      	; 0x3202 <__mulsf3+0x12>
    31fc:	95 23       	and	r25, r21
    31fe:	09 f0       	breq	.+2      	; 0x3202 <__mulsf3+0x12>
    3200:	a2 cf       	rjmp	.-188    	; 0x3146 <__fp_inf>
    3202:	a7 cf       	rjmp	.-178    	; 0x3152 <__fp_nan>
    3204:	11 24       	eor	r1, r1
    3206:	ea cf       	rjmp	.-44     	; 0x31dc <__fp_szero>

00003208 <__mulsf3x>:
    3208:	c6 df       	rcall	.-116    	; 0x3196 <__fp_split3>
    320a:	a0 f3       	brcs	.-24     	; 0x31f4 <__mulsf3+0x4>

0000320c <__mulsf3_pse>:
    320c:	95 9f       	mul	r25, r21
    320e:	d1 f3       	breq	.-12     	; 0x3204 <__mulsf3+0x14>
    3210:	95 0f       	add	r25, r21
    3212:	50 e0       	ldi	r21, 0x00	; 0
    3214:	55 1f       	adc	r21, r21
    3216:	62 9f       	mul	r22, r18
    3218:	f0 01       	movw	r30, r0
    321a:	72 9f       	mul	r23, r18
    321c:	bb 27       	eor	r27, r27
    321e:	f0 0d       	add	r31, r0
    3220:	b1 1d       	adc	r27, r1
    3222:	63 9f       	mul	r22, r19
    3224:	aa 27       	eor	r26, r26
    3226:	f0 0d       	add	r31, r0
    3228:	b1 1d       	adc	r27, r1
    322a:	aa 1f       	adc	r26, r26
    322c:	64 9f       	mul	r22, r20
    322e:	66 27       	eor	r22, r22
    3230:	b0 0d       	add	r27, r0
    3232:	a1 1d       	adc	r26, r1
    3234:	66 1f       	adc	r22, r22
    3236:	82 9f       	mul	r24, r18
    3238:	22 27       	eor	r18, r18
    323a:	b0 0d       	add	r27, r0
    323c:	a1 1d       	adc	r26, r1
    323e:	62 1f       	adc	r22, r18
    3240:	73 9f       	mul	r23, r19
    3242:	b0 0d       	add	r27, r0
    3244:	a1 1d       	adc	r26, r1
    3246:	62 1f       	adc	r22, r18
    3248:	83 9f       	mul	r24, r19
    324a:	a0 0d       	add	r26, r0
    324c:	61 1d       	adc	r22, r1
    324e:	22 1f       	adc	r18, r18
    3250:	74 9f       	mul	r23, r20
    3252:	33 27       	eor	r19, r19
    3254:	a0 0d       	add	r26, r0
    3256:	61 1d       	adc	r22, r1
    3258:	23 1f       	adc	r18, r19
    325a:	84 9f       	mul	r24, r20
    325c:	60 0d       	add	r22, r0
    325e:	21 1d       	adc	r18, r1
    3260:	82 2f       	mov	r24, r18
    3262:	76 2f       	mov	r23, r22
    3264:	6a 2f       	mov	r22, r26
    3266:	11 24       	eor	r1, r1
    3268:	9f 57       	subi	r25, 0x7F	; 127
    326a:	50 40       	sbci	r21, 0x00	; 0
    326c:	8a f0       	brmi	.+34     	; 0x3290 <__mulsf3_pse+0x84>
    326e:	e1 f0       	breq	.+56     	; 0x32a8 <__mulsf3_pse+0x9c>
    3270:	88 23       	and	r24, r24
    3272:	4a f0       	brmi	.+18     	; 0x3286 <__mulsf3_pse+0x7a>
    3274:	ee 0f       	add	r30, r30
    3276:	ff 1f       	adc	r31, r31
    3278:	bb 1f       	adc	r27, r27
    327a:	66 1f       	adc	r22, r22
    327c:	77 1f       	adc	r23, r23
    327e:	88 1f       	adc	r24, r24
    3280:	91 50       	subi	r25, 0x01	; 1
    3282:	50 40       	sbci	r21, 0x00	; 0
    3284:	a9 f7       	brne	.-22     	; 0x3270 <__mulsf3_pse+0x64>
    3286:	9e 3f       	cpi	r25, 0xFE	; 254
    3288:	51 05       	cpc	r21, r1
    328a:	70 f0       	brcs	.+28     	; 0x32a8 <__mulsf3_pse+0x9c>
    328c:	5c cf       	rjmp	.-328    	; 0x3146 <__fp_inf>
    328e:	a6 cf       	rjmp	.-180    	; 0x31dc <__fp_szero>
    3290:	5f 3f       	cpi	r21, 0xFF	; 255
    3292:	ec f3       	brlt	.-6      	; 0x328e <__mulsf3_pse+0x82>
    3294:	98 3e       	cpi	r25, 0xE8	; 232
    3296:	dc f3       	brlt	.-10     	; 0x328e <__mulsf3_pse+0x82>
    3298:	86 95       	lsr	r24
    329a:	77 95       	ror	r23
    329c:	67 95       	ror	r22
    329e:	b7 95       	ror	r27
    32a0:	f7 95       	ror	r31
    32a2:	e7 95       	ror	r30
    32a4:	9f 5f       	subi	r25, 0xFF	; 255
    32a6:	c1 f7       	brne	.-16     	; 0x3298 <__mulsf3_pse+0x8c>
    32a8:	fe 2b       	or	r31, r30
    32aa:	88 0f       	add	r24, r24
    32ac:	91 1d       	adc	r25, r1
    32ae:	96 95       	lsr	r25
    32b0:	87 95       	ror	r24
    32b2:	97 f9       	bld	r25, 7
    32b4:	08 95       	ret

000032b6 <__divmodhi4>:
    32b6:	97 fb       	bst	r25, 7
    32b8:	07 2e       	mov	r0, r23
    32ba:	16 f4       	brtc	.+4      	; 0x32c0 <__divmodhi4+0xa>
    32bc:	00 94       	com	r0
    32be:	06 d0       	rcall	.+12     	; 0x32cc <__divmodhi4_neg1>
    32c0:	77 fd       	sbrc	r23, 7
    32c2:	08 d0       	rcall	.+16     	; 0x32d4 <__divmodhi4_neg2>
    32c4:	20 d0       	rcall	.+64     	; 0x3306 <__udivmodhi4>
    32c6:	07 fc       	sbrc	r0, 7
    32c8:	05 d0       	rcall	.+10     	; 0x32d4 <__divmodhi4_neg2>
    32ca:	3e f4       	brtc	.+14     	; 0x32da <__divmodhi4_exit>

000032cc <__divmodhi4_neg1>:
    32cc:	90 95       	com	r25
    32ce:	81 95       	neg	r24
    32d0:	9f 4f       	sbci	r25, 0xFF	; 255
    32d2:	08 95       	ret

000032d4 <__divmodhi4_neg2>:
    32d4:	70 95       	com	r23
    32d6:	61 95       	neg	r22
    32d8:	7f 4f       	sbci	r23, 0xFF	; 255

000032da <__divmodhi4_exit>:
    32da:	08 95       	ret

000032dc <__tablejump2__>:
    32dc:	ee 0f       	add	r30, r30
    32de:	ff 1f       	adc	r31, r31
    32e0:	05 90       	lpm	r0, Z+
    32e2:	f4 91       	lpm	r31, Z
    32e4:	e0 2d       	mov	r30, r0
    32e6:	09 94       	ijmp

000032e8 <__umulhisi3>:
    32e8:	a2 9f       	mul	r26, r18
    32ea:	b0 01       	movw	r22, r0
    32ec:	b3 9f       	mul	r27, r19
    32ee:	c0 01       	movw	r24, r0
    32f0:	a3 9f       	mul	r26, r19
    32f2:	70 0d       	add	r23, r0
    32f4:	81 1d       	adc	r24, r1
    32f6:	11 24       	eor	r1, r1
    32f8:	91 1d       	adc	r25, r1
    32fa:	b2 9f       	mul	r27, r18
    32fc:	70 0d       	add	r23, r0
    32fe:	81 1d       	adc	r24, r1
    3300:	11 24       	eor	r1, r1
    3302:	91 1d       	adc	r25, r1
    3304:	08 95       	ret

00003306 <__udivmodhi4>:
    3306:	aa 1b       	sub	r26, r26
    3308:	bb 1b       	sub	r27, r27
    330a:	51 e1       	ldi	r21, 0x11	; 17
    330c:	07 c0       	rjmp	.+14     	; 0x331c <__udivmodhi4_ep>

0000330e <__udivmodhi4_loop>:
    330e:	aa 1f       	adc	r26, r26
    3310:	bb 1f       	adc	r27, r27
    3312:	a6 17       	cp	r26, r22
    3314:	b7 07       	cpc	r27, r23
    3316:	10 f0       	brcs	.+4      	; 0x331c <__udivmodhi4_ep>
    3318:	a6 1b       	sub	r26, r22
    331a:	b7 0b       	sbc	r27, r23

0000331c <__udivmodhi4_ep>:
    331c:	88 1f       	adc	r24, r24
    331e:	99 1f       	adc	r25, r25
    3320:	5a 95       	dec	r21
    3322:	a9 f7       	brne	.-22     	; 0x330e <__udivmodhi4_loop>
    3324:	80 95       	com	r24
    3326:	90 95       	com	r25
    3328:	bc 01       	movw	r22, r24
    332a:	cd 01       	movw	r24, r26
    332c:	08 95       	ret

0000332e <snprintf>:
    332e:	ae e0       	ldi	r26, 0x0E	; 14
    3330:	b0 e0       	ldi	r27, 0x00	; 0
    3332:	ec e9       	ldi	r30, 0x9C	; 156
    3334:	f9 e1       	ldi	r31, 0x19	; 25
    3336:	a5 c2       	rjmp	.+1354   	; 0x3882 <__prologue_saves__+0x1c>
    3338:	0d 89       	ldd	r16, Y+21	; 0x15
    333a:	1e 89       	ldd	r17, Y+22	; 0x16
    333c:	8f 89       	ldd	r24, Y+23	; 0x17
    333e:	98 8d       	ldd	r25, Y+24	; 0x18
    3340:	26 e0       	ldi	r18, 0x06	; 6
    3342:	2c 83       	std	Y+4, r18	; 0x04
    3344:	1a 83       	std	Y+2, r17	; 0x02
    3346:	09 83       	std	Y+1, r16	; 0x01
    3348:	97 ff       	sbrs	r25, 7
    334a:	02 c0       	rjmp	.+4      	; 0x3350 <snprintf+0x22>
    334c:	80 e0       	ldi	r24, 0x00	; 0
    334e:	90 e8       	ldi	r25, 0x80	; 128
    3350:	01 97       	sbiw	r24, 0x01	; 1
    3352:	9e 83       	std	Y+6, r25	; 0x06
    3354:	8d 83       	std	Y+5, r24	; 0x05
    3356:	ae 01       	movw	r20, r28
    3358:	45 5e       	subi	r20, 0xE5	; 229
    335a:	5f 4f       	sbci	r21, 0xFF	; 255
    335c:	69 8d       	ldd	r22, Y+25	; 0x19
    335e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3360:	ce 01       	movw	r24, r28
    3362:	01 96       	adiw	r24, 0x01	; 1
    3364:	11 d0       	rcall	.+34     	; 0x3388 <vfprintf>
    3366:	4d 81       	ldd	r20, Y+5	; 0x05
    3368:	5e 81       	ldd	r21, Y+6	; 0x06
    336a:	57 fd       	sbrc	r21, 7
    336c:	0a c0       	rjmp	.+20     	; 0x3382 <snprintf+0x54>
    336e:	2f 81       	ldd	r18, Y+7	; 0x07
    3370:	38 85       	ldd	r19, Y+8	; 0x08
    3372:	42 17       	cp	r20, r18
    3374:	53 07       	cpc	r21, r19
    3376:	0c f4       	brge	.+2      	; 0x337a <snprintf+0x4c>
    3378:	9a 01       	movw	r18, r20
    337a:	f8 01       	movw	r30, r16
    337c:	e2 0f       	add	r30, r18
    337e:	f3 1f       	adc	r31, r19
    3380:	10 82       	st	Z, r1
    3382:	2e 96       	adiw	r28, 0x0e	; 14
    3384:	e4 e0       	ldi	r30, 0x04	; 4
    3386:	99 c2       	rjmp	.+1330   	; 0x38ba <__epilogue_restores__+0x1c>

00003388 <vfprintf>:
    3388:	ac e0       	ldi	r26, 0x0C	; 12
    338a:	b0 e0       	ldi	r27, 0x00	; 0
    338c:	e9 ec       	ldi	r30, 0xC9	; 201
    338e:	f9 e1       	ldi	r31, 0x19	; 25
    3390:	6a c2       	rjmp	.+1236   	; 0x3866 <__prologue_saves__>
    3392:	7c 01       	movw	r14, r24
    3394:	6b 01       	movw	r12, r22
    3396:	8a 01       	movw	r16, r20
    3398:	fc 01       	movw	r30, r24
    339a:	17 82       	std	Z+7, r1	; 0x07
    339c:	16 82       	std	Z+6, r1	; 0x06
    339e:	83 81       	ldd	r24, Z+3	; 0x03
    33a0:	81 ff       	sbrs	r24, 1
    33a2:	b0 c1       	rjmp	.+864    	; 0x3704 <vfprintf+0x37c>
    33a4:	ce 01       	movw	r24, r28
    33a6:	01 96       	adiw	r24, 0x01	; 1
    33a8:	4c 01       	movw	r8, r24
    33aa:	f7 01       	movw	r30, r14
    33ac:	93 81       	ldd	r25, Z+3	; 0x03
    33ae:	f6 01       	movw	r30, r12
    33b0:	93 fd       	sbrc	r25, 3
    33b2:	85 91       	lpm	r24, Z+
    33b4:	93 ff       	sbrs	r25, 3
    33b6:	81 91       	ld	r24, Z+
    33b8:	6f 01       	movw	r12, r30
    33ba:	88 23       	and	r24, r24
    33bc:	09 f4       	brne	.+2      	; 0x33c0 <vfprintf+0x38>
    33be:	9e c1       	rjmp	.+828    	; 0x36fc <vfprintf+0x374>
    33c0:	85 32       	cpi	r24, 0x25	; 37
    33c2:	39 f4       	brne	.+14     	; 0x33d2 <vfprintf+0x4a>
    33c4:	93 fd       	sbrc	r25, 3
    33c6:	85 91       	lpm	r24, Z+
    33c8:	93 ff       	sbrs	r25, 3
    33ca:	81 91       	ld	r24, Z+
    33cc:	6f 01       	movw	r12, r30
    33ce:	85 32       	cpi	r24, 0x25	; 37
    33d0:	21 f4       	brne	.+8      	; 0x33da <vfprintf+0x52>
    33d2:	b7 01       	movw	r22, r14
    33d4:	90 e0       	ldi	r25, 0x00	; 0
    33d6:	b1 d1       	rcall	.+866    	; 0x373a <fputc>
    33d8:	e8 cf       	rjmp	.-48     	; 0x33aa <vfprintf+0x22>
    33da:	51 2c       	mov	r5, r1
    33dc:	31 2c       	mov	r3, r1
    33de:	20 e0       	ldi	r18, 0x00	; 0
    33e0:	20 32       	cpi	r18, 0x20	; 32
    33e2:	a0 f4       	brcc	.+40     	; 0x340c <vfprintf+0x84>
    33e4:	8b 32       	cpi	r24, 0x2B	; 43
    33e6:	69 f0       	breq	.+26     	; 0x3402 <vfprintf+0x7a>
    33e8:	30 f4       	brcc	.+12     	; 0x33f6 <vfprintf+0x6e>
    33ea:	80 32       	cpi	r24, 0x20	; 32
    33ec:	59 f0       	breq	.+22     	; 0x3404 <vfprintf+0x7c>
    33ee:	83 32       	cpi	r24, 0x23	; 35
    33f0:	69 f4       	brne	.+26     	; 0x340c <vfprintf+0x84>
    33f2:	20 61       	ori	r18, 0x10	; 16
    33f4:	2c c0       	rjmp	.+88     	; 0x344e <vfprintf+0xc6>
    33f6:	8d 32       	cpi	r24, 0x2D	; 45
    33f8:	39 f0       	breq	.+14     	; 0x3408 <vfprintf+0x80>
    33fa:	80 33       	cpi	r24, 0x30	; 48
    33fc:	39 f4       	brne	.+14     	; 0x340c <vfprintf+0x84>
    33fe:	21 60       	ori	r18, 0x01	; 1
    3400:	26 c0       	rjmp	.+76     	; 0x344e <vfprintf+0xc6>
    3402:	22 60       	ori	r18, 0x02	; 2
    3404:	24 60       	ori	r18, 0x04	; 4
    3406:	23 c0       	rjmp	.+70     	; 0x344e <vfprintf+0xc6>
    3408:	28 60       	ori	r18, 0x08	; 8
    340a:	21 c0       	rjmp	.+66     	; 0x344e <vfprintf+0xc6>
    340c:	27 fd       	sbrc	r18, 7
    340e:	27 c0       	rjmp	.+78     	; 0x345e <vfprintf+0xd6>
    3410:	30 ed       	ldi	r19, 0xD0	; 208
    3412:	38 0f       	add	r19, r24
    3414:	3a 30       	cpi	r19, 0x0A	; 10
    3416:	78 f4       	brcc	.+30     	; 0x3436 <vfprintf+0xae>
    3418:	26 ff       	sbrs	r18, 6
    341a:	06 c0       	rjmp	.+12     	; 0x3428 <vfprintf+0xa0>
    341c:	fa e0       	ldi	r31, 0x0A	; 10
    341e:	5f 9e       	mul	r5, r31
    3420:	30 0d       	add	r19, r0
    3422:	11 24       	eor	r1, r1
    3424:	53 2e       	mov	r5, r19
    3426:	13 c0       	rjmp	.+38     	; 0x344e <vfprintf+0xc6>
    3428:	8a e0       	ldi	r24, 0x0A	; 10
    342a:	38 9e       	mul	r3, r24
    342c:	30 0d       	add	r19, r0
    342e:	11 24       	eor	r1, r1
    3430:	33 2e       	mov	r3, r19
    3432:	20 62       	ori	r18, 0x20	; 32
    3434:	0c c0       	rjmp	.+24     	; 0x344e <vfprintf+0xc6>
    3436:	8e 32       	cpi	r24, 0x2E	; 46
    3438:	21 f4       	brne	.+8      	; 0x3442 <vfprintf+0xba>
    343a:	26 fd       	sbrc	r18, 6
    343c:	5f c1       	rjmp	.+702    	; 0x36fc <vfprintf+0x374>
    343e:	20 64       	ori	r18, 0x40	; 64
    3440:	06 c0       	rjmp	.+12     	; 0x344e <vfprintf+0xc6>
    3442:	8c 36       	cpi	r24, 0x6C	; 108
    3444:	11 f4       	brne	.+4      	; 0x344a <vfprintf+0xc2>
    3446:	20 68       	ori	r18, 0x80	; 128
    3448:	02 c0       	rjmp	.+4      	; 0x344e <vfprintf+0xc6>
    344a:	88 36       	cpi	r24, 0x68	; 104
    344c:	41 f4       	brne	.+16     	; 0x345e <vfprintf+0xd6>
    344e:	f6 01       	movw	r30, r12
    3450:	93 fd       	sbrc	r25, 3
    3452:	85 91       	lpm	r24, Z+
    3454:	93 ff       	sbrs	r25, 3
    3456:	81 91       	ld	r24, Z+
    3458:	6f 01       	movw	r12, r30
    345a:	81 11       	cpse	r24, r1
    345c:	c1 cf       	rjmp	.-126    	; 0x33e0 <vfprintf+0x58>
    345e:	98 2f       	mov	r25, r24
    3460:	9f 7d       	andi	r25, 0xDF	; 223
    3462:	95 54       	subi	r25, 0x45	; 69
    3464:	93 30       	cpi	r25, 0x03	; 3
    3466:	28 f4       	brcc	.+10     	; 0x3472 <vfprintf+0xea>
    3468:	0c 5f       	subi	r16, 0xFC	; 252
    346a:	1f 4f       	sbci	r17, 0xFF	; 255
    346c:	ff e3       	ldi	r31, 0x3F	; 63
    346e:	f9 83       	std	Y+1, r31	; 0x01
    3470:	0d c0       	rjmp	.+26     	; 0x348c <vfprintf+0x104>
    3472:	83 36       	cpi	r24, 0x63	; 99
    3474:	31 f0       	breq	.+12     	; 0x3482 <vfprintf+0xfa>
    3476:	83 37       	cpi	r24, 0x73	; 115
    3478:	71 f0       	breq	.+28     	; 0x3496 <vfprintf+0x10e>
    347a:	83 35       	cpi	r24, 0x53	; 83
    347c:	09 f0       	breq	.+2      	; 0x3480 <vfprintf+0xf8>
    347e:	57 c0       	rjmp	.+174    	; 0x352e <vfprintf+0x1a6>
    3480:	21 c0       	rjmp	.+66     	; 0x34c4 <vfprintf+0x13c>
    3482:	f8 01       	movw	r30, r16
    3484:	80 81       	ld	r24, Z
    3486:	89 83       	std	Y+1, r24	; 0x01
    3488:	0e 5f       	subi	r16, 0xFE	; 254
    348a:	1f 4f       	sbci	r17, 0xFF	; 255
    348c:	44 24       	eor	r4, r4
    348e:	43 94       	inc	r4
    3490:	51 2c       	mov	r5, r1
    3492:	54 01       	movw	r10, r8
    3494:	14 c0       	rjmp	.+40     	; 0x34be <vfprintf+0x136>
    3496:	38 01       	movw	r6, r16
    3498:	f2 e0       	ldi	r31, 0x02	; 2
    349a:	6f 0e       	add	r6, r31
    349c:	71 1c       	adc	r7, r1
    349e:	f8 01       	movw	r30, r16
    34a0:	a0 80       	ld	r10, Z
    34a2:	b1 80       	ldd	r11, Z+1	; 0x01
    34a4:	26 ff       	sbrs	r18, 6
    34a6:	03 c0       	rjmp	.+6      	; 0x34ae <vfprintf+0x126>
    34a8:	65 2d       	mov	r22, r5
    34aa:	70 e0       	ldi	r23, 0x00	; 0
    34ac:	02 c0       	rjmp	.+4      	; 0x34b2 <vfprintf+0x12a>
    34ae:	6f ef       	ldi	r22, 0xFF	; 255
    34b0:	7f ef       	ldi	r23, 0xFF	; 255
    34b2:	c5 01       	movw	r24, r10
    34b4:	2c 87       	std	Y+12, r18	; 0x0c
    34b6:	36 d1       	rcall	.+620    	; 0x3724 <strnlen>
    34b8:	2c 01       	movw	r4, r24
    34ba:	83 01       	movw	r16, r6
    34bc:	2c 85       	ldd	r18, Y+12	; 0x0c
    34be:	2f 77       	andi	r18, 0x7F	; 127
    34c0:	22 2e       	mov	r2, r18
    34c2:	16 c0       	rjmp	.+44     	; 0x34f0 <vfprintf+0x168>
    34c4:	38 01       	movw	r6, r16
    34c6:	f2 e0       	ldi	r31, 0x02	; 2
    34c8:	6f 0e       	add	r6, r31
    34ca:	71 1c       	adc	r7, r1
    34cc:	f8 01       	movw	r30, r16
    34ce:	a0 80       	ld	r10, Z
    34d0:	b1 80       	ldd	r11, Z+1	; 0x01
    34d2:	26 ff       	sbrs	r18, 6
    34d4:	03 c0       	rjmp	.+6      	; 0x34dc <vfprintf+0x154>
    34d6:	65 2d       	mov	r22, r5
    34d8:	70 e0       	ldi	r23, 0x00	; 0
    34da:	02 c0       	rjmp	.+4      	; 0x34e0 <vfprintf+0x158>
    34dc:	6f ef       	ldi	r22, 0xFF	; 255
    34de:	7f ef       	ldi	r23, 0xFF	; 255
    34e0:	c5 01       	movw	r24, r10
    34e2:	2c 87       	std	Y+12, r18	; 0x0c
    34e4:	14 d1       	rcall	.+552    	; 0x370e <strnlen_P>
    34e6:	2c 01       	movw	r4, r24
    34e8:	2c 85       	ldd	r18, Y+12	; 0x0c
    34ea:	20 68       	ori	r18, 0x80	; 128
    34ec:	22 2e       	mov	r2, r18
    34ee:	83 01       	movw	r16, r6
    34f0:	23 fc       	sbrc	r2, 3
    34f2:	19 c0       	rjmp	.+50     	; 0x3526 <vfprintf+0x19e>
    34f4:	83 2d       	mov	r24, r3
    34f6:	90 e0       	ldi	r25, 0x00	; 0
    34f8:	48 16       	cp	r4, r24
    34fa:	59 06       	cpc	r5, r25
    34fc:	a0 f4       	brcc	.+40     	; 0x3526 <vfprintf+0x19e>
    34fe:	b7 01       	movw	r22, r14
    3500:	80 e2       	ldi	r24, 0x20	; 32
    3502:	90 e0       	ldi	r25, 0x00	; 0
    3504:	1a d1       	rcall	.+564    	; 0x373a <fputc>
    3506:	3a 94       	dec	r3
    3508:	f5 cf       	rjmp	.-22     	; 0x34f4 <vfprintf+0x16c>
    350a:	f5 01       	movw	r30, r10
    350c:	27 fc       	sbrc	r2, 7
    350e:	85 91       	lpm	r24, Z+
    3510:	27 fe       	sbrs	r2, 7
    3512:	81 91       	ld	r24, Z+
    3514:	5f 01       	movw	r10, r30
    3516:	b7 01       	movw	r22, r14
    3518:	90 e0       	ldi	r25, 0x00	; 0
    351a:	0f d1       	rcall	.+542    	; 0x373a <fputc>
    351c:	31 10       	cpse	r3, r1
    351e:	3a 94       	dec	r3
    3520:	f1 e0       	ldi	r31, 0x01	; 1
    3522:	4f 1a       	sub	r4, r31
    3524:	51 08       	sbc	r5, r1
    3526:	41 14       	cp	r4, r1
    3528:	51 04       	cpc	r5, r1
    352a:	79 f7       	brne	.-34     	; 0x350a <vfprintf+0x182>
    352c:	de c0       	rjmp	.+444    	; 0x36ea <vfprintf+0x362>
    352e:	84 36       	cpi	r24, 0x64	; 100
    3530:	11 f0       	breq	.+4      	; 0x3536 <vfprintf+0x1ae>
    3532:	89 36       	cpi	r24, 0x69	; 105
    3534:	31 f5       	brne	.+76     	; 0x3582 <vfprintf+0x1fa>
    3536:	f8 01       	movw	r30, r16
    3538:	27 ff       	sbrs	r18, 7
    353a:	07 c0       	rjmp	.+14     	; 0x354a <vfprintf+0x1c2>
    353c:	60 81       	ld	r22, Z
    353e:	71 81       	ldd	r23, Z+1	; 0x01
    3540:	82 81       	ldd	r24, Z+2	; 0x02
    3542:	93 81       	ldd	r25, Z+3	; 0x03
    3544:	0c 5f       	subi	r16, 0xFC	; 252
    3546:	1f 4f       	sbci	r17, 0xFF	; 255
    3548:	08 c0       	rjmp	.+16     	; 0x355a <vfprintf+0x1d2>
    354a:	60 81       	ld	r22, Z
    354c:	71 81       	ldd	r23, Z+1	; 0x01
    354e:	07 2e       	mov	r0, r23
    3550:	00 0c       	add	r0, r0
    3552:	88 0b       	sbc	r24, r24
    3554:	99 0b       	sbc	r25, r25
    3556:	0e 5f       	subi	r16, 0xFE	; 254
    3558:	1f 4f       	sbci	r17, 0xFF	; 255
    355a:	2f 76       	andi	r18, 0x6F	; 111
    355c:	72 2e       	mov	r7, r18
    355e:	97 ff       	sbrs	r25, 7
    3560:	09 c0       	rjmp	.+18     	; 0x3574 <vfprintf+0x1ec>
    3562:	90 95       	com	r25
    3564:	80 95       	com	r24
    3566:	70 95       	com	r23
    3568:	61 95       	neg	r22
    356a:	7f 4f       	sbci	r23, 0xFF	; 255
    356c:	8f 4f       	sbci	r24, 0xFF	; 255
    356e:	9f 4f       	sbci	r25, 0xFF	; 255
    3570:	20 68       	ori	r18, 0x80	; 128
    3572:	72 2e       	mov	r7, r18
    3574:	2a e0       	ldi	r18, 0x0A	; 10
    3576:	30 e0       	ldi	r19, 0x00	; 0
    3578:	a4 01       	movw	r20, r8
    357a:	17 d1       	rcall	.+558    	; 0x37aa <__ultoa_invert>
    357c:	a8 2e       	mov	r10, r24
    357e:	a8 18       	sub	r10, r8
    3580:	43 c0       	rjmp	.+134    	; 0x3608 <vfprintf+0x280>
    3582:	85 37       	cpi	r24, 0x75	; 117
    3584:	29 f4       	brne	.+10     	; 0x3590 <vfprintf+0x208>
    3586:	2f 7e       	andi	r18, 0xEF	; 239
    3588:	b2 2e       	mov	r11, r18
    358a:	2a e0       	ldi	r18, 0x0A	; 10
    358c:	30 e0       	ldi	r19, 0x00	; 0
    358e:	25 c0       	rjmp	.+74     	; 0x35da <vfprintf+0x252>
    3590:	f2 2f       	mov	r31, r18
    3592:	f9 7f       	andi	r31, 0xF9	; 249
    3594:	bf 2e       	mov	r11, r31
    3596:	8f 36       	cpi	r24, 0x6F	; 111
    3598:	c1 f0       	breq	.+48     	; 0x35ca <vfprintf+0x242>
    359a:	18 f4       	brcc	.+6      	; 0x35a2 <vfprintf+0x21a>
    359c:	88 35       	cpi	r24, 0x58	; 88
    359e:	79 f0       	breq	.+30     	; 0x35be <vfprintf+0x236>
    35a0:	ad c0       	rjmp	.+346    	; 0x36fc <vfprintf+0x374>
    35a2:	80 37       	cpi	r24, 0x70	; 112
    35a4:	19 f0       	breq	.+6      	; 0x35ac <vfprintf+0x224>
    35a6:	88 37       	cpi	r24, 0x78	; 120
    35a8:	21 f0       	breq	.+8      	; 0x35b2 <vfprintf+0x22a>
    35aa:	a8 c0       	rjmp	.+336    	; 0x36fc <vfprintf+0x374>
    35ac:	2f 2f       	mov	r18, r31
    35ae:	20 61       	ori	r18, 0x10	; 16
    35b0:	b2 2e       	mov	r11, r18
    35b2:	b4 fe       	sbrs	r11, 4
    35b4:	0d c0       	rjmp	.+26     	; 0x35d0 <vfprintf+0x248>
    35b6:	8b 2d       	mov	r24, r11
    35b8:	84 60       	ori	r24, 0x04	; 4
    35ba:	b8 2e       	mov	r11, r24
    35bc:	09 c0       	rjmp	.+18     	; 0x35d0 <vfprintf+0x248>
    35be:	24 ff       	sbrs	r18, 4
    35c0:	0a c0       	rjmp	.+20     	; 0x35d6 <vfprintf+0x24e>
    35c2:	9f 2f       	mov	r25, r31
    35c4:	96 60       	ori	r25, 0x06	; 6
    35c6:	b9 2e       	mov	r11, r25
    35c8:	06 c0       	rjmp	.+12     	; 0x35d6 <vfprintf+0x24e>
    35ca:	28 e0       	ldi	r18, 0x08	; 8
    35cc:	30 e0       	ldi	r19, 0x00	; 0
    35ce:	05 c0       	rjmp	.+10     	; 0x35da <vfprintf+0x252>
    35d0:	20 e1       	ldi	r18, 0x10	; 16
    35d2:	30 e0       	ldi	r19, 0x00	; 0
    35d4:	02 c0       	rjmp	.+4      	; 0x35da <vfprintf+0x252>
    35d6:	20 e1       	ldi	r18, 0x10	; 16
    35d8:	32 e0       	ldi	r19, 0x02	; 2
    35da:	f8 01       	movw	r30, r16
    35dc:	b7 fe       	sbrs	r11, 7
    35de:	07 c0       	rjmp	.+14     	; 0x35ee <vfprintf+0x266>
    35e0:	60 81       	ld	r22, Z
    35e2:	71 81       	ldd	r23, Z+1	; 0x01
    35e4:	82 81       	ldd	r24, Z+2	; 0x02
    35e6:	93 81       	ldd	r25, Z+3	; 0x03
    35e8:	0c 5f       	subi	r16, 0xFC	; 252
    35ea:	1f 4f       	sbci	r17, 0xFF	; 255
    35ec:	06 c0       	rjmp	.+12     	; 0x35fa <vfprintf+0x272>
    35ee:	60 81       	ld	r22, Z
    35f0:	71 81       	ldd	r23, Z+1	; 0x01
    35f2:	80 e0       	ldi	r24, 0x00	; 0
    35f4:	90 e0       	ldi	r25, 0x00	; 0
    35f6:	0e 5f       	subi	r16, 0xFE	; 254
    35f8:	1f 4f       	sbci	r17, 0xFF	; 255
    35fa:	a4 01       	movw	r20, r8
    35fc:	d6 d0       	rcall	.+428    	; 0x37aa <__ultoa_invert>
    35fe:	a8 2e       	mov	r10, r24
    3600:	a8 18       	sub	r10, r8
    3602:	fb 2d       	mov	r31, r11
    3604:	ff 77       	andi	r31, 0x7F	; 127
    3606:	7f 2e       	mov	r7, r31
    3608:	76 fe       	sbrs	r7, 6
    360a:	0b c0       	rjmp	.+22     	; 0x3622 <vfprintf+0x29a>
    360c:	37 2d       	mov	r19, r7
    360e:	3e 7f       	andi	r19, 0xFE	; 254
    3610:	a5 14       	cp	r10, r5
    3612:	50 f4       	brcc	.+20     	; 0x3628 <vfprintf+0x2a0>
    3614:	74 fe       	sbrs	r7, 4
    3616:	0a c0       	rjmp	.+20     	; 0x362c <vfprintf+0x2a4>
    3618:	72 fc       	sbrc	r7, 2
    361a:	08 c0       	rjmp	.+16     	; 0x362c <vfprintf+0x2a4>
    361c:	37 2d       	mov	r19, r7
    361e:	3e 7e       	andi	r19, 0xEE	; 238
    3620:	05 c0       	rjmp	.+10     	; 0x362c <vfprintf+0x2a4>
    3622:	ba 2c       	mov	r11, r10
    3624:	37 2d       	mov	r19, r7
    3626:	03 c0       	rjmp	.+6      	; 0x362e <vfprintf+0x2a6>
    3628:	ba 2c       	mov	r11, r10
    362a:	01 c0       	rjmp	.+2      	; 0x362e <vfprintf+0x2a6>
    362c:	b5 2c       	mov	r11, r5
    362e:	34 ff       	sbrs	r19, 4
    3630:	0d c0       	rjmp	.+26     	; 0x364c <vfprintf+0x2c4>
    3632:	fe 01       	movw	r30, r28
    3634:	ea 0d       	add	r30, r10
    3636:	f1 1d       	adc	r31, r1
    3638:	80 81       	ld	r24, Z
    363a:	80 33       	cpi	r24, 0x30	; 48
    363c:	11 f4       	brne	.+4      	; 0x3642 <vfprintf+0x2ba>
    363e:	39 7e       	andi	r19, 0xE9	; 233
    3640:	09 c0       	rjmp	.+18     	; 0x3654 <vfprintf+0x2cc>
    3642:	32 ff       	sbrs	r19, 2
    3644:	06 c0       	rjmp	.+12     	; 0x3652 <vfprintf+0x2ca>
    3646:	b3 94       	inc	r11
    3648:	b3 94       	inc	r11
    364a:	04 c0       	rjmp	.+8      	; 0x3654 <vfprintf+0x2cc>
    364c:	83 2f       	mov	r24, r19
    364e:	86 78       	andi	r24, 0x86	; 134
    3650:	09 f0       	breq	.+2      	; 0x3654 <vfprintf+0x2cc>
    3652:	b3 94       	inc	r11
    3654:	33 fd       	sbrc	r19, 3
    3656:	12 c0       	rjmp	.+36     	; 0x367c <vfprintf+0x2f4>
    3658:	30 ff       	sbrs	r19, 0
    365a:	06 c0       	rjmp	.+12     	; 0x3668 <vfprintf+0x2e0>
    365c:	5a 2c       	mov	r5, r10
    365e:	b3 14       	cp	r11, r3
    3660:	18 f4       	brcc	.+6      	; 0x3668 <vfprintf+0x2e0>
    3662:	53 0c       	add	r5, r3
    3664:	5b 18       	sub	r5, r11
    3666:	b3 2c       	mov	r11, r3
    3668:	b3 14       	cp	r11, r3
    366a:	60 f4       	brcc	.+24     	; 0x3684 <vfprintf+0x2fc>
    366c:	b7 01       	movw	r22, r14
    366e:	80 e2       	ldi	r24, 0x20	; 32
    3670:	90 e0       	ldi	r25, 0x00	; 0
    3672:	3c 87       	std	Y+12, r19	; 0x0c
    3674:	62 d0       	rcall	.+196    	; 0x373a <fputc>
    3676:	b3 94       	inc	r11
    3678:	3c 85       	ldd	r19, Y+12	; 0x0c
    367a:	f6 cf       	rjmp	.-20     	; 0x3668 <vfprintf+0x2e0>
    367c:	b3 14       	cp	r11, r3
    367e:	10 f4       	brcc	.+4      	; 0x3684 <vfprintf+0x2fc>
    3680:	3b 18       	sub	r3, r11
    3682:	01 c0       	rjmp	.+2      	; 0x3686 <vfprintf+0x2fe>
    3684:	31 2c       	mov	r3, r1
    3686:	34 ff       	sbrs	r19, 4
    3688:	11 c0       	rjmp	.+34     	; 0x36ac <vfprintf+0x324>
    368a:	b7 01       	movw	r22, r14
    368c:	80 e3       	ldi	r24, 0x30	; 48
    368e:	90 e0       	ldi	r25, 0x00	; 0
    3690:	3c 87       	std	Y+12, r19	; 0x0c
    3692:	53 d0       	rcall	.+166    	; 0x373a <fputc>
    3694:	3c 85       	ldd	r19, Y+12	; 0x0c
    3696:	32 ff       	sbrs	r19, 2
    3698:	16 c0       	rjmp	.+44     	; 0x36c6 <vfprintf+0x33e>
    369a:	31 fd       	sbrc	r19, 1
    369c:	03 c0       	rjmp	.+6      	; 0x36a4 <vfprintf+0x31c>
    369e:	88 e7       	ldi	r24, 0x78	; 120
    36a0:	90 e0       	ldi	r25, 0x00	; 0
    36a2:	02 c0       	rjmp	.+4      	; 0x36a8 <vfprintf+0x320>
    36a4:	88 e5       	ldi	r24, 0x58	; 88
    36a6:	90 e0       	ldi	r25, 0x00	; 0
    36a8:	b7 01       	movw	r22, r14
    36aa:	0c c0       	rjmp	.+24     	; 0x36c4 <vfprintf+0x33c>
    36ac:	83 2f       	mov	r24, r19
    36ae:	86 78       	andi	r24, 0x86	; 134
    36b0:	51 f0       	breq	.+20     	; 0x36c6 <vfprintf+0x33e>
    36b2:	31 ff       	sbrs	r19, 1
    36b4:	02 c0       	rjmp	.+4      	; 0x36ba <vfprintf+0x332>
    36b6:	8b e2       	ldi	r24, 0x2B	; 43
    36b8:	01 c0       	rjmp	.+2      	; 0x36bc <vfprintf+0x334>
    36ba:	80 e2       	ldi	r24, 0x20	; 32
    36bc:	37 fd       	sbrc	r19, 7
    36be:	8d e2       	ldi	r24, 0x2D	; 45
    36c0:	b7 01       	movw	r22, r14
    36c2:	90 e0       	ldi	r25, 0x00	; 0
    36c4:	3a d0       	rcall	.+116    	; 0x373a <fputc>
    36c6:	a5 14       	cp	r10, r5
    36c8:	30 f4       	brcc	.+12     	; 0x36d6 <vfprintf+0x34e>
    36ca:	b7 01       	movw	r22, r14
    36cc:	80 e3       	ldi	r24, 0x30	; 48
    36ce:	90 e0       	ldi	r25, 0x00	; 0
    36d0:	34 d0       	rcall	.+104    	; 0x373a <fputc>
    36d2:	5a 94       	dec	r5
    36d4:	f8 cf       	rjmp	.-16     	; 0x36c6 <vfprintf+0x33e>
    36d6:	aa 94       	dec	r10
    36d8:	f4 01       	movw	r30, r8
    36da:	ea 0d       	add	r30, r10
    36dc:	f1 1d       	adc	r31, r1
    36de:	80 81       	ld	r24, Z
    36e0:	b7 01       	movw	r22, r14
    36e2:	90 e0       	ldi	r25, 0x00	; 0
    36e4:	2a d0       	rcall	.+84     	; 0x373a <fputc>
    36e6:	a1 10       	cpse	r10, r1
    36e8:	f6 cf       	rjmp	.-20     	; 0x36d6 <vfprintf+0x34e>
    36ea:	33 20       	and	r3, r3
    36ec:	09 f4       	brne	.+2      	; 0x36f0 <vfprintf+0x368>
    36ee:	5d ce       	rjmp	.-838    	; 0x33aa <vfprintf+0x22>
    36f0:	b7 01       	movw	r22, r14
    36f2:	80 e2       	ldi	r24, 0x20	; 32
    36f4:	90 e0       	ldi	r25, 0x00	; 0
    36f6:	21 d0       	rcall	.+66     	; 0x373a <fputc>
    36f8:	3a 94       	dec	r3
    36fa:	f7 cf       	rjmp	.-18     	; 0x36ea <vfprintf+0x362>
    36fc:	f7 01       	movw	r30, r14
    36fe:	86 81       	ldd	r24, Z+6	; 0x06
    3700:	97 81       	ldd	r25, Z+7	; 0x07
    3702:	02 c0       	rjmp	.+4      	; 0x3708 <vfprintf+0x380>
    3704:	8f ef       	ldi	r24, 0xFF	; 255
    3706:	9f ef       	ldi	r25, 0xFF	; 255
    3708:	2c 96       	adiw	r28, 0x0c	; 12
    370a:	e2 e1       	ldi	r30, 0x12	; 18
    370c:	c8 c0       	rjmp	.+400    	; 0x389e <__epilogue_restores__>

0000370e <strnlen_P>:
    370e:	fc 01       	movw	r30, r24
    3710:	05 90       	lpm	r0, Z+
    3712:	61 50       	subi	r22, 0x01	; 1
    3714:	70 40       	sbci	r23, 0x00	; 0
    3716:	01 10       	cpse	r0, r1
    3718:	d8 f7       	brcc	.-10     	; 0x3710 <strnlen_P+0x2>
    371a:	80 95       	com	r24
    371c:	90 95       	com	r25
    371e:	8e 0f       	add	r24, r30
    3720:	9f 1f       	adc	r25, r31
    3722:	08 95       	ret

00003724 <strnlen>:
    3724:	fc 01       	movw	r30, r24
    3726:	61 50       	subi	r22, 0x01	; 1
    3728:	70 40       	sbci	r23, 0x00	; 0
    372a:	01 90       	ld	r0, Z+
    372c:	01 10       	cpse	r0, r1
    372e:	d8 f7       	brcc	.-10     	; 0x3726 <strnlen+0x2>
    3730:	80 95       	com	r24
    3732:	90 95       	com	r25
    3734:	8e 0f       	add	r24, r30
    3736:	9f 1f       	adc	r25, r31
    3738:	08 95       	ret

0000373a <fputc>:
    373a:	0f 93       	push	r16
    373c:	1f 93       	push	r17
    373e:	cf 93       	push	r28
    3740:	df 93       	push	r29
    3742:	fb 01       	movw	r30, r22
    3744:	23 81       	ldd	r18, Z+3	; 0x03
    3746:	21 fd       	sbrc	r18, 1
    3748:	03 c0       	rjmp	.+6      	; 0x3750 <fputc+0x16>
    374a:	8f ef       	ldi	r24, 0xFF	; 255
    374c:	9f ef       	ldi	r25, 0xFF	; 255
    374e:	28 c0       	rjmp	.+80     	; 0x37a0 <fputc+0x66>
    3750:	22 ff       	sbrs	r18, 2
    3752:	16 c0       	rjmp	.+44     	; 0x3780 <fputc+0x46>
    3754:	46 81       	ldd	r20, Z+6	; 0x06
    3756:	57 81       	ldd	r21, Z+7	; 0x07
    3758:	24 81       	ldd	r18, Z+4	; 0x04
    375a:	35 81       	ldd	r19, Z+5	; 0x05
    375c:	42 17       	cp	r20, r18
    375e:	53 07       	cpc	r21, r19
    3760:	44 f4       	brge	.+16     	; 0x3772 <fputc+0x38>
    3762:	a0 81       	ld	r26, Z
    3764:	b1 81       	ldd	r27, Z+1	; 0x01
    3766:	9d 01       	movw	r18, r26
    3768:	2f 5f       	subi	r18, 0xFF	; 255
    376a:	3f 4f       	sbci	r19, 0xFF	; 255
    376c:	31 83       	std	Z+1, r19	; 0x01
    376e:	20 83       	st	Z, r18
    3770:	8c 93       	st	X, r24
    3772:	26 81       	ldd	r18, Z+6	; 0x06
    3774:	37 81       	ldd	r19, Z+7	; 0x07
    3776:	2f 5f       	subi	r18, 0xFF	; 255
    3778:	3f 4f       	sbci	r19, 0xFF	; 255
    377a:	37 83       	std	Z+7, r19	; 0x07
    377c:	26 83       	std	Z+6, r18	; 0x06
    377e:	10 c0       	rjmp	.+32     	; 0x37a0 <fputc+0x66>
    3780:	eb 01       	movw	r28, r22
    3782:	09 2f       	mov	r16, r25
    3784:	18 2f       	mov	r17, r24
    3786:	00 84       	ldd	r0, Z+8	; 0x08
    3788:	f1 85       	ldd	r31, Z+9	; 0x09
    378a:	e0 2d       	mov	r30, r0
    378c:	09 95       	icall
    378e:	89 2b       	or	r24, r25
    3790:	e1 f6       	brne	.-72     	; 0x374a <fputc+0x10>
    3792:	8e 81       	ldd	r24, Y+6	; 0x06
    3794:	9f 81       	ldd	r25, Y+7	; 0x07
    3796:	01 96       	adiw	r24, 0x01	; 1
    3798:	9f 83       	std	Y+7, r25	; 0x07
    379a:	8e 83       	std	Y+6, r24	; 0x06
    379c:	81 2f       	mov	r24, r17
    379e:	90 2f       	mov	r25, r16
    37a0:	df 91       	pop	r29
    37a2:	cf 91       	pop	r28
    37a4:	1f 91       	pop	r17
    37a6:	0f 91       	pop	r16
    37a8:	08 95       	ret

000037aa <__ultoa_invert>:
    37aa:	fa 01       	movw	r30, r20
    37ac:	aa 27       	eor	r26, r26
    37ae:	28 30       	cpi	r18, 0x08	; 8
    37b0:	51 f1       	breq	.+84     	; 0x3806 <__ultoa_invert+0x5c>
    37b2:	20 31       	cpi	r18, 0x10	; 16
    37b4:	81 f1       	breq	.+96     	; 0x3816 <__ultoa_invert+0x6c>
    37b6:	e8 94       	clt
    37b8:	6f 93       	push	r22
    37ba:	6e 7f       	andi	r22, 0xFE	; 254
    37bc:	6e 5f       	subi	r22, 0xFE	; 254
    37be:	7f 4f       	sbci	r23, 0xFF	; 255
    37c0:	8f 4f       	sbci	r24, 0xFF	; 255
    37c2:	9f 4f       	sbci	r25, 0xFF	; 255
    37c4:	af 4f       	sbci	r26, 0xFF	; 255
    37c6:	b1 e0       	ldi	r27, 0x01	; 1
    37c8:	3e d0       	rcall	.+124    	; 0x3846 <__ultoa_invert+0x9c>
    37ca:	b4 e0       	ldi	r27, 0x04	; 4
    37cc:	3c d0       	rcall	.+120    	; 0x3846 <__ultoa_invert+0x9c>
    37ce:	67 0f       	add	r22, r23
    37d0:	78 1f       	adc	r23, r24
    37d2:	89 1f       	adc	r24, r25
    37d4:	9a 1f       	adc	r25, r26
    37d6:	a1 1d       	adc	r26, r1
    37d8:	68 0f       	add	r22, r24
    37da:	79 1f       	adc	r23, r25
    37dc:	8a 1f       	adc	r24, r26
    37de:	91 1d       	adc	r25, r1
    37e0:	a1 1d       	adc	r26, r1
    37e2:	6a 0f       	add	r22, r26
    37e4:	71 1d       	adc	r23, r1
    37e6:	81 1d       	adc	r24, r1
    37e8:	91 1d       	adc	r25, r1
    37ea:	a1 1d       	adc	r26, r1
    37ec:	20 d0       	rcall	.+64     	; 0x382e <__ultoa_invert+0x84>
    37ee:	09 f4       	brne	.+2      	; 0x37f2 <__ultoa_invert+0x48>
    37f0:	68 94       	set
    37f2:	3f 91       	pop	r19
    37f4:	2a e0       	ldi	r18, 0x0A	; 10
    37f6:	26 9f       	mul	r18, r22
    37f8:	11 24       	eor	r1, r1
    37fa:	30 19       	sub	r19, r0
    37fc:	30 5d       	subi	r19, 0xD0	; 208
    37fe:	31 93       	st	Z+, r19
    3800:	de f6       	brtc	.-74     	; 0x37b8 <__ultoa_invert+0xe>
    3802:	cf 01       	movw	r24, r30
    3804:	08 95       	ret
    3806:	46 2f       	mov	r20, r22
    3808:	47 70       	andi	r20, 0x07	; 7
    380a:	40 5d       	subi	r20, 0xD0	; 208
    380c:	41 93       	st	Z+, r20
    380e:	b3 e0       	ldi	r27, 0x03	; 3
    3810:	0f d0       	rcall	.+30     	; 0x3830 <__ultoa_invert+0x86>
    3812:	c9 f7       	brne	.-14     	; 0x3806 <__ultoa_invert+0x5c>
    3814:	f6 cf       	rjmp	.-20     	; 0x3802 <__ultoa_invert+0x58>
    3816:	46 2f       	mov	r20, r22
    3818:	4f 70       	andi	r20, 0x0F	; 15
    381a:	40 5d       	subi	r20, 0xD0	; 208
    381c:	4a 33       	cpi	r20, 0x3A	; 58
    381e:	18 f0       	brcs	.+6      	; 0x3826 <__ultoa_invert+0x7c>
    3820:	49 5d       	subi	r20, 0xD9	; 217
    3822:	31 fd       	sbrc	r19, 1
    3824:	40 52       	subi	r20, 0x20	; 32
    3826:	41 93       	st	Z+, r20
    3828:	02 d0       	rcall	.+4      	; 0x382e <__ultoa_invert+0x84>
    382a:	a9 f7       	brne	.-22     	; 0x3816 <__ultoa_invert+0x6c>
    382c:	ea cf       	rjmp	.-44     	; 0x3802 <__ultoa_invert+0x58>
    382e:	b4 e0       	ldi	r27, 0x04	; 4
    3830:	a6 95       	lsr	r26
    3832:	97 95       	ror	r25
    3834:	87 95       	ror	r24
    3836:	77 95       	ror	r23
    3838:	67 95       	ror	r22
    383a:	ba 95       	dec	r27
    383c:	c9 f7       	brne	.-14     	; 0x3830 <__ultoa_invert+0x86>
    383e:	00 97       	sbiw	r24, 0x00	; 0
    3840:	61 05       	cpc	r22, r1
    3842:	71 05       	cpc	r23, r1
    3844:	08 95       	ret
    3846:	9b 01       	movw	r18, r22
    3848:	ac 01       	movw	r20, r24
    384a:	0a 2e       	mov	r0, r26
    384c:	06 94       	lsr	r0
    384e:	57 95       	ror	r21
    3850:	47 95       	ror	r20
    3852:	37 95       	ror	r19
    3854:	27 95       	ror	r18
    3856:	ba 95       	dec	r27
    3858:	c9 f7       	brne	.-14     	; 0x384c <__ultoa_invert+0xa2>
    385a:	62 0f       	add	r22, r18
    385c:	73 1f       	adc	r23, r19
    385e:	84 1f       	adc	r24, r20
    3860:	95 1f       	adc	r25, r21
    3862:	a0 1d       	adc	r26, r0
    3864:	08 95       	ret

00003866 <__prologue_saves__>:
    3866:	2f 92       	push	r2
    3868:	3f 92       	push	r3
    386a:	4f 92       	push	r4
    386c:	5f 92       	push	r5
    386e:	6f 92       	push	r6
    3870:	7f 92       	push	r7
    3872:	8f 92       	push	r8
    3874:	9f 92       	push	r9
    3876:	af 92       	push	r10
    3878:	bf 92       	push	r11
    387a:	cf 92       	push	r12
    387c:	df 92       	push	r13
    387e:	ef 92       	push	r14
    3880:	ff 92       	push	r15
    3882:	0f 93       	push	r16
    3884:	1f 93       	push	r17
    3886:	cf 93       	push	r28
    3888:	df 93       	push	r29
    388a:	cd b7       	in	r28, 0x3d	; 61
    388c:	de b7       	in	r29, 0x3e	; 62
    388e:	ca 1b       	sub	r28, r26
    3890:	db 0b       	sbc	r29, r27
    3892:	0f b6       	in	r0, 0x3f	; 63
    3894:	f8 94       	cli
    3896:	de bf       	out	0x3e, r29	; 62
    3898:	0f be       	out	0x3f, r0	; 63
    389a:	cd bf       	out	0x3d, r28	; 61
    389c:	09 94       	ijmp

0000389e <__epilogue_restores__>:
    389e:	2a 88       	ldd	r2, Y+18	; 0x12
    38a0:	39 88       	ldd	r3, Y+17	; 0x11
    38a2:	48 88       	ldd	r4, Y+16	; 0x10
    38a4:	5f 84       	ldd	r5, Y+15	; 0x0f
    38a6:	6e 84       	ldd	r6, Y+14	; 0x0e
    38a8:	7d 84       	ldd	r7, Y+13	; 0x0d
    38aa:	8c 84       	ldd	r8, Y+12	; 0x0c
    38ac:	9b 84       	ldd	r9, Y+11	; 0x0b
    38ae:	aa 84       	ldd	r10, Y+10	; 0x0a
    38b0:	b9 84       	ldd	r11, Y+9	; 0x09
    38b2:	c8 84       	ldd	r12, Y+8	; 0x08
    38b4:	df 80       	ldd	r13, Y+7	; 0x07
    38b6:	ee 80       	ldd	r14, Y+6	; 0x06
    38b8:	fd 80       	ldd	r15, Y+5	; 0x05
    38ba:	0c 81       	ldd	r16, Y+4	; 0x04
    38bc:	1b 81       	ldd	r17, Y+3	; 0x03
    38be:	aa 81       	ldd	r26, Y+2	; 0x02
    38c0:	b9 81       	ldd	r27, Y+1	; 0x01
    38c2:	ce 0f       	add	r28, r30
    38c4:	d1 1d       	adc	r29, r1
    38c6:	0f b6       	in	r0, 0x3f	; 63
    38c8:	f8 94       	cli
    38ca:	de bf       	out	0x3e, r29	; 62
    38cc:	0f be       	out	0x3f, r0	; 63
    38ce:	cd bf       	out	0x3d, r28	; 61
    38d0:	ed 01       	movw	r28, r26
    38d2:	08 95       	ret

000038d4 <_exit>:
    38d4:	f8 94       	cli

000038d6 <__stop_program>:
    38d6:	ff cf       	rjmp	.-2      	; 0x38d6 <__stop_program>
