INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/isf9/ultra96-practice/build_vivado/simple_base_project/simple_base_project.srcs/sources_1/new/const_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module const_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/isf9/ultra96-practice/build_vivado/simple_base_project/simple_base_project.srcs/sim_1/new/const_driver_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module const_driver_tb
