\documentclass{vhdl-assignment}

\title{Assignment 8}
\date{November 6, 2023}

\begin{document}
\maketitle
\thispagestyle{fancy}

\begin{problem}{For each student}
    \begin{enumerate}
        \item Compare blocking and nonblocking assignments.
        \item How to use case, casex, casez in Behavioral model.
        \item Describe sequential circuit with mixed blocking and nonblocking assignments
    \end{enumerate}

    \note{FPGA PROTOTYPING BY VERILOG EXAMPLES - Section 7.1.4 - Page 180}
\end{problem}

\begin{problem}{For each group}
    Design the givin module, write testbench, and simulate your design.

    The group leaders need to upload the report to Teams folder. Each group will be presenting infront of the class in the next lessons.

    Besides well understand your own topic, you also need to understand others group's topic.
    
    \begin{enumerate}
        \item Example 3.9.1 Hexadecimal digit to seven-segment LED decoder (Group 1, 2, 3, 4, 17)
        \item Example 3.9.2 Sign - magnitude adder (Group 5, 6, 7, 8)
        \item Example 3.9.3 Barrel shifter (Group 9, 10, 11, 12)
        \item Example 3.9.4 Simplified floating - point adder (Group 13, 14, 15, 16)
    \end{enumerate}

    \note{FPGA PROTOTYPING BY VERILOG EXAMPLES - Section 3.9 - Page 67}

\end{problem}

\end{document}