// Seed: 2788932461
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    input wor id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    output logic id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wand id_9
);
  wor id_11;
  initial begin
    id_6 <= id_4 == id_2;
  end
  task id_12;
    begin
      id_0 = 1;
    end
  endtask
  assign id_5 = 1;
  module_0(
      id_11, id_11, id_11
  );
  assign id_11 = 1;
  wire id_13;
endmodule
