// Seed: 1702588500
module module_0 (
    input wor id_0
    , id_4,
    input supply1 id_1,
    input uwire id_2
);
  assign id_4[0] = 1;
  assign module_1.type_2 = 0;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    output wand id_2,
    output supply1 id_3,
    input wand id_4,
    input wor id_5
);
  always force {1, 1} = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = id_5;
  assign module_3.id_6 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1'b0 or negedge 1) begin : LABEL_0
    id_6 <= 1;
  end
  module_2 modCall_1 (
      id_4,
      id_2,
      id_1,
      id_2
  );
endmodule
