-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_75_7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    col_sum_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_ce0 : OUT STD_LOGIC;
    col_sum_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_1_ce0 : OUT STD_LOGIC;
    col_sum_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_2_ce0 : OUT STD_LOGIC;
    col_sum_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_3_ce0 : OUT STD_LOGIC;
    col_sum_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_4_ce0 : OUT STD_LOGIC;
    col_sum_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_5_ce0 : OUT STD_LOGIC;
    col_sum_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_6_ce0 : OUT STD_LOGIC;
    col_sum_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    col_sum_7_ce0 : OUT STD_LOGIC;
    col_sum_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_75_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_fu_314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal zext_ln75_fu_332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln75_reg_885 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal j_fu_94 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln75_fu_344_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_jb : STD_LOGIC_VECTOR (6 downto 0);
    signal col_sum_ce0_local : STD_LOGIC;
    signal col_sum_1_ce0_local : STD_LOGIC;
    signal col_sum_2_ce0_local : STD_LOGIC;
    signal col_sum_3_ce0_local : STD_LOGIC;
    signal col_sum_4_ce0_local : STD_LOGIC;
    signal col_sum_5_ce0_local : STD_LOGIC;
    signal col_sum_6_ce0_local : STD_LOGIC;
    signal col_sum_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local : STD_LOGIC;
    signal select_ln80_fu_411_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local : STD_LOGIC;
    signal select_ln80_1_fu_476_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local : STD_LOGIC;
    signal select_ln80_2_fu_541_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local : STD_LOGIC;
    signal select_ln80_3_fu_606_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local : STD_LOGIC;
    signal select_ln80_4_fu_671_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local : STD_LOGIC;
    signal select_ln80_5_fu_736_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local : STD_LOGIC;
    signal select_ln80_6_fu_801_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local : STD_LOGIC;
    signal select_ln80_7_fu_866_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local : STD_LOGIC;
    signal lshr_ln3_fu_322_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln1_fu_355_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln80_fu_371_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_s_fu_377_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln80_fu_387_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_fu_397_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln80_1_fu_391_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln80_1_fu_407_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln80_1_fu_420_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln80_2_fu_436_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_2_fu_442_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln80_2_fu_452_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_3_fu_462_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln80_3_fu_456_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln80_3_fu_472_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln80_2_fu_485_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln80_4_fu_501_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_4_fu_507_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln80_4_fu_517_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_527_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_493_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln80_5_fu_521_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln80_5_fu_537_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln80_3_fu_550_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln80_6_fu_566_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_6_fu_572_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln80_6_fu_582_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_592_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_558_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln80_7_fu_586_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln80_7_fu_602_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln80_4_fu_615_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln80_8_fu_631_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_13_fu_637_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln80_8_fu_647_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_14_fu_657_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_623_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln80_9_fu_651_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln80_9_fu_667_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln80_5_fu_680_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln80_10_fu_696_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_16_fu_702_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln80_10_fu_712_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_722_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_688_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln80_11_fu_716_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln80_11_fu_732_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln80_6_fu_745_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln80_12_fu_761_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_19_fu_767_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln80_12_fu_777_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_787_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_753_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln80_13_fu_781_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln80_13_fu_797_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln80_7_fu_810_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln80_14_fu_826_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_22_fu_832_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln80_14_fu_842_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_23_fu_852_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_818_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln80_15_fu_846_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln80_15_fu_862_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    j_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((tmp_fu_314_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_94 <= add_ln75_fu_344_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_94 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln75_reg_885(2 downto 0) <= zext_ln75_fu_332_p1(2 downto 0);
            end if;
        end if;
    end process;
    zext_ln75_reg_885(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln75_fu_344_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_jb) + unsigned(ap_const_lv7_8));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, tmp_fu_314_p3)
    begin
        if (((tmp_fu_314_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_jb_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_94, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_jb <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_jb <= j_fu_94;
        end if; 
    end process;

    col_sum_1_address0 <= zext_ln75_fu_332_p1(3 - 1 downto 0);
    col_sum_1_ce0 <= col_sum_1_ce0_local;

    col_sum_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sum_1_ce0_local <= ap_const_logic_1;
        else 
            col_sum_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_2_address0 <= zext_ln75_fu_332_p1(3 - 1 downto 0);
    col_sum_2_ce0 <= col_sum_2_ce0_local;

    col_sum_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sum_2_ce0_local <= ap_const_logic_1;
        else 
            col_sum_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_3_address0 <= zext_ln75_fu_332_p1(3 - 1 downto 0);
    col_sum_3_ce0 <= col_sum_3_ce0_local;

    col_sum_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sum_3_ce0_local <= ap_const_logic_1;
        else 
            col_sum_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_4_address0 <= zext_ln75_fu_332_p1(3 - 1 downto 0);
    col_sum_4_ce0 <= col_sum_4_ce0_local;

    col_sum_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sum_4_ce0_local <= ap_const_logic_1;
        else 
            col_sum_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_5_address0 <= zext_ln75_fu_332_p1(3 - 1 downto 0);
    col_sum_5_ce0 <= col_sum_5_ce0_local;

    col_sum_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sum_5_ce0_local <= ap_const_logic_1;
        else 
            col_sum_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_6_address0 <= zext_ln75_fu_332_p1(3 - 1 downto 0);
    col_sum_6_ce0 <= col_sum_6_ce0_local;

    col_sum_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sum_6_ce0_local <= ap_const_logic_1;
        else 
            col_sum_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_7_address0 <= zext_ln75_fu_332_p1(3 - 1 downto 0);
    col_sum_7_ce0 <= col_sum_7_ce0_local;

    col_sum_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sum_7_ce0_local <= ap_const_logic_1;
        else 
            col_sum_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_address0 <= zext_ln75_fu_332_p1(3 - 1 downto 0);
    col_sum_ce0 <= col_sum_ce0_local;

    col_sum_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sum_ce0_local <= ap_const_logic_1;
        else 
            col_sum_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln3_fu_322_p4 <= ap_sig_allocacmp_jb(5 downto 3);
    select_ln80_1_fu_476_p3 <= 
        sub_ln80_3_fu_456_p2 when (tmp_9_fu_428_p3(0) = '1') else 
        zext_ln80_3_fu_472_p1;
    select_ln80_2_fu_541_p3 <= 
        sub_ln80_5_fu_521_p2 when (tmp_10_fu_493_p3(0) = '1') else 
        zext_ln80_5_fu_537_p1;
    select_ln80_3_fu_606_p3 <= 
        sub_ln80_7_fu_586_p2 when (tmp_11_fu_558_p3(0) = '1') else 
        zext_ln80_7_fu_602_p1;
    select_ln80_4_fu_671_p3 <= 
        sub_ln80_9_fu_651_p2 when (tmp_12_fu_623_p3(0) = '1') else 
        zext_ln80_9_fu_667_p1;
    select_ln80_5_fu_736_p3 <= 
        sub_ln80_11_fu_716_p2 when (tmp_15_fu_688_p3(0) = '1') else 
        zext_ln80_11_fu_732_p1;
    select_ln80_6_fu_801_p3 <= 
        sub_ln80_13_fu_781_p2 when (tmp_18_fu_753_p3(0) = '1') else 
        zext_ln80_13_fu_797_p1;
    select_ln80_7_fu_866_p3 <= 
        sub_ln80_15_fu_846_p2 when (tmp_21_fu_818_p3(0) = '1') else 
        zext_ln80_15_fu_862_p1;
    select_ln80_fu_411_p3 <= 
        sub_ln80_1_fu_391_p2 when (tmp_8_fu_363_p3(0) = '1') else 
        zext_ln80_1_fu_407_p1;
    shl_ln1_fu_355_p3 <= (col_sum_q0 & ap_const_lv14_0);
    shl_ln80_1_fu_420_p3 <= (col_sum_1_q0 & ap_const_lv14_0);
    shl_ln80_2_fu_485_p3 <= (col_sum_2_q0 & ap_const_lv14_0);
    shl_ln80_3_fu_550_p3 <= (col_sum_3_q0 & ap_const_lv14_0);
    shl_ln80_4_fu_615_p3 <= (col_sum_4_q0 & ap_const_lv14_0);
    shl_ln80_5_fu_680_p3 <= (col_sum_5_q0 & ap_const_lv14_0);
    shl_ln80_6_fu_745_p3 <= (col_sum_6_q0 & ap_const_lv14_0);
    shl_ln80_7_fu_810_p3 <= (col_sum_7_q0 & ap_const_lv14_0);
    sub_ln80_10_fu_696_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln80_5_fu_680_p3));
    sub_ln80_11_fu_716_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln80_10_fu_712_p1));
    sub_ln80_12_fu_761_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln80_6_fu_745_p3));
    sub_ln80_13_fu_781_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln80_12_fu_777_p1));
    sub_ln80_14_fu_826_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln80_7_fu_810_p3));
    sub_ln80_15_fu_846_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln80_14_fu_842_p1));
    sub_ln80_1_fu_391_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln80_fu_387_p1));
    sub_ln80_2_fu_436_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln80_1_fu_420_p3));
    sub_ln80_3_fu_456_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln80_2_fu_452_p1));
    sub_ln80_4_fu_501_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln80_2_fu_485_p3));
    sub_ln80_5_fu_521_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln80_4_fu_517_p1));
    sub_ln80_6_fu_566_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln80_3_fu_550_p3));
    sub_ln80_7_fu_586_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln80_6_fu_582_p1));
    sub_ln80_8_fu_631_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln80_4_fu_615_p3));
    sub_ln80_9_fu_651_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln80_8_fu_647_p1));
    sub_ln80_fu_371_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln1_fu_355_p3));
    tmp_10_fu_493_p3 <= col_sum_2_q0(23 downto 23);
    tmp_11_fu_558_p3 <= col_sum_3_q0(23 downto 23);
    tmp_12_fu_623_p3 <= col_sum_4_q0(23 downto 23);
    tmp_13_fu_637_p4 <= sub_ln80_8_fu_631_p2(37 downto 22);
    tmp_14_fu_657_p4 <= col_sum_4_q0(23 downto 8);
    tmp_15_fu_688_p3 <= col_sum_5_q0(23 downto 23);
    tmp_16_fu_702_p4 <= sub_ln80_10_fu_696_p2(37 downto 22);
    tmp_17_fu_722_p4 <= col_sum_5_q0(23 downto 8);
    tmp_18_fu_753_p3 <= col_sum_6_q0(23 downto 23);
    tmp_19_fu_767_p4 <= sub_ln80_12_fu_761_p2(37 downto 22);
    tmp_1_fu_397_p4 <= col_sum_q0(23 downto 8);
    tmp_20_fu_787_p4 <= col_sum_6_q0(23 downto 8);
    tmp_21_fu_818_p3 <= col_sum_7_q0(23 downto 23);
    tmp_22_fu_832_p4 <= sub_ln80_14_fu_826_p2(37 downto 22);
    tmp_23_fu_852_p4 <= col_sum_7_q0(23 downto 8);
    tmp_2_fu_442_p4 <= sub_ln80_2_fu_436_p2(37 downto 22);
    tmp_3_fu_462_p4 <= col_sum_1_q0(23 downto 8);
    tmp_4_fu_507_p4 <= sub_ln80_4_fu_501_p2(37 downto 22);
    tmp_5_fu_527_p4 <= col_sum_2_q0(23 downto 8);
    tmp_6_fu_572_p4 <= sub_ln80_6_fu_566_p2(37 downto 22);
    tmp_7_fu_592_p4 <= col_sum_3_q0(23 downto 8);
    tmp_8_fu_363_p3 <= col_sum_q0(23 downto 23);
    tmp_9_fu_428_p3 <= col_sum_1_q0(23 downto 23);
    tmp_fu_314_p3 <= ap_sig_allocacmp_jb(6 downto 6);
    tmp_s_fu_377_p4 <= sub_ln80_fu_371_p2(37 downto 22);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 <= zext_ln75_reg_885(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0 <= select_ln80_6_fu_801_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 <= zext_ln75_reg_885(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0 <= select_ln80_5_fu_736_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 <= zext_ln75_reg_885(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0 <= select_ln80_4_fu_671_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0 <= zext_ln75_reg_885(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0 <= select_ln80_3_fu_606_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0 <= zext_ln75_reg_885(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0 <= select_ln80_2_fu_541_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0 <= zext_ln75_reg_885(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0 <= select_ln80_1_fu_476_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0 <= zext_ln75_reg_885(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0 <= select_ln80_fu_411_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 <= zext_ln75_reg_885(3 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0 <= select_ln80_7_fu_866_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln75_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_fu_322_p4),64));
    zext_ln80_10_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_702_p4),17));
    zext_ln80_11_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_722_p4),17));
    zext_ln80_12_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_767_p4),17));
    zext_ln80_13_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_787_p4),17));
    zext_ln80_14_fu_842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_832_p4),17));
    zext_ln80_15_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_852_p4),17));
    zext_ln80_1_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_397_p4),17));
    zext_ln80_2_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_442_p4),17));
    zext_ln80_3_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_462_p4),17));
    zext_ln80_4_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_507_p4),17));
    zext_ln80_5_fu_537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_527_p4),17));
    zext_ln80_6_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_572_p4),17));
    zext_ln80_7_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_592_p4),17));
    zext_ln80_8_fu_647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_637_p4),17));
    zext_ln80_9_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_657_p4),17));
    zext_ln80_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_377_p4),17));
end behav;
