v {xschem version=3.4.6RC file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
L 4 80 -615 80 -355 {}
L 4 1820 -615 1820 -355 {}
L 4 80 -615 1820 -615 {}
L 4 80 -355 1820 -355 {}
L 4 80 -175 1060 -175 {}
L 4 80 -335 80 -175 {}
L 4 1060 -335 1060 -175 {}
L 4 80 -1045 1820 -1045 {}
L 4 80 -1045 80 -635 {}
L 4 85 -640 1820 -640 {}
L 4 1820 -1045 1820 -640 {}
L 4 80 -335 1060 -335 {}
T {counter} 90 -605 0 0 0.4 0.4 {}
T {Reset Circuit} 910 -325 0 0 0.4 0.4 {}
T {Clock Output Circuit} 1040 -1035 0 0 0.4 0.4 {}
N 230 -1135 270 -1135 {lab=clk_sample}
N 230 -1235 270 -1235 {lab=clk_sar}
N 510 -1135 550 -1135 {lab=vss}
N 510 -1105 550 -1105 {lab=vdd}
N 520 -1235 560 -1235 {lab=clk}
N 230 -1205 270 -1205 {lab=clk_sar_b}
N 230 -1105 270 -1105 {lab=clk_sample_b}
N 520 -1200 560 -1200 {lab=reset_n}
N 200 -1005 250 -1005 {lab=clk}
N 200 -965 250 -965 {lab=vss}
N 240 -745 270 -745 {lab=d3}
N 240 -785 270 -785 {lab=#net1}
N 240 -865 270 -865 {lab=#net2}
N 240 -825 270 -825 {lab=d1}
N 200 -925 250 -925 {lab=clk_sample}
N 330 -985 380 -985 {lab=clk_sar}
N 220 -485 240 -485 {lab=clk}
N 130 -535 220 -535 {lab=clk}
N 440 -445 460 -445 {lab=d0}
N 440 -485 440 -445 {lab=d0}
N 420 -485 440 -485 {lab=d0}
N 450 -485 460 -485 {lab=d1}
N 420 -465 430 -465 {lab=#net3}
N 430 -465 430 -425 {lab=#net3}
N 220 -465 220 -425 {lab=#net3}
N 230 -445 240 -445 {lab=rst}
N 230 -445 230 -405 {lab=rst}
N 220 -465 240 -465 {lab=#net3}
N 220 -425 430 -425 {lab=#net3}
N 580 -485 600 -485 {lab=clk}
N 580 -465 600 -465 {lab=#net4}
N 220 -535 580 -535 {lab=clk}
N 450 -515 450 -485 {lab=d1}
N 450 -515 790 -515 {lab=d1}
N 590 -445 600 -445 {lab=rst}
N 590 -445 590 -405 {lab=rst}
N 580 -535 580 -485 {lab=clk}
N 220 -535 220 -485 {lab=clk}
N 800 -445 810 -445 {lab=d0}
N 780 -485 810 -485 {lab=d1}
N 790 -515 790 -485 {lab=d1}
N 1050 -485 1060 -485 {lab=#net5}
N 1060 -485 1060 -465 {lab=#net5}
N 1080 -445 1090 -445 {lab=rst}
N 1080 -445 1080 -405 {lab=rst}
N 1070 -485 1090 -485 {lab=clk}
N 580 -535 1070 -535 {lab=clk}
N 1070 -535 1070 -485 {lab=clk}
N 1060 -465 1090 -465 {lab=#net5}
N 910 -505 930 -505 {lab=d2}
N 910 -525 910 -505 {lab=d2}
N 910 -525 1290 -525 {lab=d2}
N 1290 -525 1290 -485 {lab=d2}
N 1270 -485 1290 -485 {lab=d2}
N 440 -575 440 -485 {lab=d0}
N 790 -575 790 -515 {lab=d1}
N 1290 -575 1290 -525 {lab=d2}
N 1550 -485 1560 -485 {lab=#net6}
N 1560 -485 1560 -465 {lab=#net6}
N 1580 -445 1590 -445 {lab=rst}
N 1580 -445 1580 -405 {lab=rst}
N 1570 -485 1590 -485 {lab=clk}
N 1570 -535 1570 -485 {lab=clk}
N 1560 -465 1590 -465 {lab=#net6}
N 1410 -505 1430 -505 {lab=d3}
N 1410 -525 1410 -505 {lab=d3}
N 1410 -525 1790 -525 {lab=d3}
N 1790 -525 1790 -485 {lab=d3}
N 1770 -485 1790 -485 {lab=d3}
N 1790 -575 1790 -525 {lab=d3}
N 1290 -485 1310 -485 {lab=d2}
N 1070 -535 1570 -535 {lab=clk}
N 1290 -445 1310 -445 {lab=#net7}
N 930 -465 930 -415 {lab=#net7}
N 930 -415 1290 -415 {lab=#net7}
N 1290 -445 1290 -415 {lab=#net7}
N 130 -865 160 -865 {lab=d0}
N 130 -745 240 -745 {lab=d3}
N 130 -785 160 -785 {lab=d2}
N 130 -825 240 -825 {lab=d1}
N 960 -265 1000 -265 {lab=d1}
N 960 -225 1000 -225 {lab=d3}
N 400 -265 460 -265 {lab=#net8}
N 640 -265 670 -265 {lab=clk}
N 390 -805 420 -805 {lab=#net9}
N 380 -985 570 -985 {lab=clk_sar}
N 380 -985 380 -935 {lab=clk_sar}
N 380 -935 440 -935 {lab=clk_sar}
N 520 -935 570 -935 {lab=clk_sar_b}
N 420 -805 570 -805 {lab=#net9}
N 420 -845 420 -805 {lab=#net9}
N 420 -845 450 -845 {lab=#net9}
N 530 -845 570 -845 {lab=#net10}
N 940 -805 960 -805 {lab=#net11}
N 640 -245 840 -245 {lab=#net12}
N 480 -210 510 -210 {lab=reset_n}
N 370 -210 400 -210 {lab=#net13}
N 370 -250 400 -250 {lab=#net8}
N 400 -265 400 -250 {lab=#net8}
N 230 -230 250 -230 {lab=#net14}
N 130 -230 150 -230 {lab=rst}
N 570 -845 960 -845 {lab=#net10}
N 570 -805 760 -805 {lab=#net9}
N 760 -680 800 -680 {lab=clk_sample}
N 600 -680 680 -680 {lab=#net9}
N 600 -805 600 -680 {lab=#net9}
N 570 -985 605 -985 {lab=clk_sar}
N 570 -935 605 -935 {lab=clk_sar_b}
N 800 -680 840 -680 {lab=clk_sample}
N 1040 -865 1080 -865 {lab=clk_sample_b}
C {opin.sym} 270 -1235 0 0 {name=p1 lab=clk_sar}
C {opin.sym} 270 -1135 0 0 {name=p2 lab=clk_sample}
C {lab_pin.sym} 230 -1235 2 1 {name=p3 sig_type=std_logic lab=clk_sar
}
C {lab_pin.sym} 230 -1135 2 1 {name=p5 sig_type=std_logic lab=clk_sample
}
C {ipin.sym} 520 -1235 0 0 {name=p6 lab=clk}
C {iopin.sym} 550 -1135 0 0 {name=p7 lab=vss}
C {lab_pin.sym} 510 -1135 2 1 {name=p8 sig_type=std_logic lab=vss
}
C {iopin.sym} 550 -1105 0 0 {name=p9 lab=vdd}
C {lab_pin.sym} 510 -1105 2 1 {name=p10 sig_type=std_logic lab=vdd
}
C {lab_pin.sym} 560 -1235 2 0 {name=p25 sig_type=std_logic lab=clk
}
C {opin.sym} 270 -1205 0 0 {name=p30 lab=clk_sar_b}
C {lab_pin.sym} 230 -1205 2 1 {name=p32 sig_type=std_logic lab=clk_sar_b
}
C {opin.sym} 270 -1105 0 0 {name=p36 lab=clk_sample_b}
C {lab_pin.sym} 230 -1105 2 1 {name=p37 sig_type=std_logic lab=clk_sample_b
}
C {ipin.sym} 520 -1200 0 0 {name=p41 lab=reset_n}
C {lab_pin.sym} 560 -1200 2 0 {name=p42 sig_type=std_logic lab=reset_n
}
C {sky130_stdcells/mux2_1.sym} 290 -985 0 0 {name=x5 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 605 -985 2 0 {name=p45 sig_type=std_logic lab=clk_sar
}
C {lab_pin.sym} 200 -1005 0 0 {name=p47 sig_type=std_logic lab=clk
}
C {devices/lab_pin.sym} 200 -965 0 0 {name=p48 lab=vss}
C {lab_pin.sym} 840 -680 0 1 {name=p49 sig_type=std_logic lab=clk_sample
}
C {sky130_stdcells/and4_2.sym} 330 -805 0 0 {name=x10 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 200 -925 0 0 {name=p50 sig_type=std_logic lab=clk_sample
}
C {sky130_stdcells/dfrbp_2.sym} 330 -465 0 0 {name=x11 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 520 -465 0 0 {name=x12 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 690 -465 0 0 {name=x13 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 130 -535 0 0 {name=p51 sig_type=std_logic lab=clk
}
C {lab_pin.sym} 230 -405 3 0 {name=p52 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 590 -405 3 0 {name=p53 sig_type=std_logic lab=rst
}
C {sky130_stdcells/and2_1.sym} 870 -465 0 0 {name=x26 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 440 -575 1 0 {name=p54 sig_type=std_logic lab=d0
}
C {lab_pin.sym} 790 -575 1 0 {name=p55 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 800 -445 0 0 {name=p56 sig_type=std_logic lab=d0
}
C {sky130_stdcells/xor2_1.sym} 990 -485 0 0 {name=x28 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1080 -405 3 0 {name=p57 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 1290 -575 1 0 {name=p58 sig_type=std_logic lab=d2
}
C {sky130_stdcells/and2_1.sym} 1370 -465 0 0 {name=x29 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 1490 -485 0 0 {name=x30 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1580 -405 3 0 {name=p59 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 1790 -575 1 0 {name=p60 sig_type=std_logic lab=d3
}
C {sky130_stdcells/dfrbp_2.sym} 1180 -465 0 0 {name=x31 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 1680 -465 0 0 {name=x32 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 130 -865 0 0 {name=p61 sig_type=std_logic lab=d0
}
C {lab_pin.sym} 130 -825 0 0 {name=p62 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 130 -785 0 0 {name=p63 sig_type=std_logic lab=d2
}
C {lab_pin.sym} 130 -745 0 0 {name=p64 sig_type=std_logic lab=d3
}
C {sky130_stdcells/inv_1.sym} 200 -865 0 0 {name=x33 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 200 -785 0 0 {name=x34 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 130 -230 0 0 {name=p65 sig_type=std_logic lab=rst
}
C {sky130_stdcells/and2_1.sym} 900 -245 0 1 {name=x35 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1000 -265 2 0 {name=p66 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 1000 -225 2 0 {name=p67 sig_type=std_logic lab=d3
}
C {sky130_stdcells/dfxbp_2.sym} 550 -255 0 1 {name=x36 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 670 -265 2 0 {name=p68 sig_type=std_logic lab=clk
}
C {sky130_stdcells/inv_1.sym} 480 -935 0 0 {name=x37 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 490 -845 0 0 {name=x38 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 605 -935 2 0 {name=p69 sig_type=std_logic lab=clk_sar_b
}
C {sky130_stdcells/dfrbp_2.sym} 850 -785 0 0 {name=x39 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 760 -785 2 1 {name=p70 sig_type=std_logic lab=vdd
}
C {sky130_stdcells/xor2_1.sym} 310 -230 2 0 {name=x40 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 510 -210 2 0 {name=p71 sig_type=std_logic lab=reset_n
}
C {lab_pin.sym} 760 -765 0 0 {name=p72 sig_type=std_logic lab=reset_n
}
C {sky130_stdcells/inv_1.sym} 440 -210 2 0 {name=x41 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 190 -230 2 0 {name=x42 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/mux2_1.sym} 1000 -865 0 0 {name=x43 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1080 -865 2 0 {name=p73 sig_type=std_logic lab=clk_sample_b
}
C {devices/lab_pin.sym} 960 -885 0 0 {name=p74 lab=vss}
C {sky130_stdcells/inv_1.sym} 720 -680 0 0 {name=x1 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
