0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v,1549584096,verilog,,,,regfile32_TB,,,,,,,,
C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v,1550021395,verilog,,C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v,,regfile32,,,,,,,,
