{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688076679520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688076679520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 19:11:19 2023 " "Processing started: Thu Jun 29 19:11:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688076679520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688076679520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_prj -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_prj -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688076679520 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688076679925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../src/mux4.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688076679988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688076679988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../src/mux2.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688076680003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688076680003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab4/src/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab4/src/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../../lab4/src/half_adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab4/src/half_adder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688076680003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688076680003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab4/src/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab4/src/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../lab4/src/full_adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab4/src/full_adder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688076680003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688076680003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/logic_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/logic_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_module " "Found entity 1: logic_module" {  } { { "../src/logic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/logic_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688076680019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688076680019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/flag_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/flag_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_circuit " "Found entity 1: flag_circuit" {  } { { "../src/flag_circuit.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/flag_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688076680019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688076680019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/arithmetic_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/arithmetic_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_module " "Found entity 1: arithmetic_module" {  } { { "../src/arithmetic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/arithmetic_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688076680035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688076680035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688076680035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688076680035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688076680078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_module logic_module:MOD_1 " "Elaborating entity \"logic_module\" for hierarchy \"logic_module:MOD_1\"" {  } { { "../src/alu.v" "MOD_1" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688076680083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 logic_module:MOD_1\|mux4:L_MUX " "Elaborating entity \"mux4\" for hierarchy \"logic_module:MOD_1\|mux4:L_MUX\"" {  } { { "../src/logic_module.v" "L_MUX" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/logic_module.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688076680087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_module arithmetic_module:MOD_0 " "Elaborating entity \"arithmetic_module\" for hierarchy \"arithmetic_module:MOD_0\"" {  } { { "../src/alu.v" "MOD_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688076680091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 arithmetic_module.v(13) " "Verilog HDL assignment warning at arithmetic_module.v(13): truncated value with size 32 to match size of target (4)" {  } { { "../src/arithmetic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/arithmetic_module.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688076680091 "|alu|arithmetic_module:MOD_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder arithmetic_module:MOD_0\|full_adder:ADDER " "Elaborating entity \"full_adder\" for hierarchy \"arithmetic_module:MOD_0\|full_adder:ADDER\"" {  } { { "../src/arithmetic_module.v" "ADDER" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/arithmetic_module.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688076680096 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "c full_adder.v(23) " "Verilog HDL error at full_adder.v(23): can't resolve reference to object \"c\"" {  } { { "../../lab4/src/full_adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab4/src/full_adder.v" 23 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688076680098 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "arithmetic_module:MOD_0\|full_adder:ADDER " "Can't elaborate user hierarchy \"arithmetic_module:MOD_0\|full_adder:ADDER\"" {  } { { "../src/arithmetic_module.v" "ADDER" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/arithmetic_module.v" 29 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688076680098 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688076680185 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 29 19:11:20 2023 " "Processing ended: Thu Jun 29 19:11:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688076680185 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688076680185 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688076680185 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688076680185 ""}
