\doxysubsubsubsection{TIM\+\_\+\+Master\+\_\+\+Slave\+\_\+\+Mode}
\label{group___t_i_m___master___slave___mode}\index{TIM\_Master\_Slave\_Mode@{TIM\_Master\_Slave\_Mode}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TIM\+\_\+\+Master\+Slave\+Mode\+\_\+\+Enable}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+Master\+Slave\+Mode\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+MSM\+\_\+\+STATE}(STATE)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___t_i_m___master___slave___mode_ga53146701cf287a0eca43b9232dffac60} 
\index{TIM\_Master\_Slave\_Mode@{TIM\_Master\_Slave\_Mode}!IS\_TIM\_MSM\_STATE@{IS\_TIM\_MSM\_STATE}}
\index{IS\_TIM\_MSM\_STATE@{IS\_TIM\_MSM\_STATE}!TIM\_Master\_Slave\_Mode@{TIM\_Master\_Slave\_Mode}}
\doxysubsubsubsubsubsection{IS\_TIM\_MSM\_STATE}
{\footnotesize\ttfamily \#define IS\+\_\+\+TIM\+\_\+\+MSM\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{STATE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((STATE)\ ==\ TIM\_MasterSlaveMode\_Enable)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_MasterSlaveMode\_Disable))}

\end{DoxyCode}
\label{group___t_i_m___master___slave___mode_ga8d4c7c0f57469f384b1327bb323d28a3} 
\index{TIM\_Master\_Slave\_Mode@{TIM\_Master\_Slave\_Mode}!TIM\_MasterSlaveMode\_Disable@{TIM\_MasterSlaveMode\_Disable}}
\index{TIM\_MasterSlaveMode\_Disable@{TIM\_MasterSlaveMode\_Disable}!TIM\_Master\_Slave\_Mode@{TIM\_Master\_Slave\_Mode}}
\doxysubsubsubsubsubsection{TIM\_MasterSlaveMode\_Disable}
{\footnotesize\ttfamily \#define TIM\+\_\+\+Master\+Slave\+Mode\+\_\+\+Disable~((uint16\+\_\+t)0x0000)}

\label{group___t_i_m___master___slave___mode_gaef5da910ae6952fce424b440ea39f69a} 
\index{TIM\_Master\_Slave\_Mode@{TIM\_Master\_Slave\_Mode}!TIM\_MasterSlaveMode\_Enable@{TIM\_MasterSlaveMode\_Enable}}
\index{TIM\_MasterSlaveMode\_Enable@{TIM\_MasterSlaveMode\_Enable}!TIM\_Master\_Slave\_Mode@{TIM\_Master\_Slave\_Mode}}
\doxysubsubsubsubsubsection{TIM\_MasterSlaveMode\_Enable}
{\footnotesize\ttfamily \#define TIM\+\_\+\+Master\+Slave\+Mode\+\_\+\+Enable~((uint16\+\_\+t)0x0080)}

