<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4138" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4138{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4138{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4138{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_4138{left:69px;bottom:1084px;}
#t5_4138{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t6_4138{left:69px;bottom:1061px;}
#t7_4138{left:95px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_4138{left:69px;bottom:1038px;}
#t9_4138{left:95px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#ta_4138{left:69px;bottom:1015px;}
#tb_4138{left:95px;bottom:1019px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tc_4138{left:69px;bottom:993px;}
#td_4138{left:95px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#te_4138{left:95px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_4138{left:69px;bottom:953px;}
#tg_4138{left:95px;bottom:956px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#th_4138{left:69px;bottom:930px;}
#ti_4138{left:95px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_4138{left:69px;bottom:907px;}
#tk_4138{left:95px;bottom:910px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tl_4138{left:69px;bottom:884px;}
#tm_4138{left:95px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_4138{left:69px;bottom:863px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_4138{left:69px;bottom:846px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#tp_4138{left:69px;bottom:830px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tq_4138{left:69px;bottom:813px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_4138{left:69px;bottom:796px;letter-spacing:-0.16px;word-spacing:-1.23px;}
#ts_4138{left:69px;bottom:779px;letter-spacing:-0.15px;}
#tt_4138{left:435px;bottom:739px;letter-spacing:-0.13px;}
#tu_4138{left:122px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_4138{left:122px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_4138{left:122px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_4138{left:122px;bottom:668px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ty_4138{left:122px;bottom:646px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tz_4138{left:122px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t10_4138{left:122px;bottom:613px;letter-spacing:-0.18px;}
#t11_4138{left:69px;bottom:569px;letter-spacing:-0.09px;}
#t12_4138{left:154px;bottom:569px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t13_4138{left:69px;bottom:545px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t14_4138{left:69px;bottom:529px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t15_4138{left:69px;bottom:504px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#t16_4138{left:69px;bottom:487px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t17_4138{left:69px;bottom:463px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t18_4138{left:69px;bottom:446px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t19_4138{left:193px;bottom:412px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1a_4138{left:283px;bottom:412px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t1b_4138{left:74px;bottom:393px;letter-spacing:-0.13px;}
#t1c_4138{left:260px;bottom:393px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1d_4138{left:74px;bottom:370px;letter-spacing:-0.17px;}
#t1e_4138{left:260px;bottom:370px;letter-spacing:-0.12px;}
#t1f_4138{left:260px;bottom:353px;letter-spacing:-0.12px;}
#t1g_4138{left:74px;bottom:330px;letter-spacing:-0.17px;}
#t1h_4138{left:260px;bottom:330px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1i_4138{left:260px;bottom:313px;letter-spacing:-0.11px;}
#t1j_4138{left:74px;bottom:290px;letter-spacing:-0.17px;}
#t1k_4138{left:260px;bottom:290px;letter-spacing:-0.12px;}

.s1_4138{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4138{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4138{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4138{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4138{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4138{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4138{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_4138{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4138" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4138Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4138" style="-webkit-user-select: none;"><object width="935" height="1210" data="4138/4138.svg" type="image/svg+xml" id="pdf4138" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4138" class="t s1_4138">32-6 </span><span id="t2_4138" class="t s1_4138">Vol. 3C </span>
<span id="t3_4138" class="t s2_4138">SYSTEM MANAGEMENT MODE </span>
<span id="t4_4138" class="t s3_4138">• </span><span id="t5_4138" class="t s4_4138">Debug registers DR0 through DR3. </span>
<span id="t6_4138" class="t s3_4138">• </span><span id="t7_4138" class="t s4_4138">The x87 FPU registers. </span>
<span id="t8_4138" class="t s3_4138">• </span><span id="t9_4138" class="t s4_4138">The MTRRs. </span>
<span id="ta_4138" class="t s3_4138">• </span><span id="tb_4138" class="t s4_4138">Control register CR2. </span>
<span id="tc_4138" class="t s3_4138">• </span><span id="td_4138" class="t s4_4138">The model-specific registers (for the P6 family and Pentium processors) or test registers TR3 through TR7 (for </span>
<span id="te_4138" class="t s4_4138">the Pentium and Intel486 processors). </span>
<span id="tf_4138" class="t s3_4138">• </span><span id="tg_4138" class="t s4_4138">The state of the trap controller. </span>
<span id="th_4138" class="t s3_4138">• </span><span id="ti_4138" class="t s4_4138">The machine-check architecture registers. </span>
<span id="tj_4138" class="t s3_4138">• </span><span id="tk_4138" class="t s4_4138">The APIC internal interrupt state (ISR, IRR, etc.). </span>
<span id="tl_4138" class="t s3_4138">• </span><span id="tm_4138" class="t s4_4138">The microcode update state. </span>
<span id="tn_4138" class="t s4_4138">If an SMI is used to power down the processor, a power-on reset will be required before returning to SMM, which </span>
<span id="to_4138" class="t s4_4138">will reset much of this state back to its default values. So an SMI handler that is going to trigger power down should </span>
<span id="tp_4138" class="t s4_4138">first read these registers listed above directly, and save them (along with the rest of RAM) to nonvolatile storage. </span>
<span id="tq_4138" class="t s4_4138">After the power-on reset, the continuation of the SMI handler should restore these values, along with the rest of </span>
<span id="tr_4138" class="t s4_4138">the system's state. Anytime the SMI handler changes these registers in the processor, it must also save and restore </span>
<span id="ts_4138" class="t s4_4138">them. </span>
<span id="tt_4138" class="t s5_4138">NOTES </span>
<span id="tu_4138" class="t s4_4138">A small subset of the MSRs (such as, the time-stamp counter and performance-monitoring </span>
<span id="tv_4138" class="t s4_4138">counters) are not arbitrarily writable and therefore cannot be saved and restored. SMM-based </span>
<span id="tw_4138" class="t s4_4138">power-down and restoration should only be performed with operating systems that do not use or </span>
<span id="tx_4138" class="t s4_4138">rely on the values of these registers. </span>
<span id="ty_4138" class="t s4_4138">Operating system developers should be aware of this fact and ensure that their operating-system </span>
<span id="tz_4138" class="t s4_4138">assisted power-down and restoration software is immune to unexpected changes in these register </span>
<span id="t10_4138" class="t s4_4138">values. </span>
<span id="t11_4138" class="t s5_4138">32.4.1.1 </span><span id="t12_4138" class="t s5_4138">SMRAM State Save Map and Intel 64 Architecture </span>
<span id="t13_4138" class="t s4_4138">When the processor initially enters SMM, it writes its state to the state save area of the SMRAM. The state save area </span>
<span id="t14_4138" class="t s4_4138">on an Intel 64 processor at [SMBASE + 8000H + 7FFFH] and extends to [SMBASE + 8000H + 7C00H]. </span>
<span id="t15_4138" class="t s4_4138">Support for Intel 64 architecture is reported by CPUID.80000001:EDX[29] = 1. The layout of the SMRAM state save </span>
<span id="t16_4138" class="t s4_4138">map is shown in Table 32-3. </span>
<span id="t17_4138" class="t s4_4138">Additionally, the SMRAM state save map shown in Table 32-3 also applies to processors with the following CPUID </span>
<span id="t18_4138" class="t s4_4138">signatures listed in Table 32-2, irrespective of the value in CPUID.80000001:EDX[29]. </span>
<span id="t19_4138" class="t s6_4138">Table 32-2. </span><span id="t1a_4138" class="t s6_4138">Processor Signatures and 64-bit SMRAM State Save Map Format </span>
<span id="t1b_4138" class="t s7_4138">DisplayFamily_DisplayModel </span><span id="t1c_4138" class="t s7_4138">Processor Families/Processor Number Series </span>
<span id="t1d_4138" class="t s7_4138">06_17H </span><span id="t1e_4138" class="t s8_4138">Intel Xeon Processor 5200, 5400 series, Intel Core 2 Quad processor Q9xxx, Intel Core 2 Duo </span>
<span id="t1f_4138" class="t s8_4138">processors E8000, T9000, </span>
<span id="t1g_4138" class="t s7_4138">06_0FH </span><span id="t1h_4138" class="t s8_4138">Intel Xeon Processor 3000, 3200, 5100, 5300, 7300 series, Intel Core 2 Quad, Intel Core 2 Extreme, </span>
<span id="t1i_4138" class="t s8_4138">Intel Core 2 Duo processors, Intel Pentium dual-core processors </span>
<span id="t1j_4138" class="t s7_4138">06_1CH </span><span id="t1k_4138" class="t s8_4138">45 nm Intel Atom® processors </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
