<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 22nd Conference and Exhibition on Design, Automation and Test in Europe</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the 22nd Conference and Exhibition on Design, Automation and Test in Europe" title="Proceedings of the 22nd Conference and Exhibition on Design, Automation and Test in Europe" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\2018\DATE-2018.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Jan Madsen, Ayse K. Coskun<br/><em>Proceedings of the 22nd Conference and Exhibition on Design, Automation and Test in Europe</em><br/>DATE, 2018.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/date/2018">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+22nd+Conference+and+Exhibition+on+Design,+Automation+and+Test+in+Europe%22">Scholar</a><hr/><a href="https://ieeexplore.ieee.org/xpl/conhome/8337149/proceeding">?EE?</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 22nd Conference and Exhibition on Design, Automation and Test in Europe':'DATE');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-2018,
	editor        = "<a href="person/Jan_Madsen.html">Jan Madsen</a> and <a href="person/Ayse_K_Coskun.html">Ayse K. Coskun</a>",
<span class="uri">	ee            = "<a href="https://ieeexplore.ieee.org/xpl/conhome/8337149/proceeding">https://ieeexplore.ieee.org/xpl/conhome/8337149/proceeding</a>",
</span><span id="isbn">	isbn          = "978-3-9819263-0-9",
</span>	publisher     = "{IEEE}",
	title         = "{<span id="title">Proceedings of the 22nd Conference and Exhibition on Design, Automation and Test in Europe</span>}",
	year          = 2018,
}</pre>
</div>
<hr/>
<h3>Contents (311 items)</h3><dl class="toc"><dt><a href="DATE-2018-KimHMACS.html">DATE-2018-KimHMACS</a></dt><dd>MATIC: Learning around errors for efficient low-voltage neural network accelerators (<abbr title="Sung Kim">SK</abbr>, <abbr title="Patrick Howe">PH</abbr>, <abbr title="Thierry Moreau">TM</abbr>, <abbr title="Armin Alaghi">AA</abbr>, <abbr title="Luis Ceze">LC</abbr>, <abbr title="Visvesh Sathe 0001">VS0</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ParkKYK.html">DATE-2018-ParkKYK</a></dt><dd>Maximizing system performance by balancing computation loads in LSTM accelerators (<abbr title="Junki Park">JP</abbr>, <abbr title="Jaeha Kung">JK</abbr>, <abbr title="Wooseok Yi">WY</abbr>, <abbr title="Jae-Joon Kim">JJK</abbr>), pp. 7–12.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ChenCH.html">DATE-2018-ChenCH</a></dt><dd>moDNN: Memory optimal DNN training on GPUs (<abbr title="Xiaoming Chen 0003">XC0</abbr>, <abbr title="Danny Z. Chen">DZC</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 13–18.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-StamoulisCJM.html">DATE-2018-StamoulisCJM</a></dt><dd>HyperPower: Power- and memory-constrained hyper-parameter optimization for neural networks (<abbr title="Dimitrios Stamoulis">DS</abbr>, <abbr title="Ermao Cai">EC</abbr>, <abbr title="Da-Cheng Juan">DCJ</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 19–24.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-HsiaoA.html">DATE-2018-HsiaoA</a></dt><dd>Sensei: An area-reduction advisor for FPGA high-level synthesis (<abbr title="Hsuan Hsiao">HH</abbr>, <abbr title="Jason Helge Anderson">JHA</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-DuttS.html">DATE-2018-DuttS</a></dt><dd>A fast and effective lookahead and fractional search based scheduling algorithm for high-level synthesis (<abbr title="Shantanu Dutt">SD</abbr>, <abbr title="Ouwen Shi">OS</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-BansalHCA.html">DATE-2018-BansalHCA</a></dt><dd>High-level synthesis of software-customizable floating-point cores (<abbr title="Samridhi Bansal">SB</abbr>, <abbr title="Hsuan Hsiao">HH</abbr>, <abbr title="Tomasz S. Czajkowski">TSC</abbr>, <abbr title="Jason Helge Anderson">JHA</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-GoldbergGKM.html">DATE-2018-GoldbergGKM</a></dt><dd>Efficient verification of multi-property designs (The benefit of wrong assumptions) (<abbr title="Eugene Goldberg">EG</abbr>, <abbr title="Matthias Güdemann">MG</abbr>, <abbr title="Daniel Kroening">DK</abbr>, <abbr title="Rajdeep Mukherjee">RM</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SeufertS.html">DATE-2018-SeufertS</a></dt><dd>Combining PDR and reverse PDR for hardware model checking (<abbr title="Tobias Seufert">TS</abbr>, <abbr title="Christoph Scholl">CS</abbr>), pp. 49–54.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-FadihehUNMBSK.html">DATE-2018-FadihehUNMBSK</a></dt><dd>Symbolic quick error detection using symbolic initial state for pre-silicon verification (<abbr title="Mohammad Rahmani Fadiheh">MRF</abbr>, <abbr title="Joakim Urdahl">JU</abbr>, <abbr title="Srinivasa Shashank Nuthakki">SSN</abbr>, <abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Clark W. Barrett">CWB</abbr>, <abbr title="Dominik Stoffel">DS</abbr>, <abbr title="Wolfgang Kunz">WK</abbr>), pp. 55–60.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LiangMKM.html">DATE-2018-LiangMKM</a></dt><dd>Verification of tree-based hierarchical read-copy update in the Linux kernel (<abbr title="Lihao Liang">LL</abbr>, <abbr title="Paul E. McKenney">PEM</abbr>, <abbr title="Daniel Kroening">DK</abbr>, <abbr title="Tom Melham">TM</abbr>), pp. 61–66.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-TanY.html">DATE-2018-TanY</a></dt><dd>HVSM: Hardware-variability aware streaming processors' management policy in GPUs (<abbr title="Jingweijia Tan">JT</abbr>, <abbr title="Kaige Yan">KY</abbr>), pp. 67–72.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-PunyalaMKA.html">DATE-2018-PunyalaMKA</a></dt><dd>Throughput optimization and resource allocation on GPUs under multi-application execution (<abbr title="Srinivasa Reddy Punyala">SRP</abbr>, <abbr title="Theodoros Marinakis">TM</abbr>, <abbr title="Arash Komaee">AK</abbr>, <abbr title="Iraklis Anagnostopoulos">IA</abbr>), pp. 73–78.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LiJDLZJ.html">DATE-2018-LiJDLZJ</a></dt><dd>Set variation-aware shared LLC management for CPU-GPU heterogeneous architecture (<abbr title="Zhaoying Li">ZL</abbr>, <abbr title="Lei Ju">LJ</abbr>, <abbr title="Hongjun Dai">HD</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Mengying Zhao">MZ</abbr>, <abbr title="Zhiping Jia">ZJ</abbr>), pp. 79–84.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-RezaeiSKGZ.html">DATE-2018-RezaeiSKGZ</a></dt><dd>Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks (<abbr title="Amin Rezaei">AR</abbr>, <abbr title="Yuanqi Shen">YS</abbr>, <abbr title="Shuyu Kong">SK</abbr>, <abbr title="Jie Gu">JG</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 85–90.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ZhangLYPS.html">DATE-2018-ZhangLYPS</a></dt><dd>TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing (<abbr title="Grace Li Zhang">GLZ</abbr>, <abbr title="Bing Li 0005">BL0</abbr>, <abbr title="Bei Yu 0001">BY0</abbr>, <abbr title="David Z. Pan">DZP</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 91–96.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-PatnaikRKSR.html">DATE-2018-PatnaikRKSR</a></dt><dd>Advancing hardware security using polymorphic and stochastic spin-hall effect devices (<abbr title="Satwik Patnaik">SP</abbr>, <abbr title="Nikhil Rangarajan">NR</abbr>, <abbr title="Johann Knechtel">JK</abbr>, <abbr title="Ozgur Sinanoglu">OS</abbr>, <abbr title="Shaloo Rakheja">SR</abbr>), pp. 97–102.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KomalanRHSTGKFC.html">DATE-2018-KomalanRHSTGKFC</a></dt><dd>Main memory organization trade-offs with DRAM and STT-MRAM options based on gem5-NVMain simulation frameworks (<abbr title="Manu Komalan">MK</abbr>, <abbr title="Oh Hyung Rock">OHR</abbr>, <abbr title="Matthias Hartmann">MH</abbr>, <abbr title="Sushil Sakhare">SS</abbr>, <abbr title="Christian Tenllado">CT</abbr>, <abbr title="José Ignacio Gómez">JIG</abbr>, <abbr title="Gouri Sankar Kar">GSK</abbr>, <abbr title="Arnaud Furnémont">AF</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Sophiane Senni">SS</abbr>, <abbr title="David Novo">DN</abbr>, <abbr title="Abdoulaye Gamatié">AG</abbr>, <abbr title="Lionel Torres">LT</abbr>), pp. 103–108.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-YanCZSLC.html">DATE-2018-YanCZSLC</a></dt><dd>Exploring the opportunity of implementing neuromorphic computing systems with spintronic devices (<abbr title="Bonan Yan">BY</abbr>, <abbr title="Fan Chen">FC</abbr>, <abbr title="Yaojun Zhang">YZ</abbr>, <abbr title="Chang Song">CS</abbr>, <abbr title="Hai Li 0001">HL0</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 109–112.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-GebregiorgisBT.html">DATE-2018-GebregiorgisBT</a></dt><dd>Spintronic normally-off heterogeneous system-on-chip design (<abbr title="Anteneh Gebregiorgis">AG</abbr>, <abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 113–118.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KangCZLHZZ.html">DATE-2018-KangCZLHZZ</a></dt><dd>Magnetic skyrmions for future potential memory and logic applications: Alternative information carriers (<abbr title="Wang Kang">WK</abbr>, <abbr title="Xing Chen">XC</abbr>, <abbr title="Daoqian Zhu">DZ</abbr>, <abbr title="Sai Li">SL</abbr>, <abbr title="Yangqi Huang">YH</abbr>, <abbr title="Youguang Zhang">YZ</abbr>, <abbr title="Weisheng Zhao">WZ</abbr>), pp. 119–124.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-MotamanKG.html">DATE-2018-MotamanKG</a></dt><dd>Novel application of spintronics in computing, sensing, storage and cybersecurity (<abbr title="Seyedhamidreza Motaman">SM</abbr>, <abbr title="Mohammad Nasim Imtiaz Khan">MNIK</abbr>, <abbr title="Swaroop Ghosh">SG</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AnBOK.html">DATE-2018-AnBOK</a></dt><dd>Large scale, high density integration of all spin logic (<abbr title="Qi An">QA</abbr>, <abbr title="Sébastien Le Beux">SLB</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="Jacques-Olivier Klein">JOK</abbr>), pp. 131–136.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SoekenHR.html">DATE-2018-SoekenHR</a></dt><dd>Programming quantum computers using design automation (<abbr title="Mathias Soeken">MS</abbr>, <abbr title="Thomas Häner">TH</abbr>, <abbr title="Martin Roetteler">MR</abbr>), pp. 137–146.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2018-PahlevanQZBRBA.html">DATE-2018-PahlevanQZBRBA</a></dt><dd>Energy proportionality in near-threshold computing servers and cloud data centers: Consolidating or Not? (<abbr title="Ali Pahlevan">AP</abbr>, <abbr title="Yasir Mahmood Qureshi">YMQ</abbr>, <abbr title="Marina Zapater">MZ</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Davide Rossi">DR</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 147–152.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-TianZWX.html">DATE-2018-TianZWX</a></dt><dd>Lookup table allocation for approximate computing with memory under quality constraints (<abbr title="Ye Tian">YT</abbr>, <abbr title="Qian Zhang 0020">QZ0</abbr>, <abbr title="Ting Wang 0008">TW0</abbr>, <abbr title="Qiang Xu 0001">QX0</abbr>), pp. 153–158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LongSM.html">DATE-2018-LongSM</a></dt><dd>Accelerating biophysical neural network simulation with region of interest based approximation (<abbr title="Yun Long">YL</abbr>, <abbr title="Xueyuan She">XS</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 159–164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ZhangTS.html">DATE-2018-ZhangTS</a></dt><dd>DS-DSE: Domain-specific design space exploration for streaming applications (<abbr title="Jinghan Zhang">JZ</abbr>, <abbr title="Hamed Tabkhi">HT</abbr>, <abbr title="Gunar Schirner">GS</abbr>), pp. 165–170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ZhouWCHMZY.html">DATE-2018-ZhouWCHMZY</a></dt><dd>Variation-aware task allocation and scheduling for improving reliability of real-time MPSoCs (<abbr title="Junlong Zhou">JZ</abbr>, <abbr title="Tongquan Wei">TW</abbr>, <abbr title="Mingsong Chen">MC</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Yue Ma 0001">YM0</abbr>, <abbr title="Gongxuan Zhang">GZ</abbr>, <abbr title="Jianming Yan">JY</abbr>), pp. 171–176.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-QianLM.html">DATE-2018-QianLM</a></dt><dd>Topology-aware virtual resource management for heterogeneous multicore systems (<abbr title="Jianmin Qian">JQ</abbr>, <abbr title="Jian Li 0021">JL0</abbr>, <abbr title="Ruhui Ma">RM</abbr>), pp. 177–182.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ParkK.html">DATE-2018-ParkK</a></dt><dd>Structure optimizations of neuromorphic computing architectures for deep neural network (<abbr title="Heechun Park">HP</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 183–188.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LiYLJGWL.html">DATE-2018-LiYLJGWL</a></dt><dd>CCR: A concise convolution rule for sparse neural network accelerators (<abbr title="Jiajun Li">JL</abbr>, <abbr title="Guihai Yan">GY</abbr>, <abbr title="Wenyan Lu">WL</abbr>, <abbr title="Shuhao Jiang">SJ</abbr>, <abbr title="Shijun Gong">SG</abbr>, <abbr title="Jingya Wu">JW</abbr>, <abbr title="Xiao-Wei Li">XWL</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-HaineSFB.html">DATE-2018-HaineSFB</a></dt><dd>Gradient importance sampling: An efficient statistical extraction methodology of high-sigma SRAM dynamic characteristics (<abbr title="Thomas Haine">TH</abbr>, <abbr title="Johan Segers">JS</abbr>, <abbr title="Denis Flandre">DF</abbr>, <abbr title="David Bol">DB</abbr>), pp. 195–200.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KraakATHWCC.html">DATE-2018-KraakATHWCC</a></dt><dd>Degradation analysis of high performance 14nm FinFET SRAM (<abbr title="Daniel Kraak">DK</abbr>, <abbr title="Innocent Agbo">IA</abbr>, <abbr title="Mottaqiallah Taouil">MT</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="Pieter Weckx">PW</abbr>, <abbr title="Stefan Cosemans">SC</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 201–206.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AhmadianTLKA.html">DATE-2018-AhmadianTLKA</a></dt><dd>Investigating power outage effects on reliability of solid-state drives (<abbr title="Saba Ahmadian">SA</abbr>, <abbr title="Farhad Taheri">FT</abbr>, <abbr title="Mehrshad Lotfi">ML</abbr>, <abbr title="Maryam Karimi">MK</abbr>, <abbr title="Hossein Asadi">HA</abbr>), pp. 207–212.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-RenBSLWT.html">DATE-2018-RenBSLWT</a></dt><dd>Workload-aware harmonic partitioned scheduling for probabilistic real-time systems (<abbr title="Jiankang Ren">JR</abbr>, <abbr title="Ran Bi">RB</abbr>, <abbr title="Xiaoyan Su">XS</abbr>, <abbr title="Qian Liu 0001">QL0</abbr>, <abbr title="Guowei Wu">GW</abbr>, <abbr title="Guozhen Tan">GT</abbr>), pp. 213–218.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-IndrusiakBN.html">DATE-2018-IndrusiakBN</a></dt><dd>Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs (<abbr title="Leandro Soares Indrusiak">LSI</abbr>, <abbr title="Alan Burns">AB</abbr>, <abbr title="Borislav Nikolic">BN</abbr>), pp. 219–224.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-HasanMPB.html">DATE-2018-HasanMPB</a></dt><dd>A design-space exploration for allocating security tasks in multicore real-time systems (<abbr title="Monowar Hasan">MH</abbr>, <abbr title="Sibin Mohan">SM</abbr>, <abbr title="Rodolfo Pellizzoni">RP</abbr>, <abbr title="Rakesh B. Bobba">RBB</abbr>), pp. 225–230.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-NguyenOGFPR.html">DATE-2018-NguyenOGFPR</a></dt><dd>Design and analysis of semaphore precedence constraints: A model-based approach for deterministic communications (<abbr title="Thanh-Dat Nguyen">TDN</abbr>, <abbr title="Yassine Ouhammou">YO</abbr>, <abbr title="Emmanuel Grolleau">EG</abbr>, <abbr title="Julien Forget">JF</abbr>, <abbr title="Claire Pagetti">CP</abbr>, <abbr title="Pascal Richard">PR</abbr>), pp. 231–236.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-JiSJLC.html">DATE-2018-JiSJLC</a></dt><dd>ReCom: An efficient resistive accelerator for compressed deep neural networks (<abbr title="Houxiang Ji">HJ</abbr>, <abbr title="Linghao Song">LS</abbr>, <abbr title="Li Jiang 0002">LJ0</abbr>, <abbr title="Hai Helen Li">HHL</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 237–240.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ZhuJCT.html">DATE-2018-ZhuJCT</a></dt><dd>SparseNN: An energy-efficient neural network accelerator exploiting input and output sparsity (<abbr title="Jingyang Zhu">JZ</abbr>, <abbr title="Jingbo Jiang">JJ</abbr>, <abbr title="Xizi Chen">XC</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>), pp. 241–244.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-StevensDKR.html">DATE-2018-StevensDKR</a></dt><dd>ACCLIB: Accelerators as libraries (<abbr title="Jacob R. Stevens">JRS</abbr>, <abbr title="Yue Du">YD</abbr>, <abbr title="Vivek Kozhikkott">VK</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 245–248.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-AhmadPS.html">DATE-2018-AhmadPS</a></dt><dd>HPXA: A highly parallel XML parser (<abbr title="Isaar Ahmad">IA</abbr>, <abbr title="Sanjog Patil">SP</abbr>, <abbr title="Smruti R. Sarangi">SRS</abbr>), pp. 249–252.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-NabavinejadZAGR.html">DATE-2018-NabavinejadZAGR</a></dt><dd>QoR-aware power capping for approximate big data processing (<abbr title="Seyed Morteza Nabavinejad">SMN</abbr>, <abbr title="Xin Zhan">XZ</abbr>, <abbr title="Reza Azimi">RA</abbr>, <abbr title="Maziar Goudarzi">MG</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 253–256.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-NeubauerWSH.html">DATE-2018-NeubauerWSH</a></dt><dd>Exact multi-objective design space exploration using ASPmT (<abbr title="Kai Neubauer">KN</abbr>, <abbr title="Philipp Wanko">PW</abbr>, <abbr title="Torsten Schaub">TS</abbr>, <abbr title="Christian Haubelt">CH</abbr>), pp. 257–260.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-TomeSCAA.html">DATE-2018-TomeSCAA</a></dt><dd>HIPE: HMC instruction predication extension applied on database processing (<abbr title="Diego G. Tomé">DGT</abbr>, <abbr title="Paulo C. Santos">PCS</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Eduardo Cunha de Almeida">ECdA</abbr>, <abbr title="Marco A. Z. Alves">MAZA</abbr>), pp. 261–264.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-NairBT.html">DATE-2018-NairBT</a></dt><dd>Parametric failure modeling and yield analysis for STT-MRAM (<abbr title="Sarath Mohanachandran Nair">SMN</abbr>, <abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 265–268.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-Schoeberl.html">DATE-2018-Schoeberl</a></dt><dd>One-way shared memory (<abbr title="Martin Schoeberl">MS</abbr>), pp. 269–272.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-XuJTGXT.html">DATE-2018-XuJTGXT</a></dt><dd>An efficient resource-optimized learning prefetcher for solid state drives (<abbr title="Rui Xu">RX</abbr>, <abbr title="Xi Jin">XJ</abbr>, <abbr title="Linfeng Tao">LT</abbr>, <abbr title="Shuaizhi Guo">SG</abbr>, <abbr title="Zikun Xiang">ZX</abbr>, <abbr title="Teng Tian">TT</abbr>), pp. 273–276.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-UngureanuMS.html">DATE-2018-UngureanuMS</a></dt><dd>Bridging discrete and continuous time models with atoms (<abbr title="George Ungureanu">GU</abbr>, <abbr title="José Edil G. de Medeiros">JEGdM</abbr>, <abbr title="Ingo Sander">IS</abbr>), pp. 277–280.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-BucsFLAT0.html">DATE-2018-BucsFLAT0</a></dt><dd>OHEX: OS-aware hybridization techniques for accelerating MPSoC full-system simulation (<abbr title="Robert Lajos Bücs">RLB</abbr>, <abbr title="Maximilian Fricke">MF</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Stephan Tobies">ST</abbr>, <abbr title="Andreas Hoffmann 0002">AH0</abbr>), pp. 281–284.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-WuCLT.html">DATE-2018-WuCLT</a></dt><dd>A highly efficient full-system virtual prototype based on virtualization-assisted approach (<abbr title="Hsin-I Wu">HIW</abbr>, <abbr title="Chi-Kang Chen">CKC</abbr>, <abbr title="Tsung-Ying Lu">TYL</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 285–288.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ZandrahimiDCA.html">DATE-2018-ZandrahimiDCA</a></dt><dd>Industrial evaluation of transition fault testing for cost effective offline adaptive voltage scaling (<abbr title="Mahroo Zandrahimi">MZ</abbr>, <abbr title="Philippe Debaud">PD</abbr>, <abbr title="Armand Castillejo">AC</abbr>, <abbr title="Zaid Al-Ars">ZAA</abbr>), pp. 289–292.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-MathewSRSWW0.html">DATE-2018-MathewSRSWW0</a></dt><dd>An analysis on retention error behavior and power consumption of recent DDR4 DRAMs (<abbr title="Deepak M. Mathew">DMM</abbr>, <abbr title="Martin Schultheis">MS</abbr>, <abbr title="Carl Christian Rheinländer">CCR</abbr>, <abbr title="Chirag Sudarshan">CS</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Matthias Jung 0001">MJ0</abbr>), pp. 293–296.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-DalpassoBF.html">DATE-2018-DalpassoBF</a></dt><dd>A Boolean model for delay fault testing of emerging digital technologies based on ambipolar devices (<abbr title="Marcello Dalpasso">MD</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Michele Favalli">MF</abbr>), pp. 297–300.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-GulveS.html">DATE-2018-GulveS</a></dt><dd>ATPG power guards: On limiting the test power below threshold (<abbr title="Rohini Gulve">RG</abbr>, <abbr title="Virendra Singh">VS</abbr>), pp. 301–304.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-Kulikov.html">DATE-2018-Kulikov</a></dt><dd>Improving circuit size upper bounds using SAT-solvers (<abbr title="Alexander S. Kulikov">ASK</abbr>), pp. 305–308.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-SoekenHTMABM.html">DATE-2018-SoekenHTMABM</a></dt><dd>Practical exact synthesis (<abbr title="Mathias Soeken">MS</abbr>, <abbr title="Winston Haaswijk">WH</abbr>, <abbr title="Eleonora Testa">ET</abbr>, <abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 309–314.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-DebnathMJO.html">DATE-2018-DebnathMJO</a></dt><dd>SAT-based redundancy removal (<abbr title="Krishanu Debnath">KD</abbr>, <abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Mayank Jain">MJ</abbr>, <abbr title="Janet Olson">JO</abbr>), pp. 315–318.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-HashemiTBR.html">DATE-2018-HashemiTBR</a></dt><dd>Approximate computing for biometrie security systems: A case study on iris scanning (<abbr title="Soheil Hashemi">SH</abbr>, <abbr title="Hokchhay Tann">HT</abbr>, <abbr title="Francesco Buttafuoco">FB</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 319–324.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-WuMC.html">DATE-2018-WuMC</a></dt><dd>Flash read disturb management using adaptive cell bit-density with in-place reprogramming (<abbr title="Tai-Chou Wu">TCW</abbr>, <abbr title="Yu-ping Ma">YpM</abbr>, <abbr title="Li-Pin Chang">LPC</abbr>), pp. 325–330.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AlbaqsamiHB.html">DATE-2018-AlbaqsamiHB</a></dt><dd>HTF-MPR: A heterogeneous TensorFlow mapper targeting performance using genetic algorithms and gradient boosting regressors (<abbr title="Ahmad Albaqsami">AA</abbr>, <abbr title="Maryam S. Hosseini">MSH</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>), pp. 331–336.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-PandaZGJ.html">DATE-2018-PandaZGJ</a></dt><dd>CAMP: Accurate modeling of core and memory locality for proxy generation of big-data applications (<abbr title="Reena Panda">RP</abbr>, <abbr title="Xinnian Zheng">XZ</abbr>, <abbr title="Andreas Gerstlauer">AG</abbr>, <abbr title="Lizy Kurian John">LKJ</abbr>), pp. 337–342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LiYLJGWL18a.html">DATE-2018-LiYLJGWL18a</a></dt><dd>SmartShuttle: Optimizing off-chip memory accesses for deep learning accelerators (<abbr title="Jiajun Li">JL</abbr>, <abbr title="Guihai Yan">GY</abbr>, <abbr title="Wenyan Lu">WL</abbr>, <abbr title="Shuhao Jiang">SJ</abbr>, <abbr title="Shijun Gong">SG</abbr>, <abbr title="Jingya Wu">JW</abbr>, <abbr title="Xiaowei Li 0001">XL0</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SchmidtCD.html">DATE-2018-SchmidtCD</a></dt><dd>Port call path sensitive conflict analysis for instance-aware parallel SystemC simulation (<abbr title="Tim Schmidt">TS</abbr>, <abbr title="Zhongqi Cheng">ZC</abbr>, <abbr title="Rainer Dömer">RD</abbr>), pp. 349–354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-BalRC.html">DATE-2018-BalRC</a></dt><dd>Trident: A comprehensive timing error resilient technique against choke points at NTC (<abbr title="Aatreyi Bal">AB</abbr>, <abbr title="Sanghamitra Roy">SR</abbr>, <abbr title="Koushik Chakraborty">KC</abbr>), pp. 355–360.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KimY.html">DATE-2018-KimY</a></dt><dd>Bayesian theory based switching probability calculation method of critical timing path for on-chip timing slack monitoring (<abbr title="Byung-Su Kim">BSK</abbr>, <abbr title="Joon-Sung Yang">JSY</abbr>), pp. 361–366.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ChekuriKSM.html">DATE-2018-ChekuriKSM</a></dt><dd>Performance based tuning of an inductive integrated voltage regulator driving a digital core against process and passive variations (<abbr title="Venakata Chaitanya Krishna Chekuri">VCKC</abbr>, <abbr title="Monodeep Kar">MK</abbr>, <abbr title="Arvind Singh">AS</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 367–372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-MondalC.html">DATE-2018-MondalC</a></dt><dd>Pre-assembly testing of interconnects in embedded multi-die interconnect bridge (EMIB) dies (<abbr title="Sudipta Mondal">SM</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KuentzerJA.html">DATE-2018-KuentzerJA</a></dt><dd>On the reuse of timing resilient architecture for testing path delay faults in critical paths (<abbr title="Felipe A. Kuentzer">FAK</abbr>, <abbr title="Leonardo Rezende Juracy">LRJ</abbr>, <abbr title="Alexandre M. Amory">AMA</abbr>), pp. 379–384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-BurchardE0.html">DATE-2018-BurchardE0</a></dt><dd>Characterization of possibly detected faults by accurately computing their detection probability (<abbr title="Jan Burchard">JB</abbr>, <abbr title="Dominik Erb">DE</abbr>, <abbr title="Bernd Becker 0001">BB0</abbr>), pp. 385–390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-MathewSSK.html">DATE-2018-MathewSSK</a></dt><dd>Ultra-low energy circuit building blocks for security technologies (<abbr title="Sanu Mathew">SM</abbr>, <abbr title="Sudhir Satpathy">SS</abbr>, <abbr title="Vikram B. Suresh">VBS</abbr>, <abbr title="Ram Krishnamurthy">RK</abbr>), pp. 391–394.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-LeviRFK.html">DATE-2018-LeviRFK</a></dt><dd>Embedded randomness and data dependencies design paradigm: Advantages and challenges (<abbr title="Itamar Levi">IL</abbr>, <abbr title="Yehuda Rudin">YR</abbr>, <abbr title="Alexander Fish">AF</abbr>, <abbr title="Osnat Keren">OK</abbr>), pp. 395–400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SinghKMRDM.html">DATE-2018-SinghKMRDM</a></dt><dd>Exploiting on-chip power management for side-channel security (<abbr title="Arvind Singh">AS</abbr>, <abbr title="Monodeep Kar">MK</abbr>, <abbr title="Sanu Mathew">SM</abbr>, <abbr title="Anand Rajan">AR</abbr>, <abbr title="Vivek De">VD</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 401–406.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LinXZSCGCCWY.html">DATE-2018-LinXZSCGCCWY</a></dt><dd>Rescuing memristor-based computing with non-linear resistance levels (<abbr title="Jilan Lin">JL</abbr>, <abbr title="Lixue Xia">LX</abbr>, <abbr title="Zhenhua Zhu">ZZ</abbr>, <abbr title="Hanbo Sun">HS</abbr>, <abbr title="Yi Cai">YC</abbr>, <abbr title="Hui Gao">HG</abbr>, <abbr title="Ming Cheng">MC</abbr>, <abbr title="Xiaoming Chen 0003">XC0</abbr>, <abbr title="Yu Wang 0002">YW0</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 407–412.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AkbariKAPS.html">DATE-2018-AkbariKAPS</a></dt><dd>PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture (<abbr title="Omid Akbari">OA</abbr>, <abbr title="Mehdi Kamal">MK</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>), pp. 413–418.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AmiriHMN.html">DATE-2018-AmiriHMN</a></dt><dd>Multi-precision convolutional neural networks on heterogeneous hardware (<abbr title="Sam Amiri">SA</abbr>, <abbr title="Mohammad Hosseinabady">MH</abbr>, <abbr title="Simon McIntosh-Smith">SMS</abbr>, <abbr title="José L. Núñez-Yáñez">JLNY</abbr>), pp. 419–424.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-TunaliA.html">DATE-2018-TunaliA</a></dt><dd>Logic synthesis and defect tolerance for memristive crossbar arrays (<abbr title="Onur Tunali">OT</abbr>, <abbr title="Mustafa Altun">MA</abbr>), pp. 425–430.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ProbstlPNSC.html">DATE-2018-ProbstlPNSC</a></dt><dd>SOH-aware active cell balancing strategy for high power battery packs (<abbr title="Alma Pröbstl">AP</abbr>, <abbr title="Sangyoung Park">SP</abbr>, <abbr title="Swaminathan Narayanaswamy">SN</abbr>, <abbr title="Sebastian Steinhorst">SS</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>), pp. 431–436.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-VincoBPAMP.html">DATE-2018-VincoBPAMP</a></dt><dd>GIS-based optimal photovoltaic panel floorplanning for residential installations (<abbr title="Sara Vinco">SV</abbr>, <abbr title="Lorenzo Bottaccioli">LB</abbr>, <abbr title="Edoardo Patti">EP</abbr>, <abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 437–442.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-FickenscherSHTB.html">DATE-2018-FickenscherSHTB</a></dt><dd>Cell-based update algorithm for occupancy grid maps and hybrid map for ADAS on embedded GPUs (<abbr title="Jörg Fickenscher">JF</abbr>, <abbr title="Jens Schlumberger">JS</abbr>, <abbr title="Frank Hannig">FH</abbr>, <abbr title="Jürgen Teich">JT</abbr>, <abbr title="Mohamed Essayed Bouzouraa">MEB</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-PourshiraziBZM.html">DATE-2018-PourshiraziBZM</a></dt><dd>WALL: A writeback-aware LLC management for PCM-based main memory systems (<abbr title="Bahareh Pourshirazi">BP</abbr>, <abbr title="Majed Valad Beigi">MVB</abbr>, <abbr title="Zhichun Zhu">ZZ</abbr>, <abbr title="Gokhan Memik">GM</abbr>), pp. 449–454.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-BenedicteHAC.html">DATE-2018-BenedicteHAC</a></dt><dd>Design and integration of hierarchical-placement multi-level caches for real-time systems (<abbr title="Pedro Benedicte">PB</abbr>, <abbr title="Carles Hernández">CH</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), pp. 455–460.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KuanA.html">DATE-2018-KuanA</a></dt><dd>LARS: Logically adaptable retention time STT-RAM cache for embedded systems (<abbr title="Kyle Kuan">KK</abbr>, <abbr title="Tosiron Adegbija">TA</abbr>), pp. 461–466.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-MispanSZH.html">DATE-2018-MispanSZH</a></dt><dd>Cost-efficient design for modeling attacks resistant PUFs (<abbr title="Mohd Syafiq Mispan">MSM</abbr>, <abbr title="Haibo Su">HS</abbr>, <abbr title="Mark Zwolinski">MZ</abbr>, <abbr title="Basel Halak">BH</abbr>), pp. 467–472.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AriasRTJ.html">DATE-2018-AriasRTJ</a></dt><dd>Device attestation: Past, present, and future (<abbr title="Orlando Arias">OA</abbr>, <abbr title="Fahim Rahman">FR</abbr>, <abbr title="Mark Tehranipoor">MT</abbr>, <abbr title="Yier Jin">YJ</abbr>), pp. 473–478.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AramoonCQ.html">DATE-2018-AramoonCQ</a></dt><dd>A reconfigurable scan network based IC identification for embedded devices (<abbr title="Omid Aramoon">OA</abbr>, <abbr title="Xi Chen">XC</abbr>, <abbr title="Gang Qu">GQ</abbr>), pp. 479–484.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-WooZH.html">DATE-2018-WooZH</a></dt><dd>Early detection of system-level anomalous behaviour using hardware performance counters (<abbr title="Lai Leng Woo">LLW</abbr>, <abbr title="Mark Zwolinski">MZ</abbr>, <abbr title="Basel Halak">BH</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ShaoHLBBC.html">DATE-2018-ShaoHLBBC</a></dt><dd>Compact modeling of carbon nanotube thin film transistors for flexible circuit design (<abbr title="Leilai Shao">LS</abbr>, <abbr title="Tsung-Ching Huang">TCH</abbr>, <abbr title="Ting Lei">TL</abbr>, <abbr title="Zhenan Bao">ZB</abbr>, <abbr title="Raymond G. Beausoleil">RGB</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-FletcherDM.html">DATE-2018-FletcherDM</a></dt><dd>A high-speed design methodology for inductive coupling links in 3D-ICs (<abbr title="Benjamin J. Fletcher">BJF</abbr>, <abbr title="Shidhartha Das">SD</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-WalterWGTD.html">DATE-2018-WalterWGTD</a></dt><dd>An exact method for design exploration of quantum-dot cellular automata (<abbr title="Marcel Walter">MW</abbr>, <abbr title="Robert Wille">RW</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Frank Sill Torres">FST</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ShahsavaniZP.html">DATE-2018-ShahsavaniZP</a></dt><dd>Accurate margin calculation for single flux quantum logic cells (<abbr title="Soheil Nazar Shahsavani">SNS</abbr>, <abbr title="Bo Zhang">BZ</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 509–514.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-MaCDH.html">DATE-2018-MaCDH</a></dt><dd>Improving reliability for real-time systems through dynamic recovery (<abbr title="Yue Ma 0001">YM0</abbr>, <abbr title="Thidapat Chantem">TC</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 515–520.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-BundLM.html">DATE-2018-BundLM</a></dt><dd>Optimal metastability-containing sorting networks (<abbr title="Johannes Bund">JB</abbr>, <abbr title="Christoph Lenzen">CL</abbr>, <abbr title="Moti Medina">MM</abbr>), pp. 521–526.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-WuTL.html">DATE-2018-WuTL</a></dt><dd>MAUI: Making aging useful, intentionally (<abbr title="Kai-Chiang Wu">KCW</abbr>, <abbr title="Tien-Hung Tseng">THT</abbr>, <abbr title="Shou-Chun Li">SCL</abbr>), pp. 527–532.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SoDKSL.html">DATE-2018-SoDKSL</a></dt><dd>EXPERT: Effective and flexible error protection by redundant multithreading (<abbr title="Hwisoo So">HS</abbr>, <abbr title="Moslem Didehban">MD</abbr>, <abbr title="Yohan Ko">YK</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Kyoungwoo Lee">KL</abbr>), pp. 533–538.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ForsbergBM.html">DATE-2018-ForsbergBM</a></dt><dd>HePREM: Enabling predictable GPU execution on heterogeneous SoC (<abbr title="Björn Forsberg">BF</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Andrea Marongiu">AM</abbr>), pp. 539–544.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ScarabottoloAP.html">DATE-2018-ScarabottoloAP</a></dt><dd>Circuit carving: A methodology for the design of approximate hardware (<abbr title="Ilaria Scarabottolo">IS</abbr>, <abbr title="Giovanni Ansaloni">GA</abbr>, <abbr title="Laura Pozzi">LP</abbr>), pp. 545–550.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-NeshatpourBHS.html">DATE-2018-NeshatpourBHS</a></dt><dd>ICNN: An iterative implementation of convolutional neural networks to enable energy and computational complexity aware dynamic approximation (<abbr title="Katayoun Neshatpour">KN</abbr>, <abbr title="Farnaz Behnia">FB</abbr>, <abbr title="Houman Homayoun">HH</abbr>, <abbr title="Avesta Sasan">AS</abbr>), pp. 551–556.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-PathaniaH.html">DATE-2018-PathaniaH</a></dt><dd>Task scheduling for many-cores with S-NUCA caches (<abbr title="Anuj Pathania">AP</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 557–562.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-WuLC.html">DATE-2018-WuLC</a></dt><dd>KVSSD: Close integration of LSM trees and flash translation layer for write-efficient KV store (<abbr title="Sung-Ming Wu">SMW</abbr>, <abbr title="Kai-Hsiang Lin">KHL</abbr>, <abbr title="Li-Pin Chang">LPC</abbr>), pp. 563–568.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-PangZLLCLJ.html">DATE-2018-PangZLLCLJ</a></dt><dd>In-growth test for monolithic 3D integrated SRAM (<abbr title="Pu Pang">PP</abbr>, <abbr title="Yixun Zhang">YZ</abbr>, <abbr title="Tianjian Li">TL</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>, <abbr title="Quan Chen">QC</abbr>, <abbr title="Xiaoyao Liang">XL</abbr>, <abbr title="Li Jiang 0002">LJ0</abbr>), pp. 569–572.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-DijkVBCS.html">DATE-2018-DijkVBCS</a></dt><dd>A co-design methodology for scalable quantum processors and their classical electronic interface (<abbr title="Jeroen P. G. van Dijk">JPGvD</abbr>, <abbr title="Andrei Vladimirescu">AV</abbr>, <abbr title="Masoud Babaie">MB</abbr>, <abbr title="Edoardo Charbon">EC</abbr>, <abbr title="Fabio Sebastiano">FS</abbr>), pp. 573–576.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-BoroumandPB.html">DATE-2018-BoroumandPB</a></dt><dd>Approximate quaternary addition with the fast carry chains of FPGAs (<abbr title="Sina Boroumand">SB</abbr>, <abbr title="Hadi Parandeh-Afshar">HPA</abbr>, <abbr title="Philip Brisk">PB</abbr>), pp. 577–580.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-HongLP.html">DATE-2018-HongLP</a></dt><dd>NN compactor: Minimizing memory and logic resources for small neural networks (<abbr title="Seongmin Hong">SH</abbr>, <abbr title="Inho Lee">IL</abbr>, <abbr title="Yongjun Park">YP</abbr>), pp. 581–584.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-LamprechtNS.html">DATE-2018-LamprechtNS</a></dt><dd>Improving fast charging efficiency of reconfigurable battery packs (<abbr title="Alexander Lamprecht">AL</abbr>, <abbr title="Swaminathan Narayanaswamy">SN</abbr>, <abbr title="Sebastian Steinhorst">SS</abbr>), pp. 585–588.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-AdiththanRS.html">DATE-2018-AdiththanRS</a></dt><dd>Cloud-assisted control of ground vehicles using adaptive computation offloading techniques (<abbr title="Arun Adiththan">AA</abbr>, <abbr title="S. Ramesh">SR</abbr>, <abbr title="Soheil Samii">SS</abbr>), pp. 589–592.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-VasilakisPTS.html">DATE-2018-VasilakisPTS</a></dt><dd>FusionCache: Using LLC tags for DRAM cache (<abbr title="Evangelos Vasilakis">EV</abbr>, <abbr title="Vassilis Papaefstathiou">VP</abbr>, <abbr title="Pedro Trancoso">PT</abbr>, <abbr title="Ioannis Sourdis">IS</abbr>), pp. 593–596.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-NiemannWD.html">DATE-2018-NiemannWD</a></dt><dd>Improved synthesis of Clifford+T quantum functionality (<abbr title="Philipp Niemann">PN</abbr>, <abbr title="Robert Wille">RW</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 597–600.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-WangSWHFBC.html">DATE-2018-WangSWHFBC</a></dt><dd>Energy-efficient channel alignment of DWDM silicon photonic transceivers (<abbr title="Yuyang Wang">YW</abbr>, <abbr title="M. Ashkan Seyedi">MAS</abbr>, <abbr title="Rui Wu">RW</abbr>, <abbr title="Jared Hulme">JH</abbr>, <abbr title="Marco Fiorentino">MF</abbr>, <abbr title="Raymond G. Beausoleil">RGB</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 601–604.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-RaiRWRHBTMW0.html">DATE-2018-RaiRWRHBTMW0</a></dt><dd>A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs (<abbr title="Shubham Rai">SR</abbr>, <abbr title="Ansh Rupani">AR</abbr>, <abbr title="Dennis Walter">DW</abbr>, <abbr title="Michael Raitza">MR</abbr>, <abbr title="Andre Heinzig">AH</abbr>, <abbr title="Tim Baldauf">TB</abbr>, <abbr title="Jens Trommer">JT</abbr>, <abbr title="Christian Mayr">CM</abbr>, <abbr title="Walter M. Weber">WMW</abbr>, <abbr title="Akash Kumar 0001">AK0</abbr>), pp. 605–608.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-Mueller-Gritschneder.html">DATE-2018-Mueller-Gritschneder</a></dt><dd>ETISS-ML: A multi-level instruction set simulator with RTL-level fault injection support for the evaluation of cross-layer resiliency techniques (<abbr title="Daniel Mueller-Gritschneder">DMG</abbr>, <abbr title="Martin Dittrich">MD</abbr>, <abbr title="Josef Weinzierl">JW</abbr>, <abbr title="Eric Cheng">EC</abbr>, <abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 609–612.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-TonettoNB.html">DATE-2018-TonettoNB</a></dt><dd>Precise evaluation of the fault sensitivity of OoO superscalar processors (<abbr title="Rafael Billig Tonetto">RBT</abbr>, <abbr title="Gabriel L. Nazar">GLN</abbr>, <abbr title="Antonio Carlos Schneider Beck">ACSB</abbr>), pp. 613–616.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-KimHS.html">DATE-2018-KimHS</a></dt><dd>StreamFTL: Stream-level address translation scheme for memory constrained flash storage (<abbr title="Hyukjoong Kim">HK</abbr>, <abbr title="Kyuhwa Han">KH</abbr>, <abbr title="Dongkun Shin">DS</abbr>), pp. 617–620.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ReddyMAS.html">DATE-2018-ReddyMAS</a></dt><dd>Online concurrent workload classification for multi-core energy management (<abbr title="Basireddy Karunakar Reddy">BKR</abbr>, <abbr title="Geoff V. Merrett">GVM</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Amit Kumar Singh 0002">AKS0</abbr>), pp. 621–624.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-XieLGHW0.html">DATE-2018-XieLGHW0</a></dt><dd>AIM: Fast and energy-efficient AES in-memory implementation for emerging non-volatile main memory (<abbr title="Mimi Xie">MX</abbr>, <abbr title="Shuangchen Li">SL</abbr>, <abbr title="Alvin Oliver Giova">AOG</abbr>, <abbr title="Jingtong Hu">JH</abbr>, <abbr title="Yuangang Wang">YW</abbr>, <abbr title="Yuan Xie 0001">YX0</abbr>), pp. 625–628.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ShenRZ.html">DATE-2018-ShenRZ</a></dt><dd>SAT-based bit-flipping attack on logic encryptions (<abbr title="Yuanqi Shen">YS</abbr>, <abbr title="Amin Rezaei">AR</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 629–632.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-SpeicherMAWH.html">DATE-2018-SpeicherMAWH</a></dt><dd>AMS verification methodology regarding supply modulation in RF SoCs induced by digital standard cells (<abbr title="Fabian Speicher">FS</abbr>, <abbr title="Jonas Meier">JM</abbr>, <abbr title="Soheil Aghaie">SA</abbr>, <abbr title="Ralf Wunderlich">RW</abbr>, <abbr title="Stefan Heinen">SH</abbr>), pp. 633–636.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-RestaGBALCRMG.html">DATE-2018-RestaGBALCRMG</a></dt><dd>Towards high-performance polarity-controllable FETs with 2D materials (<abbr title="Giovanni V. Resta">GVR</abbr>, <abbr title="Jorge Romero Gonzalez">JRG</abbr>, <abbr title="Yashwanth Balaji">YB</abbr>, <abbr title="Tarun Agarwal">TA</abbr>, <abbr title="Dennis Lin">DL</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Iuliana P. Radu">IPR</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>), pp. 637–641.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2018-VigJL.html">DATE-2018-VigJL</a></dt><dd>Dynamic skewed tree for fast memory integrity verification (<abbr title="Saru Vig">SV</abbr>, <abbr title="Guiyuan Jiang">GJ</abbr>, <abbr title="Siew-Kei Lam">SKL</abbr>), pp. 642–647.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ReinbrechtFZS.html">DATE-2018-ReinbrechtFZS</a></dt><dd>Earthquake - A NoC-based optimized differential cache-collision attack for MPSoCs (<abbr title="Cezar Reinbrecht">CR</abbr>, <abbr title="Bruno Forlin">BF</abbr>, <abbr title="Andreas Zankl">AZ</abbr>, <abbr title="Johanna Sepúlveda">JS</abbr>), pp. 648–653.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-StanglLD.html">DATE-2018-StanglLD</a></dt><dd>A fast and resource efficient FPGA implementation of secret sharing for storage applications (<abbr title="Jakob Stangl">JS</abbr>, <abbr title="Thomas Lorünser">TL</abbr>, <abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>), pp. 654–659.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-Pessoa0MPH.html">DATE-2018-Pessoa0MPH</a></dt><dd>Enhanced analog and RF IC sizing methodology using PCA and NSGA-II optimization kernel (<abbr title="Tiago Pessoa">TP</abbr>, <abbr title="Nuno Lourenço 0003">NL0</abbr>, <abbr title="Ricardo Martins 0003">RM0</abbr>, <abbr title="Ricardo Povoa">RP</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 660–665.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-MiorandiSFQ.html">DATE-2018-MiorandiSFQ</a></dt><dd>A SystemC-based Simulator for design space exploration of smart wireless systems (<abbr title="Gabriele Miorandi">GM</abbr>, <abbr title="Francesco Stefanni">FS</abbr>, <abbr title="Federico Fraccaroli">FF</abbr>, <abbr title="Davide Quaglia">DQ</abbr>), pp. 666–671.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-DingCHBLBPR.html">DATE-2018-DingCHBLBPR</a></dt><dd>A circuit-design-driven tool with a hybrid automation approach for SAR ADCs in IoT (<abbr title="Ming Ding 0003">MD0</abbr>, <abbr title="Guibin Chen">GC</abbr>, <abbr title="Pieter Harpe">PH</abbr>, <abbr title="Benjamin Busze">BB</abbr>, <abbr title="Yao-Hong Liu">YHL</abbr>, <abbr title="Christian Bachmann">CB</abbr>, <abbr title="Kathleen Philips">KP</abbr>, <abbr title="Arthur H. M. van Roermund">AHMvR</abbr>), pp. 672–675.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-LoraCQF.html">DATE-2018-LoraCQF</a></dt><dd>Automatic integration of cycle-accurate descriptions with continuous-time models for cyber-physical virtual platforms (<abbr title="Michele Lora">ML</abbr>, <abbr title="Stefano Centomo">SC</abbr>, <abbr title="Davide Quaglia">DQ</abbr>, <abbr title="Franco Fummi">FF</abbr>), pp. 676–681.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-MahfouziASREP.html">DATE-2018-MahfouziASREP</a></dt><dd>Stability-aware integrated routing and scheduling for control applications in Ethernet networks (<abbr title="Rouhollah Mahfouzi">RM</abbr>, <abbr title="Amir Aminifar">AA</abbr>, <abbr title="Soheil Samii">SS</abbr>, <abbr title="Ahmed Rezine">AR</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 682–687.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LiCCZWCH.html">DATE-2018-LiCCZWCH</a></dt><dd>Feedback control of real-time EtherCAT networks for reliability enhancement in CPS (<abbr title="Liying Li">LL</abbr>, <abbr title="Peijin Cong">PC</abbr>, <abbr title="Kun Cao">KC</abbr>, <abbr title="Junlong Zhou">JZ</abbr>, <abbr title="Tongquan Wei">TW</abbr>, <abbr title="Mingsong Chen">MC</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 688–693.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ChangRHC.html">DATE-2018-ChangRHC</a></dt><dd>Cache-aware task scheduling for maximizing control performance (<abbr title="Wanli Chang">WC</abbr>, <abbr title="Debayan Roy">DR</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>), pp. 694–699.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-GauenDLPLBC.html">DATE-2018-GauenDLPLBC</a></dt><dd>Three years of low-power image recognition challenge: Introduction to special session (<abbr title="Kent Gauen">KG</abbr>, <abbr title="Ryan Dailey">RD</abbr>, <abbr title="Yung-Hsiang Lu">YHL</abbr>, <abbr title="Eunbyung Park">EP</abbr>, <abbr title="Wei Liu 0015">WL0</abbr>, <abbr title="Alexander C. Berg">ACB</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 700–703.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-YuGHNQMYTLWY.html">DATE-2018-YuGHNQMYTLWY</a></dt><dd>Real-time object detection towards high power efficiency (<abbr title="Jincheng Yu">JY</abbr>, <abbr title="Kaiyuan Guo">KG</abbr>, <abbr title="Yiming Hu">YH</abbr>, <abbr title="Xuefei Ning">XN</abbr>, <abbr title="Jiantao Qiu">JQ</abbr>, <abbr title="Huizi Mao">HM</abbr>, <abbr title="Song Yao">SY</abbr>, <abbr title="Tianqi Tang">TT</abbr>, <abbr title="Boxun Li">BL</abbr>, <abbr title="Yu Wang 0002">YW0</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 704–708.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2018-WangQLHLL.html">DATE-2018-WangQLHLL</a></dt><dd>A retrospective evaluation of energy-efficient object detection solutions on embedded devices (<abbr title="Ying Wang 0001">YW0</abbr>, <abbr title="Zhenyu Quan">ZQ</abbr>, <abbr title="Jiajun Li">JL</abbr>, <abbr title="Yinhe Han">YH</abbr>, <abbr title="Huawei Li">HL</abbr>, <abbr title="Xiaowei Li 0001">XL0</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KangKKYH.html">DATE-2018-KangKKYH</a></dt><dd>Joint optimization of speed, accuracy, and energy for embedded image recognition systems (<abbr title="Duseok Kang">DK</abbr>, <abbr title="Donghyun Kang">DK</abbr>, <abbr title="Jintaek Kang">JK</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 715–720.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-NavehKWB.html">DATE-2018-NavehKWB</a></dt><dd>Theoretical and practical aspects of verification of quantum computers (<abbr title="Yehuda Naveh">YN</abbr>, <abbr title="Elham Kashefi">EK</abbr>, <abbr title="James R. Wootton">JRW</abbr>, <abbr title="Koen Bertels">KB</abbr>), pp. 721–730.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2018-BaruahSDKR.html">DATE-2018-BaruahSDKR</a></dt><dd>Airavat: Improving energy efficiency of heterogeneous applications (<abbr title="Trinayan Baruah">TB</abbr>, <abbr title="Yifan Sun">YS</abbr>, <abbr title="Shi Dong">SD</abbr>, <abbr title="David R. Kaeli">DRK</abbr>, <abbr title="Norm Rubin">NR</abbr>), pp. 731–736.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-PagliariPCCMP.html">DATE-2018-PagliariPCCMP</a></dt><dd>All-digital embedded meters for on-line power estimation (<abbr title="Daniele Jahier Pagliari">DJP</abbr>, <abbr title="Valentino Peluso">VP</abbr>, <abbr title="Yukai Chen">YC</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 737–742.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ZoniCF.html">DATE-2018-ZoniCF</a></dt><dd>PowerProbe: Run-time power modeling through automatic RTL instrumentation (<abbr title="Davide Zoni">DZ</abbr>, <abbr title="Luca Cremona">LC</abbr>, <abbr title="William Fornaciari">WF</abbr>), pp. 743–748.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ParkC.html">DATE-2018-ParkC</a></dt><dd>Design optimization of photovoltaic arrays on curved surfaces (<abbr title="Sangyoung Park">SP</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>), pp. 749–754.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AmaruSVLMOBM.html">DATE-2018-AmaruSVLMOBM</a></dt><dd>Improvements to boolean resynthesis (<abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Mathias Soeken">MS</abbr>, <abbr title="Patrick Vuillod">PV</abbr>, <abbr title="Jiong Luo">JL</abbr>, <abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Janet Olson">JO</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 755–760.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LeeWLCW.html">DATE-2018-LeeWLCW</a></dt><dd>Logic optimization with considering boolean relations (<abbr title="Tung-Yuan Lee">TYL</abbr>, <abbr title="Chia-Cheng Wu">CCW</abbr>, <abbr title="Chia-Chun Lin">CCL</abbr>, <abbr title="Yung-Chih Chen">YCC</abbr>, <abbr title="Chun-Yao Wang">CYW</abbr>), pp. 761–766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-RaiR0.html">DATE-2018-RaiR0</a></dt><dd>Technology mapping flow for emerging reconfigurable silicon nanowire transistors (<abbr title="Shubham Rai">SR</abbr>, <abbr title="Michael Raitza">MR</abbr>, <abbr title="Akash Kumar 0001">AK0</abbr>), pp. 767–772.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LaiLWCW.html">DATE-2018-LaiLWCW</a></dt><dd>Efficient synthesis of approximate threshold logic circuits with an error rate guarantee (<abbr title="Yung-An Lai">YAL</abbr>, <abbr title="Chia-Chun Lin">CCL</abbr>, <abbr title="Chia-Cheng Wu">CCW</abbr>, <abbr title="Yung-Chih Chen">YCC</abbr>, <abbr title="Chun-Yao Wang">CYW</abbr>), pp. 773–778.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SongAL.html">DATE-2018-SongAL</a></dt><dd>Row-buffer hit harvesting in orchestrated last-level cache and DRAM scheduling for heterogeneous multicore systems (<abbr title="Yang Song 0006">YS0</abbr>, <abbr title="Olivier Alavoine">OA</abbr>, <abbr title="Bill Lin">BL</abbr>), pp. 779–784.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-TeimooriHE0.html">DATE-2018-TeimooriHE0</a></dt><dd>AdAM: Adaptive approximation management for the non-volatile memory hierarchies (<abbr title="Mohammad Taghi Teimoori">MTT</abbr>, <abbr title="Muhammad Abdullah Hanif">MAH</abbr>, <abbr title="Alireza Ejlali">AE</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>), pp. 785–790.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SayedBOT.html">DATE-2018-SayedBOT</a></dt><dd>A cross-layer adaptive approach for performance and power optimization in STT-MRAM (<abbr title="Nour Sayed">NS</abbr>, <abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Fabian Oboril">FO</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 791–796.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-PanLYLYLW.html">DATE-2018-PanLYLYLW</a></dt><dd>Low-cost high-accuracy variation characterization for nanoscale IC technologies via novel learning-based techniques (<abbr title="Zhijian Pan">ZP</abbr>, <abbr title="Miao Li">ML</abbr>, <abbr title="Jian Yao">JY</abbr>, <abbr title="Hong Lu 0012">HL0</abbr>, <abbr title="Zuochang Ye">ZY</abbr>, <abbr title="Yanfeng Li">YL</abbr>, <abbr title="Yan Wang">YW</abbr>), pp. 797–802.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-WangKKK.html">DATE-2018-WangKKK</a></dt><dd>Mitigation of NBTI induced performance degradation in on-chip digital LDOs (<abbr title="Longfei Wang">LW</abbr>, <abbr title="S. Karen Khatamifard">SKK</abbr>, <abbr title="Ulya R. Karpuzcu">URK</abbr>, <abbr title="Selçuk Köse">SK</abbr>), pp. 803–808.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-PrevilonKKR.html">DATE-2018-PrevilonKKR</a></dt><dd>Evaluating the impact of execution parameters on program vulnerability in GPU applications (<abbr title="Fritz G. Previlon">FGP</abbr>, <abbr title="Charu Kalra">CK</abbr>, <abbr title="David R. Kaeli">DRK</abbr>, <abbr title="Paolo Rech">PR</abbr>), pp. 809–814.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LiSCQCL.html">DATE-2018-LiSCQCL</a></dt><dd>ReRAM-based accelerator for deep learning (<abbr title="Bing Li 0017">BL0</abbr>, <abbr title="Linghao Song">LS</abbr>, <abbr title="Fan Chen">FC</abbr>, <abbr title="Xuehai Qian">XQ</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Hai Helen Li">HHL</abbr>), pp. 815–820.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ChenCGSV.html">DATE-2018-ChenCGSV</a></dt><dd>Exploiting approximate computing for deep learning acceleration (<abbr title="Chia-Yu Chen">CYC</abbr>, <abbr title="Jungwook Choi">JC</abbr>, <abbr title="Kailash Gopalakrishnan">KG</abbr>, <abbr title="Viji Srinivasan">VS</abbr>, <abbr title="Swagath Venkataramani">SV</abbr>), pp. 821–826.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ShafiqueTBHKHR.html">DATE-2018-ShafiqueTBHKHR</a></dt><dd>An overview of next-generation architectures for machine learning: Roadmap, opportunities and challenges in the IoT era (<abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Theocharis Theocharides">TT</abbr>, <abbr title="Christos-Savvas Bouganis">CSB</abbr>, <abbr title="Muhammad Abdullah Hanif">MAH</abbr>, <abbr title="Faiq Khalid">FK</abbr>, <abbr title="Rehan Hafiz">RH</abbr>, <abbr title="Semeen Rehman">SR</abbr>), pp. 827–832.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-PreusserGFB.html">DATE-2018-PreusserGFB</a></dt><dd>Inference of quantized neural networks on heterogeneous all-programmable devices (<abbr title="Thomas B. Preußer">TBP</abbr>, <abbr title="Giulio Gambardella">GG</abbr>, <abbr title="Nicholas J. Fraser">NJF</abbr>, <abbr title="Michaela Blott">MB</abbr>), pp. 833–838.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-NuzzoLFS.html">DATE-2018-NuzzoLFS</a></dt><dd>CHASE: Contract-based requirement engineering for cyber-physical system design (<abbr title="Pierluigi Nuzzo">PN</abbr>, <abbr title="Michele Lora">ML</abbr>, <abbr title="Yishai A. Feldman">YAF</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 839–844.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LeHGD.html">DATE-2018-LeHGD</a></dt><dd>Resilience evaluation via symbolic fault injection on intermediate code (<abbr title="Hoang M. Le">HML</abbr>, <abbr title="Vladimir Herdt">VH</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 845–850.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-DeckerDGHLLSWW.html">DATE-2018-DeckerDGHLLSWW</a></dt><dd>Online analysis of debug trace data for embedded systems (<abbr title="Normann Decker">ND</abbr>, <abbr title="Boris Dreyer">BD</abbr>, <abbr title="Philip Gottschling">PG</abbr>, <abbr title="Christian Hochberger">CH</abbr>, <abbr title="Alexander Lange">AL</abbr>, <abbr title="Martin Leucker">ML</abbr>, <abbr title="Torben Scheffel">TS</abbr>, <abbr title="Simon Wegener">SW</abbr>, <abbr title="Alexander Weiss">AW</abbr>), pp. 851–856.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-HassanGLVED.html">DATE-2018-HassanGLVED</a></dt><dd>Testbench qualification for SystemC-AMS timed data flow models (<abbr title="Muhammad Hassan">MH</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Hoang M. Le">HML</abbr>, <abbr title="Thilo Vörtler">TV</abbr>, <abbr title="Karsten Einwich">KE</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 857–860.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-MedeirosUS.html">DATE-2018-MedeirosUS</a></dt><dd>An algebra for modeling continuous time systems (<abbr title="José Edil G. de Medeiros">JEGdM</abbr>, <abbr title="George Ungureanu">GU</abbr>, <abbr title="Ingo Sander">IS</abbr>), pp. 861–864.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-JacobZZBCT.html">DATE-2018-JacobZZBCT</a></dt><dd>TTW: A Time-Triggered Wireless design for CPS (<abbr title="Romain Jacob">RJ</abbr>, <abbr title="Licong Zhang">LZ</abbr>, <abbr title="Marco Zimmerling">MZ</abbr>, <abbr title="Jan Beutel">JB</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 865–868.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-KonstantinouCM.html">DATE-2018-KonstantinouCM</a></dt><dd>PHYLAX: Snapshot-based profiling of real-time embedded devices via JTAG interface (<abbr title="Charalambos Konstantinou">CK</abbr>, <abbr title="Eduardo Chielle">EC</abbr>, <abbr title="Michail Maniatakos">MM</abbr>), pp. 869–872.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-HoKDC.html">DATE-2018-HoKDC</a></dt><dd>Characterizing display QoS based on frame dropping for power management of interactive applications on smartphones (<abbr title="Kuan-Ting Ho">KTH</abbr>, <abbr title="Chung-Ta King">CTK</abbr>, <abbr title="Bhaskar Das">BD</abbr>, <abbr title="Yung-Ju Chang">YJC</abbr>), pp. 873–876.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-YangKDLKBNLBC.html">DATE-2018-YangKDLKBNLBC</a></dt><dd>Prediction-based fast thermoelectric generator reconfiguration for energy harvesting from vehicle radiators (<abbr title="Hanchen Yang">HY</abbr>, <abbr title="Feiyang Kang">FK</abbr>, <abbr title="Caiwen Ding">CD</abbr>, <abbr title="Ji Li 0006">JL0</abbr>, <abbr title="Jaemin Kim">JK</abbr>, <abbr title="Donkyu Baek">DB</abbr>, <abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Xue Lin">XL</abbr>, <abbr title="Paul Bogdan">PB</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), pp. 877–880.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-FengYZL.html">DATE-2018-FengYZL</a></dt><dd>A parameterized timing-aware flip-flop merging algorithm for clock power reduction (<abbr title="Chaochao Feng">CF</abbr>, <abbr title="Daheng Yue">DY</abbr>, <abbr title="Zhenyu Zhao">ZZ</abbr>, <abbr title="Zhuofan Liao">ZL</abbr>), pp. 881–884.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-KimHKK.html">DATE-2018-KimHKK</a></dt><dd>Fast chip-package-PCB coanalysis methodology for power integrity of multi-domain high-speed memory: A case study (<abbr title="Seungwon Kim">SK</abbr>, <abbr title="Ki Jin Han">KJH</abbr>, <abbr title="Youngmin Kim">YK</abbr>, <abbr title="Seokhyeong Kang">SK</abbr>), pp. 885–888.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-FrohlichGD.html">DATE-2018-FrohlichGD</a></dt><dd>Approximate hardware generation using symbolic computer algebra employing grobner basis (<abbr title="Saman Fröhlich">SF</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 889–892.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-Imana.html">DATE-2018-Imana</a></dt><dd>Reconfigurable implementation of GF(2m) bit-parallel multipliers (<abbr title="José Luis Imaña">JLI</abbr>), pp. 893–896.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-SantosOLACB.html">DATE-2018-SantosOLACB</a></dt><dd>Processing in 3D memories to speed up operations on complex data structures (<abbr title="Paulo C. Santos">PCS</abbr>, <abbr title="Geraldo F. Oliveira">GFO</abbr>, <abbr title="João Paulo C. de Lima">JPCdL</abbr>, <abbr title="Marco A. Z. Alves">MAZA</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Antonio C. S. Beck">ACSB</abbr>), pp. 897–900.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ChiuCL.html">DATE-2018-ChiuCL</a></dt><dd>An efficient NBTI-aware wake-up strategy for power-gated designs (<abbr title="Kun-Wei Chiu">KWC</abbr>, <abbr title="Yu-Guang Chen">YGC</abbr>, <abbr title="Ing-Chao Lin">ICL</abbr>), pp. 901–904.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-BonnoitBZN.html">DATE-2018-BonnoitBZN</a></dt><dd>Designing reliable processor cores in ultimate CMOS and beyond: A double sampling solution (<abbr title="Thierry Bonnoit">TB</abbr>, <abbr title="Fraidy Bouesse">FB</abbr>, <abbr title="Nacer-Eddine Zergainoh">NEZ</abbr>, <abbr title="Michael Nicolaidis">MN</abbr>), pp. 905–908.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-Schoeberl18a.html">DATE-2018-Schoeberl18a</a></dt><dd>Design of a time-predictable multicore processor: The T-CREST project (<abbr title="Martin Schoeberl">MS</abbr>), pp. 909–912.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-HanifH0.html">DATE-2018-HanifH0</a></dt><dd>Error resilience analysis for systematically employing approximate computing in convolutional neural networks (<abbr title="Muhammad Abdullah Hanif">MAH</abbr>, <abbr title="Rehan Hafiz">RH</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>), pp. 913–916.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-PrabakaranRHUM0.html">DATE-2018-PrabakaranRHUM0</a></dt><dd>DeMAS: An efficient design methodology for building approximate adders for FPGA-based systems (<abbr title="Bharath Srinivas Prabakaran">BSP</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Muhammad Abdullah Hanif">MAH</abbr>, <abbr title="Salim Ullah">SU</abbr>, <abbr title="Ghazal Mazaheri">GM</abbr>, <abbr title="Akash Kumar 0001">AK0</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>), pp. 917–920.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-DonyanavardRMMD.html">DATE-2018-DonyanavardRMMD</a></dt><dd>Gain scheduled control for nonlinear power management in CMPs (<abbr title="Bryan Donyanavard">BD</abbr>, <abbr title="Amir M. Rahmani">AMR</abbr>, <abbr title="Tiago Mück">TM</abbr>, <abbr title="Kasra Moazemmi">KM</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 921–924.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-LefeuvreFCGKPD.html">DATE-2018-LefeuvreFCGKPD</a></dt><dd>Using polyhedral techniques to tighten WCET estimates of optimized code: A case study with array contraction (<abbr title="Thomas Lefeuvre">TL</abbr>, <abbr title="Imen Fassi">IF</abbr>, <abbr title="Christoph Cullmann">CC</abbr>, <abbr title="Gernot Gebhard">GG</abbr>, <abbr title="Emin-Koray Kasnakli">EKK</abbr>, <abbr title="Isabelle Puaut">IP</abbr>, <abbr title="Steven Derrien">SD</abbr>), pp. 925–930.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-TahooriNBSMMTBG.html">DATE-2018-TahooriNBSMMTBG</a></dt><dd>Using multifunctional standardized stack as universal spintronic technology for IoT (<abbr title="Mehdi Baradaran Tahoori">MBT</abbr>, <abbr title="Sarath Mohanachandran Nair">SMN</abbr>, <abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Sophiane Senni">SS</abbr>, <abbr title="Jad Mohdad">JM</abbr>, <abbr title="Frédérick Mailly">FM</abbr>, <abbr title="Lionel Torres">LT</abbr>, <abbr title="Pascal Benoit">PB</abbr>, <abbr title="Abdoulaye Gamatié">AG</abbr>, <abbr title="Pascal Nouet">PN</abbr>, <abbr title="Frederic Ouattara">FO</abbr>, <abbr title="Gilles Sassatelli">GS</abbr>, <abbr title="Kotb Jabeur">KJ</abbr>, <abbr title="Pierre Vanhauwaert">PV</abbr>, <abbr title="A. Atitoaie">AA</abbr>, <abbr title="I. Firastrau">IF</abbr>, <abbr title="Gregory di Pendina">GdP</abbr>, <abbr title="Guillaume Prenat">GP</abbr>), pp. 931–936.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-UhligLLRDNDOKGA.html">DATE-2018-UhligLLRDNDOKGA</a></dt><dd>Progress on carbon nanotube BEOL interconnects (<abbr title="B. Uhlig">BU</abbr>, <abbr title="J. Liang">JL</abbr>, <abbr title="J. Lee">JL</abbr>, <abbr title="Raphael Ramos">RR</abbr>, <abbr title="A. Dhavamani">AD</abbr>, <abbr title="N. Nagy">NN</abbr>, <abbr title="J. Dijon">JD</abbr>, <abbr title="H. Okuno">HO</abbr>, <abbr title="D. Kalita">DK</abbr>, <abbr title="Vihar P. Georgiev">VPG</abbr>, <abbr title="A. Asenov">AA</abbr>, <abbr title="Salvatore M. Amoroso">SMA</abbr>, <abbr title="Liping Wang">LW</abbr>, <abbr title="Campbell Millar">CM</abbr>, <abbr title="F. Konemann">FK</abbr>, <abbr title="Bernd Gotsmann">BG</abbr>, <abbr title="G. Goncalves">GG</abbr>, <abbr title="B. Chen">BC</abbr>, <abbr title="R. R. Pandey">RRP</abbr>, <abbr title="R. Chen">RC</abbr>, <abbr title="Aida Todri-Sanial">ATS</abbr>), pp. 937–942.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-RederMBBSB.html">DATE-2018-RederMBBSB</a></dt><dd>A WCET-aware parallel programming model for predictability enhanced multi-core architectures (<abbr title="Simon Reder">SR</abbr>, <abbr title="Leonard Masing">LM</abbr>, <abbr title="Harald Bucher">HB</abbr>, <abbr title="Timon D. ter Braak">TDtB</abbr>, <abbr title="Timo Stripf">TS</abbr>, <abbr title="Jürgen Becker 0001">JB0</abbr>), pp. 943–948.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-IranfarPZZKA.html">DATE-2018-IranfarPZZKA</a></dt><dd>Online efficient bio-medical video transcoding on MPSoCs through content-aware workload allocation (<abbr title="Arman Iranfar">AI</abbr>, <abbr title="Ali Pahlevan">AP</abbr>, <abbr title="Marina Zapater">MZ</abbr>, <abbr title="Martin Zagar">MZ</abbr>, <abbr title="Mario Kovac">MK</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 949–954.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SamiePBH.html">DATE-2018-SamiePBH</a></dt><dd>Highly efficient and accurate seizure prediction on constrained IoT devices (<abbr title="Farzad Samie">FS</abbr>, <abbr title="Sebastian Paul">SP</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 955–960.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AbubakarSA.html">DATE-2018-AbubakarSA</a></dt><dd>A wearable long-term single-lead ECG processor for early detection of cardiac arrhythmia (<abbr title="Syed Muhammad Abubakar">SMA</abbr>, <abbr title="Wala Saadeh">WS</abbr>, <abbr title="Muhammad Awais Bin Altaf">MABA</abbr>), pp. 961–966.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KyrkouPTVB.html">DATE-2018-KyrkouPTVB</a></dt><dd>DroNet: Efficient convolutional neural network detector for real-time UAV applications (<abbr title="Christos Kyrkou">CK</abbr>, <abbr title="George Plastiras">GP</abbr>, <abbr title="Theocharis Theocharides">TT</abbr>, <abbr title="Stylianos I. Venieris">SIV</abbr>, <abbr title="Christos-Savvas Bouganis">CSB</abbr>), pp. 967–972.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-HuangDWY.html">DATE-2018-HuangDWY</a></dt><dd>HyVE: Hybrid vertex-edge memory hierarchy for energy-efficient graph processing (<abbr title="Tianhao Huang">TH</abbr>, <abbr title="Guohao Dai">GD</abbr>, <abbr title="Yu Wang 0002">YW0</abbr>, <abbr title="Huazhong Yang">HY</abbr>), pp. 973–978.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SchornGA.html">DATE-2018-SchornGA</a></dt><dd>Accurate neuron resilience prediction for a flexible reliability management in neural network accelerators (<abbr title="Christoph Schorn">CS</abbr>, <abbr title="Andre Guntoro">AG</abbr>, <abbr title="Gerd Ascheid">GA</abbr>), pp. 979–984.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-NeggazYNEK.html">DATE-2018-NeggazYNEK</a></dt><dd>Rapid in-memory matrix multiplication using associative processor (<abbr title="Mohamed Ayoub Neggaz">MAN</abbr>, <abbr title="Hasan Erdem Yantir">HEY</abbr>, <abbr title="Smaïl Niar">SN</abbr>, <abbr title="Ahmed M. Eltawil">AME</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>), pp. 985–990.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-RathoreCSSRLS.html">DATE-2018-RathoreCSSRLS</a></dt><dd>HiMap: A hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems (<abbr title="Vijeta Rathore">VR</abbr>, <abbr title="Vivek Chaturvedi">VC</abbr>, <abbr title="Amit Kumar Singh">AKS</abbr>, <abbr title="Thambipillai Srikanthan">TS</abbr>, <abbr title="R. Rohith">RR</abbr>, <abbr title="Siew-Kei Lam">SKL</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>), pp. 991–996.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SivadasanSHCA.html">DATE-2018-SivadasanSHCA</a></dt><dd>NBTI aged cell rejuvenation with back biasing and resulting critical path reordering for digital circuits in 28nm FDSOI (<abbr title="Ajith Sivadasan">AS</abbr>, <abbr title="Riddhi Jitendrakumar Shah">RJS</abbr>, <abbr title="Vincent Huard">VH</abbr>, <abbr title="Florian Cacho">FC</abbr>, <abbr title="Lorena Anghel">LA</abbr>), pp. 997–998.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2018-ZandrahimiDCA18a.html">DATE-2018-ZandrahimiDCA18a</a></dt><dd>An industrial case study of low cost adaptive voltage scaling using delay test patterns (<abbr title="Mahroo Zandrahimi">MZ</abbr>, <abbr title="Philippe Debaud">PD</abbr>, <abbr title="Armand Castillejo">AC</abbr>, <abbr title="Zaid Al-Ars">ZAA</abbr>), pp. 999–1000.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2018-WangSHTYZ.html">DATE-2018-WangSHTYZ</a></dt><dd>A case study for using dynamic partitioning based solution in volume diagnosis (<abbr title="Tao Wang">TW</abbr>, <abbr title="Zhangchun Shi">ZS</abbr>, <abbr title="Junlin Huang">JH</abbr>, <abbr title="Huaxing Tang">HT</abbr>, <abbr title="Wu Yang">WY</abbr>, <abbr title="Junna Zhong">JZ</abbr>), pp. 1001–1002.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2018-Schat.html">DATE-2018-Schat</a></dt><dd>On-line RF built-in self-test using noise injection and transmitter signal modulation by phase shifter (<abbr title="Jan Schat">JS</abbr>), pp. 1003–1004.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2018-ChengDHHN0RT.html">DATE-2018-ChengDHHN0RT</a></dt><dd>Neural networks for safety-critical applications - Challenges, experiments and perspectives (<abbr title="Chih-Hong Cheng">CHC</abbr>, <abbr title="Frederik Diehl">FD</abbr>, <abbr title="Gereon Hinz">GH</abbr>, <abbr title="Yassine Hamza">YH</abbr>, <abbr title="Georg Nührenberg">GN</abbr>, <abbr title="Markus Rickert 0001">MR0</abbr>, <abbr title="Harald Ruess">HR</abbr>, <abbr title="Michael Truong-Le">MTL</abbr>), pp. 1005–1006.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2018-MaurinDCS.html">DATE-2018-MaurinDCS</a></dt><dd>IoT security assessment through the interfaces P-SCAN test bench platform (<abbr title="Thomas Maurin">TM</abbr>, <abbr title="Laurent-Frederic Ducreux">LFD</abbr>, <abbr title="George Caraiman">GC</abbr>, <abbr title="Philippe Sissoko">PS</abbr>), pp. 1007–1008.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2018-RokickiRD.html">DATE-2018-RokickiRD</a></dt><dd>Supporting runtime reconfigurable VLIWs cores through dynamic binary translation (<abbr title="Simon Rokicki">SR</abbr>, <abbr title="Erven Rohou">ER</abbr>, <abbr title="Steven Derrien">SD</abbr>), pp. 1009–1014.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AwekeA.html">DATE-2018-AwekeA</a></dt><dd>uSFI: Ultra-lightweight software fault isolation for IoT-class devices (<abbr title="Zelalem Birhanu Aweke">ZBA</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 1015–1020.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-RoyuelaPQ.html">DATE-2018-RoyuelaPQ</a></dt><dd>Converging safety and high-performance domains: Integrating OpenMP into Ada (<abbr title="Sara Royuela">SR</abbr>, <abbr title="Luís Miguel Pinho">LMP</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>), pp. 1021–1026.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-Castro-GodinezE.html">DATE-2018-Castro-GodinezE</a></dt><dd>Compiler-driven error analysis for designing approximate accelerators (<abbr title="Jorge Castro-Godínez">JCG</abbr>, <abbr title="Sven Esser">SE</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>, <abbr title="Santiago Pagani">SP</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1027–1032.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AndradePP.html">DATE-2018-AndradePP</a></dt><dd>Overview of the state of the art in embedded machine learning (<abbr title="Liliana Andrade">LA</abbr>, <abbr title="Adrien Prost-Boucle">APB</abbr>, <abbr title="Frédéric Pétrot">FP</abbr>), pp. 1033–1038.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-CarbonPBSTBVPB.html">DATE-2018-CarbonPBSTBVPB</a></dt><dd>PNeuro: A scalable energy-efficient programmable hardware accelerator for neural networks (<abbr title="Alexandre Carbon">AC</abbr>, <abbr title="Jean-Marc Philippe">JMP</abbr>, <abbr title="Olivier Bichler">OB</abbr>, <abbr title="Renaud Schmit">RS</abbr>, <abbr title="Benoît Tain">BT</abbr>, <abbr title="David Briand">DB</abbr>, <abbr title="Nicolas Ventroux">NV</abbr>, <abbr title="Michel Paindavoine">MP</abbr>, <abbr title="Olivier Brousse">OB</abbr>), pp. 1039–1044.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LinLNLDWP.html">DATE-2018-LinLNLDWP</a></dt><dd>FFT-based deep learning deployment in embedded systems (<abbr title="Sheng Lin">SL</abbr>, <abbr title="Ning Liu 0007">NL0</abbr>, <abbr title="Mahdi Nazemi">MN</abbr>, <abbr title="Hongjia Li">HL</abbr>, <abbr title="Caiwen Ding">CD</abbr>, <abbr title="Yanzhi Wang">YW</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1045–1050.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-TagliaviniMRMB.html">DATE-2018-TagliaviniMRMB</a></dt><dd>A transprecision floating-point platform for ultra-low power computing (<abbr title="Giuseppe Tagliavini">GT</abbr>, <abbr title="Stefan Mach">SM</abbr>, <abbr title="Davide Rossi">DR</abbr>, <abbr title="Andrea Marongiu">AM</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1051–1056.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-QiuCXX0S.html">DATE-2018-QiuCXX0S</a></dt><dd>A peripheral circuit reuse structure integrated with a retimed data flow for low power RRAM crossbar-based CNN (<abbr title="Keni Qiu">KQ</abbr>, <abbr title="Weiwen Chen">WC</abbr>, <abbr title="Yuanchao Xu">YX</abbr>, <abbr title="Lixue Xia">LX</abbr>, <abbr title="Yu Wang 0002">YW0</abbr>, <abbr title="Zili Shao">ZS</abbr>), pp. 1057–1062.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LucasLJ.html">DATE-2018-LucasLJ</a></dt><dd>Optimal DC/AC data bus inversion coding (<abbr title="Jan Lucas">JL</abbr>, <abbr title="Sohan Lal">SL</abbr>, <abbr title="Ben H. H. Juurlink">BHHJ</abbr>), pp. 1063–1068.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-Balasubramanian.html">DATE-2018-Balasubramanian</a></dt><dd>LASER: A hardware/software approach to accelerate complicated loops on CGRAs (<abbr title="Mahesh Balasubramanian">MB</abbr>, <abbr title="Shail Dave">SD</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Reiley Jeyapaul">RJ</abbr>), pp. 1069–1074.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LiJMF.html">DATE-2018-LiJMF</a></dt><dd>A time-multiplexed FPGA overlay with linear interconnect (<abbr title="Xiangwei Li">XL</abbr>, <abbr title="Abhishek Kumar Jain">AKJ</abbr>, <abbr title="Douglas L. Maskell">DLM</abbr>, <abbr title="Suhaib A. Fahmy">SAF</abbr>), pp. 1075–1080.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-DaveBS.html">DATE-2018-DaveBS</a></dt><dd>URECA: Unified register file for CGRAs (<abbr title="Shail Dave">SD</abbr>, <abbr title="Mahesh Balasubramanian">MB</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>), pp. 1081–1086.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ZhaoLSKWM.html">DATE-2018-ZhaoLSKWM</a></dt><dd>Optimizing the data placement and transformation for multi-bank CGRA computing system (<abbr title="Zhongyuan Zhao">ZZ</abbr>, <abbr title="Yantao Liu">YL</abbr>, <abbr title="Weiguang Sheng">WS</abbr>, <abbr title="Tushar Krishna">TK</abbr>, <abbr title="Qin Wang">QW</abbr>, <abbr title="Zhigang Mao">ZM</abbr>), pp. 1087–1092.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-BielskiSKSRTAPP.html">DATE-2018-BielskiSKSRTAPP</a></dt><dd>dReDBox: Materializing a full-stack rack-scale system prototype of a next-generation disaggregated datacenter (<abbr title="Maciej Bielski">MB</abbr>, <abbr title="Ilias Syrigos">IS</abbr>, <abbr title="Kostas Katrinis">KK</abbr>, <abbr title="Dimitris Syrivelis">DS</abbr>, <abbr title="Andrea Reale">AR</abbr>, <abbr title="Dimitris Theodoropoulos">DT</abbr>, <abbr title="Nikolaos Alachiotis">NA</abbr>, <abbr title="Dionisis N. Pnevmatikatos">DNP</abbr>, <abbr title="E. H. Pap">EHP</abbr>, <abbr title="George Zervas">GZ</abbr>, <abbr title="V. Mishra">VM</abbr>, <abbr title="A. Saljoghei">AS</abbr>, <abbr title="Alvise Rigo">AR</abbr>, <abbr title="Jose Fernando Zazo">JFZ</abbr>, <abbr title="Sergio López-Buedo">SLB</abbr>, <abbr title="Martí Torrents">MT</abbr>, <abbr title="Ferad Zyulkyarov">FZ</abbr>, <abbr title="Michael Enrico">ME</abbr>, <abbr title="Óscar González de Dios">ÓGdD</abbr>), pp. 1093–1098.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KarakonstantisT.html">DATE-2018-KarakonstantisT</a></dt><dd>An energy-efficient and error-resilient server ecosystem exceeding conservative scaling limits (<abbr title="Georgios Karakonstantis">GK</abbr>, <abbr title="Konstantinos Tovletoglou">KT</abbr>, <abbr title="Lev Mukhanov">LM</abbr>, <abbr title="Hans Vandierendonck">HV</abbr>, <abbr title="Dimitrios S. Nikolopoulos">DSN</abbr>, <abbr title="Peter Lawthers">PL</abbr>, <abbr title="Panos K. Koutsovasilis">PKK</abbr>, <abbr title="Manolis Maroudas">MM</abbr>, <abbr title="Christos D. Antonopoulos">CDA</abbr>, <abbr title="Christos Kalogirou">CK</abbr>, <abbr title="Nikolaos Bellas">NB</abbr>, <abbr title="Spyros Lalis">SL</abbr>, <abbr title="Srikumar Venugopal">SV</abbr>, <abbr title="Arnau Prat-Pérez">APP</abbr>, <abbr title="Alejandro Lampropulos">AL</abbr>, <abbr title="Marios Kleanthous">MK</abbr>, <abbr title="Andreas Diavastos">AD</abbr>, <abbr title="Zacharias Hadjilambrou">ZH</abbr>, <abbr title="Panagiota Nikolaou">PN</abbr>, <abbr title="Yiannakis Sazeides">YS</abbr>, <abbr title="Pedro Trancoso">PT</abbr>, <abbr title="George Papadimitriou">GP</abbr>, <abbr title="Manolis Kaliorakis">MK</abbr>, <abbr title="Athanasios Chatzidimitriou">AC</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Shidhartha Das">SD</abbr>), pp. 1099–1104.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-MalossiSMGTETNF.html">DATE-2018-MalossiSMGTETNF</a></dt><dd>The transprecision computing paradigm: Concept, design, and applications (<abbr title="A. Cristiano I. Malossi">ACIM</abbr>, <abbr title="Michael Schaffner">MS</abbr>, <abbr title="Anca Molnos">AM</abbr>, <abbr title="Luca Gammaitoni">LG</abbr>, <abbr title="Giuseppe Tagliavini">GT</abbr>, <abbr title="Andrew Emerson">AE</abbr>, <abbr title="Andrés Tomás">AT</abbr>, <abbr title="Dimitrios S. Nikolopoulos">DSN</abbr>, <abbr title="Eric Flamand">EF</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 1105–1110.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SchellenbergG0T.html">DATE-2018-SchellenbergG0T</a></dt><dd>An inside job: Remote power analysis attacks on FPGAs (<abbr title="Falk Schellenberg">FS</abbr>, <abbr title="Dennis R. E. Gnad">DREG</abbr>, <abbr title="Amir Moradi 0001">AM0</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 1111–1116.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-BachePG.html">DATE-2018-BachePG</a></dt><dd>Confident leakage assessment - A side-channel evaluation framework based on confidence intervals (<abbr title="Florian Bache">FB</abbr>, <abbr title="Christina Plump">CP</abbr>, <abbr title="Tim Güneysu">TG</abbr>), pp. 1117–1122.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AwekeA18a.html">DATE-2018-AwekeA18a</a></dt><dd>Øzone: Efficient execution with zero timing leakage for modern microarchitectures (<abbr title="Zelalem Birhanu Aweke">ZBA</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 1123–1128.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-BreierJB.html">DATE-2018-BreierJB</a></dt><dd>SCADPA: Side-channel assisted differential-plaintext attack on bit permutation based ciphers (<abbr title="Jakub Breier">JB</abbr>, <abbr title="Dirmanto Jap">DJ</abbr>, <abbr title="Shivam Bhasin">SB</abbr>), pp. 1129–1134.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ZulehnerPW.html">DATE-2018-ZulehnerPW</a></dt><dd>Efficient mapping of quantum circuits to the IBM QX architectures (<abbr title="Alwin Zulehner">AZ</abbr>, <abbr title="Alexandru Paler">AP</abbr>, <abbr title="Robert Wille">RW</abbr>), pp. 1135–1138.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-GraillatMRD.html">DATE-2018-GraillatMRD</a></dt><dd>Parallel code generation of synchronous programs for a many-core architecture (<abbr title="Amaury Graillat">AG</abbr>, <abbr title="Matthieu Moy">MM</abbr>, <abbr title="Pascal Raymond">PR</abbr>, <abbr title="Benoît Dupont de Dinechin">BDdD</abbr>), pp. 1139–1142.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-GadioliNPVAPCS.html">DATE-2018-GadioliNPVAPCS</a></dt><dd>SOCRATES - A seamless online compiler and system runtime autotuning framework for energy-aware applications (<abbr title="Davide Gadioli">DG</abbr>, <abbr title="Ricardo Nobre">RN</abbr>, <abbr title="Pedro Pinto">PP</abbr>, <abbr title="Emanuele Vitali">EV</abbr>, <abbr title="Amir H. Ashouri">AHA</abbr>, <abbr title="Gianluca Palermo">GP</abbr>, <abbr title="João M. P. Cardoso">JMPC</abbr>, <abbr title="Cristina Silvano">CS</abbr>), pp. 1143–1146.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-Lamichhane0F.html">DATE-2018-Lamichhane0F</a></dt><dd>Non-intrusive program tracing of non-preemptive multitasking systems using power consumption (<abbr title="Kamal Lamichhane">KL</abbr>, <abbr title="Carlos Moreno 0002">CM0</abbr>, <abbr title="Sebastian Fischmeister">SF</abbr>), pp. 1147–1150.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-SantoroCPCA.html">DATE-2018-SantoroCPCA</a></dt><dd>Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator (<abbr title="Giulia Santoro">GS</abbr>, <abbr title="Mario R. Casu">MRC</abbr>, <abbr title="Valentino Peluso">VP</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Massimo Alioto">MA</abbr>), pp. 1151–1154.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ImaniGR.html">DATE-2018-ImaniGR</a></dt><dd>GenPIM: Generalized processing in-memory to accelerate data intensive applications (<abbr title="Mohsen Imani">MI</abbr>, <abbr title="Saransh Gupta">SG</abbr>, <abbr title="Tajana Rosing">TR</abbr>), pp. 1155–1158.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-JaiswalS.html">DATE-2018-JaiswalS</a></dt><dd>Universal number posit arithmetic generator on FPGA (<abbr title="Manish Kumar Jaiswal">MKJ</abbr>, <abbr title="Hayden Kwok-Hay So">HKHS</abbr>), pp. 1159–1162.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-LiLZC.html">DATE-2018-LiLZC</a></dt><dd>Block convolution: Towards memory-efficient inference of large-scale CNNs on FPGA (<abbr title="Gang Li 0015">GL0</abbr>, <abbr title="Fanrong Li">FL</abbr>, <abbr title="Tianli Zhao">TZ</abbr>, <abbr title="Jian Cheng 0001">JC0</abbr>), pp. 1163–1166.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ZhangHATBMK.html">DATE-2018-ZhangHATBMK</a></dt><dd>Examining the consequences of high-level synthesis optimizations on power side-channel (<abbr title="Lu Zhang">LZ</abbr>, <abbr title="Wei Hu 0008">WH0</abbr>, <abbr title="Armaiti Ardeshiricham">AA</abbr>, <abbr title="Yu Tai">YT</abbr>, <abbr title="Jeremy Blackstone">JB</abbr>, <abbr title="Dejun Mu">DM</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 1167–1170.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-KhairallahSSBBC.html">DATE-2018-KhairallahSSBBC</a></dt><dd>DFARPA: Differential fault attack resistant physical design automation (<abbr title="Mustafa Khairallah">MK</abbr>, <abbr title="Rajat Sadhukhan">RS</abbr>, <abbr title="Radhamanjari Samanta">RS</abbr>, <abbr title="Jakub Breier">JB</abbr>, <abbr title="Shivam Bhasin">SB</abbr>, <abbr title="Rajat Subhra Chakraborty">RSC</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Debdeep Mukhopadhyay">DM</abbr>), pp. 1171–1174.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-LiuWLH.html">DATE-2018-LiuWLH</a></dt><dd>An energy-efficient stochastic computational deep belief network (<abbr title="Yidong Liu">YL</abbr>, <abbr title="Yanzhi Wang">YW</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>, <abbr title="Jie Han 0001">JH0</abbr>), pp. 1175–1178.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ZulehnerW.html">DATE-2018-ZulehnerW</a></dt><dd>Pushing the number of qubits below the “minimum”: Realizing compact boolean components for quantum logic (<abbr title="Alwin Zulehner">AZ</abbr>, <abbr title="Robert Wille">RW</abbr>), pp. 1179–1182.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-NiCCZQ.html">DATE-2018-NiCCZQ</a></dt><dd>Power optimization through peripheral circuit reusing integrated with loop tiling for RRAM crossbar-based CNN (<abbr title="Yuanhui Ni">YN</abbr>, <abbr title="Weiwen Chen">WC</abbr>, <abbr title="Wenjuan Cui">WC</abbr>, <abbr title="Yuanchun Zhou">YZ</abbr>, <abbr title="Keni Qiu">KQ</abbr>), pp. 1183–1186.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-AzadFM.html">DATE-2018-AzadFM</a></dt><dd>ORIENT: Organized interleaved ECCs for new STT-MRAM caches (<abbr title="Zahra Azad">ZA</abbr>, <abbr title="Hamed Farbeh">HF</abbr>, <abbr title="Amir Mahdi Hosseini Monazzah">AMHM</abbr>), pp. 1187–1190.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-CarpentTR.html">DATE-2018-CarpentTR</a></dt><dd>ERASMUS: Efficient remote attestation via self-measurement for unattended settings (<abbr title="Xavier Carpent">XC</abbr>, <abbr title="Gene Tsudik">GT</abbr>, <abbr title="Norrathep Rattanavipanon">NR</abbr>), pp. 1191–1194.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ChoiKH.html">DATE-2018-ChoiKH</a></dt><dd>End-to-end latency analysis of cause-effect chains in an engine management system (<abbr title="Junchul Choi">JC</abbr>, <abbr title="Donghyun Kang">DK</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 1195–1198.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-LinH.html">DATE-2018-LinH</a></dt><dd>General floorplanning methodology for 3D ICs with an arbitrary bonding style (<abbr title="Jai-Ming Lin">JML</abbr>, <abbr title="Chien-Yu Huang">CYH</abbr>), pp. 1199–1202.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-TraubVSSH.html">DATE-2018-TraubVSSH</a></dt><dd>Digitalization in automotive and industrial systems (<abbr title="Matthias Traub">MT</abbr>, <abbr title="Hans-Jörg Vögel">HJV</abbr>, <abbr title="Eric Sax">ES</abbr>, <abbr title="Thilo Streichert">TS</abbr>, <abbr title="Jérôme Härri">JH</abbr>), pp. 1203–1204.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2018-ChenYNH.html">DATE-2018-ChenYNH</a></dt><dd>Design and optimization of FeFET-based crossbars for binary convolution neural networks (<abbr title="Xiaoming Chen 0003">XC0</abbr>, <abbr title="Xunzhao Yin">XY</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 1205–1210.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-FletcherDPM.html">DATE-2018-FletcherDPM</a></dt><dd>Low-power 3D integration using inductive coupling links for neurotechnology applications (<abbr title="Benjamin J. Fletcher">BJF</abbr>, <abbr title="Shidhartha Das">SD</abbr>, <abbr title="Chi-Sang Poon">CSP</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>), pp. 1211–1216.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-DasWHDCS.html">DATE-2018-DasWHDCS</a></dt><dd>Mapping of local and global synapses on spiking neuromorphic hardware (<abbr title="Anup Das">AD</abbr>, <abbr title="Yuefeng Wu">YW</abbr>, <abbr title="Khanh Huynh">KH</abbr>, <abbr title="Francesco Dell'Anna">FD</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Siebren Schaafsma">SS</abbr>), pp. 1217–1222.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-JiaoAJ0.html">DATE-2018-JiaoAJ0</a></dt><dd>Energy-efficient neural networks using approximate computation reuse (<abbr title="Xun Jiao">XJ</abbr>, <abbr title="Vahideh Akhlaghi">VA</abbr>, <abbr title="Yu Jiang 0001">YJ0</abbr>, <abbr title="Rajesh K. Gupta 0001">RKG0</abbr>), pp. 1223–1228.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-MunchBT.html">DATE-2018-MunchBT</a></dt><dd>Multi-bit non-volatile spintronic flip-flop (<abbr title="Christopher Münch">CM</abbr>, <abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 1229–1234.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SwamiM.html">DATE-2018-SwamiM</a></dt><dd>ADAM: Architecture for write disturbance mitigation in scaled phase change memory (<abbr title="Shivam Swami">SS</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 1235–1240.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ShiWWXL.html">DATE-2018-ShiWWXL</a></dt><dd>Program error rate-based wear leveling for NAND flash memory (<abbr title="Xin Shi">XS</abbr>, <abbr title="Fei Wu 0005">FW0</abbr>, <abbr title="Shunzhuo Wang">SW</abbr>, <abbr title="Changsheng Xie">CX</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>), pp. 1241–1246.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-CuiZHWY.html">DATE-2018-CuiZHWY</a></dt><dd>ShadowGC: Cooperative garbage collection with multi-level buffer for performance improvement in NAND flash-based SSDs (<abbr title="Jinhua Cui">JC</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Jianhang Huang">JH</abbr>, <abbr title="Weiguo Wu">WW</abbr>, <abbr title="Jun Yang 0002">JY0</abbr>), pp. 1247–1252.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AysuOT.html">DATE-2018-AysuOT</a></dt><dd>Binary Ring-LWE hardware with power side-channel countermeasures (<abbr title="Aydin Aysu">AA</abbr>, <abbr title="Michael Orshansky">MO</abbr>, <abbr title="Mohit Tiwari">MT</abbr>), pp. 1253–1258.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SchillingUMGMB.html">DATE-2018-SchillingUMGMB</a></dt><dd>High speed ASIC implementations of leakage-resilient cryptography (<abbr title="Robert Schilling">RS</abbr>, <abbr title="Thomas Unterluggauer">TU</abbr>, <abbr title="Stefan Mangard">SM</abbr>, <abbr title="Frank K. Gürkaynak">FKG</abbr>, <abbr title="Michael Muehlberghuber">MM</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1259–1264.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AlliniPFB.html">DATE-2018-AlliniPFB</a></dt><dd>Optimization of the PLL configuration in a PLL-based TRNG design (<abbr title="Elie Noumon Allini">ENA</abbr>, <abbr title="Oto Petura">OP</abbr>, <abbr title="Viktor Fischer">VF</abbr>, <abbr title="Florent Bernard">FB</abbr>), pp. 1265–1270.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-MedinaBP.html">DATE-2018-MedinaBP</a></dt><dd>Availability enhancement and analysis for mixed-criticality systems on multi-core (<abbr title="Roberto Medina 0001">RM0</abbr>, <abbr title="Etienne Borde">EB</abbr>, <abbr title="Laurent Pautet">LP</abbr>), pp. 1271–1276.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AwanSBAT.html">DATE-2018-AwanSBAT</a></dt><dd>Mixed-criticality scheduling with memory bandwidth regulation (<abbr title="Muhammad Ali Awan">MAA</abbr>, <abbr title="Pedro F. Souto">PFS</abbr>, <abbr title="Konstantinos Bletsas">KB</abbr>, <abbr title="Benny Akesson">BA</abbr>, <abbr title="Eduardo Tovar">ET</abbr>), pp. 1277–1282.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-GhoshDGMC.html">DATE-2018-GhoshDGMC</a></dt><dd>Design and validation of fault-tolerant embedded controllers (<abbr title="Saurav Kumar Ghosh">SKG</abbr>, <abbr title="Soumyajit Dey">SD</abbr>, <abbr title="Dip Goswami">DG</abbr>, <abbr title="Daniel Mueller-Gritschneder">DMG</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>), pp. 1283–1288.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AzizBCCDGHHIJMM.html">DATE-2018-AzizBCCDGHHIJMM</a></dt><dd>Computing with ferroelectric FETs: Devices, models, systems, and applications (<abbr title="Ahmedullah Aziz">AA</abbr>, <abbr title="Evelyn T. Breyer">ETB</abbr>, <abbr title="An Chen">AC</abbr>, <abbr title="Xiaoming Chen 0003">XC0</abbr>, <abbr title="Suman Datta">SD</abbr>, <abbr title="Sumeet Kumar Gupta">SKG</abbr>, <abbr title="Michael Hoffmann 0008">MH0</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Adrian M. Ionescu">AMI</abbr>, <abbr title="Matthew Jerry">MJ</abbr>, <abbr title="Thomas Mikolajick">TM</abbr>, <abbr title="Halid Mulaosmanovic">HM</abbr>, <abbr title="Kai Ni 0004">KN0</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="Atanu Saha">AS</abbr>, <abbr title="Stefan Slesazeck">SS</abbr>, <abbr title="Sandeep Krishna Thirumala">SKT</abbr>, <abbr title="Xunzhao Yin">XY</abbr>), pp. 1289–1298.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2018-MukhopadhyayWAG.html">DATE-2018-MukhopadhyayWAG</a></dt><dd>The CAMEL approach to stacked sensor smart cameras (<abbr title="Saibal Mudhopadhyay">SM</abbr>, <abbr title="Marilyn Wolf">MW</abbr>, <abbr title="Mohammed Faisal Amir">MFA</abbr>, <abbr title="Evan Gebhardt">EG</abbr>, <abbr title="Jong Hwan Ko">JHK</abbr>, <abbr title="Jaeha Kung">JK</abbr>, <abbr title="Burhan Ahmad Musassar">BAM</abbr>), pp. 1299–1303.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2018-WuBKB.html">DATE-2018-WuBKB</a></dt><dd>A design tool for high performance image processing on multicore platforms (<abbr title="Jiahao Wu 0001">JW0</abbr>, <abbr title="Timothy Blattner">TB</abbr>, <abbr title="Walid Keyrouz">WK</abbr>, <abbr title="Shuvra S. Bhattacharyya">SSB</abbr>), pp. 1304–1309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-GoossensLAP.html">DATE-2018-GoossensLAP</a></dt><dd>Quasar, a high-level programming language and development environment for designing smart vision systems on embedded platforms (<abbr title="Bart Goossens">BG</abbr>, <abbr title="Hiêp Quang Luong">HQL</abbr>, <abbr title="Jan Aelterman">JA</abbr>, <abbr title="Wilfried Philips">WP</abbr>), pp. 1310–1315.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-TrevisiBFCR.html">DATE-2018-TrevisiBFCR</a></dt><dd>Concurrent focal-plane generation of compressed samples from time-encoded pixel values (<abbr title="Marco Trevisi">MT</abbr>, <abbr title="H. C. Bandala">HCB</abbr>, <abbr title="Jorge Fernández-Berni">JFB</abbr>, <abbr title="Ricardo Carmona-Galán">RCG</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 1316–1320.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2018-WeissenfeldSD.html">DATE-2018-WeissenfeldSD</a></dt><dd>Contactless finger and face capturing on a secure handheld embedded device (<abbr title="Axel Weissenfeld">AW</abbr>, <abbr title="Bernhard Strobl">BS</abbr>, <abbr title="Franz Daubner">FD</abbr>), pp. 1321–1326.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-Fugger0NN0.html">DATE-2018-Fugger0NN0</a></dt><dd>A faithful binary circuit model with adversarial noise (<abbr title="Matthias Függer">MF</abbr>, <abbr title="Jürgen Maier 0002">JM0</abbr>, <abbr title="Robert Najvirt">RN</abbr>, <abbr title="Thomas Nowak">TN</abbr>, <abbr title="Ulrich Schmid 0001">US0</abbr>), pp. 1327–1332.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AntoniadisGES.html">DATE-2018-AntoniadisGES</a></dt><dd>EVT-based worst case delay estimation under process variation (<abbr title="Charalampos Antoniadis">CA</abbr>, <abbr title="Dimitrios Garyfallou">DG</abbr>, <abbr title="Nestor E. Evmorfopoulos">NEE</abbr>, <abbr title="Georgios I. Stamoulis">GIS</abbr>), pp. 1333–1338.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LinHY.html">DATE-2018-LinHY</a></dt><dd>Co-synthesis of floorplanning and powerplanning in 3D ICs for multiple supply voltage designs (<abbr title="Jai-Ming Lin">JML</abbr>, <abbr title="Chien-Yu Huang">CYH</abbr>, <abbr title="Jhih-Ying Yang">JYY</abbr>), pp. 1339–1344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LinW.html">DATE-2018-LinW</a></dt><dd>Accelerate analytical placement with GPU: A generic approach (<abbr title="Chun-Xun Lin">CXL</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 1345–1350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-JoardarDP.html">DATE-2018-JoardarDP</a></dt><dd>High performance collective communication-aware 3D Network-on-Chip architectures (<abbr title="Biresh Kumar Joardar">BKJ</abbr>, <abbr title="Karthi Duraisamy">KD</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>), pp. 1351–1356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-CoelhoCZFV.html">DATE-2018-CoelhoCZFV</a></dt><dd>A soft-error resilient route computation unit for 3D Networks-on-Chips (<abbr title="Alexandre Coelho">AC</abbr>, <abbr title="Amir Charif">AC</abbr>, <abbr title="Nacer-Eddine Zergainoh">NEZ</abbr>, <abbr title="Juan A. Fraire">JAF</abbr>, <abbr title="Raoul Velazco">RV</abbr>), pp. 1357–1362.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KoduriA.html">DATE-2018-KoduriA</a></dt><dd>SPA: Simple pool architecture for application resource allocation in many-core systems (<abbr title="Jayasimha Sai Koduri">JSK</abbr>, <abbr title="Iraklis Anagnostopoulos">IA</abbr>), pp. 1364–1368.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2018-YangPWWXCD0.html">DATE-2018-YangPWWXCD0</a></dt><dd>RSON: An inter/intra-chip silicon photonic network for rack-scale computing systems (<abbr title="Peng Yang 0003">PY0</abbr>, <abbr title="Zhengbin Pang">ZP</abbr>, <abbr title="Zhifei Wang">ZW</abbr>, <abbr title="Zhehui Wang">ZW</abbr>, <abbr title="Min Xie">MX</abbr>, <abbr title="Xuanqi Chen">XC</abbr>, <abbr title="Luan H. K. Duong">LHKD</abbr>, <abbr title="Jiang Xu 0001">JX0</abbr>), pp. 1369–1374.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-DuanLLJ.html">DATE-2018-DuanLLJ</a></dt><dd>HME: A lightweight emulator for hybrid memory (<abbr title="Zhuohui Duan">ZD</abbr>, <abbr title="Haikun Liu">HL</abbr>, <abbr title="Xiaofei Liao">XL</abbr>, <abbr title="Hai Jin 0001">HJ0</abbr>), pp. 1375–1380.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ElverBJN.html">DATE-2018-ElverBJN</a></dt><dd>VerC3: A library for explicit state synthesis of concurrent systems (<abbr title="Marco Elver">ME</abbr>, <abbr title="Christopher J. Banks">CJB</abbr>, <abbr title="Paul B. Jackson">PBJ</abbr>, <abbr title="Vijay Nagarajan">VN</abbr>), pp. 1381–1386.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-XiaoNB.html">DATE-2018-XiaoNB</a></dt><dd>Prometheus: Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy (<abbr title="Yao Xiao">YX</abbr>, <abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Paul Bogdan">PB</abbr>), pp. 1387–1392.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-BenzGB.html">DATE-2018-BenzGB</a></dt><dd>Advancing source-level timing simulation using loop acceleration (<abbr title="Joscha Benz">JB</abbr>, <abbr title="Christoph Gerum">CG</abbr>, <abbr title="Oliver Bringmann 0001">OB0</abbr>), pp. 1393–1398.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-BhattacharjeeWH.html">DATE-2018-BhattacharjeeWH</a></dt><dd>Storage-aware sample preparation using flow-based microfluidic Labs-on-Chip (<abbr title="Sukanta Bhattacharjee">SB</abbr>, <abbr title="Robert Wille">RW</abbr>, <abbr title="Juinn-Dar Huang">JDH</abbr>, <abbr title="Bhargab B. Bhattacharya">BBB</abbr>), pp. 1399–1404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LaiLH.html">DATE-2018-LaiLH</a></dt><dd>Pump-aware flow routing algorithm for programmable microfluidic devices (<abbr title="Guan-Ru Lai">GRL</abbr>, <abbr title="Chun-Yu Lin">CYL</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>), pp. 1405–1410.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-JiangLLH.html">DATE-2018-JiangLLH</a></dt><dd>Adaptive approximation in arithmetic circuits: A low-power unsigned divider design (<abbr title="Honglan Jiang">HJ</abbr>, <abbr title="Leibo Liu">LL</abbr>, <abbr title="Fabrizio Lombardi">FL</abbr>, <abbr title="Jie Han 0001">JH0</abbr>), pp. 1411–1416.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LeeAC.html">DATE-2018-LeeAC</a></dt><dd>Correlation manipulating circuits for stochastic computing (<abbr title="Vincent T. Lee">VTL</abbr>, <abbr title="Armin Alaghi">AA</abbr>, <abbr title="Luis Ceze">LC</abbr>), pp. 1417–1422.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SunYPLSY.html">DATE-2018-SunYPLSY</a></dt><dd>XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks (<abbr title="Xiaoyu Sun">XS</abbr>, <abbr title="Shihui Yin">SY</abbr>, <abbr title="Xiaochen Peng">XP</abbr>, <abbr title="Rui Liu 0005">RL0</abbr>, <abbr title="Jae-sun Seo">JsS</abbr>, <abbr title="Shimeng Yu">SY</abbr>), pp. 1423–1428.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-FilippouKMN.html">DATE-2018-FilippouKMN</a></dt><dd>A novel fault tolerant cache architecture based on orthogonal latin squares theory (<abbr title="Filippos Filippou">FF</abbr>, <abbr title="Georgios Keramidas">GK</abbr>, <abbr title="Michail Mavropoulos">MM</abbr>, <abbr title="Dimitris Nikolos">DN</abbr>), pp. 1429–1434.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-BhattacharjeeAC.html">DATE-2018-BhattacharjeeAC</a></dt><dd>Technology-aware logic synthesis for ReRAM based in-memory computing (<abbr title="Debjyoti Bhattacharjee">DB</abbr>, <abbr title="Luca G. Amarù">LGA</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>), pp. 1435–1440.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ErisJKMMZ.html">DATE-2018-ErisJKMMZ</a></dt><dd>Leveraging thermally-aware chiplet organization in 2.5D systems to reclaim dark silicon (<abbr title="Furkan Eris">FE</abbr>, <abbr title="Ajay Joshi">AJ</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Yenai Ma">YM</abbr>, <abbr title="Saiful A. Mojumder">SAM</abbr>, <abbr title="Tiansheng Zhang">TZ</abbr>), pp. 1441–1446.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AwanoS.html">DATE-2018-AwanoS</a></dt><dd>Ising-PUF: A machine learning attack resistant PUF featuring lattice like arrangement of Arbiter-PUFs (<abbr title="Hiromitsu Awano">HA</abbr>, <abbr title="Takashi Sato">TS</abbr>), pp. 1447–1452.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-WangO.html">DATE-2018-WangO</a></dt><dd>Efficient helper data reduction in SRAM PUFs via lossy compression (<abbr title="Ye Wang 0014">YW0</abbr>, <abbr title="Michael Orshansky">MO</abbr>), pp. 1453–1458.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-LongWJCZM.html">DATE-2018-LongWJCZM</a></dt><dd>Improving the efficiency of thermal covert channels in multi-/many-core systems (<abbr title="Zijun Long">ZL</abbr>, <abbr title="Xiaohang Wang">XW</abbr>, <abbr title="Yingtao Jiang">YJ</abbr>, <abbr title="Guofeng Cui">GC</abbr>, <abbr title="Li Zhang">LZ</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>), pp. 1459–1464.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ShahsavaniSP.html">DATE-2018-ShahsavaniSP</a></dt><dd>A placement algorithm for superconducting logic circuits based on cell grouping and super-cell placement (<abbr title="Soheil Nazar Shahsavani">SNS</abbr>, <abbr title="Alireza Shafaei">AS</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1465–1468.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-SketopoulosSS.html">DATE-2018-SketopoulosSS</a></dt><dd>Abax: 2D/3D legaliser supporting look-ahead legalisation and blockage strategies (<abbr title="Nikolaos Sketopoulos">NS</abbr>, <abbr title="Christos P. Sotiriou">CPS</abbr>, <abbr title="Stavros Simoglou">SS</abbr>), pp. 1469–1472.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-WeiSL.html">DATE-2018-WeiSL</a></dt><dd>LESAR: A dynamic line-end spacing aware detailed router (<abbr title="Ying-Chi Wei">YCW</abbr>, <abbr title="Radhamanjari Samanta">RS</abbr>, <abbr title="Yih-Lang Li">YLL</abbr>), pp. 1473–1476.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-FusellaC.html">DATE-2018-FusellaC</a></dt><dd>Understanding turn models for adaptive routing: The modular approach (<abbr title="Edoardo Fusella">EF</abbr>, <abbr title="Alessandro Cilardo">AC</abbr>), pp. 1477–1480.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-SarkarG.html">DATE-2018-SarkarG</a></dt><dd>Quater-imaginary base for complex number arithmetic circuits (<abbr title="Souradip Sarkar">SS</abbr>, <abbr title="Manil Dev Gomony">MDG</abbr>), pp. 1481–1483.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DATE-2018-MoradiICS.html">DATE-2018-MoradiICS</a></dt><dd>Fault-tolerant valve-based microfluidic routing fabric for droplet barcoding in single-cell analysis (<abbr title="Yasamin Moradi">YM</abbr>, <abbr title="Mohamed Ibrahim 0002">MI0</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 1484–1487.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-CeliaVC.html">DATE-2018-CeliaVC</a></dt><dd>Optimizing power-accuracy trade-off in approximate adders (<abbr title="D. Celia">DC</abbr>, <abbr title="Vinita Vasudevan">VV</abbr>, <abbr title="Nitin Chandrachoodan">NC</abbr>), pp. 1488–1491.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-KraftSMWW0.html">DATE-2018-KraftSMWW0</a></dt><dd>Improving the error behavior of DRAM by exploiting its Z-channel property (<abbr title="Kira Kraft">KK</abbr>, <abbr title="Chirag Sudarshan">CS</abbr>, <abbr title="Deepak M. Mathew">DMM</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Matthias Jung 0001">MJ0</abbr>), pp. 1492–1495.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-HeittmannN.html">DATE-2018-HeittmannN</a></dt><dd>Architecture and optimization of associative memories used for the implementation of logic functions based on nanoelectronic 1S1R cells (<abbr title="Arne Heittmann">AH</abbr>, <abbr title="Tobias G. Noll">TGN</abbr>), pp. 1496–1499.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ParkLC.html">DATE-2018-ParkLC</a></dt><dd>Accurate prediction of smartphones' skin temperature by considering exothermic components (<abbr title="Jihoon Park">JP</abbr>, <abbr title="Seokjun Lee">SL</abbr>, <abbr title="Hojung Cha">HC</abbr>), pp. 1500–1503.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ChatterjeeSMC.html">DATE-2018-ChatterjeeSMC</a></dt><dd>Trustworthy proofs for sensor data using FPGA based physically unclonable functions (<abbr title="Urbi Chatterjee">UC</abbr>, <abbr title="Durga Prasad Sahoo">DPS</abbr>, <abbr title="Debdeep Mukhopadhyay">DM</abbr>, <abbr title="Rajat Subhra Chakraborty">RSC</abbr>), pp. 1504–1507.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-HerdtLGD.html">DATE-2018-HerdtLGD</a></dt><dd>Towards fully automated TLM-to-RTL property refinement (<abbr title="Vladimir Herdt">VH</abbr>, <abbr title="Hoang M. Le">HML</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 1508–1511.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-Velasquez0.html">DATE-2018-Velasquez0</a></dt><dd>In-memory computing using paths-based logic and heterogeneous components (<abbr title="Alvaro Velasquez">AV</abbr>, <abbr title="Sumit Kumar Jha 0001">SKJ0</abbr>), pp. 1512–1515.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-GuimaraesLBF.html">DATE-2018-GuimaraesLBF</a></dt><dd>Non-intrusive testing technique for detection of Trojans in asynchronous circuits (<abbr title="Leonel Acunha Guimaraes">LAG</abbr>, <abbr title="Thiago Ferreira de Paiva Leite">TFdPL</abbr>, <abbr title="Rodrigo Possamai Bastos">RPB</abbr>, <abbr title="Laurent Fesquet">LF</abbr>), pp. 1516–1519.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-Grujic0RV.html">DATE-2018-Grujic0RV</a></dt><dd>Towards inter-vendor compatibility of true random number generators for FPGAs (<abbr title="Milos Grujic">MG</abbr>, <abbr title="Bohan Yang 0001">BY0</abbr>, <abbr title="Vladimir Rozic">VR</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 1520–1523.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-ChenSZYJZ.html">DATE-2018-ChenSZYJZ</a></dt><dd>Efficient wear leveling for inodes of file systems on persistent memories (<abbr title="Xianzhang Chen">XC</abbr>, <abbr title="Edwin Hsing-Mean Sha">EHMS</abbr>, <abbr title="Yuansong Zeng">YZ</abbr>, <abbr title="Chaoshu Yang">CY</abbr>, <abbr title="Weiwen Jiang">WJ</abbr>, <abbr title="Qingfeng Zhuge">QZ</abbr>), pp. 1524–1527.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-VedA.html">DATE-2018-VedA</a></dt><dd>Exploring non-volatile main memory architectures for handheld devices (<abbr title="Sneha N. Ved">SNV</abbr>, <abbr title="Manu Awasthi">MA</abbr>), pp. 1528–1531.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2018-SadighiDKMMNRWD.html">DATE-2018-SadighiDKMMNRWD</a></dt><dd>Design methodologies for enabling self-awareness in autonomous systems (<abbr title="Armin Sadighi">AS</abbr>, <abbr title="Bryan Donyanavard">BD</abbr>, <abbr title="Thawra Kadeed">TK</abbr>, <abbr title="Kasra Moazzemi">KM</abbr>, <abbr title="Tiago Mück">TM</abbr>, <abbr title="Ahmed Nassar">AN</abbr>, <abbr title="Amir M. Rahmani">AMR</abbr>, <abbr title="Thomas Wild">TW</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Rolf Ernst">RE</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>), pp. 1532–1537.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-AhmedFM.html">DATE-2018-AhmedFM</a></dt><dd>Directed test generation using concolic testing on RTL models (<abbr title="Alif Ahmed">AA</abbr>, <abbr title="Farimah Farahmandi">FF</abbr>, <abbr title="Prabhat Mishra 0001">PM0</abbr>), pp. 1538–1543.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-VeiraPV.html">DATE-2018-VeiraPV</a></dt><dd>Suspect set prediction in RTL bug hunting (<abbr title="Neil Veira">NV</abbr>, <abbr title="Zissis Poulos">ZP</abbr>, <abbr title="Andreas G. Veneris">AGV</abbr>), pp. 1544–1549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-DaneseBP.html">DATE-2018-DaneseBP</a></dt><dd>Symbolic assertion mining for security validation (<abbr title="Alessandro Danese">AD</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Graziano Pravadelli">GP</abbr>), pp. 1550–1555.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-RitircBK.html">DATE-2018-RitircBK</a></dt><dd>Improving and extending the algebraic approach for verifying gate-level multipliers (<abbr title="Daniela Ritirc">DR</abbr>, <abbr title="Armin Biere">AB</abbr>, <abbr title="Manuel Kauers">MK</abbr>), pp. 1556–1561.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SokolovGM.html">DATE-2018-SokolovGM</a></dt><dd>Reconfigurable asynchronous pipelines: From formal models to silicon (<abbr title="Danil Sokolov">DS</abbr>, <abbr title="Alessandro de Gennaro">AdG</abbr>, <abbr title="Andrey Mokhov">AM</abbr>), pp. 1562–1567.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-FedotovS.html">DATE-2018-FedotovS</a></dt><dd>Automatic generation of hardware checkers from formal micro-architectural specifications (<abbr title="Alexander Fedotov">AF</abbr>, <abbr title="Julien Schmaltz">JS</abbr>), pp. 1568–1573.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-IannopolloTS.html">DATE-2018-IannopolloTS</a></dt><dd>Specification decomposition for synthesis from libraries of LTL Assume/Guarantee contracts (<abbr title="Antonio Iannopollo">AI</abbr>, <abbr title="Stavros Tripakis">ST</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 1574–1579.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ZhouM.html">DATE-2018-ZhouM</a></dt><dd>Hardware-assisted rootkit detection via on-line statistical fingerprinting of process execution (<abbr title="Liwei Zhou">LZ</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 1580–1585.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-SchillingWM.html">DATE-2018-SchillingWM</a></dt><dd>Securing conditional branches in the presence of fault attacks (<abbr title="Robert Schilling">RS</abbr>, <abbr title="Mario Werner">MW</abbr>, <abbr title="Stefan Mangard">SM</abbr>), pp. 1586–1591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-ZamanSLSMR.html">DATE-2018-ZamanSLSMR</a></dt><dd>Towards provably-secure performance locking (<abbr title="Monir Zaman">MZ</abbr>, <abbr title="Abhrajit Sengupta">AS</abbr>, <abbr title="Danqing Liu">DL</abbr>, <abbr title="Ozgur Sinanoglu">OS</abbr>, <abbr title="Yiorgos Makris">YM</abbr>, <abbr title="Jeyavijayan J. V. Rajendran">JJVR</abbr>), pp. 1592–1597.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-CruzHMB.html">DATE-2018-CruzHMB</a></dt><dd>An automated configurable Trojan insertion framework for dynamic trust benchmarks (<abbr title="Jonathan Cruz">JC</abbr>, <abbr title="Yuanwen Huang">YH</abbr>, <abbr title="Prabhat Mishra 0001">PM0</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 1598–1603.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-XuFHTLL.html">DATE-2018-XuFHTLL</a></dt><dd>Extending the lifetime of NVMs with compression (<abbr title="Jie Xu">JX</abbr>, <abbr title="Dan Feng 0001">DF0</abbr>, <abbr title="Yu Hua 0001">YH0</abbr>, <abbr title="Wei Tong">WT</abbr>, <abbr title="Jingning Liu">JL</abbr>, <abbr title="Chunyan Li">CL</abbr>), pp. 1604–1609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KwonIYY.html">DATE-2018-KwonIYY</a></dt><dd>Heterogeneous PCM array architecture for reliability, performance and lifetime enhancement (<abbr title="Taehyun Kwon">TK</abbr>, <abbr title="Muhammad Imran">MI</abbr>, <abbr title="Jung Min You">JMY</abbr>, <abbr title="Joon-Sung Yang">JSY</abbr>), pp. 1610–1615.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-XuFHTLLL.html">DATE-2018-XuFHTLLL</a></dt><dd>An efficient PCM-based main memory system via exploiting fine-grained dirtiness of cachelines (<abbr title="Jie Xu">JX</abbr>, <abbr title="Dan Feng 0001">DF0</abbr>, <abbr title="Yu Hua 0001">YH0</abbr>, <abbr title="Wei Tong">WT</abbr>, <abbr title="Jingning Liu">JL</abbr>, <abbr title="Chunyan Li">CL</abbr>, <abbr title="Zheng Li 0005">ZL0</abbr>), pp. 1616–1621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-GuoHZ.html">DATE-2018-GuoHZ</a></dt><dd>DFPC: A dynamic frequent pattern compression scheme in NVM-based main memory (<abbr title="Yuncheng Guo">YG</abbr>, <abbr title="Yu Hua 0001">YH0</abbr>, <abbr title="Pengfei Zuo">PZ</abbr>), pp. 1622–1627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-TalatiAHWRGK.html">DATE-2018-TalatiAHWRGK</a></dt><dd>Practical challenges in delivering the promises of real processing-in-memory machines (<abbr title="Nishil Talati">NT</abbr>, <abbr title="Ameer Haj Ali">AHA</abbr>, <abbr title="Rotem Ben Hur">RBH</abbr>, <abbr title="Nimrod Wald">NW</abbr>, <abbr title="Ronny Ronen">RR</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Shahar Kvatinsky">SK</abbr>), pp. 1628–1633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-KooliCTGN.html">DATE-2018-KooliCTGN</a></dt><dd>Smart instruction codes for in-memory computing architectures compatible with standard SRAM interfaces (<abbr title="Maha Kooli">MK</abbr>, <abbr title="Henri-Pierre Charles">HPC</abbr>, <abbr title="Clément Touzet">CT</abbr>, <abbr title="Bastien Giraud">BG</abbr>, <abbr title="Jean-Philippe Noel">JPN</abbr>), pp. 1634–1639.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-JainSW0R.html">DATE-2018-JainSW0R</a></dt><dd>Computing-in-memory with spintronics (<abbr title="Shubham Jain">SJ</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Jianping Wang 0006">JW0</abbr>, <abbr title="Kaushik Roy 0001">KR0</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 1640–1645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-YuN0TH.html">DATE-2018-YuN0TH</a></dt><dd>Memristive devices for computation-in-memory (<abbr title="Jintao Yu">JY</abbr>, <abbr title="Hoang Anh Du Nguyen">HADN</abbr>, <abbr title="Lei Xie 0005">LX0</abbr>, <abbr title="Mottaqiallah Taouil">MT</abbr>, <abbr title="Said Hamdioui">SH</abbr>), pp. 1646–1651.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-VegaBB.html">DATE-2018-VegaBB</a></dt><dd>Energy-secure swarm power management (<abbr title="Augusto Vega">AV</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Pradip Bose">PB</abbr>), pp. 1652–1657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2018-GhaemiAAF.html">DATE-2018-GhaemiAAF</a></dt><dd>SMARTag: Error Correction in Cache Tag Array by Exploiting Address Locality (<abbr title="Seyedeh Golsana Ghaemi">SGG</abbr>, <abbr title="Iman Ahmadpour">IA</abbr>, <abbr title="Mehdi Ardebili">MA</abbr>, <abbr title="Hamed Farbeh">HF</abbr>), pp. 1658–1663.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>