// Seed: 2676278902
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  bit
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24;
  always @(negedge id_21) begin : LABEL_0
    id_9 <= -1;
    if (1) id_6 <= id_17;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout supply0 id_2;
  output wire id_1;
  assign id_2 = 1;
  always disable id_9;
  wire id_10;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_2 = {1{1}} - 1;
  always @(-1 or posedge 1 + 1) begin : LABEL_0
    fork
      id_11;
      #1;
    join
  end
endmodule
