{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737732922235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737732922236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 12:35:20 2025 " "Processing started: Fri Jan 24 12:35:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737732922236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737732922236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ConsoleFPGA -c ConsoleFPGA " "Command: quartus_sta ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737732922236 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737732922567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737732923487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737732923487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732923545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732923545 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_eoi1 " "Entity dcfifo_eoi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1737732924843 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1737732924843 ""}
{ "Info" "ISTA_SDC_FOUND" "ConsoleFPGA.sdc " "Reading SDC File: 'ConsoleFPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1737732925007 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737732925020 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737732925020 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737732925020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1737732925020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 36 direction_analogic\[0\] port " "Ignored filter at ConsoleFPGA.sdc(36): direction_analogic\[0\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 36 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(36): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[0\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[0\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925022 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 37 direction_analogic\[1\] port " "Ignored filter at ConsoleFPGA.sdc(37): direction_analogic\[1\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[1\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[1\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925023 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 38 direction_analogic\[2\] port " "Ignored filter at ConsoleFPGA.sdc(38): direction_analogic\[2\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[2\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[2\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925023 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 39 direction_analogic\[3\] port " "Ignored filter at ConsoleFPGA.sdc(39): direction_analogic\[3\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 39 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(39): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[3\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[3\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925024 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 40 select_button port " "Ignored filter at ConsoleFPGA.sdc(40): select_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 40 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports select_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports select_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925024 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 41 start_button port " "Ignored filter at ConsoleFPGA.sdc(41): start_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 41 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports start_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports start_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925024 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 42 x_button port " "Ignored filter at ConsoleFPGA.sdc(42): x_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 42 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports x_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports x_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925025 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 43 y_button port " "Ignored filter at ConsoleFPGA.sdc(43): y_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 43 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports y_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports y_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925025 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 44 b_button port " "Ignored filter at ConsoleFPGA.sdc(44): b_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 44 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports b_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports b_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925025 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 45 a_button port " "Ignored filter at ConsoleFPGA.sdc(45): a_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 45 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports a_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports a_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925026 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 46 tr_button port " "Ignored filter at ConsoleFPGA.sdc(46): tr_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 46 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports tr_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports tr_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925026 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 47 tl_button port " "Ignored filter at ConsoleFPGA.sdc(47): tl_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 47 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports tl_button\]  " "set_input_delay -clock main_clk -add_delay 0 \[get_ports tl_button\] " {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1737732925026 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1737732925026 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1737732925032 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1737732925080 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Node: io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[10\].sb_inst\|edge_detector:ed\|reg_d\[0\] io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[10\].sb_inst\|edge_detector:ed\|reg_d\[0\] is being clocked by io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737732925216 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737732925216 "|ArquiteturaCollenda|io_avalon_interface:ioai|top_input_controller:tbc|i_o_data:io_data_inst|div[19]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737732925456 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737732925463 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737732925525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.512 " "Worst-case setup slack is 0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732925976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732925976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.512               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732925976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.911               0.000 main_clk  " "    6.911               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732925976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.094               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   16.094               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732925976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.993               0.000 altera_reserved_tck  " "   45.993               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732925976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732925976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 main_clk  " "    0.307               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.310               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.357               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732926058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.738 " "Worst-case recovery slack is 1.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.738               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.738               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.009               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.009               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.910               0.000 main_clk  " "   15.910               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.066               0.000 altera_reserved_tck  " "   48.066               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732926078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.020 " "Worst-case removal slack is 1.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.020               0.000 altera_reserved_tck  " "    1.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.474               0.000 main_clk  " "    1.474               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.279               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.279               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.940               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.940               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732926097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.662 " "Worst-case minimum pulse width slack is 4.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.662               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.662               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.571               0.000 main_clk  " "    9.571               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.746               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.746               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732926107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732926107 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732926552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732926552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732926552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732926552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.156 ns " "Worst Case Available Settling Time: 35.156 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732926552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732926552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732926552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732926552 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737732926552 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737732926564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737732926623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737732927861 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Node: io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[10\].sb_inst\|edge_detector:ed\|reg_d\[0\] io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[10\].sb_inst\|edge_detector:ed\|reg_d\[0\] is being clocked by io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737732928414 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737732928414 "|ArquiteturaCollenda|io_avalon_interface:ioai|top_input_controller:tbc|i_o_data:io_data_inst|div[19]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737732928437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.939 " "Worst-case setup slack is 0.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.939               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.939               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.282               0.000 main_clk  " "    7.282               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.557               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   16.557               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.420               0.000 altera_reserved_tck  " "   46.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732928692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.298               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 main_clk  " "    0.300               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.311               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732928775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.103 " "Worst-case recovery slack is 2.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.103               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.103               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.341               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.341               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.336               0.000 main_clk  " "   16.336               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.287               0.000 altera_reserved_tck  " "   48.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732928800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.919 " "Worst-case removal slack is 0.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.919               0.000 altera_reserved_tck  " "    0.919               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.331               0.000 main_clk  " "    1.331               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.150               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.150               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.721               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.721               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732928824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.688 " "Worst-case minimum pulse width slack is 4.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.688               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.688               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.589               0.000 main_clk  " "    9.589               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.743               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.743               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.605               0.000 altera_reserved_tck  " "   49.605               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732928839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732928839 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732929368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732929368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732929368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732929368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.601 ns " "Worst Case Available Settling Time: 35.601 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732929368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732929368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732929368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732929368 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737732929368 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737732929385 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Node: io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[10\].sb_inst\|edge_detector:ed\|reg_d\[0\] io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[10\].sb_inst\|edge_detector:ed\|reg_d\[0\] is being clocked by io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737732929765 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737732929765 "|ArquiteturaCollenda|io_avalon_interface:ioai|top_input_controller:tbc|i_o_data:io_data_inst|div[19]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737732929803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.536 " "Worst-case setup slack is 2.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732929920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732929920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.536               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.536               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732929920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.033               0.000 main_clk  " "    8.033               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732929920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.669               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   17.669               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732929920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.873               0.000 altera_reserved_tck  " "   47.873               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732929920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732929920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.149               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 main_clk  " "    0.150               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732930048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.027 " "Worst-case recovery slack is 3.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.027               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.027               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.190               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.190               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.325               0.000 main_clk  " "   17.325               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.039               0.000 altera_reserved_tck  " "   49.039               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732930086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.566 " "Worst-case removal slack is 0.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 altera_reserved_tck  " "    0.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 main_clk  " "    0.802               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.714               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.714               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.151               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.151               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732930116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.747 " "Worst-case minimum pulse width slack is 4.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.747               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.747               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.377               0.000 main_clk  " "    9.377               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.756               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.756               0.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484               0.000 altera_reserved_tck  " "   49.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737732930136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737732930136 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732930729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732930729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732930729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.667" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732930729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.254 ns " "Worst Case Available Settling Time: 37.254 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732930729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732930729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732930729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737732930729 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737732930729 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737732931347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737732931348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5082 " "Peak virtual memory: 5082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737732931682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 12:35:31 2025 " "Processing ended: Fri Jan 24 12:35:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737732931682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737732931682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737732931682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737732931682 ""}
