Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 19:15:17 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            3 |
| Yes          | No                    | No                     |             146 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+
|         Clock Signal         |                     Enable Signal                     |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+
|  clk_wiz_0_inst/inst/clk_out | control_inst/p_3_out[0]                               |                                      |                1 |              1 |
|  clk_wiz_0_inst/inst/clk_out | sram_driver_inst/sram_we_n_o_i_1_n_0                  | rst_driver_inst/rst                  |                1 |              1 |
| ~clk_wiz_0_inst/inst/clk_out |                                                       |                                      |                2 |              3 |
|  clk_wiz_0_inst/inst/clk_out | control_inst/FSM_onehot_opcode[6]_i_1_n_0             |                                      |                1 |              6 |
|  clk_wiz_0_inst/inst/clk_out | spi_driver_inst/first_o_reg_0[0]                      | rst_driver_inst/rst                  |                1 |              8 |
|  clk_wiz_0_inst/inst/clk_out | spi_driver_inst/data_tx[7]_i_1_n_0                    |                                      |                2 |              8 |
|  clk_wiz_0_inst/inst/clk_out | spi_driver_inst/data_rx                               |                                      |                1 |              8 |
|  clk_wiz_0_inst/inst/clk_out | spi_driver_inst/E[0]                                  |                                      |                1 |              8 |
|  clk_wiz_0_inst/inst/clk_out | spi_driver_inst/FSM_onehot_spi_byte_order_reg[0]_0[0] |                                      |                1 |              8 |
|  clk_wiz_0_inst/inst/clk_out | spi_driver_inst/spi_ready                             | spi_driver_inst/buffer_tx[7]_i_1_n_0 |                1 |              8 |
|  clk_wiz_0_inst/inst/clk_out | control_inst/spi_data_vld_o_i_1_n_0                   |                                      |                3 |              8 |
|  clk_wiz_0_inst/inst/clk_out |                                                       | rst_driver_inst/rst                  |                3 |             14 |
|  clk_wiz_0_inst/inst/clk_out | control_inst/sram_data_o[15]_i_2_n_0                  | control_inst/sram_data_o[15]_i_1_n_0 |                2 |             16 |
|  clk_wiz_0_inst/inst/clk_out | control_inst/ram_start_read_address_0                 |                                      |                2 |             16 |
|  clk_wiz_0_inst/inst/clk_out | rst_driver_inst/FSM_onehot_opcode_reg[2][0]           |                                      |                4 |             16 |
|  clk_wiz_0_inst/inst/clk_out | sram_driver_inst/ram_data                             |                                      |                3 |             16 |
|  clk_wiz_0_inst/inst/clk_out | rst_driver_inst/E[0]                                  |                                      |                3 |             17 |
|  clk_wiz_0_inst/inst/clk_out | control_inst/sram_address_o[16]_i_1_n_0               |                                      |                5 |             17 |
|  clk_wiz_0_inst/inst/clk_out | control_inst/sram_address_cnt[16]_i_1_n_0             | control_inst/Q[0]                    |                5 |             17 |
|  clk_wiz_0_inst/inst/clk_out | rst_driver_inst/FSM_onehot_opcode_reg[0][0]           |                                      |                3 |             17 |
|  clk_wiz_0_inst/inst/clk_out | sram_driver_inst/FSM_onehot_opcode_reg[0]_0           | rst_driver_inst/rst                  |                5 |             18 |
|  clk_wiz_0_inst/inst/clk_out |                                                       |                                      |               11 |             20 |
+------------------------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+


