Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "nf10_sram_fifo_0_wrapper_xst.prj"
Verilog Include Directory          : {"/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/" "/root/NetFPGA-10G-live/lib/hw/contrib/pcores/" "/root/NetFPGA-10G-live/lib/hw/std/pcores/" "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/" "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/nf10_sram_fifo_0_wrapper.ngc"

---- Source Options
Top Module Name                    : nf10_sram_fifo_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_chipscope.v" in library nf10_sram_fifo_v1_00_a
Module <icon> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_idelay_ctrl.v" in library nf10_sram_fifo_v1_00_a
Module <vio> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_addr_io.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_idelay_ctrl> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_bw_io.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_addr_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_clk_io.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_bw_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_cq_io.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_clk_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_d_io.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_cq_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_dly_cal_sm.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_d_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_en.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_dly_cal_sm> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_init_sm.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_en> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_q_io.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_init_sm> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_read.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_q_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_v5_q_io.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_read> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_write.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_v5_q_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_ctrl_sm.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_phy_write> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_phy.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_top_ctrl_sm> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_rd_addr_interface.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_top_phy> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_rd_interface.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_top_rd_addr_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_user_interface.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_top_rd_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_top_user_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_wr_addr_interface.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_top> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_wrdata_bw_fifo.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_top_wr_addr_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_wrdata_fifo.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_top_wrdata_bw_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_wr_data_interface.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_top_wrdata_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_wr_interface.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_top_wr_data_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/tuser_async.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_top_wr_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/qdrii_infrastructure.v" in library nf10_sram_fifo_v1_00_a
Module <tuser_async> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/small_async_fifo.v" in library nf10_sram_fifo_v1_00_a
Module <qdrii_infrastructure> compiled
Module <small_async_fifo> compiled
Module <sync_r2w> compiled
Module <sync_w2r> compiled
Module <rptr_empty> compiled
Module <wptr_full> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/axififo.v" in library nf10_sram_fifo_v1_00_a
Module <fifo_mem> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/fifoaxi.v" in library nf10_sram_fifo_v1_00_a
Module <AxiToFifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/axififoarbiter.v" in library nf10_sram_fifo_v1_00_a
Module <FifoToAxi> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/fifoaxiarbiter.v" in library nf10_sram_fifo_v1_00_a
Module <AxiFifoArbiter> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/fifomem.v" in library nf10_sram_fifo_v1_00_a
Module <FifoAxiArbiter> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/nf10_sram_fifo.v" in library nf10_sram_fifo_v1_00_a
Module <FifoMem> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/async_fifo.v" in library nf10_sram_fifo_v1_00_a
Module <nf10_sram_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/small_fifo_v3.v" in library nf10_sram_fifo_v1_00_a
Module <async_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v" in library nf10_sram_fifo_v1_00_a
Module <small_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/sketch_calculate.v" in library nf10_sram_fifo_v1_00_a
Module <fallthrough_small_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/tab_char.v" in library nf10_sram_fifo_v1_00_a
Module <sketch_calculate> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_0.v" in library nf10_sram_fifo_v1_00_a
Module <Tab_char> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_1.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_0> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_2.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_1> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_3.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_2> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_4.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_3> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_5.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_4> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_6.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_5> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_7.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_6> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_8.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_7> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_9.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_8> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_10.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_9> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_11.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_10> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_12.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_11> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/fifo_delay.v" in library nf10_sram_fifo_v1_00_a
Module <rand_table_12> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/universal_5_hash.v" in library nf10_sram_fifo_v1_00_a
Module <fifo_delay> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/mul_mod.v" in library nf10_sram_fifo_v1_00_a
Module <universal_5_hash> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/multiplier.v" in library nf10_sram_fifo_v1_00_a
Module <mul_mod> compiled
Module <multiplier> compiled
Compiling verilog file "../hdl/nf10_sram_fifo_0_wrapper.v" in library work
Module <nf10_sram_fifo_0_wrapper> compiled
No errors in compilation
Analysis of file <"nf10_sram_fifo_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <nf10_sram_fifo_0_wrapper> in library <work>.

Analyzing hierarchy for module <nf10_sram_fifo> in library <nf10_sram_fifo_v1_00_a> with parameters.
	CROPPED_TDATA_WIDTH = 24
	C_M_AXIS_DATA_WIDTH = 256
	C_M_AXIS_TUSER_WIDTH = 128
	C_S_AXIS_DATA_WIDTH = 256
	C_S_AXIS_TUSER_WIDTH = 128
	IODELAY_GRP = "IODELAY_MIG"
	MASTERBANK_PIN_WIDTH = 3
	MEM_ADDR_WIDTH = 19
	MEM_BW_WIDTH = 4
	MEM_CLK_WIDTH = 1
	MEM_CQ_WIDTH = 1
	MEM_WIDTH = 36
	NUM_MEMORY_CHIPS = 3
	NUM_MEM_CHIPS = 3
	NUM_MEM_INPUTS = 6
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 32
	TDEST_WIDTH = 4
	TID_WIDTH = 4
	TUSER_WIDTH = 128

Analyzing hierarchy for module <AxiToFifo> in library <nf10_sram_fifo_v1_00_a> with parameters.
	CROPPED_TDATA_WIDTH = 24
	MEM_ADDR_WIDTH = 19
	MEM_NUM_WORDS = 524288
	MEM_WORD_BYTES_LOG2 = 3
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	QUEUE_SIZE = 131072
	TDATA_WIDTH = 32
	TDEST_WIDTH = 4
	TID_WIDTH = 4
	TUSER_WIDTH = 128

Analyzing hierarchy for module <sketch_calculate> in library <nf10_sram_fifo_v1_00_a> with parameters.
	CROPPED_TDATA_WIDTH = 24
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 32
	TUSER_WIDTH = 128

Analyzing hierarchy for module <FifoToAxi> in library <nf10_sram_fifo_v1_00_a> with parameters.
	CROPPED_TDATA_WIDTH = 24
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 32
	TDEST_WIDTH = 4
	TID_WIDTH = 4
	TUSER_WIDTH = 128

Analyzing hierarchy for module <AxiFifoArbiter> in library <nf10_sram_fifo_v1_00_a> with parameters.
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 24
	TUSER_WIDTH = 128

Analyzing hierarchy for module <FifoMem> in library <nf10_sram_fifo_v1_00_a> with parameters.
	BURST_STATE_HALFWAY = "1"
	BURST_STATE_OFF = "0"
	MEM_ADDR_WIDTH = 19
	MEM_NUM_WORDS = 524288
	MEM_WIDTH = 36
	NUM_MEM_CHIPS = 3
	NUM_MEM_INPUTS = 6
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	QUEUE_SIZE = 131072
	TDATA_WIDTH = 24
	TUSER_WIDTH = 128

Analyzing hierarchy for module <qdrii_infrastructure> in library <nf10_sram_fifo_v1_00_a> with parameters.
	RST_ACT_LOW = "00000000000000000000000000000001"
	RST_SYNC_NUM = "00000000000000000000000000011001"

Analyzing hierarchy for module <qdrii_idelay_ctrl> in library <nf10_sram_fifo_v1_00_a> with parameters.
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for module <FifoAxiArbiter> in library <nf10_sram_fifo_v1_00_a> with parameters.
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 24
	TUSER_WIDTH = 128

Analyzing hierarchy for module <qdrii_top> in library <nf10_sram_fifo_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"
	BURST2_FIFO_INTERFACE = "TRUE"
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000000111110100000"
	CLK_WIDTH = "00000000000000000000000000000001"
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	DEBUG_EN = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = "00000000000000000000000000100100"
	Q_PER_CQ = "00000000000000000000000000010010"
	SIM_ONLY = "00000000000000000000000000000001"

Analyzing hierarchy for module <Tab_char> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <universal_5_hash> in library <nf10_sram_fifo_v1_00_a> with parameters.
	a = "00000000000001001100010000011011"
	b = "00000000000000110100011111010000"
	c = "00000000000000001101110011011000"
	d = "00000000000001001000111100011010"
	e = "00000000000000111110111111100101"

Analyzing hierarchy for module <fallthrough_small_fifo> in library <nf10_sram_fifo_v1_00_a> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000000010"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000011"
	WIDTH = "00000000000000000000000001001000"

Analyzing hierarchy for module <qdrii_top_phy> in library <nf10_sram_fifo_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000000111110100000"
	CLK_WIDTH = "00000000000000000000000000000001"
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	DEBUG_EN = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = "00000000000000000000000000100100"
	Q_PER_CQ = "00000000000000000000000000010010"
	Q_PER_CQ_9 = "00000000000000000000000000000010"
	SIM_ONLY = "00000000000000000000000000000001"

Analyzing hierarchy for module <qdrii_top_user_interface> in library <nf10_sram_fifo_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <qdrii_top_ctrl_sm> in library <nf10_sram_fifo_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	IDLE = "100"
	INIT = "000"
	READ = "001"
	WRITE = "010"
	WRITE_READ = "011"

Analyzing hierarchy for module <rand_table_0> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_1> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_2> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_3> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_4> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_5> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_6> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_7> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_8> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_9> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_10> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_11> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <rand_table_12> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <mul_mod> in library <nf10_sram_fifo_v1_00_a> with parameters.
	param = "11111111111111111111111111111111"

Analyzing hierarchy for module <small_fifo> in library <nf10_sram_fifo_v1_00_a> with parameters.
	MAX_DEPTH = "00000000000000000000000000000100"
	MAX_DEPTH_BITS = "00000000000000000000000000000010"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000011"
	WIDTH = "00000000000000000000000001001000"

Analyzing hierarchy for module <qdrii_phy_addr_io> in library <nf10_sram_fifo_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"
	BURST_LENGTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <qdrii_phy_clk_io> in library <nf10_sram_fifo_v1_00_a> with parameters.
	CLK_WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <qdrii_phy_write> in library <nf10_sram_fifo_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000100100"
	IDLE = "000001"
	PATTERN_A = "111111111"
	PATTERN_B = "000000000"
	PATTERN_C = "101010101"
	PATTERN_D = "010101010"
	WR_1 = "000010"
	WR_2 = "000100"
	WR_3 = "001000"
	WR_4 = "010000"
	WR_DONE = "100000"

Analyzing hierarchy for module <qdrii_phy_read> in library <nf10_sram_fifo_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000000111110100000"
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	DEBUG_EN = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = "00000000000000000000000000100100"
	Q_PER_CQ = "00000000000000000000000000010010"
	Q_PER_CQ_9 = "00000000000000000000000000000010"
	SIM_ONLY = "00000000000000000000000000000001"
	STROBE_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <qdrii_top_rd_interface> in library <nf10_sram_fifo_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"

Analyzing hierarchy for module <qdrii_top_wr_interface> in library <nf10_sram_fifo_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <qdrii_phy_bw_io> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <qdrii_phy_d_io> in library <nf10_sram_fifo_v1_00_a>.

Analyzing hierarchy for module <qdrii_phy_init_sm> in library <nf10_sram_fifo_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	CAL_CQ_RD1 = "00000000000100"
	CAL_CQ_RD2_A = "00000001000000"
	CAL_CQ_RD2_B = "00000010000000"
	CAL_CQ_RD_WAIT1 = "00000000001000"
	CAL_CQ_RD_WAIT2 = "00000100000000"
	CAL_DONE_ST = "10000000000000"
	CAL_EN_RD_A = "00010000000000"
	CAL_EN_RD_B = "00100000000000"
	CAL_EN_RD_START = "00001000000000"
	CAL_EN_RD_WAIT = "01000000000000"
	CAL_WR1 = "00000000000010"
	CAL_WR2_A = "00000000010000"
	CAL_WR2_B = "00000000100000"
	CLK_PERIOD = "00000000000000000000111110100000"
	CQ_WAIT = "00000000000001"
	SIM_ONLY = "00000000000000000000000000000001"
	WAIT_CNT = "00000000000000001100001101010001"

Analyzing hierarchy for module <qdrii_phy_en> in library <nf10_sram_fifo_v1_00_a> with parameters.
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	EN_CAL_CHECK = "0001"
	EN_CAL_DONE = "1000"
	EN_CAL_IDLE = "0000"
	EN_CAL_MUX_SEL = "0100"
	EN_FLAG_SEL = "0010"
	Q_PER_CQ = "00000000000000000000000000010010"
	STROBE_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <qdrii_phy_cq_io> in library <nf10_sram_fifo_v1_00_a> with parameters.
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for module <qdrii_phy_q_io> in library <nf10_sram_fifo_v1_00_a> with parameters.
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	Q_PER_CQ = "00000000000000000000000000010010"

Analyzing hierarchy for module <qdrii_phy_dly_cal_sm> in library <nf10_sram_fifo_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	CAL_DONE_ST = "100"
	CLK_PERIOD = "00000000000000000000111110100000"
	COMP_1 = "001"
	COMP_2 = "010"
	CQ_Q_TAP_DEC = "001000000"
	CQ_Q_TAP_INC = "000100000"
	CQ_TAP_INC = "000000010"
	CQ_TAP_RST = "000000100"
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	DEBUG_EN = "00000000000000000000000000000000"
	DEBUG_ST = "100000000"
	IDLE = "000000001"
	PATTERN_A = "111111111"
	PATTERN_B = "000000000"
	PATTERN_C = "101010101"
	PATTERN_D = "010101010"
	Q_ERROR_1 = "000010"
	Q_ERROR_1_2 = "001000"
	Q_ERROR_2 = "000100"
	Q_ERROR_2_2 = "010000"
	Q_ERROR_CHECK = "000001"
	Q_ERROR_ST = "100000"
	Q_PER_CQ = "00000000000000000000000000010010"
	Q_PER_CQ_9 = "00000000000000000000000000000010"
	Q_TAP_INC = "000001000"
	Q_TAP_RST = "000010000"
	TAP_WAIT = "010000000"
	half_period_taps = 26
	low_freq_min_window = "00000000000000000000000000011010"

Analyzing hierarchy for module <qdrii_top_rd_addr_interface> in library <nf10_sram_fifo_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"

Analyzing hierarchy for module <qdrii_top_wr_addr_interface> in library <nf10_sram_fifo_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"

Analyzing hierarchy for module <qdrii_top_wr_data_interface> in library <nf10_sram_fifo_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <qdrii_phy_v5_q_io> in library <nf10_sram_fifo_v1_00_a> with parameters.
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for module <qdrii_top_wrdata_fifo> in library <nf10_sram_fifo_v1_00_a> with parameters.
	DATA_WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <qdrii_top_wrdata_bw_fifo> in library <nf10_sram_fifo_v1_00_a> with parameters.
	BW_WIDTH = "00000000000000000000000000000100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <nf10_sram_fifo_0_wrapper>.
Module <nf10_sram_fifo_0_wrapper> is correct for synthesis.
 
Analyzing module <nf10_sram_fifo> in library <nf10_sram_fifo_v1_00_a>.
	CROPPED_TDATA_WIDTH = 24
	C_M_AXIS_DATA_WIDTH = 256
	C_M_AXIS_TUSER_WIDTH = 128
	C_S_AXIS_DATA_WIDTH = 256
	C_S_AXIS_TUSER_WIDTH = 128
	IODELAY_GRP = "IODELAY_MIG"
	MASTERBANK_PIN_WIDTH = 3
	MEM_ADDR_WIDTH = 19
	MEM_BW_WIDTH = 4
	MEM_CLK_WIDTH = 1
	MEM_CQ_WIDTH = 1
	MEM_WIDTH = 36
	NUM_MEMORY_CHIPS = 3
	NUM_MEM_CHIPS = 3
	NUM_MEM_INPUTS = 6
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 32
	TDEST_WIDTH = 4
	TID_WIDTH = 4
	TUSER_WIDTH = 128
WARNING:Xst:852 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/nf10_sram_fifo.v" line 361: Unconnected input port 'tkeep' of instance 'axififo' is tied to GND.
Module <nf10_sram_fifo> is correct for synthesis.
 
    Set user-defined property "SYN_NOPRUNE =  1" for instance <DUMMY_INST1[0].DUMMY_INST2> in unit <nf10_sram_fifo>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <DUMMY_INST1[1].DUMMY_INST2> in unit <nf10_sram_fifo>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <DUMMY_INST1[2].DUMMY_INST2> in unit <nf10_sram_fifo>.
    Set user-defined property "S =  TRUE" for signal <masterbank_sel_pin> in unit <nf10_sram_fifo>.
    Set user-defined property "KEEP =  TRUE" for signal <masterbank_sel_pin_out>.
    Set property "syn_keep = 1" for signal <masterbank_sel_pin_out>.
Analyzing module <AxiToFifo> in library <nf10_sram_fifo_v1_00_a>.
	CROPPED_TDATA_WIDTH = 24
	MEM_ADDR_WIDTH = 19
	MEM_NUM_WORDS = 524288
	MEM_WORD_BYTES_LOG2 = 3
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	QUEUE_SIZE = 131072
	TDATA_WIDTH = 32
	TDEST_WIDTH = 4
	TID_WIDTH = 4
	TUSER_WIDTH = 128
WARNING:Xst:2211 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/async_fifo.v" line 283: Instantiating black box module <async_fifo>.
WARNING:Xst:2211 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/async_fifo.v" line 298: Instantiating black box module <async_fifo>.
Module <AxiToFifo> is correct for synthesis.
 
Analyzing module <sketch_calculate> in library <nf10_sram_fifo_v1_00_a>.
	CROPPED_TDATA_WIDTH = 24
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 32
	TUSER_WIDTH = 128
WARNING:Xst:2211 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/fifo_delay.v" line 140: Instantiating black box module <fifo_delay>.
Module <sketch_calculate> is correct for synthesis.
 
Analyzing module <Tab_char> in library <nf10_sram_fifo_v1_00_a>.
Module <Tab_char> is correct for synthesis.
 
Analyzing module <rand_table_0> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_0> is correct for synthesis.
 
Analyzing module <rand_table_1> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_1> is correct for synthesis.
 
Analyzing module <rand_table_2> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_2> is correct for synthesis.
 
Analyzing module <rand_table_3> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_3> is correct for synthesis.
 
Analyzing module <rand_table_4> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_4> is correct for synthesis.
 
Analyzing module <rand_table_5> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_5> is correct for synthesis.
 
Analyzing module <rand_table_6> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_6> is correct for synthesis.
 
Analyzing module <rand_table_7> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_7> is correct for synthesis.
 
Analyzing module <rand_table_8> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_8> is correct for synthesis.
 
Analyzing module <rand_table_9> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_9> is correct for synthesis.
 
Analyzing module <rand_table_10> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_10> is correct for synthesis.
 
Analyzing module <rand_table_11> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_11> is correct for synthesis.
 
Analyzing module <rand_table_12> in library <nf10_sram_fifo_v1_00_a>.
Module <rand_table_12> is correct for synthesis.
 
Analyzing module <universal_5_hash> in library <nf10_sram_fifo_v1_00_a>.
	a = 32'b00000000000001001100010000011011
	b = 32'b00000000000000110100011111010000
	c = 32'b00000000000000001101110011011000
	d = 32'b00000000000001001000111100011010
	e = 32'b00000000000000111110111111100101
Module <universal_5_hash> is correct for synthesis.
 
Analyzing module <mul_mod> in library <nf10_sram_fifo_v1_00_a>.
	param = 32'b11111111111111111111111111111111
WARNING:Xst:2211 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/multiplier.v" line 31: Instantiating black box module <multiplier>.
Module <mul_mod> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <M0> in unit <mul_mod>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <M0> in unit <mul_mod>.
    Set property "SYN_NOPRUNE = 1" for unit <multiplier>.
Analyzing module <FifoToAxi> in library <nf10_sram_fifo_v1_00_a>.
	CROPPED_TDATA_WIDTH = 24
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 32
	TDEST_WIDTH = 4
	TID_WIDTH = 4
	TUSER_WIDTH = 128
WARNING:Xst:2211 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/async_fifo.v" line 174: Instantiating black box module <async_fifo>.
Module <FifoToAxi> is correct for synthesis.
 
Analyzing module <AxiFifoArbiter> in library <nf10_sram_fifo_v1_00_a>.
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 24
	TUSER_WIDTH = 128
Module <AxiFifoArbiter> is correct for synthesis.
 
Analyzing module <FifoMem> in library <nf10_sram_fifo_v1_00_a>.
	BURST_STATE_HALFWAY = 1'b1
	BURST_STATE_OFF = 1'b0
	MEM_ADDR_WIDTH = 19
	MEM_NUM_WORDS = 524288
	MEM_WIDTH = 36
	NUM_MEM_CHIPS = 3
	NUM_MEM_INPUTS = 6
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	QUEUE_SIZE = 131072
	TDATA_WIDTH = 24
	TUSER_WIDTH = 128
WARNING:Xst:905 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/fifomem.v" line 216: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <read_empty>, <write_full>
Module <FifoMem> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo> in library <nf10_sram_fifo_v1_00_a>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000010
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000011
	WIDTH = 32'sb00000000000000000000000001001000
Module <fallthrough_small_fifo> is correct for synthesis.
 
Analyzing module <small_fifo> in library <nf10_sram_fifo_v1_00_a>.
	MAX_DEPTH = 32'sb00000000000000000000000000000100
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000010
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000011
	WIDTH = 32'sb00000000000000000000000001001000
Module <small_fifo> is correct for synthesis.
 
Analyzing module <qdrii_infrastructure> in library <nf10_sram_fifo_v1_00_a>.
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	RST_SYNC_NUM = 32'sb00000000000000000000000000011001
Module <qdrii_infrastructure> is correct for synthesis.
 
    Set property "syn_maxfan = 10" for signal <rst270_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst180_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst200_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "buffer_type = none" for signal <rst0_sync_r>.
Analyzing module <qdrii_idelay_ctrl> in library <nf10_sram_fifo_v1_00_a>.
	IODELAY_GRP = "IODELAY_MIG"
Module <qdrii_idelay_ctrl> is correct for synthesis.
 
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <U_IDELAYCTRL> in unit <qdrii_idelay_ctrl>.
Analyzing module <FifoAxiArbiter> in library <nf10_sram_fifo_v1_00_a>.
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 24
	TUSER_WIDTH = 128
Module <FifoAxiArbiter> is correct for synthesis.
 
Analyzing module <qdrii_top> in library <nf10_sram_fifo_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
	BURST2_FIFO_INTERFACE = "TRUE"
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000000111110100000
	CLK_WIDTH = 32'sb00000000000000000000000000000001
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	DEBUG_EN = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = 32'sb00000000000000000000000000100100
	Q_PER_CQ = 32'sb00000000000000000000000000010010
	SIM_ONLY = 32'sb00000000000000000000000000000001
Module <qdrii_top> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <CAL_DONE_FF> in unit <qdrii_top>.
Analyzing module <qdrii_top_phy> in library <nf10_sram_fifo_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000000111110100000
	CLK_WIDTH = 32'sb00000000000000000000000000000001
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	DEBUG_EN = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = 32'sb00000000000000000000000000100100
	Q_PER_CQ = 32'sb00000000000000000000000000010010
	Q_PER_CQ_9 = 32'sb00000000000000000000000000000010
	SIM_ONLY = 32'sb00000000000000000000000000000001
Module <qdrii_top_phy> is correct for synthesis.
 
Analyzing module <qdrii_phy_addr_io> in library <nf10_sram_fifo_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
	BURST_LENGTH = 32'sb00000000000000000000000000000100
Module <qdrii_phy_addr_io> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[0].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[0].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[0].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[1].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[1].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[1].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[2].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[2].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[2].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[3].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[3].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[3].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[4].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[4].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[4].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[5].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[5].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[5].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[6].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[6].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[6].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[7].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[7].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[7].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[8].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[8].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[8].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[9].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[9].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[9].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[10].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[10].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[10].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[11].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[11].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[11].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[12].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[12].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[12].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[13].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[13].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[13].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[14].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[14].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[14].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[15].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[15].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[15].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[16].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[16].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[16].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[17].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[17].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[17].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[18].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[18].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[18].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[0].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[0].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[0].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[0].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[1].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[1].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[1].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[1].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[2].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[2].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[2].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[2].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[3].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[3].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[3].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[3].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[4].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[4].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[4].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[4].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[5].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[5].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[5].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[5].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[6].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[6].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[6].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[6].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[7].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[7].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[7].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[7].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[8].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[8].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[8].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[8].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[9].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[9].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[9].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[9].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[10].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[10].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[10].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[10].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[11].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[11].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[11].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[11].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[12].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[12].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[12].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[12].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[13].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[13].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[13].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[13].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[14].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[14].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[14].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[14].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[15].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[15].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[15].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[15].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[16].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[16].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[16].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[16].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[17].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[17].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[17].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[17].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[18].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[18].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[18].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[18].IO_FF> in unit <qdrii_phy_addr_io>.
Analyzing module <qdrii_phy_clk_io> in library <nf10_sram_fifo_v1_00_a>.
	CLK_WIDTH = 32'sb00000000000000000000000000000001
Module <qdrii_phy_clk_io> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <QDR_DLL_OFF_FF> in unit <qdrii_phy_clk_io>.
    Set user-defined property "IOB =  FORCE" for instance <QDR_DLL_OFF_FF> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <QDR_DLL_OFF_FF> in unit <qdrii_phy_clk_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf_dll_off_n> in unit <qdrii_phy_clk_io>.
    Set user-defined property "DRIVE =  12" for instance <obuf_dll_off_n> in unit <qdrii_phy_clk_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obuf_dll_off_n> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf_dll_off_n> in unit <qdrii_phy_clk_io>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <CLK_INST[0].ODDR_K_CLK0> in unit <qdrii_phy_clk_io>.
    Set user-defined property "INIT =  0" for instance <CLK_INST[0].ODDR_K_CLK0> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <CLK_INST[0].ODDR_K_CLK0> in unit <qdrii_phy_clk_io>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <CLK_INST[0].ODDR_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "INIT =  0" for instance <CLK_INST[0].ODDR_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <CLK_INST[0].ODDR_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLK_INST[0].OBUF_K_CLK> in unit <qdrii_phy_clk_io>.
    Set user-defined property "DRIVE =  12" for instance <CLK_INST[0].OBUF_K_CLK> in unit <qdrii_phy_clk_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLK_INST[0].OBUF_K_CLK> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SLEW =  SLOW" for instance <CLK_INST[0].OBUF_K_CLK> in unit <qdrii_phy_clk_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLK_INST[0].OBUF_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "DRIVE =  12" for instance <CLK_INST[0].OBUF_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLK_INST[0].OBUF_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SLEW =  SLOW" for instance <CLK_INST[0].OBUF_K_CLKB> in unit <qdrii_phy_clk_io>.
Analyzing module <qdrii_phy_write> in library <nf10_sram_fifo_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	IDLE = 6'b000001
	PATTERN_A = 9'b111111111
	PATTERN_B = 9'b000000000
	PATTERN_C = 9'b101010101
	PATTERN_D = 9'b010101010
	WR_1 = 6'b000010
	WR_2 = 6'b000100
	WR_3 = 6'b001000
	WR_4 = 6'b010000
	WR_DONE = 6'b100000
Module <qdrii_phy_write> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <WR_FIFO_RDEN_FF1> in unit <qdrii_phy_write>.
    Set user-defined property "INIT =  1" for instance <WR_FIFO_RDEN_FF2> in unit <qdrii_phy_write>.
    Set user-defined property "INIT =  0" for instance <WR_INIT2_N_FF> in unit <qdrii_phy_write>.
    Set user-defined property "INIT =  1" for instance <WR_INIT_FF1> in unit <qdrii_phy_write>.
    Set user-defined property "INIT =  1" for instance <WR_INIT_FF2> in unit <qdrii_phy_write>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <qdr_w_n_obuf> in unit <qdrii_phy_write>.
    Set user-defined property "DRIVE =  12" for instance <qdr_w_n_obuf> in unit <qdrii_phy_write>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <qdr_w_n_obuf> in unit <qdrii_phy_write>.
    Set user-defined property "SLEW =  SLOW" for instance <qdr_w_n_obuf> in unit <qdrii_phy_write>.
    Set user-defined property "INIT =  1" for instance <BL4_INST.WR_INIT_FF3> in unit <qdrii_phy_write>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_INST.WR_INIT_FF3> in unit <qdrii_phy_write>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_INST.WR_INIT_FF3> in unit <qdrii_phy_write>.
    Set property "syn_preserve = 1" for signal <dummy_write_h>.
    Set property "syn_preserve = 1" for signal <dummy_write_l>.
Analyzing module <qdrii_phy_bw_io> in library <nf10_sram_fifo_v1_00_a>.
Module <qdrii_phy_bw_io> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ODDR_QDR_BW> in unit <qdrii_phy_bw_io>.
    Set user-defined property "INIT =  0" for instance <ODDR_QDR_BW> in unit <qdrii_phy_bw_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_QDR_BW> in unit <qdrii_phy_bw_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <QDR_BW_OBUF> in unit <qdrii_phy_bw_io>.
    Set user-defined property "DRIVE =  12" for instance <QDR_BW_OBUF> in unit <qdrii_phy_bw_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <QDR_BW_OBUF> in unit <qdrii_phy_bw_io>.
    Set user-defined property "SLEW =  SLOW" for instance <QDR_BW_OBUF> in unit <qdrii_phy_bw_io>.
Analyzing module <qdrii_phy_d_io> in library <nf10_sram_fifo_v1_00_a>.
Module <qdrii_phy_d_io> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ODDR_QDR_D> in unit <qdrii_phy_d_io>.
    Set user-defined property "INIT =  0" for instance <ODDR_QDR_D> in unit <qdrii_phy_d_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_QDR_D> in unit <qdrii_phy_d_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <QDR_D_OBUF> in unit <qdrii_phy_d_io>.
    Set user-defined property "DRIVE =  12" for instance <QDR_D_OBUF> in unit <qdrii_phy_d_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <QDR_D_OBUF> in unit <qdrii_phy_d_io>.
    Set user-defined property "SLEW =  SLOW" for instance <QDR_D_OBUF> in unit <qdrii_phy_d_io>.
Analyzing module <qdrii_phy_read> in library <nf10_sram_fifo_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000000111110100000
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	DEBUG_EN = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = 32'sb00000000000000000000000000100100
	Q_PER_CQ = 32'sb00000000000000000000000000010010
	Q_PER_CQ_9 = 32'sb00000000000000000000000000000010
	SIM_ONLY = 32'sb00000000000000000000000000000001
	STROBE_WIDTH = 32'sb00000000000000000000000000000010
Module <qdrii_phy_read> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <RD_INIT_FF1> in unit <qdrii_phy_read>.
    Set user-defined property "INIT =  1" for instance <RD_INIT_FF2> in unit <qdrii_phy_read>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <QDR_R_N_OBUF> in unit <qdrii_phy_read>.
    Set user-defined property "DRIVE =  12" for instance <QDR_R_N_OBUF> in unit <qdrii_phy_read>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <QDR_R_N_OBUF> in unit <qdrii_phy_read>.
    Set user-defined property "SLEW =  SLOW" for instance <QDR_R_N_OBUF> in unit <qdrii_phy_read>.
    Set user-defined property "INIT =  1" for instance <BL4_INST.RD_INIT_FF3> in unit <qdrii_phy_read>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_INST.RD_INIT_FF3> in unit <qdrii_phy_read>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_INST.RD_INIT_FF3> in unit <qdrii_phy_read>.
    Set user-defined property "KEEP =  TRUE" for signal <unused_qdr_cq_n>.
    Set property "syn_keep = 1" for signal <unused_qdr_cq_n>.
Analyzing module <qdrii_phy_init_sm> in library <nf10_sram_fifo_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	CAL_CQ_RD1 = 14'b00000000000100
	CAL_CQ_RD2_A = 14'b00000001000000
	CAL_CQ_RD2_B = 14'b00000010000000
	CAL_CQ_RD_WAIT1 = 14'b00000000001000
	CAL_CQ_RD_WAIT2 = 14'b00000100000000
	CAL_DONE_ST = 14'b10000000000000
	CAL_EN_RD_A = 14'b00010000000000
	CAL_EN_RD_B = 14'b00100000000000
	CAL_EN_RD_START = 14'b00001000000000
	CAL_EN_RD_WAIT = 14'b01000000000000
	CAL_WR1 = 14'b00000000000010
	CAL_WR2_A = 14'b00000000010000
	CAL_WR2_B = 14'b00000000100000
	CLK_PERIOD = 32'sb00000000000000000000111110100000
	CQ_WAIT = 14'b00000000000001
	SIM_ONLY = 32'sb00000000000000000000000000000001
	WAIT_CNT = 32'sb00000000000000001100001101010001
Module <qdrii_phy_init_sm> is correct for synthesis.
 
Analyzing module <qdrii_phy_en> in library <nf10_sram_fifo_v1_00_a>.
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	EN_CAL_CHECK = 4'b0001
	EN_CAL_DONE = 4'b1000
	EN_CAL_IDLE = 4'b0000
	EN_CAL_MUX_SEL = 4'b0100
	EN_FLAG_SEL = 4'b0010
	Q_PER_CQ = 32'sb00000000000000000000000000010010
	STROBE_WIDTH = 32'sb00000000000000000000000000000010
Module <qdrii_phy_en> is correct for synthesis.
 
Analyzing module <qdrii_phy_cq_io> in library <nf10_sram_fifo_v1_00_a>.
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
WARNING:Xst:916 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_cq_io.v" line 137: Delay is ignored for synthesis.
Module <qdrii_phy_cq_io> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <QDR_CQ_IBUF> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <QDR_CQ_IBUF> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <QDR_CQ_IBUF> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <QDR_CQ_IBUF> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <QDR_CQ_IBUF> in unit <qdrii_phy_cq_io>.
    Set user-defined property "DELAY_SRC =  I" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
Analyzing module <qdrii_phy_q_io> in library <nf10_sram_fifo_v1_00_a>.
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	Q_PER_CQ = 32'sb00000000000000000000000000010010
Module <qdrii_phy_q_io> is correct for synthesis.
 
Analyzing module <qdrii_phy_v5_q_io> in library <nf10_sram_fifo_v1_00_a>.
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
Module <qdrii_phy_v5_q_io> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <QDR_Q_IBUF> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <QDR_Q_IBUF> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <QDR_Q_IBUF> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <QDR_Q_IBUF> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <QDR_Q_IBUF> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "DELAY_SRC =  I" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "BITSLIP_ENABLE =  FALSE" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "DATA_RATE =  DDR" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "DATA_WIDTH =  4" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "INIT_Q1 =  0" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "INIT_Q2 =  0" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "INIT_Q3 =  0" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "INIT_Q4 =  0" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "INTERFACE_TYPE =  MEMORY" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "NUM_CE =  2" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
Analyzing module <qdrii_phy_dly_cal_sm> in library <nf10_sram_fifo_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	CAL_DONE_ST = 3'b100
	CLK_PERIOD = 32'sb00000000000000000000111110100000
	COMP_1 = 3'b001
	COMP_2 = 3'b010
	CQ_Q_TAP_DEC = 9'b001000000
	CQ_Q_TAP_INC = 9'b000100000
	CQ_TAP_INC = 9'b000000010
	CQ_TAP_RST = 9'b000000100
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DEBUG_ST = 9'b100000000
	IDLE = 9'b000000001
	PATTERN_A = 9'b111111111
	PATTERN_B = 9'b000000000
	PATTERN_C = 9'b101010101
	PATTERN_D = 9'b010101010
	Q_ERROR_1 = 6'b000010
	Q_ERROR_1_2 = 6'b001000
	Q_ERROR_2 = 6'b000100
	Q_ERROR_2_2 = 6'b010000
	Q_ERROR_CHECK = 6'b000001
	Q_ERROR_ST = 6'b100000
	Q_PER_CQ = 32'sb00000000000000000000000000010010
	Q_PER_CQ_9 = 32'sb00000000000000000000000000000010
	Q_TAP_INC = 9'b000001000
	Q_TAP_RST = 9'b000010000
	TAP_WAIT = 9'b010000000
	half_period_taps = 26
	low_freq_min_window = 32'b00000000000000000000000000011010
Module <qdrii_phy_dly_cal_sm> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <SRL_RDEN_CLK0> in unit <qdrii_phy_dly_cal_sm>.
    Set user-defined property "INIT =  0" for instance <WE_CLK0_INST> in unit <qdrii_phy_dly_cal_sm>.
Analyzing module <qdrii_top_user_interface> in library <nf10_sram_fifo_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000100100
Module <qdrii_top_user_interface> is correct for synthesis.
 
Analyzing module <qdrii_top_rd_interface> in library <nf10_sram_fifo_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
Module <qdrii_top_rd_interface> is correct for synthesis.
 
Analyzing module <qdrii_top_rd_addr_interface> in library <nf10_sram_fifo_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
Module <qdrii_top_rd_addr_interface> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "ALMOST_FULL_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "DATA_WIDTH =  36" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "DO_REG =  1" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "EN_SYN =  FALSE" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
Analyzing module <qdrii_top_wr_interface> in library <nf10_sram_fifo_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000100100
Module <qdrii_top_wr_interface> is correct for synthesis.
 
Analyzing module <qdrii_top_wr_addr_interface> in library <nf10_sram_fifo_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
Module <qdrii_top_wr_addr_interface> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "ALMOST_FULL_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "DATA_WIDTH =  36" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "DO_REG =  1" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "EN_SYN =  FALSE" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
Analyzing module <qdrii_top_wr_data_interface> in library <nf10_sram_fifo_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000100100
Module <qdrii_top_wr_data_interface> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <USER_W_N_FF> in unit <qdrii_top_wr_data_interface>.
Analyzing module <qdrii_top_wrdata_fifo> in library <nf10_sram_fifo_v1_00_a>.
	DATA_WIDTH = 32'sb00000000000000000000000000100100
Module <qdrii_top_wrdata_fifo> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  080" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  080" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "DO_REG =  1" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_SYN =  FALSE" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "ALMOST_EMPTY_OFFSET =  080" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  080" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "DO_REG =  1" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_SYN =  FALSE" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
Analyzing module <qdrii_top_wrdata_bw_fifo> in library <nf10_sram_fifo_v1_00_a>.
	BW_WIDTH = 32'sb00000000000000000000000000000100
Module <qdrii_top_wrdata_bw_fifo> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "DATA_WIDTH =  36" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "DO_REG =  1" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "EN_SYN =  FALSE" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
Analyzing module <qdrii_top_ctrl_sm> in library <nf10_sram_fifo_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	IDLE = 3'b100
	INIT = 3'b000
	READ = 3'b001
	WRITE = 3'b010
	WRITE_READ = 3'b011
Module <qdrii_top_ctrl_sm> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <prev_inc> in unit <AxiFifoArbiter> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <qdrii_phy_en> has a constant value of 10 during circuit operation. The register is replaced by logic.

Synthesizing Unit <AxiFifoArbiter>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/axififoarbiter.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <prev_inc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <queue_id>.
    Found 1-bit register for signal <dout_valid>.
    Found 201-bit register for signal <dout>.
    Found 2-bit register for signal <next_queue_id_1>.
    Summary:
	inferred 206 D-type flip-flop(s).
Unit <AxiFifoArbiter> synthesized.


Synthesizing Unit <qdrii_infrastructure>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/qdrii_infrastructure.v".
    Found 25-bit register for signal <rst0_sync_r>.
    Found 25-bit register for signal <rst180_sync_r>.
    Found 25-bit register for signal <rst200_sync_r>.
    Found 25-bit register for signal <rst270_sync_r>.
    Summary:
	inferred 100 D-type flip-flop(s).
Unit <qdrii_infrastructure> synthesized.


Synthesizing Unit <FifoAxiArbiter>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/fifoaxiarbiter.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <queues_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <queue_in_use> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prev_mem_queue_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <queue_id>.
    Found 4-bit register for signal <dout_valid>.
    Found 201-bit register for signal <prev_din>.
    Found 2-bit register for signal <prev_din_queue_id>.
    Found 4-bit register for signal <prev_inc>.
    Summary:
	inferred 213 D-type flip-flop(s).
Unit <FifoAxiArbiter> synthesized.


Synthesizing Unit <rand_table_0>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_0.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_0> synthesized.


Synthesizing Unit <rand_table_1>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_1.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_1> synthesized.


Synthesizing Unit <rand_table_2>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_2.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_2> synthesized.


Synthesizing Unit <rand_table_3>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_3.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_3> synthesized.


Synthesizing Unit <rand_table_4>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_4.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_4> synthesized.


Synthesizing Unit <rand_table_5>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_5.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_5> synthesized.


Synthesizing Unit <rand_table_6>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_6.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_6> synthesized.


Synthesizing Unit <rand_table_7>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_7.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_7> synthesized.


Synthesizing Unit <rand_table_8>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_8.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_8> synthesized.


Synthesizing Unit <rand_table_9>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_9.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_9> synthesized.


Synthesizing Unit <rand_table_10>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_10.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_10> synthesized.


Synthesizing Unit <rand_table_11>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_11.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_11> synthesized.


Synthesizing Unit <rand_table_12>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/rand_table_12.v".
WARNING:Xst:647 - Input <axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <rand_table_12> synthesized.


Synthesizing Unit <small_fifo>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/small_fifo_v3.v".
    Found 4x72-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 3-bit comparator greatequal for signal <nearly_full>.
    Found 3-bit comparator greatequal for signal <prog_full>.
    Found 72-bit register for signal <dout>.
    Found 3-bit updown counter for signal <depth>.
    Found 2-bit up counter for signal <rd_ptr>.
    Found 2-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred  72 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo> synthesized.


Synthesizing Unit <qdrii_top_ctrl_sm>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_ctrl_sm.v".
INFO:Xst:1799 - State 011 is never reached in FSM <Current_State>.
    Found finite state machine <FSM_0> for signal <Current_State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_0                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <qdrii_top_ctrl_sm> synthesized.


Synthesizing Unit <qdrii_phy_init_sm>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_init_sm.v".
WARNING:Xst:646 - Signal <q_init_delay_done_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 00000000100000 is never reached in FSM <phy_init_cs>.
INFO:Xst:1799 - State 00000010000000 is never reached in FSM <phy_init_cs>.
INFO:Xst:1799 - State 00100000000000 is never reached in FSM <phy_init_cs>.
    Found finite state machine <FSM_1> for signal <phy_init_cs>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_0                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000001                                 |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <dly_cal_start>.
    Found 1-bit register for signal <init_cnt_done>.
    Found 1-bit register for signal <cal_done>.
    Found 1-bit register for signal <we_cal_start>.
    Found 1-bit register for signal <cal_done_2r>.
    Found 1-bit register for signal <cal_done_3r>.
    Found 1-bit register for signal <cal_done_4r>.
    Found 1-bit register for signal <cal_done_5r>.
    Found 1-bit register for signal <cal_done_r>.
    Found 1-bit register for signal <cq_active>.
    Found 11-bit up counter for signal <cq_cnt>.
    Found 1-bit register for signal <dly_ready_2r>.
    Found 1-bit register for signal <dly_ready_r>.
    Found 4-bit down counter for signal <dummy_rd_cnt>.
    Found 32-bit up counter for signal <init_max_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <qdrii_phy_init_sm> synthesized.


Synthesizing Unit <qdrii_phy_en>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_en.v".
WARNING:Xst:647 - Input <we_in<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <en_cal_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_0                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <check_count>.
    Found 1-bit register for signal <data_valid_r>.
    Found 1-bit register for signal <dec_flag>.
    Found 4-bit register for signal <dec_srl_val>.
    Found 4-bit comparator equal for signal <dec_srl_val$cmp_eq0000> created at line 179.
    Found 4-bit comparator less for signal <dec_srl_val$cmp_lt0000> created at line 180.
    Found 1-bit register for signal <inc_flag>.
    Found 4-bit register for signal <inc_srl_val>.
    Found 4-bit comparator greatequal for signal <inc_srl_val$cmp_ge0000> created at line 180.
    Found 2-bit register for signal <mux_sel>.
    Found 1-bit register for signal <mux_sel_align>.
    Found 1-bit register for signal <mux_sel_done>.
    Found 36-bit register for signal <rd_data_fall_r>.
    Found 36-bit register for signal <rd_data_rise_r>.
    Found 2-bit register for signal <rden_dec>.
    Found 4-bit comparator not equal for signal <rden_dec_0$cmp_ne0000> created at line 208.
    Found 4-bit comparator not equal for signal <rden_dec_1$cmp_ne0000> created at line 208.
    Found 2-bit register for signal <rden_inc>.
    Found 4-bit comparator equal for signal <rden_inc_0$cmp_eq0000> created at line 198.
    Found 4-bit comparator equal for signal <rden_inc_1$cmp_eq0000> created at line 198.
    Found 8-bit register for signal <srl_count_2r>.
    Found 8-bit register for signal <srl_count_r>.
    Found 1-bit register for signal <we_cal_done_2r>.
    Found 1-bit register for signal <we_cal_done_3r>.
    Found 1-bit register for signal <we_cal_done_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 114 D-type flip-flop(s).
	inferred   7 Comparator(s).
Unit <qdrii_phy_en> synthesized.


Synthesizing Unit <AxiToFifo>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/axififo.v".
WARNING:Xst:647 - Input <tid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tdest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wfull_tuser> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wfull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <w_almost_full_tuser> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rinc_prev> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prev_tdata<63:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_latched_queue_id> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_dout_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <latched_queue_id> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <input_fifo_cnt>.
    Found 1-bit register for signal <allow_packet>.
    Found 201-bit register for signal <fifo_data>.
    Found 19-bit register for signal <mem_usage>.
    Found 32-bit adder for signal <next_input_fifo_cnt$addsub0000> created at line 168.
    Found 19-bit addsub for signal <next_mem_usage$share0000>.
    Found 2-bit adder for signal <next_packing_state$addsub0000> created at line 271.
    Found 19-bit comparator greater for signal <old_winc_56$cmp_gt0000> created at line 180.
    Found 1-bit register for signal <packet_start>.
    Found 2-bit register for signal <packing_state>.
    Found 19-bit register for signal <prev_mem_usage>.
    Found 256-bit register for signal <prev_tdata>.
    Found 1-bit register for signal <prev_tlast>.
    Found 5-bit register for signal <prev_tstrb_count>.
    Found 128-bit register for signal <prev_tuser>.
    Found 1-bit xor15 for signal <tstrb_count<1>>.
    Found 1-bit xor18 for signal <tstrb_count_0$xor0000> created at line 221.
    Found 1-bit register for signal <winc_fifo>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <prev_tdata>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 666 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Xor(s).
Unit <AxiToFifo> synthesized.


Synthesizing Unit <FifoToAxi>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/fifoaxi.v".
WARNING:Xst:647 - Input <din<264:201>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memreset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cal_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <winc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rvalid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_almost_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prev_fifo_data<8:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <output_fifo_cnt>.
    Found 32-bit adder for signal <next_output_fifo_cnt$addsub0000> created at line 114.
    Found 201-bit register for signal <prev_fifo_data>.
    Found 32-bit shifter logical left for signal <tstrb_onehot>.
    Summary:
	inferred 233 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <FifoToAxi> synthesized.


Synthesizing Unit <qdrii_idelay_ctrl>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_idelay_ctrl.v".
Unit <qdrii_idelay_ctrl> synthesized.


Synthesizing Unit <Tab_char>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/tab_char.v".
    Found 32-bit register for signal <tab_char_data>.
    Found 32-bit xor13 for signal <tab_char_data$xor0000> created at line 52.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Xor(s).
Unit <Tab_char> synthesized.


Synthesizing Unit <mul_mod>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/mul_mod.v".
    Found 32-bit register for signal <mul_mod_data>.
    Found 32-bit subtractor for signal <mul_mod_data$addsub0000> created at line 50.
    Found 32-bit adder carry out for signal <mul_mod_out$addsub0000>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <mul_mod> synthesized.


Synthesizing Unit <fallthrough_small_fifo>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v".
    Found 1-bit register for signal <empty>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fallthrough_small_fifo> synthesized.


Synthesizing Unit <qdrii_phy_addr_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_addr_io.v".
WARNING:Xst:647 - Input <dummy_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_init_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dummy_write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_init_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_rst_180> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_rst_270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wr_init_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_init_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_ad_wr_3r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_ad_wr_2r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_ad_rd_3r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_ad_rd_2r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy_write_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy_read_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit register for signal <address_int_ff>.
    Found 19-bit register for signal <fifo_ad_rd_r>.
    Found 19-bit register for signal <fifo_ad_wr_r>.
    Summary:
	inferred  57 D-type flip-flop(s).
Unit <qdrii_phy_addr_io> synthesized.


Synthesizing Unit <qdrii_phy_clk_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_clk_io.v".
WARNING:Xst:647 - Input <user_rst_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <qdr_dll_off_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <qdrii_phy_clk_io> synthesized.


Synthesizing Unit <qdrii_phy_bw_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_bw_io.v".
Unit <qdrii_phy_bw_io> synthesized.


Synthesizing Unit <qdrii_phy_d_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_d_io.v".
Unit <qdrii_phy_d_io> synthesized.


Synthesizing Unit <qdrii_phy_cq_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_cq_io.v".
Unit <qdrii_phy_cq_io> synthesized.


Synthesizing Unit <qdrii_phy_dly_cal_sm>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_dly_cal_sm.v".
WARNING:Xst:1780 - Signal <rd_en_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 100000000 is never reached in FSM <next_state>.
    Found finite state machine <FSM_3> for signal <q_error_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_r                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <next_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 642                                            |
    | Inputs             | 17                                             |
    | Outputs            | 8                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | next_state$or0000         (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000001                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <comp_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_r                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cq_dly_ce>.
    Found 1-bit register for signal <q_dly_rst>.
    Found 1-bit register for signal <q_init_delay_done>.
    Found 1-bit register for signal <we_cal_done>.
    Found 1-bit register for signal <q_dly_ce>.
    Found 1-bit register for signal <cq_dly_inc>.
    Found 1-bit register for signal <q_dly_inc>.
    Found 1-bit register for signal <cq_dly_rst>.
    Found 1-bit register for signal <cal1_chk>.
    Found 1-bit register for signal <cal1_error>.
    Found 1-bit register for signal <cal2_chk_1>.
    Found 1-bit register for signal <cal2_chk_2>.
    Found 1-bit register for signal <cal_begin>.
    Found 1-bit register for signal <cq_cal_done>.
    Found 6-bit comparator equal for signal <cq_cal_done$cmp_eq0000> created at line 1019.
    Found 6-bit comparator equal for signal <cq_cal_done$cmp_eq0001> created at line 1019.
    Found 6-bit register for signal <cq_final_tap_cnt>.
    Found 6-bit adder for signal <cq_final_tap_cnt$add0000> created at line 1003.
    Found 6-bit up counter for signal <cq_hold_range>.
    Found 6-bit comparator greater for signal <cq_inc_flag$cmp_gt0000> created at line 909.
    Found 1-bit register for signal <cq_initdelay_inc_done>.
    Found 1-bit register for signal <cq_initdelay_inc_done_2r>.
    Found 1-bit register for signal <cq_initdelay_inc_done_r>.
    Found 1-bit register for signal <cq_q_detect_done>.
    Found 1-bit register for signal <cq_q_detect_done_2r>.
    Found 1-bit register for signal <cq_q_detect_done_r>.
    Found 1-bit register for signal <cq_rst_done>.
    Found 6-bit up counter for signal <cq_setup_range>.
    Found 6-bit updown counter for signal <cq_tap_cnt>.
    Found 6-bit up counter for signal <cq_tap_range>.
    Found 6-bit register for signal <cq_tap_range_center>.
    Found 6-bit comparator less for signal <cq_tap_range_center_w$cmp_lt0000> created at line 991.
    Found 6-bit comparator less for signal <cq_tap_range_center_w$cmp_lt0001> created at line 991.
    Found 8-bit subtractor for signal <cq_tap_range_center_w$sub0000> created at line 991.
    Found 1-bit register for signal <dvw_detect_done>.
    Found 1-bit register for signal <dvw_detect_done_r>.
    Found 1-bit register for signal <end_of_taps>.
    Found 1-bit register for signal <first_edge_detect>.
    Found 1-bit register for signal <first_edge_detect_r>.
    Found 1-bit register for signal <insuff_window_detect>.
    Found 1-bit register for signal <insuff_window_detect_r>.
    Found 6-bit register for signal <insuff_window_taps>.
    Found 1-bit register for signal <q_delay_done_10r>.
    Found 1-bit register for signal <q_delay_done_11r>.
    Found 1-bit register for signal <q_delay_done_12r>.
    Found 1-bit register for signal <q_delay_done_13r>.
    Found 1-bit register for signal <q_delay_done_14r>.
    Found 1-bit register for signal <q_delay_done_15r>.
    Found 1-bit register for signal <q_delay_done_16r>.
    Found 1-bit register for signal <q_delay_done_17r>.
    Found 1-bit register for signal <q_delay_done_18r>.
    Found 1-bit register for signal <q_delay_done_19r>.
    Found 1-bit register for signal <q_delay_done_20r>.
    Found 1-bit register for signal <q_delay_done_21r>.
    Found 1-bit register for signal <q_delay_done_22r>.
    Found 1-bit register for signal <q_delay_done_23r>.
    Found 1-bit register for signal <q_delay_done_24r>.
    Found 1-bit register for signal <q_delay_done_25r>.
    Found 1-bit register for signal <q_delay_done_26r>.
    Found 1-bit register for signal <q_delay_done_27r>.
    Found 1-bit register for signal <q_delay_done_28r>.
    Found 1-bit register for signal <q_delay_done_29r>.
    Found 1-bit register for signal <q_delay_done_2r>.
    Found 1-bit register for signal <q_delay_done_30r>.
    Found 1-bit register for signal <q_delay_done_31r>.
    Found 1-bit register for signal <q_delay_done_32r>.
    Found 1-bit register for signal <q_delay_done_3r>.
    Found 1-bit register for signal <q_delay_done_4r>.
    Found 1-bit register for signal <q_delay_done_5r>.
    Found 1-bit register for signal <q_delay_done_6r>.
    Found 1-bit register for signal <q_delay_done_7r>.
    Found 1-bit register for signal <q_delay_done_8r>.
    Found 1-bit register for signal <q_delay_done_9r>.
    Found 1-bit register for signal <q_delay_done_r>.
    Found 1-bit register for signal <q_error>.
    Found 6-bit comparator greatequal for signal <q_inc_flag$cmp_ge0000> created at line 911.
    Found 6-bit comparator equal for signal <q_init_delay_done$cmp_eq0000> created at line 927.
    Found 6-bit comparator equal for signal <q_init_delay_done$cmp_eq0001> created at line 927.
    Found 1-bit register for signal <q_init_delay_done_2r>.
    Found 1-bit register for signal <q_init_delay_done_r>.
    Found 1-bit register for signal <q_initdelay_done_p>.
    Found 1-bit register for signal <q_initdelay_inc_done>.
    Found 6-bit comparator greatequal for signal <q_initdelay_inc_done$cmp_ge0000> created at line 830.
    Found 1-bit register for signal <q_initdelay_inc_done_2r>.
    Found 1-bit register for signal <q_initdelay_inc_done_r>.
    Found 1-bit register for signal <q_rst_done>.
    Found 6-bit updown counter for signal <q_tap_cnt>.
    Found 6-bit up counter for signal <q_tap_range>.
    Found 1-bit register for signal <rd_cmd>.
    Found 18-bit register for signal <rd_data_fall_r>.
    Found 18-bit register for signal <rd_data_rise_r>.
    Found 2-bit down counter for signal <rd_stb_cnt>.
    Found 4-bit updown counter for signal <rden_cnt_clk0>.
    Found 1-bit register for signal <second_edge_detect>.
    Found 1-bit register for signal <second_edge_detect_r>.
    Found 1-bit register for signal <start_cal_2r>.
    Found 1-bit register for signal <start_cal_3r>.
    Found 1-bit register for signal <start_cal_4r>.
    Found 1-bit register for signal <start_cal_5r>.
    Found 1-bit register for signal <start_cal_6r>.
    Found 1-bit register for signal <start_cal_r>.
    Found 6-bit register for signal <tap_inc_range>.
    Found 6-bit comparator greater for signal <tap_inc_val$cmp_gt0000> created at line 904.
    Found 6-bit subtractor for signal <tap_inc_val$sub0000> created at line 904.
    Found 6-bit subtractor for signal <tap_inc_val$sub0001> created at line 904.
    Found 3-bit up counter for signal <tap_wait_cnt>.
    Found 1-bit register for signal <tap_wait_en>.
    Found 1-bit register for signal <user_rst_r>.
    Found 1-bit register for signal <user_rst_r1>.
    Found 3-bit up counter for signal <we_cal_cnt>.
    Found 1-bit register for signal <we_cal_done_r>.
    Found 1-bit register for signal <write_cal_start>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  10 Counter(s).
	inferred 142 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <qdrii_phy_dly_cal_sm> synthesized.


Synthesizing Unit <qdrii_phy_v5_q_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_v5_q_io.v".
Unit <qdrii_phy_v5_q_io> synthesized.


Synthesizing Unit <qdrii_top_rd_addr_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_rd_addr_interface.v".
WARNING:Xst:646 - Signal <fifo_output_address<31:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <qdrii_top_rd_addr_interface> synthesized.


Synthesizing Unit <qdrii_top_wr_addr_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_wr_addr_interface.v".
WARNING:Xst:646 - Signal <fifo_adddress_output<31:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <qdrii_top_wr_addr_interface> synthesized.


Synthesizing Unit <qdrii_top_wrdata_fifo>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_wrdata_fifo.v".
WARNING:Xst:646 - Signal <fifo_data_msb_output<71:36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_data_lsb_output<71:36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <qdrii_top_wrdata_fifo> synthesized.


Synthesizing Unit <qdrii_top_wrdata_bw_fifo>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_wrdata_bw_fifo.v".
WARNING:Xst:646 - Signal <fifo_data_out<35:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <qdrii_top_wrdata_bw_fifo> synthesized.


Synthesizing Unit <FifoMem>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/fifomem.v".
WARNING:Xst:647 - Input <sram_read_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sram_write_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rw_same_queue> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_data_valid_internal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prev_write_queue_id> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_read_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <next_dout<215:204>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:1780 - Signal <next_before_mem_cnt_inc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_before_mem_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_after_mem_cnt_inc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_after_mem_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <din_merged<215:204>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <before_mem_cnt_inc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <after_mem_cnt_inc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dout_burst_ready>.
    Found 1-bit register for signal <read_burst_state>.
    Found 4-bit register for signal <write_full>.
    Found 1-bit register for signal <din_ready>.
    Found 19-bit register for signal <dout_addr>.
    Found 19-bit register for signal <din_addr>.
    Found 216-bit register for signal <dout>.
    Found 17-bit adder for signal <$add0000> created at line 254.
    Found 17-bit adder for signal <$add0001> created at line 276.
    Found 17-bit adder for signal <$add0002> created at line 299.
    Found 17-bit adder for signal <$add0003> created at line 321.
    Found 17-bit adder for signal <$add0004> created at line 352.
    Found 17-bit adder for signal <$add0005> created at line 374.
    Found 17-bit adder for signal <$add0006> created at line 396.
    Found 17-bit adder for signal <$add0007> created at line 416.
    Found 17-bit adder carry out for signal <COND_66$addsub0000>.
    Found 17-bit comparator greatequal for signal <next_write_full>.
    Found 68-bit register for signal <num_used>.
    Found 76-bit register for signal <read_addr>.
    Found 76-bit register for signal <write_addr>.
    Found 1-bit register for signal <write_burst_state>.
    Summary:
	inferred 482 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <FifoMem> synthesized.


Synthesizing Unit <universal_5_hash>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/universal_5_hash.v".
WARNING:Xst:1780 - Signal <count_clock> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <din_inc>.
    Found 32-bit register for signal <universal_data>.
    Found 1-bit register for signal <fifo_en>.
    Found 32-bit register for signal <mul_mod_data_b_c>.
    Found 32-bit adder for signal <mul_mod_data_b_c$add0000> created at line 90.
    Found 32-bit register for signal <mul_mod_data_b_c_d>.
    Found 32-bit adder for signal <mul_mod_data_b_c_d$add0000> created at line 91.
    Found 32-bit register for signal <mul_mod_data_b_c_d_e>.
    Found 32-bit adder for signal <mul_mod_data_b_c_d_e$add0000> created at line 99.
    Found 32-bit register for signal <mul_mod_data_d_x_delay_1>.
    Found 32-bit register for signal <mul_mod_data_d_x_delay_2>.
    Found 32-bit register for signal <mul_mod_data_d_x_delay_3>.
    Found 32-bit register for signal <mul_mod_data_d_x_delay_4>.
    Found 32-bit register for signal <mul_mod_data_x_2_delay_1>.
    Found 32-bit register for signal <mul_mod_data_x_2_delay_2>.
    Found 32-bit register for signal <mul_mod_data_x_2_delay_3>.
    Found 32-bit adder for signal <universal_data$add0000> created at line 110.
    Summary:
	inferred 354 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <universal_5_hash> synthesized.


Synthesizing Unit <qdrii_phy_write>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_write.v".
WARNING:Xst:647 - Input <user_rst_270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wr_init_delay3_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <Next_datagen_st>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_0                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 36-bit register for signal <dummy_wrl>.
    Found 1-bit register for signal <dummy_wren>.
    Found 36-bit register for signal <dummy_wrh>.
    Found 4-bit register for signal <bwh_int>.
    Found 4-bit register for signal <bwl_int>.
    Found 1-bit register for signal <d_wr_en>.
    Found 36-bit register for signal <dummy_write_h>.
    Found 36-bit register for signal <dummy_write_l>.
    Found 36-bit register for signal <dwh_int>.
    Found 36-bit register for signal <dwl_int>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 226 D-type flip-flop(s).
Unit <qdrii_phy_write> synthesized.


Synthesizing Unit <qdrii_phy_q_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_q_io.v".
Unit <qdrii_phy_q_io> synthesized.


Synthesizing Unit <qdrii_top_rd_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_rd_interface.v".
Unit <qdrii_top_rd_interface> synthesized.


Synthesizing Unit <qdrii_top_wr_data_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_wr_data_interface.v".
WARNING:Xst:647 - Input <user_rst_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <qdrii_top_wr_data_interface> synthesized.


Synthesizing Unit <sketch_calculate>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/sketch_calculate.v".
WARNING:Xst:647 - Input <tuser<127:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tuser<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axififo_din<192:121>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axififo_din<104:89>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axififo_din<24:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axififo_din<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <prev_eth_type> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <packet_byte_vaild> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <packet_byte> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <fifo_tuser> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 32-bit register for signal <dest_ip>.
    Found 16-bit register for signal <dest_port>.
    Found 8-bit register for signal <eth_protocol>.
    Found 2-bit register for signal <packet_last>.
    Found 2-bit adder for signal <packet_last$addsub0000>.
    Found 2-bit comparator less for signal <packet_last$cmp_lt0000> created at line 94.
    Found 16-bit register for signal <prev_dest_port>.
    Found 8-bit register for signal <prev_eth_protocol>.
    Found 16-bit register for signal <prev_src_port>.
    Found 32-bit register for signal <src_ip>.
    Found 16-bit register for signal <src_port>.
    Summary:
	inferred 146 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <sketch_calculate> synthesized.


Synthesizing Unit <qdrii_phy_read>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_phy_read.v".
WARNING:Xst:647 - Input <user_rst_270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <unused_qdr_cq_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_init_delay3_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <qdrii_phy_read> synthesized.


Synthesizing Unit <qdrii_top_wr_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_wr_interface.v".
Unit <qdrii_top_wr_interface> synthesized.


Synthesizing Unit <qdrii_top_phy>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_phy.v".
Unit <qdrii_top_phy> synthesized.


Synthesizing Unit <qdrii_top_user_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top_user_interface.v".
Unit <qdrii_top_user_interface> synthesized.


Synthesizing Unit <qdrii_top>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/controller/qdrii_top.v".
WARNING:Xst:1780 - Signal <wrfifo_wren_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wrfifo_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_w_n_stretch> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_r_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwl_r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwl_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwl_2r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwh_r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwh_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwh_2r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_d_w_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwl_r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwl_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwl_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwl_2r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwh_r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwh_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwh_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwh_2r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_ad_wr_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_ad_w_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_ad_rd_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_dwl_cal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_dwh_cal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <qdrii_top> synthesized.


Synthesizing Unit <nf10_sram_fifo>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/nf10_sram_fifo_v1_00_a/hdl/verilog/nf10_sram_fifo.v".
WARNING:Xst:1305 - Output <debug_mem_controller_dout> is never assigned. Tied to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <debug_mem_controller_dout_ready> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <debug_mem_controller_dout_addr> is never assigned. Tied to value 0000000000000000000.
WARNING:Xst:646 - Signal <wfull_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <universal_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tid_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tid_in> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <tdest_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tdest_in> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <r_almost_empty_in_tuser> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_almost_empty_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <output_fifo_cnt<127:32>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <output_fifo_cnt<31:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_cal_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_rfull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <masterbank_sel_pin_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <input_fifo_cnt<127:32>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <input_fifo_cnt<31:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <five_tuple_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <din_inc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_ID> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cal_done_interm> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <cal_done>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <nf10_sram_fifo> synthesized.


Synthesizing Unit <nf10_sram_fifo_0_wrapper>.
    Related source file is "../hdl/nf10_sram_fifo_0_wrapper.v".
Unit <nf10_sram_fifo_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x72-bit dual-port RAM                                : 3
# ROMs                                                 : 13
 256x32-bit ROM                                        : 13
# Adders/Subtractors                                   : 57
 17-bit adder                                          : 8
 17-bit adder carry out                                : 1
 18-bit subtractor                                     : 1
 19-bit addsub                                         : 1
 2-bit adder                                           : 2
 32-bit adder                                          : 6
 32-bit adder carry out                                : 7
 32-bit subtractor                                     : 7
 6-bit adder                                           : 6
 6-bit subtractor                                      : 12
 8-bit subtractor                                      : 6
# Counters                                             : 78
 11-bit up counter                                     : 3
 2-bit down counter                                    : 6
 2-bit up counter                                      : 6
 3-bit up counter                                      : 12
 3-bit updown counter                                  : 3
 32-bit up counter                                     : 3
 4-bit down counter                                    : 3
 4-bit updown counter                                  : 6
 6-bit up counter                                      : 24
 6-bit updown counter                                  : 12
# Registers                                            : 822
 1-bit register                                        : 665
 128-bit register                                      : 1
 16-bit register                                       : 4
 17-bit register                                       : 4
 18-bit register                                       : 12
 19-bit register                                       : 21
 2-bit register                                        : 6
 201-bit register                                      : 4
 216-bit register                                      : 1
 25-bit register                                       : 4
 256-bit register                                      : 1
 3-bit register                                        : 1
 32-bit register                                       : 21
 36-bit register                                       : 24
 4-bit register                                        : 18
 5-bit register                                        : 1
 6-bit register                                        : 24
 72-bit register                                       : 3
 8-bit register                                        : 7
# Comparators                                          : 94
 17-bit comparator greatequal                          : 4
 19-bit comparator greater                             : 1
 2-bit comparator equal                                : 1
 2-bit comparator less                                 : 1
 3-bit comparator greatequal                           : 6
 4-bit comparator equal                                : 9
 4-bit comparator greatequal                           : 3
 4-bit comparator less                                 : 3
 4-bit comparator not equal                            : 6
 6-bit comparator equal                                : 24
 6-bit comparator greatequal                           : 12
 6-bit comparator greater                              : 12
 6-bit comparator less                                 : 12
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 3
 1-bit xor15                                           : 1
 1-bit xor18                                           : 1
 32-bit xor13                                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st/FSM> on signal <Next_datagen_st[1:6]> with user encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st/FSM> on signal <Next_datagen_st[1:6]> with user encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st/FSM> on signal <Next_datagen_st[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/comp_cs/FSM> on signal <comp_cs[1:2]> with sequential encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/comp_cs/FSM> on signal <comp_cs[1:2]> with sequential encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/comp_cs/FSM> on signal <comp_cs[1:2]> with sequential encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/comp_cs/FSM> on signal <comp_cs[1:2]> with sequential encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/comp_cs/FSM> on signal <comp_cs[1:2]> with sequential encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/comp_cs/FSM> on signal <comp_cs[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/next_state/FSM> on signal <next_state[1:3]> with gray encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/next_state/FSM> on signal <next_state[1:3]> with gray encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/next_state/FSM> on signal <next_state[1:3]> with gray encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/next_state/FSM> on signal <next_state[1:3]> with gray encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/next_state/FSM> on signal <next_state[1:3]> with gray encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/next_state/FSM> on signal <next_state[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 000000001 | 000
 000000010 | 001
 000000100 | 011
 000001000 | 010
 000010000 | 110
 000100000 | 111
 001000000 | 101
 010000000 | 100
 100000000 | unreached
-----------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_error_state/FSM> on signal <q_error_state[1:3]> with gray encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_error_state/FSM> on signal <q_error_state[1:3]> with gray encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_error_state/FSM> on signal <q_error_state[1:3]> with gray encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_error_state/FSM> on signal <q_error_state[1:3]> with gray encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_error_state/FSM> on signal <q_error_state[1:3]> with gray encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_error_state/FSM> on signal <q_error_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000
 000010 | 001
 000100 | 011
 100000 | 010
 001000 | 110
 010000 | 111
--------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/en_cal_state/FSM> on signal <en_cal_state[1:5]> with one-hot encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/en_cal_state/FSM> on signal <en_cal_state[1:5]> with one-hot encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/en_cal_state/FSM> on signal <en_cal_state[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00001
 0001  | 00010
 0010  | 00100
 0100  | 01000
 1000  | 10000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/phy_init_cs/FSM> on signal <phy_init_cs[1:11]> with one-hot encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/phy_init_cs/FSM> on signal <phy_init_cs[1:11]> with one-hot encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/phy_init_cs/FSM> on signal <phy_init_cs[1:11]> with one-hot encoding.
-------------------------------
 State          | Encoding
-------------------------------
 00000000000001 | 00000000001
 00000000000010 | 00000000010
 00000000000100 | 00000000100
 00000000001000 | 00000001000
 00000000010000 | 00000010000
 00000001000000 | 00000100000
 00000000100000 | unreached
 00000100000000 | 00001000000
 00001000000000 | 00010000000
 00000010000000 | unreached
 01000000000000 | 00100000000
 00010000000000 | 01000000000
 00100000000000 | unreached
 10000000000000 | 10000000000
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_CTRL_SM/Current_State/FSM> on signal <Current_State[1:2]> with sequential encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_CTRL_SM/Current_State/FSM> on signal <Current_State[1:2]> with sequential encoding.
Optimizing FSM <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_CTRL_SM/Current_State/FSM> on signal <Current_State[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 11
 010   | 10
 011   | unreached
 100   | 01
-------------------
WARNING:Xst:2404 -  FFs/Latches <tap_inc_range<5:5>> (without init value) have a constant value of 0 in block <qdrii_phy_dly_cal_sm>.
WARNING:Xst:2404 -  FFs/Latches <dout<215:204>> (without init value) have a constant value of 0 in block <FifoMem>.
WARNING:Xst:2404 -  FFs/Latches <src_port<15:8>> (without init value) have a constant value of 0 in block <sketch_calculate>.
WARNING:Xst:2404 -  FFs/Latches <dest_port<15:8>> (without init value) have a constant value of 0 in block <sketch_calculate>.
WARNING:Xst:2404 -  FFs/Latches <prev_src_port<15:8>> (without init value) have a constant value of 0 in block <sketch_calculate>.
WARNING:Xst:2404 -  FFs/Latches <prev_dest_port<15:8>> (without init value) have a constant value of 0 in block <sketch_calculate>.

Synthesizing (advanced) Unit <small_fifo>.
INFO:Xst:3231 - The small RAM <Mram_queue> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 72-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 72-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <small_fifo> synthesized (advanced).
WARNING:Xst:2677 - Node <prev_din_72> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_73> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_74> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_75> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_76> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_77> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_78> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_79> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_80> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_81> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_82> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_83> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_84> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_85> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_86> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_87> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_88> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_89> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_90> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_91> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_92> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_93> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_94> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_95> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_96> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_97> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_98> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_99> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_100> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_101> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_102> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_103> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_104> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_105> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_106> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_107> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_108> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_109> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_110> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_111> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_112> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_113> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_114> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_115> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_116> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_117> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_118> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_119> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_120> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_121> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_122> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_123> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_124> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_125> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_126> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_127> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_128> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_129> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_130> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_131> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_132> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_133> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_134> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_135> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_136> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_137> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_138> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_139> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_140> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_141> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_142> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_143> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_144> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_145> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_146> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_147> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_148> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_149> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_150> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_151> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_152> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_153> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_154> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_155> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_156> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_157> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_158> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_159> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_160> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_161> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_162> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_163> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_164> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_165> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_166> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_167> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_168> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_169> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_170> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_171> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_172> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_173> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_174> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_175> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_176> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_177> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_178> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_179> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_180> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_181> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_182> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_183> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_184> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_185> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_186> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_187> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_188> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_189> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_190> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_191> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_192> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_193> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_194> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_195> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_196> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_197> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_198> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_199> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_200> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_sliced1_-1> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_din_sliced1_0> of sequential type is unconnected in block <FifoAxiArbiter>.
WARNING:Xst:2677 - Node <prev_tdata_0> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_1> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_2> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_3> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_4> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_5> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_6> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_7> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_8> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_9> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_10> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_11> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_12> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_13> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_14> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_15> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_16> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_17> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_18> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_19> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_20> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_21> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_22> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_23> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_24> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_25> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_26> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_27> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_28> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_29> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_30> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_31> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_32> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_33> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_34> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_35> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_36> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_37> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_38> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_39> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_40> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_41> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_42> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_43> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_44> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_45> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_46> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_47> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_48> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_49> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_50> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_51> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_52> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_53> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_54> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_55> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_56> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_57> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_58> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_59> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_60> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_61> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_62> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_63> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_fifo_data_2> of sequential type is unconnected in block <FifoToAxi>.
WARNING:Xst:2677 - Node <prev_fifo_data_3> of sequential type is unconnected in block <FifoToAxi>.
WARNING:Xst:2677 - Node <prev_fifo_data_4> of sequential type is unconnected in block <FifoToAxi>.
WARNING:Xst:2677 - Node <prev_fifo_data_5> of sequential type is unconnected in block <FifoToAxi>.
WARNING:Xst:2677 - Node <prev_fifo_data_6> of sequential type is unconnected in block <FifoToAxi>.
WARNING:Xst:2677 - Node <prev_fifo_data_7> of sequential type is unconnected in block <FifoToAxi>.
WARNING:Xst:2677 - Node <prev_fifo_data_8> of sequential type is unconnected in block <FifoToAxi>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# RAMs                                                 : 3
 4x72-bit dual-port distributed RAM                    : 3
# ROMs                                                 : 13
 256x32-bit ROM                                        : 13
# Adders/Subtractors                                   : 57
 17-bit adder                                          : 8
 17-bit adder carry out                                : 1
 17-bit subtractor                                     : 1
 19-bit addsub                                         : 1
 2-bit adder                                           : 2
 32-bit adder                                          : 6
 32-bit adder carry out                                : 7
 32-bit subtractor                                     : 7
 6-bit adder                                           : 6
 6-bit subtractor                                      : 18
# Counters                                             : 78
 11-bit up counter                                     : 3
 2-bit down counter                                    : 6
 2-bit up counter                                      : 6
 3-bit up counter                                      : 12
 3-bit updown counter                                  : 3
 32-bit up counter                                     : 3
 4-bit down counter                                    : 3
 4-bit updown counter                                  : 6
 6-bit up counter                                      : 24
 6-bit updown counter                                  : 12
# Registers                                            : 4938
 Flip-Flops                                            : 4938
# Comparators                                          : 94
 17-bit comparator greatequal                          : 4
 19-bit comparator greater                             : 1
 2-bit comparator equal                                : 1
 2-bit comparator less                                 : 1
 3-bit comparator greatequal                           : 6
 4-bit comparator equal                                : 9
 4-bit comparator greatequal                           : 3
 4-bit comparator less                                 : 3
 4-bit comparator not equal                            : 6
 6-bit comparator equal                                : 24
 6-bit comparator greatequal                           : 12
 6-bit comparator greater                              : 12
 6-bit comparator less                                 : 12
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 3
 1-bit xor15                                           : 1
 1-bit xor18                                           : 1
 32-bit xor13                                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dummy_write_l_35> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_33> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_31> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_29> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_27> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_26> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_24> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_22> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_20> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_18> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_17> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_15> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_13> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_11> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_9> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_8> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_6> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_4> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_2> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_0> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_18> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_20> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_22> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_24> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_26> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_27> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_29> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_31> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_33> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_35> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_17> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_15> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_13> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_11> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_9> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_8> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_6> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_4> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_2> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_0> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_addr_0_17> (without init value) has a constant value of 0 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_addr_0_18> (without init value) has a constant value of 0 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_addr_0_17> (without init value) has a constant value of 0 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_addr_0_18> (without init value) has a constant value of 0 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cal_done_0> in Unit <nf10_sram_fifo> is equivalent to the following 2 FFs/Latches, which will be removed : <cal_done_1> <cal_done_2> 
INFO:Xst:2261 - The FF/Latch <we_cal_done> in Unit <qdrii_phy_dly_cal_sm> is equivalent to the following FF/Latch, which will be removed : <comp_cs_FSM_FFd1> 
WARNING:Xst:1710 - FF/Latch <next_queue_id_1_0> (without init value) has a constant value of 0 in block <AxiFifoArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_queue_id_1_1> (without init value) has a constant value of 0 in block <AxiFifoArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <queue_id_0> (without init value) has a constant value of 0 in block <AxiFifoArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <queue_id_1> (without init value) has a constant value of 0 in block <AxiFifoArbiter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_addr_2_17> (without init value) has a constant value of 0 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_addr_1_18> (without init value) has a constant value of 0 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_addr_1_18> (without init value) has a constant value of 0 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_addr_2_17> (without init value) has a constant value of 0 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance U_QDRII_TOP_WRDATA_FIFO/U_FIFO36_72_MSB in unit qdrii_top_wr_data_interface of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance U_QDRII_TOP_WRDATA_FIFO/U_FIFO36_72_LSB in unit qdrii_top_wr_data_interface of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36 in unit qdrii_top_wr_data_interface of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_RD_INTERFACE/U_QDRII_TOP_RD_ADDR_INTERFACE/U_FIFO36 in unit nf10_sram_fifo of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_ADDR_INTERFACE/U_FIFO36 in unit nf10_sram_fifo of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance qdrcontrollers[1].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_RD_INTERFACE/U_QDRII_TOP_RD_ADDR_INTERFACE/U_FIFO36 in unit nf10_sram_fifo of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance qdrcontrollers[1].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_ADDR_INTERFACE/U_FIFO36 in unit nf10_sram_fifo of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance qdrcontrollers[0].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_RD_INTERFACE/U_QDRII_TOP_RD_ADDR_INTERFACE/U_FIFO36 in unit nf10_sram_fifo of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance qdrcontrollers[0].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_ADDR_INTERFACE/U_FIFO36 in unit nf10_sram_fifo of type FIFO36 has been replaced by FIFO36_EXP
WARNING:Xst:2677 - Node <phy_init_cs_FSM_FFd1> of sequential type is unconnected in block <qdrii_phy_init_sm>.
INFO:Xst:2261 - The FF/Latch <read_burst_state> in Unit <FifoMem> is equivalent to the following FF/Latch, which will be removed : <din_ready> 
INFO:Xst:2261 - The FF/Latch <write_burst_state> in Unit <FifoMem> is equivalent to the following FF/Latch, which will be removed : <dout_burst_ready> 

Optimizing unit <nf10_sram_fifo_0_wrapper> ...

Optimizing unit <AxiFifoArbiter> ...

Optimizing unit <qdrii_infrastructure> ...

Optimizing unit <FifoAxiArbiter> ...

Optimizing unit <rand_table_0> ...

Optimizing unit <rand_table_1> ...

Optimizing unit <rand_table_2> ...

Optimizing unit <rand_table_3> ...

Optimizing unit <rand_table_4> ...

Optimizing unit <rand_table_5> ...

Optimizing unit <rand_table_6> ...

Optimizing unit <rand_table_7> ...

Optimizing unit <rand_table_8> ...

Optimizing unit <rand_table_9> ...

Optimizing unit <rand_table_10> ...

Optimizing unit <rand_table_11> ...

Optimizing unit <rand_table_12> ...

Optimizing unit <small_fifo> ...

Optimizing unit <qdrii_phy_init_sm> ...

Optimizing unit <qdrii_phy_en> ...

Optimizing unit <AxiToFifo> ...

Optimizing unit <FifoToAxi> ...

Optimizing unit <qdrii_phy_addr_io> ...

Optimizing unit <qdrii_phy_clk_io> ...

Optimizing unit <qdrii_phy_dly_cal_sm> ...

Optimizing unit <Tab_char> ...

Optimizing unit <universal_5_hash> ...

Optimizing unit <qdrii_phy_write> ...

Optimizing unit <qdrii_phy_q_io> ...

Optimizing unit <qdrii_top_wr_data_interface> ...

Optimizing unit <FifoMem> ...
WARNING:Xst:1710 - FF/Latch <read_addr_2_18> (without init value) has a constant value of 1 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_addr_1_17> (without init value) has a constant value of 1 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_addr_3_17> (without init value) has a constant value of 1 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_addr_3_18> (without init value) has a constant value of 1 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_addr_1_17> (without init value) has a constant value of 1 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_addr_2_18> (without init value) has a constant value of 1 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_addr_3_17> (without init value) has a constant value of 1 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_addr_3_18> (without init value) has a constant value of 1 in block <FifoMem>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sketch_calculate> ...

Optimizing unit <qdrii_phy_read> ...

Optimizing unit <nf10_sram_fifo> ...
WARNING:Xst:1710 - FF/Latch <cq_tap_range_center_5> (without init value) has a constant value of 0 in block <qdrii_phy_dly_cal_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_16> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_0> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_1> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_2> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_3> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_4> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_5> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_6> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_7> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_8> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_9> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_10> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_11> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_12> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_13> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_14> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_15> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_2_16> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/dout_201> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/dout_202> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/sketch_calculate/U0/tab_char_data_31> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/sketch_calculate/U0/tab_char_data_30> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/sketch_calculate/U0/tab_char_data_29> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/dout_addr_17> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/dout_addr_18> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_0> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_1> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_2> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_3> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_4> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_5> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_6> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_7> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_8> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_9> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_10> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_11> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_12> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_13> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_14> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_1_15> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_35> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_34> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_33> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_32> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_31> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_30> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_29> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_28> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_27> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_26> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_25> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/rd_data_rise_r_24> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_0> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_1> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_2> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_3> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_4> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_5> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_6> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_7> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_8> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_9> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_10> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_11> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_12> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_13> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_14> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_15> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_16> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_17> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_18> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_19> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_20> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_21> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_22> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_23> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_24> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_25> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_26> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_27> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_28> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_29> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_30> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/AX4/mul_mod_data_31> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_31> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_30> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_29> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_28> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_27> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_26> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_25> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_24> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_23> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_22> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_21> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_20> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_19> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_18> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_17> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_16> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_15> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_14> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_13> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_12> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_11> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_10> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_9> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_8> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_7> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_6> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_5> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_4> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_3> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_2> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_1> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/universal_data_0> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_31> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_30> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_29> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_28> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_27> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_26> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_25> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_24> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_23> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_22> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_21> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_20> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_19> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_18> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_17> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_16> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_15> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_14> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_13> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_12> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_11> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_10> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_9> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_8> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_7> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_6> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_5> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_4> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_3> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_2> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_1> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_b_c_d_e_0> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/sketch_calculate/U1/din_inc> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/Mram_queue12> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/Mram_queue11> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_71> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_70> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_69> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_68> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_67> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_66> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_65> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_64> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_63> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_62> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_61> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/memreadfifos[2].fifo/fifo/dout_60> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_0> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_1> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_2> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_3> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_4> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_5> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_6> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_7> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_8> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_9> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_10> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_11> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_12> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_13> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_14> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_15> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_16> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_17> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_18> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_19> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_20> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_21> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_22> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_23> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_24> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_25> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_26> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_27> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_28> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_29> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_30> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifoaxi/output_fifo_cnt_31> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_0> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_1> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_2> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_3> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_4> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_5> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_6> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_7> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_8> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_9> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_10> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_11> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_12> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_13> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_14> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_15> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_16> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_17> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_18> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_19> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_20> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_21> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_22> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_23> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_24> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_25> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_26> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_27> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_28> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_29> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_30> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/axififo/input_fifo_cnt_31> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/outarb/dout_valid_1> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/outarb/dout_valid_2> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/outarb/dout_valid_3> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nf10_sram_fifo_0/fifomem/write_full_2> is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nf10_sram_fifo_0/fifomem/write_full_1> is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_3_0> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nf10_sram_fifo_0/fifomem/write_addr_3_16> (without init value) has a constant value of 0 in block <nf10_sram_fifo_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nf10_sram_fifo_0/fifomem/write_full_3> is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_1> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_2> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_3> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_4> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_5> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_6> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_7> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_8> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_9> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_10> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_11> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_12> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_13> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_14> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/write_addr_3_15> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_r> <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r1> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/user_rst_r1> <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r1> <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/user_rst_r1> <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r1>
   <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/user_rst_r1> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd6> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd6> <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd6> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd5> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd5> <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd5> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd4> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd4> <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd4> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd3> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd3> <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd2> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd2> <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/user_rst_r> <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r> <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/user_rst_r> <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r>
   <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/user_rst_r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_2r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_2r> <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_2r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_2r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_2r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_2r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_2r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_2r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_2r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_2r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_2r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_2r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_2r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_2r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_2r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_3r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_3r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_3r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_3r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_3r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_3r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_3r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_3r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_3r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_3r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_3r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_3r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_4r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_4r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_4r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_4r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_4r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_4r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_4r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_4r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_4r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_4r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_4r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_4r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_5r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_5r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_5r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_5r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_5r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_5r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_5r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_5r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_5r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_5r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_5r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_5r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_6r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_6r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_6r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_6r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_6r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_6r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_6r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_6r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_6r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_6r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_6r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_6r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_7r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_7r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_7r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_7r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_7r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_7r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_8r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_8r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_8r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_8r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_8r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_8r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_9r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_9r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_9r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_9r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_9r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_9r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_10r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_10r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_10r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_10r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_10r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_10r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_11r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_11r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_11r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_11r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_11r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_11r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_12r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_12r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_12r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_12r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_12r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_12r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_13r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_13r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_13r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_13r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_13r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_13r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_14r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_14r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_14r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_14r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_14r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_14r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_15r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_15r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_15r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_15r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_15r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_15r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_16r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_16r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_16r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_16r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_16r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_16r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_17r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_17r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_17r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_17r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_17r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_17r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_18r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_18r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_18r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_18r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_18r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_18r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_19r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_19r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_19r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_19r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_19r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_19r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_20r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_20r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_20r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_20r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_20r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_20r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_21r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_21r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_21r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_21r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_21r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_21r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_22r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_22r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_22r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_22r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_22r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_22r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_23r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_23r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_23r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_23r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_23r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_23r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_24r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_24r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_24r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_24r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_24r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_24r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_25r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_25r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_25r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_25r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_25r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_25r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_26r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_26r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_26r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_26r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_26r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_26r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_27r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_27r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_27r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_27r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_27r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_27r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_28r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_28r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_28r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_28r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_28r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_28r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_29r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_29r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_29r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_29r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_29r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_29r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_30r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_30r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_30r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_30r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_30r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_30r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_31r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_31r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_31r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_31r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_31r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_31r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_32r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_32r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_32r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_32r> 
INFO:Xst:2261 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_32r> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_32r> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch : <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch : <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <nf10_sram_fifo_0_wrapper> is equivalent to the following FF/Latch : <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_0> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_1> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_2> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_3> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_4> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_5> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_6> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_7> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_8> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_9> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_10> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_11> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_12> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_13> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_14> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_15> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_2_16> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_0> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_1> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_2> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_3> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_4> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_5> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_6> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_7> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_8> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_9> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_10> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_11> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_12> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_13> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_14> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_15> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_1_16> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_0> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_1> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_2> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_3> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_4> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_5> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_6> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_7> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_8> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_9> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_10> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_11> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_12> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_13> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_14> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_15> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/fifomem/read_addr_3_16> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
FlipFlop nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_23 has been replicated 21 time(s)
FlipFlop nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24 has been replicated 210 time(s)

Final Macro Processing ...

Processing Unit <nf10_sram_fifo_0_wrapper> :
	Found 5-bit shift register for signal <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/cal_done>.
	Found 2-bit shift register for signal <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_2r>.
	Found 29-bit shift register for signal <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_30r>.
	Found 5-bit shift register for signal <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_5r>.
	Found 2-bit shift register for signal <nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r>.
	Found 5-bit shift register for signal <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/cal_done>.
	Found 29-bit shift register for signal <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_30r>.
	Found 5-bit shift register for signal <nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_5r>.
	Found 5-bit shift register for signal <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/cal_done>.
	Found 29-bit shift register for signal <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_30r>.
	Found 5-bit shift register for signal <nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_5r>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_31>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_30>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_29>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_28>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_27>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_26>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_25>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_24>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_23>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_22>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_21>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_20>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_19>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_18>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_17>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_16>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_15>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_14>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_13>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_12>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_11>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_10>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_9>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_8>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_7>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_6>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_5>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_4>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_3>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_2>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_1>.
	Found 4-bit shift register for signal <nf10_sram_fifo_0/sketch_calculate/U1/mul_mod_data_d_x_delay_4_0>.
	Found 23-bit shift register for signal <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_22>.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <nf10_sram_fifo_0/u_qdrii_infrastructure/rst180_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <nf10_sram_fifo_0/u_qdrii_infrastructure/rst270_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <nf10_sram_fifo_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4865
 Flip-Flops                                            : 4865
# Shift Registers                                      : 44
 2-bit shift register                                  : 2
 23-bit shift register                                 : 1
 29-bit shift register                                 : 3
 4-bit shift register                                  : 32
 5-bit shift register                                  : 6

=========================================================================
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_15> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_16> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_17> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_18> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_19> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_20> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_21> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_22> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.
WARNING:Xst:2677 - Node <nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_24_23> of sequential type is unconnected in block <nf10_sram_fifo_0_wrapper>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/nf10_sram_fifo_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 1526

Cell Usage :
# BELS                             : 7765
#      GND                         : 1
#      INV                         : 102
#      LUT1                        : 369
#      LUT2                        : 754
#      LUT3                        : 969
#      LUT4                        : 399
#      LUT5                        : 520
#      LUT6                        : 2118
#      MUXCY                       : 788
#      MUXF7                       : 665
#      MUXF8                       : 319
#      VCC                         : 1
#      XORCY                       : 760
# FlipFlops/Latches                : 5118
#      FD                          : 294
#      FDCPE                       : 6
#      FDE                         : 248
#      FDP                         : 299
#      FDPE                        : 23
#      FDR                         : 2563
#      FDRE                        : 1282
#      FDRS                        : 60
#      FDRSE                       : 129
#      FDS                         : 37
#      FDSE                        : 51
#      ODDR                        : 126
# RAMS                             : 34
#      RAM32M                      : 34
# Shift Registers                  : 50
#      SRL16                       : 6
#      SRLC16E                     : 40
#      SRLC32E                     : 4
# IO Buffers                       : 306
#      IBUF                        : 114
#      OBUF                        : 72
#      OBUFT                       : 120
# Others                           : 255
#      async_fifo                  : 3
#      BUFIO                       : 6
#      FIFO36_72_EXP               : 6
#      FIFO36_EXP                  : 9
#      fifo_delay                  : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 114
#      ISERDES_NODELAY             : 108
#      multiplier                  : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:            5118  out of  149760     3%  
 Number of Slice LUTs:                 5417  out of  149760     3%  
    Number used as Logic:              5231  out of  149760     3%  
    Number used as Memory:              186  out of  39360     0%  
       Number used as RAM:              136
       Number used as SRL:               50

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7897
   Number with an unused Flip Flop:    2779  out of   7897    35%  
   Number with an unused LUT:          2480  out of   7897    31%  
   Number of fully used LUT-FF pairs:  2638  out of   7897    33%  
   Number of unique control sets:       581

IO Utilization: 
 Number of IOs:                        1526
 Number of bonded IOBs:                 306  out of    680    45%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                 | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------+-------+
memclk_270                         | NONE(nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/RD_INIT_FF1)| 580   |
memclk                             | NONE(nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/RD_INIT_FF2)| 3856  |
aclk                               | NONE(nf10_sram_fifo_0/fifoaxi/prev_fifo_data_0)                                                       | 765   |
memclk_200                         | NONE(nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_0)                                         | 25    |
-----------------------------------+-------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                      | Buffer(FF name)                                                                                                                                                   | Load  |
--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
nf10_sram_fifo_0/u_qdrii_infrastructure/rst_tmp(nf10_sram_fifo_0/u_qdrii_infrastructure/rst_tmp1:O)                 | NONE(nf10_sram_fifo_0/u_qdrii_infrastructure/rst0_sync_r_22)                                                                                                      | 297   |
m_axis_tstrb<0>(XST_VCC:P)                                                                                          | NONE(nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_RD_INTERFACE/U_QDRII_TOP_RD_ADDR_INTERFACE/U_FIFO36)| 48    |
nf10_sram_fifo_0/u_qdrii_infrastructure/locked_inv(nf10_sram_fifo_0/u_qdrii_infrastructure/locked_inv1_INV_0:O)     | NONE(nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_0)                                                                                                     | 25    |
debug_mem_controller_dout_addr<0>(XST_GND:G)                                                                        | NONE(nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3)                                                   | 6     |
nf10_sram_fifo_0/u_qdrii_infrastructure/rst180_sync_r_24(nf10_sram_fifo_0/u_qdrii_infrastructure/rst180_sync_r_24:Q)| NONE(nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3)                                                   | 6     |
--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.918ns (Maximum Frequency: 255.236MHz)
   Minimum input arrival time before clock: 3.576ns
   Maximum output required time after clock: 3.027ns
   Maximum combinational path delay: 1.333ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'memclk'
  Clock period: 3.871ns (frequency: 258.331MHz)
  Total number of paths / destination ports: 38644 / 7356
-------------------------------------------------------------------------
Delay:               3.871ns (Levels of Logic = 5)
  Source:            nf10_sram_fifo_0/fifomem/num_used_0_8 (FF)
  Destination:       nf10_sram_fifo_0/fifomem/num_used_0_0 (FF)
  Source Clock:      memclk rising
  Destination Clock: memclk rising

  Data Path: nf10_sram_fifo_0/fifomem/num_used_0_8 to nf10_sram_fifo_0/fifomem/num_used_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.396   0.842  nf10_sram_fifo_0/fifomem/num_used_0_8 (nf10_sram_fifo_0/fifomem/num_used_0_8)
     LUT5:I0->O            2   0.086   0.604  nf10_sram_fifo_0/fifomem/read_empty_0_and000060 (nf10_sram_fifo_0/fifomem/read_empty_0_and000060)
     LUT6:I3->O           20   0.086   0.500  nf10_sram_fifo_0/outarb/burst_inc<0>1 (nf10_sram_fifo_0/winc_out)
     LUT6:I5->O            4   0.086   0.425  nf10_sram_fifo_0/fifomem/next_din_ready_SW0 (nf10_sram_fifo_0/fifomem/next_din_ready)
     LUT6:I5->O           17   0.086   0.674  nf10_sram_fifo_0/fifomem/next_num_used_0_mux0000<0>111 (nf10_sram_fifo_0/fifomem/N28)
     LUT6:I3->O            1   0.086   0.000  nf10_sram_fifo_0/fifomem/next_num_used_0_mux0000<9>1 (nf10_sram_fifo_0/fifomem/next_num_used<0><9>)
     FDR:D                    -0.022          nf10_sram_fifo_0/fifomem/num_used_0_9
    ----------------------------------------
    Total                      3.871ns (0.826ns logic, 3.045ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'memclk_270'
  Clock period: 1.675ns (frequency: 597.051MHz)
  Total number of paths / destination ports: 732 / 606
-------------------------------------------------------------------------
Delay:               1.675ns (Levels of Logic = 1)
  Source:            nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 (FF)
  Destination:       nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36 (UNKNOWN)
  Source Clock:      memclk_270 rising
  Destination Clock: memclk_270 rising

  Data Path: nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.496  nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 (nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/wr_fifo_rden_1)
     LUT2:I0->O            3   0.086   0.295  nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_FIFO_not00001 (nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_FIFO_not0000)
     FIFO36_EXP:RDEN           0.402          nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36
    ----------------------------------------
    Total                      1.675ns (0.884ns logic, 0.791ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 3.918ns (frequency: 255.236MHz)
  Total number of paths / destination ports: 23971 / 765
-------------------------------------------------------------------------
Delay:               3.918ns (Levels of Logic = 24)
  Source:            nf10_sram_fifo_0/axififo/prev_mem_usage_12 (FF)
  Destination:       nf10_sram_fifo_0/axififo/mem_usage_18 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: nf10_sram_fifo_0/axififo/prev_mem_usage_12 to nf10_sram_fifo_0/axififo/mem_usage_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.396   0.823  nf10_sram_fifo_0/axififo/prev_mem_usage_12 (nf10_sram_fifo_0/axififo/prev_mem_usage_12)
     LUT5:I0->O            1   0.086   0.000  nf10_sram_fifo_0/axififo/Mcompar_old_winc_56_cmp_gt0000_lut<6> (nf10_sram_fifo_0/axififo/Mcompar_old_winc_56_cmp_gt0000_lut<6>)
     MUXCY:S->O            1   0.305   0.000  nf10_sram_fifo_0/axififo/Mcompar_old_winc_56_cmp_gt0000_cy<6> (nf10_sram_fifo_0/axififo/Mcompar_old_winc_56_cmp_gt0000_cy<6>)
     MUXCY:CI->O          22   0.222   0.508  nf10_sram_fifo_0/axififo/Mcompar_old_winc_56_cmp_gt0000_cy<7> (nf10_sram_fifo_0/axififo/Mcompar_old_winc_56_cmp_gt0000_cy<7>)
     LUT5:I4->O            1   0.086   0.286  nf10_sram_fifo_0/axififo/next_mem_usage_and00002 (nf10_sram_fifo_0/axififo/next_mem_usage_and0000)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<0> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<1> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<2> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<3> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<4> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<5> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<6> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<7> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<8> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<9> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<10> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<11> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<12> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<13> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<14> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<15> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<16> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<16>)
     MUXCY:CI->O           0   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<17> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<17>)
     XORCY:CI->O           1   0.300   0.412  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_xor<18> (nf10_sram_fifo_0/axififo/next_mem_usage_share0000<18>)
     LUT6:I5->O            1   0.086   0.000  nf10_sram_fifo_0/axififo/next_mem_usage<18>11 (nf10_sram_fifo_0/axififo/next_mem_usage<18>1)
     FD:D                     -0.022          nf10_sram_fifo_0/axififo/mem_usage_18
    ----------------------------------------
    Total                      3.918ns (1.890ns logic, 2.028ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'memclk_200'
  Clock period: 0.682ns (frequency: 1467.136MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               0.682ns (Levels of Logic = 0)
  Source:            nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_0 (FF)
  Destination:       nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_1 (FF)
  Source Clock:      memclk_200 rising
  Destination Clock: memclk_200 rising

  Data Path: nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_0 to nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.396   0.286  nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_0 (nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_0)
     FDP:D                    -0.022          nf10_sram_fifo_0/u_qdrii_infrastructure/rst200_sync_r_1
    ----------------------------------------
    Total                      0.682ns (0.396ns logic, 0.286ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memclk'
  Total number of paths / destination ports: 142159 / 1305
-------------------------------------------------------------------------
Offset:              3.576ns (Levels of Logic = 6)
  Source:            nf10_sram_fifo_0/axififo/fifo:valid (PAD)
  Destination:       nf10_sram_fifo_0/sketch_calculate/U0/tab_char_data_28 (FF)
  Destination Clock: memclk rising

  Data Path: nf10_sram_fifo_0/axififo/fifo:valid to nf10_sram_fifo_0/sketch_calculate/U0/tab_char_data_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    async_fifo:valid      96   0.000   0.605  nf10_sram_fifo_0/axififo/fifo (nf10_sram_fifo_0/dout_valid_in)
     LUT2:I0->O          116   0.086   1.022  nf10_sram_fifo_0/sketch_calculate/_mux0000<68>1 (nf10_sram_fifo_0/sketch_calculate/_mux0000<68>)
     LUT6:I0->O            1   0.086   0.000  nf10_sram_fifo_0/sketch_calculate/U0/U8_Mrom__varindex000082 (nf10_sram_fifo_0/sketch_calculate/U0/U8_Mrom__varindex000082)
     MUXF7:I1->O           1   0.214   0.000  nf10_sram_fifo_0/sketch_calculate/U0/U8_Mrom__varindex00008_f7_0 (nf10_sram_fifo_0/sketch_calculate/U0/U8_Mrom__varindex00008_f71)
     MUXF8:I0->O           1   0.161   0.819  nf10_sram_fifo_0/sketch_calculate/U0/U8_Mrom__varindex00008_f8 (nf10_sram_fifo_0/sketch_calculate/U0/U8/_varindex0000<4>)
     LUT6:I1->O            1   0.086   0.412  nf10_sram_fifo_0/sketch_calculate/U0/Mxor_tab_char_data_xor0000_4_xo<0>69 (nf10_sram_fifo_0/sketch_calculate/U0/Mxor_tab_char_data_xor0000_4_xo<0>69)
     LUT6:I5->O            1   0.086   0.000  nf10_sram_fifo_0/sketch_calculate/U0/Mxor_tab_char_data_xor0000_4_xo<0>72 (nf10_sram_fifo_0/sketch_calculate/U0/tab_char_data_xor0000<4>)
     FDR:D                    -0.022          nf10_sram_fifo_0/sketch_calculate/U0/tab_char_data_4
    ----------------------------------------
    Total                      3.576ns (0.719ns logic, 2.857ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 19083 / 2004
-------------------------------------------------------------------------
Offset:              3.323ns (Levels of Logic = 22)
  Source:            nf10_sram_fifo_0/fifoaxi/fifo:dout<3> (PAD)
  Destination:       nf10_sram_fifo_0/axififo/mem_usage_18 (FF)
  Destination Clock: aclk rising

  Data Path: nf10_sram_fifo_0/fifoaxi/fifo:dout<3> to nf10_sram_fifo_0/axififo/mem_usage_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    async_fifo:dout<3>   260   0.000   0.963  nf10_sram_fifo_0/fifoaxi/fifo (nf10_sram_fifo_0/fifoaxi/fifo_data<3>)
     LUT5:I0->O           22   0.086   0.696  nf10_sram_fifo_0/fifoaxi/next_output_fifo_cnt<0>32 (nf10_sram_fifo_0/output_inc)
     LUT5:I2->O            1   0.086   0.286  nf10_sram_fifo_0/axififo/next_mem_usage_and00002 (nf10_sram_fifo_0/axififo/next_mem_usage_and0000)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<0> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<1> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<2> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<3> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<4> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<5> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<6> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<7> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<8> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<9> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<10> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<11> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<12> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<13> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<14> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<15> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<16> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<16>)
     MUXCY:CI->O           0   0.023   0.000  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<17> (nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_cy<17>)
     XORCY:CI->O           1   0.300   0.412  nf10_sram_fifo_0/axififo/Maddsub_next_mem_usage_share0000_xor<18> (nf10_sram_fifo_0/axififo/next_mem_usage_share0000<18>)
     LUT6:I5->O            1   0.086   0.000  nf10_sram_fifo_0/axififo/next_mem_usage<18>11 (nf10_sram_fifo_0/axififo/next_mem_usage<18>1)
     FD:D                     -0.022          nf10_sram_fifo_0/axififo/mem_usage_18
    ----------------------------------------
    Total                      3.323ns (0.967ns logic, 2.356ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 724 / 530
-------------------------------------------------------------------------
Offset:              1.397ns (Levels of Logic = 1)
  Source:            nf10_sram_fifo_0/fifoaxi/prev_fifo_data_0 (FF)
  Destination:       nf10_sram_fifo_0/fifoaxi/fifo:rd_en (PAD)
  Source Clock:      aclk rising

  Data Path: nf10_sram_fifo_0/fifoaxi/prev_fifo_data_0 to nf10_sram_fifo_0/fifoaxi/fifo:rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.396   0.496  nf10_sram_fifo_0/fifoaxi/prev_fifo_data_0 (nf10_sram_fifo_0/fifoaxi/prev_fifo_data_0)
     LUT5:I3->O          194   0.086   0.419  nf10_sram_fifo_0/fifoaxi/_or00001 (nf10_sram_fifo_0/fifoaxi/_or0000)
    async_fifo:rd_en           0.000          nf10_sram_fifo_0/fifoaxi/fifo
    ----------------------------------------
    Total                      1.397ns (0.482ns logic, 0.915ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'memclk'
  Total number of paths / destination ports: 1337 / 935
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 1)
  Source:            nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB (FF)
  Destination:       qdr_k_n_0<0> (PAD)
  Source Clock:      memclk rising

  Data Path: nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB to qdr_k_n_0<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.286  nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB (nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/clk_outb)
     OBUF:I->O                 2.144          nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].OBUF_K_CLKB (qdr_k_n_0<0>)
    ----------------------------------------
    Total                      3.027ns (2.741ns logic, 0.286ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'memclk_270'
  Total number of paths / destination ports: 120 / 120
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 1)
  Source:            nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D (FF)
  Destination:       qdr_d_0<35> (PAD)
  Source Clock:      memclk_270 rising

  Data Path: nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D to qdr_d_0<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.286  nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D (nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/qdr_d_int)
     OBUFT:I->O                2.144          nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/QDR_D_OBUF (qdr_d_0<35>)
    ----------------------------------------
    Total                      3.027ns (2.741ns logic, 0.286ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1831 / 1085
-------------------------------------------------------------------------
Delay:               1.333ns (Levels of Logic = 1)
  Source:            nf10_sram_fifo_0/fifoaxi/fifo:empty (PAD)
  Destination:       nf10_sram_fifo_0/fifoaxi/fifo:rd_en (PAD)

  Data Path: nf10_sram_fifo_0/fifoaxi/fifo:empty to nf10_sram_fifo_0/fifoaxi/fifo:rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    async_fifo:empty       3   0.000   0.828  nf10_sram_fifo_0/fifoaxi/fifo (nf10_sram_fifo_0/fifoaxi/rempty)
     LUT5:I0->O          194   0.086   0.419  nf10_sram_fifo_0/fifoaxi/_or00001 (nf10_sram_fifo_0/fifoaxi/_or0000)
    async_fifo:rd_en           0.000          nf10_sram_fifo_0/fifoaxi/fifo
    ----------------------------------------
    Total                      1.333ns (0.086ns logic, 1.247ns route)
                                       (6.5% logic, 93.5% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/X2/M0.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/X2/M0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/BX/M0.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/BX/M0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/DX/M0.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/DX/M0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/AX2/M0.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/AX2/M0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/BX3/M0.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/BX3/M0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/CX2/M0.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/CX2/M0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/AX4/M0.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to nf10_sram_fifo_0/sketch_calculate/U1/AX4/M0.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/BL4_INST.WR_INIT_FF3.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/BL4_INST.WR_INIT_FF3.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/BL4_INST.WR_INIT_FF3.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/QDR_DLL_OFF_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/QDR_DLL_OFF_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/QDR_DLL_OFF_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[0].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[1].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[2].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[3].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[4].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[5].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[6].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[7].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[8].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[9].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[10].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[11].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[12].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[13].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[14].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[15].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[16].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[17].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[2].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[18].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[0].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[1].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[2].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[3].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[4].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[5].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[6].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[7].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[8].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[9].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[10].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[11].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[12].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[13].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[14].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[15].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[16].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[17].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[1].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[18].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[0].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[1].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[2].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[3].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[4].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[5].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[6].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[7].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[8].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[9].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[10].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[11].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[12].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[13].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[14].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[15].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[16].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[17].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to nf10_sram_fifo_0/qdrcontrollers[0].qdrii_controller/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[18].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_sram_fifo_0/DUMMY_INST1[2].DUMMY_INST2.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_sram_fifo_0/DUMMY_INST1[1].DUMMY_INST2.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to nf10_sram_fifo_0/DUMMY_INST1[0].DUMMY_INST2.


Total REAL time to Xst completion: 76.00 secs
Total CPU time to Xst completion: 75.47 secs
 
--> 


Total memory usage is 862492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  841 (   0 filtered)
Number of infos    :  153 (   0 filtered)

