Start time: 12:09:53 on Nov 02,2016
vcom testbench.vhd main.vhd 
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity testbench
-- Compiling architecture RTL of testbench
-- Loading package NUMERIC_STD
-- Compiling entity main
-- Compiling architecture RTL of main
End time: 12:09:54 on Nov 02,2016, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.4d

# vsim -c -do "sim.do" testbench 
# Start time: 12:09:59 on Nov 02,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(rtl)
# Loading ieee.numeric_std(body)
# Loading work.main(rtl)
# do sim.do
# End time: 12:10:01 on Nov 02,2016, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

