// Seed: 4141087578
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    output wire id_2
);
  id_4(
      .id_0(),
      .id_1(id_1),
      .id_2(1),
      .id_3(1),
      .id_4(id_0),
      .id_5(id_2),
      .id_6(1'b0),
      .id_7(1),
      .id_8(!(1) >= 1'h0),
      .id_9(id_0),
      .id_10(id_2)
  );
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  uwire id_3,
    output uwire id_4,
    input  wire  id_5,
    output uwire id_6,
    input  tri0  id_7
    , id_10,
    output uwire id_8
);
  module_0 modCall_1 (
      id_10,
      id_5,
      id_4
  );
  assign modCall_1.type_0 = 0;
  wire id_11;
  assign id_10 = id_3;
endmodule
