|DE0_myfirstfpga
DAC0_wr <= output_to_12bitDAC:DAC0_inst.wr_n
clk_50MHz => dac_pll:dac_pll_inst.inclk0
clk_50MHz => comm_pll:comm_pll_inst.inclk0
clk_50MHz => adc_pll:adc_pll_inst.inclk0
clk_50MHz => logic_mem:logic_sequence.clock
clk_50MHz => onchip_memory:mem0.clock
clk_50MHz => onchip_memory:mem1.clock
button1 => output_to_12bitDAC:DAC0_inst.iRST
button1 => logic_processor:logic_controller.iRST
button1 => ADC_CTRL:ADC_CTRL_inst.iRST
button1 => output_to_12bitDAC:DAC1_inst.iRST
ext_rxfl => FT245Comm:comm_inst.comm_rxfl
ext_data[0] => FT245Comm:comm_inst.comm_data[0]
ext_data[1] => FT245Comm:comm_inst.comm_data[1]
ext_data[2] => FT245Comm:comm_inst.comm_data[2]
ext_data[3] => FT245Comm:comm_inst.comm_data[3]
ext_data[4] => FT245Comm:comm_inst.comm_data[4]
ext_data[5] => FT245Comm:comm_inst.comm_data[5]
ext_data[6] => FT245Comm:comm_inst.comm_data[6]
ext_data[7] => FT245Comm:comm_inst.comm_data[7]
ADC_DOUT => ADC_CTRL:ADC_CTRL_inst.iADC_DATA
LogicIn[0] => logic_processor:logic_controller.iLogic[0]
LogicIn[1] => logic_processor:logic_controller.iLogic[1]
DAC1_wr <= output_to_12bitDAC:DAC1_inst.wr_n
DAC1_cs <= output_to_12bitDAC:DAC1_inst.cs_n
DAC0_cs <= output_to_12bitDAC:DAC0_inst.cs_n
ADC_DIN <= ADC_CTRL:ADC_CTRL_inst.oADC_ADDR
ADC_CS_n <= ADC_CTRL:ADC_CTRL_inst.oCS_n
ADC_SCLK <= ADC_CTRL:ADC_CTRL_inst.oSCLK
ext_rdl <= FT245Comm:comm_inst.comm_rdl
DAC0_output[0] <= output_to_12bitDAC:DAC0_inst.dac_out[0]
DAC0_output[1] <= output_to_12bitDAC:DAC0_inst.dac_out[1]
DAC0_output[2] <= output_to_12bitDAC:DAC0_inst.dac_out[2]
DAC0_output[3] <= output_to_12bitDAC:DAC0_inst.dac_out[3]
DAC0_output[4] <= output_to_12bitDAC:DAC0_inst.dac_out[4]
DAC0_output[5] <= output_to_12bitDAC:DAC0_inst.dac_out[5]
DAC0_output[6] <= output_to_12bitDAC:DAC0_inst.dac_out[6]
DAC0_output[7] <= output_to_12bitDAC:DAC0_inst.dac_out[7]
DAC0_output[8] <= output_to_12bitDAC:DAC0_inst.dac_out[8]
DAC0_output[9] <= output_to_12bitDAC:DAC0_inst.dac_out[9]
DAC0_output[10] <= output_to_12bitDAC:DAC0_inst.dac_out[10]
DAC0_output[11] <= output_to_12bitDAC:DAC0_inst.dac_out[11]
DAC1_output[0] <= output_to_12bitDAC:DAC1_inst.dac_out[0]
DAC1_output[1] <= output_to_12bitDAC:DAC1_inst.dac_out[1]
DAC1_output[2] <= output_to_12bitDAC:DAC1_inst.dac_out[2]
DAC1_output[3] <= output_to_12bitDAC:DAC1_inst.dac_out[3]
DAC1_output[4] <= output_to_12bitDAC:DAC1_inst.dac_out[4]
DAC1_output[5] <= output_to_12bitDAC:DAC1_inst.dac_out[5]
DAC1_output[6] <= output_to_12bitDAC:DAC1_inst.dac_out[6]
DAC1_output[7] <= output_to_12bitDAC:DAC1_inst.dac_out[7]
DAC1_output[8] <= output_to_12bitDAC:DAC1_inst.dac_out[8]
DAC1_output[9] <= output_to_12bitDAC:DAC1_inst.dac_out[9]
DAC1_output[10] <= output_to_12bitDAC:DAC1_inst.dac_out[10]
DAC1_output[11] <= output_to_12bitDAC:DAC1_inst.dac_out[11]
LED[0] <= ADC_INTERLOCK:ADC_INTERLOCK_inst.oLED[0]
LED[1] <= ADC_INTERLOCK:ADC_INTERLOCK_inst.oLED[1]
LED[2] <= logic_processor:logic_controller.oLED[0]
LED[3] <= logic_processor:logic_controller.oLED[1]
LED[4] <= logic_processor:logic_controller.oLED[2]
LED[5] <= logic_processor:logic_controller.oLED[3]
LED[6] <= logic_processor:logic_controller.oLED[4]
LED[7] <= logic_processor:logic_controller.oLED[5]
LogicOut[0] <= logic_processor:logic_controller.oLogic[0]
LogicOut[1] <= logic_processor:logic_controller.oLogic[1]
LogicOut[2] <= logic_processor:logic_controller.oLogic[2]
LogicOut[3] <= logic_processor:logic_controller.oLogic[3]


|DE0_myfirstfpga|output_to_12bitDAC:DAC0_inst
clk_dac => cs_i.CLK
clk_dac => wr_i.CLK
clk_dac => read_addr[0].CLK
clk_dac => read_addr[1].CLK
clk_dac => read_addr[2].CLK
clk_dac => read_addr[3].CLK
clk_dac => read_addr[4].CLK
clk_dac => read_addr[5].CLK
clk_dac => read_addr[6].CLK
clk_dac => read_addr[7].CLK
clk_dac => read_addr[8].CLK
clk_dac => read_addr[9].CLK
clk_dac => read_addr[10].CLK
clk_dac => read_addr[11].CLK
clk_dac => read_addr[12].CLK
clk_dac => read_addr[13].CLK
clk_dac => dac_out[0]~reg0.CLK
clk_dac => dac_out[1]~reg0.CLK
clk_dac => dac_out[2]~reg0.CLK
clk_dac => dac_out[3]~reg0.CLK
clk_dac => dac_out[4]~reg0.CLK
clk_dac => dac_out[5]~reg0.CLK
clk_dac => dac_out[6]~reg0.CLK
clk_dac => dac_out[7]~reg0.CLK
clk_dac => dac_out[8]~reg0.CLK
clk_dac => dac_out[9]~reg0.CLK
clk_dac => dac_out[10]~reg0.CLK
clk_dac => dac_out[11]~reg0.CLK
clk_dac => time_dac_i[0].CLK
clk_dac => time_dac_i[1].CLK
clk_dac => time_dac_i[2].CLK
clk_dac => time_dac_i[3].CLK
clk_dac => time_dac_i[4].CLK
clk_dac => time_dac_i[5].CLK
clk_dac => time_dac_i[6].CLK
clk_dac => time_dac_i[7].CLK
clk_dac => time_dac_i[8].CLK
clk_dac => time_dac_i[9].CLK
clk_dac => time_dac_i[10].CLK
clk_dac => time_dac_i[11].CLK
clk_dac => time_dac_i[12].CLK
clk_dac => time_dac_i[13].CLK
clk_dac => time_dac_i[14].CLK
clk_dac => time_dac_i[15].CLK
clk_dac => dac_out_i[0].CLK
clk_dac => dac_out_i[1].CLK
clk_dac => dac_out_i[2].CLK
clk_dac => dac_out_i[3].CLK
clk_dac => dac_out_i[4].CLK
clk_dac => dac_out_i[5].CLK
clk_dac => dac_out_i[6].CLK
clk_dac => dac_out_i[7].CLK
clk_dac => dac_out_i[8].CLK
clk_dac => dac_out_i[9].CLK
clk_dac => dac_out_i[10].CLK
clk_dac => dac_out_i[11].CLK
clk_dac => dac_out_i[12].CLK
clk_dac => dac_out_i[13].CLK
clk_dac => dac_out_i[14].CLK
clk_dac => dac_out_i[15].CLK
clk_dac => dac_out_i[16].CLK
clk_dac => dac_out_i[17].CLK
clk_dac => dac_out_i[18].CLK
clk_dac => dac_out_i[19].CLK
clk_dac => dac_out_i[20].CLK
clk_dac => dac_out_i[21].CLK
clk_dac => dac_out_i[22].CLK
clk_dac => dac_out_i[23].CLK
clk_dac => dac_out_i[24].CLK
clk_dac => dac_out_i[25].CLK
clk_dac => dac_out_i[26].CLK
clk_dac => dac_out_i[27].CLK
clk_dac => dac_out_i[28].CLK
clk_dac => dac_out_i[29].CLK
clk_dac => dac_out_i[30].CLK
clk_dac => dac_out_i[31].CLK
clk_dac => dac_dV_read[0].CLK
clk_dac => dac_dV_read[1].CLK
clk_dac => dac_dV_read[2].CLK
clk_dac => dac_dV_read[3].CLK
clk_dac => dac_dV_read[4].CLK
clk_dac => dac_dV_read[5].CLK
clk_dac => dac_dV_read[6].CLK
clk_dac => dac_dV_read[7].CLK
clk_dac => dac_dV_read[8].CLK
clk_dac => dac_dV_read[9].CLK
clk_dac => dac_dV_read[10].CLK
clk_dac => dac_dV_read[11].CLK
clk_dac => dac_dV_read[12].CLK
clk_dac => dac_dV_read[13].CLK
clk_dac => dac_dV_read[14].CLK
clk_dac => dac_dV_read[15].CLK
clk_dac => dac_dV_read[16].CLK
clk_dac => dac_dV_read[17].CLK
clk_dac => dac_dV_read[18].CLK
clk_dac => dac_dV_read[19].CLK
clk_dac => dac_dV_read[20].CLK
clk_dac => dac_dV_read[21].CLK
clk_dac => dac_dV_read[22].CLK
clk_dac => dac_dV_read[23].CLK
clk_dac => dac_dV_read[24].CLK
clk_dac => dac_dV_read[25].CLK
clk_dac => dac_dV_read[26].CLK
clk_dac => dac_dV_read[27].CLK
clk_dac => dac_dV_read[28].CLK
clk_dac => dac_dV_read[29].CLK
clk_dac => dac_dV_read[30].CLK
clk_dac => dac_dV_read[31].CLK
clk_dac => dac_out_read[0].CLK
clk_dac => dac_out_read[1].CLK
clk_dac => dac_out_read[2].CLK
clk_dac => dac_out_read[3].CLK
clk_dac => dac_out_read[4].CLK
clk_dac => dac_out_read[5].CLK
clk_dac => dac_out_read[6].CLK
clk_dac => dac_out_read[7].CLK
clk_dac => dac_out_read[8].CLK
clk_dac => dac_out_read[9].CLK
clk_dac => dac_out_read[10].CLK
clk_dac => dac_out_read[11].CLK
clk_dac => dac_out_read[12].CLK
clk_dac => dac_out_read[13].CLK
clk_dac => dac_out_read[14].CLK
clk_dac => dac_out_read[15].CLK
clk_dac => dac_out_read[16].CLK
clk_dac => dac_out_read[17].CLK
clk_dac => dac_out_read[18].CLK
clk_dac => dac_out_read[19].CLK
clk_dac => dac_out_read[20].CLK
clk_dac => dac_out_read[21].CLK
clk_dac => dac_out_read[22].CLK
clk_dac => dac_out_read[23].CLK
clk_dac => dac_out_read[24].CLK
clk_dac => dac_out_read[25].CLK
clk_dac => dac_out_read[26].CLK
clk_dac => dac_out_read[27].CLK
clk_dac => dac_out_read[28].CLK
clk_dac => dac_out_read[29].CLK
clk_dac => dac_out_read[30].CLK
clk_dac => dac_out_read[31].CLK
clk_dac => time_dac_read[0].CLK
clk_dac => time_dac_read[1].CLK
clk_dac => time_dac_read[2].CLK
clk_dac => time_dac_read[3].CLK
clk_dac => time_dac_read[4].CLK
clk_dac => time_dac_read[5].CLK
clk_dac => time_dac_read[6].CLK
clk_dac => time_dac_read[7].CLK
clk_dac => time_dac_read[8].CLK
clk_dac => time_dac_read[9].CLK
clk_dac => time_dac_read[10].CLK
clk_dac => time_dac_read[11].CLK
clk_dac => time_dac_read[12].CLK
clk_dac => time_dac_read[13].CLK
clk_dac => time_dac_read[14].CLK
clk_dac => time_dac_read[15].CLK
clk_dac => timing.CLK
clk_dac => dac_dV_i[0].CLK
clk_dac => dac_dV_i[1].CLK
clk_dac => dac_dV_i[2].CLK
clk_dac => dac_dV_i[3].CLK
clk_dac => dac_dV_i[4].CLK
clk_dac => dac_dV_i[5].CLK
clk_dac => dac_dV_i[6].CLK
clk_dac => dac_dV_i[7].CLK
clk_dac => dac_dV_i[8].CLK
clk_dac => dac_dV_i[9].CLK
clk_dac => dac_dV_i[10].CLK
clk_dac => dac_dV_i[11].CLK
clk_dac => dac_dV_i[12].CLK
clk_dac => dac_dV_i[13].CLK
clk_dac => dac_dV_i[14].CLK
clk_dac => dac_dV_i[15].CLK
clk_dac => dac_dV_i[16].CLK
clk_dac => dac_dV_i[17].CLK
clk_dac => dac_dV_i[18].CLK
clk_dac => dac_dV_i[19].CLK
clk_dac => dac_dV_i[20].CLK
clk_dac => dac_dV_i[21].CLK
clk_dac => dac_dV_i[22].CLK
clk_dac => dac_dV_i[23].CLK
clk_dac => dac_dV_i[24].CLK
clk_dac => dac_dV_i[25].CLK
clk_dac => dac_dV_i[26].CLK
clk_dac => dac_dV_i[27].CLK
clk_dac => dac_dV_i[28].CLK
clk_dac => dac_dV_i[29].CLK
clk_dac => dac_dV_i[30].CLK
clk_dac => dac_dV_i[31].CLK
clk_dac => dac_read_mode~1.DATAIN
clk_dac => dac_state~4.DATAIN
iRST => dac_read_mode.NONE.OUTPUTSELECT
iRST => dac_read_mode.DONE.OUTPUTSELECT
iRST => dac_read_mode.READ_dV.OUTPUTSELECT
iRST => dac_read_mode.READ_dV_float.OUTPUTSELECT
iRST => dac_read_mode.READ_V.OUTPUTSELECT
iRST => dac_read_mode.READ_T.OUTPUTSELECT
iRST => dac_state~6.DATAIN
iRST => dac_dV_i[31].ENA
iRST => dac_dV_i[30].ENA
iRST => dac_dV_i[29].ENA
iRST => dac_dV_i[28].ENA
iRST => dac_dV_i[27].ENA
iRST => dac_dV_i[26].ENA
iRST => dac_dV_i[25].ENA
iRST => dac_dV_i[24].ENA
iRST => dac_dV_i[23].ENA
iRST => dac_dV_i[22].ENA
iRST => dac_dV_i[21].ENA
iRST => dac_dV_i[20].ENA
iRST => dac_dV_i[19].ENA
iRST => dac_dV_i[18].ENA
iRST => dac_dV_i[17].ENA
iRST => dac_dV_i[16].ENA
iRST => dac_dV_i[15].ENA
iRST => dac_dV_i[14].ENA
iRST => dac_dV_i[13].ENA
iRST => dac_dV_i[12].ENA
iRST => dac_dV_i[11].ENA
iRST => dac_dV_i[10].ENA
iRST => dac_dV_i[9].ENA
iRST => dac_dV_i[8].ENA
iRST => dac_dV_i[7].ENA
iRST => dac_dV_i[6].ENA
iRST => dac_dV_i[5].ENA
iRST => dac_dV_i[4].ENA
iRST => dac_dV_i[3].ENA
iRST => dac_dV_i[2].ENA
iRST => dac_dV_i[1].ENA
iRST => dac_dV_i[0].ENA
iRST => cs_i.ENA
iRST => timing.ENA
iRST => time_dac_read[15].ENA
iRST => time_dac_read[14].ENA
iRST => time_dac_read[13].ENA
iRST => time_dac_read[12].ENA
iRST => time_dac_read[11].ENA
iRST => time_dac_read[10].ENA
iRST => time_dac_read[9].ENA
iRST => time_dac_read[8].ENA
iRST => time_dac_read[7].ENA
iRST => time_dac_read[6].ENA
iRST => time_dac_read[5].ENA
iRST => time_dac_read[4].ENA
iRST => time_dac_read[3].ENA
iRST => time_dac_read[2].ENA
iRST => time_dac_read[1].ENA
iRST => time_dac_read[0].ENA
iRST => dac_out_read[31].ENA
iRST => dac_out_read[30].ENA
iRST => dac_out_read[29].ENA
iRST => dac_out_read[28].ENA
iRST => dac_out_read[27].ENA
iRST => dac_out_read[26].ENA
iRST => dac_out_read[25].ENA
iRST => dac_out_read[24].ENA
iRST => dac_out_read[23].ENA
iRST => dac_out_read[22].ENA
iRST => dac_out_read[21].ENA
iRST => dac_out_read[20].ENA
iRST => dac_out_read[19].ENA
iRST => dac_out_read[18].ENA
iRST => dac_out_read[17].ENA
iRST => dac_out_read[16].ENA
iRST => dac_out_read[15].ENA
iRST => dac_out_read[14].ENA
iRST => dac_out_read[13].ENA
iRST => dac_out_read[12].ENA
iRST => dac_out_read[11].ENA
iRST => dac_out_read[10].ENA
iRST => dac_out_read[9].ENA
iRST => dac_out_read[8].ENA
iRST => dac_out_read[7].ENA
iRST => dac_out_read[6].ENA
iRST => dac_out_read[5].ENA
iRST => dac_out_read[4].ENA
iRST => dac_out_read[3].ENA
iRST => dac_out_read[2].ENA
iRST => dac_out_read[1].ENA
iRST => dac_out_read[0].ENA
iRST => dac_dV_read[31].ENA
iRST => dac_dV_read[30].ENA
iRST => dac_dV_read[29].ENA
iRST => dac_dV_read[28].ENA
iRST => dac_dV_read[27].ENA
iRST => dac_dV_read[26].ENA
iRST => dac_dV_read[25].ENA
iRST => dac_dV_read[24].ENA
iRST => dac_dV_read[23].ENA
iRST => dac_dV_read[22].ENA
iRST => dac_dV_read[21].ENA
iRST => dac_dV_read[20].ENA
iRST => dac_dV_read[19].ENA
iRST => dac_dV_read[18].ENA
iRST => dac_dV_read[17].ENA
iRST => dac_dV_read[16].ENA
iRST => dac_dV_read[15].ENA
iRST => dac_dV_read[14].ENA
iRST => dac_dV_read[13].ENA
iRST => dac_dV_read[12].ENA
iRST => dac_dV_read[11].ENA
iRST => dac_dV_read[10].ENA
iRST => dac_dV_read[9].ENA
iRST => dac_dV_read[8].ENA
iRST => dac_dV_read[7].ENA
iRST => dac_dV_read[6].ENA
iRST => dac_dV_read[5].ENA
iRST => dac_dV_read[4].ENA
iRST => dac_dV_read[3].ENA
iRST => dac_dV_read[2].ENA
iRST => dac_dV_read[1].ENA
iRST => dac_dV_read[0].ENA
iRST => dac_out_i[31].ENA
iRST => dac_out_i[30].ENA
iRST => dac_out_i[29].ENA
iRST => dac_out_i[28].ENA
iRST => dac_out_i[27].ENA
iRST => dac_out_i[26].ENA
iRST => dac_out_i[25].ENA
iRST => dac_out_i[24].ENA
iRST => dac_out_i[23].ENA
iRST => dac_out_i[22].ENA
iRST => dac_out_i[21].ENA
iRST => dac_out_i[20].ENA
iRST => dac_out_i[19].ENA
iRST => dac_out_i[18].ENA
iRST => dac_out_i[17].ENA
iRST => dac_out_i[16].ENA
iRST => dac_out_i[15].ENA
iRST => dac_out_i[14].ENA
iRST => dac_out_i[13].ENA
iRST => dac_out_i[12].ENA
iRST => dac_out_i[11].ENA
iRST => dac_out_i[10].ENA
iRST => dac_out_i[9].ENA
iRST => dac_out_i[8].ENA
iRST => dac_out_i[7].ENA
iRST => dac_out_i[6].ENA
iRST => dac_out_i[5].ENA
iRST => dac_out_i[4].ENA
iRST => dac_out_i[3].ENA
iRST => dac_out_i[2].ENA
iRST => dac_out_i[1].ENA
iRST => dac_out_i[0].ENA
iRST => time_dac_i[15].ENA
iRST => time_dac_i[14].ENA
iRST => time_dac_i[13].ENA
iRST => time_dac_i[12].ENA
iRST => time_dac_i[11].ENA
iRST => time_dac_i[10].ENA
iRST => time_dac_i[9].ENA
iRST => time_dac_i[8].ENA
iRST => time_dac_i[7].ENA
iRST => time_dac_i[6].ENA
iRST => time_dac_i[5].ENA
iRST => time_dac_i[4].ENA
iRST => time_dac_i[3].ENA
iRST => time_dac_i[2].ENA
iRST => time_dac_i[1].ENA
iRST => time_dac_i[0].ENA
iRST => dac_out[11]~reg0.ENA
iRST => dac_out[10]~reg0.ENA
iRST => dac_out[9]~reg0.ENA
iRST => dac_out[8]~reg0.ENA
iRST => dac_out[7]~reg0.ENA
iRST => dac_out[6]~reg0.ENA
iRST => dac_out[5]~reg0.ENA
iRST => dac_out[4]~reg0.ENA
iRST => dac_out[3]~reg0.ENA
iRST => dac_out[2]~reg0.ENA
iRST => dac_out[1]~reg0.ENA
iRST => dac_out[0]~reg0.ENA
iRST => read_addr[13].ENA
iRST => read_addr[12].ENA
iRST => read_addr[11].ENA
iRST => read_addr[10].ENA
iRST => read_addr[9].ENA
iRST => read_addr[8].ENA
iRST => read_addr[7].ENA
iRST => read_addr[6].ENA
iRST => read_addr[5].ENA
iRST => read_addr[4].ENA
iRST => read_addr[3].ENA
iRST => read_addr[2].ENA
iRST => read_addr[1].ENA
iRST => read_addr[0].ENA
iRST => wr_i.ENA
data_in[0] => Equal0.IN31
data_in[0] => LessThan0.IN32
data_in[0] => time_dac_read.DATAA
data_in[0] => Equal1.IN31
data_in[0] => dac_out_read.DATAB
data_in[0] => dac_dV_read.DATAB
data_in[0] => dac_dV_read.DATAB
data_in[0] => LessThan2.IN32
data_in[1] => Equal0.IN30
data_in[1] => LessThan0.IN31
data_in[1] => time_dac_read.DATAA
data_in[1] => Equal1.IN30
data_in[1] => dac_out_read.DATAB
data_in[1] => dac_dV_read.DATAB
data_in[1] => dac_dV_read.DATAB
data_in[1] => LessThan2.IN31
data_in[2] => Equal0.IN29
data_in[2] => LessThan0.IN30
data_in[2] => time_dac_read.DATAA
data_in[2] => Equal1.IN29
data_in[2] => dac_out_read.DATAB
data_in[2] => dac_dV_read.DATAB
data_in[2] => dac_dV_read.DATAB
data_in[2] => LessThan2.IN30
data_in[3] => Equal0.IN28
data_in[3] => LessThan0.IN29
data_in[3] => time_dac_read.DATAA
data_in[3] => Equal1.IN28
data_in[3] => dac_out_read.DATAB
data_in[3] => dac_dV_read.DATAB
data_in[3] => dac_dV_read.DATAB
data_in[3] => LessThan2.IN29
data_in[4] => Equal0.IN27
data_in[4] => LessThan0.IN28
data_in[4] => time_dac_read.DATAA
data_in[4] => Equal1.IN27
data_in[4] => dac_out_read.DATAB
data_in[4] => dac_dV_read.DATAB
data_in[4] => dac_dV_read.DATAB
data_in[4] => LessThan2.IN28
data_in[5] => Equal0.IN26
data_in[5] => LessThan0.IN27
data_in[5] => time_dac_read.DATAA
data_in[5] => Equal1.IN26
data_in[5] => dac_out_read.DATAB
data_in[5] => dac_dV_read.DATAB
data_in[5] => dac_dV_read.DATAB
data_in[5] => LessThan2.IN27
data_in[6] => Equal0.IN25
data_in[6] => LessThan0.IN26
data_in[6] => time_dac_read.DATAA
data_in[6] => Equal1.IN25
data_in[6] => dac_out_read.DATAB
data_in[6] => dac_dV_read.DATAB
data_in[6] => dac_dV_read.DATAB
data_in[6] => LessThan2.IN26
data_in[7] => Equal0.IN24
data_in[7] => LessThan0.IN25
data_in[7] => time_dac_read.DATAA
data_in[7] => Equal1.IN24
data_in[7] => dac_out_read.DATAB
data_in[7] => dac_dV_read.DATAB
data_in[7] => dac_dV_read.DATAB
data_in[7] => LessThan2.IN25
data_in[8] => Equal0.IN23
data_in[8] => LessThan0.IN24
data_in[8] => time_dac_read.DATAA
data_in[8] => Equal1.IN23
data_in[8] => dac_out_read.DATAB
data_in[8] => dac_dV_read.DATAB
data_in[8] => dac_dV_read.DATAB
data_in[8] => LessThan2.IN24
data_in[9] => Equal0.IN22
data_in[9] => LessThan0.IN23
data_in[9] => time_dac_read.DATAA
data_in[9] => Equal1.IN22
data_in[9] => dac_out_read.DATAB
data_in[9] => dac_dV_read.DATAB
data_in[9] => dac_dV_read.DATAB
data_in[9] => LessThan2.IN23
data_in[10] => Equal0.IN21
data_in[10] => LessThan0.IN22
data_in[10] => time_dac_read.DATAA
data_in[10] => Equal1.IN21
data_in[10] => dac_out_read.DATAB
data_in[10] => dac_dV_read.DATAB
data_in[10] => dac_dV_read.DATAB
data_in[10] => LessThan2.IN22
data_in[11] => Equal0.IN20
data_in[11] => LessThan0.IN21
data_in[11] => time_dac_read.DATAA
data_in[11] => Equal1.IN20
data_in[11] => dac_out_read.DATAB
data_in[11] => dac_dV_read.DATAB
data_in[11] => dac_dV_read.DATAB
data_in[11] => LessThan2.IN21
data_in[12] => Equal0.IN19
data_in[12] => LessThan0.IN20
data_in[12] => time_dac_read.DATAA
data_in[12] => Equal1.IN19
data_in[12] => dac_out_read.DATAB
data_in[12] => dac_dV_read.DATAB
data_in[12] => dac_dV_read.DATAB
data_in[12] => LessThan2.IN20
data_in[13] => Equal0.IN18
data_in[13] => LessThan0.IN19
data_in[13] => time_dac_read.DATAA
data_in[13] => Equal1.IN18
data_in[13] => dac_out_read.DATAB
data_in[13] => dac_dV_read.DATAB
data_in[13] => dac_dV_read.DATAB
data_in[13] => LessThan2.IN19
data_in[14] => Equal0.IN17
data_in[14] => LessThan0.IN18
data_in[14] => time_dac_read.DATAA
data_in[14] => Equal1.IN17
data_in[14] => dac_out_read.DATAB
data_in[14] => dac_dV_read.DATAB
data_in[14] => dac_dV_read.DATAB
data_in[14] => LessThan2.IN18
data_in[15] => Equal0.IN16
data_in[15] => LessThan0.IN17
data_in[15] => time_dac_read.DATAA
data_in[15] => Equal1.IN16
data_in[15] => dac_out_read.DATAB
data_in[15] => dac_dV_read.DATAB
data_in[15] => dac_dV_read.DATAB
data_in[15] => LessThan2.IN17
dac_out[0] <= dac_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[1] <= dac_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[2] <= dac_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[3] <= dac_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[4] <= dac_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[5] <= dac_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[6] <= dac_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[7] <= dac_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[8] <= dac_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[9] <= dac_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[10] <= dac_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[11] <= dac_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[0] <= read_addr[0].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[1] <= read_addr[1].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[2] <= read_addr[2].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[3] <= read_addr[3].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[4] <= read_addr[4].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[5] <= read_addr[5].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[6] <= read_addr[6].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[7] <= read_addr[7].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[8] <= read_addr[8].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[9] <= read_addr[9].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[10] <= read_addr[10].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[11] <= read_addr[11].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[12] <= read_addr[12].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[13] <= read_addr[13].DB_MAX_OUTPUT_PORT_TYPE
wr_n <= wr_i.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_i.DB_MAX_OUTPUT_PORT_TYPE
run_cmd => process_0.IN0
run_trigger => process_0.IN1


|DE0_myfirstfpga|dac_pll:dac_pll_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|DE0_myfirstfpga|dac_pll:dac_pll_inst|altpll:altpll_component
inclk[0] => dac_pll_altpll:auto_generated.inclk[0]
inclk[1] => dac_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE0_myfirstfpga|dac_pll:dac_pll_inst|altpll:altpll_component|dac_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DE0_myfirstfpga|FT245Comm:comm_inst
clk_comm => channel[0].CLK
clk_comm => channel[1].CLK
clk_comm => channel[2].CLK
clk_comm => channel[3].CLK
clk_comm => channel[4].CLK
clk_comm => channel[5].CLK
clk_comm => channel[6].CLK
clk_comm => channel[7].CLK
clk_comm => data_out[0].CLK
clk_comm => data_out[1].CLK
clk_comm => data_out[2].CLK
clk_comm => data_out[3].CLK
clk_comm => data_out[4].CLK
clk_comm => data_out[5].CLK
clk_comm => data_out[6].CLK
clk_comm => data_out[7].CLK
clk_comm => data_out[8].CLK
clk_comm => data_out[9].CLK
clk_comm => data_out[10].CLK
clk_comm => data_out[11].CLK
clk_comm => data_out[12].CLK
clk_comm => data_out[13].CLK
clk_comm => data_out[14].CLK
clk_comm => data_out[15].CLK
clk_comm => run_wavex.CLK
clk_comm => chanx_wren.CLK
clk_comm => addr_comm[0].CLK
clk_comm => addr_comm[1].CLK
clk_comm => addr_comm[2].CLK
clk_comm => addr_comm[3].CLK
clk_comm => addr_comm[4].CLK
clk_comm => addr_comm[5].CLK
clk_comm => addr_comm[6].CLK
clk_comm => addr_comm[7].CLK
clk_comm => addr_comm[8].CLK
clk_comm => addr_comm[9].CLK
clk_comm => addr_comm[10].CLK
clk_comm => addr_comm[11].CLK
clk_comm => addr_comm[12].CLK
clk_comm => addr_comm[13].CLK
clk_comm => comm_rdl~reg0.CLK
clk_comm => inc_addr.CLK
clk_comm => run_count[0].CLK
clk_comm => run_count[1].CLK
clk_comm => count[0].CLK
clk_comm => count[1].CLK
clk_comm => count[2].CLK
clk_comm => count[3].CLK
clk_comm => count[4].CLK
clk_comm => count[5].CLK
clk_comm => count[6].CLK
clk_comm => count[7].CLK
clk_comm => count[8].CLK
clk_comm => count[9].CLK
clk_comm => count[10].CLK
clk_comm => count[11].CLK
clk_comm => count[12].CLK
clk_comm => count[13].CLK
clk_comm => count[14].CLK
clk_comm => count[15].CLK
clk_comm => comm_state~1.DATAIN
clk_comm => command~1.DATAIN
comm_data[0] => Mux0.IN263
comm_data[0] => Mux1.IN263
comm_data[0] => Mux2.IN263
comm_data[0] => Mux3.IN263
comm_data[0] => Mux4.IN263
comm_data[0] => Mux5.IN8
comm_data[0] => Mux6.IN8
comm_data[0] => Mux7.IN8
comm_data[0] => Mux8.IN8
comm_data[0] => Mux9.IN8
comm_data[0] => Mux10.IN8
comm_data[0] => Mux11.IN8
comm_data[0] => Mux12.IN8
comm_data[0] => Mux13.IN8
comm_data[0] => Mux14.IN8
comm_data[0] => Mux15.IN8
comm_data[0] => Mux16.IN8
comm_data[0] => Mux17.IN8
comm_data[0] => Mux18.IN8
comm_data[0] => Mux19.IN8
comm_data[0] => Mux20.IN8
comm_data[0] => Mux21.IN8
comm_data[0] => Selector9.IN4
comm_data[0] => Selector17.IN3
comm_data[0] => Selector25.IN2
comm_data[0] => data_out.DATAB
comm_data[0] => addr_comm.DATAB
comm_data[0] => addr_comm.DATAB
comm_data[0] => channel.DATAB
comm_data[1] => Mux0.IN262
comm_data[1] => Mux1.IN262
comm_data[1] => Mux2.IN262
comm_data[1] => Mux3.IN262
comm_data[1] => Mux4.IN262
comm_data[1] => Mux5.IN7
comm_data[1] => Mux6.IN7
comm_data[1] => Mux7.IN7
comm_data[1] => Mux8.IN7
comm_data[1] => Mux9.IN7
comm_data[1] => Mux10.IN7
comm_data[1] => Mux11.IN7
comm_data[1] => Mux12.IN7
comm_data[1] => Mux13.IN7
comm_data[1] => Mux14.IN7
comm_data[1] => Mux15.IN7
comm_data[1] => Mux16.IN7
comm_data[1] => Mux17.IN7
comm_data[1] => Mux18.IN7
comm_data[1] => Mux19.IN7
comm_data[1] => Mux20.IN7
comm_data[1] => Mux21.IN7
comm_data[1] => Selector8.IN4
comm_data[1] => Selector16.IN3
comm_data[1] => Selector24.IN2
comm_data[1] => data_out.DATAB
comm_data[1] => addr_comm.DATAB
comm_data[1] => addr_comm.DATAB
comm_data[1] => channel.DATAB
comm_data[2] => Mux0.IN261
comm_data[2] => Mux1.IN261
comm_data[2] => Mux2.IN261
comm_data[2] => Mux3.IN261
comm_data[2] => Mux4.IN261
comm_data[2] => Mux5.IN6
comm_data[2] => Mux6.IN6
comm_data[2] => Mux7.IN6
comm_data[2] => Mux8.IN6
comm_data[2] => Mux9.IN6
comm_data[2] => Mux10.IN6
comm_data[2] => Mux11.IN6
comm_data[2] => Mux12.IN6
comm_data[2] => Mux13.IN6
comm_data[2] => Mux14.IN6
comm_data[2] => Mux15.IN6
comm_data[2] => Mux16.IN6
comm_data[2] => Mux17.IN6
comm_data[2] => Mux18.IN6
comm_data[2] => Mux19.IN6
comm_data[2] => Mux20.IN6
comm_data[2] => Mux21.IN6
comm_data[2] => Selector7.IN4
comm_data[2] => Selector15.IN3
comm_data[2] => Selector23.IN2
comm_data[2] => data_out.DATAB
comm_data[2] => addr_comm.DATAB
comm_data[2] => addr_comm.DATAB
comm_data[2] => channel.DATAB
comm_data[3] => Mux0.IN260
comm_data[3] => Mux1.IN260
comm_data[3] => Mux2.IN260
comm_data[3] => Mux3.IN260
comm_data[3] => Mux4.IN260
comm_data[3] => Mux5.IN5
comm_data[3] => Mux6.IN5
comm_data[3] => Mux7.IN5
comm_data[3] => Mux8.IN5
comm_data[3] => Mux9.IN5
comm_data[3] => Mux10.IN5
comm_data[3] => Mux11.IN5
comm_data[3] => Mux12.IN5
comm_data[3] => Mux13.IN5
comm_data[3] => Mux14.IN5
comm_data[3] => Mux15.IN5
comm_data[3] => Mux16.IN5
comm_data[3] => Mux17.IN5
comm_data[3] => Mux18.IN5
comm_data[3] => Mux19.IN5
comm_data[3] => Mux20.IN5
comm_data[3] => Mux21.IN5
comm_data[3] => Selector6.IN4
comm_data[3] => Selector14.IN3
comm_data[3] => Selector22.IN2
comm_data[3] => data_out.DATAB
comm_data[3] => addr_comm.DATAB
comm_data[3] => addr_comm.DATAB
comm_data[3] => channel.DATAB
comm_data[4] => Mux0.IN259
comm_data[4] => Mux1.IN259
comm_data[4] => Mux2.IN259
comm_data[4] => Mux3.IN259
comm_data[4] => Mux4.IN259
comm_data[4] => Mux5.IN4
comm_data[4] => Mux6.IN4
comm_data[4] => Mux7.IN4
comm_data[4] => Mux8.IN4
comm_data[4] => Mux9.IN4
comm_data[4] => Mux10.IN4
comm_data[4] => Mux11.IN4
comm_data[4] => Mux12.IN4
comm_data[4] => Mux13.IN4
comm_data[4] => Mux14.IN4
comm_data[4] => Mux15.IN4
comm_data[4] => Mux16.IN4
comm_data[4] => Mux17.IN4
comm_data[4] => Mux18.IN4
comm_data[4] => Mux19.IN4
comm_data[4] => Mux20.IN4
comm_data[4] => Mux21.IN4
comm_data[4] => Selector5.IN4
comm_data[4] => Selector13.IN3
comm_data[4] => Selector21.IN2
comm_data[4] => data_out.DATAB
comm_data[4] => addr_comm.DATAB
comm_data[4] => addr_comm.DATAB
comm_data[4] => channel.DATAB
comm_data[5] => Mux0.IN258
comm_data[5] => Mux1.IN258
comm_data[5] => Mux2.IN258
comm_data[5] => Mux3.IN258
comm_data[5] => Mux4.IN258
comm_data[5] => Mux5.IN3
comm_data[5] => Mux6.IN3
comm_data[5] => Mux7.IN3
comm_data[5] => Mux8.IN3
comm_data[5] => Mux9.IN3
comm_data[5] => Mux10.IN3
comm_data[5] => Mux11.IN3
comm_data[5] => Mux12.IN3
comm_data[5] => Mux13.IN3
comm_data[5] => Mux14.IN3
comm_data[5] => Mux15.IN3
comm_data[5] => Mux16.IN3
comm_data[5] => Mux17.IN3
comm_data[5] => Mux18.IN3
comm_data[5] => Mux19.IN3
comm_data[5] => Mux20.IN3
comm_data[5] => Mux21.IN3
comm_data[5] => Selector4.IN4
comm_data[5] => Selector12.IN3
comm_data[5] => Selector20.IN2
comm_data[5] => data_out.DATAB
comm_data[5] => addr_comm.DATAB
comm_data[5] => addr_comm.DATAB
comm_data[5] => channel.DATAB
comm_data[6] => Mux0.IN257
comm_data[6] => Mux1.IN257
comm_data[6] => Mux2.IN257
comm_data[6] => Mux3.IN257
comm_data[6] => Mux4.IN257
comm_data[6] => Mux5.IN2
comm_data[6] => Mux6.IN2
comm_data[6] => Mux7.IN2
comm_data[6] => Mux8.IN2
comm_data[6] => Mux9.IN2
comm_data[6] => Mux10.IN2
comm_data[6] => Mux11.IN2
comm_data[6] => Mux12.IN2
comm_data[6] => Mux13.IN2
comm_data[6] => Mux14.IN2
comm_data[6] => Mux15.IN2
comm_data[6] => Mux16.IN2
comm_data[6] => Mux17.IN2
comm_data[6] => Mux18.IN2
comm_data[6] => Mux19.IN2
comm_data[6] => Mux20.IN2
comm_data[6] => Mux21.IN2
comm_data[6] => Selector3.IN4
comm_data[6] => Selector11.IN3
comm_data[6] => Selector19.IN2
comm_data[6] => data_out.DATAB
comm_data[6] => addr_comm.DATAB
comm_data[6] => channel.DATAB
comm_data[7] => Mux0.IN256
comm_data[7] => Mux1.IN256
comm_data[7] => Mux2.IN256
comm_data[7] => Mux3.IN256
comm_data[7] => Mux4.IN256
comm_data[7] => Mux5.IN1
comm_data[7] => Mux6.IN1
comm_data[7] => Mux7.IN1
comm_data[7] => Mux8.IN1
comm_data[7] => Mux9.IN1
comm_data[7] => Mux10.IN1
comm_data[7] => Mux11.IN1
comm_data[7] => Mux12.IN1
comm_data[7] => Mux13.IN1
comm_data[7] => Mux14.IN1
comm_data[7] => Mux15.IN1
comm_data[7] => Mux16.IN1
comm_data[7] => Mux17.IN1
comm_data[7] => Mux18.IN1
comm_data[7] => Mux19.IN1
comm_data[7] => Mux20.IN1
comm_data[7] => Mux21.IN1
comm_data[7] => Selector2.IN4
comm_data[7] => Selector10.IN3
comm_data[7] => Selector18.IN2
comm_data[7] => data_out.DATAB
comm_data[7] => addr_comm.DATAB
comm_data[7] => channel.DATAB
comm_rxfl => comm_rdl.DATAB
comm_rxfl => comm_state.DATAB
comm_rdl <= comm_rdl~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_q[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_q[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_q[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_q[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_q[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_q[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_q[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_q[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_q[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_q[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_q[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_q[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_q[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_q[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_q[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_q[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[0] <= addr_comm[0].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[1] <= addr_comm[1].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[2] <= addr_comm[2].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[3] <= addr_comm[3].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[4] <= addr_comm[4].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[5] <= addr_comm[5].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[6] <= addr_comm[6].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[7] <= addr_comm[7].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[8] <= addr_comm[8].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[9] <= addr_comm[9].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[10] <= addr_comm[10].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[11] <= addr_comm[11].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[12] <= addr_comm[12].DB_MAX_OUTPUT_PORT_TYPE
addr_comm_q[13] <= addr_comm[13].DB_MAX_OUTPUT_PORT_TYPE
chan0_wren <= chan0_wren.DB_MAX_OUTPUT_PORT_TYPE
chan1_wren <= chan1_wren.DB_MAX_OUTPUT_PORT_TYPE
logic_wren <= logic_wren.DB_MAX_OUTPUT_PORT_TYPE
run_wave0 <= run_wave0.DB_MAX_OUTPUT_PORT_TYPE
run_wave1 <= run_wave1.DB_MAX_OUTPUT_PORT_TYPE
run_logic <= run_logic.DB_MAX_OUTPUT_PORT_TYPE


|DE0_myfirstfpga|comm_pll:comm_pll_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|DE0_myfirstfpga|comm_pll:comm_pll_inst|altpll:altpll_component
inclk[0] => comm_pll_altpll1:auto_generated.inclk[0]
inclk[1] => comm_pll_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE0_myfirstfpga|comm_pll:comm_pll_inst|altpll:altpll_component|comm_pll_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DE0_myfirstfpga|logic_processor:logic_controller
clk_sys => ADC_active~reg0.CLK
clk_sys => read_addr[0].CLK
clk_sys => read_addr[1].CLK
clk_sys => read_addr[2].CLK
clk_sys => read_addr[3].CLK
clk_sys => read_addr[4].CLK
clk_sys => read_addr[5].CLK
clk_sys => read_addr[6].CLK
clk_sys => read_addr[7].CLK
clk_sys => read_addr[8].CLK
clk_sys => read_addr[9].CLK
clk_sys => DAC_trigger[0].CLK
clk_sys => DAC_trigger[1].CLK
clk_sys => Logic[0].CLK
clk_sys => Logic[1].CLK
clk_sys => Logic[2].CLK
clk_sys => Logic[3].CLK
clk_sys => logic_step[0].CLK
clk_sys => logic_step[1].CLK
clk_sys => logic_step[2].CLK
clk_sys => logic_step[3].CLK
clk_sys => logic_step[4].CLK
clk_sys => logic_step[5].CLK
clk_sys => logic_step[6].CLK
clk_sys => duration[0].CLK
clk_sys => duration[1].CLK
clk_sys => duration[2].CLK
clk_sys => duration[3].CLK
clk_sys => duration[4].CLK
clk_sys => duration[5].CLK
clk_sys => duration[6].CLK
clk_sys => duration[7].CLK
clk_sys => duration[8].CLK
clk_sys => duration[9].CLK
clk_sys => duration[10].CLK
clk_sys => duration[11].CLK
clk_sys => duration[12].CLK
clk_sys => duration[13].CLK
clk_sys => duration[14].CLK
clk_sys => duration[15].CLK
clk_sys => duration[16].CLK
clk_sys => duration[17].CLK
clk_sys => duration[18].CLK
clk_sys => duration[19].CLK
clk_sys => duration[20].CLK
clk_sys => duration[21].CLK
clk_sys => duration[22].CLK
clk_sys => duration[23].CLK
clk_sys => duration_read[0].CLK
clk_sys => duration_read[1].CLK
clk_sys => duration_read[2].CLK
clk_sys => duration_read[3].CLK
clk_sys => duration_read[4].CLK
clk_sys => duration_read[5].CLK
clk_sys => duration_read[6].CLK
clk_sys => duration_read[7].CLK
clk_sys => duration_read[8].CLK
clk_sys => duration_read[9].CLK
clk_sys => duration_read[10].CLK
clk_sys => duration_read[11].CLK
clk_sys => duration_read[12].CLK
clk_sys => duration_read[13].CLK
clk_sys => duration_read[14].CLK
clk_sys => duration_read[15].CLK
clk_sys => duration_read[16].CLK
clk_sys => duration_read[17].CLK
clk_sys => duration_read[18].CLK
clk_sys => duration_read[19].CLK
clk_sys => duration_read[20].CLK
clk_sys => duration_read[21].CLK
clk_sys => duration_read[22].CLK
clk_sys => duration_read[23].CLK
clk_sys => logic_step_read[0].CLK
clk_sys => logic_step_read[1].CLK
clk_sys => logic_step_read[2].CLK
clk_sys => logic_step_read[3].CLK
clk_sys => logic_step_read[4].CLK
clk_sys => logic_step_read[5].CLK
clk_sys => logic_step_read[6].CLK
clk_sys => timing.CLK
clk_sys => read_mode~5.DATAIN
clk_sys => run_state~4.DATAIN
iRST => read_mode.NONE.OUTPUTSELECT
iRST => read_mode.DONE.OUTPUTSELECT
iRST => read_mode.READ_2.OUTPUTSELECT
iRST => read_mode.READ_1.OUTPUTSELECT
iRST => run_state~6.DATAIN
iRST => timing.ENA
iRST => logic_step_read[6].ENA
iRST => logic_step_read[5].ENA
iRST => logic_step_read[4].ENA
iRST => logic_step_read[3].ENA
iRST => logic_step_read[2].ENA
iRST => logic_step_read[1].ENA
iRST => ADC_active~reg0.ENA
iRST => logic_step_read[0].ENA
iRST => duration_read[23].ENA
iRST => duration_read[22].ENA
iRST => duration_read[21].ENA
iRST => duration_read[20].ENA
iRST => duration_read[19].ENA
iRST => duration_read[18].ENA
iRST => duration_read[17].ENA
iRST => duration_read[16].ENA
iRST => duration_read[15].ENA
iRST => duration_read[14].ENA
iRST => duration_read[13].ENA
iRST => duration_read[12].ENA
iRST => duration_read[11].ENA
iRST => duration_read[10].ENA
iRST => duration_read[9].ENA
iRST => duration_read[8].ENA
iRST => duration_read[7].ENA
iRST => duration_read[6].ENA
iRST => duration_read[5].ENA
iRST => duration_read[4].ENA
iRST => duration_read[3].ENA
iRST => duration_read[2].ENA
iRST => duration_read[1].ENA
iRST => duration_read[0].ENA
iRST => duration[23].ENA
iRST => duration[22].ENA
iRST => duration[21].ENA
iRST => duration[20].ENA
iRST => duration[19].ENA
iRST => duration[18].ENA
iRST => duration[17].ENA
iRST => duration[16].ENA
iRST => duration[15].ENA
iRST => duration[14].ENA
iRST => duration[13].ENA
iRST => duration[12].ENA
iRST => duration[11].ENA
iRST => duration[10].ENA
iRST => duration[9].ENA
iRST => duration[8].ENA
iRST => duration[7].ENA
iRST => duration[6].ENA
iRST => duration[5].ENA
iRST => duration[4].ENA
iRST => duration[3].ENA
iRST => duration[2].ENA
iRST => duration[1].ENA
iRST => duration[0].ENA
iRST => logic_step[6].ENA
iRST => logic_step[5].ENA
iRST => logic_step[4].ENA
iRST => logic_step[3].ENA
iRST => logic_step[2].ENA
iRST => logic_step[1].ENA
iRST => logic_step[0].ENA
iRST => Logic[3].ENA
iRST => Logic[2].ENA
iRST => Logic[1].ENA
iRST => Logic[0].ENA
iRST => DAC_trigger[1].ENA
iRST => DAC_trigger[0].ENA
iRST => read_addr[9].ENA
iRST => read_addr[8].ENA
iRST => read_addr[7].ENA
iRST => read_addr[6].ENA
iRST => read_addr[5].ENA
iRST => read_addr[4].ENA
iRST => read_addr[3].ENA
iRST => read_addr[2].ENA
iRST => read_addr[1].ENA
iRST => read_addr[0].ENA
data_in[0] => Equal0.IN31
data_in[0] => LessThan1.IN32
data_in[0] => logic_step_read.DATAB
data_in[0] => duration_read.DATAB
data_in[1] => Equal0.IN30
data_in[1] => LessThan1.IN31
data_in[1] => logic_step_read.DATAB
data_in[1] => duration_read.DATAB
data_in[2] => Equal0.IN29
data_in[2] => LessThan1.IN30
data_in[2] => logic_step_read.DATAB
data_in[2] => duration_read.DATAB
data_in[3] => Equal0.IN28
data_in[3] => LessThan1.IN29
data_in[3] => logic_step_read.DATAB
data_in[3] => duration_read.DATAB
data_in[4] => Equal0.IN27
data_in[4] => LessThan1.IN28
data_in[4] => logic_step_read.DATAB
data_in[4] => duration_read.DATAB
data_in[5] => Equal0.IN26
data_in[5] => LessThan1.IN27
data_in[5] => logic_step_read.DATAB
data_in[5] => duration_read.DATAB
data_in[6] => Equal0.IN25
data_in[6] => LessThan1.IN26
data_in[6] => logic_step_read.DATAB
data_in[6] => duration_read.DATAB
data_in[7] => Equal0.IN24
data_in[7] => LessThan1.IN25
data_in[7] => duration_read.DATAB
data_in[8] => Equal0.IN23
data_in[8] => LessThan1.IN24
data_in[8] => duration_read.DATAB
data_in[8] => duration_read.DATAB
data_in[9] => Equal0.IN22
data_in[9] => LessThan1.IN23
data_in[9] => duration_read.DATAB
data_in[9] => duration_read.DATAB
data_in[10] => Equal0.IN21
data_in[10] => LessThan1.IN22
data_in[10] => duration_read.DATAB
data_in[10] => duration_read.DATAB
data_in[11] => Equal0.IN20
data_in[11] => LessThan1.IN21
data_in[11] => duration_read.DATAB
data_in[11] => duration_read.DATAB
data_in[12] => Equal0.IN19
data_in[12] => LessThan1.IN20
data_in[12] => duration_read.DATAB
data_in[12] => duration_read.DATAB
data_in[13] => Equal0.IN18
data_in[13] => LessThan1.IN19
data_in[13] => duration_read.DATAB
data_in[13] => duration_read.DATAB
data_in[14] => Equal0.IN17
data_in[14] => LessThan1.IN18
data_in[14] => duration_read.DATAB
data_in[14] => duration_read.DATAB
data_in[15] => Equal0.IN16
data_in[15] => LessThan1.IN17
data_in[15] => duration_read.DATAB
data_in[15] => duration_read.DATAB
read_addr_out[0] <= read_addr[0].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[1] <= read_addr[1].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[2] <= read_addr[2].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[3] <= read_addr[3].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[4] <= read_addr[4].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[5] <= read_addr[5].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[6] <= read_addr[6].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[7] <= read_addr[7].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[8] <= read_addr[8].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[9] <= read_addr[9].DB_MAX_OUTPUT_PORT_TYPE
run_cmd => process_0.IN0
iLogic[0] => oDAC0_trigger.DATAB
iLogic[0] => oDAC1_trigger.DATAB
iLogic[1] => process_0.IN1
oLogic[0] <= oLogic.DB_MAX_OUTPUT_PORT_TYPE
oLogic[1] <= oLogic.DB_MAX_OUTPUT_PORT_TYPE
oLogic[2] <= Logic[2].DB_MAX_OUTPUT_PORT_TYPE
oLogic[3] <= Logic[3].DB_MAX_OUTPUT_PORT_TYPE
oDAC0_trigger <= oDAC0_trigger.DB_MAX_OUTPUT_PORT_TYPE
oDAC1_trigger <= oDAC1_trigger.DB_MAX_OUTPUT_PORT_TYPE
iADC0_logic => oLogic.OUTPUTSELECT
iADC1_logic => oLogic.OUTPUTSELECT
ADC_active <= ADC_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
oLED[0] <= Logic[0].DB_MAX_OUTPUT_PORT_TYPE
oLED[1] <= Logic[1].DB_MAX_OUTPUT_PORT_TYPE
oLED[2] <= Logic[2].DB_MAX_OUTPUT_PORT_TYPE
oLED[3] <= Logic[3].DB_MAX_OUTPUT_PORT_TYPE
oLED[4] <= DAC_trigger[0].DB_MAX_OUTPUT_PORT_TYPE
oLED[5] <= DAC_trigger[1].DB_MAX_OUTPUT_PORT_TYPE


|DE0_myfirstfpga|ADC_INTERLOCK:ADC_INTERLOCK_inst
iLOGIC_CLK => LOGIC1.CLK
iLOGIC_CLK => led[0].CLK
iLOGIC_CLK => led[1].CLK
iLOGIC_CLK => LOGIC0.CLK
iADC_data[0] => LessThan0.IN24
iADC_data[1] => LessThan0.IN23
iADC_data[2] => LessThan0.IN22
iADC_data[3] => LessThan0.IN21
iADC_data[4] => LessThan0.IN20
iADC_data[5] => LessThan0.IN19
iADC_data[6] => LessThan0.IN18
iADC_data[7] => LessThan0.IN17
iADC_data[8] => LessThan0.IN16
iADC_data[9] => LessThan0.IN15
iADC_data[10] => LessThan0.IN14
iADC_data[11] => LessThan0.IN13
iCH_count[0] => Equal0.IN2
iCH_count[0] => Equal1.IN2
iCH_count[1] => Equal0.IN1
iCH_count[1] => Equal1.IN1
iCH_count[2] => Equal0.IN0
iCH_count[2] => Equal1.IN0
iActive => oLOGIC0.OUTPUTSELECT
iActive => oLOGIC1.OUTPUTSELECT
oLED[0] <= led[0].DB_MAX_OUTPUT_PORT_TYPE
oLED[1] <= led[1].DB_MAX_OUTPUT_PORT_TYPE
oLOGIC0 <= oLOGIC0.DB_MAX_OUTPUT_PORT_TYPE
oLOGIC1 <= oLOGIC1.DB_MAX_OUTPUT_PORT_TYPE


|DE0_myfirstfpga|ADC_CTRL:ADC_CTRL_inst
iRST => go_en.ACLR
iCLK => oSCLK.DATAB
iCLK => prv_adc_data[0].CLK
iCLK => prv_adc_data[1].CLK
iCLK => prv_adc_data[2].CLK
iCLK => prv_adc_data[3].CLK
iCLK => prv_adc_data[4].CLK
iCLK => prv_adc_data[5].CLK
iCLK => prv_adc_data[6].CLK
iCLK => prv_adc_data[7].CLK
iCLK => prv_adc_data[8].CLK
iCLK => prv_adc_data[9].CLK
iCLK => prv_adc_data[10].CLK
iCLK => prv_adc_data[11].CLK
iCLK => prv_ch_read[0].CLK
iCLK => prv_ch_read[1].CLK
iCLK => prv_ch_read[2].CLK
iCLK => adc_data[0].CLK
iCLK => adc_data[1].CLK
iCLK => adc_data[2].CLK
iCLK => adc_data[3].CLK
iCLK => adc_data[4].CLK
iCLK => adc_data[5].CLK
iCLK => adc_data[6].CLK
iCLK => adc_data[7].CLK
iCLK => adc_data[8].CLK
iCLK => adc_data[9].CLK
iCLK => adc_data[10].CLK
iCLK => adc_data[11].CLK
iCLK => count[0].CLK
iCLK => count[1].CLK
iCLK => count[2].CLK
iCLK => count[3].CLK
iCLK => go_en.CLK
iCLK => data.CLK
iCLK => ch_reading[0].CLK
iCLK => ch_reading[1].CLK
iCLK => ch_reading[2].CLK
iCLK => ch_count[0].CLK
iCLK => ch_count[1].CLK
iCLK => ch_count[2].CLK
iCLK => n_count[0].CLK
iCLK => n_count[1].CLK
iCLK => n_count[2].CLK
iCLK => n_count[3].CLK
oadc_data[0] <= prv_adc_data[0].DB_MAX_OUTPUT_PORT_TYPE
oadc_data[1] <= prv_adc_data[1].DB_MAX_OUTPUT_PORT_TYPE
oadc_data[2] <= prv_adc_data[2].DB_MAX_OUTPUT_PORT_TYPE
oadc_data[3] <= prv_adc_data[3].DB_MAX_OUTPUT_PORT_TYPE
oadc_data[4] <= prv_adc_data[4].DB_MAX_OUTPUT_PORT_TYPE
oadc_data[5] <= prv_adc_data[5].DB_MAX_OUTPUT_PORT_TYPE
oadc_data[6] <= prv_adc_data[6].DB_MAX_OUTPUT_PORT_TYPE
oadc_data[7] <= prv_adc_data[7].DB_MAX_OUTPUT_PORT_TYPE
oadc_data[8] <= prv_adc_data[8].DB_MAX_OUTPUT_PORT_TYPE
oadc_data[9] <= prv_adc_data[9].DB_MAX_OUTPUT_PORT_TYPE
oadc_data[10] <= prv_adc_data[10].DB_MAX_OUTPUT_PORT_TYPE
oadc_data[11] <= prv_adc_data[11].DB_MAX_OUTPUT_PORT_TYPE
oadc_chan[0] <= prv_ch_read[0].DB_MAX_OUTPUT_PORT_TYPE
oadc_chan[1] <= prv_ch_read[1].DB_MAX_OUTPUT_PORT_TYPE
oadc_chan[2] <= prv_ch_read[2].DB_MAX_OUTPUT_PORT_TYPE
oADC_ADDR <= data.DB_MAX_OUTPUT_PORT_TYPE
oCS_n <= go_en.DB_MAX_OUTPUT_PORT_TYPE
oSCLK <= oSCLK.DB_MAX_OUTPUT_PORT_TYPE
iADC_DATA => adc_data.DATAB
iADC_DATA => adc_data.DATAB
iADC_DATA => adc_data.DATAB
iADC_DATA => adc_data.DATAB
iADC_DATA => adc_data.DATAB
iADC_DATA => adc_data.DATAB
iADC_DATA => adc_data.DATAB
iADC_DATA => adc_data.DATAB
iADC_DATA => adc_data.DATAB
iADC_DATA => adc_data.DATAB
iADC_DATA => adc_data.DATAB
iADC_DATA => adc_data[11].DATAIN


|DE0_myfirstfpga|adc_pll:adc_pll_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|DE0_myfirstfpga|adc_pll:adc_pll_inst|altpll:altpll_component
inclk[0] => adc_pll_altpll:auto_generated.inclk[0]
inclk[1] => adc_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE0_myfirstfpga|adc_pll:adc_pll_inst|altpll:altpll_component|adc_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DE0_myfirstfpga|logic_mem:logic_sequence
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|DE0_myfirstfpga|logic_mem:logic_sequence|altsyncram:altsyncram_component
wren_a => altsyncram_orn3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_orn3:auto_generated.data_a[0]
data_a[1] => altsyncram_orn3:auto_generated.data_a[1]
data_a[2] => altsyncram_orn3:auto_generated.data_a[2]
data_a[3] => altsyncram_orn3:auto_generated.data_a[3]
data_a[4] => altsyncram_orn3:auto_generated.data_a[4]
data_a[5] => altsyncram_orn3:auto_generated.data_a[5]
data_a[6] => altsyncram_orn3:auto_generated.data_a[6]
data_a[7] => altsyncram_orn3:auto_generated.data_a[7]
data_a[8] => altsyncram_orn3:auto_generated.data_a[8]
data_a[9] => altsyncram_orn3:auto_generated.data_a[9]
data_a[10] => altsyncram_orn3:auto_generated.data_a[10]
data_a[11] => altsyncram_orn3:auto_generated.data_a[11]
data_a[12] => altsyncram_orn3:auto_generated.data_a[12]
data_a[13] => altsyncram_orn3:auto_generated.data_a[13]
data_a[14] => altsyncram_orn3:auto_generated.data_a[14]
data_a[15] => altsyncram_orn3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_orn3:auto_generated.address_a[0]
address_a[1] => altsyncram_orn3:auto_generated.address_a[1]
address_a[2] => altsyncram_orn3:auto_generated.address_a[2]
address_a[3] => altsyncram_orn3:auto_generated.address_a[3]
address_a[4] => altsyncram_orn3:auto_generated.address_a[4]
address_a[5] => altsyncram_orn3:auto_generated.address_a[5]
address_a[6] => altsyncram_orn3:auto_generated.address_a[6]
address_a[7] => altsyncram_orn3:auto_generated.address_a[7]
address_a[8] => altsyncram_orn3:auto_generated.address_a[8]
address_a[9] => altsyncram_orn3:auto_generated.address_a[9]
address_b[0] => altsyncram_orn3:auto_generated.address_b[0]
address_b[1] => altsyncram_orn3:auto_generated.address_b[1]
address_b[2] => altsyncram_orn3:auto_generated.address_b[2]
address_b[3] => altsyncram_orn3:auto_generated.address_b[3]
address_b[4] => altsyncram_orn3:auto_generated.address_b[4]
address_b[5] => altsyncram_orn3:auto_generated.address_b[5]
address_b[6] => altsyncram_orn3:auto_generated.address_b[6]
address_b[7] => altsyncram_orn3:auto_generated.address_b[7]
address_b[8] => altsyncram_orn3:auto_generated.address_b[8]
address_b[9] => altsyncram_orn3:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_orn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_orn3:auto_generated.q_b[0]
q_b[1] <= altsyncram_orn3:auto_generated.q_b[1]
q_b[2] <= altsyncram_orn3:auto_generated.q_b[2]
q_b[3] <= altsyncram_orn3:auto_generated.q_b[3]
q_b[4] <= altsyncram_orn3:auto_generated.q_b[4]
q_b[5] <= altsyncram_orn3:auto_generated.q_b[5]
q_b[6] <= altsyncram_orn3:auto_generated.q_b[6]
q_b[7] <= altsyncram_orn3:auto_generated.q_b[7]
q_b[8] <= altsyncram_orn3:auto_generated.q_b[8]
q_b[9] <= altsyncram_orn3:auto_generated.q_b[9]
q_b[10] <= altsyncram_orn3:auto_generated.q_b[10]
q_b[11] <= altsyncram_orn3:auto_generated.q_b[11]
q_b[12] <= altsyncram_orn3:auto_generated.q_b[12]
q_b[13] <= altsyncram_orn3:auto_generated.q_b[13]
q_b[14] <= altsyncram_orn3:auto_generated.q_b[14]
q_b[15] <= altsyncram_orn3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_myfirstfpga|logic_mem:logic_sequence|altsyncram:altsyncram_component|altsyncram_orn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|DE0_myfirstfpga|onchip_memory:mem0
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdaddress[12] => altsyncram:altsyncram_component.address_b[12]
rdaddress[13] => altsyncram:altsyncram_component.address_b[13]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wraddress[12] => altsyncram:altsyncram_component.address_a[12]
wraddress[13] => altsyncram:altsyncram_component.address_a[13]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|DE0_myfirstfpga|onchip_memory:mem0|altsyncram:altsyncram_component
wren_a => altsyncram_uvn3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uvn3:auto_generated.data_a[0]
data_a[1] => altsyncram_uvn3:auto_generated.data_a[1]
data_a[2] => altsyncram_uvn3:auto_generated.data_a[2]
data_a[3] => altsyncram_uvn3:auto_generated.data_a[3]
data_a[4] => altsyncram_uvn3:auto_generated.data_a[4]
data_a[5] => altsyncram_uvn3:auto_generated.data_a[5]
data_a[6] => altsyncram_uvn3:auto_generated.data_a[6]
data_a[7] => altsyncram_uvn3:auto_generated.data_a[7]
data_a[8] => altsyncram_uvn3:auto_generated.data_a[8]
data_a[9] => altsyncram_uvn3:auto_generated.data_a[9]
data_a[10] => altsyncram_uvn3:auto_generated.data_a[10]
data_a[11] => altsyncram_uvn3:auto_generated.data_a[11]
data_a[12] => altsyncram_uvn3:auto_generated.data_a[12]
data_a[13] => altsyncram_uvn3:auto_generated.data_a[13]
data_a[14] => altsyncram_uvn3:auto_generated.data_a[14]
data_a[15] => altsyncram_uvn3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_uvn3:auto_generated.address_a[0]
address_a[1] => altsyncram_uvn3:auto_generated.address_a[1]
address_a[2] => altsyncram_uvn3:auto_generated.address_a[2]
address_a[3] => altsyncram_uvn3:auto_generated.address_a[3]
address_a[4] => altsyncram_uvn3:auto_generated.address_a[4]
address_a[5] => altsyncram_uvn3:auto_generated.address_a[5]
address_a[6] => altsyncram_uvn3:auto_generated.address_a[6]
address_a[7] => altsyncram_uvn3:auto_generated.address_a[7]
address_a[8] => altsyncram_uvn3:auto_generated.address_a[8]
address_a[9] => altsyncram_uvn3:auto_generated.address_a[9]
address_a[10] => altsyncram_uvn3:auto_generated.address_a[10]
address_a[11] => altsyncram_uvn3:auto_generated.address_a[11]
address_a[12] => altsyncram_uvn3:auto_generated.address_a[12]
address_a[13] => altsyncram_uvn3:auto_generated.address_a[13]
address_b[0] => altsyncram_uvn3:auto_generated.address_b[0]
address_b[1] => altsyncram_uvn3:auto_generated.address_b[1]
address_b[2] => altsyncram_uvn3:auto_generated.address_b[2]
address_b[3] => altsyncram_uvn3:auto_generated.address_b[3]
address_b[4] => altsyncram_uvn3:auto_generated.address_b[4]
address_b[5] => altsyncram_uvn3:auto_generated.address_b[5]
address_b[6] => altsyncram_uvn3:auto_generated.address_b[6]
address_b[7] => altsyncram_uvn3:auto_generated.address_b[7]
address_b[8] => altsyncram_uvn3:auto_generated.address_b[8]
address_b[9] => altsyncram_uvn3:auto_generated.address_b[9]
address_b[10] => altsyncram_uvn3:auto_generated.address_b[10]
address_b[11] => altsyncram_uvn3:auto_generated.address_b[11]
address_b[12] => altsyncram_uvn3:auto_generated.address_b[12]
address_b[13] => altsyncram_uvn3:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uvn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_uvn3:auto_generated.q_b[0]
q_b[1] <= altsyncram_uvn3:auto_generated.q_b[1]
q_b[2] <= altsyncram_uvn3:auto_generated.q_b[2]
q_b[3] <= altsyncram_uvn3:auto_generated.q_b[3]
q_b[4] <= altsyncram_uvn3:auto_generated.q_b[4]
q_b[5] <= altsyncram_uvn3:auto_generated.q_b[5]
q_b[6] <= altsyncram_uvn3:auto_generated.q_b[6]
q_b[7] <= altsyncram_uvn3:auto_generated.q_b[7]
q_b[8] <= altsyncram_uvn3:auto_generated.q_b[8]
q_b[9] <= altsyncram_uvn3:auto_generated.q_b[9]
q_b[10] <= altsyncram_uvn3:auto_generated.q_b[10]
q_b[11] <= altsyncram_uvn3:auto_generated.q_b[11]
q_b[12] <= altsyncram_uvn3:auto_generated.q_b[12]
q_b[13] <= altsyncram_uvn3:auto_generated.q_b[13]
q_b[14] <= altsyncram_uvn3:auto_generated.q_b[14]
q_b[15] <= altsyncram_uvn3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_myfirstfpga|onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => decode_jsa:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_b[0] <= mux_iob:mux3.result[0]
q_b[1] <= mux_iob:mux3.result[1]
q_b[2] <= mux_iob:mux3.result[2]
q_b[3] <= mux_iob:mux3.result[3]
q_b[4] <= mux_iob:mux3.result[4]
q_b[5] <= mux_iob:mux3.result[5]
q_b[6] <= mux_iob:mux3.result[6]
q_b[7] <= mux_iob:mux3.result[7]
q_b[8] <= mux_iob:mux3.result[8]
q_b[9] <= mux_iob:mux3.result[9]
q_b[10] <= mux_iob:mux3.result[10]
q_b[11] <= mux_iob:mux3.result[11]
q_b[12] <= mux_iob:mux3.result[12]
q_b[13] <= mux_iob:mux3.result[13]
q_b[14] <= mux_iob:mux3.result[14]
q_b[15] <= mux_iob:mux3.result[15]
wren_a => decode_jsa:decode2.enable


|DE0_myfirstfpga|onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|DE0_myfirstfpga|onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|mux_iob:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE0_myfirstfpga|output_to_12bitDAC:DAC1_inst
clk_dac => cs_i.CLK
clk_dac => wr_i.CLK
clk_dac => read_addr[0].CLK
clk_dac => read_addr[1].CLK
clk_dac => read_addr[2].CLK
clk_dac => read_addr[3].CLK
clk_dac => read_addr[4].CLK
clk_dac => read_addr[5].CLK
clk_dac => read_addr[6].CLK
clk_dac => read_addr[7].CLK
clk_dac => read_addr[8].CLK
clk_dac => read_addr[9].CLK
clk_dac => read_addr[10].CLK
clk_dac => read_addr[11].CLK
clk_dac => read_addr[12].CLK
clk_dac => read_addr[13].CLK
clk_dac => dac_out[0]~reg0.CLK
clk_dac => dac_out[1]~reg0.CLK
clk_dac => dac_out[2]~reg0.CLK
clk_dac => dac_out[3]~reg0.CLK
clk_dac => dac_out[4]~reg0.CLK
clk_dac => dac_out[5]~reg0.CLK
clk_dac => dac_out[6]~reg0.CLK
clk_dac => dac_out[7]~reg0.CLK
clk_dac => dac_out[8]~reg0.CLK
clk_dac => dac_out[9]~reg0.CLK
clk_dac => dac_out[10]~reg0.CLK
clk_dac => dac_out[11]~reg0.CLK
clk_dac => time_dac_i[0].CLK
clk_dac => time_dac_i[1].CLK
clk_dac => time_dac_i[2].CLK
clk_dac => time_dac_i[3].CLK
clk_dac => time_dac_i[4].CLK
clk_dac => time_dac_i[5].CLK
clk_dac => time_dac_i[6].CLK
clk_dac => time_dac_i[7].CLK
clk_dac => time_dac_i[8].CLK
clk_dac => time_dac_i[9].CLK
clk_dac => time_dac_i[10].CLK
clk_dac => time_dac_i[11].CLK
clk_dac => time_dac_i[12].CLK
clk_dac => time_dac_i[13].CLK
clk_dac => time_dac_i[14].CLK
clk_dac => time_dac_i[15].CLK
clk_dac => dac_out_i[0].CLK
clk_dac => dac_out_i[1].CLK
clk_dac => dac_out_i[2].CLK
clk_dac => dac_out_i[3].CLK
clk_dac => dac_out_i[4].CLK
clk_dac => dac_out_i[5].CLK
clk_dac => dac_out_i[6].CLK
clk_dac => dac_out_i[7].CLK
clk_dac => dac_out_i[8].CLK
clk_dac => dac_out_i[9].CLK
clk_dac => dac_out_i[10].CLK
clk_dac => dac_out_i[11].CLK
clk_dac => dac_out_i[12].CLK
clk_dac => dac_out_i[13].CLK
clk_dac => dac_out_i[14].CLK
clk_dac => dac_out_i[15].CLK
clk_dac => dac_out_i[16].CLK
clk_dac => dac_out_i[17].CLK
clk_dac => dac_out_i[18].CLK
clk_dac => dac_out_i[19].CLK
clk_dac => dac_out_i[20].CLK
clk_dac => dac_out_i[21].CLK
clk_dac => dac_out_i[22].CLK
clk_dac => dac_out_i[23].CLK
clk_dac => dac_out_i[24].CLK
clk_dac => dac_out_i[25].CLK
clk_dac => dac_out_i[26].CLK
clk_dac => dac_out_i[27].CLK
clk_dac => dac_out_i[28].CLK
clk_dac => dac_out_i[29].CLK
clk_dac => dac_out_i[30].CLK
clk_dac => dac_out_i[31].CLK
clk_dac => dac_dV_read[0].CLK
clk_dac => dac_dV_read[1].CLK
clk_dac => dac_dV_read[2].CLK
clk_dac => dac_dV_read[3].CLK
clk_dac => dac_dV_read[4].CLK
clk_dac => dac_dV_read[5].CLK
clk_dac => dac_dV_read[6].CLK
clk_dac => dac_dV_read[7].CLK
clk_dac => dac_dV_read[8].CLK
clk_dac => dac_dV_read[9].CLK
clk_dac => dac_dV_read[10].CLK
clk_dac => dac_dV_read[11].CLK
clk_dac => dac_dV_read[12].CLK
clk_dac => dac_dV_read[13].CLK
clk_dac => dac_dV_read[14].CLK
clk_dac => dac_dV_read[15].CLK
clk_dac => dac_dV_read[16].CLK
clk_dac => dac_dV_read[17].CLK
clk_dac => dac_dV_read[18].CLK
clk_dac => dac_dV_read[19].CLK
clk_dac => dac_dV_read[20].CLK
clk_dac => dac_dV_read[21].CLK
clk_dac => dac_dV_read[22].CLK
clk_dac => dac_dV_read[23].CLK
clk_dac => dac_dV_read[24].CLK
clk_dac => dac_dV_read[25].CLK
clk_dac => dac_dV_read[26].CLK
clk_dac => dac_dV_read[27].CLK
clk_dac => dac_dV_read[28].CLK
clk_dac => dac_dV_read[29].CLK
clk_dac => dac_dV_read[30].CLK
clk_dac => dac_dV_read[31].CLK
clk_dac => dac_out_read[0].CLK
clk_dac => dac_out_read[1].CLK
clk_dac => dac_out_read[2].CLK
clk_dac => dac_out_read[3].CLK
clk_dac => dac_out_read[4].CLK
clk_dac => dac_out_read[5].CLK
clk_dac => dac_out_read[6].CLK
clk_dac => dac_out_read[7].CLK
clk_dac => dac_out_read[8].CLK
clk_dac => dac_out_read[9].CLK
clk_dac => dac_out_read[10].CLK
clk_dac => dac_out_read[11].CLK
clk_dac => dac_out_read[12].CLK
clk_dac => dac_out_read[13].CLK
clk_dac => dac_out_read[14].CLK
clk_dac => dac_out_read[15].CLK
clk_dac => dac_out_read[16].CLK
clk_dac => dac_out_read[17].CLK
clk_dac => dac_out_read[18].CLK
clk_dac => dac_out_read[19].CLK
clk_dac => dac_out_read[20].CLK
clk_dac => dac_out_read[21].CLK
clk_dac => dac_out_read[22].CLK
clk_dac => dac_out_read[23].CLK
clk_dac => dac_out_read[24].CLK
clk_dac => dac_out_read[25].CLK
clk_dac => dac_out_read[26].CLK
clk_dac => dac_out_read[27].CLK
clk_dac => dac_out_read[28].CLK
clk_dac => dac_out_read[29].CLK
clk_dac => dac_out_read[30].CLK
clk_dac => dac_out_read[31].CLK
clk_dac => time_dac_read[0].CLK
clk_dac => time_dac_read[1].CLK
clk_dac => time_dac_read[2].CLK
clk_dac => time_dac_read[3].CLK
clk_dac => time_dac_read[4].CLK
clk_dac => time_dac_read[5].CLK
clk_dac => time_dac_read[6].CLK
clk_dac => time_dac_read[7].CLK
clk_dac => time_dac_read[8].CLK
clk_dac => time_dac_read[9].CLK
clk_dac => time_dac_read[10].CLK
clk_dac => time_dac_read[11].CLK
clk_dac => time_dac_read[12].CLK
clk_dac => time_dac_read[13].CLK
clk_dac => time_dac_read[14].CLK
clk_dac => time_dac_read[15].CLK
clk_dac => timing.CLK
clk_dac => dac_dV_i[0].CLK
clk_dac => dac_dV_i[1].CLK
clk_dac => dac_dV_i[2].CLK
clk_dac => dac_dV_i[3].CLK
clk_dac => dac_dV_i[4].CLK
clk_dac => dac_dV_i[5].CLK
clk_dac => dac_dV_i[6].CLK
clk_dac => dac_dV_i[7].CLK
clk_dac => dac_dV_i[8].CLK
clk_dac => dac_dV_i[9].CLK
clk_dac => dac_dV_i[10].CLK
clk_dac => dac_dV_i[11].CLK
clk_dac => dac_dV_i[12].CLK
clk_dac => dac_dV_i[13].CLK
clk_dac => dac_dV_i[14].CLK
clk_dac => dac_dV_i[15].CLK
clk_dac => dac_dV_i[16].CLK
clk_dac => dac_dV_i[17].CLK
clk_dac => dac_dV_i[18].CLK
clk_dac => dac_dV_i[19].CLK
clk_dac => dac_dV_i[20].CLK
clk_dac => dac_dV_i[21].CLK
clk_dac => dac_dV_i[22].CLK
clk_dac => dac_dV_i[23].CLK
clk_dac => dac_dV_i[24].CLK
clk_dac => dac_dV_i[25].CLK
clk_dac => dac_dV_i[26].CLK
clk_dac => dac_dV_i[27].CLK
clk_dac => dac_dV_i[28].CLK
clk_dac => dac_dV_i[29].CLK
clk_dac => dac_dV_i[30].CLK
clk_dac => dac_dV_i[31].CLK
clk_dac => dac_read_mode~1.DATAIN
clk_dac => dac_state~4.DATAIN
iRST => dac_read_mode.NONE.OUTPUTSELECT
iRST => dac_read_mode.DONE.OUTPUTSELECT
iRST => dac_read_mode.READ_dV.OUTPUTSELECT
iRST => dac_read_mode.READ_dV_float.OUTPUTSELECT
iRST => dac_read_mode.READ_V.OUTPUTSELECT
iRST => dac_read_mode.READ_T.OUTPUTSELECT
iRST => dac_state~6.DATAIN
iRST => dac_dV_i[31].ENA
iRST => dac_dV_i[30].ENA
iRST => dac_dV_i[29].ENA
iRST => dac_dV_i[28].ENA
iRST => dac_dV_i[27].ENA
iRST => dac_dV_i[26].ENA
iRST => dac_dV_i[25].ENA
iRST => dac_dV_i[24].ENA
iRST => dac_dV_i[23].ENA
iRST => dac_dV_i[22].ENA
iRST => dac_dV_i[21].ENA
iRST => dac_dV_i[20].ENA
iRST => dac_dV_i[19].ENA
iRST => dac_dV_i[18].ENA
iRST => dac_dV_i[17].ENA
iRST => dac_dV_i[16].ENA
iRST => dac_dV_i[15].ENA
iRST => dac_dV_i[14].ENA
iRST => dac_dV_i[13].ENA
iRST => dac_dV_i[12].ENA
iRST => dac_dV_i[11].ENA
iRST => dac_dV_i[10].ENA
iRST => dac_dV_i[9].ENA
iRST => dac_dV_i[8].ENA
iRST => dac_dV_i[7].ENA
iRST => dac_dV_i[6].ENA
iRST => dac_dV_i[5].ENA
iRST => dac_dV_i[4].ENA
iRST => dac_dV_i[3].ENA
iRST => dac_dV_i[2].ENA
iRST => dac_dV_i[1].ENA
iRST => dac_dV_i[0].ENA
iRST => cs_i.ENA
iRST => timing.ENA
iRST => time_dac_read[15].ENA
iRST => time_dac_read[14].ENA
iRST => time_dac_read[13].ENA
iRST => time_dac_read[12].ENA
iRST => time_dac_read[11].ENA
iRST => time_dac_read[10].ENA
iRST => time_dac_read[9].ENA
iRST => time_dac_read[8].ENA
iRST => time_dac_read[7].ENA
iRST => time_dac_read[6].ENA
iRST => time_dac_read[5].ENA
iRST => time_dac_read[4].ENA
iRST => time_dac_read[3].ENA
iRST => time_dac_read[2].ENA
iRST => time_dac_read[1].ENA
iRST => time_dac_read[0].ENA
iRST => dac_out_read[31].ENA
iRST => dac_out_read[30].ENA
iRST => dac_out_read[29].ENA
iRST => dac_out_read[28].ENA
iRST => dac_out_read[27].ENA
iRST => dac_out_read[26].ENA
iRST => dac_out_read[25].ENA
iRST => dac_out_read[24].ENA
iRST => dac_out_read[23].ENA
iRST => dac_out_read[22].ENA
iRST => dac_out_read[21].ENA
iRST => dac_out_read[20].ENA
iRST => dac_out_read[19].ENA
iRST => dac_out_read[18].ENA
iRST => dac_out_read[17].ENA
iRST => dac_out_read[16].ENA
iRST => dac_out_read[15].ENA
iRST => dac_out_read[14].ENA
iRST => dac_out_read[13].ENA
iRST => dac_out_read[12].ENA
iRST => dac_out_read[11].ENA
iRST => dac_out_read[10].ENA
iRST => dac_out_read[9].ENA
iRST => dac_out_read[8].ENA
iRST => dac_out_read[7].ENA
iRST => dac_out_read[6].ENA
iRST => dac_out_read[5].ENA
iRST => dac_out_read[4].ENA
iRST => dac_out_read[3].ENA
iRST => dac_out_read[2].ENA
iRST => dac_out_read[1].ENA
iRST => dac_out_read[0].ENA
iRST => dac_dV_read[31].ENA
iRST => dac_dV_read[30].ENA
iRST => dac_dV_read[29].ENA
iRST => dac_dV_read[28].ENA
iRST => dac_dV_read[27].ENA
iRST => dac_dV_read[26].ENA
iRST => dac_dV_read[25].ENA
iRST => dac_dV_read[24].ENA
iRST => dac_dV_read[23].ENA
iRST => dac_dV_read[22].ENA
iRST => dac_dV_read[21].ENA
iRST => dac_dV_read[20].ENA
iRST => dac_dV_read[19].ENA
iRST => dac_dV_read[18].ENA
iRST => dac_dV_read[17].ENA
iRST => dac_dV_read[16].ENA
iRST => dac_dV_read[15].ENA
iRST => dac_dV_read[14].ENA
iRST => dac_dV_read[13].ENA
iRST => dac_dV_read[12].ENA
iRST => dac_dV_read[11].ENA
iRST => dac_dV_read[10].ENA
iRST => dac_dV_read[9].ENA
iRST => dac_dV_read[8].ENA
iRST => dac_dV_read[7].ENA
iRST => dac_dV_read[6].ENA
iRST => dac_dV_read[5].ENA
iRST => dac_dV_read[4].ENA
iRST => dac_dV_read[3].ENA
iRST => dac_dV_read[2].ENA
iRST => dac_dV_read[1].ENA
iRST => dac_dV_read[0].ENA
iRST => dac_out_i[31].ENA
iRST => dac_out_i[30].ENA
iRST => dac_out_i[29].ENA
iRST => dac_out_i[28].ENA
iRST => dac_out_i[27].ENA
iRST => dac_out_i[26].ENA
iRST => dac_out_i[25].ENA
iRST => dac_out_i[24].ENA
iRST => dac_out_i[23].ENA
iRST => dac_out_i[22].ENA
iRST => dac_out_i[21].ENA
iRST => dac_out_i[20].ENA
iRST => dac_out_i[19].ENA
iRST => dac_out_i[18].ENA
iRST => dac_out_i[17].ENA
iRST => dac_out_i[16].ENA
iRST => dac_out_i[15].ENA
iRST => dac_out_i[14].ENA
iRST => dac_out_i[13].ENA
iRST => dac_out_i[12].ENA
iRST => dac_out_i[11].ENA
iRST => dac_out_i[10].ENA
iRST => dac_out_i[9].ENA
iRST => dac_out_i[8].ENA
iRST => dac_out_i[7].ENA
iRST => dac_out_i[6].ENA
iRST => dac_out_i[5].ENA
iRST => dac_out_i[4].ENA
iRST => dac_out_i[3].ENA
iRST => dac_out_i[2].ENA
iRST => dac_out_i[1].ENA
iRST => dac_out_i[0].ENA
iRST => time_dac_i[15].ENA
iRST => time_dac_i[14].ENA
iRST => time_dac_i[13].ENA
iRST => time_dac_i[12].ENA
iRST => time_dac_i[11].ENA
iRST => time_dac_i[10].ENA
iRST => time_dac_i[9].ENA
iRST => time_dac_i[8].ENA
iRST => time_dac_i[7].ENA
iRST => time_dac_i[6].ENA
iRST => time_dac_i[5].ENA
iRST => time_dac_i[4].ENA
iRST => time_dac_i[3].ENA
iRST => time_dac_i[2].ENA
iRST => time_dac_i[1].ENA
iRST => time_dac_i[0].ENA
iRST => dac_out[11]~reg0.ENA
iRST => dac_out[10]~reg0.ENA
iRST => dac_out[9]~reg0.ENA
iRST => dac_out[8]~reg0.ENA
iRST => dac_out[7]~reg0.ENA
iRST => dac_out[6]~reg0.ENA
iRST => dac_out[5]~reg0.ENA
iRST => dac_out[4]~reg0.ENA
iRST => dac_out[3]~reg0.ENA
iRST => dac_out[2]~reg0.ENA
iRST => dac_out[1]~reg0.ENA
iRST => dac_out[0]~reg0.ENA
iRST => read_addr[13].ENA
iRST => read_addr[12].ENA
iRST => read_addr[11].ENA
iRST => read_addr[10].ENA
iRST => read_addr[9].ENA
iRST => read_addr[8].ENA
iRST => read_addr[7].ENA
iRST => read_addr[6].ENA
iRST => read_addr[5].ENA
iRST => read_addr[4].ENA
iRST => read_addr[3].ENA
iRST => read_addr[2].ENA
iRST => read_addr[1].ENA
iRST => read_addr[0].ENA
iRST => wr_i.ENA
data_in[0] => Equal0.IN31
data_in[0] => LessThan0.IN32
data_in[0] => time_dac_read.DATAA
data_in[0] => Equal1.IN31
data_in[0] => dac_out_read.DATAB
data_in[0] => dac_dV_read.DATAB
data_in[0] => dac_dV_read.DATAB
data_in[0] => LessThan2.IN32
data_in[1] => Equal0.IN30
data_in[1] => LessThan0.IN31
data_in[1] => time_dac_read.DATAA
data_in[1] => Equal1.IN30
data_in[1] => dac_out_read.DATAB
data_in[1] => dac_dV_read.DATAB
data_in[1] => dac_dV_read.DATAB
data_in[1] => LessThan2.IN31
data_in[2] => Equal0.IN29
data_in[2] => LessThan0.IN30
data_in[2] => time_dac_read.DATAA
data_in[2] => Equal1.IN29
data_in[2] => dac_out_read.DATAB
data_in[2] => dac_dV_read.DATAB
data_in[2] => dac_dV_read.DATAB
data_in[2] => LessThan2.IN30
data_in[3] => Equal0.IN28
data_in[3] => LessThan0.IN29
data_in[3] => time_dac_read.DATAA
data_in[3] => Equal1.IN28
data_in[3] => dac_out_read.DATAB
data_in[3] => dac_dV_read.DATAB
data_in[3] => dac_dV_read.DATAB
data_in[3] => LessThan2.IN29
data_in[4] => Equal0.IN27
data_in[4] => LessThan0.IN28
data_in[4] => time_dac_read.DATAA
data_in[4] => Equal1.IN27
data_in[4] => dac_out_read.DATAB
data_in[4] => dac_dV_read.DATAB
data_in[4] => dac_dV_read.DATAB
data_in[4] => LessThan2.IN28
data_in[5] => Equal0.IN26
data_in[5] => LessThan0.IN27
data_in[5] => time_dac_read.DATAA
data_in[5] => Equal1.IN26
data_in[5] => dac_out_read.DATAB
data_in[5] => dac_dV_read.DATAB
data_in[5] => dac_dV_read.DATAB
data_in[5] => LessThan2.IN27
data_in[6] => Equal0.IN25
data_in[6] => LessThan0.IN26
data_in[6] => time_dac_read.DATAA
data_in[6] => Equal1.IN25
data_in[6] => dac_out_read.DATAB
data_in[6] => dac_dV_read.DATAB
data_in[6] => dac_dV_read.DATAB
data_in[6] => LessThan2.IN26
data_in[7] => Equal0.IN24
data_in[7] => LessThan0.IN25
data_in[7] => time_dac_read.DATAA
data_in[7] => Equal1.IN24
data_in[7] => dac_out_read.DATAB
data_in[7] => dac_dV_read.DATAB
data_in[7] => dac_dV_read.DATAB
data_in[7] => LessThan2.IN25
data_in[8] => Equal0.IN23
data_in[8] => LessThan0.IN24
data_in[8] => time_dac_read.DATAA
data_in[8] => Equal1.IN23
data_in[8] => dac_out_read.DATAB
data_in[8] => dac_dV_read.DATAB
data_in[8] => dac_dV_read.DATAB
data_in[8] => LessThan2.IN24
data_in[9] => Equal0.IN22
data_in[9] => LessThan0.IN23
data_in[9] => time_dac_read.DATAA
data_in[9] => Equal1.IN22
data_in[9] => dac_out_read.DATAB
data_in[9] => dac_dV_read.DATAB
data_in[9] => dac_dV_read.DATAB
data_in[9] => LessThan2.IN23
data_in[10] => Equal0.IN21
data_in[10] => LessThan0.IN22
data_in[10] => time_dac_read.DATAA
data_in[10] => Equal1.IN21
data_in[10] => dac_out_read.DATAB
data_in[10] => dac_dV_read.DATAB
data_in[10] => dac_dV_read.DATAB
data_in[10] => LessThan2.IN22
data_in[11] => Equal0.IN20
data_in[11] => LessThan0.IN21
data_in[11] => time_dac_read.DATAA
data_in[11] => Equal1.IN20
data_in[11] => dac_out_read.DATAB
data_in[11] => dac_dV_read.DATAB
data_in[11] => dac_dV_read.DATAB
data_in[11] => LessThan2.IN21
data_in[12] => Equal0.IN19
data_in[12] => LessThan0.IN20
data_in[12] => time_dac_read.DATAA
data_in[12] => Equal1.IN19
data_in[12] => dac_out_read.DATAB
data_in[12] => dac_dV_read.DATAB
data_in[12] => dac_dV_read.DATAB
data_in[12] => LessThan2.IN20
data_in[13] => Equal0.IN18
data_in[13] => LessThan0.IN19
data_in[13] => time_dac_read.DATAA
data_in[13] => Equal1.IN18
data_in[13] => dac_out_read.DATAB
data_in[13] => dac_dV_read.DATAB
data_in[13] => dac_dV_read.DATAB
data_in[13] => LessThan2.IN19
data_in[14] => Equal0.IN17
data_in[14] => LessThan0.IN18
data_in[14] => time_dac_read.DATAA
data_in[14] => Equal1.IN17
data_in[14] => dac_out_read.DATAB
data_in[14] => dac_dV_read.DATAB
data_in[14] => dac_dV_read.DATAB
data_in[14] => LessThan2.IN18
data_in[15] => Equal0.IN16
data_in[15] => LessThan0.IN17
data_in[15] => time_dac_read.DATAA
data_in[15] => Equal1.IN16
data_in[15] => dac_out_read.DATAB
data_in[15] => dac_dV_read.DATAB
data_in[15] => dac_dV_read.DATAB
data_in[15] => LessThan2.IN17
dac_out[0] <= dac_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[1] <= dac_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[2] <= dac_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[3] <= dac_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[4] <= dac_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[5] <= dac_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[6] <= dac_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[7] <= dac_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[8] <= dac_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[9] <= dac_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[10] <= dac_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[11] <= dac_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[0] <= read_addr[0].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[1] <= read_addr[1].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[2] <= read_addr[2].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[3] <= read_addr[3].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[4] <= read_addr[4].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[5] <= read_addr[5].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[6] <= read_addr[6].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[7] <= read_addr[7].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[8] <= read_addr[8].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[9] <= read_addr[9].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[10] <= read_addr[10].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[11] <= read_addr[11].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[12] <= read_addr[12].DB_MAX_OUTPUT_PORT_TYPE
read_addr_out[13] <= read_addr[13].DB_MAX_OUTPUT_PORT_TYPE
wr_n <= wr_i.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_i.DB_MAX_OUTPUT_PORT_TYPE
run_cmd => process_0.IN0
run_trigger => process_0.IN1


|DE0_myfirstfpga|onchip_memory:mem1
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdaddress[12] => altsyncram:altsyncram_component.address_b[12]
rdaddress[13] => altsyncram:altsyncram_component.address_b[13]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wraddress[12] => altsyncram:altsyncram_component.address_a[12]
wraddress[13] => altsyncram:altsyncram_component.address_a[13]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|DE0_myfirstfpga|onchip_memory:mem1|altsyncram:altsyncram_component
wren_a => altsyncram_uvn3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uvn3:auto_generated.data_a[0]
data_a[1] => altsyncram_uvn3:auto_generated.data_a[1]
data_a[2] => altsyncram_uvn3:auto_generated.data_a[2]
data_a[3] => altsyncram_uvn3:auto_generated.data_a[3]
data_a[4] => altsyncram_uvn3:auto_generated.data_a[4]
data_a[5] => altsyncram_uvn3:auto_generated.data_a[5]
data_a[6] => altsyncram_uvn3:auto_generated.data_a[6]
data_a[7] => altsyncram_uvn3:auto_generated.data_a[7]
data_a[8] => altsyncram_uvn3:auto_generated.data_a[8]
data_a[9] => altsyncram_uvn3:auto_generated.data_a[9]
data_a[10] => altsyncram_uvn3:auto_generated.data_a[10]
data_a[11] => altsyncram_uvn3:auto_generated.data_a[11]
data_a[12] => altsyncram_uvn3:auto_generated.data_a[12]
data_a[13] => altsyncram_uvn3:auto_generated.data_a[13]
data_a[14] => altsyncram_uvn3:auto_generated.data_a[14]
data_a[15] => altsyncram_uvn3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_uvn3:auto_generated.address_a[0]
address_a[1] => altsyncram_uvn3:auto_generated.address_a[1]
address_a[2] => altsyncram_uvn3:auto_generated.address_a[2]
address_a[3] => altsyncram_uvn3:auto_generated.address_a[3]
address_a[4] => altsyncram_uvn3:auto_generated.address_a[4]
address_a[5] => altsyncram_uvn3:auto_generated.address_a[5]
address_a[6] => altsyncram_uvn3:auto_generated.address_a[6]
address_a[7] => altsyncram_uvn3:auto_generated.address_a[7]
address_a[8] => altsyncram_uvn3:auto_generated.address_a[8]
address_a[9] => altsyncram_uvn3:auto_generated.address_a[9]
address_a[10] => altsyncram_uvn3:auto_generated.address_a[10]
address_a[11] => altsyncram_uvn3:auto_generated.address_a[11]
address_a[12] => altsyncram_uvn3:auto_generated.address_a[12]
address_a[13] => altsyncram_uvn3:auto_generated.address_a[13]
address_b[0] => altsyncram_uvn3:auto_generated.address_b[0]
address_b[1] => altsyncram_uvn3:auto_generated.address_b[1]
address_b[2] => altsyncram_uvn3:auto_generated.address_b[2]
address_b[3] => altsyncram_uvn3:auto_generated.address_b[3]
address_b[4] => altsyncram_uvn3:auto_generated.address_b[4]
address_b[5] => altsyncram_uvn3:auto_generated.address_b[5]
address_b[6] => altsyncram_uvn3:auto_generated.address_b[6]
address_b[7] => altsyncram_uvn3:auto_generated.address_b[7]
address_b[8] => altsyncram_uvn3:auto_generated.address_b[8]
address_b[9] => altsyncram_uvn3:auto_generated.address_b[9]
address_b[10] => altsyncram_uvn3:auto_generated.address_b[10]
address_b[11] => altsyncram_uvn3:auto_generated.address_b[11]
address_b[12] => altsyncram_uvn3:auto_generated.address_b[12]
address_b[13] => altsyncram_uvn3:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uvn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_uvn3:auto_generated.q_b[0]
q_b[1] <= altsyncram_uvn3:auto_generated.q_b[1]
q_b[2] <= altsyncram_uvn3:auto_generated.q_b[2]
q_b[3] <= altsyncram_uvn3:auto_generated.q_b[3]
q_b[4] <= altsyncram_uvn3:auto_generated.q_b[4]
q_b[5] <= altsyncram_uvn3:auto_generated.q_b[5]
q_b[6] <= altsyncram_uvn3:auto_generated.q_b[6]
q_b[7] <= altsyncram_uvn3:auto_generated.q_b[7]
q_b[8] <= altsyncram_uvn3:auto_generated.q_b[8]
q_b[9] <= altsyncram_uvn3:auto_generated.q_b[9]
q_b[10] <= altsyncram_uvn3:auto_generated.q_b[10]
q_b[11] <= altsyncram_uvn3:auto_generated.q_b[11]
q_b[12] <= altsyncram_uvn3:auto_generated.q_b[12]
q_b[13] <= altsyncram_uvn3:auto_generated.q_b[13]
q_b[14] <= altsyncram_uvn3:auto_generated.q_b[14]
q_b[15] <= altsyncram_uvn3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_myfirstfpga|onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => decode_jsa:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_b[0] <= mux_iob:mux3.result[0]
q_b[1] <= mux_iob:mux3.result[1]
q_b[2] <= mux_iob:mux3.result[2]
q_b[3] <= mux_iob:mux3.result[3]
q_b[4] <= mux_iob:mux3.result[4]
q_b[5] <= mux_iob:mux3.result[5]
q_b[6] <= mux_iob:mux3.result[6]
q_b[7] <= mux_iob:mux3.result[7]
q_b[8] <= mux_iob:mux3.result[8]
q_b[9] <= mux_iob:mux3.result[9]
q_b[10] <= mux_iob:mux3.result[10]
q_b[11] <= mux_iob:mux3.result[11]
q_b[12] <= mux_iob:mux3.result[12]
q_b[13] <= mux_iob:mux3.result[13]
q_b[14] <= mux_iob:mux3.result[14]
q_b[15] <= mux_iob:mux3.result[15]
wren_a => decode_jsa:decode2.enable


|DE0_myfirstfpga|onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|DE0_myfirstfpga|onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|mux_iob:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


