Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 24 12:24:57 2021
| Host         : DESKTOP-5JKUPM9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_UART_control_sets_placed.rpt
| Design       : CPU_UART
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    72 |
| Unused register locations in slices containing registers |   127 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           23 |
| No           | No                    | Yes                    |              76 |           41 |
| No           | Yes                   | No                     |              42 |           16 |
| Yes          | No                    | No                     |              29 |            8 |
| Yes          | No                    | Yes                    |             326 |          107 |
| Yes          | Yes                   | No                     |            1050 |          383 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                    Enable Signal                                                   |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clock_IBUF                             |                                                                                                                    |                                                                                                                             |                1 |              1 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst                                                                                                                     |                1 |              1 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst                                                                                                                     |                1 |              1 |
|  dmemory32_0/ram_i_1_n_0                |                                                                                                                    |                                                                                                                             |                2 |              2 |
|  uprgrom/instmem_i_1_n_0                |                                                                                                                    |                                                                                                                             |                2 |              2 |
|  uart/inst/upg_inst/rdStat_BUFG         |                                                                                                                    | upg_rst                                                                                                                     |                2 |              2 |
|  clkout1_BUFG                           |                                                                                                                    | Idecode32_0/SR[0]                                                                                                           |                3 |              3 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                             |                2 |              3 |
| ~c/inst/clk_out1                        | uprgrom/PC_reg[28][0]                                                                                              | Idecode32_0/SR[0]                                                                                                           |                1 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                             |                2 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     | uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |
|  scan_0/Y_r_reg[6]_i_2_n_0              |                                                                                                                    |                                                                                                                             |                2 |              7 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                             |                1 |              7 |
|  c/inst/clk_out1                        | uprgrom/ledout_reg[16][1]                                                                                          | Idecode32_0/SR[0]                                                                                                           |                2 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                     |                5 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                             |                1 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                3 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                             |                1 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                2 |              9 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                     |                2 |             10 |
|  c/inst/clk_out1                        | uprgrom/ledout_reg[16][0]                                                                                          | Idecode32_0/SR[0]                                                                                                           |                4 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                4 |             16 |
| ~c/inst/clk_out1                        | uprgrom/switchrdata_reg[0][0]                                                                                      | Idecode32_0/SR[0]                                                                                                           |                6 |             16 |
|  c/inst/clk_out2                        | uprgrom/store_scanwdata_reg[15][0]                                                                                 |                                                                                                                             |                4 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                5 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    |                                                                                                                             |                7 |             20 |
| ~c/inst/clk_out1                        |                                                                                                                    | Idecode32_0/SR[0]                                                                                                           |               16 |             27 |
|  PC1                                    |                                                                                                                    |                                                                                                                             |                9 |             30 |
|  c/inst/clk_out1                        | uprgrom/register_reg[3][31][0]                                                                                     | Idecode32_0/SR[0]                                                                                                           |               11 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[7][31][0]                                                                                     | Idecode32_0/SR[0]                                                                                                           |               15 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[5][31][0]                                                                                     | Idecode32_0/SR[0]                                                                                                           |               13 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[21][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               10 |             32 |
|  c/inst/clk_out1                        | uprgrom/E[0]                                                                                                       | Idecode32_0/SR[0]                                                                                                           |                8 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[17][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               12 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[18][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |                9 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[25][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               10 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[23][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               14 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[19][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               14 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[20][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               13 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[28][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               11 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[27][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               10 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[22][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               12 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[30][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               12 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[16][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               11 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[13][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |                9 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[29][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               16 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[1][31][0]                                                                                     | Idecode32_0/SR[0]                                                                                                           |               11 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[24][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |                8 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[26][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |                8 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[31][31]_1[0]                                                                                  | Idecode32_0/SR[0]                                                                                                           |               17 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[14][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               14 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[12][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |                9 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[2][31][0]                                                                                     | Idecode32_0/SR[0]                                                                                                           |                9 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[11][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               10 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[10][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |                7 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[15][31][0]                                                                                    | Idecode32_0/SR[0]                                                                                                           |               13 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[4][31][0]                                                                                     | Idecode32_0/SR[0]                                                                                                           |               13 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[9][31][0]                                                                                     | Idecode32_0/SR[0]                                                                                                           |               22 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[8][31][0]                                                                                     | Idecode32_0/SR[0]                                                                                                           |               14 |             32 |
|  c/inst/clk_out1                        | uprgrom/register_reg[6][31][0]                                                                                     | Idecode32_0/SR[0]                                                                                                           |               11 |             32 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | upg_rst                                                                                                                     |               14 |             33 |
|  c/inst/clk_out2                        |                                                                                                                    | Idecode32_0/SR[0]                                                                                                           |               14 |             33 |
|  clkout1_BUFG                           | scan_0/tenThousandsBit[6]_i_1_n_0                                                                                  | Idecode32_0/SR[0]                                                                                                           |               11 |             35 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                     |                9 |             36 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst                                                                                                                     |               25 |             47 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                     |               13 |             49 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                     |               15 |             56 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     3 |
| 3      |                     2 |
| 4      |                     4 |
| 6      |                     2 |
| 7      |                     2 |
| 8      |                     7 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                    47 |
+--------+-----------------------+


