/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/displayport_v8_0_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap displayport_v8_0_1 /home/feilong/Storages/fpga/000_vivado_sim_linux32/displayport_v8_0_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work displayport_v8_0_1 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/displayport_v8_0_1/.cxl.verilog.displayport_v8_0_1.displayport_v8_0_1.lin64.cmf
