{"vcs1":{"timestamp_begin":1681769346.082238732, "rt":0.36, "ut":0.16, "st":0.10}}
{"vcselab":{"timestamp_begin":1681769346.504983638, "rt":0.41, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1681769346.967535423, "rt":0.21, "ut":0.08, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681769345.739441661}
{"VCS_COMP_START_TIME": 1681769345.739441661}
{"VCS_COMP_END_TIME": 1681769347.241193367}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv IO.sv FSM.sv library.sv top.sv"}
{"vcs1": {"peak_mem": 337048}}
{"stitch_vcselab": {"peak_mem": 238980}}
