
---------- Begin Simulation Statistics ----------
final_tick                                  527294000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16692                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159404                       # Number of bytes of host memory used
host_op_rate                                    16743                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.39                       # Real time elapsed on the host
host_tick_rate                               71384348                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      123296                       # Number of instructions simulated
sim_ops                                        123678                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000527                       # Number of seconds simulated
sim_ticks                                   527294000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22346                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.003327                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.996673                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1054588                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1051079.000007                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15926                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6420                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              3508.999993                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98833                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98833                       # number of integer instructions
system.cpu00.num_int_register_reads            120838                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64473                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20291                       # Number of load instructions
system.cpu00.num_mem_refs                       36557                       # number of memory refs
system.cpu00.num_store_insts                    16266                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62913     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20576     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15969     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        1754500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      1754500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      1754500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     525539500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      1754500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             285                       # Number of branches fetched
system.cpu01.committedInsts                      1478                       # Number of instructions committed
system.cpu01.committedOps                        1484                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.974696                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.025304                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1054587                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             26684.976646                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          150                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       135                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1027902.023354                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1454                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1454                       # number of integer instructions
system.cpu01.num_int_register_reads              1691                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             1036                       # number of times the integer registers were written
system.cpu01.num_load_insts                       343                       # Number of load instructions
system.cpu01.num_mem_refs                         562                       # number of memory refs
system.cpu01.num_store_insts                      219                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.67%      0.67% # Class of executed instruction
system.cpu01.op_class::IntAlu                     911     61.31%     61.98% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.07%     62.05% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.13%     62.18% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     62.18% # Class of executed instruction
system.cpu01.op_class::MemRead                    347     23.35%     85.53% # Class of executed instruction
system.cpu01.op_class::MemWrite                   203     13.66%     99.19% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.19% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.81%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1486                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      114183500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    114183500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    114183500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     413110500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    114183500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             324                       # Number of branches fetched
system.cpu02.committedInsts                      1687                       # Number of instructions committed
system.cpu02.committedOps                        1693                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.979445                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.020555                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1054550                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             21676.220871                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          170                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       154                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1032873.779129                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1660                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1660                       # number of integer instructions
system.cpu02.num_int_register_reads              1926                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             1192                       # number of times the integer registers were written
system.cpu02.num_load_insts                       393                       # Number of load instructions
system.cpu02.num_mem_refs                         633                       # number of memory refs
system.cpu02.num_store_insts                      240                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.59%      0.59% # Class of executed instruction
system.cpu02.op_class::IntAlu                    1049     61.89%     62.48% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.06%     62.54% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.12%     62.65% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     62.65% # Class of executed instruction
system.cpu02.op_class::MemRead                    397     23.42%     86.08% # Class of executed instruction
system.cpu02.op_class::MemWrite                   224     13.22%     99.29% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.29% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.71%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1695                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      108981000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    108981000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    108981000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     418313000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    108981000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             310                       # Number of branches fetched
system.cpu03.committedInsts                      1599                       # Number of instructions committed
system.cpu03.committedOps                        1605                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.978467                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.021533                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1054509                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             22706.300883                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          158                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       152                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1031802.699117                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1568                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1568                       # number of integer instructions
system.cpu03.num_int_register_reads              1822                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             1124                       # number of times the integer registers were written
system.cpu03.num_load_insts                       371                       # Number of load instructions
system.cpu03.num_mem_refs                         601                       # number of memory refs
system.cpu03.num_store_insts                      230                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.62%      0.62% # Class of executed instruction
system.cpu03.op_class::IntAlu                     993     61.79%     62.41% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.06%     62.48% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.12%     62.60% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     62.60% # Class of executed instruction
system.cpu03.op_class::MemRead                    375     23.34%     85.94% # Class of executed instruction
system.cpu03.op_class::MemWrite                   214     13.32%     99.25% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.25% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.75%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1607                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       99836500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     99836500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     99836500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     427457500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     99836500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             279                       # Number of branches fetched
system.cpu04.committedInsts                      1440                       # Number of instructions committed
system.cpu04.committedOps                        1446                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.977718                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.022282                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1054495                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             23495.929758                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          144                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       135                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1030999.070242                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1414                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1414                       # number of integer instructions
system.cpu04.num_int_register_reads              1647                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             1008                       # number of times the integer registers were written
system.cpu04.num_load_insts                       334                       # Number of load instructions
system.cpu04.num_mem_refs                         548                       # number of memory refs
system.cpu04.num_store_insts                      214                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.69%      0.69% # Class of executed instruction
system.cpu04.op_class::IntAlu                     887     61.26%     61.95% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.07%     62.02% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.14%     62.15% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     62.15% # Class of executed instruction
system.cpu04.op_class::MemRead                    338     23.34%     85.50% # Class of executed instruction
system.cpu04.op_class::MemWrite                   198     13.67%     99.17% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.17% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.83%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1448                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       91457500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     91457500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     91457500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     435836500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     91457500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             330                       # Number of branches fetched
system.cpu05.committedInsts                      1716                       # Number of instructions committed
system.cpu05.committedOps                        1722                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.978828                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.021172                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1054527                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             22326.710450                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          171                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       159                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1032200.289550                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1686                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1686                       # number of integer instructions
system.cpu05.num_int_register_reads              1959                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             1213                       # number of times the integer registers were written
system.cpu05.num_load_insts                       403                       # Number of load instructions
system.cpu05.num_mem_refs                         646                       # number of memory refs
system.cpu05.num_store_insts                      243                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.58%      0.58% # Class of executed instruction
system.cpu05.op_class::IntAlu                    1065     61.77%     62.35% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.06%     62.41% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.12%     62.53% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     62.53% # Class of executed instruction
system.cpu05.op_class::MemRead                    407     23.61%     86.14% # Class of executed instruction
system.cpu05.op_class::MemWrite                   227     13.17%     99.30% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.30% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.70%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1724                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       83504000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     83504000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     83504000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     443790000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     83504000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             315                       # Number of branches fetched
system.cpu06.committedInsts                      1627                       # Number of instructions committed
system.cpu06.committedOps                        1633                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.978634                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.021366                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1054561                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             22531.425084                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          161                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       154                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1032029.574916                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1596                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1596                       # number of integer instructions
system.cpu06.num_int_register_reads              1854                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             1145                       # number of times the integer registers were written
system.cpu06.num_load_insts                       378                       # Number of load instructions
system.cpu06.num_mem_refs                         611                       # number of memory refs
system.cpu06.num_store_insts                      233                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.61%      0.61% # Class of executed instruction
system.cpu06.op_class::IntAlu                    1011     61.83%     62.45% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.06%     62.51% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.12%     62.63% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     62.63% # Class of executed instruction
system.cpu06.op_class::MemRead                    382     23.36%     85.99% # Class of executed instruction
system.cpu06.op_class::MemWrite                   217     13.27%     99.27% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.27% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.73%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1635                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       75089000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     75089000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     75089000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     452205000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     75089000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             284                       # Number of branches fetched
system.cpu07.committedInsts                      1467                       # Number of instructions committed
system.cpu07.committedOps                        1473                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.979504                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.020496                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1054588                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             21615.001959                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          147                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       137                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1032972.998041                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1441                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1441                       # number of integer instructions
system.cpu07.num_int_register_reads              1676                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             1028                       # number of times the integer registers were written
system.cpu07.num_load_insts                       341                       # Number of load instructions
system.cpu07.num_mem_refs                         558                       # number of memory refs
system.cpu07.num_store_insts                      217                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.68%      0.68% # Class of executed instruction
system.cpu07.op_class::IntAlu                     904     61.29%     61.97% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.07%     62.03% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.14%     62.17% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     62.17% # Class of executed instruction
system.cpu07.op_class::MemRead                    345     23.39%     85.56% # Class of executed instruction
system.cpu07.op_class::MemWrite                   201     13.63%     99.19% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.19% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.81%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1475                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       66841000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     66841000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     66841000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     460453000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     66841000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             315                       # Number of branches fetched
system.cpu08.committedInsts                      1632                       # Number of instructions committed
system.cpu08.committedOps                        1638                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.979895                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.020105                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1054517                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             21200.574538                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          162                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       153                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1033316.425462                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                1602                       # Number of integer alu accesses
system.cpu08.num_int_insts                       1602                       # number of integer instructions
system.cpu08.num_int_register_reads              1863                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             1150                       # number of times the integer registers were written
system.cpu08.num_load_insts                       382                       # Number of load instructions
system.cpu08.num_mem_refs                         616                       # number of memory refs
system.cpu08.num_store_insts                      234                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.61%      0.61% # Class of executed instruction
system.cpu08.op_class::IntAlu                    1011     61.65%     62.26% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.06%     62.32% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.12%     62.44% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     62.44% # Class of executed instruction
system.cpu08.op_class::MemRead                    386     23.54%     85.98% # Class of executed instruction
system.cpu08.op_class::MemWrite                   218     13.29%     99.27% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.27% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.73%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     1640                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       58957000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     58957000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     58957000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     468337000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     58957000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             316                       # Number of branches fetched
system.cpu09.committedInsts                      1628                       # Number of instructions committed
system.cpu09.committedOps                        1634                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.979398                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.020602                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1054509                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             21725.374372                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          159                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       157                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1032783.625628                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1594                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1594                       # number of integer instructions
system.cpu09.num_int_register_reads              1855                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             1145                       # number of times the integer registers were written
system.cpu09.num_load_insts                       381                       # Number of load instructions
system.cpu09.num_mem_refs                         614                       # number of memory refs
system.cpu09.num_store_insts                      233                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.61%      0.61% # Class of executed instruction
system.cpu09.op_class::IntAlu                    1009     61.67%     62.29% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.06%     62.35% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.12%     62.47% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     62.47% # Class of executed instruction
system.cpu09.op_class::MemRead                    385     23.53%     86.00% # Class of executed instruction
system.cpu09.op_class::MemWrite                   217     13.26%     99.27% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.27% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.73%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1636                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       49033000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     49033000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     49033000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     478261000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     49033000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             277                       # Number of branches fetched
system.cpu10.committedInsts                      1424                       # Number of instructions committed
system.cpu10.committedOps                        1430                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.978556                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.021444                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1054582                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             22614.873291                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          141                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       136                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1031967.126709                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1396                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1396                       # number of integer instructions
system.cpu10.num_int_register_reads              1627                       # number of times the integer registers were read
system.cpu10.num_int_register_writes              995                       # number of times the integer registers were written
system.cpu10.num_load_insts                       330                       # Number of load instructions
system.cpu10.num_mem_refs                         542                       # number of memory refs
system.cpu10.num_store_insts                      212                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.70%      0.70% # Class of executed instruction
system.cpu10.op_class::IntAlu                     877     61.24%     61.94% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.07%     62.01% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.14%     62.15% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     62.15% # Class of executed instruction
system.cpu10.op_class::MemRead                    334     23.32%     85.47% # Class of executed instruction
system.cpu10.op_class::MemWrite                   196     13.69%     99.16% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.16% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.84%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1432                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       39982500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     39982500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     39982500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     487311500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     39982500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             223                       # Number of branches fetched
system.cpu11.committedInsts                      1136                       # Number of instructions committed
system.cpu11.committedOps                        1142                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.979888                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.020112                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1054508                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             21208.392990                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          114                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       109                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1033299.607010                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                1114                       # Number of integer alu accesses
system.cpu11.num_int_insts                       1114                       # number of integer instructions
system.cpu11.num_int_register_reads              1303                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              782                       # number of times the integer registers were written
system.cpu11.num_load_insts                       258                       # Number of load instructions
system.cpu11.num_mem_refs                         440                       # number of memory refs
system.cpu11.num_store_insts                      182                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.87%      0.87% # Class of executed instruction
system.cpu11.op_class::IntAlu                     691     60.40%     61.28% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.09%     61.36% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.17%     61.54% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     61.54% # Class of executed instruction
system.cpu11.op_class::MemRead                    262     22.90%     84.44% # Class of executed instruction
system.cpu11.op_class::MemWrite                   166     14.51%     98.95% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.95% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.05%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     1144                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       32427000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     32427000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     32427000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     494867000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     32427000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             310                       # Number of branches fetched
system.cpu12.committedInsts                      1601                       # Number of instructions committed
system.cpu12.committedOps                        1607                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.978531                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.021469                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1054587                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             22640.980488                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          163                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       147                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1031946.019512                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1573                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1573                       # number of integer instructions
system.cpu12.num_int_register_reads              1827                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             1128                       # number of times the integer registers were written
system.cpu12.num_load_insts                       369                       # Number of load instructions
system.cpu12.num_mem_refs                         599                       # number of memory refs
system.cpu12.num_store_insts                      230                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  11      0.68%      0.68% # Class of executed instruction
system.cpu12.op_class::IntAlu                     997     61.93%     62.61% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.06%     62.67% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.12%     62.80% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     62.80% # Class of executed instruction
system.cpu12.op_class::MemRead                    373     23.17%     85.96% # Class of executed instruction
system.cpu12.op_class::MemWrite                   214     13.29%     99.25% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.25% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.75%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1610                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       24126000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     24126000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     24126000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     503168000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     24126000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             286                       # Number of branches fetched
system.cpu13.committedInsts                      1477                       # Number of instructions committed
system.cpu13.committedOps                        1483                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.979445                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.020555                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1054481                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             21674.802579                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          147                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       139                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1032806.197421                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1450                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1450                       # number of integer instructions
system.cpu13.num_int_register_reads              1690                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             1035                       # number of times the integer registers were written
system.cpu13.num_load_insts                       344                       # Number of load instructions
system.cpu13.num_mem_refs                         562                       # number of memory refs
system.cpu13.num_store_insts                      218                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.67%      0.67% # Class of executed instruction
system.cpu13.op_class::IntAlu                     910     61.28%     61.95% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.07%     62.02% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.13%     62.15% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     62.15% # Class of executed instruction
system.cpu13.op_class::MemRead                    348     23.43%     85.59% # Class of executed instruction
system.cpu13.op_class::MemWrite                   202     13.60%     99.19% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.19% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.81%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1485                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       16754000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     16754000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     16754000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     510540000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     16754000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             302                       # Number of branches fetched
system.cpu14.committedInsts                      1561                       # Number of instructions committed
system.cpu14.committedOps                        1567                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.978873                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.021127                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1054588                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             22280.001958                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          155                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       147                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1032307.998042                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1532                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1532                       # number of integer instructions
system.cpu14.num_int_register_reads              1782                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             1096                       # number of times the integer registers were written
system.cpu14.num_load_insts                       363                       # Number of load instructions
system.cpu14.num_mem_refs                         590                       # number of memory refs
system.cpu14.num_store_insts                      227                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.64%      0.64% # Class of executed instruction
system.cpu14.op_class::IntAlu                     966     61.57%     62.21% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.06%     62.27% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.13%     62.40% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     62.40% # Class of executed instruction
system.cpu14.op_class::MemRead                    367     23.39%     85.79% # Class of executed instruction
system.cpu14.op_class::MemWrite                   211     13.45%     99.24% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.24% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.76%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1569                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        7692500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      7692500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      7692500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     519601500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      7692500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             398                       # Number of branches fetched
system.cpu15.committedInsts                      1823                       # Number of instructions committed
system.cpu15.committedOps                        1828                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.980861                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.019139                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1054587                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             20183.982822                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          240                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       158                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1034403.017178                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1800                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1800                       # number of integer instructions
system.cpu15.num_int_register_reads              2051                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             1291                       # number of times the integer registers were written
system.cpu15.num_load_insts                       365                       # Number of load instructions
system.cpu15.num_mem_refs                         588                       # number of memory refs
system.cpu15.num_store_insts                      223                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.25%      1.25% # Class of executed instruction
system.cpu15.op_class::IntAlu                    1231     66.72%     67.97% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.05%     68.02% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.11%     68.13% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     68.13% # Class of executed instruction
system.cpu15.op_class::MemRead                    368     19.95%     88.08% # Class of executed instruction
system.cpu15.op_class::MemWrite                   208     11.27%     99.35% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.35% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.65%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1845                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean         770000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value       770000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       770000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     526524000                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED       770000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    324107.63                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               42655.33                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      1001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    23905.33                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       94.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   135.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       23.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    62.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     21.75                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.92                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    135332471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            135332471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    197354796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           197354796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     62022325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            62022325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          435                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   143.154023                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   109.338411                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   145.936359                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          226     51.95%     51.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          144     33.10%     85.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           44     10.11%     95.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            8      1.84%     97.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            6      1.38%     98.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      0.46%     98.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            5      1.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          435                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 49856                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  71360                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  21504                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12480                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               32704                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        71360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             71360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        32704                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          32704                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1115                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     29801.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        49856                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 94550668.128216892481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     33228500                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          511                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  20712055.28                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12480                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 23668010.635432984680                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  10583860250                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  289                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2186                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               186                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1115                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1115                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          511                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               511                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   53.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               11                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               58                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               64                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              88                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             117                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              88                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              26                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                7                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              17                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              79                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              20                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              36                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              14                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000449439500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     68.181818                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    59.349099                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    40.752468                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            1      9.09%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            2     18.18%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55            2     18.18%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            2     18.18%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    753                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                     1115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1115                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                       1115                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                47.75                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     372                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   336                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3895000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    526999000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               33228500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    18622250                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.727273                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.705439                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.904534                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               2     18.18%     18.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               8     72.73%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     511                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 511                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       511                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               74.77                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    166                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            12146130                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1092420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      169848600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           520.626169                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      1754500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     18882000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    105763000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     11525250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    372469250                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1332000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  580635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       40617120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2049180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy         6754860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             274523055                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           496192250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                125280                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            20282880                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2020620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      175240800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           533.854112                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      1478000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF      7099500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN     88083250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     29159750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    384313500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1273920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1070190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       33829440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3512880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         2808480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             281498070                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           474101250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                892620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    299835.23                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               43161.14                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    24411.14                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                      102.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   147.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       27.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    65.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     23.13                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        1.02                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    147348538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            147348538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    213254845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           213254845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     65906307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            65906307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          472                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   143.050847                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   109.814848                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   144.916806                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          239     50.64%     50.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          167     35.38%     86.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           43      9.11%     95.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            6      1.27%     96.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            7      1.48%     97.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.42%     98.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.21%     98.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.42%     98.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            5      1.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          472                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 54016                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  77696                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  23680                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  14592                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               34752                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        77696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             77696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        34752                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          34752                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1214                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     30006.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        54016                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 102440005.006694555283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     36428000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          543                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  21907305.25                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        14592                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 27673366.281429335475                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  11895666750                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  295                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2327                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               220                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1214                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1214                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          543                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               543                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   54.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               53                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               29                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               91                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              123                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               52                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             105                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             126                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              77                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              20                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               15                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              26                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              87                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              50                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              10                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000390250500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     64.230769                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    54.216292                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    44.185506                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            5     38.46%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            1      7.69%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55            1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    810                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     21                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1214                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1214                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                48.22                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     407                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   370                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   4220000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    526810500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               36428000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    20603000                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.538462                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.517337                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.877058                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               3     23.08%     23.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              10     76.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     543                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 543                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       543                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               75.40                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    187                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            14079000                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1363740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      169087650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           523.226805                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      2070000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     17640000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    104072250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     15805500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    370806250                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             1492320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  724845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       39969600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2584680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy         6442560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             275894355                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           490354500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                198360                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            19582350                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2049180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      181612260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           536.178840                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1747000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      5507500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN     77025750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     27551250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    398302500                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1299360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1066395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       29579040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3441480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         2464380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             282723885                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           479454000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                991800                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    329958.70                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               38920.38                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    20170.38                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       97.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   133.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       27.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    60.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.34                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.98                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    133754604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            133754604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    193956313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           193956313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     60201709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            60201709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          449                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   147.527840                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   113.761174                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   137.610572                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          215     47.88%     47.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          171     38.08%     85.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           33      7.35%     93.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           16      3.56%     96.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            6      1.34%     98.22% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            2      0.45%     98.66% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            3      0.67%     99.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            2      0.45%     99.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            1      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          449                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 51648                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  70528                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  18880                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  14592                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               31744                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        70528                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             70528                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        31744                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          31744                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1102                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28501.59                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        51648                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 97949151.706638053060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     31408750                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          496                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  21655924.90                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        14592                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 27673366.281429335475                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  10741338750                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  244                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2225                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               216                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1102                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1102                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          496                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               496                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   55.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               57                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               23                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               33                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               20                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               91                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              108                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               54                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               44                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              87                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             108                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              38                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               7                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              78                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              27                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              27                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              85                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              13                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              44                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              14                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000462949500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean            61                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    53.105983                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    37.004504                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            2     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-39            3     23.08%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            2     15.38%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-55            1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-71            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::88-95            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::152-159            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    790                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                     1102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1102                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                       1102                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                48.82                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     394                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   295                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4035000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    527274000                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               31408750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    16277500                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.538462                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.517337                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.877058                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               3     23.08%     23.08% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              10     76.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 496                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       496                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               76.19                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    192                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            15445860                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1320900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      154967610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           511.595287                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      1197000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     16380000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     33411000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    117251500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     19226000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    339828500                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1122240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  702075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       45023040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                2598960                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy         9675420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             269761125                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           488249500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                182700                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            16561350                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1884960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      186174540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           536.768122                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE       862000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     17420000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      1722250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN     78227250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     20758500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    408304000                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1056960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1001880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       30037920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3163020                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy    965640.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             283034610                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           484916250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy               1007460                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    310111.47                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               43576.66                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      1066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    24826.66                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       98.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   141.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       28.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    65.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     22.58                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.99                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    141037069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            141037069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    206336503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           206336503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     65299434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            65299434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          464                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean          144                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   110.507485                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   140.172803                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          236     50.86%     50.86% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          155     33.41%     84.27% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           47     10.13%     94.40% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           10      2.16%     96.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            5      1.08%     97.63% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            6      1.29%     98.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            1      0.22%     99.14% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            4      0.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          464                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 51968                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  74368                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  22400                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  14848                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               34432                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        74368                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             74368                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        34432                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          34432                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1162                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     30451.16                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        51968                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 98556023.774213254452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     35384250                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          538                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  21421874.54                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        14848                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 28158863.935489501804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  11524968500                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  284                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2280                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               219                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1162                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1162                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          538                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               538                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   54.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               56                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               11                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               23                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               57                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               23                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               64                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              118                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               39                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               46                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             100                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             105                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              33                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              89                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              24                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3               11                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7               12                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                6                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              30                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              81                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              16                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              48                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              11                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000443341500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean            62                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    52.556273                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    43.127717                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            2     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            3     23.08%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40-47            2     15.38%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-55            1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-71            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::72-79            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-119            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    783                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     23                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1162                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1162                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                46.92                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     381                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   350                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   4060000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    527189500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               35384250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    20159250                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.846154                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.837652                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.554700                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16               1      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              12     92.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     538                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 538                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       538                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               78.35                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    199                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            15518820                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1406580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      154111470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           513.765689                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      1822500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     16380000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     33515500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    118255250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     19366000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    337954750                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1356000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  747615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       45408480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2620380                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        10805100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             270905565                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           488140500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                208800                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            17868930                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1906380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      187241010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           537.840493                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1324000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     17242000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      4961500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN     69520750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     23599000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    410646750                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1216320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1013265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       26698560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3177300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         2295180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             283600065                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           485129000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy               1002240                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         547     24.35%     24.35% |         597     26.58%     50.93% |         535     23.82%     74.76% |         567     25.24%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2246                      
system.ruby.Directory_Controller.Data    |         511     24.46%     24.46% |         543     25.99%     50.45% |         496     23.74%     74.20% |         539     25.80%    100.00%
system.ruby.Directory_Controller.Data::total         2089                      
system.ruby.Directory_Controller.Fetch   |        1115     24.27%     24.27% |        1215     26.45%     50.72% |        1102     23.99%     74.71% |        1162     25.29%    100.00%
system.ruby.Directory_Controller.Fetch::total         4594                      
system.ruby.Directory_Controller.I.Fetch |        1115     24.27%     24.27% |        1215     26.45%     50.72% |        1102     23.99%     74.71% |        1162     25.29%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         4594                      
system.ruby.Directory_Controller.IM.Memory_Data |        1115     24.28%     24.28% |        1214     26.44%     50.72% |        1101     23.98%     74.70% |        1162     25.30%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         4592                      
system.ruby.Directory_Controller.M.CleanReplacement |         547     24.35%     24.35% |         597     26.58%     50.93% |         535     23.82%     74.76% |         567     25.24%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2246                      
system.ruby.Directory_Controller.M.Data  |         511     24.46%     24.46% |         543     25.99%     50.45% |         496     23.74%     74.20% |         539     25.80%    100.00%
system.ruby.Directory_Controller.M.Data::total         2089                      
system.ruby.Directory_Controller.MI.Memory_Ack |         510     24.45%     24.45% |         543     26.03%     50.48% |         496     23.78%     74.26% |         537     25.74%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         2086                      
system.ruby.Directory_Controller.Memory_Ack |         510     24.45%     24.45% |         543     26.03%     50.48% |         496     23.78%     74.26% |         537     25.74%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         2086                      
system.ruby.Directory_Controller.Memory_Data |        1115     24.28%     24.28% |        1214     26.44%     50.72% |        1101     23.98%     74.70% |        1162     25.30%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4592                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       145471                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      145471    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       145471                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       150507                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.654222                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.142748                      
system.ruby.IFETCH.latency_hist_seqr::stdev    22.757438                      
system.ruby.IFETCH.latency_hist_seqr     |      148910     98.94%     98.94% |        1543      1.03%     99.96% |           7      0.00%     99.97% |           7      0.00%     99.97% |          14      0.01%     99.98% |          13      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          13      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       150507                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5036                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    80.324662                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    53.940785                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    96.943328                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3439     68.29%     68.29% |        1543     30.64%     98.93% |           7      0.14%     99.07% |           7      0.14%     99.21% |          14      0.28%     99.48% |          13      0.26%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |          13      0.26%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5036                      
system.ruby.L1Cache_Controller.Ack       |           3      5.88%      5.88% |           1      1.96%      7.84% |           2      3.92%     11.76% |           2      3.92%     15.69% |           2      3.92%     19.61% |           3      5.88%     25.49% |           7     13.73%     39.22% |           3      5.88%     45.10% |           2      3.92%     49.02% |           2      3.92%     52.94% |           5      9.80%     62.75% |           2      3.92%     66.67% |           2      3.92%     70.59% |           2      3.92%     74.51% |           2      3.92%     78.43% |          11     21.57%    100.00%
system.ruby.L1Cache_Controller.Ack::total           51                      
system.ruby.L1Cache_Controller.Ack_all   |           3      7.32%      7.32% |           1      2.44%      9.76% |           2      4.88%     14.63% |           2      4.88%     19.51% |           2      4.88%     24.39% |           3      7.32%     31.71% |           3      7.32%     39.02% |           3      7.32%     46.34% |           2      4.88%     51.22% |           2      4.88%     56.10% |           4      9.76%     65.85% |           2      4.88%     70.73% |           2      4.88%     75.61% |           2      4.88%     80.49% |           2      4.88%     85.37% |           6     14.63%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           41                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            5                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      3.70%      3.70% |           4      7.41%     11.11% |           4      7.41%     18.52% |           2      3.70%     22.22% |           2      3.70%     25.93% |           3      5.56%     31.48% |           5      9.26%     40.74% |           4      7.41%     48.15% |           3      5.56%     53.70% |           3      5.56%     59.26% |           3      5.56%     64.81% |           3      5.56%     70.37% |           3      5.56%     75.93% |           3      5.56%     81.48% |           3      5.56%     87.04% |           7     12.96%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           54                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3588     79.95%     79.95% |          61      1.36%     81.31% |          56      1.25%     82.55% |          62      1.38%     83.93% |          59      1.31%     85.25% |          63      1.40%     86.65% |          59      1.31%     87.97% |          57      1.27%     89.24% |          56      1.25%     90.49% |          62      1.38%     91.87% |          60      1.34%     93.20% |          71      1.58%     94.79% |          61      1.36%     96.15% |          58      1.29%     97.44% |          62      1.38%     98.82% |          53      1.18%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4488                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5984     78.25%     78.25% |         108      1.41%     79.67% |         118      1.54%     81.21% |         110      1.44%     82.65% |         110      1.44%     84.09% |         115      1.50%     85.59% |         114      1.49%     87.08% |         110      1.44%     88.52% |         115      1.50%     90.02% |         115      1.50%     91.53% |         105      1.37%     92.90% |         107      1.40%     94.30% |         115      1.50%     95.80% |         108      1.41%     97.21% |         109      1.43%     98.64% |         104      1.36%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7647                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           2     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           4     33.33%     50.00% |           1      8.33%     58.33% |           0      0.00%     58.33% |           1      8.33%     66.67% |           0      0.00%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total           12                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            5                      
system.ruby.L1Cache_Controller.E.Inv     |           2      0.93%      0.93% |          16      7.44%      8.37% |           9      4.19%     12.56% |          16      7.44%     20.00% |          18      8.37%     28.37% |          10      4.65%     33.02% |          11      5.12%     38.14% |          14      6.51%     44.65% |           7      3.26%     47.91% |          11      5.12%     53.02% |          15      6.98%     60.00% |          37     17.21%     77.21% |          11      5.12%     82.33% |          15      6.98%     89.30% |          13      6.05%     95.35% |          10      4.65%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          215                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        2901     96.35%     96.35% |           6      0.20%     96.55% |           6      0.20%     96.75% |           6      0.20%     96.94% |           6      0.20%     97.14% |           6      0.20%     97.34% |           7      0.23%     97.58% |           7      0.23%     97.81% |           8      0.27%     98.07% |           8      0.27%     98.34% |           8      0.27%     98.61% |           8      0.27%     98.87% |           9      0.30%     99.17% |           8      0.27%     99.44% |           8      0.27%     99.70% |           9      0.30%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3011                      
system.ruby.L1Cache_Controller.E.LL      |          90     83.33%     83.33% |           2      1.85%     85.19% |           2      1.85%     87.04% |           2      1.85%     88.89% |           1      0.93%     89.81% |           1      0.93%     90.74% |           1      0.93%     91.67% |           1      0.93%     92.59% |           1      0.93%     93.52% |           1      0.93%     94.44% |           1      0.93%     95.37% |           1      0.93%     96.30% |           1      0.93%     97.22% |           1      0.93%     98.15% |           1      0.93%     99.07% |           1      0.93%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          108                      
system.ruby.L1Cache_Controller.E.Load    |        7675     91.21%     91.21% |          47      0.56%     91.76% |          44      0.52%     92.29% |          53      0.63%     92.92% |          46      0.55%     93.46% |          52      0.62%     94.08% |          52      0.62%     94.70% |          46      0.55%     95.25% |          48      0.57%     95.82% |          56      0.67%     96.48% |          54      0.64%     97.12% |          39      0.46%     97.59% |          50      0.59%     98.18% |          55      0.65%     98.84% |          52      0.62%     99.45% |          46      0.55%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8415                      
system.ruby.L1Cache_Controller.E.Store   |         591     52.63%     52.63% |          34      3.03%     55.65% |          38      3.38%     59.04% |          38      3.38%     62.42% |          34      3.03%     65.45% |          42      3.74%     69.19% |          39      3.47%     72.66% |          35      3.12%     75.78% |          37      3.29%     79.07% |          40      3.56%     82.64% |          34      3.03%     85.66% |          22      1.96%     87.62% |          38      3.38%     91.01% |          34      3.03%     94.03% |          36      3.21%     97.24% |          31      2.76%    100.00%
system.ruby.L1Cache_Controller.E.Store::total         1123                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          19     32.20%     32.20% |           5      8.47%     40.68% |           2      3.39%     44.07% |           1      1.69%     45.76% |           2      3.39%     49.15% |           6     10.17%     59.32% |           4      6.78%     66.10% |           3      5.08%     71.19% |           2      3.39%     74.58% |           1      1.69%     76.27% |           2      3.39%     79.66% |           2      3.39%     83.05% |           4      6.78%     89.83% |           1      1.69%     91.53% |           3      5.08%     96.61% |           2      3.39%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           59                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3      4.76%      4.76% |           4      6.35%     11.11% |           4      6.35%     17.46% |           4      6.35%     23.81% |           3      4.76%     28.57% |           3      4.76%     33.33% |           2      3.17%     36.51% |           3      4.76%     41.27% |           6      9.52%     50.79% |           6      9.52%     60.32% |           5      7.94%     68.25% |           4      6.35%     74.60% |           2      3.17%     77.78% |           4      6.35%     84.13% |           6      9.52%     93.65% |           4      6.35%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           63                      
system.ruby.L1Cache_Controller.I.Ifetch  |           0      0.00%      0.00% |           4      7.41%      7.41% |           4      7.41%     14.81% |           4      7.41%     22.22% |           4      7.41%     29.63% |           4      7.41%     37.04% |           4      7.41%     44.44% |           4      7.41%     51.85% |           4      7.41%     59.26% |           4      7.41%     66.67% |           4      7.41%     74.07% |           4      7.41%     81.48% |           5      9.26%     90.74% |           3      5.56%     96.30% |           0      0.00%     96.30% |           2      3.70%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           54                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          21     16.94%     16.94% |           8      6.45%     23.39% |           8      6.45%     29.84% |           9      7.26%     37.10% |           8      6.45%     43.55% |           9      7.26%     50.81% |           9      7.26%     58.06% |           8      6.45%     64.52% |           5      4.03%     68.55% |           7      5.65%     74.19% |           8      6.45%     80.65% |           5      4.03%     84.68% |           6      4.84%     89.52% |           5      4.03%     93.55% |           5      4.03%     97.58% |           3      2.42%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          124                      
system.ruby.L1Cache_Controller.I.LL      |           1      7.69%      7.69% |           0      0.00%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           13                      
system.ruby.L1Cache_Controller.I.Load    |           3      0.41%      0.41% |          49      6.73%      7.14% |          48      6.59%     13.74% |          51      7.01%     20.74% |          45      6.18%     26.92% |          49      6.73%     33.65% |          48      6.59%     40.25% |          46      6.32%     46.57% |          46      6.32%     52.88% |          48      6.59%     59.48% |          46      6.32%     65.80% |          60      8.24%     74.04% |          50      6.87%     80.91% |          47      6.46%     87.36% |          49      6.73%     94.09% |          43      5.91%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          728                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.34%      0.34% |          37      6.20%      6.53% |          46      7.71%     14.24% |          39      6.53%     20.77% |          38      6.37%     27.14% |          45      7.54%     34.67% |          43      7.20%     41.88% |          37      6.20%     48.07% |          42      7.04%     55.11% |          43      7.20%     62.31% |          36      6.03%     68.34% |          35      5.86%     74.20% |          40      6.70%     80.90% |          38      6.37%     87.27% |          42      7.04%     94.30% |          34      5.70%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          597                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     60.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            5                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            4                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     84.38%     84.38% |           1      1.56%     85.94% |           1      1.56%     87.50% |           0      0.00%     87.50% |           1      1.56%     89.06% |           1      1.56%     90.62% |           0      0.00%     90.62% |           0      0.00%     90.62% |           1      1.56%     92.19% |           1      1.56%     93.75% |           0      0.00%     93.75% |           1      1.56%     95.31% |           1      1.56%     96.88% |           1      1.56%     98.44% |           1      1.56%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           64                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1600     64.86%     64.86% |          56      2.27%     67.13% |          64      2.59%     69.72% |          57      2.31%     72.03% |          56      2.27%     74.30% |          63      2.55%     76.85% |          62      2.51%     79.37% |          56      2.27%     81.64% |          60      2.43%     84.07% |          61      2.47%     86.54% |          53      2.15%     88.69% |          53      2.15%     90.84% |          58      2.35%     93.19% |          55      2.23%     95.42% |          60      2.43%     97.85% |          53      2.15%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2467                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      3.70%      3.70% |           4      7.41%     11.11% |           4      7.41%     18.52% |           2      3.70%     22.22% |           2      3.70%     25.93% |           3      5.56%     31.48% |           5      9.26%     40.74% |           4      7.41%     48.15% |           3      5.56%     53.70% |           3      5.56%     59.26% |           3      5.56%     64.81% |           3      5.56%     70.37% |           3      5.56%     75.93% |           3      5.56%     81.48% |           3      5.56%     87.04% |           7     12.96%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           54                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3588     79.95%     79.95% |          61      1.36%     81.31% |          56      1.25%     82.55% |          62      1.38%     83.93% |          59      1.31%     85.25% |          63      1.40%     86.65% |          59      1.31%     87.97% |          57      1.27%     89.24% |          56      1.25%     90.49% |          62      1.38%     91.87% |          60      1.34%     93.20% |          71      1.58%     94.79% |          61      1.36%     96.15% |          58      1.29%     97.44% |          62      1.38%     98.82% |          53      1.18%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4488                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4329     84.72%     84.72% |          51      1.00%     85.71% |          53      1.04%     86.75% |          53      1.04%     87.79% |          53      1.04%     88.83% |          51      1.00%     89.82% |          52      1.02%     90.84% |          54      1.06%     91.90% |          54      1.06%     92.95% |          52      1.02%     93.97% |          52      1.02%     94.99% |          52      1.02%     96.01% |          55      1.08%     97.08% |          51      1.00%     98.08% |          48      0.94%     99.02% |          50      0.98%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5110                      
system.ruby.L1Cache_Controller.IS.Inv    |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            6                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            6                      
system.ruby.L1Cache_Controller.Ifetch    |      120863     80.30%     80.30% |        1871      1.24%     81.55% |        2143      1.42%     82.97% |        2033      1.35%     84.32% |        1824      1.21%     85.53% |        2182      1.45%     86.98% |        2069      1.37%     88.36% |        1858      1.23%     89.59% |        2074      1.38%     90.97% |        2072      1.38%     92.35% |        1805      1.20%     93.55% |        1430      0.95%     94.50% |        2043      1.36%     95.85% |        1874      1.25%     97.10% |        1982      1.32%     98.42% |        2384      1.58%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       150507                      
system.ruby.L1Cache_Controller.Inv       |        1392     44.05%     44.05% |         121      3.83%     47.88% |         128      4.05%     51.93% |         125      3.96%     55.89% |         119      3.77%     59.65% |         129      4.08%     63.73% |         125      3.96%     67.69% |         117      3.70%     71.39% |         117      3.70%     75.09% |         119      3.77%     78.86% |         113      3.58%     82.44% |         124      3.92%     86.36% |         121      3.83%     90.19% |         114      3.61%     93.80% |         110      3.48%     97.28% |          86      2.72%    100.00%
system.ruby.L1Cache_Controller.Inv::total         3160                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            5                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           1      9.09%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           7     31.82%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           22                      
system.ruby.L1Cache_Controller.L.Load    |         316     87.78%     87.78% |           2      0.56%     88.33% |           2      0.56%     88.89% |           2      0.56%     89.44% |           2      0.56%     90.00% |           2      0.56%     90.56% |           2      0.56%     91.11% |           2      0.56%     91.67% |           2      0.56%     92.22% |           2      0.56%     92.78% |           2      0.56%     93.33% |           2      0.56%     93.89% |           2      0.56%     94.44% |           2      0.56%     95.00% |           2      0.56%     95.56% |          16      4.44%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          360                      
system.ruby.L1Cache_Controller.L.Store   |         561     84.36%     84.36% |           4      0.60%     84.96% |           6      0.90%     85.86% |           6      0.90%     86.77% |           6      0.90%     87.67% |           6      0.90%     88.57% |           6      0.90%     89.47% |           6      0.90%     90.38% |           6      0.90%     91.28% |           6      0.90%     92.18% |           6      0.90%     93.08% |           6      0.90%     93.98% |           7      1.05%     95.04% |           6      0.90%     95.94% |           6      0.90%     96.84% |          21      3.16%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          665                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           4      1.24%     89.78% |           4      1.24%     91.02% |           4      1.24%     92.26% |           5      1.55%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |        9536     92.60%     92.60% |          50      0.49%     93.09% |          48      0.47%     93.55% |          49      0.48%     94.03% |          52      0.50%     94.53% |          51      0.50%     95.03% |          52      0.50%     95.53% |          52      0.50%     96.04% |          50      0.49%     96.52% |          53      0.51%     97.04% |          52      0.50%     97.54% |          50      0.49%     98.03% |          51      0.50%     98.52% |          49      0.48%     99.00% |          50      0.49%     99.49% |          53      0.51%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10298                      
system.ruby.L1Cache_Controller.LL        |         255     73.91%     73.91% |           5      1.45%     75.36% |           5      1.45%     76.81% |           5      1.45%     78.26% |           5      1.45%     79.71% |           5      1.45%     81.16% |           5      1.45%     82.61% |           5      1.45%     84.06% |           5      1.45%     85.51% |           5      1.45%     86.96% |           5      1.45%     88.41% |           5      1.45%     89.86% |           6      1.74%     91.59% |           5      1.45%     93.04% |           5      1.45%     94.49% |          19      5.51%    100.00%
system.ruby.L1Cache_Controller.LL::total          345                      
system.ruby.L1Cache_Controller.Load      |       20040     79.18%     79.18% |         338      1.34%     80.52% |         389      1.54%     82.06% |         367      1.45%     83.51% |         329      1.30%     84.81% |         398      1.57%     86.38% |         374      1.48%     87.86% |         336      1.33%     89.19% |         377      1.49%     90.67% |         376      1.49%     92.16% |         325      1.28%     93.44% |         253      1.00%     94.44% |         363      1.43%     95.88% |         339      1.34%     97.22% |         358      1.41%     98.63% |         346      1.37%    100.00%
system.ruby.L1Cache_Controller.Load::total        25308                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          19     45.24%     45.24% |           2      4.76%     50.00% |           1      2.38%     52.38% |           1      2.38%     54.76% |           2      4.76%     59.52% |           2      4.76%     64.29% |           2      4.76%     69.05% |           2      4.76%     73.81% |           1      2.38%     76.19% |           1      2.38%     78.57% |           1      2.38%     80.95% |           1      2.38%     83.33% |           3      7.14%     90.48% |           1      2.38%     92.86% |           2      4.76%     97.62% |           1      2.38%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           42                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2      4.26%      4.26% |           3      6.38%     10.64% |           3      6.38%     17.02% |           3      6.38%     23.40% |           2      4.26%     27.66% |           2      4.26%     31.91% |           2      4.26%     36.17% |           3      6.38%     42.55% |           4      8.51%     51.06% |           4      8.51%     59.57% |           4      8.51%     68.09% |           3      6.38%     74.47% |           2      4.26%     78.72% |           3      6.38%     85.11% |           4      8.51%     93.62% |           3      6.38%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           47                      
system.ruby.L1Cache_Controller.M.Inv     |           4      0.33%      0.33% |          77      6.37%      6.70% |          93      7.69%     14.39% |          84      6.95%     21.34% |          76      6.29%     27.63% |          93      7.69%     35.32% |          88      7.28%     42.60% |          77      6.37%     48.97% |          84      6.95%     55.91% |          85      7.03%     62.94% |          75      6.20%     69.15% |          63      5.21%     74.36% |          84      6.95%     81.31% |          77      6.37%     87.68% |          81      6.70%     94.38% |          68      5.62%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total         1209                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2306     93.63%     93.63% |          10      0.41%     94.03% |           9      0.37%     94.40% |           9      0.37%     94.76% |          13      0.53%     95.29% |          11      0.45%     95.74% |          10      0.41%     96.14% |          10      0.41%     96.55% |          10      0.41%     96.95% |          12      0.49%     97.44% |          10      0.41%     97.85% |          11      0.45%     98.29% |           8      0.32%     98.62% |          10      0.41%     99.03% |          11      0.45%     99.47% |          13      0.53%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2463                      
system.ruby.L1Cache_Controller.M.LL      |         109     82.58%     82.58% |           1      0.76%     83.33% |           1      0.76%     84.09% |           1      0.76%     84.85% |           1      0.76%     85.61% |           1      0.76%     86.36% |           1      0.76%     87.12% |           1      0.76%     87.88% |           1      0.76%     88.64% |           1      0.76%     89.39% |           1      0.76%     90.15% |           1      0.76%     90.91% |           2      1.52%     92.42% |           1      0.76%     93.18% |           1      0.76%     93.94% |           8      6.06%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          132                      
system.ruby.L1Cache_Controller.M.Load    |        8414     72.02%     72.02% |         211      1.81%     73.83% |         260      2.23%     76.05% |         229      1.96%     78.01% |         205      1.75%     79.77% |         261      2.23%     82.00% |         238      2.04%     84.04% |         207      1.77%     85.81% |         244      2.09%     87.90% |         233      1.99%     89.89% |         191      1.63%     91.53% |         125      1.07%     92.60% |         229      1.96%     94.56% |         205      1.75%     96.31% |         223      1.91%     98.22% |         208      1.78%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        11683                      
system.ruby.L1Cache_Controller.M.Store   |       13511     88.06%     88.06% |         124      0.81%     88.87% |         130      0.85%     89.72% |         128      0.83%     90.55% |         117      0.76%     91.31% |         130      0.85%     92.16% |         125      0.81%     92.97% |         119      0.78%     93.75% |         130      0.85%     94.60% |         125      0.81%     95.41% |         117      0.76%     96.17% |         100      0.65%     96.83% |         126      0.82%     97.65% |         122      0.80%     98.44% |         124      0.81%     99.25% |         115      0.75%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15343                      
system.ruby.L1Cache_Controller.M_I.Inv   |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Inv::total            2                      
system.ruby.L1Cache_Controller.M_I.Load  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            4                      
system.ruby.L1Cache_Controller.M_I.Store |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total           22                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5206     95.14%     95.14% |          16      0.29%     95.43% |          15      0.27%     95.71% |          15      0.27%     95.98% |          19      0.35%     96.33% |          17      0.31%     96.64% |          17      0.31%     96.95% |          17      0.31%     97.26% |          17      0.31%     97.57% |          20      0.37%     97.93% |          18      0.33%     98.26% |          19      0.35%     98.61% |          17      0.31%     98.92% |          18      0.33%     99.25% |          19      0.35%     99.60% |          22      0.40%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5472                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4318     86.67%     86.67% |          44      0.88%     87.56% |          44      0.88%     88.44% |          44      0.88%     89.32% |          44      0.88%     90.20% |          44      0.88%     91.09% |          44      0.88%     91.97% |          44      0.88%     92.85% |          44      0.88%     93.74% |          44      0.88%     94.62% |          44      0.88%     95.50% |          44      0.88%     96.39% |          46      0.92%     97.31% |          44      0.88%     98.19% |          44      0.88%     99.08% |          46      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4982                      
system.ruby.L1Cache_Controller.NP.Inv    |        1361     91.96%     91.96% |          10      0.68%     92.64% |           9      0.61%     93.24% |           9      0.61%     93.85% |           9      0.61%     94.46% |           8      0.54%     95.00% |           8      0.54%     95.54% |           9      0.61%     96.15% |           9      0.61%     96.76% |           8      0.54%     97.30% |           8      0.54%     97.84% |           8      0.54%     98.38% |           9      0.61%     98.99% |           8      0.54%     99.53% |           6      0.41%     99.93% |           1      0.07%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1480                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3599     92.35%     92.35% |          19      0.49%     92.84% |          18      0.46%     93.30% |          19      0.49%     93.79% |          21      0.54%     94.33% |          20      0.51%     94.84% |          21      0.54%     95.38% |          21      0.54%     95.92% |          19      0.49%     96.41% |          22      0.56%     96.97% |          21      0.54%     97.51% |          19      0.49%     98.00% |          19      0.49%     98.49% |          19      0.49%     98.97% |          20      0.51%     99.49% |          20      0.51%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         3897                      
system.ruby.L1Cache_Controller.NP.Store  |        1598     85.09%     85.09% |          19      1.01%     86.10% |          18      0.96%     87.06% |          18      0.96%     88.02% |          19      1.01%     89.03% |          19      1.01%     90.04% |          19      1.01%     91.05% |          19      1.01%     92.07% |          19      1.01%     93.08% |          19      1.01%     94.09% |          19      1.01%     95.10% |          19      1.01%     96.11% |          18      0.96%     97.07% |          18      0.96%     98.03% |          18      0.96%     98.99% |          19      1.01%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1878                      
system.ruby.L1Cache_Controller.S.Ifetch  |      116545     80.12%     80.12% |        1823      1.25%     81.37% |        2095      1.44%     82.81% |        1985      1.36%     84.17% |        1776      1.22%     85.39% |        2134      1.47%     86.86% |        2021      1.39%     88.25% |        1810      1.24%     89.49% |        2026      1.39%     90.89% |        2024      1.39%     92.28% |        1757      1.21%     93.49% |        1382      0.95%     94.44% |        1992      1.37%     95.81% |        1827      1.26%     97.06% |        1938      1.33%     98.39% |        2336      1.61%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       145471                      
system.ruby.L1Cache_Controller.S.Inv     |          23      9.35%      9.35% |          17      6.91%     16.26% |          17      6.91%     23.17% |          16      6.50%     29.67% |          16      6.50%     36.18% |          18      7.32%     43.50% |          18      7.32%     50.81% |          17      6.91%     57.72% |          16      6.50%     64.23% |          14      5.69%     69.92% |          15      6.10%     76.02% |          15      6.10%     82.11% |          16      6.50%     88.62% |          13      5.28%     93.90% |           9      3.66%     97.56% |           6      2.44%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          246                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4308     91.66%     91.66% |          26      0.55%     92.21% |          25      0.53%     92.74% |          25      0.53%     93.28% |          25      0.53%     93.81% |          25      0.53%     94.34% |          26      0.55%     94.89% |          27      0.57%     95.47% |          27      0.57%     96.04% |          26      0.55%     96.60% |          26      0.55%     97.15% |          26      0.55%     97.70% |          28      0.60%     98.30% |          26      0.55%     98.85% |          26      0.55%     99.40% |          28      0.60%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4700                      
system.ruby.L1Cache_Controller.S.LL      |           1      5.88%      5.88% |           1      5.88%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           1      5.88%     29.41% |           1      5.88%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           2     11.76%     82.35% |           3     17.65%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           17                      
system.ruby.L1Cache_Controller.S.Load    |          29     13.12%     13.12% |          10      4.52%     17.65% |          17      7.69%     25.34% |          13      5.88%     31.22% |          10      4.52%     35.75% |          14      6.33%     42.08% |          13      5.88%     47.96% |          14      6.33%     54.30% |          18      8.14%     62.44% |          15      6.79%     69.23% |          11      4.98%     74.21% |           8      3.62%     77.83% |          13      5.88%     83.71% |          11      4.98%     88.69% |          12      5.43%     94.12% |          13      5.88%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          221                      
system.ruby.L1Cache_Controller.S.Store   |           2      9.52%      9.52% |           1      4.76%     14.29% |           2      9.52%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           2      9.52%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           1      4.76%     71.43% |           1      4.76%     76.19% |           1      4.76%     80.95% |           1      4.76%     85.71% |           3     14.29%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           21                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      4.17%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           1      4.17%      8.33% |           1      4.17%     12.50% |           1      4.17%     16.67% |           3     12.50%     29.17% |           2      8.33%     37.50% |           1      4.17%     41.67% |           1      4.17%     45.83% |           1      4.17%     50.00% |           1      4.17%     54.17% |           1      4.17%     58.33% |           1      4.17%     62.50% |           1      4.17%     66.67% |           8     33.33%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           24                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      5.26%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           2     10.53%     31.58% |           2     10.53%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           2     10.53%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           19                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            2                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      9.09%      9.09% |           1      4.55%     13.64% |           2      9.09%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           2      9.09%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           2      9.09%     68.18% |           1      4.55%     72.73% |           1      4.55%     77.27% |           1      4.55%     81.82% |           1      4.55%     86.36% |           3     13.64%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           22                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      9.09%      9.09% |           1      4.55%     13.64% |           2      9.09%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           2      9.09%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           2      9.09%     68.18% |           1      4.55%     72.73% |           1      4.55%     77.27% |           1      4.55%     81.82% |           1      4.55%     86.36% |           3     13.64%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           22                      
system.ruby.L1Cache_Controller.Store     |       16287     82.89%     82.89% |         219      1.11%     84.00% |         240      1.22%     85.23% |         230      1.17%     86.40% |         215      1.09%     87.49% |         244      1.24%     88.73% |         233      1.19%     89.92% |         217      1.10%     91.02% |         235      1.20%     92.22% |         234      1.19%     93.41% |         213      1.08%     94.49% |         183      0.93%     95.42% |         230      1.17%     96.60% |         219      1.11%     97.71% |         227      1.16%     98.87% |         223      1.13%    100.00%
system.ruby.L1Cache_Controller.Store::total        19649                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           4      1.24%     89.78% |           4      1.24%     91.02% |           4      1.24%     92.26% |           5      1.55%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5207     95.12%     95.12% |          16      0.29%     95.41% |          15      0.27%     95.69% |          15      0.27%     95.96% |          19      0.35%     96.31% |          17      0.31%     96.62% |          17      0.31%     96.93% |          17      0.31%     97.24% |          18      0.33%     97.57% |          20      0.37%     97.94% |          18      0.33%     98.26% |          19      0.35%     98.61% |          17      0.31%     98.92% |          18      0.33%     99.25% |          19      0.35%     99.60% |          22      0.40%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5474                      
system.ruby.L2Cache_Controller.Ack       |          13      6.95%      6.95% |          20     10.70%     17.65% |          24     12.83%     30.48% |           1      0.53%     31.02% |           0      0.00%     31.02% |           1      0.53%     31.55% |           3      1.60%     33.16% |           6      3.21%     36.36% |           1      0.53%     36.90% |           0      0.00%     36.90% |          26     13.90%     50.80% |          28     14.97%     65.78% |          14      7.49%     73.26% |          30     16.04%     89.30% |          20     10.70%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack::total          187                      
system.ruby.L2Cache_Controller.Ack_all   |         147      8.62%      8.62% |         165      9.67%     18.29% |          87      5.10%     23.39% |          82      4.81%     28.19% |          61      3.58%     31.77% |          73      4.28%     36.05% |          77      4.51%     40.56% |          70      4.10%     44.67% |          65      3.81%     48.48% |          66      3.87%     52.34% |         108      6.33%     58.68% |         119      6.98%     65.65% |         180     10.55%     76.20% |          86      5.04%     81.24% |         141      8.26%     89.51% |         179     10.49%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1706                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         378      5.35%      5.35% |         565      8.00%     13.36% |         342      4.84%     18.20% |         400      5.67%     23.87% |         558      7.90%     31.77% |         333      4.72%     36.49% |         246      3.48%     39.97% |         284      4.02%     43.99% |         235      3.33%     47.32% |         210      2.97%     50.30% |         346      4.90%     55.20% |         864     12.24%     67.44% |        1257     17.80%     85.24% |         411      5.82%     91.06% |         354      5.01%     96.08% |         277      3.92%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         7060                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total           13                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          86      5.66%      5.66% |          85      5.60%     11.26% |          79      5.20%     16.46% |          38      2.50%     18.96% |          35      2.30%     21.26% |          32      2.11%     23.37% |          33      2.17%     25.54% |          37      2.44%     27.98% |          35      2.30%     30.28% |          32      2.11%     32.39% |          80      5.27%     37.66% |         573     37.72%     75.38% |         126      8.29%     83.67% |          69      4.54%     88.22% |          98      6.45%     94.67% |          81      5.33%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1519                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           4     80.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            5                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     13.04%     13.04% |           0      0.00%     13.04% |           0      0.00%     13.04% |           0      0.00%     13.04% |           0      0.00%     13.04% |           0      0.00%     13.04% |           6     26.09%     39.13% |           6     26.09%     65.22% |           1      4.35%     69.57% |           0      0.00%     69.57% |           2      8.70%     78.26% |           4     17.39%     95.65% |           0      0.00%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           23                      
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean::total            3                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         152      9.59%      9.59% |         161     10.16%     19.75% |          92      5.80%     25.55% |          90      5.68%     31.23% |          67      4.23%     35.46% |          81      5.11%     40.57% |          84      5.30%     45.87% |          76      4.79%     50.66% |          73      4.61%     55.27% |          73      4.61%     59.87% |          90      5.68%     65.55% |          68      4.29%     69.84% |          76      4.79%     74.64% |          80      5.05%     79.68% |         143      9.02%     88.71% |         179     11.29%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1585                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     19.23%     19.23% |          21     80.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           26                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |         108      7.27%      7.27% |         101      6.80%     14.06% |          51      3.43%     17.50% |          39      2.62%     20.12% |          36      2.42%     22.54% |          30      2.02%     24.56% |          27      1.82%     26.38% |          35      2.36%     28.73% |          34      2.29%     31.02% |          30      2.02%     33.04% |          77      5.18%     38.22% |          90      6.06%     44.28% |         656     44.15%     88.43% |          55      3.70%     92.13% |          71      4.78%     96.90% |          46      3.10%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1486                      
system.ruby.L2Cache_Controller.I_I.Ack   |          13      7.22%      7.22% |          20     11.11%     18.33% |          24     13.33%     31.67% |           0      0.00%     31.67% |           0      0.00%     31.67% |           0      0.00%     31.67% |           3      1.67%     33.33% |           4      2.22%     35.56% |           0      0.00%     35.56% |           0      0.00%     35.56% |          26     14.44%     50.00% |          28     15.56%     65.56% |          14      7.78%     73.33% |          28     15.56%     88.89% |          20     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          180                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         144      9.70%      9.70% |         154     10.37%     20.07% |          86      5.79%     25.86% |          81      5.45%     31.31% |          61      4.11%     35.42% |          72      4.85%     40.27% |          77      5.19%     45.45% |          69      4.65%     50.10% |          64      4.31%     54.41% |          65      4.38%     58.79% |          85      5.72%     64.51% |          66      4.44%     68.96% |          74      4.98%     73.94% |          75      5.05%     78.99% |         139      9.36%     88.35% |         173     11.65%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1485                      
system.ruby.L2Cache_Controller.L1_GETS   |         255      5.30%      5.30% |         417      8.66%     13.96% |         215      4.47%     18.43% |         312      6.48%     24.91% |         479      9.95%     34.86% |         234      4.86%     39.73% |         155      3.22%     42.95% |         171      3.55%     46.50% |         140      2.91%     49.41% |         149      3.10%     52.50% |         263      5.46%     57.97% |         308      6.40%     64.37% |        1083     22.50%     86.87% |         270      5.61%     92.48% |         144      2.99%     95.47% |         218      4.53%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4813                      
system.ruby.L2Cache_Controller.L1_GETX   |         153      5.66%      5.66% |         164      6.07%     11.73% |         127      4.70%     16.43% |          89      3.29%     19.73% |          79      2.92%     22.65% |         100      3.70%     26.35% |          91      3.37%     29.72% |         115      4.26%     33.97% |          96      3.55%     37.53% |          61      2.26%     39.79% |         100      3.70%     43.49% |         693     25.65%     69.13% |         273     10.10%     79.24% |         143      5.29%     84.53% |         218      8.07%     92.60% |         200      7.40%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2702                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         320      6.35%      6.35% |         334      6.63%     12.98% |         294      5.84%     18.82% |         265      5.26%     24.08% |         184      3.65%     27.73% |         380      7.54%     35.28% |         587     11.65%     46.93% |         291      5.78%     52.71% |         296      5.88%     58.59% |         275      5.46%     64.05% |         421      8.36%     72.40% |         205      4.07%     76.47% |         170      3.38%     79.85% |         382      7.58%     87.43% |         299      5.94%     93.37% |         334      6.63%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5037                      
system.ruby.L2Cache_Controller.L1_PUTX   |         332      6.07%      6.07% |         534      9.76%     15.83% |         281      5.14%     20.96% |         396      7.24%     28.20% |         546      9.98%     38.18% |         326      5.96%     44.13% |         239      4.37%     48.50% |         271      4.95%     53.45% |         232      4.24%     57.69% |         206      3.76%     61.46% |         305      5.57%     67.03% |         283      5.17%     72.20% |         580     10.60%     82.80% |         372      6.80%     89.60% |         334      6.10%     95.71% |         235      4.29%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5472                      
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX_old::total            4                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           5     13.16%     13.16% |           0      0.00%     13.16% |          15     39.47%     52.63% |           0      0.00%     52.63% |           0      0.00%     52.63% |           0      0.00%     52.63% |           0      0.00%     52.63% |           0      0.00%     52.63% |           0      0.00%     52.63% |           0      0.00%     52.63% |           0      0.00%     52.63% |           1      2.63%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |          17     44.74%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           38                      
system.ruby.L2Cache_Controller.L2_Replacement |         100     10.57%     10.57% |          81      8.56%     19.13% |          71      7.51%     26.64% |          43      4.55%     31.18% |          32      3.38%     34.57% |          32      3.38%     37.95% |          30      3.17%     41.12% |          34      3.59%     44.71% |          34      3.59%     48.31% |          32      3.38%     51.69% |          73      7.72%     59.41% |          54      5.71%     65.12% |          73      7.72%     72.83% |          68      7.19%     80.02% |         106     11.21%     91.23% |          83      8.77%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          946                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         230      6.52%      6.52% |         250      7.08%     13.60% |         135      3.83%     17.43% |         108      3.06%     20.49% |          90      2.55%     23.04% |          95      2.69%     25.73% |          98      2.78%     28.51% |          98      2.78%     31.28% |          92      2.61%     33.89% |          87      2.47%     36.36% |         158      4.48%     40.83% |         684     19.38%     60.22% |         887     25.13%     85.35% |         120      3.40%     88.75% |         190      5.38%     94.13% |         207      5.87%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         3529                      
system.ruby.L2Cache_Controller.M.L1_GETS |         119      3.96%      3.96% |         300      9.99%     13.95% |         149      4.96%     18.91% |         272      9.06%     27.97% |         443     14.75%     42.72% |         203      6.76%     49.48% |         128      4.26%     53.75% |         134      4.46%     58.21% |         105      3.50%     61.70% |         119      3.96%     65.67% |         169      5.63%     71.30% |         172      5.73%     77.02% |         334     11.12%     88.15% |         213      7.09%     95.24% |          65      2.16%     97.40% |          78      2.60%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3003                      
system.ruby.L2Cache_Controller.M.L1_GETX |          44      4.57%      4.57% |          74      7.68%     12.25% |          48      4.98%     17.24% |          49      5.09%     22.33% |          38      3.95%     26.27% |          65      6.75%     33.02% |          55      5.71%     38.73% |          72      7.48%     46.21% |          60      6.23%     52.44% |          29      3.01%     55.45% |          20      2.08%     57.53% |          31      3.22%     60.75% |         142     14.75%     75.49% |          74      7.68%     83.18% |         120     12.46%     95.64% |          42      4.36%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total          963                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          95     11.07%     11.07% |          72      8.39%     19.46% |          57      6.64%     26.11% |          41      4.78%     30.89% |          32      3.73%     34.62% |          31      3.61%     38.23% |          29      3.38%     41.61% |          33      3.85%     45.45% |          33      3.85%     49.30% |          31      3.61%     52.91% |          72      8.39%     61.31% |          53      6.18%     67.48% |          55      6.41%     73.89% |          50      5.83%     79.72% |          97     11.31%     91.03% |          77      8.97%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          858                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          68     12.10%     12.10% |          83     14.77%     26.87% |          24      4.27%     31.14% |          27      4.80%     35.94% |          28      4.98%     40.93% |          23      4.09%     45.02% |          20      3.56%     48.58% |          27      4.80%     53.38% |          28      4.98%     58.36% |          22      3.91%     62.28% |          35      6.23%     68.51% |          22      3.91%     72.42% |          44      7.83%     80.25% |          30      5.34%     85.59% |          49      8.72%     94.31% |          32      5.69%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          562                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.51%      0.51% |           2      1.01%      1.52% |           1      0.51%      2.02% |           0      0.00%      2.02% |           0      0.00%      2.02% |           0      0.00%      2.02% |           0      0.00%      2.02% |           0      0.00%      2.02% |           0      0.00%      2.02% |           0      0.00%      2.02% |          23     11.62%     13.64% |          53     26.77%     40.40% |         106     53.54%     93.94% |           9      4.55%     98.48% |           2      1.01%     99.49% |           1      0.51%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          198                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12     41.38%     41.38% |          17     58.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           29                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          17      1.48%      1.48% |          11      0.96%      2.45% |          24      2.10%      4.54% |           0      0.00%      4.54% |           1      0.09%      4.63% |           0      0.00%      4.63% |           1      0.09%      4.72% |           2      0.17%      4.89% |           0      0.00%      4.89% |           0      0.00%      4.89% |          15      1.31%      6.20% |         523     45.68%     51.88% |         544     47.51%     99.39% |           6      0.52%     99.91% |           0      0.00%     99.91% |           1      0.09%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total         1145                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean::total            1                      
system.ruby.L2Cache_Controller.MT.L1_GETS |           6     11.11%     11.11% |           0      0.00%     11.11% |          15     27.78%     38.89% |           1      1.85%     40.74% |           0      0.00%     40.74% |           1      1.85%     42.59% |           0      0.00%     42.59% |           1      1.85%     44.44% |           1      1.85%     46.30% |           0      0.00%     46.30% |           1      1.85%     48.15% |           2      3.70%     51.85% |           0      0.00%     51.85% |           2      3.70%     55.56% |           5      9.26%     64.81% |          19     35.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           54                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     28.85%     28.85% |           5      9.62%     38.46% |           0      0.00%     38.46% |           2      3.85%     42.31% |           6     11.54%     53.85% |           3      5.77%     59.62% |           3      5.77%     65.38% |           6     11.54%     76.92% |           1      1.92%     78.85% |           0      0.00%     78.85% |           0      0.00%     78.85% |           0      0.00%     78.85% |           0      0.00%     78.85% |           0      0.00%     78.85% |           0      0.00%     78.85% |          11     21.15%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           52                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         332      6.07%      6.07% |         534      9.76%     15.83% |         281      5.14%     20.96% |         396      7.24%     28.20% |         546      9.98%     38.18% |         326      5.96%     44.13% |         239      4.37%     48.50% |         271      4.95%     53.45% |         232      4.24%     57.69% |         206      3.76%     61.46% |         305      5.57%     67.03% |         283      5.17%     72.20% |         580     10.60%     82.80% |         372      6.80%     89.60% |         334      6.10%     95.71% |         235      4.29%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5472                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           5      6.10%      6.10% |           9     10.98%     17.07% |          14     17.07%     34.15% |           1      1.22%     35.37% |           0      0.00%     35.37% |           0      0.00%     35.37% |           1      1.22%     36.59% |           0      0.00%     36.59% |           0      0.00%     36.59% |           1      1.22%     37.80% |           1      1.22%     39.02% |           1      1.22%     40.24% |          18     21.95%     62.20% |          16     19.51%     81.71% |           9     10.98%     92.68% |           6      7.32%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           82                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          18      1.34%      1.34% |          13      0.97%      2.30% |          25      1.86%      4.16% |           0      0.00%      4.16% |           1      0.07%      4.23% |           0      0.00%      4.23% |           1      0.07%      4.31% |           2      0.15%      4.46% |           0      0.00%      4.46% |           0      0.00%      4.46% |          38      2.82%      7.28% |         576     42.79%     50.07% |         653     48.51%     98.59% |          15      1.11%     99.70% |           2      0.15%     99.85% |           2      0.15%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total         1346                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           2     11.76%     11.76% |           9     52.94%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           1      5.88%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           0      0.00%     70.59% |           5     29.41%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           17                      
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           3      4.62%      4.62% |           0      0.00%      4.62% |          14     21.54%     26.15% |           1      1.54%     27.69% |           0      0.00%     27.69% |           0      0.00%     27.69% |           1      1.54%     29.23% |           0      0.00%     29.23% |           0      0.00%     29.23% |           0      0.00%     29.23% |           1      1.54%     30.77% |           1      1.54%     32.31% |          18     27.69%     60.00% |          16     24.62%     84.62% |           9     13.85%     98.46% |           1      1.54%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           65                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      8.00%      8.00% |           0      0.00%      8.00% |           0      0.00%      8.00% |           0      0.00%      8.00% |           0      0.00%      8.00% |          23     92.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           25                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           15                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           6     14.29%     14.29% |           0      0.00%     14.29% |          15     35.71%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      2.38%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           1      2.38%     54.76% |           0      0.00%     54.76% |           0      0.00%     54.76% |           0      0.00%     54.76% |          19     45.24%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           42                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      8.33%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1      8.33%     25.00% |           0      0.00%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           0      0.00%     41.67% |           2     16.67%     58.33% |           5     41.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total           12                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         372      5.30%      5.30% |         565      8.05%     13.35% |         327      4.66%     18.01% |         400      5.70%     23.71% |         558      7.95%     31.66% |         333      4.74%     36.40% |         246      3.50%     39.91% |         284      4.05%     43.95% |         235      3.35%     47.30% |         210      2.99%     50.29% |         346      4.93%     55.22% |         863     12.30%     67.52% |        1257     17.91%     85.43% |         411      5.86%     91.28% |         354      5.04%     96.32% |         258      3.68%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         7019                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          27    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           27                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           7     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |          35     83.33%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           42                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15     15.96%     15.96% |          79     84.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total           94                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           6     11.11%     11.11% |           0      0.00%     11.11% |          15     27.78%     38.89% |           1      1.85%     40.74% |           0      0.00%     40.74% |           1      1.85%     42.59% |           0      0.00%     42.59% |           1      1.85%     44.44% |           1      1.85%     46.30% |           0      0.00%     46.30% |           1      1.85%     48.15% |           2      3.70%     51.85% |           0      0.00%     51.85% |           2      3.70%     55.56% |           5      9.26%     64.81% |          19     35.19%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           54                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          18     19.57%     19.57% |          74     80.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total           92                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          82     94.25%     94.25% |           5      5.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           87                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         330      7.62%      7.62% |         331      7.64%     15.26% |         206      4.76%     20.01% |         151      3.49%     23.50% |         122      2.82%     26.32% |         127      2.93%     29.25% |         128      2.95%     32.20% |         132      3.05%     35.25% |         126      2.91%     38.16% |         119      2.75%     40.90% |         231      5.33%     46.24% |         714     16.48%     62.72% |         841     19.41%     82.13% |         188      4.34%     86.47% |         296      6.83%     93.31% |         290      6.69%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         4332                      
system.ruby.L2Cache_Controller.Mem_Ack   |         330      7.62%      7.62% |         331      7.64%     15.26% |         206      4.76%     20.01% |         151      3.49%     23.50% |         122      2.82%     26.32% |         127      2.93%     29.25% |         128      2.95%     32.20% |         132      3.05%     35.25% |         126      2.91%     38.16% |         119      2.75%     40.90% |         231      5.33%     46.24% |         714     16.48%     62.72% |         841     19.41%     82.13% |         188      4.34%     86.47% |         296      6.83%     93.31% |         290      6.69%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         4332                      
system.ruby.L2Cache_Controller.Mem_Data  |         346      7.54%      7.54% |         347      7.56%     15.10% |         222      4.84%     19.93% |         167      3.64%     23.57% |         138      3.01%     26.58% |         143      3.12%     29.69% |         144      3.14%     32.83% |         148      3.22%     36.06% |         142      3.09%     39.15% |         135      2.94%     42.09% |         247      5.38%     47.47% |         731     15.93%     63.40% |         858     18.69%     82.09% |         204      4.44%     86.54% |         312      6.80%     93.33% |         306      6.67%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         4590                      
system.ruby.L2Cache_Controller.NP.L1_GETS |         109      7.32%      7.32% |         102      6.85%     14.16% |          51      3.42%     17.58% |          39      2.62%     20.20% |          36      2.42%     22.62% |          30      2.01%     24.63% |          27      1.81%     26.44% |          35      2.35%     28.79% |          34      2.28%     31.07% |          30      2.01%     33.09% |          77      5.17%     38.26% |          90      6.04%     44.30% |         658     44.16%     88.46% |          55      3.69%     92.15% |          71      4.77%     96.91% |          46      3.09%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1490                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          86      5.65%      5.65% |          85      5.58%     11.24% |          79      5.19%     16.43% |          38      2.50%     18.92% |          35      2.30%     21.22% |          32      2.10%     23.32% |          33      2.17%     25.49% |          37      2.43%     27.92% |          35      2.30%     30.22% |          32      2.10%     32.33% |          80      5.26%     37.58% |         576     37.84%     75.43% |         126      8.28%     83.71% |          69      4.53%     88.24% |          98      6.44%     94.68% |          81      5.32%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1522                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         151      9.54%      9.54% |         160     10.11%     19.65% |          92      5.81%     25.46% |          90      5.69%     31.14% |          67      4.23%     35.38% |          81      5.12%     40.49% |          84      5.31%     45.80% |          76      4.80%     50.60% |          73      4.61%     55.21% |          73      4.61%     59.82% |          90      5.69%     65.51% |          68      4.30%     69.80% |          76      4.80%     74.61% |          80      5.05%     79.66% |         143      9.03%     88.69% |         179     11.31%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1583                      
system.ruby.L2Cache_Controller.NP.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.NP.L1_PUTX_old::total            2                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          16     22.54%     22.54% |          13     18.31%     40.85% |           0      0.00%     40.85% |           0      0.00%     40.85% |           0      0.00%     40.85% |           0      0.00%     40.85% |           0      0.00%     40.85% |           1      1.41%     42.25% |           0      0.00%     42.25% |           0      0.00%     42.25% |          14     19.72%     61.97% |          14     19.72%     81.69% |           0      0.00%     81.69% |           0      0.00%     81.69% |           3      4.23%     85.92% |          10     14.08%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           71                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     80.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            5                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         169      4.93%      4.93% |         174      5.07%     10.00% |         199      5.80%     15.80% |         175      5.10%     20.90% |         117      3.41%     24.31% |         299      8.72%     33.03% |         503     14.66%     47.70% |         215      6.27%     53.97% |         217      6.33%     60.29% |         196      5.71%     66.01% |         330      9.62%     75.63% |         137      3.99%     79.62% |          91      2.65%     82.27% |         298      8.69%     90.96% |         156      4.55%     95.51% |         154      4.49%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3430                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           5     13.89%     13.89% |           0      0.00%     13.89% |          15     41.67%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           1      2.78%     58.33% |           0      0.00%     58.33% |           0      0.00%     58.33% |           0      0.00%     58.33% |          15     41.67%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           36                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            6                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         144      9.70%      9.70% |         154     10.37%     20.07% |          86      5.79%     25.86% |          81      5.45%     31.31% |          61      4.11%     35.42% |          72      4.85%     40.27% |          77      5.19%     45.45% |          69      4.65%     50.10% |          64      4.31%     54.41% |          65      4.38%     58.79% |          85      5.72%     64.51% |          66      4.44%     68.96% |          74      4.98%     73.94% |          75      5.05%     78.99% |         139      9.36%     88.35% |         173     11.65%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1485                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           6     14.63%     14.63% |           0      0.00%     14.63% |          15     36.59%     51.22% |           0      0.00%     51.22% |           0      0.00%     51.22% |           0      0.00%     51.22% |           0      0.00%     51.22% |           0      0.00%     51.22% |           0      0.00%     51.22% |           0      0.00%     51.22% |           0      0.00%     51.22% |           1      2.44%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |          19     46.34%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           41                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           12                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            2                      
system.ruby.L2Cache_Controller.S_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           2     28.57%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            7                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            6                      
system.ruby.L2Cache_Controller.Unblock   |           6     11.11%     11.11% |           0      0.00%     11.11% |          15     27.78%     38.89% |           1      1.85%     40.74% |           0      0.00%     40.74% |           1      1.85%     42.59% |           0      0.00%     42.59% |           1      1.85%     44.44% |           1      1.85%     46.30% |           0      0.00%     46.30% |           1      1.85%     48.15% |           2      3.70%     51.85% |           0      0.00%     51.85% |           2      3.70%     55.56% |           5      9.26%     64.81% |          19     35.19%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           54                      
system.ruby.L2Cache_Controller.WB_Data   |          26      2.08%      2.08% |          11      0.88%      2.96% |          53      4.23%      7.19% |           1      0.08%      7.27% |           1      0.08%      7.35% |           0      0.00%      7.35% |           2      0.16%      7.51% |           3      0.24%      7.75% |           0      0.00%      7.75% |           0      0.00%      7.75% |          16      1.28%      9.03% |         525     41.93%     50.96% |         562     44.89%     95.85% |          22      1.76%     97.60% |           9      0.72%     98.32% |          21      1.68%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         1252                      
system.ruby.L2Cache_Controller.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      7.69%      7.69% |           0      0.00%      7.69% |           1      7.69%     15.38% |           0      0.00%     15.38% |           0      0.00%     15.38% |           1      7.69%     23.08% |           0      0.00%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           2     15.38%     61.54% |           5     38.46%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total           13                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        20679                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       20679    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        20679                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        25301                      
system.ruby.LD.latency_hist_seqr::mean      13.963243                      
system.ruby.LD.latency_hist_seqr::gmean      2.047411                      
system.ruby.LD.latency_hist_seqr::stdev     46.621092                      
system.ruby.LD.latency_hist_seqr         |       24427     96.55%     96.55% |         818      3.23%     99.78% |          16      0.06%     99.84% |           8      0.03%     99.87% |          10      0.04%     99.91% |           7      0.03%     99.94% |           3      0.01%     99.95% |           5      0.02%     99.97% |           1      0.00%     99.98% |           6      0.02%    100.00%
system.ruby.LD.latency_hist_seqr::total         25301                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         4622                      
system.ruby.LD.miss_latency_hist_seqr::mean    71.961272                      
system.ruby.LD.miss_latency_hist_seqr::gmean    50.529822                      
system.ruby.LD.miss_latency_hist_seqr::stdev    88.224505                      
system.ruby.LD.miss_latency_hist_seqr    |        3748     81.09%     81.09% |         818     17.70%     98.79% |          16      0.35%     99.13% |           8      0.17%     99.31% |          10      0.22%     99.52% |           7      0.15%     99.68% |           3      0.06%     99.74% |           5      0.11%     99.85% |           1      0.02%     99.87% |           6      0.13%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4622                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          262                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         262    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          262                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          345                      
system.ruby.Load_Linked.latency_hist_seqr::mean    37.904348                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.749734                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   137.442164                      
system.ruby.Load_Linked.latency_hist_seqr |         324     93.91%     93.91% |           6      1.74%     95.65% |           3      0.87%     96.52% |           3      0.87%     97.39% |           2      0.58%     97.97% |           2      0.58%     98.55% |           3      0.87%     99.42% |           2      0.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          345                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           83                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   154.397590                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    66.983394                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   247.304687                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          62     74.70%     74.70% |           6      7.23%     81.93% |           3      3.61%     85.54% |           3      3.61%     89.16% |           2      2.41%     91.57% |           2      2.41%     93.98% |           3      3.61%     97.59% |           2      2.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           83                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16801                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16801    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16801                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        19290                      
system.ruby.ST.latency_hist_seqr::mean      14.130119                      
system.ruby.ST.latency_hist_seqr::gmean      1.751808                      
system.ruby.ST.latency_hist_seqr::stdev     46.521989                      
system.ruby.ST.latency_hist_seqr         |       18361     95.18%     95.18% |         897      4.65%     99.83% |          10      0.05%     99.89% |           5      0.03%     99.91% |           7      0.04%     99.95% |           6      0.03%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           4      0.02%    100.00%
system.ruby.ST.latency_hist_seqr::total         19290                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         2489                      
system.ruby.ST.miss_latency_hist_seqr::mean   102.759743                      
system.ruby.ST.miss_latency_hist_seqr::gmean    77.098298                      
system.ruby.ST.miss_latency_hist_seqr::stdev    88.072848                      
system.ruby.ST.miss_latency_hist_seqr    |        1560     62.68%     62.68% |         897     36.04%     98.71% |          10      0.40%     99.12% |           5      0.20%     99.32% |           7      0.28%     99.60% |           6      0.24%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           4      0.16%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2489                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                  57933                       # delay histogram for all message
system.ruby.delayHist::mean                 12.574733                       # delay histogram for all message
system.ruby.delayHist::gmean                11.401887                       # delay histogram for all message
system.ruby.delayHist::stdev                 5.917637                       # delay histogram for all message
system.ruby.delayHist                    |        8753     15.11%     15.11% |       37182     64.18%     79.29% |        8695     15.01%     94.30% |        2131      3.68%     97.98% |        1093      1.89%     99.86% |          43      0.07%     99.94% |          17      0.03%     99.97% |          14      0.02%     99.99% |           3      0.01%    100.00% |           2      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    57933                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         24827                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        11.920168                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       10.528011                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        6.791392                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        5263     21.20%     21.20% |       16036     64.59%     85.79% |        1018      4.10%     89.89% |        1573      6.34%     96.23% |         935      3.77%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           24827                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         29840                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.299933                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.357948                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        5.095231                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        2863      9.59%      9.59% |       18962     63.55%     73.14% |        7302     24.47%     97.61% |         494      1.66%     99.27% |         145      0.49%     99.75% |          38      0.13%     99.88% |          17      0.06%     99.94% |          14      0.05%     99.98% |           3      0.01%     99.99% |           2      0.01%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           29840                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          3266                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        10.924679                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       10.016668                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        4.752801                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |         627     19.20%     19.20% |        2184     66.87%     86.07% |         375     11.48%     97.55% |          64      1.96%     99.51% |          13      0.40%     99.91% |           3      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            3266                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001057                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5608.991862                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002061                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.680444                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001752                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.674280                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.001003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  6085.676123                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.001152                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7493.771498                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.002234                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.529200                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001896                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.510235                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.001081                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  7925.764384                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.001045                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7445.640851                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.002024                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   500.819277                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001732                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.935520                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000978                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  8072.364296                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.001102                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5408.306845                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.002151                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.866773                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001827                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.854446                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.001049                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  5746.345509                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       183543                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      183543    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       183543                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36556                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        31297                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5259                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120863                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       116545                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4318                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.149420                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.452617                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           26                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.032950                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1262.888445                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.001427                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5856.172737                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.002734                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   974.789207                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.014022                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  7836.414786                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.030829                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62639.696263                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004975                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.744450                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          562                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          436                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          126                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1871                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1823                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.002307                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   120.924475                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000376                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   242.613705                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1281.148668                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000256                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   234.440371                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  2289.297353                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 15080.892346                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   120.891761                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          543                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          418                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          125                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1805                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1757                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.002226                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    48.634634                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000379                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    98.161085                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   508.428420                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    86.318545                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   715.442444                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5942.309334                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    48.596230                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          441                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          305                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          136                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         1430                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         1382                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.001774                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    40.804087                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000403                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    82.379092                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   471.347125                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000250                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    70.970845                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   563.346083                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  5018.407300                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    40.765684                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          599                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          469                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          130                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         2043                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1992                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.002505                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    33.611231                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000392                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    67.986267                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   401.839874                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    56.537721                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   659.938797                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000607                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  4041.768084                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    33.565242                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          563                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          438                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          125                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1874                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1827                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.002311                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    26.163773                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000377                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    53.189968                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   268.595895                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    45.224298                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   462.887889                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  3102.572874                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    26.119680                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          590                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          458                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          132                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1982                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1938                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.002439                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    17.857212                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    36.606715                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   165.118049                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    24.110365                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   291.935348                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  2014.633320                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    17.814541                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          588                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          466                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          122                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         2384                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         2336                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.002818                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time    10.299284                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000385                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    21.639732                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   143.104234                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000174                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    15.457697                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   178.832413                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001456                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1068.580456                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time    10.257087                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          634                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          501                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          133                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         2143                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         2095                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.002633                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   113.616882                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000386                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   227.908910                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1309.859404                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   216.870002                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  2059.973196                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 14320.724396                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   113.583694                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          602                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          473                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses          129                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         2033                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1985                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.002499                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   105.434540                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   211.653747                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1336.725347                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000247                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   201.311793                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1739.468886                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 13248.442142                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   105.402300                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          549                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          423                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          126                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1824                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1776                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.002250                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    97.863811                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000384                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   196.768787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000208                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1328.497499                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   189.144008                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1938.707354                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 12218.701620                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    97.825407                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          647                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          510                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          137                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         2182                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         2134                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.002683                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    89.767284                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000399                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   180.271349                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1073.079259                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000277                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   172.674070                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1618.657726                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 11245.642948                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    89.730303                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          612                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          478                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          134                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         2069                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         2021                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.002542                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    81.884585                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000394                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   164.517804                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   884.548290                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   153.799400                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000195                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1333.593323                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time 10222.274583                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    81.849974                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          558                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          432                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses          126                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1858                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1810                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.002291                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    73.628754                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   147.943085                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   938.365036                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   138.344549                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000185                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1080.623454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  9196.842852                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    73.594144                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          617                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          488                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          129                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         2074                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         2026                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.002552                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    65.957038                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000387                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   132.653701                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000212                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   784.616845                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   120.062528                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1180.793363                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  8227.425413                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    65.914842                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          615                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          480                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          135                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         2072                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         2024                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.002548                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    56.795640                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000404                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   114.403921                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   557.818796                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000240                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   105.415102                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time   915.218092                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  7040.262277                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    56.755340                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000656                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.454763                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   480.121147                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001153                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  5263.814396                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            7                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          726                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          354                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          372                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001935                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   677.047340                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000817                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  6968.935266                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000364                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3215.767200                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000658                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   999.130466                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   486.688641                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001374                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  7084.259941                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses          915                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          561                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          354                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002528                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   677.531415                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000829                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  6900.589614                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000536                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4082.461591                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000468                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   986.917166                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   473.380600                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.001078                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  8751.526178                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          782                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          533                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          249                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001973                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   717.776041                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000596                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  7835.485042                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000329                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6757.778386                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.001393                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.642514                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   470.208271                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.004811                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 11248.072732                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          136                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses         1091                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          355                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          736                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles            5                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.003017                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   693.301080                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.002008                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  8060.906271                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000821                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7913.929912                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.001643                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.612728                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000752                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   474.614731                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.007599                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  9503.557784                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          215                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1429                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          567                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          862                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           38                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.004069                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   672.635664                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.002329                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9886.712155                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.001192                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  6004.118670                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000387                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.789101                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   470.476148                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001107                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  9075.401951                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          795                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          585                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          210                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002012                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   735.958971                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000504                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9658.051304                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000392                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6869.676116                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000592                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.629797                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000147                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   470.032847                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000943                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 11640.444406                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          661                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          344                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          317                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001826                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   666.265405                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000742                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  6969.576270                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7804.170913                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000580                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.109214                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   471.894712                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.014920                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 11437.935469                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          129                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          640                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          303                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          337                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           29                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001638                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   664.136136                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000755                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  6700.891733                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000281                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8524.487283                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000421                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.986725                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   491.638441                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000884                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  7291.382508                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          651                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          411                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          240                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001633                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   714.997705                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000561                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10057.968609                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000339                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5061.546784                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.820783                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   486.845574                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.001007                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  8270.381897                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          666                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          496                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          170                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001761                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   741.347332                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000382                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 10103.063943                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000380                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5973.780282                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.401829                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   475.852181                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001221                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  6104.181916                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          742                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          598                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          144                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002014                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   730.100759                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000305                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8121.517127                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000529                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4046.720615                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000271                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.947456                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   478.497764                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000986                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  7042.394754                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          714                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          567                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          147                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001761                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   763.027363                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000327                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  7933.315191                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5028.907027                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.286925                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   458.406506                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.001017                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  7774.090920                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          833                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          686                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          147                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001907                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   765.782466                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  8959.673824                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000233                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5965.689443                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000281                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   995.261657                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   456.514298                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000804                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  9283.874831                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          577                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          422                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          155                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001448                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   714.098301                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8978.997016                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000270                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6925.809884                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   990.903557                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   463.365314                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000724                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  7110.574012                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          532                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          382                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          150                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001318                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   725.210698                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  8854.641810                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000224                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4894.187114                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000256                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.681726                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   454.985264                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000655                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  8872.761683                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          344                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          141                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001201                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   683.302390                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000303                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8866.260567                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000199                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5863.011904                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples         195773                      
system.ruby.latency_hist_seqr::mean          6.074622                      
system.ruby.latency_hist_seqr::gmean         1.286873                      
system.ruby.latency_hist_seqr::stdev        30.761137                      
system.ruby.latency_hist_seqr            |      192352     98.25%     98.25% |        3264      1.67%     99.92% |          36      0.02%     99.94% |          23      0.01%     99.95% |          33      0.02%     99.97% |          28      0.01%     99.98% |           6      0.00%     99.98% |           7      0.00%     99.99% |           1      0.00%     99.99% |          23      0.01%    100.00%
system.ruby.latency_hist_seqr::total           195773                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        12230                      
system.ruby.miss_latency_hist_seqr::mean    82.232543                      
system.ruby.miss_latency_hist_seqr::gmean    56.676755                      
system.ruby.miss_latency_hist_seqr::stdev    94.664199                      
system.ruby.miss_latency_hist_seqr       |        8809     72.03%     72.03% |        3264     26.69%     98.72% |          36      0.29%     99.01% |          23      0.19%     99.20% |          33      0.27%     99.47% |          28      0.23%     99.70% |           6      0.05%     99.75% |           7      0.06%     99.80% |           1      0.01%     99.81% |          23      0.19%    100.00%
system.ruby.miss_latency_hist_seqr::total        12230                      
system.ruby.network.average_flit_latency    13.106790                      
system.ruby.network.average_flit_network_latency    11.486699                      
system.ruby.network.average_flit_queueing_latency     1.620092                      
system.ruby.network.average_flit_vnet_latency |   12.692901                       |   11.365365                       |    9.091128                      
system.ruby.network.average_flit_vqueue_latency |    2.169844                       |    1.518694                       |    1.037761                      
system.ruby.network.average_hops             2.850337                      
system.ruby.network.average_packet_latency    13.045136                      
system.ruby.network.average_packet_network_latency    11.395708                      
system.ruby.network.average_packet_queueing_latency     1.649428                      
system.ruby.network.average_packet_vnet_latency |   11.069395                       |   12.308687                       |    9.091128                      
system.ruby.network.average_packet_vqueue_latency |    2.244856                       |    1.446587                       |    1.037761                      
system.ruby.network.avg_link_utilization     0.723442                      
system.ruby.network.avg_vc_load          |    0.105823     14.63%     14.63% |    0.019122      2.64%     17.27% |    0.003976      0.55%     17.82% |    0.003832      0.53%     18.35% |    0.003916      0.54%     18.89% |    0.003772      0.52%     19.41% |    0.003668      0.51%     19.92% |    0.003881      0.54%     20.46% |    0.383234     52.97%     73.43% |    0.056963      7.87%     81.30% |    0.018969      2.62%     83.93% |    0.014909      2.06%     85.99% |    0.013960      1.93%     87.92% |    0.013594      1.88%     89.80% |    0.013365      1.85%     91.64% |    0.013653      1.89%     93.53% |    0.037413      5.17%     98.70% |    0.001965      0.27%     98.97% |    0.001302      0.18%     99.15% |    0.001243      0.17%     99.33% |    0.001228      0.17%     99.50% |    0.001220      0.17%     99.66% |    0.001219      0.17%     99.83% |    0.001213      0.17%    100.00%
system.ruby.network.avg_vc_load::total       0.723442                      
system.ruby.network.ext_in_link_utilization       157301                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       157282                      
system.ruby.network.flit_network_latency |      408191                       |     1304062                       |       94375                      
system.ruby.network.flit_queueing_latency |       69780                       |      174255                       |       10773                      
system.ruby.network.flits_injected       |       32161     20.44%     20.44% |      114767     72.96%     93.40% |       10382      6.60%    100.00%
system.ruby.network.flits_injected::total       157310                      
system.ruby.network.flits_received       |       32159     20.45%     20.45% |      114740     72.95%     93.40% |       10381      6.60%    100.00%
system.ruby.network.flits_received::total       157280                      
system.ruby.network.int_link_utilization       448350                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      246925                       |      420674                       |       94375                      
system.ruby.network.packet_queueing_latency |       50076                       |       49440                       |       10773                      
system.ruby.network.packets_injected     |       22309     33.36%     33.36% |       34183     51.12%     84.48% |       10382     15.52%    100.00%
system.ruby.network.packets_injected::total        66874                      
system.ruby.network.packets_received     |       22307     33.36%     33.36% |       34177     51.11%     84.47% |       10381     15.53%    100.00%
system.ruby.network.packets_received::total        66865                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       103945                      
system.ruby.network.routers00.buffer_writes       103945                      
system.ruby.network.routers00.crossbar_activity       103945                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       104387                      
system.ruby.network.routers00.sw_output_arbiter_activity       103945                      
system.ruby.network.routers01.buffer_reads        49911                      
system.ruby.network.routers01.buffer_writes        49911                      
system.ruby.network.routers01.crossbar_activity        49911                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        50031                      
system.ruby.network.routers01.sw_output_arbiter_activity        49911                      
system.ruby.network.routers02.buffer_reads        36349                      
system.ruby.network.routers02.buffer_writes        36349                      
system.ruby.network.routers02.crossbar_activity        36349                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        36508                      
system.ruby.network.routers02.sw_output_arbiter_activity        36349                      
system.ruby.network.routers03.buffer_reads        28158                      
system.ruby.network.routers03.buffer_writes        28158                      
system.ruby.network.routers03.crossbar_activity        28158                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        28355                      
system.ruby.network.routers03.sw_output_arbiter_activity        28158                      
system.ruby.network.routers04.buffer_reads        61382                      
system.ruby.network.routers04.buffer_writes        61382                      
system.ruby.network.routers04.crossbar_activity        61382                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        62016                      
system.ruby.network.routers04.sw_output_arbiter_activity        61382                      
system.ruby.network.routers05.buffer_reads        25392                      
system.ruby.network.routers05.buffer_writes        25392                      
system.ruby.network.routers05.crossbar_activity        25392                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        25445                      
system.ruby.network.routers05.sw_output_arbiter_activity        25392                      
system.ruby.network.routers06.buffer_reads        21671                      
system.ruby.network.routers06.buffer_writes        21671                      
system.ruby.network.routers06.crossbar_activity        21671                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        21750                      
system.ruby.network.routers06.sw_output_arbiter_activity        21671                      
system.ruby.network.routers07.buffer_reads        20992                      
system.ruby.network.routers07.buffer_writes        20992                      
system.ruby.network.routers07.crossbar_activity        20992                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        21284                      
system.ruby.network.routers07.sw_output_arbiter_activity        20992                      
system.ruby.network.routers08.buffer_reads        46443                      
system.ruby.network.routers08.buffer_writes        46443                      
system.ruby.network.routers08.crossbar_activity        46443                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        48740                      
system.ruby.network.routers08.sw_output_arbiter_activity        46443                      
system.ruby.network.routers09.buffer_reads        23898                      
system.ruby.network.routers09.buffer_writes        23898                      
system.ruby.network.routers09.crossbar_activity        23898                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        24108                      
system.ruby.network.routers09.sw_output_arbiter_activity        23898                      
system.ruby.network.routers10.buffer_reads        25324                      
system.ruby.network.routers10.buffer_writes        25324                      
system.ruby.network.routers10.crossbar_activity        25324                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        25593                      
system.ruby.network.routers10.sw_output_arbiter_activity        25324                      
system.ruby.network.routers11.buffer_reads        30780                      
system.ruby.network.routers11.buffer_writes        30780                      
system.ruby.network.routers11.crossbar_activity        30778                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        33787                      
system.ruby.network.routers11.sw_output_arbiter_activity        30778                      
system.ruby.network.routers12.buffer_reads        46222                      
system.ruby.network.routers12.buffer_writes        46222                      
system.ruby.network.routers12.crossbar_activity        46222                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        50249                      
system.ruby.network.routers12.sw_output_arbiter_activity        46222                      
system.ruby.network.routers13.buffer_reads        31219                      
system.ruby.network.routers13.buffer_writes        31219                      
system.ruby.network.routers13.crossbar_activity        31219                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        31487                      
system.ruby.network.routers13.sw_output_arbiter_activity        31219                      
system.ruby.network.routers14.buffer_reads        27992                      
system.ruby.network.routers14.buffer_writes        27992                      
system.ruby.network.routers14.crossbar_activity        27992                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        28304                      
system.ruby.network.routers14.sw_output_arbiter_activity        27992                      
system.ruby.network.routers15.buffer_reads        25965                      
system.ruby.network.routers15.buffer_writes        25965                      
system.ruby.network.routers15.crossbar_activity        25965                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        26958                      
system.ruby.network.routers15.sw_output_arbiter_activity        25965                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       195786                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      195786    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       195786                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    527294000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
