Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_1_behav xil_defaultlib.CPU_sim_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlFSM
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionROM
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DFF32
Compiling module xil_defaultlib.DECODE_EXE
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.EXT5T32
Compiling module xil_defaultlib.EXT16T32
Compiling module xil_defaultlib.MUX4X32
Compiling module xil_defaultlib.MUX4X5
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.MulticycleCPU
Compiling module xil_defaultlib.CPU_sim_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_sim_1_behav
