Fixed to floating point conversion

*Verilog HDL
*9 cycles per data
