
---------- Begin Simulation Statistics ----------
final_tick                                83597463000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163051                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703968                       # Number of bytes of host memory used
host_op_rate                                   163370                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   613.31                       # Real time elapsed on the host
host_tick_rate                              136305468                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196367                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083597                       # Number of seconds simulated
sim_ticks                                 83597463000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695070                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095387                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101796                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81340                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727669                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             807                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              514                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477757                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65345                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196367                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.671949                       # CPI: cycles per instruction
system.cpu.discardedOps                        190653                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610088                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402303                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001388                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34504294                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598104                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167194926                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531435     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693579     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950615     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196367                       # Class of committed instruction
system.cpu.tickCycles                       132690632                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           90                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          467                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423084                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            467                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64875                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111097                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56783                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136120                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64875                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19973824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19973824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200995                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200995    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200995                       # Request fanout histogram
system.membus.respLayer1.occupancy         1069716066                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           854820500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426032                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       746609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          301                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286245                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286244                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           746                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425286                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86210688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86277696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168347                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7110208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           880624                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000635                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025187                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 880065     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    559      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             880624                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1347355000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067296996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1119000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   80                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               511198                       # number of demand (read+write) hits
system.l2.demand_hits::total                   511278                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  80                       # number of overall hits
system.l2.overall_hits::.cpu.data              511198                       # number of overall hits
system.l2.overall_hits::total                  511278                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200333                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200999                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            200333                       # number of overall misses
system.l2.overall_misses::total                200999                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50570000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16239584500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16290154500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50570000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16239584500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16290154500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711531                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712277                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711531                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712277                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.892761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281552                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282192                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.892761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281552                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282192                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75930.930931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81062.952684                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81045.947990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75930.930931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81062.952684                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81045.947990                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111097                       # number of writebacks
system.l2.writebacks::total                    111097                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43910000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14236068500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14279978500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43910000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14236068500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14279978500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.892761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.282187                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.892761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282187                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65930.930931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71063.443136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71046.436479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65930.930931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71063.443136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71046.436479                       # average overall mshr miss latency
system.l2.replacements                         168347                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       635512                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           635512                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       635512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       635512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          292                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              292                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          292                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          292                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150125                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136120                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11319826000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11319826000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83160.637673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83160.637673                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9958636000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9958636000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.475537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73160.711137                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73160.711137                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50570000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50570000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.892761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.892761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75930.930931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75930.930931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43910000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43910000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.892761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.892761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65930.930931                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65930.930931                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        361073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            361073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4919758500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4919758500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.150988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76616.238145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76616.238145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4277432500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4277432500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.150978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66617.335576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66617.335576                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31937.217131                       # Cycle average of tags in use
system.l2.tags.total_refs                     1422989                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201115                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.075499                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.171661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        82.010899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31814.034572                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974647                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15808                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15571                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11585067                       # Number of tag accesses
system.l2.tags.data_accesses                 11585067                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12820992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12863616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7110208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7110208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111097                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            509872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         153365803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             153875674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       509872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           509872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       85052916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85052916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       85052916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           509872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        153365803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            238928590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002986093932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6633                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6633                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              524459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104494                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111097                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200995                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6968                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2601590862                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  753990664                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5986108656                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12946.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29788.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   138025                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69680                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200995                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.448979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.360344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.314689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69245     66.39%     66.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14000     13.42%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2447      2.35%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1427      1.37%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9665      9.27%     92.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          838      0.80%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          425      0.41%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          553      0.53%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5701      5.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104301                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.293532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.815419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.300834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6465     97.47%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           40      0.60%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          125      1.88%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6633                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.744309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.714695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4243     63.97%     63.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.56%     64.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2165     32.64%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              182      2.74%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6633                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12861248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7108160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12863680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7110208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       153.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    153.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83597448000                       # Total gap between requests
system.mem_ctrls.avgGap                     267861.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12818624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7108160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 509871.932357564510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 153337476.282025456429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 85028417.668607965112                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111097                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16660538                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5969448118                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1976654820016                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25015.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29798.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17792152.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         546724721.087996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         269816112.720010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        664460500.031929                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       280409246.880005                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6919873406.878625                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     24613572821.374325                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     16419496475.592506                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       49714353284.570892                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        594.687345                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36721604242                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2791100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44084758758                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         552308597.567997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         272577457.152011                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        665572412.735926                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       284657486.400004                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6919873406.878625                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     25127395353.982147                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     15987418436.808432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       49809803151.529984                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        595.829124                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35746690414                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2791100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45059672586                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83597463000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662685                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662685                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662685                       # number of overall hits
system.cpu.icache.overall_hits::total         9662685                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          746                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            746                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          746                       # number of overall misses
system.cpu.icache.overall_misses::total           746                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53294500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53294500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53294500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53294500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663431                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663431                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663431                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71440.348525                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71440.348525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71440.348525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71440.348525                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          746                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          746                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          746                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          746                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52548500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52548500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52548500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52548500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70440.348525                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70440.348525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70440.348525                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70440.348525                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662685                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662685                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          746                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           746                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53294500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53294500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71440.348525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71440.348525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          746                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          746                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52548500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52548500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70440.348525                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70440.348525                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.138210                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663431                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               746                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12953.660858                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             84500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.138210                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705348                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.705348                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327608                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51305650                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51305650                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51306158                       # number of overall hits
system.cpu.dcache.overall_hits::total        51306158                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762519                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762519                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770430                       # number of overall misses
system.cpu.dcache.overall_misses::total        770430                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24253382498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24253382498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24253382498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24253382498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068169                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076588                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014794                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014794                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31806.922186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31806.922186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31480.319429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31480.319429                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       191847                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3295                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.223672                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       635512                       # number of writebacks
system.cpu.dcache.writebacks::total            635512                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58894                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58894                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711531                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711531                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22035501000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22035501000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22679078499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22679078499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013514                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013514                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31317.109256                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31317.109256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31873.633755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31873.633755                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710506                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40700098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40700098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9148253000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9148253000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21886.715217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21886.715217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          602                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          602                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8708330500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8708330500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20864.273564                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20864.273564                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15105129498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15105129498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43841.821047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43841.821047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58292                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58292                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286245                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286245                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13327170500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13327170500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46558.614124                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46558.614124                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    643577499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    643577499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81403.680622                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81403.680622                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.868387                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52017764                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711530                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.106916                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.868387                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104864858                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104864858                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83597463000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
