// Seed: 2253078453
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2
);
  wire id_4;
  ;
  assign id_2 = 1 && id_1;
  wire [-1 : -1 'd0] id_5 = id_4;
  always @(posedge "") release id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wire id_3,
    input wire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri id_8,
    output supply0 id_9,
    output tri1 id_10,
    output supply1 id_11,
    input uwire id_12,
    output tri0 id_13,
    output tri0 id_14,
    output tri0 id_15
);
  wire id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
