module shift (input clk, input load, input shift, input [10:0]dat, input reset,output lastbit);
reg[10:0] pshift, nshift;
assign lastbit=pshift[0];
always@(posedge clk)
begin 
   if (clk)
   pshift<=nshift;
end
always@(pshift,load,shift,dat, reset)
	begin 
		nshift=pshift;
		if (reset)
			nshift = 11'b1;
		if (load)
			nshift=dat;
		if(shift)
			begin
				nshift = pshift >> 1;
				nshift[10] = 1'b1;
			end
	end
endmodule

