// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s (
        ap_ready,
        data_12_val,
        data_27_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_rst
);


output   ap_ready;
input  [7:0] data_12_val;
input  [3:0] data_27_val;
output  [11:0] ap_return_0;
output  [11:0] ap_return_1;
output  [11:0] ap_return_2;
output  [11:0] ap_return_3;
output  [11:0] ap_return_4;
input   ap_rst;

wire   [9:0] tmp_22_fu_100_p3;
wire   [11:0] p_shl1_fu_92_p3;
wire   [11:0] zext_ln42_4_fu_108_p1;
wire   [11:0] sub_ln42_fu_112_p2;
wire   [10:0] p_shl2_fu_122_p3;
wire   [10:0] zext_ln42_3_fu_88_p1;
wire   [10:0] sub_ln42_1_fu_130_p2;
wire   [6:0] shl_ln42_1_fu_148_p3;
wire   [5:0] tmp_23_fu_168_p3;
wire   [8:0] p_shl3_fu_160_p3;
wire   [8:0] zext_ln42_10_fu_176_p1;
wire   [7:0] tmp_24_fu_186_p3;
wire   [8:0] zext_ln42_11_fu_194_p1;
wire   [8:0] sub_ln42_3_fu_198_p2;
wire   [7:0] zext_ln42_12_fu_208_p1;
wire   [7:0] sub_ln42_4_fu_212_p2;
wire   [9:0] zext_ln42_9_fu_156_p1;
wire   [9:0] add_ln58_fu_222_p2;
wire  signed [12:0] sext_ln58_1_fu_228_p1;
wire   [12:0] zext_ln42_5_fu_118_p1;
wire   [8:0] sub_ln42_2_fu_180_p2;
wire   [8:0] add_ln58_5_fu_238_p2;
wire  signed [11:0] sext_ln58_2_fu_244_p1;
wire  signed [9:0] sext_ln42_fu_204_p1;
wire   [9:0] add_ln58_7_fu_254_p2;
wire  signed [11:0] sext_ln58_3_fu_260_p1;
wire   [11:0] zext_ln42_6_fu_136_p1;
wire   [8:0] zext_ln42_8_fu_144_p1;
wire   [8:0] zext_ln42_fu_84_p1;
wire   [8:0] tmp_fu_270_p2;
wire   [7:0] empty_fu_276_p1;
wire   [11:0] tmp_25_fu_288_p3;
wire   [12:0] p_shl5_fu_296_p1;
wire   [12:0] p_shl_fu_280_p3;
wire   [12:0] tmp1_fu_300_p2;
wire  signed [8:0] sext_ln58_fu_218_p1;
wire   [8:0] add_ln58_10_fu_312_p2;
wire   [12:0] zext_ln58_fu_318_p1;
wire   [12:0] zext_ln42_7_fu_140_p1;
wire   [12:0] add_ln58_4_fu_232_p2;
wire   [11:0] add_ln58_6_fu_248_p2;
wire   [10:0] trunc_ln111_2_fu_338_p4;
wire   [11:0] add_ln58_8_fu_264_p2;
wire   [10:0] trunc_ln111_3_fu_352_p4;
wire   [12:0] add_ln58_9_fu_306_p2;
wire   [12:0] sub_ln58_fu_322_p2;
wire  signed [11:0] sext_ln111_fu_348_p1;
wire  signed [11:0] sext_ln111_1_fu_362_p1;

assign add_ln58_10_fu_312_p2 = ($signed(sext_ln58_fu_218_p1) + $signed(9'd311));

assign add_ln58_4_fu_232_p2 = ($signed(sext_ln58_1_fu_228_p1) + $signed(zext_ln42_5_fu_118_p1));

assign add_ln58_5_fu_238_p2 = ($signed(sub_ln42_2_fu_180_p2) + $signed(9'd270));

assign add_ln58_6_fu_248_p2 = ($signed(sext_ln58_2_fu_244_p1) + $signed(zext_ln42_4_fu_108_p1));

assign add_ln58_7_fu_254_p2 = ($signed(sext_ln42_fu_204_p1) + $signed(10'd957));

assign add_ln58_8_fu_264_p2 = ($signed(sext_ln58_3_fu_260_p1) + $signed(zext_ln42_6_fu_136_p1));

assign add_ln58_9_fu_306_p2 = (tmp1_fu_300_p2 + 13'd510);

assign add_ln58_fu_222_p2 = ($signed(zext_ln42_9_fu_156_p1) + $signed(10'd706));

assign ap_ready = 1'b1;

assign empty_fu_276_p1 = tmp_fu_270_p2[7:0];

assign p_shl1_fu_92_p3 = {{data_12_val}, {4'd0}};

assign p_shl2_fu_122_p3 = {{data_12_val}, {3'd0}};

assign p_shl3_fu_160_p3 = {{data_27_val}, {5'd0}};

assign p_shl5_fu_296_p1 = tmp_25_fu_288_p3;

assign p_shl_fu_280_p3 = {{empty_fu_276_p1}, {5'd0}};

assign sext_ln111_1_fu_362_p1 = $signed(trunc_ln111_3_fu_352_p4);

assign sext_ln111_fu_348_p1 = $signed(trunc_ln111_2_fu_338_p4);

assign sext_ln42_fu_204_p1 = $signed(sub_ln42_3_fu_198_p2);

assign sext_ln58_1_fu_228_p1 = $signed(add_ln58_fu_222_p2);

assign sext_ln58_2_fu_244_p1 = $signed(add_ln58_5_fu_238_p2);

assign sext_ln58_3_fu_260_p1 = $signed(add_ln58_7_fu_254_p2);

assign sext_ln58_fu_218_p1 = $signed(sub_ln42_4_fu_212_p2);

assign shl_ln42_1_fu_148_p3 = {{data_27_val}, {3'd0}};

assign sub_ln42_1_fu_130_p2 = (p_shl2_fu_122_p3 - zext_ln42_3_fu_88_p1);

assign sub_ln42_2_fu_180_p2 = (p_shl3_fu_160_p3 - zext_ln42_10_fu_176_p1);

assign sub_ln42_3_fu_198_p2 = (9'd0 - zext_ln42_11_fu_194_p1);

assign sub_ln42_4_fu_212_p2 = (8'd0 - zext_ln42_12_fu_208_p1);

assign sub_ln42_fu_112_p2 = (p_shl1_fu_92_p3 - zext_ln42_4_fu_108_p1);

assign sub_ln58_fu_322_p2 = (zext_ln58_fu_318_p1 - zext_ln42_7_fu_140_p1);

assign tmp1_fu_300_p2 = (p_shl5_fu_296_p1 - p_shl_fu_280_p3);

assign tmp_22_fu_100_p3 = {{data_12_val}, {2'd0}};

assign tmp_23_fu_168_p3 = {{data_27_val}, {2'd0}};

assign tmp_24_fu_186_p3 = {{data_27_val}, {4'd0}};

assign tmp_25_fu_288_p3 = {{tmp_fu_270_p2}, {3'd0}};

assign tmp_fu_270_p2 = (zext_ln42_8_fu_144_p1 + zext_ln42_fu_84_p1);

assign trunc_ln111_2_fu_338_p4 = {{add_ln58_6_fu_248_p2[11:1]}};

assign trunc_ln111_3_fu_352_p4 = {{add_ln58_8_fu_264_p2[11:1]}};

assign zext_ln42_10_fu_176_p1 = tmp_23_fu_168_p3;

assign zext_ln42_11_fu_194_p1 = tmp_24_fu_186_p3;

assign zext_ln42_12_fu_208_p1 = shl_ln42_1_fu_148_p3;

assign zext_ln42_3_fu_88_p1 = data_12_val;

assign zext_ln42_4_fu_108_p1 = tmp_22_fu_100_p3;

assign zext_ln42_5_fu_118_p1 = sub_ln42_fu_112_p2;

assign zext_ln42_6_fu_136_p1 = sub_ln42_1_fu_130_p2;

assign zext_ln42_7_fu_140_p1 = p_shl1_fu_92_p3;

assign zext_ln42_8_fu_144_p1 = data_27_val;

assign zext_ln42_9_fu_156_p1 = shl_ln42_1_fu_148_p3;

assign zext_ln42_fu_84_p1 = data_12_val;

assign zext_ln58_fu_318_p1 = add_ln58_10_fu_312_p2;

assign ap_return_0 = {{add_ln58_4_fu_232_p2[12:1]}};

assign ap_return_1 = sext_ln111_fu_348_p1;

assign ap_return_2 = sext_ln111_1_fu_362_p1;

assign ap_return_3 = {{add_ln58_9_fu_306_p2[12:1]}};

assign ap_return_4 = {{sub_ln58_fu_322_p2[12:1]}};

endmodule //myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s
