// Seed: 579634196
module module_0 #(
    parameter id_17 = 32'd57,
    parameter id_18 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1'd0 <= 1) id_1 = 1;
  wire id_16;
  defparam id_17.id_18 = (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_18;
  wire id_19;
  wire id_20;
  assign id_11['b0] = 1;
  module_0 modCall_1 (
      id_20,
      id_12,
      id_20,
      id_4,
      id_19,
      id_6,
      id_6,
      id_12,
      id_20,
      id_18,
      id_6,
      id_5,
      id_3,
      id_19,
      id_2
  );
  tri1 id_21;
  wire id_22;
  wire id_23 = 1;
  wire id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35, id_36;
endmodule
