{:input (genetic.crossover/dumb-crossover 1424871566 (genetic.mutation/change-names-remove-clause 74664796 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_11 , \\wire1_:missing_11 , \\wire:missing_edge , wire3_4, wire22_38, wire23_41, wire24_4);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_11 ;\n  wire \\wire0_:missing_11 ;\n  wire \\wire10_:missing ;\n  wire \\wire12_:missing ;\n  wire \\wire13_:missing ;\n  wire \\wire13_:missing_15_17 ;\n  wire wire14_16_17;\n  wire wire18;\n  wire wire19_10;\n  wire \\wire19_10_:missing ;\n  wire wire19_12;\n  wire wire19_17;\n  wire \\wire19_30_32_:missing ;\n  wire \\wire19_31_:missing ;\n  wire \\wire19_40_42_:missing_44 ;\n  wire \\wire19_:missing_18 ;\n  input \\wire1_:missing_11 ;\n  wire \\wire1_:missing_11 ;\n  input wire22_38;\n  wire wire22_38;\n  output wire23_41;\n  wire wire23_41;\n  output wire24_4;\n  wire wire24_4;\n  wire \\wire25_39_:missing ;\n  wire wire26_32;\n  wire \\wire26_:missing ;\n  wire wire27_4;\n  wire \\wire27_:missing ;\n  wire \\wire28_4_:missing ;\n  wire \\wire28_:missing ;\n  wire wire29_34;\n  wire wire29_35;\n  wire wire31_37;\n  wire \\wire33_34_:missing_37 ;\n  wire \\wire33_34_:missing_38 ;\n  wire wire39;\n  output wire3_4;\n  wire wire3_4;\n  wire wire40;\n  wire wire41_45;\n  wire wire43_4;\n  wire wire44;\n  wire \\wire4_:missing_19 ;\n  wire wire5;\n  wire wire6_11;\n  wire wire6_12;\n  wire wire7_4;\n  wire wire8_14;\n  wire wire9_16_20;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_36_45 ;\n  wire \\wire:missing_4 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_12 = 2'h1 >> wire6_11;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire13_:missing_15_17 , \\wire13_:missing_15_17  };\n  assign wire9_16_20 = 4'h8 >> { wire14_16_17, \\wire:missing_edge  };\n  assign \\wire26_:missing  = 2'h1 >> wire26_32;\n  assign \\wire27_:missing  = 2'h1 >> wire27_4;\n  assign \\wire28_:missing  = 2'h1 >> \\wire28_4_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_4;\n  assign wire29_35 = 2'h1 >> wire29_34;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire19_30_32_:missing , \\wire19_30_32_:missing  };\n  assign wire31_37 = 4'h6 >> { \\wire19_31_:missing , \\wire:missing_edge  };\n  assign wire26_32 = 4'h8 >> { \\wire19_30_32_:missing , \\wire19_30_32_:missing  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire33_34_:missing_38 , \\wire33_34_:missing_37  };\n  assign wire29_34 = 4'h8 >> { \\wire33_34_:missing_38 , \\wire33_34_:missing_37  };\n  assign \\wire:missing_35  = 4'h6 >> { wire29_35, \\wire:missing_edge  };\n  assign \\wire:missing_36_45  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'h1 >> wire8_14;\n  assign \\wire9_:missing  = 2'hx >> wire9_16_20;\n  assign \\wire10_:missing  = 4'h6 >> { \\wire19_10_:missing , wire19_10 };\n  assign wire6_11 = 4'h8 >> { \\wire1_:missing_11 , \\wire0_:missing_11  };\n  assign \\wire12_:missing  = 4'h8 >> { wire19_12, wire6_12 };\n  assign \\wire13_:missing  = 4'h6 >> { \\wire13_:missing_15_17 , \\wire13_:missing_15_17  };\n  assign wire8_14 = 4'h6 >> { \\wire:missing_edge , wire14_16_17 };\n  assign \\wire:missing_4  = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\wire25_39_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire41_45 = \\wire:missing_36_45 ;\n  assign wire44 = \\wire19_40_42_:missing_44 ;\n  assign \\wire:missing_edge  = wire43_4;\n  assign \\wire:missing_edge  = \\wire19_40_42_:missing_44 ;\n  assign wire23_41 = wire41_45;\n  assign wire40 = \\wire19_40_42_:missing_44 ;\n  assign wire39 = \\wire25_39_:missing ;\n  assign \\wire33_34_:missing_38  = wire22_38;\n  assign \\wire33_34_:missing_37  = wire31_37;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_20  = wire9_16_20;\n  assign \\wire19_10_:missing  = \\wire4_:missing_19 ;\n  assign wire18 = \\wire19_:missing_18 ;\n  assign \\wire13_:missing_15_17  = wire19_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:3.1-102.10\" *)\nmodule postsynth(\\wire0_:missing_11 , \\wire1_:missing_11 , \\wire:missing_edge , wire3_4, wire22_38, wire23_41, wire24_4);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:5.9-5.27\" *)\n  input \\wire0_:missing_11 ;\n  wire \\wire0_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:10.8-10.30\" *)\n  wire \\wire13_:missing_15_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:11.8-11.20\" *)\n  wire wire14_16_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:16.8-16.17\" *)\n  wire wire19_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:17.8-17.30\" *)\n  wire \\wire19_30_32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:18.8-18.27\" *)\n  wire \\wire19_31_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:19.8-19.33\" *)\n  wire \\wire19_40_42_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:21.9-21.27\" *)\n  input \\wire1_:missing_11 ;\n  wire \\wire1_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:23.9-23.18\" *)\n  input wire22_38;\n  wire wire22_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:25.10-25.19\" *)\n  output wire23_41;\n  wire wire23_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:27.10-27.18\" *)\n  output wire24_4;\n  wire wire24_4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:29.8-29.27\" *)\n  wire \\wire25_39_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:38.8-38.17\" *)\n  wire wire31_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:39.8-39.30\" *)\n  wire \\wire33_34_:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:40.8-40.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire33_34_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:41.8-41.14\" *)\n  wire wire39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:42.10-42.17\" *)\n  output wire3_4;\n  wire wire3_4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:44.8-44.14\" *)\n  wire wire40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:45.8-45.17\" *)\n  wire wire41_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:46.8-46.16\" *)\n  wire wire43_4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:47.8-47.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:49.8-49.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:52.8-52.15\" *)\n  wire wire7_4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:53.8-53.16\" *)\n  wire wire8_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:58.8-58.27\" *)\n  wire \\wire:missing_36_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:59.8-59.23\" *)\n  wire \\wire:missing_4 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A441D18B.v:60.10-60.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire13_:missing_15_17  = 1'hx;\n  assign wire14_16_17 = 1'hx;\n  assign wire19_17 = 1'hx;\n  assign \\wire19_30_32_:missing  = 1'hx;\n  assign \\wire19_31_:missing  = 1'hx;\n  assign \\wire19_40_42_:missing_44  = 1'hx;\n  assign wire23_41 = 1'hx;\n  assign wire24_4 = 1'hx;\n  assign \\wire25_39_:missing  = 1'h0;\n  assign wire31_37 = 1'hx;\n  assign \\wire33_34_:missing_37  = 1'hx;\n  assign \\wire33_34_:missing_38  = wire22_38;\n  assign wire39 = 1'h0;\n  assign wire3_4 = 1'hx;\n  assign wire40 = 1'hx;\n  assign wire41_45 = 1'hx;\n  assign wire43_4 = 1'hx;\n  assign wire44 = 1'hx;\n  assign wire5 = 1'h0;\n  assign wire7_4 = 1'hx;\n  assign wire8_14 = 1'hx;\n  assign \\wire:missing_36_45  = 1'hx;\n  assign \\wire:missing_4  = 1'h1;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 16, :out "SBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3/src/top.v'.\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] Copy '/tmp/fuzzmount2DDF5D8C/A441D18B.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3/src/A441D18B.v'.\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] Copy '/tmp/fuzzmount2DDF5D8C/A441D18B.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3/src/A441D18B.post.v'.\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] engine_0: abc pdr\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:63$31 ($shr)\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:68$36 ($shr)\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:70$38 ($shr)\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:73$41 ($shr)\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:77$45 ($shr)\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: Warning: Wire presynth.\\wire3_4 is used but has no driver.\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: Warning: Wire presynth.\\wire24_4 is used but has no driver.\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: Warning: Wire presynth.\\wire14_16_17 is used but has no driver.\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: Warning: Wire presynth.\\wire19_31_:missing is used but has no driver.\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: Warning: Wire presynth.\\wire19_30_32_:missing is used but has no driver.\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: Warning: Wire presynth.\\wire7_4 is used but has no driver.\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: Warning: Wire presynth.\\wire13_:missing_15_17 is used but has no driver.\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: Warning: found logic loop in module presynth:\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:71$39 ($shr)\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:73$41 ($shr)\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: wire \\wire33_34_:missing_37\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: wire \\wire:missing_edge\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: Warning: found logic loop in module presynth:\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:77$45 ($shr)\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:83$51 ($shr)\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: wire \\wire8_14\nSBY  2:22:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: wire \\wire:missing_edge\nSBY  2:22:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] base: finished (returncode=0)\nSBY  2:22:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:63$31 ($shr)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:68$36 ($shr)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:70$38 ($shr)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:73$41 ($shr)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:77$45 ($shr)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: Warning: Wire presynth.\\wire3_4 is used but has no driver.\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: Warning: Wire presynth.\\wire24_4 is used but has no driver.\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: Warning: Wire presynth.\\wire14_16_17 is used but has no driver.\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: Warning: Wire presynth.\\wire19_31_:missing is used but has no driver.\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: Warning: Wire presynth.\\wire19_30_32_:missing is used but has no driver.\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: Warning: Wire presynth.\\wire7_4 is used but has no driver.\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: Warning: Wire presynth.\\wire13_:missing_15_17 is used but has no driver.\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: Warning: found logic loop in module presynth:\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:71$39 ($shr)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:73$41 ($shr)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: wire \\wire33_34_:missing_37\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: wire \\wire:missing_edge\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: Warning: found logic loop in module presynth:\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:77$45 ($shr)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A441D18B.v:83$51 ($shr)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: wire \\wire8_14\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: wire \\wire:missing_edge\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: bash: line 1: 85866 Segmentation fault: 11  /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: finished (returncode=139)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] aig: task failed. ERROR.\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3'.\nSBY  2:22:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt457d1e3] DONE (ERROR, rc=16)\n", :err ""}}}