design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
design_1_axi_quad_spi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd,incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
design_1_auto_ds_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v,incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
