OpenROAD e9d88df58cd6e61dec17d0cd7d355f7d6ec25778 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/DFFRAM/runs/RUN_2021.12.27_21.29.28/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/DFFRAM/runs/RUN_2021.12.27_21.29.28/tmp/merged_unpadded.lef
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__clkbuf_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__ebufn_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor3b_4 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and3b_4 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and3_4 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__clkbuf_16 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__dfxtp_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor4b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and4bb_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and4b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and2_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__inv_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__dlclkp_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__clkbuf_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__conb_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__clkbuf_4 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__mux4_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and2b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__mux2_1 has no liberty cell.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set_propagated_clock [get_clocks $::env(CLOCK_PORT)]
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 5.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 5.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
### MANAGEMENT CORE INPUTS
# ADRESS
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {A[0]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {A[1]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {A[2]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {A[3]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {A[4]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {A[5]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {A[6]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {A[7]}]
## DATA IN
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[0]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[10]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[11]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[12]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[13]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[14]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[15]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[16]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[17]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[18]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[19]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[1]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[20]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[21]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[22]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[23]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[24]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[25]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[26]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[27]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[28]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[29]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[2]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[30]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[31]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[3]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[4]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[5]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[6]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[7]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[8]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {Di[9]}]
## ENABLE
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {EN}]
## WRITE ENABLE
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {WE[0]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {WE[1]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {WE[2]}]
set_input_delay 5.0000 -clock [get_clocks {CLK}] -add_delay [get_ports {WE[3]}]
## OUTPUT DELAY
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.033442
set_load  $cap_load [all_outputs]
puts "\[INFO\]: Setting timing derate to: [expr {$::env(SYNTH_TIMING_DERATE) * 10}] %"
[INFO]: Setting timing derate to: 0.5 %
set_timing_derate -early [expr {1-$::env(SYNTH_TIMING_DERATE)}]
set_timing_derate -late [expr {1+$::env(SYNTH_TIMING_DERATE)}]
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.FF
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[0]
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ CLK (in)
     2    0.00                           CLK (net)
                  0.03    0.00    0.02 ^ BLOCK[0].RAM128.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)
                  0.77    0.61    0.63 ^ BLOCK[0].RAM128.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)
   132    0.27                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK (net)
                  0.77    0.00    0.63 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.CLKBUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.24    0.87 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.CLKBUF/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.01                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK_buf (net)
                  0.08    0.00    0.88 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.15    1.03 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLK_buf (net)
                  0.11    0.00    1.03 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_1)
                  0.22    0.21    1.24 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)
                  0.22    0.01    1.25 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)
                  0.17    0.25    1.49 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)
     8    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.GCLK (net)
                  0.17    0.00    1.49 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.FF/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.31    1.81 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.FF/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.q_wire[0] (net)
                  0.03    0.00    1.81 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].OBUF/A (sky130_fd_sc_hd__ebufn_2)
                  0.00    0.08    1.90 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].OBUF/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.00                           BLOCK[0].RAM128.BLOCK[0].RAM32.Do_pre[0] (net)
                  0.00    0.00    1.90 v BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[0]/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.90   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ CLK (in)
     2    0.00                           CLK (net)
                  0.03    0.00    0.02 ^ BLOCK[0].RAM128.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)
                  0.77    0.68    0.70 ^ BLOCK[0].RAM128.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)
   132    0.27                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK (net)
                  0.77    0.00    0.70 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[0]/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    0.63   clock reconvergence pessimism
                          0.09    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  1.18   slack (MET)


Startpoint: BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.FF
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[10]
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ CLK (in)
     2    0.00                           CLK (net)
                  0.03    0.00    0.02 ^ BLOCK[0].RAM128.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)
                  0.77    0.61    0.63 ^ BLOCK[0].RAM128.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)
   132    0.27                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK (net)
                  0.77    0.00    0.63 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.CLKBUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.24    0.87 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.CLKBUF/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.01                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK_buf (net)
                  0.08    0.00    0.88 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.15    1.03 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLK_buf (net)
                  0.11    0.00    1.03 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_1)
                  0.22    0.21    1.24 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)
                  0.22    0.01    1.25 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)
                  0.17    0.25    1.49 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)
     8    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.GCLK (net)
                  0.17    0.00    1.49 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.FF/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.31    1.81 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.FF/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.q_wire[2] (net)
                  0.03    0.00    1.81 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].OBUF/A (sky130_fd_sc_hd__ebufn_2)
                  0.00    0.08    1.90 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].OBUF/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.00                           BLOCK[0].RAM128.BLOCK[0].RAM32.Do_pre[10] (net)
                  0.00    0.00    1.90 v BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[10]/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.90   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ CLK (in)
     2    0.00                           CLK (net)
                  0.03    0.00    0.02 ^ BLOCK[0].RAM128.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)
                  0.77    0.68    0.70 ^ BLOCK[0].RAM128.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)
   132    0.27                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK (net)
                  0.77    0.00    0.70 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[10]/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    0.63   clock reconvergence pessimism
                          0.09    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  1.18   slack (MET)


Startpoint: BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.FF
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[11]
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ CLK (in)
     2    0.00                           CLK (net)
                  0.03    0.00    0.02 ^ BLOCK[0].RAM128.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)
                  0.77    0.61    0.63 ^ BLOCK[0].RAM128.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)
   132    0.27                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK (net)
                  0.77    0.00    0.63 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.CLKBUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.24    0.87 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.CLKBUF/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.01                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK_buf (net)
                  0.08    0.00    0.88 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.15    1.03 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLK_buf (net)
                  0.11    0.00    1.03 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_1)
                  0.22    0.21    1.24 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)
                  0.22    0.01    1.25 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)
                  0.17    0.25    1.49 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)
     8    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.GCLK (net)
                  0.17    0.00    1.49 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.FF/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.31    1.81 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.FF/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.q_wire[3] (net)
                  0.03    0.00    1.81 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].OBUF/A (sky130_fd_sc_hd__ebufn_2)
                  0.00    0.08    1.90 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].OBUF/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.00                           BLOCK[0].RAM128.BLOCK[0].RAM32.Do_pre[11] (net)
                  0.00    0.00    1.90 v BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[11]/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.90   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ CLK (in)
     2    0.00                           CLK (net)
                  0.03    0.00    0.02 ^ BLOCK[0].RAM128.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)
                  0.77    0.68    0.70 ^ BLOCK[0].RAM128.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)
   132    0.27                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK (net)
                  0.77    0.00    0.70 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[11]/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    0.63   clock reconvergence pessimism
                          0.09    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  1.18   slack (MET)


Startpoint: BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.FF
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[12]
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ CLK (in)
     2    0.00                           CLK (net)
                  0.03    0.00    0.02 ^ BLOCK[0].RAM128.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)
                  0.77    0.61    0.63 ^ BLOCK[0].RAM128.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)
   132    0.27                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK (net)
                  0.77    0.00    0.63 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.CLKBUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.24    0.87 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.CLKBUF/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.01                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK_buf (net)
                  0.08    0.00    0.88 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.15    1.03 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLK_buf (net)
                  0.11    0.00    1.03 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_1)
                  0.22    0.21    1.24 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)
                  0.22    0.01    1.25 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)
                  0.17    0.25    1.49 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)
     8    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.GCLK (net)
                  0.17    0.00    1.49 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.FF/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.31    1.81 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.FF/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.q_wire[4] (net)
                  0.03    0.00    1.81 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].OBUF/A (sky130_fd_sc_hd__ebufn_2)
                  0.00    0.08    1.90 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].OBUF/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.00                           BLOCK[0].RAM128.BLOCK[0].RAM32.Do_pre[12] (net)
                  0.00    0.00    1.90 v BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[12]/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.90   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ CLK (in)
     2    0.00                           CLK (net)
                  0.03    0.00    0.02 ^ BLOCK[0].RAM128.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)
                  0.77    0.68    0.70 ^ BLOCK[0].RAM128.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)
   132    0.27                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK (net)
                  0.77    0.00    0.70 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[12]/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    0.63   clock reconvergence pessimism
                          0.09    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  1.18   slack (MET)


Startpoint: BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.FF
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[13]
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ CLK (in)
     2    0.00                           CLK (net)
                  0.03    0.00    0.02 ^ BLOCK[0].RAM128.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)
                  0.77    0.61    0.63 ^ BLOCK[0].RAM128.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)
   132    0.27                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK (net)
                  0.77    0.00    0.63 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.CLKBUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.24    0.87 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.CLKBUF/X (sky130_fd_sc_hd__clkbuf_2)
     4    0.01                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK_buf (net)
                  0.08    0.00    0.88 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.15    1.03 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLK_buf (net)
                  0.11    0.00    1.03 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_1)
                  0.22    0.21    1.24 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)
                  0.22    0.01    1.25 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)
                  0.17    0.25    1.49 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)
     8    0.02                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.GCLK (net)
                  0.17    0.00    1.49 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.FF/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.02    0.31    1.81 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.FF/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.q_wire[5] (net)
                  0.03    0.00    1.81 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].OBUF/A (sky130_fd_sc_hd__ebufn_2)
                  0.00    0.08    1.90 v BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].OBUF/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.00                           BLOCK[0].RAM128.BLOCK[0].RAM32.Do_pre[13] (net)
                  0.00    0.00    1.90 v BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[13]/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.90   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
                  0.03    0.02    0.02 ^ CLK (in)
     2    0.00                           CLK (net)
                  0.03    0.00    0.02 ^ BLOCK[0].RAM128.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)
                  0.77    0.68    0.70 ^ BLOCK[0].RAM128.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)
   132    0.27                           BLOCK[0].RAM128.BLOCK[0].RAM32.CLK (net)
                  0.77    0.00    0.70 ^ BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[13]/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    0.63   clock reconvergence pessimism
                          0.09    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  1.18   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[0] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ A[5] (in)
     2    0.01                           A[5] (net)
                  0.03    0.00    5.02 ^ BLOCK[1].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18    5.20 ^ BLOCK[1].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.A_buf[5] (net)
                  0.15    0.00    5.20 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[0]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    5.46 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[0]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.DoMUX.SEL0[0] (net)
                  0.19    0.00    5.46 ^ BLOCK[1].RAM128.DoMUX.M[0].MUX[0]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.08    0.59    6.05 v BLOCK[1].RAM128.DoMUX.M[0].MUX[0]/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           BLOCK[1].RAM128.Do[0] (net)
                  0.08    0.00    6.05 v DoMUX.M[0].MUX[0]/A1 (sky130_fd_sc_hd__mux2_1)
                  0.22    0.46    6.51 v DoMUX.M[0].MUX[0]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[0] (net)
                  0.22    0.00    6.51 v Do[0] (out)
                                  6.51   data arrival time

                         25.00   25.00   clock CLK (rise edge)
                          0.00   25.00   clock network delay (propagated)
                          0.00   25.00   clock reconvergence pessimism
                         -5.00   20.00   output external delay
                                 20.00   data required time
-----------------------------------------------------------------------------
                                 20.00   data required time
                                 -6.51   data arrival time
-----------------------------------------------------------------------------
                                 13.49   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[10] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ A[5] (in)
     2    0.01                           A[5] (net)
                  0.03    0.00    5.02 ^ BLOCK[1].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18    5.20 ^ BLOCK[1].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.A_buf[5] (net)
                  0.15    0.00    5.20 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    5.46 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.DoMUX.SEL0[1] (net)
                  0.19    0.00    5.46 ^ BLOCK[1].RAM128.DoMUX.M[1].MUX[2]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.08    0.59    6.05 v BLOCK[1].RAM128.DoMUX.M[1].MUX[2]/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           BLOCK[1].RAM128.Do[10] (net)
                  0.08    0.00    6.05 v DoMUX.M[1].MUX[2]/A1 (sky130_fd_sc_hd__mux2_1)
                  0.22    0.46    6.51 v DoMUX.M[1].MUX[2]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[10] (net)
                  0.22    0.00    6.51 v Do[10] (out)
                                  6.51   data arrival time

                         25.00   25.00   clock CLK (rise edge)
                          0.00   25.00   clock network delay (propagated)
                          0.00   25.00   clock reconvergence pessimism
                         -5.00   20.00   output external delay
                                 20.00   data required time
-----------------------------------------------------------------------------
                                 20.00   data required time
                                 -6.51   data arrival time
-----------------------------------------------------------------------------
                                 13.49   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[11] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ A[5] (in)
     2    0.01                           A[5] (net)
                  0.03    0.00    5.02 ^ BLOCK[1].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18    5.20 ^ BLOCK[1].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.A_buf[5] (net)
                  0.15    0.00    5.20 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    5.46 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.DoMUX.SEL0[1] (net)
                  0.19    0.00    5.46 ^ BLOCK[1].RAM128.DoMUX.M[1].MUX[3]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.08    0.59    6.05 v BLOCK[1].RAM128.DoMUX.M[1].MUX[3]/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           BLOCK[1].RAM128.Do[11] (net)
                  0.08    0.00    6.05 v DoMUX.M[1].MUX[3]/A1 (sky130_fd_sc_hd__mux2_1)
                  0.22    0.46    6.51 v DoMUX.M[1].MUX[3]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[11] (net)
                  0.22    0.00    6.51 v Do[11] (out)
                                  6.51   data arrival time

                         25.00   25.00   clock CLK (rise edge)
                          0.00   25.00   clock network delay (propagated)
                          0.00   25.00   clock reconvergence pessimism
                         -5.00   20.00   output external delay
                                 20.00   data required time
-----------------------------------------------------------------------------
                                 20.00   data required time
                                 -6.51   data arrival time
-----------------------------------------------------------------------------
                                 13.49   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[12] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ A[5] (in)
     2    0.01                           A[5] (net)
                  0.03    0.00    5.02 ^ BLOCK[1].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18    5.20 ^ BLOCK[1].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.A_buf[5] (net)
                  0.15    0.00    5.20 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    5.46 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.DoMUX.SEL0[1] (net)
                  0.19    0.00    5.46 ^ BLOCK[1].RAM128.DoMUX.M[1].MUX[4]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.08    0.59    6.05 v BLOCK[1].RAM128.DoMUX.M[1].MUX[4]/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           BLOCK[1].RAM128.Do[12] (net)
                  0.08    0.00    6.05 v DoMUX.M[1].MUX[4]/A1 (sky130_fd_sc_hd__mux2_1)
                  0.22    0.46    6.51 v DoMUX.M[1].MUX[4]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[12] (net)
                  0.22    0.00    6.51 v Do[12] (out)
                                  6.51   data arrival time

                         25.00   25.00   clock CLK (rise edge)
                          0.00   25.00   clock network delay (propagated)
                          0.00   25.00   clock reconvergence pessimism
                         -5.00   20.00   output external delay
                                 20.00   data required time
-----------------------------------------------------------------------------
                                 20.00   data required time
                                 -6.51   data arrival time
-----------------------------------------------------------------------------
                                 13.49   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[13] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ A[5] (in)
     2    0.01                           A[5] (net)
                  0.03    0.00    5.02 ^ BLOCK[1].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18    5.20 ^ BLOCK[1].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.A_buf[5] (net)
                  0.15    0.00    5.20 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    5.46 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.DoMUX.SEL0[1] (net)
                  0.19    0.00    5.46 ^ BLOCK[1].RAM128.DoMUX.M[1].MUX[5]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.08    0.59    6.05 v BLOCK[1].RAM128.DoMUX.M[1].MUX[5]/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           BLOCK[1].RAM128.Do[13] (net)
                  0.08    0.00    6.05 v DoMUX.M[1].MUX[5]/A1 (sky130_fd_sc_hd__mux2_1)
                  0.22    0.46    6.51 v DoMUX.M[1].MUX[5]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[13] (net)
                  0.22    0.00    6.51 v Do[13] (out)
                                  6.51   data arrival time

                         25.00   25.00   clock CLK (rise edge)
                          0.00   25.00   clock network delay (propagated)
                          0.00   25.00   clock reconvergence pessimism
                         -5.00   20.00   output external delay
                                 20.00   data required time
-----------------------------------------------------------------------------
                                 20.00   data required time
                                 -6.51   data arrival time
-----------------------------------------------------------------------------
                                 13.49   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[0] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ A[5] (in)
     2    0.01                           A[5] (net)
                  0.03    0.00    5.02 ^ BLOCK[1].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18    5.20 ^ BLOCK[1].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.A_buf[5] (net)
                  0.15    0.00    5.20 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[0]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.25    5.46 ^ BLOCK[1].RAM128.DoMUX.SEL0BUF[0]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.03                           BLOCK[1].RAM128.DoMUX.SEL0[0] (net)
                  0.19    0.00    5.46 ^ BLOCK[1].RAM128.DoMUX.M[0].MUX[0]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.08    0.59    6.05 v BLOCK[1].RAM128.DoMUX.M[0].MUX[0]/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           BLOCK[1].RAM128.Do[0] (net)
                  0.08    0.00    6.05 v DoMUX.M[0].MUX[0]/A1 (sky130_fd_sc_hd__mux2_1)
                  0.22    0.46    6.51 v DoMUX.M[0].MUX[0]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[0] (net)
                  0.22    0.00    6.51 v Do[0] (out)
                                  6.51   data arrival time

                         25.00   25.00   clock CLK (rise edge)
                          0.00   25.00   clock network delay (propagated)
                          0.00   25.00   clock reconvergence pessimism
                         -5.00   20.00   output external delay
                                 20.00   data required time
-----------------------------------------------------------------------------
                                 20.00   data required time
                                 -6.51   data arrival time
-----------------------------------------------------------------------------
                                 13.49   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 13.49

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 1.18
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock CLK
Latency      CRPR       Skew
BLOCK[0].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.FF/CLK ^
   1.65
BLOCK[0].RAM128.BLOCK[0].RAM32.Do_FF[0]/CLK ^
   0.63     -0.07       0.95

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             1.42e-02   1.18e-04   7.13e-08   1.43e-02  70.0%
Combinational          2.76e-03   3.35e-03   5.27e-08   6.12e-03  30.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.69e-02   3.47e-03   1.24e-07   2.04e-02 100.0%
                          83.0%      17.0%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 310779 u^2 100% utilization.
area_report_end
