<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h' l='86' type='void llvm::CallLowering::ValueHandler::assignValueToReg(unsigned int ValVReg, unsigned int PhysReg, llvm::CCValAssign &amp; VA)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='162' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='180' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h' l='83'>/// The specified value has been assigned to a physical register,
    /// handle the appropriate COPY (either to or from) and mark any
    /// relevant uses/defines as needed.</doc>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp' l='71' c='_ZN12_GLOBAL__N_118IncomingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp' l='153' c='_ZN12_GLOBAL__N_118OutgoingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='50' c='_ZN12_GLOBAL__N_118OutgoingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='113' c='_ZN12_GLOBAL__N_120OutgoingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='346' c='_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='121' c='_ZN12_GLOBAL__N_120OutgoingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='253' c='_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
