library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity DigitalTubeHexController is
	port(
		clk: in std_logic;
		rst: in std_logic;
		
		data: in std_logic_vector(15 downto 0);
		
		seg: out std_logic_vector(7 downto 0);
		dig: out std_logic_vector(3 downto 0)		
	);
end entity;

architecture behav of digitalTubeHexController is
begin
	
	process(clk)
	begin
	
		if (rising_edge(clk)) then
		
			if (rst = '1') then
			
			else
			
			end if;
		
		end if;
	
	end process;

end behav;