<?xml version="1.0" encoding="UTF-8"?>
<module id="ICB" HW_revision="1.0">
    <register id="ICB_ICTR" width="32" offset="0xE000E004" description="Provides information about the interrupt controller">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="4" width="28" rwaccess="R">
        </bitfield>
        <bitfield id="INTLINESNUM" description="Indicates the number of the highest implemented register in each of the NVIC control register sets, or in the case of NVIC_IPR*n, 4*INTLINESNUM" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
    </register>
    <register id="ICB_ACTLR" width="32" offset="0xE000E008" description="Provides IMPLEMENTATION DEFINED configuration and control options">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="30" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="EXTEXCLALL" description="External Exclusives Allowed with no MPU" begin="29" end="29" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="28" end="13" width="16" rwaccess="R">
        </bitfield>
        <bitfield id="DISITMATBFLUSH" description="Disable ATB Flush" begin="12" end="12" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_2" description="Reserved, RES0" begin="11" end="11" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="FPEXCODIS" description="Disable FPU exception outputs" begin="10" end="10" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DISOOFP" description="Disable out-of-order FP instruction completion" begin="9" end="9" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_3" description="Reserved, RES0" begin="8" end="3" width="6" rwaccess="R">
        </bitfield>
        <bitfield id="DISFOLD" description="Disable dual-issue." begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_4" description="Reserved, RES0" begin="1" end="1" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="DISMCYCINT" description="Disable dual-issue." begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
</module>
