
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.32

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.14 source latency float_adder_pipereg_2to3_mant_larger_258[10]$_SDFF_PP0_/CK ^
  -0.14 target latency tmp15965[16]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_signed_shift_257[2]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_signed_shift_267[2]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   10.37    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.60    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    10   26.93    0.02    0.05    0.10 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_37_clk/A (CLKBUF_X3)
     5    7.94    0.01    0.04    0.13 ^ clkbuf_leaf_37_clk/Z (CLKBUF_X3)
                                         clknet_leaf_37_clk (net)
                  0.01    0.00    0.14 ^ float_adder_pipereg_2to3_signed_shift_257[2]$_SDFF_PP0_/CK (DFF_X1)
     1    1.23    0.01    0.08    0.22 v float_adder_pipereg_2to3_signed_shift_257[2]$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_signed_shift_257[2] (net)
                  0.01    0.00    0.22 v _3030_/A2 (AND2_X1)
     1    1.22    0.01    0.03    0.25 v _3030_/ZN (AND2_X1)
                                         _0273_ (net)
                  0.01    0.00    0.25 v float_adder_pipereg_3to4_signed_shift_267[2]$_SDFF_PP0_/D (DFF_X1)
                                  0.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   10.37    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.60    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    10   26.93    0.02    0.05    0.10 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_36_clk/A (CLKBUF_X3)
     9   10.56    0.01    0.04    0.14 ^ clkbuf_leaf_36_clk/Z (CLKBUF_X3)
                                         clknet_leaf_36_clk (net)
                  0.01    0.00    0.14 ^ float_adder_pipereg_3to4_signed_shift_267[2]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.14   clock reconvergence pessimism
                          0.00    0.14   library hold time
                                  0.14   data required time
-----------------------------------------------------------------------------
                                  0.14   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_259[9]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp15965[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   10.37    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.60    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    10   26.93    0.02    0.05    0.10 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_38_clk/A (CLKBUF_X3)
     9   10.96    0.01    0.04    0.14 ^ clkbuf_leaf_38_clk/Z (CLKBUF_X3)
                                         clknet_leaf_38_clk (net)
                  0.01    0.00    0.14 ^ float_adder_pipereg_2to3_aligned_mant_msb_259[9]$_SDFF_PP0_/CK (DFF_X1)
     1    1.69    0.01    0.08    0.22 v float_adder_pipereg_2to3_aligned_mant_msb_259[9]$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_aligned_mant_msb_259[9] (net)
                  0.01    0.00    0.22 v _3664_/A (BUF_X2)
     5    8.64    0.01    0.03    0.25 v _3664_/Z (BUF_X2)
                                         _1514_ (net)
                  0.01    0.00    0.25 v _3665_/A4 (OR4_X1)
     2    3.52    0.02    0.12    0.37 v _3665_/ZN (OR4_X1)
                                         _1515_ (net)
                  0.02    0.00    0.37 v _3666_/A2 (OR2_X1)
     2    2.83    0.01    0.06    0.43 v _3666_/ZN (OR2_X1)
                                         _1516_ (net)
                  0.01    0.00    0.43 v _3667_/A2 (OR2_X1)
     3    4.03    0.01    0.06    0.48 v _3667_/ZN (OR2_X1)
                                         _1517_ (net)
                  0.01    0.00    0.48 v _3686_/A1 (OR2_X1)
     1    3.24    0.01    0.05    0.53 v _3686_/ZN (OR2_X1)
                                         _1535_ (net)
                  0.01    0.00    0.53 v _3687_/A (BUF_X4)
     8   19.66    0.01    0.03    0.56 v _3687_/Z (BUF_X4)
                                         _1536_ (net)
                  0.01    0.00    0.56 v _3709_/A2 (NOR2_X1)
     1    2.63    0.02    0.03    0.60 ^ _3709_/ZN (NOR2_X1)
                                         _1552_ (net)
                  0.02    0.00    0.60 ^ _3710_/B (XNOR2_X1)
     1    1.14    0.02    0.04    0.64 ^ _3710_/ZN (XNOR2_X1)
                                         _1553_ (net)
                  0.02    0.00    0.64 ^ _3711_/A2 (AND2_X1)
     1    4.08    0.01    0.04    0.68 ^ _3711_/ZN (AND2_X1)
                                         _2037_ (net)
                  0.01    0.00    0.68 ^ _3843_/B (HA_X1)
     1    1.60    0.02    0.05    0.72 ^ _3843_/S (HA_X1)
                                         _2039_ (net)
                  0.02    0.00    0.72 ^ _3075_/A (CLKBUF_X3)
     8   19.27    0.02    0.05    0.77 ^ _3075_/Z (CLKBUF_X3)
                                         _0984_ (net)
                  0.02    0.00    0.77 ^ _3090_/A1 (NAND4_X2)
     2    7.33    0.02    0.03    0.81 v _3090_/ZN (NAND4_X2)
                                         _0999_ (net)
                  0.02    0.00    0.81 v _3108_/A3 (NOR4_X4)
     2    6.37    0.04    0.08    0.89 ^ _3108_/ZN (NOR4_X4)
                                         _1017_ (net)
                  0.04    0.00    0.89 ^ _3114_/C1 (AOI211_X2)
     2    9.62    0.02    0.03    0.92 v _3114_/ZN (AOI211_X2)
                                         _1023_ (net)
                  0.02    0.00    0.92 v _3120_/B2 (AOI221_X2)
     1    3.80    0.04    0.08    1.00 ^ _3120_/ZN (AOI221_X2)
                                         _1029_ (net)
                  0.04    0.00    1.00 ^ _3121_/B2 (OAI21_X2)
     2    6.61    0.02    0.03    1.03 v _3121_/ZN (OAI21_X2)
                                         _1030_ (net)
                  0.02    0.00    1.03 v _3125_/B2 (AOI221_X2)
     1    3.68    0.04    0.08    1.12 ^ _3125_/ZN (AOI221_X2)
                                         _1034_ (net)
                  0.04    0.00    1.12 ^ _3126_/A (BUF_X4)
     8   23.14    0.02    0.04    1.15 ^ _3126_/Z (BUF_X4)
                                         _1035_ (net)
                  0.02    0.00    1.16 ^ _3197_/A (BUF_X8)
    10   21.75    0.01    0.03    1.18 ^ _3197_/Z (BUF_X8)
                                         _1104_ (net)
                  0.01    0.00    1.18 ^ _3248_/A1 (NAND2_X1)
     1    2.50    0.01    0.01    1.20 v _3248_/ZN (NAND2_X1)
                                         _1152_ (net)
                  0.01    0.00    1.20 v _3249_/B (XOR2_X1)
     1    1.76    0.01    0.05    1.25 v _3249_/Z (XOR2_X1)
                                         _1153_ (net)
                  0.01    0.00    1.25 v _3250_/A2 (NOR2_X1)
     1    1.83    0.02    0.03    1.28 ^ _3250_/ZN (NOR2_X1)
                                         _0287_ (net)
                  0.02    0.00    1.28 ^ tmp15965[15]$_SDFF_PP0_/D (DFF_X1)
                                  1.28   data arrival time

                          1.50    1.50   clock clk (rise edge)
                          0.00    1.50   clock source latency
     1   10.37    0.00    0.00    1.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.50 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.60    0.02    0.04    1.54 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    1.54 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    12   29.48    0.02    0.05    1.60 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    1.60 ^ clkbuf_leaf_21_clk/A (CLKBUF_X3)
     8    9.27    0.01    0.04    1.64 ^ clkbuf_leaf_21_clk/Z (CLKBUF_X3)
                                         clknet_leaf_21_clk (net)
                  0.01    0.00    1.64 ^ tmp15965[15]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.64   clock reconvergence pessimism
                         -0.03    1.61   library setup time
                                  1.61   data required time
-----------------------------------------------------------------------------
                                  1.61   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_259[9]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp15965[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   10.37    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.60    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    10   26.93    0.02    0.05    0.10 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_38_clk/A (CLKBUF_X3)
     9   10.96    0.01    0.04    0.14 ^ clkbuf_leaf_38_clk/Z (CLKBUF_X3)
                                         clknet_leaf_38_clk (net)
                  0.01    0.00    0.14 ^ float_adder_pipereg_2to3_aligned_mant_msb_259[9]$_SDFF_PP0_/CK (DFF_X1)
     1    1.69    0.01    0.08    0.22 v float_adder_pipereg_2to3_aligned_mant_msb_259[9]$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_aligned_mant_msb_259[9] (net)
                  0.01    0.00    0.22 v _3664_/A (BUF_X2)
     5    8.64    0.01    0.03    0.25 v _3664_/Z (BUF_X2)
                                         _1514_ (net)
                  0.01    0.00    0.25 v _3665_/A4 (OR4_X1)
     2    3.52    0.02    0.12    0.37 v _3665_/ZN (OR4_X1)
                                         _1515_ (net)
                  0.02    0.00    0.37 v _3666_/A2 (OR2_X1)
     2    2.83    0.01    0.06    0.43 v _3666_/ZN (OR2_X1)
                                         _1516_ (net)
                  0.01    0.00    0.43 v _3667_/A2 (OR2_X1)
     3    4.03    0.01    0.06    0.48 v _3667_/ZN (OR2_X1)
                                         _1517_ (net)
                  0.01    0.00    0.48 v _3686_/A1 (OR2_X1)
     1    3.24    0.01    0.05    0.53 v _3686_/ZN (OR2_X1)
                                         _1535_ (net)
                  0.01    0.00    0.53 v _3687_/A (BUF_X4)
     8   19.66    0.01    0.03    0.56 v _3687_/Z (BUF_X4)
                                         _1536_ (net)
                  0.01    0.00    0.56 v _3709_/A2 (NOR2_X1)
     1    2.63    0.02    0.03    0.60 ^ _3709_/ZN (NOR2_X1)
                                         _1552_ (net)
                  0.02    0.00    0.60 ^ _3710_/B (XNOR2_X1)
     1    1.14    0.02    0.04    0.64 ^ _3710_/ZN (XNOR2_X1)
                                         _1553_ (net)
                  0.02    0.00    0.64 ^ _3711_/A2 (AND2_X1)
     1    4.08    0.01    0.04    0.68 ^ _3711_/ZN (AND2_X1)
                                         _2037_ (net)
                  0.01    0.00    0.68 ^ _3843_/B (HA_X1)
     1    1.60    0.02    0.05    0.72 ^ _3843_/S (HA_X1)
                                         _2039_ (net)
                  0.02    0.00    0.72 ^ _3075_/A (CLKBUF_X3)
     8   19.27    0.02    0.05    0.77 ^ _3075_/Z (CLKBUF_X3)
                                         _0984_ (net)
                  0.02    0.00    0.77 ^ _3090_/A1 (NAND4_X2)
     2    7.33    0.02    0.03    0.81 v _3090_/ZN (NAND4_X2)
                                         _0999_ (net)
                  0.02    0.00    0.81 v _3108_/A3 (NOR4_X4)
     2    6.37    0.04    0.08    0.89 ^ _3108_/ZN (NOR4_X4)
                                         _1017_ (net)
                  0.04    0.00    0.89 ^ _3114_/C1 (AOI211_X2)
     2    9.62    0.02    0.03    0.92 v _3114_/ZN (AOI211_X2)
                                         _1023_ (net)
                  0.02    0.00    0.92 v _3120_/B2 (AOI221_X2)
     1    3.80    0.04    0.08    1.00 ^ _3120_/ZN (AOI221_X2)
                                         _1029_ (net)
                  0.04    0.00    1.00 ^ _3121_/B2 (OAI21_X2)
     2    6.61    0.02    0.03    1.03 v _3121_/ZN (OAI21_X2)
                                         _1030_ (net)
                  0.02    0.00    1.03 v _3125_/B2 (AOI221_X2)
     1    3.68    0.04    0.08    1.12 ^ _3125_/ZN (AOI221_X2)
                                         _1034_ (net)
                  0.04    0.00    1.12 ^ _3126_/A (BUF_X4)
     8   23.14    0.02    0.04    1.15 ^ _3126_/Z (BUF_X4)
                                         _1035_ (net)
                  0.02    0.00    1.16 ^ _3197_/A (BUF_X8)
    10   21.75    0.01    0.03    1.18 ^ _3197_/Z (BUF_X8)
                                         _1104_ (net)
                  0.01    0.00    1.18 ^ _3248_/A1 (NAND2_X1)
     1    2.50    0.01    0.01    1.20 v _3248_/ZN (NAND2_X1)
                                         _1152_ (net)
                  0.01    0.00    1.20 v _3249_/B (XOR2_X1)
     1    1.76    0.01    0.05    1.25 v _3249_/Z (XOR2_X1)
                                         _1153_ (net)
                  0.01    0.00    1.25 v _3250_/A2 (NOR2_X1)
     1    1.83    0.02    0.03    1.28 ^ _3250_/ZN (NOR2_X1)
                                         _0287_ (net)
                  0.02    0.00    1.28 ^ tmp15965[15]$_SDFF_PP0_/D (DFF_X1)
                                  1.28   data arrival time

                          1.50    1.50   clock clk (rise edge)
                          0.00    1.50   clock source latency
     1   10.37    0.00    0.00    1.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.50 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.60    0.02    0.04    1.54 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    1.54 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    12   29.48    0.02    0.05    1.60 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    1.60 ^ clkbuf_leaf_21_clk/A (CLKBUF_X3)
     8    9.27    0.01    0.04    1.64 ^ clkbuf_leaf_21_clk/Z (CLKBUF_X3)
                                         clknet_leaf_21_clk (net)
                  0.01    0.00    1.64 ^ tmp15965[15]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.64   clock reconvergence pessimism
                         -0.03    1.61   library setup time
                                  1.61   data required time
-----------------------------------------------------------------------------
                                  1.61   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.08046720176935196

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4053

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
1.5652110576629639

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1363

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_259[9]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp15965[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_38_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ float_adder_pipereg_2to3_aligned_mant_msb_259[9]$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.22 v float_adder_pipereg_2to3_aligned_mant_msb_259[9]$_SDFF_PP0_/Q (DFF_X1)
   0.03    0.25 v _3664_/Z (BUF_X2)
   0.12    0.37 v _3665_/ZN (OR4_X1)
   0.06    0.43 v _3666_/ZN (OR2_X1)
   0.06    0.48 v _3667_/ZN (OR2_X1)
   0.05    0.53 v _3686_/ZN (OR2_X1)
   0.03    0.56 v _3687_/Z (BUF_X4)
   0.03    0.60 ^ _3709_/ZN (NOR2_X1)
   0.04    0.64 ^ _3710_/ZN (XNOR2_X1)
   0.04    0.68 ^ _3711_/ZN (AND2_X1)
   0.05    0.72 ^ _3843_/S (HA_X1)
   0.05    0.77 ^ _3075_/Z (CLKBUF_X3)
   0.04    0.81 v _3090_/ZN (NAND4_X2)
   0.08    0.89 ^ _3108_/ZN (NOR4_X4)
   0.03    0.92 v _3114_/ZN (AOI211_X2)
   0.08    1.00 ^ _3120_/ZN (AOI221_X2)
   0.03    1.03 v _3121_/ZN (OAI21_X2)
   0.08    1.12 ^ _3125_/ZN (AOI221_X2)
   0.04    1.15 ^ _3126_/Z (BUF_X4)
   0.03    1.18 ^ _3197_/Z (BUF_X8)
   0.02    1.20 v _3248_/ZN (NAND2_X1)
   0.05    1.25 v _3249_/Z (XOR2_X1)
   0.03    1.28 ^ _3250_/ZN (NOR2_X1)
   0.00    1.28 ^ tmp15965[15]$_SDFF_PP0_/D (DFF_X1)
           1.28   data arrival time

   1.50    1.50   clock clk (rise edge)
   0.00    1.50   clock source latency
   0.00    1.50 ^ clk (in)
   0.04    1.54 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    1.60 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.04    1.64 ^ clkbuf_leaf_21_clk/Z (CLKBUF_X3)
   0.00    1.64 ^ tmp15965[15]$_SDFF_PP0_/CK (DFF_X1)
   0.00    1.64   clock reconvergence pessimism
  -0.03    1.61   library setup time
           1.61   data required time
---------------------------------------------------------
           1.61   data required time
          -1.28   data arrival time
---------------------------------------------------------
           0.32   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_signed_shift_257[2]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_signed_shift_267[2]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.04    0.13 ^ clkbuf_leaf_37_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ float_adder_pipereg_2to3_signed_shift_257[2]$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.22 v float_adder_pipereg_2to3_signed_shift_257[2]$_SDFF_PP0_/Q (DFF_X1)
   0.03    0.25 v _3030_/ZN (AND2_X1)
   0.00    0.25 v float_adder_pipereg_3to4_signed_shift_267[2]$_SDFF_PP0_/D (DFF_X1)
           0.25   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_36_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ float_adder_pipereg_3to4_signed_shift_267[2]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.14   clock reconvergence pessimism
   0.00    0.14   library hold time
           0.14   data required time
---------------------------------------------------------
           0.14   data required time
          -0.25   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.2827

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.3234

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
25.212443

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.37e-03   8.77e-05   2.26e-05   1.48e-03  28.2%
Combinational          1.37e-03   1.44e-03   6.50e-05   2.88e-03  55.1%
Clock                  4.20e-04   4.53e-04   2.18e-06   8.74e-04  16.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.16e-03   1.99e-03   8.98e-05   5.24e-03 100.0%
                          60.4%      37.9%       1.7%
