<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May 15 01:21:13 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>10761</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5396</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27 </td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUT </td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTP </td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD </td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.555</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>30.227(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.954</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS1_25_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.683</td>
</tr>
<tr>
<td>2</td>
<td>4.510</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS2_0_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.127</td>
</tr>
<tr>
<td>3</td>
<td>4.510</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS1_0_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.127</td>
</tr>
<tr>
<td>4</td>
<td>4.757</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.880</td>
</tr>
<tr>
<td>5</td>
<td>4.914</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS2_25_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.723</td>
</tr>
<tr>
<td>6</td>
<td>5.619</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS1_30_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>31.018</td>
</tr>
<tr>
<td>7</td>
<td>6.079</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.558</td>
</tr>
<tr>
<td>8</td>
<td>6.562</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS1_4_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.075</td>
</tr>
<tr>
<td>9</td>
<td>6.595</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS2_30_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>30.042</td>
</tr>
<tr>
<td>10</td>
<td>6.753</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS2_4_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.884</td>
</tr>
<tr>
<td>11</td>
<td>6.800</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS1_21_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.837</td>
</tr>
<tr>
<td>12</td>
<td>6.826</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS2_22_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.811</td>
</tr>
<tr>
<td>13</td>
<td>7.057</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS2_31_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.580</td>
</tr>
<tr>
<td>14</td>
<td>7.077</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS2_10_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.560</td>
</tr>
<tr>
<td>15</td>
<td>7.121</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS2_27_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.516</td>
</tr>
<tr>
<td>16</td>
<td>7.207</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS1_26_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.430</td>
</tr>
<tr>
<td>17</td>
<td>7.208</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS1_27_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.429</td>
</tr>
<tr>
<td>18</td>
<td>7.343</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS2_8_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.294</td>
</tr>
<tr>
<td>19</td>
<td>7.365</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS1_22_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.272</td>
</tr>
<tr>
<td>20</td>
<td>7.410</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS1_8_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.227</td>
</tr>
<tr>
<td>21</td>
<td>7.476</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS2_13_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.161</td>
</tr>
<tr>
<td>22</td>
<td>7.483</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS1_10_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.154</td>
</tr>
<tr>
<td>23</td>
<td>7.599</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS1_15_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.038</td>
</tr>
<tr>
<td>24</td>
<td>7.622</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/decode_to_execute_RS2_26_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>29.015</td>
</tr>
<tr>
<td>25</td>
<td>7.647</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>28.990</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.555</td>
<td>main_re_s0/Q</td>
<td>main_mode_s0/CE</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>2</td>
<td>0.562</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_7_s1/Q</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6_s0/CE</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>3</td>
<td>0.573</td>
<td>builder_rs232phyrx_state_s2/Q</td>
<td>main_basesoc_rx_count_3_s1/RESET</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>4</td>
<td>0.573</td>
<td>builder_rs232phyrx_state_s2/Q</td>
<td>main_basesoc_rx_phase_28_s0/RESET</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>5</td>
<td>0.573</td>
<td>builder_rs232phyrx_state_s2/Q</td>
<td>main_basesoc_rx_phase_29_s0/RESET</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>6</td>
<td>0.573</td>
<td>builder_rs232phyrx_state_s2/Q</td>
<td>main_basesoc_rx_phase_30_s0/RESET</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>VexRiscv/dataCache_1/loader_counter_value_1_s0/Q</td>
<td>VexRiscv/dataCache_1/loader_counter_value_1_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/Q</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19_s1/Q</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19_s1/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24_s1/Q</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24_s1/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27_s1/Q</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27_s1/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>VexRiscv/CsrPlugin_mcause_interrupt_s1/Q</td>
<td>VexRiscv/CsrPlugin_mcause_interrupt_s1/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>main_basesoc_rx_data_0_s2/Q</td>
<td>main_basesoc_rx_data_0_s2/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>main_hyperram_sr_9_s3/Q</td>
<td>main_hyperram_sr_9_s3/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>main_hyperram_sr_14_s3/Q</td>
<td>main_hyperram_sr_14_s3/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>main_hyperram_sr_15_s4/Q</td>
<td>main_hyperram_sr_15_s4/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>main_basesoc_bus_errors_0_s1/Q</td>
<td>main_basesoc_bus_errors_0_s1/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>main_basesoc_litespisdrphycore_sr_cnt_7_s1/Q</td>
<td>main_basesoc_litespisdrphycore_sr_cnt_7_s1/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>main_basesoc_tx_phase_17_s1/Q</td>
<td>main_basesoc_tx_phase_17_s1/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>main_basesoc_tx_phase_10_s1/Q</td>
<td>main_basesoc_tx_phase_10_s1/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>main_basesoc_tx_phase_7_s1/Q</td>
<td>main_basesoc_tx_phase_7_s1/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>main_basesoc_litespimmap_burst_cs_s0/Q</td>
<td>main_basesoc_litespimmap_burst_cs_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>main_basesoc_rx_phase_3_s0/Q</td>
<td>main_basesoc_rx_phase_3_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>main_basesoc_rx_phase_9_s0/Q</td>
<td>main_basesoc_rx_phase_9_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>main_basesoc_rx_phase_16_s0/Q</td>
<td>main_basesoc_rx_phase_16_s0/D</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>DFFP</td>
</tr>
<tr>
<td>2</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>main_basesoc_litespisdrphycore_dq_i_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>builder_slave_sel_r_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>builder_count_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>main_basesoc_bus_errors_28_s0</td>
</tr>
<tr>
<td>6</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>main_basesoc_tx_phase_28_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>main_basesoc_uart_tx_fifo_produce_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>main_basesoc_litespisdrphycore_sr_in_14_s0</td>
</tr>
<tr>
<td>9</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>builder_csr_bankarray_interface5_bank_bus_dat_r_20_s0</td>
</tr>
<tr>
<td>10</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_20_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS1_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>22.149</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/SUM</td>
</tr>
<tr>
<td>24.418</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_25_s4/I0</td>
</tr>
<tr>
<td>25.517</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_25_s4/F</td>
</tr>
<tr>
<td>27.940</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_25_s2/I2</td>
</tr>
<tr>
<td>28.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_25_s2/F</td>
</tr>
<tr>
<td>28.977</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_25_s0/I2</td>
</tr>
<tr>
<td>29.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_25_s0/F</td>
</tr>
<tr>
<td>32.227</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>VexRiscv/decode_RS1_25_s3/I2</td>
</tr>
<tr>
<td>33.253</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_25_s3/F</td>
</tr>
<tr>
<td>33.672</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>VexRiscv/decode_RS1_25_s1/I3</td>
</tr>
<tr>
<td>34.494</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_25_s1/F</td>
</tr>
<tr>
<td>34.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS1_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>VexRiscv/decode_to_execute_RS1_25_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>VexRiscv/decode_to_execute_RS1_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.172, 31.123%; route: 22.053, 67.475%; tC2Q: 0.458, 1.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>21.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>21.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>21.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>21.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>21.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>21.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>21.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>21.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>21.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>21.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>21.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>22.491</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>22.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_31_s5/I1</td>
</tr>
<tr>
<td>23.596</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C44[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_31_s5/F</td>
</tr>
<tr>
<td>24.740</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_0_s4/I1</td>
</tr>
<tr>
<td>25.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_0_s4/F</td>
</tr>
<tr>
<td>27.510</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_0_s1/I2</td>
</tr>
<tr>
<td>28.136</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C46[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_0_s1/F</td>
</tr>
<tr>
<td>28.142</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_0_s0/I0</td>
</tr>
<tr>
<td>29.174</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_0_s0/F</td>
</tr>
<tr>
<td>32.906</td>
<td>3.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>VexRiscv/decode_RS2_0_s1/I2</td>
</tr>
<tr>
<td>33.938</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_0_s1/F</td>
</tr>
<tr>
<td>33.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>VexRiscv/decode_to_execute_RS2_0_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>VexRiscv/decode_to_execute_RS2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.324, 32.135%; route: 21.345, 66.438%; tC2Q: 0.458, 1.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>21.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>21.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>21.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>21.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>21.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>21.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>21.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>21.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>21.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>21.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>21.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>22.491</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>22.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_31_s5/I1</td>
</tr>
<tr>
<td>23.596</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C44[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_31_s5/F</td>
</tr>
<tr>
<td>24.740</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_0_s4/I1</td>
</tr>
<tr>
<td>25.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_0_s4/F</td>
</tr>
<tr>
<td>27.510</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_0_s1/I2</td>
</tr>
<tr>
<td>28.136</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C46[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_0_s1/F</td>
</tr>
<tr>
<td>28.142</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_0_s0/I0</td>
</tr>
<tr>
<td>29.174</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_0_s0/F</td>
</tr>
<tr>
<td>32.906</td>
<td>3.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>VexRiscv/decode_RS1_0_s1/I2</td>
</tr>
<tr>
<td>33.938</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_0_s1/F</td>
</tr>
<tr>
<td>33.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>VexRiscv/decode_to_execute_RS1_0_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>VexRiscv/decode_to_execute_RS1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.324, 32.135%; route: 21.345, 66.438%; tC2Q: 0.458, 1.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>21.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>21.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>21.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>21.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>21.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>21.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>21.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>21.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>21.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>21.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>21.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>22.491</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>22.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_31_s5/I1</td>
</tr>
<tr>
<td>23.596</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C44[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_31_s5/F</td>
</tr>
<tr>
<td>24.740</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_0_s4/I1</td>
</tr>
<tr>
<td>25.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_0_s4/F</td>
</tr>
<tr>
<td>27.510</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_0_s1/I2</td>
</tr>
<tr>
<td>28.136</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C46[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_0_s1/F</td>
</tr>
<tr>
<td>28.142</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_0_s0/I0</td>
</tr>
<tr>
<td>29.174</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C46[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_0_s0/F</td>
</tr>
<tr>
<td>33.691</td>
<td>4.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.292, 29.147%; route: 22.130, 69.415%; tC2Q: 0.458, 1.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS2_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>22.149</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/SUM</td>
</tr>
<tr>
<td>24.418</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_25_s4/I0</td>
</tr>
<tr>
<td>25.517</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_25_s4/F</td>
</tr>
<tr>
<td>27.940</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_25_s2/I2</td>
</tr>
<tr>
<td>28.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_25_s2/F</td>
</tr>
<tr>
<td>28.977</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_25_s0/I2</td>
</tr>
<tr>
<td>29.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_25_s0/F</td>
</tr>
<tr>
<td>32.712</td>
<td>2.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>VexRiscv/decode_RS2_25_s1/I1</td>
</tr>
<tr>
<td>33.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_25_s1/F</td>
</tr>
<tr>
<td>33.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>VexRiscv/decode_to_execute_RS2_25_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>VexRiscv/decode_to_execute_RS2_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.146, 28.831%; route: 22.119, 69.724%; tC2Q: 0.458, 1.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS1_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>21.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>21.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>21.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>21.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>21.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>21.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>21.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>21.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>21.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>22.399</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/SUM</td>
</tr>
<tr>
<td>22.818</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_30_s5/I0</td>
</tr>
<tr>
<td>23.917</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C43[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_30_s5/F</td>
</tr>
<tr>
<td>24.892</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_30_s3/I2</td>
</tr>
<tr>
<td>25.714</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_30_s3/F</td>
</tr>
<tr>
<td>27.334</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>VexRiscv/_zz_decode_RS2_30_s0/I2</td>
</tr>
<tr>
<td>28.366</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_30_s0/F</td>
</tr>
<tr>
<td>30.963</td>
<td>2.597</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>VexRiscv/decode_RS1_30_s4/I2</td>
</tr>
<tr>
<td>31.588</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_30_s4/F</td>
</tr>
<tr>
<td>32.007</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>VexRiscv/decode_RS1_30_s1/I3</td>
</tr>
<tr>
<td>32.829</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_30_s1/F</td>
</tr>
<tr>
<td>32.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS1_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>VexRiscv/decode_to_execute_RS1_30_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>VexRiscv/decode_to_execute_RS1_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.021, 32.307%; route: 20.539, 66.215%; tC2Q: 0.458, 1.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>22.149</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/SUM</td>
</tr>
<tr>
<td>24.418</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_25_s4/I0</td>
</tr>
<tr>
<td>25.517</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_25_s4/F</td>
</tr>
<tr>
<td>27.940</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_25_s2/I2</td>
</tr>
<tr>
<td>28.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_25_s2/F</td>
</tr>
<tr>
<td>28.977</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_25_s0/I2</td>
</tr>
<tr>
<td>29.799</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_25_s0/F</td>
</tr>
<tr>
<td>32.369</td>
<td>2.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.324, 27.240%; route: 21.775, 71.260%; tC2Q: 0.458, 1.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.952</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/SUM</td>
</tr>
<tr>
<td>22.091</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>VexRiscv/execute_SrcPlugin_addSub_4_s8/I0</td>
</tr>
<tr>
<td>22.913</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/execute_SrcPlugin_addSub_4_s8/F</td>
</tr>
<tr>
<td>25.698</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_4_s1/I1</td>
</tr>
<tr>
<td>26.730</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_4_s1/F</td>
</tr>
<tr>
<td>26.736</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>VexRiscv/_zz_decode_RS2_4_s5/I0</td>
</tr>
<tr>
<td>27.558</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_4_s5/F</td>
</tr>
<tr>
<td>30.156</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>VexRiscv/decode_RS1_4_s3/I2</td>
</tr>
<tr>
<td>30.782</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_4_s3/F</td>
</tr>
<tr>
<td>30.787</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>VexRiscv/decode_RS1_4_s1/I3</td>
</tr>
<tr>
<td>31.886</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_4_s1/F</td>
</tr>
<tr>
<td>31.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>VexRiscv/decode_to_execute_RS1_4_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>VexRiscv/decode_to_execute_RS1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.575, 28.512%; route: 21.042, 69.964%; tC2Q: 0.458, 1.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS2_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>21.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>21.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>21.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>21.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>21.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>21.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>21.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>21.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>21.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>22.399</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/SUM</td>
</tr>
<tr>
<td>22.818</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_30_s5/I0</td>
</tr>
<tr>
<td>23.917</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C43[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_30_s5/F</td>
</tr>
<tr>
<td>24.892</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_30_s3/I2</td>
</tr>
<tr>
<td>25.714</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_30_s3/F</td>
</tr>
<tr>
<td>27.334</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>VexRiscv/_zz_decode_RS2_30_s0/I2</td>
</tr>
<tr>
<td>28.366</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_30_s0/F</td>
</tr>
<tr>
<td>29.994</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>VexRiscv/decode_RS2_30_s4/I2</td>
</tr>
<tr>
<td>30.816</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_30_s4/F</td>
</tr>
<tr>
<td>30.821</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>VexRiscv/decode_RS2_30_s1/I3</td>
</tr>
<tr>
<td>31.853</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_30_s1/F</td>
</tr>
<tr>
<td>31.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>VexRiscv/decode_to_execute_RS2_30_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>VexRiscv/decode_to_execute_RS2_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.428, 34.711%; route: 19.156, 63.763%; tC2Q: 0.458, 1.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.952</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/SUM</td>
</tr>
<tr>
<td>22.091</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>VexRiscv/execute_SrcPlugin_addSub_4_s8/I0</td>
</tr>
<tr>
<td>22.913</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/execute_SrcPlugin_addSub_4_s8/F</td>
</tr>
<tr>
<td>25.698</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_4_s1/I1</td>
</tr>
<tr>
<td>26.730</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_4_s1/F</td>
</tr>
<tr>
<td>26.736</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>VexRiscv/_zz_decode_RS2_4_s5/I0</td>
</tr>
<tr>
<td>27.558</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_4_s5/F</td>
</tr>
<tr>
<td>29.836</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>VexRiscv/decode_RS2_4_s3/I2</td>
</tr>
<tr>
<td>30.868</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_4_s3/F</td>
</tr>
<tr>
<td>30.873</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>VexRiscv/decode_RS2_4_s1/I3</td>
</tr>
<tr>
<td>31.695</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_4_s1/F</td>
</tr>
<tr>
<td>31.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>VexRiscv/decode_to_execute_RS2_4_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>VexRiscv/decode_to_execute_RS2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.704, 29.126%; route: 20.722, 69.341%; tC2Q: 0.458, 1.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS1_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.921</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/SUM</td>
</tr>
<tr>
<td>22.726</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>VexRiscv/_zz_decode_RS2_21_s4/I0</td>
</tr>
<tr>
<td>23.352</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_21_s4/F</td>
</tr>
<tr>
<td>24.487</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[2][A]</td>
<td>VexRiscv/_zz_decode_RS2_21_s2/I2</td>
</tr>
<tr>
<td>25.309</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_21_s2/F</td>
</tr>
<tr>
<td>25.314</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_21_s0/I2</td>
</tr>
<tr>
<td>26.136</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C40[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_21_s0/F</td>
</tr>
<tr>
<td>29.069</td>
<td>2.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>VexRiscv/decode_RS1_21_s3/I2</td>
</tr>
<tr>
<td>30.130</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_21_s3/F</td>
</tr>
<tr>
<td>30.549</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>VexRiscv/decode_RS1_21_s1/I3</td>
</tr>
<tr>
<td>31.648</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_21_s1/F</td>
</tr>
<tr>
<td>31.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS1_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>VexRiscv/decode_to_execute_RS1_21_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>VexRiscv/decode_to_execute_RS1_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.573, 32.084%; route: 19.806, 66.379%; tC2Q: 0.458, 1.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS2_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.978</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/SUM</td>
</tr>
<tr>
<td>22.799</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>VexRiscv/_zz_decode_RS2_22_s4/I0</td>
</tr>
<tr>
<td>23.425</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_22_s4/F</td>
</tr>
<tr>
<td>25.363</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_22_s1/I1</td>
</tr>
<tr>
<td>26.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_22_s1/F</td>
</tr>
<tr>
<td>26.191</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>VexRiscv/_zz_decode_RS2_22_s6/I0</td>
</tr>
<tr>
<td>27.013</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_22_s6/F</td>
</tr>
<tr>
<td>30.590</td>
<td>3.577</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>VexRiscv/decode_RS2_22_s1/I1</td>
</tr>
<tr>
<td>31.622</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_22_s1/F</td>
</tr>
<tr>
<td>31.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>VexRiscv/decode_to_execute_RS2_22_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>VexRiscv/decode_to_execute_RS2_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.502, 28.520%; route: 20.851, 69.943%; tC2Q: 0.458, 1.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS2_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>21.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>21.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>21.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>21.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>21.757</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/COUT</td>
</tr>
<tr>
<td>21.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/CIN</td>
</tr>
<tr>
<td>21.814</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_28_s/COUT</td>
</tr>
<tr>
<td>21.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/CIN</td>
</tr>
<tr>
<td>21.871</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_29_s/COUT</td>
</tr>
<tr>
<td>21.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/CIN</td>
</tr>
<tr>
<td>21.928</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_30_s/COUT</td>
</tr>
<tr>
<td>21.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C44[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_31_s/CIN</td>
</tr>
<tr>
<td>22.491</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C44[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_31_s/SUM</td>
</tr>
<tr>
<td>22.497</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C44[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_31_s5/I1</td>
</tr>
<tr>
<td>23.596</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C44[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_31_s5/F</td>
</tr>
<tr>
<td>24.740</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_31_s1/I1</td>
</tr>
<tr>
<td>25.542</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_31_s1/F</td>
</tr>
<tr>
<td>25.960</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>VexRiscv/_zz_decode_RS2_31_s8/I0</td>
</tr>
<tr>
<td>26.782</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_31_s8/F</td>
</tr>
<tr>
<td>30.359</td>
<td>3.577</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>VexRiscv/decode_RS2_31_s1/I1</td>
</tr>
<tr>
<td>31.391</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_31_s1/F</td>
</tr>
<tr>
<td>31.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>VexRiscv/decode_to_execute_RS2_31_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>VexRiscv/decode_to_execute_RS2_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.468, 32.008%; route: 19.654, 66.442%; tC2Q: 0.458, 1.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS2_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>21.259</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/SUM</td>
</tr>
<tr>
<td>21.678</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][A]</td>
<td>VexRiscv/execute_SrcPlugin_addSub_10_s10/I0</td>
</tr>
<tr>
<td>22.500</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C39[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/execute_SrcPlugin_addSub_10_s10/F</td>
</tr>
<tr>
<td>25.274</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_10_s1/I1</td>
</tr>
<tr>
<td>26.373</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_10_s1/F</td>
</tr>
<tr>
<td>27.194</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>VexRiscv/_zz_decode_RS2_10_s5/I0</td>
</tr>
<tr>
<td>28.226</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_10_s5/F</td>
</tr>
<tr>
<td>30.339</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][B]</td>
<td>VexRiscv/decode_RS2_10_s1/I1</td>
</tr>
<tr>
<td>31.371</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_10_s1/F</td>
</tr>
<tr>
<td>31.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][B]</td>
<td>VexRiscv/decode_to_execute_RS2_10_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[0][B]</td>
<td>VexRiscv/decode_to_execute_RS2_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.466, 28.640%; route: 20.636, 69.810%; tC2Q: 0.458, 1.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS2_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>21.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>21.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>21.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>21.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>22.263</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/SUM</td>
</tr>
<tr>
<td>24.201</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_27_s4/I0</td>
</tr>
<tr>
<td>24.827</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_27_s4/F</td>
</tr>
<tr>
<td>26.765</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VexRiscv/_zz_decode_RS2_27_s1/I1</td>
</tr>
<tr>
<td>27.391</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_27_s1/F</td>
</tr>
<tr>
<td>27.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>VexRiscv/_zz_decode_RS2_27_s6/I0</td>
</tr>
<tr>
<td>28.429</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_27_s6/F</td>
</tr>
<tr>
<td>30.228</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>VexRiscv/decode_RS2_27_s1/I1</td>
</tr>
<tr>
<td>31.327</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_27_s1/F</td>
</tr>
<tr>
<td>31.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>VexRiscv/decode_to_execute_RS2_27_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>VexRiscv/decode_to_execute_RS2_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.868, 30.045%; route: 20.190, 68.403%; tC2Q: 0.458, 1.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS1_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>21.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>21.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>22.171</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/SUM</td>
</tr>
<tr>
<td>22.590</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_26_s4/I0</td>
</tr>
<tr>
<td>23.622</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_26_s4/F</td>
</tr>
<tr>
<td>24.905</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>VexRiscv/_zz_decode_RS2_26_s1/I1</td>
</tr>
<tr>
<td>25.966</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_26_s1/F</td>
</tr>
<tr>
<td>26.385</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>VexRiscv/_zz_decode_RS2_26_s6/I0</td>
</tr>
<tr>
<td>27.207</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_26_s6/F</td>
</tr>
<tr>
<td>30.615</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>VexRiscv/decode_RS1_26_s1/I1</td>
</tr>
<tr>
<td>31.241</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_26_s1/F</td>
</tr>
<tr>
<td>31.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS1_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>VexRiscv/decode_to_execute_RS1_26_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>VexRiscv/decode_to_execute_RS1_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.934, 30.356%; route: 20.038, 68.086%; tC2Q: 0.458, 1.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS1_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>21.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>21.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>21.700</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/COUT</td>
</tr>
<tr>
<td>21.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/CIN</td>
</tr>
<tr>
<td>22.263</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_27_s/SUM</td>
</tr>
<tr>
<td>24.201</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_27_s4/I0</td>
</tr>
<tr>
<td>24.827</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_27_s4/F</td>
</tr>
<tr>
<td>26.765</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>VexRiscv/_zz_decode_RS2_27_s1/I1</td>
</tr>
<tr>
<td>27.391</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_27_s1/F</td>
</tr>
<tr>
<td>27.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>VexRiscv/_zz_decode_RS2_27_s6/I0</td>
</tr>
<tr>
<td>28.429</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_27_s6/F</td>
</tr>
<tr>
<td>30.208</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>VexRiscv/decode_RS1_27_s1/I1</td>
</tr>
<tr>
<td>31.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_27_s1/F</td>
</tr>
<tr>
<td>31.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS1_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>VexRiscv/decode_to_execute_RS1_27_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>VexRiscv/decode_to_execute_RS1_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.801, 29.906%; route: 20.169, 68.536%; tC2Q: 0.458, 1.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>21.180</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/SUM</td>
</tr>
<tr>
<td>21.985</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>VexRiscv/execute_SrcPlugin_addSub_8_s10/I0</td>
</tr>
<tr>
<td>23.017</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/execute_SrcPlugin_addSub_8_s10/F</td>
</tr>
<tr>
<td>25.306</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_8_s1/I1</td>
</tr>
<tr>
<td>25.932</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_8_s1/F</td>
</tr>
<tr>
<td>25.938</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>VexRiscv/_zz_decode_RS2_8_s5/I0</td>
</tr>
<tr>
<td>26.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_8_s5/F</td>
</tr>
<tr>
<td>30.006</td>
<td>3.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>VexRiscv/decode_RS2_8_s1/I1</td>
</tr>
<tr>
<td>31.105</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_8_s1/F</td>
</tr>
<tr>
<td>31.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>VexRiscv/decode_to_execute_RS2_8_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>VexRiscv/decode_to_execute_RS2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.981, 27.244%; route: 20.855, 71.191%; tC2Q: 0.458, 1.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS1_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.978</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/SUM</td>
</tr>
<tr>
<td>22.799</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>VexRiscv/_zz_decode_RS2_22_s4/I0</td>
</tr>
<tr>
<td>23.425</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_22_s4/F</td>
</tr>
<tr>
<td>25.363</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_22_s1/I1</td>
</tr>
<tr>
<td>26.185</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_22_s1/F</td>
</tr>
<tr>
<td>26.191</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>VexRiscv/_zz_decode_RS2_22_s6/I0</td>
</tr>
<tr>
<td>27.013</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_22_s6/F</td>
</tr>
<tr>
<td>30.261</td>
<td>3.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>VexRiscv/decode_RS1_22_s1/I1</td>
</tr>
<tr>
<td>31.083</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_22_s1/F</td>
</tr>
<tr>
<td>31.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS1_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>VexRiscv/decode_to_execute_RS1_22_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>VexRiscv/decode_to_execute_RS1_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.292, 28.328%; route: 20.521, 70.107%; tC2Q: 0.458, 1.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>21.180</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/SUM</td>
</tr>
<tr>
<td>21.985</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>VexRiscv/execute_SrcPlugin_addSub_8_s10/I0</td>
</tr>
<tr>
<td>23.017</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/execute_SrcPlugin_addSub_8_s10/F</td>
</tr>
<tr>
<td>25.306</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_8_s1/I1</td>
</tr>
<tr>
<td>25.932</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_8_s1/F</td>
</tr>
<tr>
<td>25.938</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>VexRiscv/_zz_decode_RS2_8_s5/I0</td>
</tr>
<tr>
<td>26.760</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_8_s5/F</td>
</tr>
<tr>
<td>30.006</td>
<td>3.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>VexRiscv/decode_RS1_8_s1/I1</td>
</tr>
<tr>
<td>31.038</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_8_s1/F</td>
</tr>
<tr>
<td>31.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>VexRiscv/decode_to_execute_RS1_8_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>VexRiscv/decode_to_execute_RS1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.914, 27.078%; route: 20.855, 71.354%; tC2Q: 0.458, 1.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS2_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>21.465</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/SUM</td>
</tr>
<tr>
<td>22.919</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[2][A]</td>
<td>VexRiscv/_zz_decode_RS2_13_s4/I0</td>
</tr>
<tr>
<td>23.951</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C38[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_13_s4/F</td>
</tr>
<tr>
<td>24.772</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_13_s1/I1</td>
</tr>
<tr>
<td>25.804</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_13_s1/F</td>
</tr>
<tr>
<td>27.427</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_13_s6/I0</td>
</tr>
<tr>
<td>28.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_13_s6/F</td>
</tr>
<tr>
<td>29.940</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>VexRiscv/decode_RS2_13_s1/I1</td>
</tr>
<tr>
<td>30.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_13_s1/F</td>
</tr>
<tr>
<td>30.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>VexRiscv/decode_to_execute_RS2_13_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>VexRiscv/decode_to_execute_RS2_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.815, 30.228%; route: 19.888, 68.200%; tC2Q: 0.458, 1.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>21.259</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/SUM</td>
</tr>
<tr>
<td>21.678</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][A]</td>
<td>VexRiscv/execute_SrcPlugin_addSub_10_s10/I0</td>
</tr>
<tr>
<td>22.500</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C39[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/execute_SrcPlugin_addSub_10_s10/F</td>
</tr>
<tr>
<td>25.274</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_10_s1/I1</td>
</tr>
<tr>
<td>26.373</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_10_s1/F</td>
</tr>
<tr>
<td>27.194</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>VexRiscv/_zz_decode_RS2_10_s5/I0</td>
</tr>
<tr>
<td>28.226</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_10_s5/F</td>
</tr>
<tr>
<td>30.339</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>VexRiscv/decode_RS1_10_s1/I1</td>
</tr>
<tr>
<td>30.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_10_s1/F</td>
</tr>
<tr>
<td>30.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>VexRiscv/decode_to_execute_RS1_10_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>VexRiscv/decode_to_execute_RS1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.060, 27.646%; route: 20.636, 70.782%; tC2Q: 0.458, 1.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.579</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/SUM</td>
</tr>
<tr>
<td>23.033</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_15_s4/I0</td>
</tr>
<tr>
<td>24.065</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_15_s4/F</td>
</tr>
<tr>
<td>25.853</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>VexRiscv/_zz_decode_RS2_15_s1/I1</td>
</tr>
<tr>
<td>26.675</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_15_s1/F</td>
</tr>
<tr>
<td>26.681</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td>VexRiscv/_zz_decode_RS2_15_s6/I0</td>
</tr>
<tr>
<td>27.307</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C29[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_15_s6/F</td>
</tr>
<tr>
<td>29.750</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>VexRiscv/decode_RS1_15_s1/I1</td>
</tr>
<tr>
<td>30.849</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS1_15_s1/F</td>
</tr>
<tr>
<td>30.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>VexRiscv/decode_to_execute_RS1_15_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>VexRiscv/decode_to_execute_RS1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.380, 28.859%; route: 20.200, 69.563%; tC2Q: 0.458, 1.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/decode_to_execute_RS2_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_11_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_12_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_13_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_14_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_15_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_16_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C41[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_17_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_18_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_19_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/CIN</td>
</tr>
<tr>
<td>21.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_20_s/COUT</td>
</tr>
<tr>
<td>21.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/CIN</td>
</tr>
<tr>
<td>21.415</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_21_s/COUT</td>
</tr>
<tr>
<td>21.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/CIN</td>
</tr>
<tr>
<td>21.472</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_22_s/COUT</td>
</tr>
<tr>
<td>21.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C42[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/CIN</td>
</tr>
<tr>
<td>21.529</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_23_s/COUT</td>
</tr>
<tr>
<td>21.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/CIN</td>
</tr>
<tr>
<td>21.586</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_24_s/COUT</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/CIN</td>
</tr>
<tr>
<td>21.643</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_25_s/COUT</td>
</tr>
<tr>
<td>21.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C43[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/CIN</td>
</tr>
<tr>
<td>22.171</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C43[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_26_s/SUM</td>
</tr>
<tr>
<td>22.590</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[3][B]</td>
<td>VexRiscv/_zz_decode_RS2_26_s4/I0</td>
</tr>
<tr>
<td>23.622</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C42[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_26_s4/F</td>
</tr>
<tr>
<td>24.905</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>VexRiscv/_zz_decode_RS2_26_s1/I1</td>
</tr>
<tr>
<td>25.966</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_26_s1/F</td>
</tr>
<tr>
<td>26.385</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>VexRiscv/_zz_decode_RS2_26_s6/I0</td>
</tr>
<tr>
<td>27.207</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_26_s6/F</td>
</tr>
<tr>
<td>29.794</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>VexRiscv/decode_RS2_26_s1/I1</td>
</tr>
<tr>
<td>30.826</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_RS2_26_s1/F</td>
</tr>
<tr>
<td>30.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>VexRiscv/decode_to_execute_RS2_26_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>VexRiscv/decode_to_execute_RS2_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.340, 32.190%; route: 19.217, 66.230%; tC2Q: 0.458, 1.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/CLK</td>
</tr>
<tr>
<td>2.269</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_SRC2_CTRL_1_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>9.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s7/I2</td>
</tr>
<tr>
<td>12.446</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s7/F</td>
</tr>
<tr>
<td>12.866</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][B]</td>
<td>VexRiscv/_zz_execute_SRC2_4_1_s6/I3</td>
</tr>
<tr>
<td>13.965</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>82</td>
<td>R21C21[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SRC2_4_1_s6/F</td>
</tr>
<tr>
<td>17.130</td>
<td>3.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/I1</td>
</tr>
<tr>
<td>17.952</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_1_s1/F</td>
</tr>
<tr>
<td>19.725</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/I1</td>
</tr>
<tr>
<td>20.275</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_1_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_2_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_3_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_4_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C39[2][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_5_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_6_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_7_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_8_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[1][B]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_9_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td>VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/CIN</td>
</tr>
<tr>
<td>21.259</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_execute_SrcPlugin_addSub_10_s/SUM</td>
</tr>
<tr>
<td>21.678</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][A]</td>
<td>VexRiscv/execute_SrcPlugin_addSub_10_s10/I0</td>
</tr>
<tr>
<td>22.500</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C39[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/execute_SrcPlugin_addSub_10_s10/F</td>
</tr>
<tr>
<td>25.274</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>VexRiscv/_zz_decode_RS2_10_s1/I1</td>
</tr>
<tr>
<td>26.373</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_10_s1/F</td>
</tr>
<tr>
<td>27.194</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>VexRiscv/_zz_decode_RS2_10_s5/I0</td>
</tr>
<tr>
<td>28.226</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">VexRiscv/_zz_decode_RS2_10_s5/F</td>
</tr>
<tr>
<td>30.801</td>
<td>2.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.848</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10_s0/CLK</td>
</tr>
<tr>
<td>38.448</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.434, 25.644%; route: 21.097, 72.775%; tC2Q: 0.458, 1.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_re_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_mode_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>main_re_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td style=" font-weight:bold;">main_re_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">main_mode_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>main_mode_s0/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>main_mode_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_7_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R15C39[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_7_s1/Q</td>
</tr>
<tr>
<td>2.328</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.211%; tC2Q: 0.333, 57.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_rs232phyrx_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_rx_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>builder_rs232phyrx_state_s2/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">builder_rs232phyrx_state_s2/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_rx_count_3_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>main_basesoc_rx_count_3_s1/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>main_basesoc_rx_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 43.286%; tC2Q: 0.333, 56.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_rs232phyrx_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_rx_phase_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>builder_rs232phyrx_state_s2/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">builder_rs232phyrx_state_s2/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_rx_phase_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>main_basesoc_rx_phase_28_s0/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>main_basesoc_rx_phase_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 43.286%; tC2Q: 0.333, 56.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_rs232phyrx_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_rx_phase_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>builder_rs232phyrx_state_s2/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">builder_rs232phyrx_state_s2/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">main_basesoc_rx_phase_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>main_basesoc_rx_phase_29_s0/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>main_basesoc_rx_phase_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 43.286%; tC2Q: 0.333, 56.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_rs232phyrx_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_rx_phase_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>builder_rs232phyrx_state_s2/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">builder_rs232phyrx_state_s2/Q</td>
</tr>
<tr>
<td>2.339</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" font-weight:bold;">main_basesoc_rx_phase_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>main_basesoc_rx_phase_30_s0/CLK</td>
</tr>
<tr>
<td>1.767</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>main_basesoc_rx_phase_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 43.286%; tC2Q: 0.333, 56.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/dataCache_1/loader_counter_value_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/dataCache_1/loader_counter_value_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>VexRiscv/dataCache_1/loader_counter_value_1_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/dataCache_1/loader_counter_value_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>VexRiscv/dataCache_1/n920_s1/I3</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/dataCache_1/n920_s1/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/dataCache_1/loader_counter_value_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>VexRiscv/dataCache_1/loader_counter_value_1_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>VexRiscv/dataCache_1/loader_counter_value_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/n761_s3/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_cache/n761_s3/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19_s1/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/n733_s1/I1</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_cache/n733_s1/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24_s1/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/n728_s1/I1</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_cache/n728_s1/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C38[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27_s1/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/n725_s1/I1</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_cache/n725_s1/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/CsrPlugin_mcause_interrupt_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/CsrPlugin_mcause_interrupt_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>VexRiscv/CsrPlugin_mcause_interrupt_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/CsrPlugin_mcause_interrupt_s1/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>VexRiscv/n19146_s3/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n19146_s3/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/CsrPlugin_mcause_interrupt_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>VexRiscv/CsrPlugin_mcause_interrupt_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>VexRiscv/CsrPlugin_mcause_interrupt_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_rx_data_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_rx_data_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>main_basesoc_rx_data_0_s2/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_rx_data_0_s2/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>n1101_s3/I3</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">n1101_s3/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_rx_data_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>main_basesoc_rx_data_0_s2/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>main_basesoc_rx_data_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_hyperram_sr_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_hyperram_sr_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>main_hyperram_sr_9_s3/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">main_hyperram_sr_9_s3/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>n5743_s4/I2</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" background: #97FFFF;">n5743_s4/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">main_hyperram_sr_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>main_hyperram_sr_9_s3/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>main_hyperram_sr_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_hyperram_sr_14_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_hyperram_sr_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>main_hyperram_sr_14_s3/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">main_hyperram_sr_14_s3/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>n5738_s4/I2</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">n5738_s4/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">main_hyperram_sr_14_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>main_hyperram_sr_14_s3/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>main_hyperram_sr_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_hyperram_sr_15_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_hyperram_sr_15_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td>main_hyperram_sr_15_s4/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C3[1][A]</td>
<td style=" font-weight:bold;">main_hyperram_sr_15_s4/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td>n5737_s4/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td style=" background: #97FFFF;">n5737_s4/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td style=" font-weight:bold;">main_hyperram_sr_15_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[1][A]</td>
<td>main_hyperram_sr_15_s4/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C3[1][A]</td>
<td>main_hyperram_sr_15_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_bus_errors_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_bus_errors_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>main_basesoc_bus_errors_0_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_bus_errors_0_s1/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>n4815_s3/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">n4815_s3/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_bus_errors_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>main_basesoc_bus_errors_0_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>main_basesoc_bus_errors_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_litespisdrphycore_sr_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_litespisdrphycore_sr_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[0][A]</td>
<td>main_basesoc_litespisdrphycore_sr_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C5[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_litespisdrphycore_sr_cnt_7_s1/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[0][A]</td>
<td>main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s4/I2</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C5[0][A]</td>
<td style=" background: #97FFFF;">main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s4/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_litespisdrphycore_sr_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C5[0][A]</td>
<td>main_basesoc_litespisdrphycore_sr_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C5[0][A]</td>
<td>main_basesoc_litespisdrphycore_sr_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_tx_phase_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_tx_phase_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>main_basesoc_tx_phase_17_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_tx_phase_17_s1/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>main_basesoc_tx_phase_17_s4/I1</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">main_basesoc_tx_phase_17_s4/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_tx_phase_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>main_basesoc_tx_phase_17_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>main_basesoc_tx_phase_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_tx_phase_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_tx_phase_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>main_basesoc_tx_phase_10_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_tx_phase_10_s1/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>main_basesoc_tx_phase_10_s4/I2</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">main_basesoc_tx_phase_10_s4/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_tx_phase_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>main_basesoc_tx_phase_10_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>main_basesoc_tx_phase_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_tx_phase_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_tx_phase_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>main_basesoc_tx_phase_7_s1/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_tx_phase_7_s1/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>main_basesoc_tx_phase_7_s4/I2</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">main_basesoc_tx_phase_7_s4/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_tx_phase_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>main_basesoc_tx_phase_7_s1/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>main_basesoc_tx_phase_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_litespimmap_burst_cs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_litespimmap_burst_cs_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>main_basesoc_litespimmap_burst_cs_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C4[1][A]</td>
<td style=" font-weight:bold;">main_basesoc_litespimmap_burst_cs_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>main_basesoc_litespimmap_burst_cs_litespi_next_value_s21/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_litespimmap_burst_cs_litespi_next_value_s21/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td style=" font-weight:bold;">main_basesoc_litespimmap_burst_cs_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>main_basesoc_litespimmap_burst_cs_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>main_basesoc_litespimmap_burst_cs_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_rx_phase_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_rx_phase_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>main_basesoc_rx_phase_3_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">main_basesoc_rx_phase_3_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>n4992_s4/I3</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">n4992_s4/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">main_basesoc_rx_phase_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>main_basesoc_rx_phase_3_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>main_basesoc_rx_phase_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_rx_phase_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_rx_phase_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>main_basesoc_rx_phase_9_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_rx_phase_9_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>n4986_s4/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">n4986_s4/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_rx_phase_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>main_basesoc_rx_phase_9_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>main_basesoc_rx_phase_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_rx_phase_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_rx_phase_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>main_basesoc_rx_phase_16_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_rx_phase_16_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>n4979_s4/I2</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">n4979_s4/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_rx_phase_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>2073</td>
<td>PLL_R</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>main_basesoc_rx_phase_16_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>main_basesoc_rx_phase_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFP</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.086</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>20.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>DFFP/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.789</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>DFFP/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_basesoc_litespisdrphycore_dq_i_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.086</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>20.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>main_basesoc_litespisdrphycore_dq_i_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.789</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>main_basesoc_litespisdrphycore_dq_i_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_slave_sel_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.086</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>20.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>builder_slave_sel_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.789</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>builder_slave_sel_r_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_count_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.086</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>20.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>builder_count_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.789</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>builder_count_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_basesoc_bus_errors_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.086</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>20.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>main_basesoc_bus_errors_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.789</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>main_basesoc_bus_errors_28_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_basesoc_tx_phase_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.086</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>20.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>main_basesoc_tx_phase_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.789</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>main_basesoc_tx_phase_28_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_basesoc_uart_tx_fifo_produce_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.086</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>20.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>main_basesoc_uart_tx_fifo_produce_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.789</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>main_basesoc_uart_tx_fifo_produce_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_basesoc_litespisdrphycore_sr_in_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.086</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>20.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>main_basesoc_litespisdrphycore_sr_in_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.789</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>main_basesoc_litespisdrphycore_sr_in_14_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_csr_bankarray_interface5_bank_bus_dat_r_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.086</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>20.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>builder_csr_bankarray_interface5_bank_bus_dat_r_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.789</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>builder_csr_bankarray_interface5_bank_bus_dat_r_20_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.086</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>20.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.604</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>38.789</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_20_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2073</td>
<td>main_crg_clkout</td>
<td>3.954</td>
<td>0.262</td>
</tr>
<tr>
<td>365</td>
<td>sys_rst</td>
<td>26.372</td>
<td>3.607</td>
</tr>
<tr>
<td>298</td>
<td>n19216_4</td>
<td>14.847</td>
<td>3.013</td>
</tr>
<tr>
<td>171</td>
<td>decode_to_execute_PC_31_8</td>
<td>17.063</td>
<td>2.665</td>
</tr>
<tr>
<td>160</td>
<td>memory_to_writeBack_INSTRUCTION_29_8</td>
<td>20.489</td>
<td>3.462</td>
</tr>
<tr>
<td>146</td>
<td>toplevel_dataCache_1_io_mem_cmd_rValidN</td>
<td>14.847</td>
<td>3.623</td>
</tr>
<tr>
<td>102</td>
<td>n8216_5</td>
<td>30.024</td>
<td>2.777</td>
</tr>
<tr>
<td>91</td>
<td>decode_to_execute_INSTRUCTION[12]</td>
<td>15.454</td>
<td>3.906</td>
</tr>
<tr>
<td>82</td>
<td>_zz_execute_SRC2_4[1]</td>
<td>3.954</td>
<td>3.165</td>
</tr>
<tr>
<td>79</td>
<td>builder_wishbone2csr_state</td>
<td>22.441</td>
<td>3.595</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C38</td>
<td>95.83%</td>
</tr>
<tr>
<td>R17C22</td>
<td>91.67%</td>
</tr>
<tr>
<td>R12C26</td>
<td>90.28%</td>
</tr>
<tr>
<td>R8C17</td>
<td>88.89%</td>
</tr>
<tr>
<td>R11C37</td>
<td>88.89%</td>
</tr>
<tr>
<td>R11C39</td>
<td>88.89%</td>
</tr>
<tr>
<td>R9C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C35</td>
<td>87.50%</td>
</tr>
<tr>
<td>R13C26</td>
<td>87.50%</td>
</tr>
<tr>
<td>R11C31</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27 -period 37.037 [get_ports {clk27}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
