INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise5/project_1/project_1.sim/sim_1/synth/timing/aluTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise5/project_1/project_1.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluTB
