Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Mar 23 14:34:57 2024
| Host         : ysxAshore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-16  Warning   Large setup violation                                                                                  860         
TIMING-20  Warning   Non-clocked latch                                                                                      816         
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name                                                 1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source                                                 1           
LATCH-1    Advisory  Existing latches in the design                                                                         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18768)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (816)
5. checking no_input_delay (15)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18768)
----------------------------
 There are 816 register/latch pins with no clock driven by root clock pin: cpu_resetn_reg/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[37]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[38]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[39]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[40]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[57]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[58]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[60]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[61]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[62]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[63]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[64]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[65]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[66]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[67]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[68]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[69]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[70]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[71]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[72]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[73]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_data_reg[74]/Q (HIGH)

 There are 816 register/latch pins with no clock driven by root clock pin: u_cpu/u_mem_stage/mem_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (816)
--------------------------------------------------
 There are 816 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.433    -4149.641                   1040                21633        0.020        0.000                      0                21633        3.000        0.000                       0                  5591  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll        -12.433    -4149.641                   1040                21567        0.020        0.000                      0                21567        8.750        0.000                       0                  5486  
  timer_clk_clk_pll        6.234        0.000                      0                   66        0.156        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             timer_clk_clk_pll  cpu_clk_clk_pll    
(none)             cpu_clk_clk_pll    timer_clk_clk_pll  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            cpu_clk_clk_pll                     
(none)                              cpu_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :         1040  Failing Endpoints,  Worst Slack      -12.433ns,  Total Violation    -4149.641ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.433ns  (required time - arrival time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        32.238ns  (logic 8.835ns (27.405%)  route 23.403ns (72.595%))
  Logic Levels:           46  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns = ( 18.256 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.860    -2.108    u_cpu/u_exe_stage/cpu_clk
    SLICE_X116Y55        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y55        FDRE (Prop_fdre_C_Q)         0.478    -1.630 r  u_cpu/u_exe_stage/exe_data_reg[130]/Q
                         net (fo=46, routed)          1.356    -0.274    u_cpu/u_exe_stage/u_alu/Q[44]
    SLICE_X117Y58        LUT5 (Prop_lut5_I0_O)        0.296     0.022 r  u_cpu/u_exe_stage/u_alu/requestBuffer_icacop_tag[2]_i_16/O
                         net (fo=1, routed)           0.000     0.022    u_cpu/u_exe_stage/u_alu_n_12
    SLICE_X117Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.420 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9_n_0
    SLICE_X117Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.534 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.534    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14_n_0
    SLICE_X117Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.847 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10/O[3]
                         net (fo=1, routed)           0.587     1.434    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10_n_4
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.306     1.740 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8/O
                         net (fo=1, routed)           0.643     2.383    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4/O
                         net (fo=1, routed)           0.465     2.972    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     3.096 f  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2/O
                         net (fo=3, routed)           0.671     3.768    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2_n_0
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  u_cpu/u_exe_stage/mem_data[36]_i_50/O
                         net (fo=16, routed)          0.998     4.889    u_cpu/u_tlb/genblk3[15].tlb_e_reg[15]_i_7_0[10]
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22/O
                         net (fo=1, routed)           0.000     5.013    u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.545 f  u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12/CO[3]
                         net (fo=3, routed)           0.638     6.183    u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     6.307 f  u_cpu/u_tlb/mem_data[34]_i_8/O
                         net (fo=45, routed)          1.004     7.312    u_cpu/u_tlb/mem_data[34]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I3_O)        0.124     7.436 f  u_cpu/u_tlb/mem_data[36]_i_13/O
                         net (fo=15, routed)          0.360     7.795    u_cpu/u_tlb/mem_data[36]_i_13_n_0
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.124     7.919 f  u_cpu/u_tlb/mem_data[46]_i_9/O
                         net (fo=16, routed)          0.713     8.633    u_cpu/u_tlb/mem_data[46]_i_9_n_0
    SLICE_X106Y64        LUT5 (Prop_lut5_I1_O)        0.124     8.757 r  u_cpu/u_tlb/mem_data[45]_i_15/O
                         net (fo=1, routed)           0.937     9.694    u_cpu/u_tlb/mem_data[45]_i_15_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.124     9.818 r  u_cpu/u_tlb/mem_data[45]_i_6/O
                         net (fo=1, routed)           0.394    10.212    u_cpu/u_tlb/mem_data[45]_i_6_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I3_O)        0.124    10.336 f  u_cpu/u_tlb/mem_data[45]_i_2/O
                         net (fo=3, routed)           0.838    11.174    u_cpu/u_tlb/mem_data[45]_i_2_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I0_O)        0.124    11.298 f  u_cpu/u_tlb/mem_data[45]_i_1/O
                         net (fo=3, routed)           0.842    12.141    u_cpu/u_tlb/exe_data_reg[187][6]
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.124    12.265 r  u_cpu/u_tlb/mem_data[180]_i_1/O
                         net (fo=6, routed)           0.196    12.461    u_cpu/u_exe_stage/exe_data_reg[179]_4[0]
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.124    12.585 r  u_cpu/u_exe_stage/id_to_if_bus_r[0]_i_4/O
                         net (fo=39, routed)          0.882    13.467    u_cpu/u_mem_stage/id_to_if_bus_r[33]_i_25
    SLICE_X102Y65        LUT5 (Prop_lut5_I4_O)        0.124    13.591 r  u_cpu/u_mem_stage/exe_data[123]_i_3/O
                         net (fo=2, routed)           0.305    13.896    u_cpu/u_id_stage/exe_data_reg[123]
    SLICE_X103Y65        LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  u_cpu/u_id_stage/exe_data[123]_i_2/O
                         net (fo=4, routed)           0.777    14.797    u_cpu/u_id_stage/wb_data_reg[39]_1
    SLICE_X100Y67        LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23/O
                         net (fo=1, routed)           0.000    14.921    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.301 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.301    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.418 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.418    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.647 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    16.294    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    16.604 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    17.011    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.135 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    17.460    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.584 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    18.103    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    18.227 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    18.801    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    18.925 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    19.332    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    19.456 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    19.456    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    19.668 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    20.648    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    20.947 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    20.947    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.517 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    21.946    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    22.259 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    23.206    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    23.330 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    23.732    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    23.856 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    24.699    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    24.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    25.580    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    25.704 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    26.269    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.393 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    26.699    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    27.463    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.587 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    27.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    28.640    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    28.764 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    29.057    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    29.181 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.636    29.817    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I4_O)        0.124    29.941 r  u_cpu/u_tlb/requestBuffer_tag[2]_i_1_comp/O
                         net (fo=1, routed)           0.190    30.130    u_cpu/i_cache/inst_sram_addr[14]
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.726    18.256    u_cpu/i_cache/cpu_clk
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[2]/C
                         clock pessimism             -0.410    17.846    
                         clock uncertainty           -0.087    17.759    
    SLICE_X126Y67        FDRE (Setup_fdre_C_D)       -0.062    17.697    u_cpu/i_cache/requestBuffer_tag_reg[2]
  -------------------------------------------------------------------
                         required time                         17.697    
                         arrival time                         -30.130    
  -------------------------------------------------------------------
                         slack                                -12.433    

Slack (VIOLATED) :        -12.378ns  (required time - arrival time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        32.274ns  (logic 8.835ns (27.375%)  route 23.439ns (72.625%))
  Logic Levels:           46  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns = ( 18.256 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.860    -2.108    u_cpu/u_exe_stage/cpu_clk
    SLICE_X116Y55        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y55        FDRE (Prop_fdre_C_Q)         0.478    -1.630 r  u_cpu/u_exe_stage/exe_data_reg[130]/Q
                         net (fo=46, routed)          1.356    -0.274    u_cpu/u_exe_stage/u_alu/Q[44]
    SLICE_X117Y58        LUT5 (Prop_lut5_I0_O)        0.296     0.022 r  u_cpu/u_exe_stage/u_alu/requestBuffer_icacop_tag[2]_i_16/O
                         net (fo=1, routed)           0.000     0.022    u_cpu/u_exe_stage/u_alu_n_12
    SLICE_X117Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.420 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9_n_0
    SLICE_X117Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.534 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.534    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14_n_0
    SLICE_X117Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.847 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10/O[3]
                         net (fo=1, routed)           0.587     1.434    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10_n_4
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.306     1.740 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8/O
                         net (fo=1, routed)           0.643     2.383    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4/O
                         net (fo=1, routed)           0.465     2.972    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     3.096 f  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2/O
                         net (fo=3, routed)           0.671     3.768    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2_n_0
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  u_cpu/u_exe_stage/mem_data[36]_i_50/O
                         net (fo=16, routed)          0.998     4.889    u_cpu/u_tlb/genblk3[15].tlb_e_reg[15]_i_7_0[10]
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22/O
                         net (fo=1, routed)           0.000     5.013    u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.545 f  u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12/CO[3]
                         net (fo=3, routed)           0.638     6.183    u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     6.307 f  u_cpu/u_tlb/mem_data[34]_i_8/O
                         net (fo=45, routed)          1.004     7.312    u_cpu/u_tlb/mem_data[34]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I3_O)        0.124     7.436 f  u_cpu/u_tlb/mem_data[36]_i_13/O
                         net (fo=15, routed)          0.360     7.795    u_cpu/u_tlb/mem_data[36]_i_13_n_0
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.124     7.919 f  u_cpu/u_tlb/mem_data[46]_i_9/O
                         net (fo=16, routed)          0.713     8.633    u_cpu/u_tlb/mem_data[46]_i_9_n_0
    SLICE_X106Y64        LUT5 (Prop_lut5_I1_O)        0.124     8.757 r  u_cpu/u_tlb/mem_data[45]_i_15/O
                         net (fo=1, routed)           0.937     9.694    u_cpu/u_tlb/mem_data[45]_i_15_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.124     9.818 r  u_cpu/u_tlb/mem_data[45]_i_6/O
                         net (fo=1, routed)           0.394    10.212    u_cpu/u_tlb/mem_data[45]_i_6_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I3_O)        0.124    10.336 f  u_cpu/u_tlb/mem_data[45]_i_2/O
                         net (fo=3, routed)           0.838    11.174    u_cpu/u_tlb/mem_data[45]_i_2_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I0_O)        0.124    11.298 f  u_cpu/u_tlb/mem_data[45]_i_1/O
                         net (fo=3, routed)           0.842    12.141    u_cpu/u_tlb/exe_data_reg[187][6]
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.124    12.265 r  u_cpu/u_tlb/mem_data[180]_i_1/O
                         net (fo=6, routed)           0.196    12.461    u_cpu/u_exe_stage/exe_data_reg[179]_4[0]
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.124    12.585 r  u_cpu/u_exe_stage/id_to_if_bus_r[0]_i_4/O
                         net (fo=39, routed)          0.882    13.467    u_cpu/u_mem_stage/id_to_if_bus_r[33]_i_25
    SLICE_X102Y65        LUT5 (Prop_lut5_I4_O)        0.124    13.591 r  u_cpu/u_mem_stage/exe_data[123]_i_3/O
                         net (fo=2, routed)           0.305    13.896    u_cpu/u_id_stage/exe_data_reg[123]
    SLICE_X103Y65        LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  u_cpu/u_id_stage/exe_data[123]_i_2/O
                         net (fo=4, routed)           0.777    14.797    u_cpu/u_id_stage/wb_data_reg[39]_1
    SLICE_X100Y67        LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23/O
                         net (fo=1, routed)           0.000    14.921    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.301 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.301    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.418 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.418    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.647 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    16.294    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    16.604 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    17.011    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.135 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    17.460    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.584 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    18.103    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    18.227 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    18.801    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    18.925 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    19.332    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    19.456 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    19.456    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    19.668 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    20.648    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    20.947 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    20.947    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.517 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    21.946    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    22.259 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    23.206    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    23.330 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    23.732    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    23.856 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    24.699    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    24.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    25.580    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    25.704 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    26.269    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.393 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    26.699    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    27.463    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.587 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    27.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    28.640    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    28.764 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    29.057    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    29.181 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.861    30.042    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X126Y67        LUT6 (Prop_lut6_I4_O)        0.124    30.166 r  u_cpu/u_tlb/requestBuffer_tag[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    30.166    u_cpu/i_cache/inst_sram_addr[17]
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.726    18.256    u_cpu/i_cache/cpu_clk
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[5]/C
                         clock pessimism             -0.410    17.846    
                         clock uncertainty           -0.087    17.759    
    SLICE_X126Y67        FDRE (Setup_fdre_C_D)        0.029    17.788    u_cpu/i_cache/requestBuffer_tag_reg[5]
  -------------------------------------------------------------------
                         required time                         17.788    
                         arrival time                         -30.166    
  -------------------------------------------------------------------
                         slack                                -12.378    

Slack (VIOLATED) :        -12.245ns  (required time - arrival time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        32.072ns  (logic 8.835ns (27.547%)  route 23.237ns (72.453%))
  Logic Levels:           46  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns = ( 18.256 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.860    -2.108    u_cpu/u_exe_stage/cpu_clk
    SLICE_X116Y55        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y55        FDRE (Prop_fdre_C_Q)         0.478    -1.630 r  u_cpu/u_exe_stage/exe_data_reg[130]/Q
                         net (fo=46, routed)          1.356    -0.274    u_cpu/u_exe_stage/u_alu/Q[44]
    SLICE_X117Y58        LUT5 (Prop_lut5_I0_O)        0.296     0.022 r  u_cpu/u_exe_stage/u_alu/requestBuffer_icacop_tag[2]_i_16/O
                         net (fo=1, routed)           0.000     0.022    u_cpu/u_exe_stage/u_alu_n_12
    SLICE_X117Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.420 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9_n_0
    SLICE_X117Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.534 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.534    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14_n_0
    SLICE_X117Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.847 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10/O[3]
                         net (fo=1, routed)           0.587     1.434    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10_n_4
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.306     1.740 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8/O
                         net (fo=1, routed)           0.643     2.383    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4/O
                         net (fo=1, routed)           0.465     2.972    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     3.096 f  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2/O
                         net (fo=3, routed)           0.671     3.768    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2_n_0
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  u_cpu/u_exe_stage/mem_data[36]_i_50/O
                         net (fo=16, routed)          0.998     4.889    u_cpu/u_tlb/genblk3[15].tlb_e_reg[15]_i_7_0[10]
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22/O
                         net (fo=1, routed)           0.000     5.013    u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.545 f  u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12/CO[3]
                         net (fo=3, routed)           0.638     6.183    u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     6.307 f  u_cpu/u_tlb/mem_data[34]_i_8/O
                         net (fo=45, routed)          1.004     7.312    u_cpu/u_tlb/mem_data[34]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I3_O)        0.124     7.436 f  u_cpu/u_tlb/mem_data[36]_i_13/O
                         net (fo=15, routed)          0.360     7.795    u_cpu/u_tlb/mem_data[36]_i_13_n_0
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.124     7.919 f  u_cpu/u_tlb/mem_data[46]_i_9/O
                         net (fo=16, routed)          0.713     8.633    u_cpu/u_tlb/mem_data[46]_i_9_n_0
    SLICE_X106Y64        LUT5 (Prop_lut5_I1_O)        0.124     8.757 r  u_cpu/u_tlb/mem_data[45]_i_15/O
                         net (fo=1, routed)           0.937     9.694    u_cpu/u_tlb/mem_data[45]_i_15_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.124     9.818 r  u_cpu/u_tlb/mem_data[45]_i_6/O
                         net (fo=1, routed)           0.394    10.212    u_cpu/u_tlb/mem_data[45]_i_6_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I3_O)        0.124    10.336 f  u_cpu/u_tlb/mem_data[45]_i_2/O
                         net (fo=3, routed)           0.838    11.174    u_cpu/u_tlb/mem_data[45]_i_2_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I0_O)        0.124    11.298 f  u_cpu/u_tlb/mem_data[45]_i_1/O
                         net (fo=3, routed)           0.842    12.141    u_cpu/u_tlb/exe_data_reg[187][6]
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.124    12.265 r  u_cpu/u_tlb/mem_data[180]_i_1/O
                         net (fo=6, routed)           0.196    12.461    u_cpu/u_exe_stage/exe_data_reg[179]_4[0]
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.124    12.585 r  u_cpu/u_exe_stage/id_to_if_bus_r[0]_i_4/O
                         net (fo=39, routed)          0.882    13.467    u_cpu/u_mem_stage/id_to_if_bus_r[33]_i_25
    SLICE_X102Y65        LUT5 (Prop_lut5_I4_O)        0.124    13.591 r  u_cpu/u_mem_stage/exe_data[123]_i_3/O
                         net (fo=2, routed)           0.305    13.896    u_cpu/u_id_stage/exe_data_reg[123]
    SLICE_X103Y65        LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  u_cpu/u_id_stage/exe_data[123]_i_2/O
                         net (fo=4, routed)           0.777    14.797    u_cpu/u_id_stage/wb_data_reg[39]_1
    SLICE_X100Y67        LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23/O
                         net (fo=1, routed)           0.000    14.921    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.301 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.301    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.418 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.418    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.647 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    16.294    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    16.604 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    17.011    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.135 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    17.460    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.584 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    18.103    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    18.227 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    18.801    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    18.925 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    19.332    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    19.456 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    19.456    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    19.668 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    20.648    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    20.947 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    20.947    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.517 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    21.946    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    22.259 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    23.206    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    23.330 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    23.732    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    23.856 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    24.699    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    24.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    25.580    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    25.704 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    26.269    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.393 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    26.699    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    27.463    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.587 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    27.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    28.640    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    28.764 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    29.057    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    29.181 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.467    29.648    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I4_O)        0.124    29.772 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_1_comp/O
                         net (fo=1, routed)           0.193    29.964    u_cpu/i_cache/inst_sram_addr[20]
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.726    18.256    u_cpu/i_cache/cpu_clk
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[8]/C
                         clock pessimism             -0.410    17.846    
                         clock uncertainty           -0.087    17.759    
    SLICE_X126Y67        FDRE (Setup_fdre_C_D)       -0.040    17.719    u_cpu/i_cache/requestBuffer_tag_reg[8]
  -------------------------------------------------------------------
                         required time                         17.719    
                         arrival time                         -29.964    
  -------------------------------------------------------------------
                         slack                                -12.245    

Slack (VIOLATED) :        -12.147ns  (required time - arrival time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        31.966ns  (logic 8.835ns (27.638%)  route 23.131ns (72.362%))
  Logic Levels:           46  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns = ( 18.256 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.860    -2.108    u_cpu/u_exe_stage/cpu_clk
    SLICE_X116Y55        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y55        FDRE (Prop_fdre_C_Q)         0.478    -1.630 r  u_cpu/u_exe_stage/exe_data_reg[130]/Q
                         net (fo=46, routed)          1.356    -0.274    u_cpu/u_exe_stage/u_alu/Q[44]
    SLICE_X117Y58        LUT5 (Prop_lut5_I0_O)        0.296     0.022 r  u_cpu/u_exe_stage/u_alu/requestBuffer_icacop_tag[2]_i_16/O
                         net (fo=1, routed)           0.000     0.022    u_cpu/u_exe_stage/u_alu_n_12
    SLICE_X117Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.420 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9_n_0
    SLICE_X117Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.534 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.534    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14_n_0
    SLICE_X117Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.847 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10/O[3]
                         net (fo=1, routed)           0.587     1.434    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10_n_4
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.306     1.740 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8/O
                         net (fo=1, routed)           0.643     2.383    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4/O
                         net (fo=1, routed)           0.465     2.972    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     3.096 f  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2/O
                         net (fo=3, routed)           0.671     3.768    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2_n_0
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  u_cpu/u_exe_stage/mem_data[36]_i_50/O
                         net (fo=16, routed)          0.998     4.889    u_cpu/u_tlb/genblk3[15].tlb_e_reg[15]_i_7_0[10]
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22/O
                         net (fo=1, routed)           0.000     5.013    u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.545 f  u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12/CO[3]
                         net (fo=3, routed)           0.638     6.183    u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     6.307 f  u_cpu/u_tlb/mem_data[34]_i_8/O
                         net (fo=45, routed)          1.004     7.312    u_cpu/u_tlb/mem_data[34]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I3_O)        0.124     7.436 f  u_cpu/u_tlb/mem_data[36]_i_13/O
                         net (fo=15, routed)          0.360     7.795    u_cpu/u_tlb/mem_data[36]_i_13_n_0
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.124     7.919 f  u_cpu/u_tlb/mem_data[46]_i_9/O
                         net (fo=16, routed)          0.713     8.633    u_cpu/u_tlb/mem_data[46]_i_9_n_0
    SLICE_X106Y64        LUT5 (Prop_lut5_I1_O)        0.124     8.757 r  u_cpu/u_tlb/mem_data[45]_i_15/O
                         net (fo=1, routed)           0.937     9.694    u_cpu/u_tlb/mem_data[45]_i_15_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.124     9.818 r  u_cpu/u_tlb/mem_data[45]_i_6/O
                         net (fo=1, routed)           0.394    10.212    u_cpu/u_tlb/mem_data[45]_i_6_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I3_O)        0.124    10.336 f  u_cpu/u_tlb/mem_data[45]_i_2/O
                         net (fo=3, routed)           0.838    11.174    u_cpu/u_tlb/mem_data[45]_i_2_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I0_O)        0.124    11.298 f  u_cpu/u_tlb/mem_data[45]_i_1/O
                         net (fo=3, routed)           0.842    12.141    u_cpu/u_tlb/exe_data_reg[187][6]
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.124    12.265 r  u_cpu/u_tlb/mem_data[180]_i_1/O
                         net (fo=6, routed)           0.196    12.461    u_cpu/u_exe_stage/exe_data_reg[179]_4[0]
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.124    12.585 r  u_cpu/u_exe_stage/id_to_if_bus_r[0]_i_4/O
                         net (fo=39, routed)          0.882    13.467    u_cpu/u_mem_stage/id_to_if_bus_r[33]_i_25
    SLICE_X102Y65        LUT5 (Prop_lut5_I4_O)        0.124    13.591 r  u_cpu/u_mem_stage/exe_data[123]_i_3/O
                         net (fo=2, routed)           0.305    13.896    u_cpu/u_id_stage/exe_data_reg[123]
    SLICE_X103Y65        LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  u_cpu/u_id_stage/exe_data[123]_i_2/O
                         net (fo=4, routed)           0.777    14.797    u_cpu/u_id_stage/wb_data_reg[39]_1
    SLICE_X100Y67        LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23/O
                         net (fo=1, routed)           0.000    14.921    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.301 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.301    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.418 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.418    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.647 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    16.294    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    16.604 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    17.011    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.135 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    17.460    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.584 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    18.103    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    18.227 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    18.801    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    18.925 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    19.332    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    19.456 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    19.456    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    19.668 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    20.648    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    20.947 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    20.947    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.517 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    21.946    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    22.259 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    23.206    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    23.330 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    23.732    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    23.856 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    24.699    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    24.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    25.580    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    25.704 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    26.269    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.393 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    26.699    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    27.463    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.587 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    27.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    28.640    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    28.764 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    29.057    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    29.181 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.359    29.540    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I4_O)        0.124    29.664 r  u_cpu/u_tlb/requestBuffer_tag[1]_i_1_comp/O
                         net (fo=1, routed)           0.195    29.859    u_cpu/i_cache/inst_sram_addr[13]
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.726    18.256    u_cpu/i_cache/cpu_clk
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[1]/C
                         clock pessimism             -0.410    17.846    
                         clock uncertainty           -0.087    17.759    
    SLICE_X126Y67        FDRE (Setup_fdre_C_D)       -0.047    17.712    u_cpu/i_cache/requestBuffer_tag_reg[1]
  -------------------------------------------------------------------
                         required time                         17.712    
                         arrival time                         -29.859    
  -------------------------------------------------------------------
                         slack                                -12.147    

Slack (VIOLATED) :        -12.141ns  (required time - arrival time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        32.034ns  (logic 8.959ns (27.967%)  route 23.075ns (72.033%))
  Logic Levels:           47  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 18.254 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.860    -2.108    u_cpu/u_exe_stage/cpu_clk
    SLICE_X116Y55        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y55        FDRE (Prop_fdre_C_Q)         0.478    -1.630 r  u_cpu/u_exe_stage/exe_data_reg[130]/Q
                         net (fo=46, routed)          1.356    -0.274    u_cpu/u_exe_stage/u_alu/Q[44]
    SLICE_X117Y58        LUT5 (Prop_lut5_I0_O)        0.296     0.022 r  u_cpu/u_exe_stage/u_alu/requestBuffer_icacop_tag[2]_i_16/O
                         net (fo=1, routed)           0.000     0.022    u_cpu/u_exe_stage/u_alu_n_12
    SLICE_X117Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.420 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9_n_0
    SLICE_X117Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.534 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.534    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14_n_0
    SLICE_X117Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.847 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10/O[3]
                         net (fo=1, routed)           0.587     1.434    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10_n_4
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.306     1.740 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8/O
                         net (fo=1, routed)           0.643     2.383    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4/O
                         net (fo=1, routed)           0.465     2.972    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     3.096 f  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2/O
                         net (fo=3, routed)           0.671     3.768    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2_n_0
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  u_cpu/u_exe_stage/mem_data[36]_i_50/O
                         net (fo=16, routed)          0.998     4.889    u_cpu/u_tlb/genblk3[15].tlb_e_reg[15]_i_7_0[10]
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22/O
                         net (fo=1, routed)           0.000     5.013    u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.545 f  u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12/CO[3]
                         net (fo=3, routed)           0.638     6.183    u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     6.307 f  u_cpu/u_tlb/mem_data[34]_i_8/O
                         net (fo=45, routed)          1.004     7.312    u_cpu/u_tlb/mem_data[34]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I3_O)        0.124     7.436 f  u_cpu/u_tlb/mem_data[36]_i_13/O
                         net (fo=15, routed)          0.360     7.795    u_cpu/u_tlb/mem_data[36]_i_13_n_0
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.124     7.919 f  u_cpu/u_tlb/mem_data[46]_i_9/O
                         net (fo=16, routed)          0.713     8.633    u_cpu/u_tlb/mem_data[46]_i_9_n_0
    SLICE_X106Y64        LUT5 (Prop_lut5_I1_O)        0.124     8.757 r  u_cpu/u_tlb/mem_data[45]_i_15/O
                         net (fo=1, routed)           0.937     9.694    u_cpu/u_tlb/mem_data[45]_i_15_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.124     9.818 r  u_cpu/u_tlb/mem_data[45]_i_6/O
                         net (fo=1, routed)           0.394    10.212    u_cpu/u_tlb/mem_data[45]_i_6_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I3_O)        0.124    10.336 f  u_cpu/u_tlb/mem_data[45]_i_2/O
                         net (fo=3, routed)           0.838    11.174    u_cpu/u_tlb/mem_data[45]_i_2_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I0_O)        0.124    11.298 f  u_cpu/u_tlb/mem_data[45]_i_1/O
                         net (fo=3, routed)           0.842    12.141    u_cpu/u_tlb/exe_data_reg[187][6]
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.124    12.265 r  u_cpu/u_tlb/mem_data[180]_i_1/O
                         net (fo=6, routed)           0.196    12.461    u_cpu/u_exe_stage/exe_data_reg[179]_4[0]
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.124    12.585 r  u_cpu/u_exe_stage/id_to_if_bus_r[0]_i_4/O
                         net (fo=39, routed)          0.882    13.467    u_cpu/u_mem_stage/id_to_if_bus_r[33]_i_25
    SLICE_X102Y65        LUT5 (Prop_lut5_I4_O)        0.124    13.591 r  u_cpu/u_mem_stage/exe_data[123]_i_3/O
                         net (fo=2, routed)           0.305    13.896    u_cpu/u_id_stage/exe_data_reg[123]
    SLICE_X103Y65        LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  u_cpu/u_id_stage/exe_data[123]_i_2/O
                         net (fo=4, routed)           0.777    14.797    u_cpu/u_id_stage/wb_data_reg[39]_1
    SLICE_X100Y67        LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23/O
                         net (fo=1, routed)           0.000    14.921    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.301 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.301    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.418 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.418    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.647 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    16.294    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    16.604 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    17.011    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.135 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    17.460    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.584 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    18.103    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    18.227 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    18.801    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    18.925 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    19.332    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    19.456 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    19.456    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    19.668 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    20.648    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    20.947 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    20.947    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.517 f  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    21.946    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    22.259 f  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    23.206    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    23.330 f  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    23.732    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    23.856 r  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    24.699    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    24.823 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    25.580    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    25.704 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    26.269    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.393 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    26.699    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.823 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    27.463    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.587 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    27.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.999 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    28.640    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    28.764 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    29.057    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    29.181 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.201    29.382    u_cpu/u_csr/requestBuffer_tag_reg[0]
    SLICE_X127Y68        LUT2 (Prop_lut2_I1_O)        0.124    29.506 r  u_cpu/u_csr/requestBuffer_tag[8]_i_6/O
                         net (fo=2, routed)           0.297    29.803    u_cpu/u_tlb/requestBuffer_tag_reg[0]
    SLICE_X125Y68        LUT6 (Prop_lut6_I4_O)        0.124    29.927 r  u_cpu/u_tlb/requestBuffer_tag[3]_i_1/O
                         net (fo=1, routed)           0.000    29.927    u_cpu/i_cache/inst_sram_addr[15]
    SLICE_X125Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.724    18.254    u_cpu/i_cache/cpu_clk
    SLICE_X125Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[3]/C
                         clock pessimism             -0.410    17.844    
                         clock uncertainty           -0.087    17.757    
    SLICE_X125Y68        FDRE (Setup_fdre_C_D)        0.029    17.786    u_cpu/i_cache/requestBuffer_tag_reg[3]
  -------------------------------------------------------------------
                         required time                         17.786    
                         arrival time                         -29.927    
  -------------------------------------------------------------------
                         slack                                -12.141    

Slack (VIOLATED) :        -12.136ns  (required time - arrival time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        32.031ns  (logic 8.959ns (27.969%)  route 23.072ns (72.031%))
  Logic Levels:           47  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 18.254 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.860    -2.108    u_cpu/u_exe_stage/cpu_clk
    SLICE_X116Y55        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y55        FDRE (Prop_fdre_C_Q)         0.478    -1.630 r  u_cpu/u_exe_stage/exe_data_reg[130]/Q
                         net (fo=46, routed)          1.356    -0.274    u_cpu/u_exe_stage/u_alu/Q[44]
    SLICE_X117Y58        LUT5 (Prop_lut5_I0_O)        0.296     0.022 r  u_cpu/u_exe_stage/u_alu/requestBuffer_icacop_tag[2]_i_16/O
                         net (fo=1, routed)           0.000     0.022    u_cpu/u_exe_stage/u_alu_n_12
    SLICE_X117Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.420 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9_n_0
    SLICE_X117Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.534 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.534    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14_n_0
    SLICE_X117Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.847 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10/O[3]
                         net (fo=1, routed)           0.587     1.434    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10_n_4
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.306     1.740 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8/O
                         net (fo=1, routed)           0.643     2.383    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4/O
                         net (fo=1, routed)           0.465     2.972    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     3.096 f  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2/O
                         net (fo=3, routed)           0.671     3.768    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2_n_0
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  u_cpu/u_exe_stage/mem_data[36]_i_50/O
                         net (fo=16, routed)          0.998     4.889    u_cpu/u_tlb/genblk3[15].tlb_e_reg[15]_i_7_0[10]
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22/O
                         net (fo=1, routed)           0.000     5.013    u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.545 f  u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12/CO[3]
                         net (fo=3, routed)           0.638     6.183    u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     6.307 f  u_cpu/u_tlb/mem_data[34]_i_8/O
                         net (fo=45, routed)          1.004     7.312    u_cpu/u_tlb/mem_data[34]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I3_O)        0.124     7.436 f  u_cpu/u_tlb/mem_data[36]_i_13/O
                         net (fo=15, routed)          0.360     7.795    u_cpu/u_tlb/mem_data[36]_i_13_n_0
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.124     7.919 f  u_cpu/u_tlb/mem_data[46]_i_9/O
                         net (fo=16, routed)          0.713     8.633    u_cpu/u_tlb/mem_data[46]_i_9_n_0
    SLICE_X106Y64        LUT5 (Prop_lut5_I1_O)        0.124     8.757 r  u_cpu/u_tlb/mem_data[45]_i_15/O
                         net (fo=1, routed)           0.937     9.694    u_cpu/u_tlb/mem_data[45]_i_15_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.124     9.818 r  u_cpu/u_tlb/mem_data[45]_i_6/O
                         net (fo=1, routed)           0.394    10.212    u_cpu/u_tlb/mem_data[45]_i_6_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I3_O)        0.124    10.336 f  u_cpu/u_tlb/mem_data[45]_i_2/O
                         net (fo=3, routed)           0.838    11.174    u_cpu/u_tlb/mem_data[45]_i_2_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I0_O)        0.124    11.298 f  u_cpu/u_tlb/mem_data[45]_i_1/O
                         net (fo=3, routed)           0.842    12.141    u_cpu/u_tlb/exe_data_reg[187][6]
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.124    12.265 r  u_cpu/u_tlb/mem_data[180]_i_1/O
                         net (fo=6, routed)           0.196    12.461    u_cpu/u_exe_stage/exe_data_reg[179]_4[0]
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.124    12.585 r  u_cpu/u_exe_stage/id_to_if_bus_r[0]_i_4/O
                         net (fo=39, routed)          0.882    13.467    u_cpu/u_mem_stage/id_to_if_bus_r[33]_i_25
    SLICE_X102Y65        LUT5 (Prop_lut5_I4_O)        0.124    13.591 r  u_cpu/u_mem_stage/exe_data[123]_i_3/O
                         net (fo=2, routed)           0.305    13.896    u_cpu/u_id_stage/exe_data_reg[123]
    SLICE_X103Y65        LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  u_cpu/u_id_stage/exe_data[123]_i_2/O
                         net (fo=4, routed)           0.777    14.797    u_cpu/u_id_stage/wb_data_reg[39]_1
    SLICE_X100Y67        LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23/O
                         net (fo=1, routed)           0.000    14.921    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.301 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.301    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.418 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.418    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.647 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    16.294    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    16.604 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    17.011    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.135 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    17.460    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.584 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    18.103    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    18.227 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    18.801    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    18.925 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    19.332    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    19.456 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    19.456    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    19.668 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    20.648    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    20.947 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    20.947    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.517 f  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    21.946    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    22.259 f  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    23.206    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    23.330 f  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    23.732    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    23.856 r  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    24.699    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    24.823 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    25.580    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    25.704 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    26.269    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.393 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    26.699    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.823 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    27.463    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.587 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    27.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.999 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    28.640    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    28.764 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    29.057    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    29.181 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.201    29.382    u_cpu/u_csr/requestBuffer_tag_reg[0]
    SLICE_X127Y68        LUT2 (Prop_lut2_I1_O)        0.124    29.506 r  u_cpu/u_csr/requestBuffer_tag[8]_i_6/O
                         net (fo=2, routed)           0.294    29.800    u_cpu/u_tlb/requestBuffer_tag_reg[0]
    SLICE_X125Y68        LUT6 (Prop_lut6_I4_O)        0.124    29.924 r  u_cpu/u_tlb/requestBuffer_tag[6]_i_1/O
                         net (fo=1, routed)           0.000    29.924    u_cpu/i_cache/inst_sram_addr[18]
    SLICE_X125Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.724    18.254    u_cpu/i_cache/cpu_clk
    SLICE_X125Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[6]/C
                         clock pessimism             -0.410    17.844    
                         clock uncertainty           -0.087    17.757    
    SLICE_X125Y68        FDRE (Setup_fdre_C_D)        0.031    17.788    u_cpu/i_cache/requestBuffer_tag_reg[6]
  -------------------------------------------------------------------
                         required time                         17.788    
                         arrival time                         -29.924    
  -------------------------------------------------------------------
                         slack                                -12.136    

Slack (VIOLATED) :        -12.133ns  (required time - arrival time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        31.957ns  (logic 8.835ns (27.647%)  route 23.122ns (72.353%))
  Logic Levels:           46  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns = ( 18.256 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.860    -2.108    u_cpu/u_exe_stage/cpu_clk
    SLICE_X116Y55        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y55        FDRE (Prop_fdre_C_Q)         0.478    -1.630 r  u_cpu/u_exe_stage/exe_data_reg[130]/Q
                         net (fo=46, routed)          1.356    -0.274    u_cpu/u_exe_stage/u_alu/Q[44]
    SLICE_X117Y58        LUT5 (Prop_lut5_I0_O)        0.296     0.022 r  u_cpu/u_exe_stage/u_alu/requestBuffer_icacop_tag[2]_i_16/O
                         net (fo=1, routed)           0.000     0.022    u_cpu/u_exe_stage/u_alu_n_12
    SLICE_X117Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.420 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9_n_0
    SLICE_X117Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.534 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.534    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14_n_0
    SLICE_X117Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.847 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10/O[3]
                         net (fo=1, routed)           0.587     1.434    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10_n_4
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.306     1.740 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8/O
                         net (fo=1, routed)           0.643     2.383    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4/O
                         net (fo=1, routed)           0.465     2.972    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     3.096 f  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2/O
                         net (fo=3, routed)           0.671     3.768    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2_n_0
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  u_cpu/u_exe_stage/mem_data[36]_i_50/O
                         net (fo=16, routed)          0.998     4.889    u_cpu/u_tlb/genblk3[15].tlb_e_reg[15]_i_7_0[10]
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22/O
                         net (fo=1, routed)           0.000     5.013    u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.545 f  u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12/CO[3]
                         net (fo=3, routed)           0.638     6.183    u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     6.307 f  u_cpu/u_tlb/mem_data[34]_i_8/O
                         net (fo=45, routed)          1.004     7.312    u_cpu/u_tlb/mem_data[34]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I3_O)        0.124     7.436 f  u_cpu/u_tlb/mem_data[36]_i_13/O
                         net (fo=15, routed)          0.360     7.795    u_cpu/u_tlb/mem_data[36]_i_13_n_0
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.124     7.919 f  u_cpu/u_tlb/mem_data[46]_i_9/O
                         net (fo=16, routed)          0.713     8.633    u_cpu/u_tlb/mem_data[46]_i_9_n_0
    SLICE_X106Y64        LUT5 (Prop_lut5_I1_O)        0.124     8.757 r  u_cpu/u_tlb/mem_data[45]_i_15/O
                         net (fo=1, routed)           0.937     9.694    u_cpu/u_tlb/mem_data[45]_i_15_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.124     9.818 r  u_cpu/u_tlb/mem_data[45]_i_6/O
                         net (fo=1, routed)           0.394    10.212    u_cpu/u_tlb/mem_data[45]_i_6_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I3_O)        0.124    10.336 f  u_cpu/u_tlb/mem_data[45]_i_2/O
                         net (fo=3, routed)           0.838    11.174    u_cpu/u_tlb/mem_data[45]_i_2_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I0_O)        0.124    11.298 f  u_cpu/u_tlb/mem_data[45]_i_1/O
                         net (fo=3, routed)           0.842    12.141    u_cpu/u_tlb/exe_data_reg[187][6]
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.124    12.265 r  u_cpu/u_tlb/mem_data[180]_i_1/O
                         net (fo=6, routed)           0.196    12.461    u_cpu/u_exe_stage/exe_data_reg[179]_4[0]
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.124    12.585 r  u_cpu/u_exe_stage/id_to_if_bus_r[0]_i_4/O
                         net (fo=39, routed)          0.882    13.467    u_cpu/u_mem_stage/id_to_if_bus_r[33]_i_25
    SLICE_X102Y65        LUT5 (Prop_lut5_I4_O)        0.124    13.591 r  u_cpu/u_mem_stage/exe_data[123]_i_3/O
                         net (fo=2, routed)           0.305    13.896    u_cpu/u_id_stage/exe_data_reg[123]
    SLICE_X103Y65        LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  u_cpu/u_id_stage/exe_data[123]_i_2/O
                         net (fo=4, routed)           0.777    14.797    u_cpu/u_id_stage/wb_data_reg[39]_1
    SLICE_X100Y67        LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23/O
                         net (fo=1, routed)           0.000    14.921    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.301 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.301    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.418 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.418    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.647 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    16.294    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    16.604 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    17.011    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.135 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    17.460    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.584 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    18.103    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    18.227 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    18.801    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    18.925 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    19.332    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    19.456 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    19.456    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    19.668 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    20.648    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    20.947 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    20.947    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.517 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    21.946    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    22.259 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    23.206    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    23.330 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    23.732    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    23.856 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    24.699    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    24.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    25.580    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    25.704 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    26.269    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.393 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    26.699    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    27.463    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.587 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    27.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    28.640    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    28.764 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    29.057    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    29.181 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.354    29.535    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I4_O)        0.124    29.659 r  u_cpu/u_tlb/requestBuffer_tag[7]_i_1_comp/O
                         net (fo=1, routed)           0.190    29.849    u_cpu/i_cache/inst_sram_addr[19]
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.726    18.256    u_cpu/i_cache/cpu_clk
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[7]/C
                         clock pessimism             -0.410    17.846    
                         clock uncertainty           -0.087    17.759    
    SLICE_X126Y67        FDRE (Setup_fdre_C_D)       -0.043    17.716    u_cpu/i_cache/requestBuffer_tag_reg[7]
  -------------------------------------------------------------------
                         required time                         17.716    
                         arrival time                         -29.849    
  -------------------------------------------------------------------
                         slack                                -12.133    

Slack (VIOLATED) :        -11.999ns  (required time - arrival time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        31.892ns  (logic 8.835ns (27.703%)  route 23.057ns (72.297%))
  Logic Levels:           46  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 18.254 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.860    -2.108    u_cpu/u_exe_stage/cpu_clk
    SLICE_X116Y55        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y55        FDRE (Prop_fdre_C_Q)         0.478    -1.630 r  u_cpu/u_exe_stage/exe_data_reg[130]/Q
                         net (fo=46, routed)          1.356    -0.274    u_cpu/u_exe_stage/u_alu/Q[44]
    SLICE_X117Y58        LUT5 (Prop_lut5_I0_O)        0.296     0.022 r  u_cpu/u_exe_stage/u_alu/requestBuffer_icacop_tag[2]_i_16/O
                         net (fo=1, routed)           0.000     0.022    u_cpu/u_exe_stage/u_alu_n_12
    SLICE_X117Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.420 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9_n_0
    SLICE_X117Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.534 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.534    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14_n_0
    SLICE_X117Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.847 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10/O[3]
                         net (fo=1, routed)           0.587     1.434    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10_n_4
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.306     1.740 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8/O
                         net (fo=1, routed)           0.643     2.383    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4/O
                         net (fo=1, routed)           0.465     2.972    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     3.096 f  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2/O
                         net (fo=3, routed)           0.671     3.768    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2_n_0
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  u_cpu/u_exe_stage/mem_data[36]_i_50/O
                         net (fo=16, routed)          0.998     4.889    u_cpu/u_tlb/genblk3[15].tlb_e_reg[15]_i_7_0[10]
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22/O
                         net (fo=1, routed)           0.000     5.013    u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.545 f  u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12/CO[3]
                         net (fo=3, routed)           0.638     6.183    u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     6.307 f  u_cpu/u_tlb/mem_data[34]_i_8/O
                         net (fo=45, routed)          1.004     7.312    u_cpu/u_tlb/mem_data[34]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I3_O)        0.124     7.436 f  u_cpu/u_tlb/mem_data[36]_i_13/O
                         net (fo=15, routed)          0.360     7.795    u_cpu/u_tlb/mem_data[36]_i_13_n_0
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.124     7.919 f  u_cpu/u_tlb/mem_data[46]_i_9/O
                         net (fo=16, routed)          0.713     8.633    u_cpu/u_tlb/mem_data[46]_i_9_n_0
    SLICE_X106Y64        LUT5 (Prop_lut5_I1_O)        0.124     8.757 r  u_cpu/u_tlb/mem_data[45]_i_15/O
                         net (fo=1, routed)           0.937     9.694    u_cpu/u_tlb/mem_data[45]_i_15_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.124     9.818 r  u_cpu/u_tlb/mem_data[45]_i_6/O
                         net (fo=1, routed)           0.394    10.212    u_cpu/u_tlb/mem_data[45]_i_6_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I3_O)        0.124    10.336 f  u_cpu/u_tlb/mem_data[45]_i_2/O
                         net (fo=3, routed)           0.838    11.174    u_cpu/u_tlb/mem_data[45]_i_2_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I0_O)        0.124    11.298 f  u_cpu/u_tlb/mem_data[45]_i_1/O
                         net (fo=3, routed)           0.842    12.141    u_cpu/u_tlb/exe_data_reg[187][6]
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.124    12.265 r  u_cpu/u_tlb/mem_data[180]_i_1/O
                         net (fo=6, routed)           0.196    12.461    u_cpu/u_exe_stage/exe_data_reg[179]_4[0]
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.124    12.585 r  u_cpu/u_exe_stage/id_to_if_bus_r[0]_i_4/O
                         net (fo=39, routed)          0.882    13.467    u_cpu/u_mem_stage/id_to_if_bus_r[33]_i_25
    SLICE_X102Y65        LUT5 (Prop_lut5_I4_O)        0.124    13.591 r  u_cpu/u_mem_stage/exe_data[123]_i_3/O
                         net (fo=2, routed)           0.305    13.896    u_cpu/u_id_stage/exe_data_reg[123]
    SLICE_X103Y65        LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  u_cpu/u_id_stage/exe_data[123]_i_2/O
                         net (fo=4, routed)           0.777    14.797    u_cpu/u_id_stage/wb_data_reg[39]_1
    SLICE_X100Y67        LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23/O
                         net (fo=1, routed)           0.000    14.921    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.301 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.301    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.418 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.418    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.647 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    16.294    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    16.604 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    17.011    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.135 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    17.460    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.584 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    18.103    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    18.227 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    18.801    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    18.925 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    19.332    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    19.456 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    19.456    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    19.668 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    20.648    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    20.947 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    20.947    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.517 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    21.946    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    22.259 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    23.206    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    23.330 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    23.732    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    23.856 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    24.699    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    24.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    25.580    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    25.704 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    26.269    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.393 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    26.699    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    27.463    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.587 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    27.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    28.640    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    28.764 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    29.057    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    29.181 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.480    29.661    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I4_O)        0.124    29.785 r  u_cpu/u_tlb/requestBuffer_tag[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    29.785    u_cpu/i_cache/inst_sram_addr[16]
    SLICE_X127Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.724    18.254    u_cpu/i_cache/cpu_clk
    SLICE_X127Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[4]/C
                         clock pessimism             -0.410    17.844    
                         clock uncertainty           -0.087    17.757    
    SLICE_X127Y68        FDRE (Setup_fdre_C_D)        0.029    17.786    u_cpu/i_cache/requestBuffer_tag_reg[4]
  -------------------------------------------------------------------
                         required time                         17.786    
                         arrival time                         -29.785    
  -------------------------------------------------------------------
                         slack                                -11.999    

Slack (VIOLATED) :        -11.972ns  (required time - arrival time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        31.913ns  (logic 8.835ns (27.684%)  route 23.078ns (72.316%))
  Logic Levels:           46  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=29 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 18.254 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.860    -2.108    u_cpu/u_exe_stage/cpu_clk
    SLICE_X116Y55        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y55        FDRE (Prop_fdre_C_Q)         0.478    -1.630 r  u_cpu/u_exe_stage/exe_data_reg[130]/Q
                         net (fo=46, routed)          1.356    -0.274    u_cpu/u_exe_stage/u_alu/Q[44]
    SLICE_X117Y58        LUT5 (Prop_lut5_I0_O)        0.296     0.022 r  u_cpu/u_exe_stage/u_alu/requestBuffer_icacop_tag[2]_i_16/O
                         net (fo=1, routed)           0.000     0.022    u_cpu/u_exe_stage/u_alu_n_12
    SLICE_X117Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.420 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9_n_0
    SLICE_X117Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.534 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.534    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14_n_0
    SLICE_X117Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.847 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10/O[3]
                         net (fo=1, routed)           0.587     1.434    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10_n_4
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.306     1.740 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8/O
                         net (fo=1, routed)           0.643     2.383    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4/O
                         net (fo=1, routed)           0.465     2.972    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     3.096 f  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2/O
                         net (fo=3, routed)           0.671     3.768    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2_n_0
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  u_cpu/u_exe_stage/mem_data[36]_i_50/O
                         net (fo=16, routed)          0.998     4.889    u_cpu/u_tlb/genblk3[15].tlb_e_reg[15]_i_7_0[10]
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22/O
                         net (fo=1, routed)           0.000     5.013    u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.545 f  u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12/CO[3]
                         net (fo=3, routed)           0.638     6.183    u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     6.307 f  u_cpu/u_tlb/mem_data[34]_i_8/O
                         net (fo=45, routed)          1.004     7.312    u_cpu/u_tlb/mem_data[34]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I3_O)        0.124     7.436 f  u_cpu/u_tlb/mem_data[36]_i_13/O
                         net (fo=15, routed)          0.360     7.795    u_cpu/u_tlb/mem_data[36]_i_13_n_0
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.124     7.919 f  u_cpu/u_tlb/mem_data[46]_i_9/O
                         net (fo=16, routed)          0.713     8.633    u_cpu/u_tlb/mem_data[46]_i_9_n_0
    SLICE_X106Y64        LUT5 (Prop_lut5_I1_O)        0.124     8.757 r  u_cpu/u_tlb/mem_data[45]_i_15/O
                         net (fo=1, routed)           0.937     9.694    u_cpu/u_tlb/mem_data[45]_i_15_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.124     9.818 r  u_cpu/u_tlb/mem_data[45]_i_6/O
                         net (fo=1, routed)           0.394    10.212    u_cpu/u_tlb/mem_data[45]_i_6_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I3_O)        0.124    10.336 f  u_cpu/u_tlb/mem_data[45]_i_2/O
                         net (fo=3, routed)           0.838    11.174    u_cpu/u_tlb/mem_data[45]_i_2_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I0_O)        0.124    11.298 f  u_cpu/u_tlb/mem_data[45]_i_1/O
                         net (fo=3, routed)           0.842    12.141    u_cpu/u_tlb/exe_data_reg[187][6]
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.124    12.265 r  u_cpu/u_tlb/mem_data[180]_i_1/O
                         net (fo=6, routed)           0.196    12.461    u_cpu/u_exe_stage/exe_data_reg[179]_4[0]
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.124    12.585 r  u_cpu/u_exe_stage/id_to_if_bus_r[0]_i_4/O
                         net (fo=39, routed)          0.882    13.467    u_cpu/u_mem_stage/id_to_if_bus_r[33]_i_25
    SLICE_X102Y65        LUT5 (Prop_lut5_I4_O)        0.124    13.591 r  u_cpu/u_mem_stage/exe_data[123]_i_3/O
                         net (fo=2, routed)           0.305    13.896    u_cpu/u_id_stage/exe_data_reg[123]
    SLICE_X103Y65        LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  u_cpu/u_id_stage/exe_data[123]_i_2/O
                         net (fo=4, routed)           0.777    14.797    u_cpu/u_id_stage/wb_data_reg[39]_1
    SLICE_X100Y67        LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23/O
                         net (fo=1, routed)           0.000    14.921    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.301 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.301    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.418 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.418    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.647 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    16.294    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    16.604 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    17.011    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.135 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    17.460    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.584 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    18.103    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    18.227 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    18.801    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    18.925 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    19.332    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    19.456 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    19.456    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    19.668 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    20.648    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    20.947 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    20.947    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    21.517 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    21.946    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    22.259 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    23.206    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    23.330 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    23.732    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    23.856 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    24.699    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    24.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    25.580    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    25.704 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    26.269    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.393 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    26.699    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    26.823 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    27.463    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.587 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    27.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    27.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    28.640    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    28.764 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    29.057    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    29.181 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.501    29.681    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X128Y69        LUT6 (Prop_lut6_I4_O)        0.124    29.805 r  u_cpu/u_tlb/requestBuffer_tag[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    29.805    u_cpu/i_cache/inst_sram_addr[12]
    SLICE_X128Y69        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.724    18.254    u_cpu/i_cache/cpu_clk
    SLICE_X128Y69        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[0]/C
                         clock pessimism             -0.410    17.844    
                         clock uncertainty           -0.087    17.757    
    SLICE_X128Y69        FDRE (Setup_fdre_C_D)        0.077    17.834    u_cpu/i_cache/requestBuffer_tag_reg[0]
  -------------------------------------------------------------------
                         required time                         17.834    
                         arrival time                         -29.805    
  -------------------------------------------------------------------
                         slack                                -11.972    

Slack (VIOLATED) :        -11.665ns  (required time - arrival time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_if_stage/id_to_if_bus_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        31.379ns  (logic 8.378ns (26.699%)  route 23.001ns (73.301%))
  Logic Levels:           44  (CARRY4=8 LUT3=1 LUT4=3 LUT5=7 LUT6=24 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 18.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.860    -2.108    u_cpu/u_exe_stage/cpu_clk
    SLICE_X116Y55        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y55        FDRE (Prop_fdre_C_Q)         0.478    -1.630 r  u_cpu/u_exe_stage/exe_data_reg[130]/Q
                         net (fo=46, routed)          1.356    -0.274    u_cpu/u_exe_stage/u_alu/Q[44]
    SLICE_X117Y58        LUT5 (Prop_lut5_I0_O)        0.296     0.022 r  u_cpu/u_exe_stage/u_alu/requestBuffer_icacop_tag[2]_i_16/O
                         net (fo=1, routed)           0.000     0.022    u_cpu/u_exe_stage/u_alu_n_12
    SLICE_X117Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.420 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.420    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[2]_i_9_n_0
    SLICE_X117Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.534 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.534    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_14_n_0
    SLICE_X117Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.847 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10/O[3]
                         net (fo=1, routed)           0.587     1.434    u_cpu/u_exe_stage/requestBuffer_icacop_tag_reg[9]_i_10_n_4
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.306     1.740 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8/O
                         net (fo=1, routed)           0.643     2.383    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_8_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4/O
                         net (fo=1, routed)           0.465     2.972    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_4_n_0
    SLICE_X114Y59        LUT6 (Prop_lut6_I1_O)        0.124     3.096 f  u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2/O
                         net (fo=3, routed)           0.671     3.768    u_cpu/u_exe_stage/requestBuffer_icacop_tag[11]_i_2_n_0
    SLICE_X114Y60        LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  u_cpu/u_exe_stage/mem_data[36]_i_50/O
                         net (fo=16, routed)          0.998     4.889    u_cpu/u_tlb/genblk3[15].tlb_e_reg[15]_i_7_0[10]
    SLICE_X110Y60        LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22/O
                         net (fo=1, routed)           0.000     5.013    u_cpu/u_tlb/genblk3[0].tlb_e[0]_i_22_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.545 f  u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12/CO[3]
                         net (fo=3, routed)           0.638     6.183    u_cpu/u_tlb/genblk3[0].tlb_e_reg[0]_i_12_n_0
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     6.307 f  u_cpu/u_tlb/mem_data[34]_i_8/O
                         net (fo=45, routed)          1.004     7.312    u_cpu/u_tlb/mem_data[34]_i_8_n_0
    SLICE_X107Y63        LUT6 (Prop_lut6_I3_O)        0.124     7.436 f  u_cpu/u_tlb/mem_data[36]_i_13/O
                         net (fo=15, routed)          0.360     7.795    u_cpu/u_tlb/mem_data[36]_i_13_n_0
    SLICE_X107Y64        LUT6 (Prop_lut6_I4_O)        0.124     7.919 f  u_cpu/u_tlb/mem_data[46]_i_9/O
                         net (fo=16, routed)          0.713     8.633    u_cpu/u_tlb/mem_data[46]_i_9_n_0
    SLICE_X106Y64        LUT5 (Prop_lut5_I1_O)        0.124     8.757 r  u_cpu/u_tlb/mem_data[45]_i_15/O
                         net (fo=1, routed)           0.937     9.694    u_cpu/u_tlb/mem_data[45]_i_15_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.124     9.818 r  u_cpu/u_tlb/mem_data[45]_i_6/O
                         net (fo=1, routed)           0.394    10.212    u_cpu/u_tlb/mem_data[45]_i_6_n_0
    SLICE_X105Y67        LUT6 (Prop_lut6_I3_O)        0.124    10.336 f  u_cpu/u_tlb/mem_data[45]_i_2/O
                         net (fo=3, routed)           0.838    11.174    u_cpu/u_tlb/mem_data[45]_i_2_n_0
    SLICE_X104Y68        LUT6 (Prop_lut6_I0_O)        0.124    11.298 f  u_cpu/u_tlb/mem_data[45]_i_1/O
                         net (fo=3, routed)           0.842    12.141    u_cpu/u_tlb/exe_data_reg[187][6]
    SLICE_X102Y70        LUT6 (Prop_lut6_I5_O)        0.124    12.265 r  u_cpu/u_tlb/mem_data[180]_i_1/O
                         net (fo=6, routed)           0.196    12.461    u_cpu/u_exe_stage/exe_data_reg[179]_4[0]
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.124    12.585 r  u_cpu/u_exe_stage/id_to_if_bus_r[0]_i_4/O
                         net (fo=39, routed)          0.882    13.467    u_cpu/u_mem_stage/id_to_if_bus_r[33]_i_25
    SLICE_X102Y65        LUT5 (Prop_lut5_I4_O)        0.124    13.591 r  u_cpu/u_mem_stage/exe_data[123]_i_3/O
                         net (fo=2, routed)           0.305    13.896    u_cpu/u_id_stage/exe_data_reg[123]
    SLICE_X103Y65        LUT4 (Prop_lut4_I3_O)        0.124    14.020 r  u_cpu/u_id_stage/exe_data[123]_i_2/O
                         net (fo=4, routed)           0.777    14.797    u_cpu/u_id_stage/wb_data_reg[39]_1
    SLICE_X100Y67        LUT6 (Prop_lut6_I4_O)        0.124    14.921 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23/O
                         net (fo=1, routed)           0.000    14.921    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_23_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.301 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.301    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.418 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.418    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.647 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    16.294    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    16.604 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    17.011    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.135 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    17.460    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    17.584 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    18.103    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    18.227 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.786    19.014    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.124    19.138 r  u_cpu/u_if_stage/if_pc[25]_i_4/O
                         net (fo=1, routed)           0.151    19.289    u_cpu/u_if_stage/if_pc[25]_i_4_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.124    19.413 r  u_cpu/u_if_stage/if_pc[25]_i_2/O
                         net (fo=1, routed)           0.000    19.413    u_cpu/u_mem_stage/if_pc_reg[25]
    SLICE_X105Y73        MUXF7 (Prop_muxf7_I0_O)      0.212    19.625 r  u_cpu/u_mem_stage/if_pc_reg[25]_i_1/O
                         net (fo=18, routed)          0.779    20.404    u_cpu/u_tlb/s0_vppn[12]
    SLICE_X110Y77        LUT6 (Prop_lut6_I1_O)        0.299    20.703 r  u_cpu/u_tlb/if_tlbr_i_250/O
                         net (fo=1, routed)           0.000    20.703    u_cpu/u_tlb/if_tlbr_i_250_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.253 f  u_cpu/u_tlb/if_tlbr_reg_i_177/CO[3]
                         net (fo=1, routed)           0.791    22.043    u_cpu/u_tlb/if_tlbr_reg_i_177_n_0
    SLICE_X110Y73        LUT6 (Prop_lut6_I3_O)        0.124    22.167 f  u_cpu/u_tlb/if_tlbr_i_113/O
                         net (fo=2, routed)           0.997    23.164    u_cpu/u_tlb/if_tlbr_i_113_n_0
    SLICE_X113Y76        LUT5 (Prop_lut5_I4_O)        0.124    23.288 r  u_cpu/u_tlb/if_tlbr_i_39/O
                         net (fo=34, routed)          0.586    23.874    u_cpu/u_tlb/if_tlbr_i_39_n_0
    SLICE_X114Y74        LUT3 (Prop_lut3_I0_O)        0.124    23.998 r  u_cpu/u_tlb/if_tlbr_i_14/O
                         net (fo=35, routed)          0.409    24.407    u_cpu/u_tlb/if_tlbr_i_14_n_0
    SLICE_X115Y72        LUT5 (Prop_lut5_I0_O)        0.124    24.531 r  u_cpu/u_tlb/if_tlbr_i_6/O
                         net (fo=35, routed)          0.383    24.914    u_cpu/u_tlb/if_tlbr_i_6_n_0
    SLICE_X115Y70        LUT6 (Prop_lut6_I0_O)        0.124    25.038 r  u_cpu/u_tlb/requestBuffer_tag[19]_i_7/O
                         net (fo=27, routed)          0.376    25.414    u_cpu/u_tlb/requestBuffer_tag[19]_i_7_n_0
    SLICE_X119Y70        LUT4 (Prop_lut4_I0_O)        0.124    25.538 r  u_cpu/u_tlb/if_ppi_i_16/O
                         net (fo=2, routed)           0.967    26.505    u_cpu/u_tlb/if_ppi_i_16_n_0
    SLICE_X117Y69        LUT6 (Prop_lut6_I0_O)        0.124    26.629 r  u_cpu/u_tlb/mem_to_if_bus_r[35]_i_8/O
                         net (fo=1, routed)           0.565    27.195    u_cpu/u_tlb/s0_plv[0]
    SLICE_X119Y69        LUT6 (Prop_lut6_I1_O)        0.124    27.319 r  u_cpu/u_tlb/mem_to_if_bus_r[35]_i_7/O
                         net (fo=4, routed)           0.323    27.642    u_cpu/u_tlb/csr_crmd_reg[0]
    SLICE_X119Y68        LUT5 (Prop_lut5_I4_O)        0.124    27.766 r  u_cpu/u_tlb/mem_to_if_bus_r[35]_i_3/O
                         net (fo=8, routed)           0.495    28.260    u_cpu/u_if_stage/if_pc_reg[28]_2
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    28.384 r  u_cpu/u_if_stage/id_to_if_bus_r[33]_i_1_comp/O
                         net (fo=34, routed)          0.887    29.271    u_cpu/u_if_stage/id_to_if_bus_r[33]_i_1_n_0
    SLICE_X116Y64        FDRE                                         r  u_cpu/u_if_stage/id_to_if_bus_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.727    18.257    u_cpu/u_if_stage/cpu_clk
    SLICE_X116Y64        FDRE                                         r  u_cpu/u_if_stage/id_to_if_bus_r_reg[13]/C
                         clock pessimism             -0.395    17.862    
                         clock uncertainty           -0.087    17.775    
    SLICE_X116Y64        FDRE (Setup_fdre_C_CE)      -0.169    17.606    u_cpu/u_if_stage/id_to_if_bus_r_reg[13]
  -------------------------------------------------------------------
                         required time                         17.606    
                         arrival time                         -29.271    
  -------------------------------------------------------------------
                         slack                                -11.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/requestBuffer_wdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.527%)  route 0.190ns (50.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.631    -0.488    u_cpu/u_exe_stage/cpu_clk
    SLICE_X87Y58         FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  u_cpu/u_exe_stage/exe_data_reg[172]/Q
                         net (fo=1, routed)           0.190    -0.158    u_cpu/u_exe_stage/forwardDataB[24]
    SLICE_X83Y57         LUT5 (Prop_lut5_I0_O)        0.045    -0.113 r  u_cpu/u_exe_stage/requestBuffer_wdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    u_cpu/d_cache/requestBuffer_wdata_reg[31]_0[24]
    SLICE_X83Y57         FDRE                                         r  u_cpu/d_cache/requestBuffer_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.904    -0.247    u_cpu/d_cache/cpu_clk
    SLICE_X83Y57         FDRE                                         r  u_cpu/d_cache/requestBuffer_wdata_reg[24]/C
                         clock pessimism              0.023    -0.224    
    SLICE_X83Y57         FDRE (Hold_fdre_C_D)         0.092    -0.132    u_cpu/d_cache/requestBuffer_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/requestBuffer_wdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.190ns (45.619%)  route 0.226ns (54.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.631    -0.488    u_cpu/u_exe_stage/cpu_clk
    SLICE_X87Y58         FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  u_cpu/u_exe_stage/exe_data_reg[155]/Q
                         net (fo=4, routed)           0.226    -0.121    u_cpu/u_exe_stage/forwardDataB[7]
    SLICE_X81Y60         LUT3 (Prop_lut3_I0_O)        0.049    -0.072 r  u_cpu/u_exe_stage/requestBuffer_wdata[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    u_cpu/d_cache/requestBuffer_wdata_reg[31]_0[7]
    SLICE_X81Y60         FDRE                                         r  u_cpu/d_cache/requestBuffer_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.905    -0.246    u_cpu/d_cache/cpu_clk
    SLICE_X81Y60         FDRE                                         r  u_cpu/d_cache/requestBuffer_wdata_reg[7]/C
                         clock pessimism              0.023    -0.223    
    SLICE_X81Y60         FDRE (Hold_fdre_C_D)         0.107    -0.116    u_cpu/d_cache/requestBuffer_wdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_cpu/u_exe_stage/exe_data_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/requestBuffer_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.091%)  route 0.226ns (54.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.631    -0.488    u_cpu/u_exe_stage/cpu_clk
    SLICE_X87Y58         FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  u_cpu/u_exe_stage/exe_data_reg[155]/Q
                         net (fo=4, routed)           0.226    -0.121    u_cpu/u_exe_stage/forwardDataB[7]
    SLICE_X81Y60         LUT4 (Prop_lut4_I1_O)        0.045    -0.076 r  u_cpu/u_exe_stage/requestBuffer_wdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    u_cpu/d_cache/requestBuffer_wdata_reg[31]_0[23]
    SLICE_X81Y60         FDRE                                         r  u_cpu/d_cache/requestBuffer_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.905    -0.246    u_cpu/d_cache/cpu_clk
    SLICE_X81Y60         FDRE                                         r  u_cpu/d_cache/requestBuffer_wdata_reg[23]/C
                         clock pessimism              0.023    -0.223    
    SLICE_X81Y60         FDRE (Hold_fdre_C_D)         0.092    -0.131    u_cpu/d_cache/requestBuffer_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_cpu/u_csr/csr_tlbidx_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_tlb/tlb_ps_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.090%)  route 0.285ns (66.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.619    -0.500    u_cpu/u_csr/cpu_clk
    SLICE_X83Y73         FDRE                                         r  u_cpu/u_csr/csr_tlbidx_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  u_cpu/u_csr/csr_tlbidx_reg[25]/Q
                         net (fo=17, routed)          0.285    -0.074    u_cpu/u_tlb/tlb_ps_reg[14][5]_0[1]
    SLICE_X89Y72         FDRE                                         r  u_cpu/u_tlb/tlb_ps_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.901    -0.250    u_cpu/u_tlb/cpu_clk
    SLICE_X89Y72         FDRE                                         r  u_cpu/u_tlb/tlb_ps_reg[13][1]/C
                         clock pessimism              0.023    -0.227    
    SLICE_X89Y72         FDRE (Hold_fdre_C_D)         0.066    -0.161    u_cpu/u_tlb/tlb_ps_reg[13][1]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_cpu/u_wb_stage/wb_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.519%)  route 0.127ns (47.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.643    -0.476    u_cpu/u_wb_stage/cpu_clk
    SLICE_X97Y64         FDRE                                         r  u_cpu/u_wb_stage/wb_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  u_cpu/u_wb_stage/wb_data_reg[36]/Q
                         net (fo=4, routed)           0.127    -0.208    u_regfile/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X98Y64         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.917    -0.234    u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X98Y64         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.227    -0.461    
    SLICE_X98Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.317    u_regfile/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_cpu/u_wb_stage/wb_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.199%)  route 0.152ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.642    -0.477    u_cpu/u_wb_stage/cpu_clk
    SLICE_X95Y65         FDRE                                         r  u_cpu/u_wb_stage/wb_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  u_cpu/u_wb_stage/wb_data_reg[38]/Q
                         net (fo=4, routed)           0.152    -0.185    u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X98Y65         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.916    -0.235    u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X98Y65         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.206    -0.441    
    SLICE_X98Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.294    u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_cpu/u_wb_stage/wb_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.639    -0.480    u_cpu/u_wb_stage/cpu_clk
    SLICE_X95Y68         FDRE                                         r  u_cpu/u_wb_stage/wb_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  u_cpu/u_wb_stage/wb_data_reg[44]/Q
                         net (fo=4, routed)           0.133    -0.206    u_regfile/rf_reg_r1_0_31_12_17/DIA0
    SLICE_X94Y67         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.912    -0.239    u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X94Y67         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.226    -0.465    
    SLICE_X94Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.318    u_regfile/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_cpu/u_mem_stage/mem_data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_csr/csr_estat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.231ns (49.031%)  route 0.240ns (50.969%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.630    -0.489    u_cpu/u_mem_stage/cpu_clk
    SLICE_X85Y61         FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.348 f  u_cpu/u_mem_stage/mem_data_reg[51]/Q
                         net (fo=4, routed)           0.182    -0.166    u_cpu/u_mem_stage/sel0[7]
    SLICE_X82Y61         LUT3 (Prop_lut3_I2_O)        0.045    -0.121 r  u_cpu/u_mem_stage/csr_estat[17]_i_2/O
                         net (fo=1, routed)           0.058    -0.063    u_cpu/u_mem_stage/csr_estat[17]_i_2_n_0
    SLICE_X82Y61         LUT6 (Prop_lut6_I4_O)        0.045    -0.018 r  u_cpu/u_mem_stage/csr_estat[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    u_cpu/u_csr/csr_estat_reg[17]_1
    SLICE_X82Y61         FDRE                                         r  u_cpu/u_csr/csr_estat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.903    -0.248    u_cpu/u_csr/cpu_clk
    SLICE_X82Y61         FDRE                                         r  u_cpu/u_csr/csr_estat_reg[17]/C
                         clock pessimism              0.023    -0.225    
    SLICE_X82Y61         FDRE (Hold_fdre_C_D)         0.092    -0.133    u_cpu/u_csr/csr_estat_reg[17]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_cpu/u_wb_stage/wb_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.785%)  route 0.137ns (49.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.643    -0.476    u_cpu/u_wb_stage/cpu_clk
    SLICE_X97Y63         FDRE                                         r  u_cpu/u_wb_stage/wb_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  u_cpu/u_wb_stage/wb_data_reg[32]/Q
                         net (fo=4, routed)           0.137    -0.199    u_regfile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X98Y64         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.917    -0.234    u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X98Y64         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.227    -0.461    
    SLICE_X98Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.314    u_regfile/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_cpu/u_wb_stage/wb_data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.084%)  route 0.135ns (48.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.639    -0.480    u_cpu/u_wb_stage/cpu_clk
    SLICE_X95Y68         FDRE                                         r  u_cpu/u_wb_stage/wb_data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  u_cpu/u_wb_stage/wb_data_reg[48]/Q
                         net (fo=4, routed)           0.135    -0.204    u_regfile/rf_reg_r1_0_31_12_17/DIC0
    SLICE_X94Y67         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.912    -0.239    u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X94Y67         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.226    -0.465    
    SLICE_X94Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.321    u_regfile/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y26    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y26    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X7Y13    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X7Y13    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X8Y15    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X8Y15    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X8Y16    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X8Y16    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X8Y12    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X8Y12    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y63    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.944ns (52.177%)  route 1.782ns (47.823%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 8.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.836    -2.132    u_confreg/timer_clk
    SLICE_X64Y91         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -1.614 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.782     0.168    u_confreg/write_timer_begin_r3
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.124     0.292 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000     0.292    u_confreg/timer[4]_i_3_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.690 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.690    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.804 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.804    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.918 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.918    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.032 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.032    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.594 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.594    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708     8.238    u_confreg/timer_clk
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.395     7.843    
                         clock uncertainty           -0.077     7.766    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)        0.062     7.828    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.923ns (51.906%)  route 1.782ns (48.094%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 8.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.836    -2.132    u_confreg/timer_clk
    SLICE_X64Y91         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -1.614 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.782     0.168    u_confreg/write_timer_begin_r3
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.124     0.292 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000     0.292    u_confreg/timer[4]_i_3_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.690 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.690    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.804 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.804    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.918 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.918    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.032 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.032    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.573 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.573    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708     8.238    u_confreg/timer_clk
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.395     7.843    
                         clock uncertainty           -0.077     7.766    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)        0.062     7.828    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.849ns (50.926%)  route 1.782ns (49.074%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 8.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.836    -2.132    u_confreg/timer_clk
    SLICE_X64Y91         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -1.614 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.782     0.168    u_confreg/write_timer_begin_r3
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.124     0.292 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000     0.292    u_confreg/timer[4]_i_3_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.690 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.690    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.804 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.804    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.918 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.918    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.032 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.032    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.499 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.499    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708     8.238    u_confreg/timer_clk
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.395     7.843    
                         clock uncertainty           -0.077     7.766    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)        0.062     7.828    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.833ns (50.709%)  route 1.782ns (49.291%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 8.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.836    -2.132    u_confreg/timer_clk
    SLICE_X64Y91         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -1.614 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.782     0.168    u_confreg/write_timer_begin_r3
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.124     0.292 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000     0.292    u_confreg/timer[4]_i_3_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.690 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.690    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.804 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.804    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.918 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.918    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.032 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.032    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.260    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.483 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.483    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708     8.238    u_confreg/timer_clk
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.395     7.843    
                         clock uncertainty           -0.077     7.766    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)        0.062     7.828    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.830ns (50.668%)  route 1.782ns (49.332%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 8.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.836    -2.132    u_confreg/timer_clk
    SLICE_X64Y91         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -1.614 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.782     0.168    u_confreg/write_timer_begin_r3
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.124     0.292 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000     0.292    u_confreg/timer[4]_i_3_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.690 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.690    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.804 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.804    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.918 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.918    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.032 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.032    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.480 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.480    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708     8.238    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.392     7.846    
                         clock uncertainty           -0.077     7.769    
    SLICE_X65Y91         FDRE (Setup_fdre_C_D)        0.062     7.831    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.809ns (50.379%)  route 1.782ns (49.621%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 8.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.836    -2.132    u_confreg/timer_clk
    SLICE_X64Y91         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -1.614 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.782     0.168    u_confreg/write_timer_begin_r3
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.124     0.292 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000     0.292    u_confreg/timer[4]_i_3_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.690 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.690    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.804 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.804    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.918 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.918    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.032 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.032    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.459 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.459    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708     8.238    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.392     7.846    
                         clock uncertainty           -0.077     7.769    
    SLICE_X65Y91         FDRE (Setup_fdre_C_D)        0.062     7.831    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.735ns (49.335%)  route 1.782ns (50.665%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 8.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.836    -2.132    u_confreg/timer_clk
    SLICE_X64Y91         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -1.614 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.782     0.168    u_confreg/write_timer_begin_r3
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.124     0.292 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000     0.292    u_confreg/timer[4]_i_3_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.690 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.690    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.804 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.804    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.918 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.918    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.032 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.032    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.385 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.385    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708     8.238    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.392     7.846    
                         clock uncertainty           -0.077     7.769    
    SLICE_X65Y91         FDRE (Setup_fdre_C_D)        0.062     7.831    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -1.385    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 1.716ns (49.060%)  route 1.782ns (50.940%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 8.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.836    -2.132    u_confreg/timer_clk
    SLICE_X64Y91         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -1.614 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.782     0.168    u_confreg/write_timer_begin_r3
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.124     0.292 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000     0.292    u_confreg/timer[4]_i_3_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.690 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.690    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.804 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.804    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.918 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.918    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.032 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.032    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.366 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.366    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X65Y90         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.707     8.237    u_confreg/timer_clk
    SLICE_X65Y90         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.395     7.842    
                         clock uncertainty           -0.077     7.765    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062     7.827    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 1.719ns (49.104%)  route 1.782ns (50.896%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 8.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.836    -2.132    u_confreg/timer_clk
    SLICE_X64Y91         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -1.614 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.782     0.168    u_confreg/write_timer_begin_r3
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.124     0.292 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000     0.292    u_confreg/timer[4]_i_3_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.690 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.690    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.804 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.804    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.918 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.918    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.032 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.032    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.369 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.369    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708     8.238    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.392     7.846    
                         clock uncertainty           -0.077     7.769    
    SLICE_X65Y91         FDRE (Setup_fdre_C_D)        0.062     7.831    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -1.369    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.695ns (48.752%)  route 1.782ns (51.248%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 8.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.836    -2.132    u_confreg/timer_clk
    SLICE_X64Y91         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.518    -1.614 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.782     0.168    u_confreg/write_timer_begin_r3
    SLICE_X65Y86         LUT4 (Prop_lut4_I2_O)        0.124     0.292 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000     0.292    u_confreg/timer[4]_i_3_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.690 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.690    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.804 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.804    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.918 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.918    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.032 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.032    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.345 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.345    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X65Y90         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.707     8.237    u_confreg/timer_clk
    SLICE_X65Y90         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.395     7.842    
                         clock uncertainty           -0.077     7.765    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.062     7.827    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  6.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.641    -0.478    u_confreg/timer_clk
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  u_confreg/conf_wdata_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.258    u_confreg/conf_wdata_r1[20]
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.915    -0.236    u_confreg/timer_clk
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/C
                         clock pessimism             -0.242    -0.478    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.064    -0.414    u_confreg/conf_wdata_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.641    -0.478    u_confreg/timer_clk
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.258    u_confreg/conf_wdata_r1[8]
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.915    -0.236    u_confreg/timer_clk
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.242    -0.478    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.064    -0.414    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.644    -0.475    u_confreg/timer_clk
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_confreg/conf_wdata_r1_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.255    u_confreg/conf_wdata_r1[19]
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    u_confreg/timer_clk
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/C
                         clock pessimism             -0.243    -0.475    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.064    -0.411    u_confreg/conf_wdata_r2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.644    -0.475    u_confreg/timer_clk
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.255    u_confreg/conf_wdata_r1[22]
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    u_confreg/timer_clk
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.243    -0.475    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.064    -0.411    u_confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.644    -0.475    u_confreg/timer_clk
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.255    u_confreg/conf_wdata_r1[7]
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    u_confreg/timer_clk
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.243    -0.475    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.064    -0.411    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.644    -0.475    u_confreg/timer_clk
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.255    u_confreg/conf_wdata_r1[9]
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    u_confreg/timer_clk
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism             -0.243    -0.475    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.064    -0.411    u_confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.641    -0.478    u_confreg/timer_clk
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.258    u_confreg/conf_wdata_r1[11]
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.915    -0.236    u_confreg/timer_clk
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.242    -0.478    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.060    -0.418    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.644    -0.475    u_confreg/timer_clk
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.056    -0.255    u_confreg/conf_wdata_r1[13]
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    u_confreg/timer_clk
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.243    -0.475    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.060    -0.415    u_confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.644    -0.475    u_confreg/timer_clk
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  u_confreg/conf_wdata_r1_reg[16]/Q
                         net (fo=1, routed)           0.056    -0.255    u_confreg/conf_wdata_r1[16]
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    u_confreg/timer_clk
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/C
                         clock pessimism             -0.243    -0.475    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.060    -0.415    u_confreg/conf_wdata_r2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.641    -0.478    u_confreg/timer_clk
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.258    u_confreg/conf_wdata_r1[17]
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.915    -0.236    u_confreg/timer_clk
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.242    -0.478    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.053    -0.425    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y84    u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X56Y89    u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X66Y87    u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X56Y89    u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y88    u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y90    u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y88    u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y89    u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y84    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y84    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y89    u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y89    u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X66Y87    u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X66Y87    u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y89    u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y89    u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y88    u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y88    u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y84    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y84    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y89    u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y89    u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X66Y87    u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X66Y87    u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y89    u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y89    u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y88    u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y88    u_confreg/conf_wdata_r1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.175ns (27.430%)  route 0.463ns (72.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.917    -0.234    u_confreg/timer_clk
    SLICE_X65Y87         FDRE                                         r  u_confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.175    -0.059 r  u_confreg/timer_reg[9]/Q
                         net (fo=2, routed)           0.463     0.404    u_confreg/timer_reg[9]
    SLICE_X69Y86         FDRE                                         r  u_confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.640    -0.479    u_confreg/cpu_clk
    SLICE_X69Y86         FDRE                                         r  u_confreg/timer_r1_reg[9]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.175ns (29.358%)  route 0.421ns (70.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.917    -0.234    u_confreg/timer_clk
    SLICE_X65Y87         FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.175    -0.059 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.421     0.362    u_confreg/timer_reg[8]
    SLICE_X69Y86         FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.640    -0.479    u_confreg/cpu_clk
    SLICE_X69Y86         FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.175ns (32.083%)  route 0.370ns (67.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.916    -0.235    u_confreg/timer_clk
    SLICE_X65Y85         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.175    -0.060 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.370     0.310    u_confreg/timer_reg[3]
    SLICE_X63Y79         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.638    -0.481    u_confreg/cpu_clk
    SLICE_X63Y79         FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.175ns (33.639%)  route 0.345ns (66.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.916    -0.235    u_confreg/timer_clk
    SLICE_X65Y86         FDRE                                         r  u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.175    -0.060 r  u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.345     0.285    u_confreg/timer_reg[7]
    SLICE_X67Y82         FDRE                                         r  u_confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.638    -0.481    u_confreg/cpu_clk
    SLICE_X67Y82         FDRE                                         r  u_confreg/timer_r1_reg[7]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.175ns (35.063%)  route 0.324ns (64.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.920    -0.231    u_confreg/timer_clk
    SLICE_X65Y90         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.175    -0.056 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.324     0.268    u_confreg/timer_reg[20]
    SLICE_X66Y94         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.644    -0.475    u_confreg/cpu_clk
    SLICE_X66Y94         FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.175ns (35.782%)  route 0.314ns (64.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.916    -0.235    u_confreg/timer_clk
    SLICE_X65Y85         FDRE                                         r  u_confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.175    -0.060 r  u_confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.314     0.254    u_confreg/timer_reg[1]
    SLICE_X64Y80         FDRE                                         r  u_confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.638    -0.481    u_confreg/cpu_clk
    SLICE_X64Y80         FDRE                                         r  u_confreg/timer_r1_reg[1]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.175ns (36.693%)  route 0.302ns (63.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.920    -0.231    u_confreg/timer_clk
    SLICE_X65Y90         FDRE                                         r  u_confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.175    -0.056 r  u_confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.302     0.246    u_confreg/timer_reg[22]
    SLICE_X69Y94         FDRE                                         r  u_confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.644    -0.475    u_confreg/cpu_clk
    SLICE_X69Y94         FDRE                                         r  u_confreg/timer_r1_reg[22]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.175ns (37.419%)  route 0.293ns (62.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.916    -0.235    u_confreg/timer_clk
    SLICE_X65Y86         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.175    -0.060 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           0.293     0.233    u_confreg/timer_reg[6]
    SLICE_X63Y82         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.641    -0.478    u_confreg/cpu_clk
    SLICE_X63Y82         FDRE                                         r  u_confreg/timer_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.175ns (37.830%)  route 0.288ns (62.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.916    -0.235    u_confreg/timer_clk
    SLICE_X65Y86         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.175    -0.060 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.288     0.227    u_confreg/timer_reg[5]
    SLICE_X64Y80         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.638    -0.481    u_confreg/cpu_clk
    SLICE_X64Y80         FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.175ns (37.905%)  route 0.287ns (62.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.916    -0.235    u_confreg/timer_clk
    SLICE_X65Y86         FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.175    -0.060 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.287     0.227    u_confreg/timer_reg[4]
    SLICE_X62Y82         FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.641    -0.478    u_confreg/cpu_clk
    SLICE_X62Y82         FDRE                                         r  u_confreg/timer_r1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.678ns  (logic 0.367ns (54.127%)  route 0.311ns (45.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.134ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.367    -1.395 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.311    -1.084    u_confreg/timer_reg[25]
    SLICE_X67Y91         FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.834    -2.134    u_confreg/cpu_clk
    SLICE_X67Y91         FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.367ns (47.925%)  route 0.399ns (52.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.134ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.367    -1.395 r  u_confreg/timer_reg[27]/Q
                         net (fo=2, routed)           0.399    -0.996    u_confreg/timer_reg[27]
    SLICE_X67Y92         FDRE                                         r  u_confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.834    -2.134    u_confreg/cpu_clk
    SLICE_X67Y92         FDRE                                         r  u_confreg/timer_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.367ns (46.979%)  route 0.414ns (53.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.143ns
    Source Clock Delay      (SCD):    -1.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.699    -1.771    u_confreg/timer_clk
    SLICE_X63Y80         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.367    -1.404 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.414    -0.990    u_confreg/write_timer_begin_r2
    SLICE_X64Y80         FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.825    -2.143    u_confreg/cpu_clk
    SLICE_X64Y80         FDRE                                         r  u_confreg/write_timer_end_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.785ns  (logic 0.367ns (46.767%)  route 0.418ns (53.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.367    -1.395 r  u_confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.418    -0.977    u_confreg/timer_reg[24]
    SLICE_X62Y93         FDRE                                         r  u_confreg/timer_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.838    -2.130    u_confreg/cpu_clk
    SLICE_X62Y93         FDRE                                         r  u_confreg/timer_r1_reg[24]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.797ns  (logic 0.367ns (46.025%)  route 0.430ns (53.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.139ns
    Source Clock Delay      (SCD):    -1.766ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.704    -1.766    u_confreg/timer_clk
    SLICE_X65Y85         FDRE                                         r  u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.367    -1.399 r  u_confreg/timer_reg[0]/Q
                         net (fo=3, routed)           0.430    -0.969    u_confreg/timer_reg[0]
    SLICE_X62Y82         FDRE                                         r  u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.829    -2.139    u_confreg/cpu_clk
    SLICE_X62Y82         FDRE                                         r  u_confreg/timer_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.808ns  (logic 0.367ns (45.433%)  route 0.441ns (54.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.134ns
    Source Clock Delay      (SCD):    -1.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.707    -1.763    u_confreg/timer_clk
    SLICE_X65Y89         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.367    -1.396 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.441    -0.955    u_confreg/timer_reg[18]
    SLICE_X67Y92         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.834    -2.134    u_confreg/cpu_clk
    SLICE_X67Y92         FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.367ns (45.043%)  route 0.448ns (54.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.367    -1.395 r  u_confreg/timer_reg[26]/Q
                         net (fo=2, routed)           0.448    -0.947    u_confreg/timer_reg[26]
    SLICE_X66Y94         FDRE                                         r  u_confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.835    -2.133    u_confreg/cpu_clk
    SLICE_X66Y94         FDRE                                         r  u_confreg/timer_r1_reg[26]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.832ns  (logic 0.367ns (44.094%)  route 0.465ns (55.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.134ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.367    -1.395 r  u_confreg/timer_reg[31]/Q
                         net (fo=2, routed)           0.465    -0.930    u_confreg/timer_reg[31]
    SLICE_X67Y92         FDRE                                         r  u_confreg/timer_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.834    -2.134    u_confreg/cpu_clk
    SLICE_X67Y92         FDRE                                         r  u_confreg/timer_r1_reg[31]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.838ns  (logic 0.367ns (43.819%)  route 0.471ns (56.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.367    -1.395 r  u_confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.471    -0.924    u_confreg/timer_reg[30]
    SLICE_X62Y93         FDRE                                         r  u_confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.838    -2.130    u_confreg/cpu_clk
    SLICE_X62Y93         FDRE                                         r  u_confreg/timer_r1_reg[30]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.873ns  (logic 0.367ns (42.029%)  route 0.506ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.136ns
    Source Clock Delay      (SCD):    -1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.706    -1.764    u_confreg/timer_clk
    SLICE_X65Y88         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.397 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.506    -0.891    u_confreg/timer_reg[13]
    SLICE_X67Y88         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.832    -2.136    u_confreg/cpu_clk
    SLICE_X67Y88         FDRE                                         r  u_confreg/timer_r1_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.350ns  (logic 0.576ns (9.071%)  route 5.774ns (90.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        2.001    -1.967    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.456    -1.511 f  cpu_resetn_reg/Q
                         net (fo=415, routed)         3.976     2.465    u_cpu/d_cache/lfsr/cpu_resetn
    SLICE_X67Y84         LUT1 (Prop_lut1_I0_O)        0.120     2.585 r  u_cpu/d_cache/lfsr/if_pc[31]_i_1/O
                         net (fo=1482, routed)        1.798     4.383    u_confreg/FSM_onehot_state_reg[5]_0
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.350ns  (logic 0.576ns (9.071%)  route 5.774ns (90.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        2.001    -1.967    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.456    -1.511 f  cpu_resetn_reg/Q
                         net (fo=415, routed)         3.976     2.465    u_cpu/d_cache/lfsr/cpu_resetn
    SLICE_X67Y84         LUT1 (Prop_lut1_I0_O)        0.120     2.585 r  u_cpu/d_cache/lfsr/if_pc[31]_i_1/O
                         net (fo=1482, routed)        1.798     4.383    u_confreg/FSM_onehot_state_reg[5]_0
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.350ns  (logic 0.576ns (9.071%)  route 5.774ns (90.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        2.001    -1.967    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.456    -1.511 f  cpu_resetn_reg/Q
                         net (fo=415, routed)         3.976     2.465    u_cpu/d_cache/lfsr/cpu_resetn
    SLICE_X67Y84         LUT1 (Prop_lut1_I0_O)        0.120     2.585 r  u_cpu/d_cache/lfsr/if_pc[31]_i_1/O
                         net (fo=1482, routed)        1.798     4.383    u_confreg/FSM_onehot_state_reg[5]_0
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.350ns  (logic 0.576ns (9.071%)  route 5.774ns (90.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        2.001    -1.967    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.456    -1.511 f  cpu_resetn_reg/Q
                         net (fo=415, routed)         3.976     2.465    u_cpu/d_cache/lfsr/cpu_resetn
    SLICE_X67Y84         LUT1 (Prop_lut1_I0_O)        0.120     2.585 r  u_cpu/d_cache/lfsr/if_pc[31]_i_1/O
                         net (fo=1482, routed)        1.798     4.383    u_confreg/FSM_onehot_state_reg[5]_0
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y92         FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.202ns  (logic 0.576ns (9.288%)  route 5.626ns (90.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        2.001    -1.967    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.456    -1.511 f  cpu_resetn_reg/Q
                         net (fo=415, routed)         3.976     2.465    u_cpu/d_cache/lfsr/cpu_resetn
    SLICE_X67Y84         LUT1 (Prop_lut1_I0_O)        0.120     2.585 r  u_cpu/d_cache/lfsr/if_pc[31]_i_1/O
                         net (fo=1482, routed)        1.649     4.235    u_confreg/FSM_onehot_state_reg[5]_0
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[24]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.202ns  (logic 0.576ns (9.288%)  route 5.626ns (90.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        2.001    -1.967    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.456    -1.511 f  cpu_resetn_reg/Q
                         net (fo=415, routed)         3.976     2.465    u_cpu/d_cache/lfsr/cpu_resetn
    SLICE_X67Y84         LUT1 (Prop_lut1_I0_O)        0.120     2.585 r  u_cpu/d_cache/lfsr/if_pc[31]_i_1/O
                         net (fo=1482, routed)        1.649     4.235    u_confreg/FSM_onehot_state_reg[5]_0
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[25]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.202ns  (logic 0.576ns (9.288%)  route 5.626ns (90.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        2.001    -1.967    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.456    -1.511 f  cpu_resetn_reg/Q
                         net (fo=415, routed)         3.976     2.465    u_cpu/d_cache/lfsr/cpu_resetn
    SLICE_X67Y84         LUT1 (Prop_lut1_I0_O)        0.120     2.585 r  u_cpu/d_cache/lfsr/if_pc[31]_i_1/O
                         net (fo=1482, routed)        1.649     4.235    u_confreg/FSM_onehot_state_reg[5]_0
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[26]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.202ns  (logic 0.576ns (9.288%)  route 5.626ns (90.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        2.001    -1.967    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.456    -1.511 f  cpu_resetn_reg/Q
                         net (fo=415, routed)         3.976     2.465    u_cpu/d_cache/lfsr/cpu_resetn
    SLICE_X67Y84         LUT1 (Prop_lut1_I0_O)        0.120     2.585 r  u_cpu/d_cache/lfsr/if_pc[31]_i_1/O
                         net (fo=1482, routed)        1.649     4.235    u_confreg/FSM_onehot_state_reg[5]_0
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.708    -1.762    u_confreg/timer_clk
    SLICE_X65Y91         FDRE                                         r  u_confreg/timer_reg[27]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.044ns  (logic 0.576ns (9.531%)  route 5.468ns (90.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        2.001    -1.967    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.456    -1.511 f  cpu_resetn_reg/Q
                         net (fo=415, routed)         3.976     2.465    u_cpu/d_cache/lfsr/cpu_resetn
    SLICE_X67Y84         LUT1 (Prop_lut1_I0_O)        0.120     2.585 r  u_cpu/d_cache/lfsr/if_pc[31]_i_1/O
                         net (fo=1482, routed)        1.491     4.077    u_confreg/FSM_onehot_state_reg[5]_0
    SLICE_X65Y90         FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.707    -1.763    u_confreg/timer_clk
    SLICE_X65Y90         FDRE                                         r  u_confreg/timer_reg[20]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.044ns  (logic 0.576ns (9.531%)  route 5.468ns (90.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        2.001    -1.967    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.456    -1.511 f  cpu_resetn_reg/Q
                         net (fo=415, routed)         3.976     2.465    u_cpu/d_cache/lfsr/cpu_resetn
    SLICE_X67Y84         LUT1 (Prop_lut1_I0_O)        0.120     2.585 r  u_cpu/d_cache/lfsr/if_pc[31]_i_1/O
                         net (fo=1482, routed)        1.491     4.077    u_confreg/FSM_onehot_state_reg[5]_0
    SLICE_X65Y90         FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.707    -1.763    u_confreg/timer_clk
    SLICE_X65Y90         FDRE                                         r  u_confreg/timer_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.367ns (58.896%)  route 0.256ns (41.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.134ns
    Source Clock Delay      (SCD):    -1.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.707    -1.763    u_confreg/cpu_clk
    SLICE_X63Y88         FDRE                                         r  u_confreg/conf_wdata_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.396 r  u_confreg/conf_wdata_r_reg[9]/Q
                         net (fo=1, routed)           0.256    -1.140    u_confreg/conf_wdata_r_reg_n_0_[9]
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.834    -2.134    u_confreg/timer_clk
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.367ns (58.896%)  route 0.256ns (41.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.708    -1.762    u_confreg/cpu_clk
    SLICE_X63Y89         FDRE                                         r  u_confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.367    -1.395 r  u_confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.256    -1.139    u_confreg/conf_wdata_r_reg_n_0_[22]
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.835    -2.133    u_confreg/timer_clk
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.633ns  (logic 0.367ns (57.976%)  route 0.266ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.134ns
    Source Clock Delay      (SCD):    -1.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.707    -1.763    u_confreg/cpu_clk
    SLICE_X63Y88         FDRE                                         r  u_confreg/conf_wdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.396 r  u_confreg/conf_wdata_r_reg[13]/Q
                         net (fo=1, routed)           0.266    -1.130    u_confreg/conf_wdata_r_reg_n_0_[13]
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.834    -2.134    u_confreg/timer_clk
    SLICE_X64Y88         FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.633ns  (logic 0.367ns (57.976%)  route 0.266ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.133ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.708    -1.762    u_confreg/cpu_clk
    SLICE_X63Y89         FDRE                                         r  u_confreg/conf_wdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.367    -1.395 r  u_confreg/conf_wdata_r_reg[16]/Q
                         net (fo=1, routed)           0.266    -1.129    u_confreg/conf_wdata_r_reg_n_0_[16]
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.835    -2.133    u_confreg/timer_clk
    SLICE_X64Y89         FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.127ns
    Source Clock Delay      (SCD):    -1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.712    -1.758    u_confreg/cpu_clk
    SLICE_X59Y90         FDRE                                         r  u_confreg/conf_wdata_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.367    -1.391 r  u_confreg/conf_wdata_r_reg[23]/Q
                         net (fo=1, routed)           0.272    -1.119    u_confreg/conf_wdata_r_reg_n_0_[23]
    SLICE_X60Y90         FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.841    -2.127    u_confreg/timer_clk
    SLICE_X60Y90         FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.367ns (55.828%)  route 0.290ns (44.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.137ns
    Source Clock Delay      (SCD):    -1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.702    -1.768    u_confreg/cpu_clk
    SLICE_X67Y87         FDRE                                         r  u_confreg/conf_wdata_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.367    -1.401 r  u_confreg/conf_wdata_r_reg[8]/Q
                         net (fo=1, routed)           0.290    -1.111    u_confreg/conf_wdata_r_reg_n_0_[8]
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.831    -2.137    u_confreg/timer_clk
    SLICE_X66Y87         FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.418ns (60.230%)  route 0.276ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.131ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.708    -1.762    u_confreg/cpu_clk
    SLICE_X62Y90         FDRE                                         r  u_confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    -1.344 r  u_confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.276    -1.068    u_confreg/conf_wdata_r_reg_n_0_[27]
    SLICE_X62Y91         FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.837    -2.131    u_confreg/timer_clk
    SLICE_X62Y91         FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.418ns (60.230%)  route 0.276ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.708    -1.762    u_confreg/cpu_clk
    SLICE_X56Y84         FDRE                                         r  u_confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.344 r  u_confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.276    -1.068    u_confreg/conf_wdata_r_reg_n_0_[4]
    SLICE_X56Y85         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.838    -2.130    u_confreg/timer_clk
    SLICE_X56Y85         FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.708    -1.762    u_confreg/cpu_clk
    SLICE_X56Y84         FDRE                                         r  u_confreg/conf_wdata_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.344 r  u_confreg/conf_wdata_r_reg[1]/Q
                         net (fo=1, routed)           0.278    -1.066    u_confreg/conf_wdata_r_reg_n_0_[1]
    SLICE_X57Y85         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.838    -2.130    u_confreg/timer_clk
    SLICE_X57Y85         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.131ns
    Source Clock Delay      (SCD):    -1.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.708    -1.762    u_confreg/cpu_clk
    SLICE_X62Y90         FDRE                                         r  u_confreg/conf_wdata_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    -1.344 r  u_confreg/conf_wdata_r_reg[24]/Q
                         net (fo=1, routed)           0.278    -1.066    u_confreg/conf_wdata_r_reg_n_0_[24]
    SLICE_X63Y91         FDRE                                         r  u_confreg/conf_wdata_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.837    -2.131    u_confreg/timer_clk
    SLICE_X63Y91         FDRE                                         r  u_confreg/conf_wdata_r1_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.029ns (1.904%)  route 1.494ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    AC19                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     5.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     6.061    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.851     3.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.611     3.820    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.849 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.884     4.733    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 0.091ns (2.591%)  route 3.420ns (97.409%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.665    -1.805    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay           887 Endpoints
Min Delay           887 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/led_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.959ns  (logic 4.019ns (33.609%)  route 7.940ns (66.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.823    -2.145    u_confreg/cpu_clk
    SLICE_X68Y80         FDRE                                         r  u_confreg/led_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDRE (Prop_fdre_C_Q)         0.518    -1.627 r  u_confreg/led_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           7.940     6.313    lopt_13
    J8                   OBUF (Prop_obuf_I_O)         3.501     9.814 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.814    led[7]
    J8                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.914ns  (logic 4.061ns (34.089%)  route 7.853ns (65.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.826    -2.142    u_confreg/cpu_clk
    SLICE_X62Y80         FDRE                                         r  u_confreg/led_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518    -1.624 r  u_confreg/led_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           7.853     6.229    lopt_10
    G9                   OBUF (Prop_obuf_I_O)         3.543     9.772 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.772    led[4]
    G9                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.895ns  (logic 4.198ns (35.287%)  route 7.698ns (64.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.832    -2.136    u_confreg/cpu_clk
    SLICE_X72Y94         FDRE                                         r  u_confreg/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_fdre_C_Q)         0.478    -1.658 r  u_confreg/num_a_g_reg[1]/Q
                         net (fo=1, routed)           7.698     6.040    num_a_g_OBUF[1]
    E6                   OBUF (Prop_obuf_I_O)         3.720     9.760 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.760    num_a_g[1]
    E6                                                                r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.777ns  (logic 4.041ns (34.316%)  route 7.736ns (65.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.833    -2.135    u_confreg/cpu_clk
    SLICE_X64Y87         FDRE                                         r  u_confreg/led_data_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.518    -1.617 r  u_confreg/led_data_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           7.736     6.119    lopt_14
    H8                   OBUF (Prop_obuf_I_O)         3.523     9.642 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.642    led[8]
    H8                                                                r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 3.983ns (35.551%)  route 7.220ns (64.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.829    -2.139    u_confreg/cpu_clk
    SLICE_X75Y99         FDRE                                         r  u_confreg/led_rg0_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.683 r  u_confreg/led_rg0_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           7.220     5.537    lopt_16
    G7                   OBUF (Prop_obuf_I_O)         3.527     9.064 r  led_rg0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.064    led_rg0[0]
    G7                                                                r  led_rg0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.190ns  (logic 4.121ns (36.825%)  route 7.069ns (63.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.832    -2.136    u_confreg/cpu_clk
    SLICE_X64Y85         FDRE                                         r  u_confreg/led_data_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518    -1.618 r  u_confreg/led_data_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           7.069     5.452    lopt_2
    A4                   OBUF (Prop_obuf_I_O)         3.603     9.054 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.054    led[11]
    A4                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.188ns  (logic 4.279ns (38.246%)  route 6.909ns (61.754%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.828    -2.140    u_confreg/cpu_clk
    SLICE_X64Y82         FDRE                                         r  u_confreg/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.478    -1.662 r  u_confreg/FSM_onehot_state_reg[5]/Q
                         net (fo=19, routed)          1.243    -0.419    u_confreg/p_1_in12_in
    SLICE_X70Y83         LUT3 (Prop_lut3_I1_O)        0.301    -0.118 r  u_confreg/btn_key_col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.666     5.548    btn_key_col_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         3.500     9.048 r  btn_key_col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.048    btn_key_col[1]
    V9                                                                r  btn_key_col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.182ns  (logic 3.987ns (35.653%)  route 7.196ns (64.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.833    -2.135    u_confreg/cpu_clk
    SLICE_X67Y89         FDRE                                         r  u_confreg/led_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  u_confreg/led_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           7.196     5.517    lopt_1
    F7                   OBUF (Prop_obuf_I_O)         3.531     9.048 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.048    led[10]
    F7                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.136ns  (logic 4.046ns (36.333%)  route 7.090ns (63.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.833    -2.135    u_confreg/cpu_clk
    SLICE_X67Y89         FDRE                                         r  u_confreg/led_data_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.679 r  u_confreg/led_data_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           7.090     5.411    lopt_3
    A5                   OBUF (Prop_obuf_I_O)         3.590     9.001 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.001    led[12]
    A5                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.071ns  (logic 4.014ns (36.259%)  route 7.057ns (63.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.817    -2.151    u_confreg/cpu_clk
    SLICE_X78Y95         FDRE                                         r  u_confreg/led_rg1_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.695 r  u_confreg/led_rg1_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           7.057     5.362    lopt_19
    D6                   OBUF (Prop_obuf_I_O)         3.558     8.921 r  led_rg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.921    led_rg1[1]
    D6                                                                r  led_rg1[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][37]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.979ns  (logic 0.692ns (70.706%)  route 0.287ns (29.294%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.719    -1.751    u_cpu/u_exe_stage/cpu_clk
    SLICE_X124Y76        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y76        FDRE (Prop_fdre_C_Q)         0.418    -1.333 r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/Q
                         net (fo=97, routed)          0.287    -1.046    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]_i_1_1
    SLICE_X123Y76        LUT5 (Prop_lut5_I3_O)        0.100    -0.946 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_4/O
                         net (fo=1, routed)           0.000    -0.946    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_4_n_0
    SLICE_X123Y76        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.772 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.772    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_1_n_6
    SLICE_X123Y76        LDCE                                         r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][36]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.083ns  (logic 0.707ns (65.297%)  route 0.376ns (34.703%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.719    -1.751    u_cpu/u_exe_stage/cpu_clk
    SLICE_X124Y76        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y76        FDRE (Prop_fdre_C_Q)         0.418    -1.333 r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/Q
                         net (fo=97, routed)          0.376    -0.957    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]_i_1_1
    SLICE_X123Y76        LUT5 (Prop_lut5_I3_O)        0.100    -0.857 r  u_cpu/u_exe_stage/u_mul/gfor[36].ui/OutX/O
                         net (fo=1, routed)           0.000    -0.857    u_cpu/u_exe_stage/u_mul/BoothRes[2]_5[36]
    SLICE_X123Y76        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -0.668 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.668    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_1_n_7
    SLICE_X123Y76        LDCE                                         r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/exe_data_reg[82]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.219ns  (logic 0.707ns (57.979%)  route 0.512ns (42.021%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.717    -1.753    u_cpu/u_exe_stage/cpu_clk
    SLICE_X124Y75        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[82]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y75        FDRE (Prop_fdre_C_Q)         0.418    -1.335 r  u_cpu/u_exe_stage/exe_data_reg[82]_rep__0/Q
                         net (fo=124, routed)         0.512    -0.823    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][63]_i_1_0
    SLICE_X123Y76        LUT5 (Prop_lut5_I4_O)        0.100    -0.723 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_2/O
                         net (fo=1, routed)           0.000    -0.723    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_2_n_0
    SLICE_X123Y76        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -0.534 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.534    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_1_n_4
    SLICE_X123Y76        LDCE                                         r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/exe_data_reg[82]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][38]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.707ns (57.931%)  route 0.513ns (42.069%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.717    -1.753    u_cpu/u_exe_stage/cpu_clk
    SLICE_X124Y75        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[82]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y75        FDRE (Prop_fdre_C_Q)         0.418    -1.335 r  u_cpu/u_exe_stage/exe_data_reg[82]_rep__0/Q
                         net (fo=124, routed)         0.513    -0.822    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][63]_i_1_0
    SLICE_X123Y76        LUT5 (Prop_lut5_I4_O)        0.100    -0.722 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_3/O
                         net (fo=1, routed)           0.000    -0.722    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_3_n_0
    SLICE_X123Y76        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -0.533 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.533    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_1_n_5
    SLICE_X123Y76        LDCE                                         r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/exe_data_reg[87]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.324ns  (logic 0.641ns (48.408%)  route 0.683ns (51.592%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.728    -1.742    u_cpu/u_exe_stage/cpu_clk
    SLICE_X121Y64        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[87]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y64        FDRE (Prop_fdre_C_Q)         0.367    -1.375 r  u_cpu/u_exe_stage/exe_data_reg[87]_rep/Q
                         net (fo=66, routed)          0.683    -0.692    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][35]_i_1_0
    SLICE_X123Y68        LUT5 (Prop_lut5_I2_O)        0.100    -0.592 r  u_cpu/u_exe_stage/u_mul/gfor[5].ui/OutX__0/O
                         net (fo=1, routed)           0.000    -0.592    u_cpu/u_exe_stage/u_mul/BoothRes[2]_5[5]
    SLICE_X123Y68        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.418 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.418    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][7]_i_1_n_6
    SLICE_X123Y68        LDCE                                         r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.354ns  (logic 0.707ns (52.229%)  route 0.647ns (47.771%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.719    -1.751    u_cpu/u_exe_stage/cpu_clk
    SLICE_X124Y76        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y76        FDRE (Prop_fdre_C_Q)         0.418    -1.333 r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/Q
                         net (fo=97, routed)          0.647    -0.686    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]_i_1_1
    SLICE_X123Y77        LUT5 (Prop_lut5_I3_O)        0.100    -0.586 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_2/O
                         net (fo=1, routed)           0.000    -0.586    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_2_n_0
    SLICE_X123Y77        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -0.397 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.397    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_1_n_4
    SLICE_X123Y77        LDCE                                         r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][42]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.355ns  (logic 0.707ns (52.191%)  route 0.648ns (47.809%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.719    -1.751    u_cpu/u_exe_stage/cpu_clk
    SLICE_X124Y76        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y76        FDRE (Prop_fdre_C_Q)         0.418    -1.333 r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/Q
                         net (fo=97, routed)          0.648    -0.685    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]_i_1_1
    SLICE_X123Y77        LUT5 (Prop_lut5_I3_O)        0.100    -0.585 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_3/O
                         net (fo=1, routed)           0.000    -0.585    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_3_n_0
    SLICE_X123Y77        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -0.396 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.396    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_1_n_5
    SLICE_X123Y77        LDCE                                         r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][40]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.374ns  (logic 1.087ns (79.129%)  route 0.287ns (20.871%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.719    -1.751    u_cpu/u_exe_stage/cpu_clk
    SLICE_X124Y76        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y76        FDRE (Prop_fdre_C_Q)         0.418    -1.333 r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/Q
                         net (fo=97, routed)          0.287    -1.046    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]_i_1_1
    SLICE_X123Y76        LUT5 (Prop_lut5_I3_O)        0.100    -0.946 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_4/O
                         net (fo=1, routed)           0.000    -0.946    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_4_n_0
    SLICE_X123Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419    -0.527 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.527    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]_i_1_n_0
    SLICE_X123Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150    -0.377 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.377    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_1_n_7
    SLICE_X123Y77        LDCE                                         r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][41]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.393ns  (logic 0.692ns (49.688%)  route 0.701ns (50.312%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.719    -1.751    u_cpu/u_exe_stage/cpu_clk
    SLICE_X124Y76        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y76        FDRE (Prop_fdre_C_Q)         0.418    -1.333 r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/Q
                         net (fo=97, routed)          0.701    -0.632    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]_i_1_1
    SLICE_X123Y77        LUT5 (Prop_lut5_I3_O)        0.100    -0.532 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_4/O
                         net (fo=1, routed)           0.000    -0.532    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_4_n_0
    SLICE_X123Y77        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.358 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.358    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]_i_1_n_6
    SLICE_X123Y77        LDCE                                         r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][35]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.707ns (49.467%)  route 0.722ns (50.533%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.719    -1.751    u_cpu/u_exe_stage/cpu_clk
    SLICE_X124Y76        FDRE                                         r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y76        FDRE (Prop_fdre_C_Q)         0.418    -1.333 r  u_cpu/u_exe_stage/exe_data_reg[147]_rep__0/Q
                         net (fo=97, routed)          0.722    -0.611    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]_i_1_1
    SLICE_X123Y75        LUT5 (Prop_lut5_I3_O)        0.100    -0.511 r  u_cpu/u_exe_stage/u_mul/gfor[35].ui/OutX/O
                         net (fo=1, routed)           0.000    -0.511    u_cpu/u_exe_stage/u_mul/BoothRes[2]_5[35]
    SLICE_X123Y75        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -0.322 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][35]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.322    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][35]_i_1_n_4
    SLICE_X123Y75        LDCE                                         r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][35]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay           670 Endpoints
Min Delay           670 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.342ns  (logic 7.976ns (24.662%)  route 24.366ns (75.338%))
  Logic Levels:           39  (CARRY4=6 LDCE=1 LUT3=5 LUT4=1 LUT5=6 LUT6=19 MUXF7=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
    SLICE_X111Y100       LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q
                         net (fo=3, routed)           1.197     1.756    u_cpu/u_exe_stage/u_mul/fir4/i__i_2__3_0[15]
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.150     1.906 r  u_cpu/u_exe_stage/u_mul/fir4/i__i_21__1/O
                         net (fo=2, routed)           1.597     3.503    u_cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[15]
    SLICE_X134Y90        LUT5 (Prop_lut5_I4_O)        0.326     3.829 r  u_cpu/u_exe_stage/u_mul/sec3/i__i_17__0/O
                         net (fo=2, routed)           0.817     4.646    u_cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[20]
    SLICE_X132Y89        LUT3 (Prop_lut3_I2_O)        0.124     4.770 r  u_cpu/u_exe_stage/u_mul/thi2/i__i_10__0/O
                         net (fo=2, routed)           1.153     5.923    u_cpu/u_exe_stage/u_mul/thiSig[1]_41[37]
    SLICE_X120Y89        LUT5 (Prop_lut5_I4_O)        0.146     6.069 r  u_cpu/u_exe_stage/u_mul/i__i_3__10/O
                         net (fo=3, routed)           1.037     7.106    u_cpu/u_exe_stage/u_mul/fif1/forC[1]_1[11]
    SLICE_X116Y89        LUT3 (Prop_lut3_I2_O)        0.328     7.434 r  u_cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__29/i_/O
                         net (fo=2, routed)           0.867     8.301    u_cpu/u_exe_stage/u_mul/six1/fifSig[11]
    SLICE_X116Y88        LUT5 (Prop_lut5_I4_O)        0.150     8.451 r  u_cpu/u_exe_stage/u_mul/six1/Carry0_inferred__33/i_/O
                         net (fo=2, routed)           1.092     9.543    u_cpu/u_exe_stage/u_mul/SOut[38]
    SLICE_X117Y88        LUT6 (Prop_lut6_I3_O)        0.348     9.891 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16/O
                         net (fo=1, routed)           0.000     9.891    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16_n_0
    SLICE_X117Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.289 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.289    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4_n_0
    SLICE_X117Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 f  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_4/O[2]
                         net (fo=1, routed)           1.332    11.860    u_cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X118Y81        LUT5 (Prop_lut5_I0_O)        0.302    12.162 f  u_cpu/u_exe_stage/u_mul/mem_data[152]_i_3/O
                         net (fo=1, routed)           1.478    13.640    u_cpu/u_exe_stage/u_div/mem_data_reg[152]
    SLICE_X124Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.764 f  u_cpu/u_exe_stage/u_div/mem_data[152]_i_1/O
                         net (fo=3, routed)           1.727    15.491    u_cpu/u_mem_stage/exe_to_id_bus[10]
    SLICE_X102Y71        LUT5 (Prop_lut5_I3_O)        0.124    15.615 r  u_cpu/u_mem_stage/exe_data[126]_i_3/O
                         net (fo=3, routed)           0.480    16.095    u_cpu/u_id_stage/exe_data_reg[126]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.124    16.219 r  u_cpu/u_id_stage/exe_data[126]_i_2/O
                         net (fo=3, routed)           0.758    16.977    u_cpu/u_id_stage/exe_data[126]_i_2_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124    17.101 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22/O
                         net (fo=1, routed)           0.000    17.101    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.477 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.477    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.594 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.594    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.823 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    18.470    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    18.780 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    19.187    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.311 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    19.636    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.760 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    20.279    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    20.403 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    20.977    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    21.101 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    21.508    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    21.632 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    21.632    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    21.844 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    22.825    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    23.124 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    23.124    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.694 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    24.122    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    24.435 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    25.382    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    25.908    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    26.032 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    26.875    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    26.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    27.756    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    27.880 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    28.445    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.569 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    28.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    29.639    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    29.763 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    30.051    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    30.175 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    30.816    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    30.940 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    31.233    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    31.357 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.861    32.218    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X126Y67        LUT6 (Prop_lut6_I4_O)        0.124    32.342 r  u_cpu/u_tlb/requestBuffer_tag[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.342    u_cpu/i_cache/inst_sram_addr[17]
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.726    -1.744    u_cpu/i_cache/cpu_clk
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[5]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.306ns  (logic 7.976ns (24.689%)  route 24.330ns (75.311%))
  Logic Levels:           39  (CARRY4=6 LDCE=1 LUT3=5 LUT4=1 LUT5=6 LUT6=19 MUXF7=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
    SLICE_X111Y100       LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q
                         net (fo=3, routed)           1.197     1.756    u_cpu/u_exe_stage/u_mul/fir4/i__i_2__3_0[15]
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.150     1.906 r  u_cpu/u_exe_stage/u_mul/fir4/i__i_21__1/O
                         net (fo=2, routed)           1.597     3.503    u_cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[15]
    SLICE_X134Y90        LUT5 (Prop_lut5_I4_O)        0.326     3.829 r  u_cpu/u_exe_stage/u_mul/sec3/i__i_17__0/O
                         net (fo=2, routed)           0.817     4.646    u_cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[20]
    SLICE_X132Y89        LUT3 (Prop_lut3_I2_O)        0.124     4.770 r  u_cpu/u_exe_stage/u_mul/thi2/i__i_10__0/O
                         net (fo=2, routed)           1.153     5.923    u_cpu/u_exe_stage/u_mul/thiSig[1]_41[37]
    SLICE_X120Y89        LUT5 (Prop_lut5_I4_O)        0.146     6.069 r  u_cpu/u_exe_stage/u_mul/i__i_3__10/O
                         net (fo=3, routed)           1.037     7.106    u_cpu/u_exe_stage/u_mul/fif1/forC[1]_1[11]
    SLICE_X116Y89        LUT3 (Prop_lut3_I2_O)        0.328     7.434 r  u_cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__29/i_/O
                         net (fo=2, routed)           0.867     8.301    u_cpu/u_exe_stage/u_mul/six1/fifSig[11]
    SLICE_X116Y88        LUT5 (Prop_lut5_I4_O)        0.150     8.451 r  u_cpu/u_exe_stage/u_mul/six1/Carry0_inferred__33/i_/O
                         net (fo=2, routed)           1.092     9.543    u_cpu/u_exe_stage/u_mul/SOut[38]
    SLICE_X117Y88        LUT6 (Prop_lut6_I3_O)        0.348     9.891 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16/O
                         net (fo=1, routed)           0.000     9.891    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16_n_0
    SLICE_X117Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.289 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.289    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4_n_0
    SLICE_X117Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 f  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_4/O[2]
                         net (fo=1, routed)           1.332    11.860    u_cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X118Y81        LUT5 (Prop_lut5_I0_O)        0.302    12.162 f  u_cpu/u_exe_stage/u_mul/mem_data[152]_i_3/O
                         net (fo=1, routed)           1.478    13.640    u_cpu/u_exe_stage/u_div/mem_data_reg[152]
    SLICE_X124Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.764 f  u_cpu/u_exe_stage/u_div/mem_data[152]_i_1/O
                         net (fo=3, routed)           1.727    15.491    u_cpu/u_mem_stage/exe_to_id_bus[10]
    SLICE_X102Y71        LUT5 (Prop_lut5_I3_O)        0.124    15.615 r  u_cpu/u_mem_stage/exe_data[126]_i_3/O
                         net (fo=3, routed)           0.480    16.095    u_cpu/u_id_stage/exe_data_reg[126]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.124    16.219 r  u_cpu/u_id_stage/exe_data[126]_i_2/O
                         net (fo=3, routed)           0.758    16.977    u_cpu/u_id_stage/exe_data[126]_i_2_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124    17.101 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22/O
                         net (fo=1, routed)           0.000    17.101    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.477 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.477    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.594 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.594    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.823 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    18.470    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    18.780 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    19.187    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.311 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    19.636    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.760 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    20.279    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    20.403 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    20.977    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    21.101 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    21.508    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    21.632 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    21.632    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    21.844 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    22.825    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    23.124 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    23.124    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.694 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    24.122    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    24.435 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    25.382    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    25.908    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    26.032 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    26.875    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    26.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    27.756    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    27.880 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    28.445    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.569 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    28.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    29.639    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    29.763 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    30.051    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    30.175 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    30.816    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    30.940 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    31.233    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    31.357 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.636    31.993    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I4_O)        0.124    32.117 r  u_cpu/u_tlb/requestBuffer_tag[2]_i_1_comp/O
                         net (fo=1, routed)           0.190    32.306    u_cpu/i_cache/inst_sram_addr[14]
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.726    -1.744    u_cpu/i_cache/cpu_clk
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[2]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.140ns  (logic 7.976ns (24.816%)  route 24.164ns (75.184%))
  Logic Levels:           39  (CARRY4=6 LDCE=1 LUT3=5 LUT4=1 LUT5=6 LUT6=19 MUXF7=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
    SLICE_X111Y100       LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q
                         net (fo=3, routed)           1.197     1.756    u_cpu/u_exe_stage/u_mul/fir4/i__i_2__3_0[15]
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.150     1.906 r  u_cpu/u_exe_stage/u_mul/fir4/i__i_21__1/O
                         net (fo=2, routed)           1.597     3.503    u_cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[15]
    SLICE_X134Y90        LUT5 (Prop_lut5_I4_O)        0.326     3.829 r  u_cpu/u_exe_stage/u_mul/sec3/i__i_17__0/O
                         net (fo=2, routed)           0.817     4.646    u_cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[20]
    SLICE_X132Y89        LUT3 (Prop_lut3_I2_O)        0.124     4.770 r  u_cpu/u_exe_stage/u_mul/thi2/i__i_10__0/O
                         net (fo=2, routed)           1.153     5.923    u_cpu/u_exe_stage/u_mul/thiSig[1]_41[37]
    SLICE_X120Y89        LUT5 (Prop_lut5_I4_O)        0.146     6.069 r  u_cpu/u_exe_stage/u_mul/i__i_3__10/O
                         net (fo=3, routed)           1.037     7.106    u_cpu/u_exe_stage/u_mul/fif1/forC[1]_1[11]
    SLICE_X116Y89        LUT3 (Prop_lut3_I2_O)        0.328     7.434 r  u_cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__29/i_/O
                         net (fo=2, routed)           0.867     8.301    u_cpu/u_exe_stage/u_mul/six1/fifSig[11]
    SLICE_X116Y88        LUT5 (Prop_lut5_I4_O)        0.150     8.451 r  u_cpu/u_exe_stage/u_mul/six1/Carry0_inferred__33/i_/O
                         net (fo=2, routed)           1.092     9.543    u_cpu/u_exe_stage/u_mul/SOut[38]
    SLICE_X117Y88        LUT6 (Prop_lut6_I3_O)        0.348     9.891 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16/O
                         net (fo=1, routed)           0.000     9.891    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16_n_0
    SLICE_X117Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.289 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.289    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4_n_0
    SLICE_X117Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 f  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_4/O[2]
                         net (fo=1, routed)           1.332    11.860    u_cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X118Y81        LUT5 (Prop_lut5_I0_O)        0.302    12.162 f  u_cpu/u_exe_stage/u_mul/mem_data[152]_i_3/O
                         net (fo=1, routed)           1.478    13.640    u_cpu/u_exe_stage/u_div/mem_data_reg[152]
    SLICE_X124Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.764 f  u_cpu/u_exe_stage/u_div/mem_data[152]_i_1/O
                         net (fo=3, routed)           1.727    15.491    u_cpu/u_mem_stage/exe_to_id_bus[10]
    SLICE_X102Y71        LUT5 (Prop_lut5_I3_O)        0.124    15.615 r  u_cpu/u_mem_stage/exe_data[126]_i_3/O
                         net (fo=3, routed)           0.480    16.095    u_cpu/u_id_stage/exe_data_reg[126]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.124    16.219 r  u_cpu/u_id_stage/exe_data[126]_i_2/O
                         net (fo=3, routed)           0.758    16.977    u_cpu/u_id_stage/exe_data[126]_i_2_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124    17.101 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22/O
                         net (fo=1, routed)           0.000    17.101    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.477 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.477    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.594 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.594    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.823 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    18.470    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    18.780 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    19.187    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.311 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    19.636    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.760 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    20.279    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    20.403 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    20.977    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    21.101 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    21.508    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    21.632 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    21.632    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    21.844 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    22.825    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    23.124 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    23.124    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.694 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    24.122    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    24.435 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    25.382    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    25.908    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    26.032 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    26.875    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    26.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    27.756    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    27.880 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    28.445    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.569 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    28.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    29.639    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    29.763 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    30.051    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    30.175 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    30.816    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    30.940 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    31.233    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    31.357 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.467    31.824    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I4_O)        0.124    31.948 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_1_comp/O
                         net (fo=1, routed)           0.193    32.140    u_cpu/i_cache/inst_sram_addr[20]
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.726    -1.744    u_cpu/i_cache/cpu_clk
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[8]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.103ns  (logic 8.100ns (25.232%)  route 24.003ns (74.768%))
  Logic Levels:           40  (CARRY4=6 LDCE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=6 LUT6=19 MUXF7=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
    SLICE_X111Y100       LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q
                         net (fo=3, routed)           1.197     1.756    u_cpu/u_exe_stage/u_mul/fir4/i__i_2__3_0[15]
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.150     1.906 r  u_cpu/u_exe_stage/u_mul/fir4/i__i_21__1/O
                         net (fo=2, routed)           1.597     3.503    u_cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[15]
    SLICE_X134Y90        LUT5 (Prop_lut5_I4_O)        0.326     3.829 r  u_cpu/u_exe_stage/u_mul/sec3/i__i_17__0/O
                         net (fo=2, routed)           0.817     4.646    u_cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[20]
    SLICE_X132Y89        LUT3 (Prop_lut3_I2_O)        0.124     4.770 r  u_cpu/u_exe_stage/u_mul/thi2/i__i_10__0/O
                         net (fo=2, routed)           1.153     5.923    u_cpu/u_exe_stage/u_mul/thiSig[1]_41[37]
    SLICE_X120Y89        LUT5 (Prop_lut5_I4_O)        0.146     6.069 r  u_cpu/u_exe_stage/u_mul/i__i_3__10/O
                         net (fo=3, routed)           1.037     7.106    u_cpu/u_exe_stage/u_mul/fif1/forC[1]_1[11]
    SLICE_X116Y89        LUT3 (Prop_lut3_I2_O)        0.328     7.434 r  u_cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__29/i_/O
                         net (fo=2, routed)           0.867     8.301    u_cpu/u_exe_stage/u_mul/six1/fifSig[11]
    SLICE_X116Y88        LUT5 (Prop_lut5_I4_O)        0.150     8.451 r  u_cpu/u_exe_stage/u_mul/six1/Carry0_inferred__33/i_/O
                         net (fo=2, routed)           1.092     9.543    u_cpu/u_exe_stage/u_mul/SOut[38]
    SLICE_X117Y88        LUT6 (Prop_lut6_I3_O)        0.348     9.891 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16/O
                         net (fo=1, routed)           0.000     9.891    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16_n_0
    SLICE_X117Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.289 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.289    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4_n_0
    SLICE_X117Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 f  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_4/O[2]
                         net (fo=1, routed)           1.332    11.860    u_cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X118Y81        LUT5 (Prop_lut5_I0_O)        0.302    12.162 f  u_cpu/u_exe_stage/u_mul/mem_data[152]_i_3/O
                         net (fo=1, routed)           1.478    13.640    u_cpu/u_exe_stage/u_div/mem_data_reg[152]
    SLICE_X124Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.764 f  u_cpu/u_exe_stage/u_div/mem_data[152]_i_1/O
                         net (fo=3, routed)           1.727    15.491    u_cpu/u_mem_stage/exe_to_id_bus[10]
    SLICE_X102Y71        LUT5 (Prop_lut5_I3_O)        0.124    15.615 r  u_cpu/u_mem_stage/exe_data[126]_i_3/O
                         net (fo=3, routed)           0.480    16.095    u_cpu/u_id_stage/exe_data_reg[126]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.124    16.219 r  u_cpu/u_id_stage/exe_data[126]_i_2/O
                         net (fo=3, routed)           0.758    16.977    u_cpu/u_id_stage/exe_data[126]_i_2_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124    17.101 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22/O
                         net (fo=1, routed)           0.000    17.101    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.477 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.477    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.594 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.594    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.823 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    18.470    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    18.780 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    19.187    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.311 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    19.636    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.760 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    20.279    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    20.403 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    20.977    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    21.101 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    21.508    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    21.632 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    21.632    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    21.844 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    22.825    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    23.124 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    23.124    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.694 f  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    24.122    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    24.435 f  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    25.382    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    25.506 f  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    25.908    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    26.032 r  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    26.875    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    26.999 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    27.756    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    27.880 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    28.445    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.569 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    28.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.999 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    29.639    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    29.763 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    30.051    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    30.175 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    30.816    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    30.940 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    31.233    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    31.357 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.201    31.558    u_cpu/u_csr/requestBuffer_tag_reg[0]
    SLICE_X127Y68        LUT2 (Prop_lut2_I1_O)        0.124    31.682 r  u_cpu/u_csr/requestBuffer_tag[8]_i_6/O
                         net (fo=2, routed)           0.297    31.979    u_cpu/u_tlb/requestBuffer_tag_reg[0]
    SLICE_X125Y68        LUT6 (Prop_lut6_I4_O)        0.124    32.103 r  u_cpu/u_tlb/requestBuffer_tag[3]_i_1/O
                         net (fo=1, routed)           0.000    32.103    u_cpu/i_cache/inst_sram_addr[15]
    SLICE_X125Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.724    -1.746    u_cpu/i_cache/cpu_clk
    SLICE_X125Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[3]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.100ns  (logic 8.100ns (25.234%)  route 24.000ns (74.766%))
  Logic Levels:           40  (CARRY4=6 LDCE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=6 LUT6=19 MUXF7=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
    SLICE_X111Y100       LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q
                         net (fo=3, routed)           1.197     1.756    u_cpu/u_exe_stage/u_mul/fir4/i__i_2__3_0[15]
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.150     1.906 r  u_cpu/u_exe_stage/u_mul/fir4/i__i_21__1/O
                         net (fo=2, routed)           1.597     3.503    u_cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[15]
    SLICE_X134Y90        LUT5 (Prop_lut5_I4_O)        0.326     3.829 r  u_cpu/u_exe_stage/u_mul/sec3/i__i_17__0/O
                         net (fo=2, routed)           0.817     4.646    u_cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[20]
    SLICE_X132Y89        LUT3 (Prop_lut3_I2_O)        0.124     4.770 r  u_cpu/u_exe_stage/u_mul/thi2/i__i_10__0/O
                         net (fo=2, routed)           1.153     5.923    u_cpu/u_exe_stage/u_mul/thiSig[1]_41[37]
    SLICE_X120Y89        LUT5 (Prop_lut5_I4_O)        0.146     6.069 r  u_cpu/u_exe_stage/u_mul/i__i_3__10/O
                         net (fo=3, routed)           1.037     7.106    u_cpu/u_exe_stage/u_mul/fif1/forC[1]_1[11]
    SLICE_X116Y89        LUT3 (Prop_lut3_I2_O)        0.328     7.434 r  u_cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__29/i_/O
                         net (fo=2, routed)           0.867     8.301    u_cpu/u_exe_stage/u_mul/six1/fifSig[11]
    SLICE_X116Y88        LUT5 (Prop_lut5_I4_O)        0.150     8.451 r  u_cpu/u_exe_stage/u_mul/six1/Carry0_inferred__33/i_/O
                         net (fo=2, routed)           1.092     9.543    u_cpu/u_exe_stage/u_mul/SOut[38]
    SLICE_X117Y88        LUT6 (Prop_lut6_I3_O)        0.348     9.891 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16/O
                         net (fo=1, routed)           0.000     9.891    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16_n_0
    SLICE_X117Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.289 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.289    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4_n_0
    SLICE_X117Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 f  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_4/O[2]
                         net (fo=1, routed)           1.332    11.860    u_cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X118Y81        LUT5 (Prop_lut5_I0_O)        0.302    12.162 f  u_cpu/u_exe_stage/u_mul/mem_data[152]_i_3/O
                         net (fo=1, routed)           1.478    13.640    u_cpu/u_exe_stage/u_div/mem_data_reg[152]
    SLICE_X124Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.764 f  u_cpu/u_exe_stage/u_div/mem_data[152]_i_1/O
                         net (fo=3, routed)           1.727    15.491    u_cpu/u_mem_stage/exe_to_id_bus[10]
    SLICE_X102Y71        LUT5 (Prop_lut5_I3_O)        0.124    15.615 r  u_cpu/u_mem_stage/exe_data[126]_i_3/O
                         net (fo=3, routed)           0.480    16.095    u_cpu/u_id_stage/exe_data_reg[126]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.124    16.219 r  u_cpu/u_id_stage/exe_data[126]_i_2/O
                         net (fo=3, routed)           0.758    16.977    u_cpu/u_id_stage/exe_data[126]_i_2_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124    17.101 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22/O
                         net (fo=1, routed)           0.000    17.101    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.477 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.477    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.594 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.594    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.823 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    18.470    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    18.780 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    19.187    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.311 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    19.636    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.760 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    20.279    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    20.403 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    20.977    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    21.101 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    21.508    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    21.632 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    21.632    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    21.844 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    22.825    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    23.124 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    23.124    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.694 f  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    24.122    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    24.435 f  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    25.382    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    25.506 f  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    25.908    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    26.032 r  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    26.875    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    26.999 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    27.756    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    27.880 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    28.445    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.569 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    28.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.999 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    29.639    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    29.763 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    30.051    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    30.175 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    30.816    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    30.940 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    31.233    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    31.357 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.201    31.558    u_cpu/u_csr/requestBuffer_tag_reg[0]
    SLICE_X127Y68        LUT2 (Prop_lut2_I1_O)        0.124    31.682 r  u_cpu/u_csr/requestBuffer_tag[8]_i_6/O
                         net (fo=2, routed)           0.294    31.976    u_cpu/u_tlb/requestBuffer_tag_reg[0]
    SLICE_X125Y68        LUT6 (Prop_lut6_I4_O)        0.124    32.100 r  u_cpu/u_tlb/requestBuffer_tag[6]_i_1/O
                         net (fo=1, routed)           0.000    32.100    u_cpu/i_cache/inst_sram_addr[18]
    SLICE_X125Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.724    -1.746    u_cpu/i_cache/cpu_clk
    SLICE_X125Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[6]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.035ns  (logic 7.976ns (24.898%)  route 24.059ns (75.102%))
  Logic Levels:           39  (CARRY4=6 LDCE=1 LUT3=5 LUT4=1 LUT5=6 LUT6=19 MUXF7=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
    SLICE_X111Y100       LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q
                         net (fo=3, routed)           1.197     1.756    u_cpu/u_exe_stage/u_mul/fir4/i__i_2__3_0[15]
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.150     1.906 r  u_cpu/u_exe_stage/u_mul/fir4/i__i_21__1/O
                         net (fo=2, routed)           1.597     3.503    u_cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[15]
    SLICE_X134Y90        LUT5 (Prop_lut5_I4_O)        0.326     3.829 r  u_cpu/u_exe_stage/u_mul/sec3/i__i_17__0/O
                         net (fo=2, routed)           0.817     4.646    u_cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[20]
    SLICE_X132Y89        LUT3 (Prop_lut3_I2_O)        0.124     4.770 r  u_cpu/u_exe_stage/u_mul/thi2/i__i_10__0/O
                         net (fo=2, routed)           1.153     5.923    u_cpu/u_exe_stage/u_mul/thiSig[1]_41[37]
    SLICE_X120Y89        LUT5 (Prop_lut5_I4_O)        0.146     6.069 r  u_cpu/u_exe_stage/u_mul/i__i_3__10/O
                         net (fo=3, routed)           1.037     7.106    u_cpu/u_exe_stage/u_mul/fif1/forC[1]_1[11]
    SLICE_X116Y89        LUT3 (Prop_lut3_I2_O)        0.328     7.434 r  u_cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__29/i_/O
                         net (fo=2, routed)           0.867     8.301    u_cpu/u_exe_stage/u_mul/six1/fifSig[11]
    SLICE_X116Y88        LUT5 (Prop_lut5_I4_O)        0.150     8.451 r  u_cpu/u_exe_stage/u_mul/six1/Carry0_inferred__33/i_/O
                         net (fo=2, routed)           1.092     9.543    u_cpu/u_exe_stage/u_mul/SOut[38]
    SLICE_X117Y88        LUT6 (Prop_lut6_I3_O)        0.348     9.891 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16/O
                         net (fo=1, routed)           0.000     9.891    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16_n_0
    SLICE_X117Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.289 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.289    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4_n_0
    SLICE_X117Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 f  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_4/O[2]
                         net (fo=1, routed)           1.332    11.860    u_cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X118Y81        LUT5 (Prop_lut5_I0_O)        0.302    12.162 f  u_cpu/u_exe_stage/u_mul/mem_data[152]_i_3/O
                         net (fo=1, routed)           1.478    13.640    u_cpu/u_exe_stage/u_div/mem_data_reg[152]
    SLICE_X124Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.764 f  u_cpu/u_exe_stage/u_div/mem_data[152]_i_1/O
                         net (fo=3, routed)           1.727    15.491    u_cpu/u_mem_stage/exe_to_id_bus[10]
    SLICE_X102Y71        LUT5 (Prop_lut5_I3_O)        0.124    15.615 r  u_cpu/u_mem_stage/exe_data[126]_i_3/O
                         net (fo=3, routed)           0.480    16.095    u_cpu/u_id_stage/exe_data_reg[126]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.124    16.219 r  u_cpu/u_id_stage/exe_data[126]_i_2/O
                         net (fo=3, routed)           0.758    16.977    u_cpu/u_id_stage/exe_data[126]_i_2_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124    17.101 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22/O
                         net (fo=1, routed)           0.000    17.101    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.477 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.477    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.594 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.594    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.823 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    18.470    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    18.780 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    19.187    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.311 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    19.636    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.760 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    20.279    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    20.403 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    20.977    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    21.101 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    21.508    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    21.632 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    21.632    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    21.844 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    22.825    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    23.124 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    23.124    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.694 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    24.122    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    24.435 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    25.382    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    25.908    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    26.032 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    26.875    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    26.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    27.756    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    27.880 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    28.445    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.569 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    28.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    29.639    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    29.763 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    30.051    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    30.175 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    30.816    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    30.940 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    31.233    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    31.357 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.359    31.716    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I4_O)        0.124    31.840 r  u_cpu/u_tlb/requestBuffer_tag[1]_i_1_comp/O
                         net (fo=1, routed)           0.195    32.035    u_cpu/i_cache/inst_sram_addr[13]
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.726    -1.744    u_cpu/i_cache/cpu_clk
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[1]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.025ns  (logic 7.976ns (24.906%)  route 24.049ns (75.094%))
  Logic Levels:           39  (CARRY4=6 LDCE=1 LUT3=5 LUT4=1 LUT5=6 LUT6=19 MUXF7=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
    SLICE_X111Y100       LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q
                         net (fo=3, routed)           1.197     1.756    u_cpu/u_exe_stage/u_mul/fir4/i__i_2__3_0[15]
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.150     1.906 r  u_cpu/u_exe_stage/u_mul/fir4/i__i_21__1/O
                         net (fo=2, routed)           1.597     3.503    u_cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[15]
    SLICE_X134Y90        LUT5 (Prop_lut5_I4_O)        0.326     3.829 r  u_cpu/u_exe_stage/u_mul/sec3/i__i_17__0/O
                         net (fo=2, routed)           0.817     4.646    u_cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[20]
    SLICE_X132Y89        LUT3 (Prop_lut3_I2_O)        0.124     4.770 r  u_cpu/u_exe_stage/u_mul/thi2/i__i_10__0/O
                         net (fo=2, routed)           1.153     5.923    u_cpu/u_exe_stage/u_mul/thiSig[1]_41[37]
    SLICE_X120Y89        LUT5 (Prop_lut5_I4_O)        0.146     6.069 r  u_cpu/u_exe_stage/u_mul/i__i_3__10/O
                         net (fo=3, routed)           1.037     7.106    u_cpu/u_exe_stage/u_mul/fif1/forC[1]_1[11]
    SLICE_X116Y89        LUT3 (Prop_lut3_I2_O)        0.328     7.434 r  u_cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__29/i_/O
                         net (fo=2, routed)           0.867     8.301    u_cpu/u_exe_stage/u_mul/six1/fifSig[11]
    SLICE_X116Y88        LUT5 (Prop_lut5_I4_O)        0.150     8.451 r  u_cpu/u_exe_stage/u_mul/six1/Carry0_inferred__33/i_/O
                         net (fo=2, routed)           1.092     9.543    u_cpu/u_exe_stage/u_mul/SOut[38]
    SLICE_X117Y88        LUT6 (Prop_lut6_I3_O)        0.348     9.891 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16/O
                         net (fo=1, routed)           0.000     9.891    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16_n_0
    SLICE_X117Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.289 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.289    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4_n_0
    SLICE_X117Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 f  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_4/O[2]
                         net (fo=1, routed)           1.332    11.860    u_cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X118Y81        LUT5 (Prop_lut5_I0_O)        0.302    12.162 f  u_cpu/u_exe_stage/u_mul/mem_data[152]_i_3/O
                         net (fo=1, routed)           1.478    13.640    u_cpu/u_exe_stage/u_div/mem_data_reg[152]
    SLICE_X124Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.764 f  u_cpu/u_exe_stage/u_div/mem_data[152]_i_1/O
                         net (fo=3, routed)           1.727    15.491    u_cpu/u_mem_stage/exe_to_id_bus[10]
    SLICE_X102Y71        LUT5 (Prop_lut5_I3_O)        0.124    15.615 r  u_cpu/u_mem_stage/exe_data[126]_i_3/O
                         net (fo=3, routed)           0.480    16.095    u_cpu/u_id_stage/exe_data_reg[126]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.124    16.219 r  u_cpu/u_id_stage/exe_data[126]_i_2/O
                         net (fo=3, routed)           0.758    16.977    u_cpu/u_id_stage/exe_data[126]_i_2_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124    17.101 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22/O
                         net (fo=1, routed)           0.000    17.101    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.477 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.477    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.594 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.594    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.823 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    18.470    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    18.780 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    19.187    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.311 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    19.636    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.760 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    20.279    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    20.403 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    20.977    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    21.101 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    21.508    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    21.632 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    21.632    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    21.844 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    22.825    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    23.124 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    23.124    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.694 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    24.122    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    24.435 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    25.382    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    25.908    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    26.032 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    26.875    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    26.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    27.756    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    27.880 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    28.445    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.569 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    28.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    29.639    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    29.763 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    30.051    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    30.175 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    30.816    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    30.940 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    31.233    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    31.357 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.354    31.711    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I4_O)        0.124    31.835 r  u_cpu/u_tlb/requestBuffer_tag[7]_i_1_comp/O
                         net (fo=1, routed)           0.190    32.025    u_cpu/i_cache/inst_sram_addr[19]
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.726    -1.744    u_cpu/i_cache/cpu_clk
    SLICE_X126Y67        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[7]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.981ns  (logic 7.976ns (24.939%)  route 24.005ns (75.061%))
  Logic Levels:           39  (CARRY4=6 LDCE=1 LUT3=5 LUT4=1 LUT5=6 LUT6=19 MUXF7=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
    SLICE_X111Y100       LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q
                         net (fo=3, routed)           1.197     1.756    u_cpu/u_exe_stage/u_mul/fir4/i__i_2__3_0[15]
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.150     1.906 r  u_cpu/u_exe_stage/u_mul/fir4/i__i_21__1/O
                         net (fo=2, routed)           1.597     3.503    u_cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[15]
    SLICE_X134Y90        LUT5 (Prop_lut5_I4_O)        0.326     3.829 r  u_cpu/u_exe_stage/u_mul/sec3/i__i_17__0/O
                         net (fo=2, routed)           0.817     4.646    u_cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[20]
    SLICE_X132Y89        LUT3 (Prop_lut3_I2_O)        0.124     4.770 r  u_cpu/u_exe_stage/u_mul/thi2/i__i_10__0/O
                         net (fo=2, routed)           1.153     5.923    u_cpu/u_exe_stage/u_mul/thiSig[1]_41[37]
    SLICE_X120Y89        LUT5 (Prop_lut5_I4_O)        0.146     6.069 r  u_cpu/u_exe_stage/u_mul/i__i_3__10/O
                         net (fo=3, routed)           1.037     7.106    u_cpu/u_exe_stage/u_mul/fif1/forC[1]_1[11]
    SLICE_X116Y89        LUT3 (Prop_lut3_I2_O)        0.328     7.434 r  u_cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__29/i_/O
                         net (fo=2, routed)           0.867     8.301    u_cpu/u_exe_stage/u_mul/six1/fifSig[11]
    SLICE_X116Y88        LUT5 (Prop_lut5_I4_O)        0.150     8.451 r  u_cpu/u_exe_stage/u_mul/six1/Carry0_inferred__33/i_/O
                         net (fo=2, routed)           1.092     9.543    u_cpu/u_exe_stage/u_mul/SOut[38]
    SLICE_X117Y88        LUT6 (Prop_lut6_I3_O)        0.348     9.891 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16/O
                         net (fo=1, routed)           0.000     9.891    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16_n_0
    SLICE_X117Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.289 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.289    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4_n_0
    SLICE_X117Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 f  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_4/O[2]
                         net (fo=1, routed)           1.332    11.860    u_cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X118Y81        LUT5 (Prop_lut5_I0_O)        0.302    12.162 f  u_cpu/u_exe_stage/u_mul/mem_data[152]_i_3/O
                         net (fo=1, routed)           1.478    13.640    u_cpu/u_exe_stage/u_div/mem_data_reg[152]
    SLICE_X124Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.764 f  u_cpu/u_exe_stage/u_div/mem_data[152]_i_1/O
                         net (fo=3, routed)           1.727    15.491    u_cpu/u_mem_stage/exe_to_id_bus[10]
    SLICE_X102Y71        LUT5 (Prop_lut5_I3_O)        0.124    15.615 r  u_cpu/u_mem_stage/exe_data[126]_i_3/O
                         net (fo=3, routed)           0.480    16.095    u_cpu/u_id_stage/exe_data_reg[126]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.124    16.219 r  u_cpu/u_id_stage/exe_data[126]_i_2/O
                         net (fo=3, routed)           0.758    16.977    u_cpu/u_id_stage/exe_data[126]_i_2_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124    17.101 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22/O
                         net (fo=1, routed)           0.000    17.101    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.477 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.477    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.594 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.594    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.823 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    18.470    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    18.780 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    19.187    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.311 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    19.636    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.760 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    20.279    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    20.403 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    20.977    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    21.101 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    21.508    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    21.632 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    21.632    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    21.844 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    22.825    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    23.124 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    23.124    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.694 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    24.122    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    24.435 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    25.382    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    25.908    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    26.032 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    26.875    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    26.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    27.756    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    27.880 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    28.445    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.569 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    28.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    29.639    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    29.763 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    30.051    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    30.175 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    30.816    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    30.940 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    31.233    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    31.357 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.501    31.857    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X128Y69        LUT6 (Prop_lut6_I4_O)        0.124    31.981 r  u_cpu/u_tlb/requestBuffer_tag[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.981    u_cpu/i_cache/inst_sram_addr[12]
    SLICE_X128Y69        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.724    -1.746    u_cpu/i_cache/cpu_clk
    SLICE_X128Y69        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[0]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/i_cache/requestBuffer_tag_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.961ns  (logic 7.976ns (24.956%)  route 23.985ns (75.044%))
  Logic Levels:           39  (CARRY4=6 LDCE=1 LUT3=5 LUT4=1 LUT5=6 LUT6=19 MUXF7=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
    SLICE_X111Y100       LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q
                         net (fo=3, routed)           1.197     1.756    u_cpu/u_exe_stage/u_mul/fir4/i__i_2__3_0[15]
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.150     1.906 r  u_cpu/u_exe_stage/u_mul/fir4/i__i_21__1/O
                         net (fo=2, routed)           1.597     3.503    u_cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[15]
    SLICE_X134Y90        LUT5 (Prop_lut5_I4_O)        0.326     3.829 r  u_cpu/u_exe_stage/u_mul/sec3/i__i_17__0/O
                         net (fo=2, routed)           0.817     4.646    u_cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[20]
    SLICE_X132Y89        LUT3 (Prop_lut3_I2_O)        0.124     4.770 r  u_cpu/u_exe_stage/u_mul/thi2/i__i_10__0/O
                         net (fo=2, routed)           1.153     5.923    u_cpu/u_exe_stage/u_mul/thiSig[1]_41[37]
    SLICE_X120Y89        LUT5 (Prop_lut5_I4_O)        0.146     6.069 r  u_cpu/u_exe_stage/u_mul/i__i_3__10/O
                         net (fo=3, routed)           1.037     7.106    u_cpu/u_exe_stage/u_mul/fif1/forC[1]_1[11]
    SLICE_X116Y89        LUT3 (Prop_lut3_I2_O)        0.328     7.434 r  u_cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__29/i_/O
                         net (fo=2, routed)           0.867     8.301    u_cpu/u_exe_stage/u_mul/six1/fifSig[11]
    SLICE_X116Y88        LUT5 (Prop_lut5_I4_O)        0.150     8.451 r  u_cpu/u_exe_stage/u_mul/six1/Carry0_inferred__33/i_/O
                         net (fo=2, routed)           1.092     9.543    u_cpu/u_exe_stage/u_mul/SOut[38]
    SLICE_X117Y88        LUT6 (Prop_lut6_I3_O)        0.348     9.891 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16/O
                         net (fo=1, routed)           0.000     9.891    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16_n_0
    SLICE_X117Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.289 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.289    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4_n_0
    SLICE_X117Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 f  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_4/O[2]
                         net (fo=1, routed)           1.332    11.860    u_cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X118Y81        LUT5 (Prop_lut5_I0_O)        0.302    12.162 f  u_cpu/u_exe_stage/u_mul/mem_data[152]_i_3/O
                         net (fo=1, routed)           1.478    13.640    u_cpu/u_exe_stage/u_div/mem_data_reg[152]
    SLICE_X124Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.764 f  u_cpu/u_exe_stage/u_div/mem_data[152]_i_1/O
                         net (fo=3, routed)           1.727    15.491    u_cpu/u_mem_stage/exe_to_id_bus[10]
    SLICE_X102Y71        LUT5 (Prop_lut5_I3_O)        0.124    15.615 r  u_cpu/u_mem_stage/exe_data[126]_i_3/O
                         net (fo=3, routed)           0.480    16.095    u_cpu/u_id_stage/exe_data_reg[126]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.124    16.219 r  u_cpu/u_id_stage/exe_data[126]_i_2/O
                         net (fo=3, routed)           0.758    16.977    u_cpu/u_id_stage/exe_data[126]_i_2_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124    17.101 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22/O
                         net (fo=1, routed)           0.000    17.101    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.477 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.477    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.594 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.594    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.823 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    18.470    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    18.780 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    19.187    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.311 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    19.636    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.760 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    20.279    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    20.403 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.574    20.977    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I1_O)        0.124    21.101 r  u_cpu/u_if_stage/if_pc[17]_i_4/O
                         net (fo=1, routed)           0.407    21.508    u_cpu/u_if_stage/if_pc[17]_i_4_n_0
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124    21.632 r  u_cpu/u_if_stage/if_pc[17]_i_2/O
                         net (fo=1, routed)           0.000    21.632    u_cpu/u_mem_stage/if_pc_reg[17]
    SLICE_X105Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    21.844 r  u_cpu/u_mem_stage/if_pc_reg[17]_i_1/O
                         net (fo=18, routed)          0.981    22.825    u_cpu/u_tlb/s0_vppn[4]
    SLICE_X107Y76        LUT6 (Prop_lut6_I1_O)        0.299    23.124 r  u_cpu/u_tlb/if_tlbr_i_202/O
                         net (fo=1, routed)           0.000    23.124    u_cpu/u_tlb/if_tlbr_i_202_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.694 r  u_cpu/u_tlb/if_tlbr_reg_i_164/CO[2]
                         net (fo=1, routed)           0.429    24.122    u_cpu/u_tlb/match_item0_12
    SLICE_X110Y76        LUT6 (Prop_lut6_I1_O)        0.313    24.435 r  u_cpu/u_tlb/if_tlbr_i_109/O
                         net (fo=33, routed)          0.947    25.382    u_cpu/u_tlb/if_tlbr_i_109_n_0
    SLICE_X110Y74        LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  u_cpu/u_tlb/if_pif_i_30/O
                         net (fo=31, routed)          0.402    25.908    u_cpu/u_tlb/if_pif_i_30_n_0
    SLICE_X111Y74        LUT3 (Prop_lut3_I1_O)        0.124    26.032 f  u_cpu/u_tlb/if_pif_i_36/O
                         net (fo=30, routed)          0.843    26.875    u_cpu/u_tlb/if_pif_i_36_n_0
    SLICE_X115Y73        LUT6 (Prop_lut6_I3_O)        0.124    26.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_55/O
                         net (fo=1, routed)           0.757    27.756    u_cpu/u_tlb/requestBuffer_tag[8]_i_55_n_0
    SLICE_X120Y73        LUT6 (Prop_lut6_I4_O)        0.124    27.880 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_49/O
                         net (fo=1, routed)           0.564    28.445    u_cpu/u_tlb/requestBuffer_tag[8]_i_49_n_0
    SLICE_X120Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.569 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_43/O
                         net (fo=1, routed)           0.306    28.875    u_cpu/u_tlb/requestBuffer_tag[8]_i_43_n_0
    SLICE_X124Y69        LUT6 (Prop_lut6_I4_O)        0.124    28.999 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_35/O
                         net (fo=1, routed)           0.640    29.639    u_cpu/u_tlb/requestBuffer_tag[8]_i_35_n_0
    SLICE_X125Y69        LUT6 (Prop_lut6_I4_O)        0.124    29.763 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_27/O
                         net (fo=1, routed)           0.288    30.051    u_cpu/u_tlb/requestBuffer_tag[8]_i_27_n_0
    SLICE_X127Y69        LUT6 (Prop_lut6_I4_O)        0.124    30.175 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_20/O
                         net (fo=1, routed)           0.641    30.816    u_cpu/u_tlb/requestBuffer_tag[8]_i_20_n_0
    SLICE_X127Y70        LUT6 (Prop_lut6_I4_O)        0.124    30.940 f  u_cpu/u_tlb/requestBuffer_tag[8]_i_14/O
                         net (fo=1, routed)           0.293    31.233    u_cpu/u_tlb/requestBuffer_tag[8]_i_14_n_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I5_O)        0.124    31.357 r  u_cpu/u_tlb/requestBuffer_tag[8]_i_9/O
                         net (fo=8, routed)           0.480    31.837    u_cpu/u_tlb/tlb_ps_reg[15][3]_0
    SLICE_X127Y68        LUT6 (Prop_lut6_I4_O)        0.124    31.961 r  u_cpu/u_tlb/requestBuffer_tag[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    31.961    u_cpu/i_cache/inst_sram_addr[16]
    SLICE_X127Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.724    -1.746    u_cpu/i_cache/cpu_clk
    SLICE_X127Y68        FDRE                                         r  u_cpu/i_cache/requestBuffer_tag_reg[4]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/u_if_stage/id_to_if_bus_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.447ns  (logic 7.519ns (23.910%)  route 23.928ns (76.090%))
  Logic Levels:           37  (CARRY4=6 LDCE=1 LUT3=4 LUT4=2 LUT5=9 LUT6=14 MUXF7=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/G
    SLICE_X111Y100       LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q
                         net (fo=3, routed)           1.197     1.756    u_cpu/u_exe_stage/u_mul/fir4/i__i_2__3_0[15]
    SLICE_X109Y89        LUT3 (Prop_lut3_I2_O)        0.150     1.906 r  u_cpu/u_exe_stage/u_mul/fir4/i__i_21__1/O
                         net (fo=2, routed)           1.597     3.503    u_cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[15]
    SLICE_X134Y90        LUT5 (Prop_lut5_I4_O)        0.326     3.829 r  u_cpu/u_exe_stage/u_mul/sec3/i__i_17__0/O
                         net (fo=2, routed)           0.817     4.646    u_cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[20]
    SLICE_X132Y89        LUT3 (Prop_lut3_I2_O)        0.124     4.770 r  u_cpu/u_exe_stage/u_mul/thi2/i__i_10__0/O
                         net (fo=2, routed)           1.153     5.923    u_cpu/u_exe_stage/u_mul/thiSig[1]_41[37]
    SLICE_X120Y89        LUT5 (Prop_lut5_I4_O)        0.146     6.069 r  u_cpu/u_exe_stage/u_mul/i__i_3__10/O
                         net (fo=3, routed)           1.037     7.106    u_cpu/u_exe_stage/u_mul/fif1/forC[1]_1[11]
    SLICE_X116Y89        LUT3 (Prop_lut3_I2_O)        0.328     7.434 r  u_cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__29/i_/O
                         net (fo=2, routed)           0.867     8.301    u_cpu/u_exe_stage/u_mul/six1/fifSig[11]
    SLICE_X116Y88        LUT5 (Prop_lut5_I4_O)        0.150     8.451 r  u_cpu/u_exe_stage/u_mul/six1/Carry0_inferred__33/i_/O
                         net (fo=2, routed)           1.092     9.543    u_cpu/u_exe_stage/u_mul/SOut[38]
    SLICE_X117Y88        LUT6 (Prop_lut6_I3_O)        0.348     9.891 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16/O
                         net (fo=1, routed)           0.000     9.891    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_16_n_0
    SLICE_X117Y88        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.289 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.289    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_4_n_0
    SLICE_X117Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 f  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_4/O[2]
                         net (fo=1, routed)           1.332    11.860    u_cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X118Y81        LUT5 (Prop_lut5_I0_O)        0.302    12.162 f  u_cpu/u_exe_stage/u_mul/mem_data[152]_i_3/O
                         net (fo=1, routed)           1.478    13.640    u_cpu/u_exe_stage/u_div/mem_data_reg[152]
    SLICE_X124Y61        LUT6 (Prop_lut6_I5_O)        0.124    13.764 f  u_cpu/u_exe_stage/u_div/mem_data[152]_i_1/O
                         net (fo=3, routed)           1.727    15.491    u_cpu/u_mem_stage/exe_to_id_bus[10]
    SLICE_X102Y71        LUT5 (Prop_lut5_I3_O)        0.124    15.615 r  u_cpu/u_mem_stage/exe_data[126]_i_3/O
                         net (fo=3, routed)           0.480    16.095    u_cpu/u_id_stage/exe_data_reg[126]
    SLICE_X102Y71        LUT4 (Prop_lut4_I0_O)        0.124    16.219 r  u_cpu/u_id_stage/exe_data[126]_i_2/O
                         net (fo=3, routed)           0.758    16.977    u_cpu/u_id_stage/exe_data[126]_i_2_n_0
    SLICE_X100Y67        LUT6 (Prop_lut6_I0_O)        0.124    17.101 r  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22/O
                         net (fo=1, routed)           0.000    17.101    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_22_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.477 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.477    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_17_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.594 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.594    u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_13_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.823 r  u_cpu/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[2]
                         net (fo=1, routed)           0.647    18.470    u_cpu/u_id_stage/rj_eq_rd
    SLICE_X101Y74        LUT5 (Prop_lut5_I1_O)        0.310    18.780 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10/O
                         net (fo=1, routed)           0.407    19.187    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_10_n_0
    SLICE_X101Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.311 f  u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5/O
                         net (fo=3, routed)           0.325    19.636    u_cpu/u_id_stage/id_to_if_bus_r[32]_i_5_n_0
    SLICE_X103Y74        LUT6 (Prop_lut6_I5_O)        0.124    19.760 f  u_cpu/u_id_stage/if_pc[21]_i_11/O
                         net (fo=1, routed)           0.520    20.279    u_cpu/u_if_stage/if_pc_reg[21]_3
    SLICE_X104Y73        LUT6 (Prop_lut6_I2_O)        0.124    20.403 r  u_cpu/u_if_stage/if_pc[21]_i_5/O
                         net (fo=33, routed)          0.786    21.190    u_cpu/u_if_stage/if_pc[21]_i_5_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.124    21.314 r  u_cpu/u_if_stage/if_pc[25]_i_4/O
                         net (fo=1, routed)           0.151    21.465    u_cpu/u_if_stage/if_pc[25]_i_4_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I0_O)        0.124    21.589 r  u_cpu/u_if_stage/if_pc[25]_i_2/O
                         net (fo=1, routed)           0.000    21.589    u_cpu/u_mem_stage/if_pc_reg[25]
    SLICE_X105Y73        MUXF7 (Prop_muxf7_I0_O)      0.212    21.801 r  u_cpu/u_mem_stage/if_pc_reg[25]_i_1/O
                         net (fo=18, routed)          0.779    22.580    u_cpu/u_tlb/s0_vppn[12]
    SLICE_X110Y77        LUT6 (Prop_lut6_I1_O)        0.299    22.879 r  u_cpu/u_tlb/if_tlbr_i_250/O
                         net (fo=1, routed)           0.000    22.879    u_cpu/u_tlb/if_tlbr_i_250_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.429 f  u_cpu/u_tlb/if_tlbr_reg_i_177/CO[3]
                         net (fo=1, routed)           0.791    24.219    u_cpu/u_tlb/if_tlbr_reg_i_177_n_0
    SLICE_X110Y73        LUT6 (Prop_lut6_I3_O)        0.124    24.343 f  u_cpu/u_tlb/if_tlbr_i_113/O
                         net (fo=2, routed)           0.997    25.340    u_cpu/u_tlb/if_tlbr_i_113_n_0
    SLICE_X113Y76        LUT5 (Prop_lut5_I4_O)        0.124    25.464 r  u_cpu/u_tlb/if_tlbr_i_39/O
                         net (fo=34, routed)          0.586    26.050    u_cpu/u_tlb/if_tlbr_i_39_n_0
    SLICE_X114Y74        LUT3 (Prop_lut3_I0_O)        0.124    26.174 r  u_cpu/u_tlb/if_tlbr_i_14/O
                         net (fo=35, routed)          0.409    26.583    u_cpu/u_tlb/if_tlbr_i_14_n_0
    SLICE_X115Y72        LUT5 (Prop_lut5_I0_O)        0.124    26.707 r  u_cpu/u_tlb/if_tlbr_i_6/O
                         net (fo=35, routed)          0.383    27.090    u_cpu/u_tlb/if_tlbr_i_6_n_0
    SLICE_X115Y70        LUT6 (Prop_lut6_I0_O)        0.124    27.214 r  u_cpu/u_tlb/requestBuffer_tag[19]_i_7/O
                         net (fo=27, routed)          0.376    27.590    u_cpu/u_tlb/requestBuffer_tag[19]_i_7_n_0
    SLICE_X119Y70        LUT4 (Prop_lut4_I0_O)        0.124    27.714 r  u_cpu/u_tlb/if_ppi_i_16/O
                         net (fo=2, routed)           0.967    28.681    u_cpu/u_tlb/if_ppi_i_16_n_0
    SLICE_X117Y69        LUT6 (Prop_lut6_I0_O)        0.124    28.805 r  u_cpu/u_tlb/mem_to_if_bus_r[35]_i_8/O
                         net (fo=1, routed)           0.565    29.371    u_cpu/u_tlb/s0_plv[0]
    SLICE_X119Y69        LUT6 (Prop_lut6_I1_O)        0.124    29.495 r  u_cpu/u_tlb/mem_to_if_bus_r[35]_i_7/O
                         net (fo=4, routed)           0.323    29.818    u_cpu/u_tlb/csr_crmd_reg[0]
    SLICE_X119Y68        LUT5 (Prop_lut5_I4_O)        0.124    29.942 r  u_cpu/u_tlb/mem_to_if_bus_r[35]_i_3/O
                         net (fo=8, routed)           0.495    30.436    u_cpu/u_if_stage/if_pc_reg[28]_2
    SLICE_X112Y68        LUT6 (Prop_lut6_I4_O)        0.124    30.560 r  u_cpu/u_if_stage/id_to_if_bus_r[33]_i_1_comp/O
                         net (fo=34, routed)          0.887    31.447    u_cpu/u_if_stage/id_to_if_bus_r[33]_i_1_n_0
    SLICE_X116Y64        FDRE                                         r  u_cpu/u_if_stage/id_to_if_bus_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        1.727    -1.743    u_cpu/u_if_stage/cpu_clk
    SLICE_X116Y64        FDRE                                         r  u_cpu/u_if_stage/id_to_if_bus_r_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.272ns (44.077%)  route 0.346ns (55.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           0.346     0.618    resetn_IBUF
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.988    -0.163    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][6]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/u_mem_stage/mem_data_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.416ns (32.796%)  route 0.852ns (67.204%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y81        LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][6]/G
    SLICE_X122Y81        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][6]/Q
                         net (fo=8, routed)           0.201     0.359    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[1][6]
    SLICE_X117Y81        LUT6 (Prop_lut6_I4_O)        0.045     0.404 r  u_cpu/u_exe_stage/u_mul/mem_data[151]_i_7/O
                         net (fo=1, routed)           0.000     0.404    u_cpu/u_exe_stage/u_mul/mem_data[151]_i_7_n_0
    SLICE_X117Y81        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.510 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_3/O[1]
                         net (fo=2, routed)           0.652     1.161    u_cpu/u_exe_stage/u_div/result[3]
    SLICE_X124Y65        LUT6 (Prop_lut6_I2_O)        0.107     1.268 r  u_cpu/u_exe_stage/u_div/mem_data[151]_i_1/O
                         net (fo=1, routed)           0.000     1.268    u_cpu/u_mem_stage/exe_to_id_bus[9]
    SLICE_X124Y65        FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.929    -0.222    u_cpu/u_mem_stage/cpu_clk
    SLICE_X124Y65        FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[151]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/u_mem_stage/mem_data_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.717ns (48.902%)  route 0.749ns (51.098%))
  Logic Levels:           10  (CARRY4=6 LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y85        LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/G
    SLICE_X123Y85        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/Q
                         net (fo=5, routed)           0.186     0.344    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][5]
    SLICE_X117Y80        LUT6 (Prop_lut6_I3_O)        0.045     0.389 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_12/O
                         net (fo=1, routed)           0.000     0.389    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_12_n_0
    SLICE_X117Y80        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.504 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.504    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_3_n_0
    SLICE_X117Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.543 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.543    u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_3_n_0
    SLICE_X117Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.582 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[157]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.582    u_cpu/u_exe_stage/u_mul/mem_data_reg[157]_i_5_n_0
    SLICE_X117Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.621 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[161]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.621    u_cpu/u_exe_stage/u_mul/mem_data_reg[161]_i_5_n_0
    SLICE_X117Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.660 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[165]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.660    u_cpu/u_exe_stage/u_mul/mem_data_reg[165]_i_4_n_0
    SLICE_X117Y85        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.751 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[172]_i_14/O[1]
                         net (fo=1, routed)           0.106     0.857    u_cpu/u_exe_stage/u_mul/exe_mulResult[25]
    SLICE_X118Y85        LUT5 (Prop_lut5_I0_O)        0.107     0.964 r  u_cpu/u_exe_stage/u_mul/mem_data[167]_i_3/O
                         net (fo=2, routed)           0.457     1.421    u_cpu/u_exe_stage/u_div/mem_data_reg[167]
    SLICE_X125Y67        LUT6 (Prop_lut6_I5_O)        0.045     1.466 r  u_cpu/u_exe_stage/u_div/mem_data[167]_i_1/O
                         net (fo=1, routed)           0.000     1.466    u_cpu/u_mem_stage/exe_to_id_bus[25]
    SLICE_X125Y67        FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.927    -0.224    u_cpu/u_mem_stage/cpu_clk
    SLICE_X125Y67        FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[167]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/u_mem_stage/mem_data_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.421ns (27.791%)  route 1.094ns (72.209%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y84        LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][3]/G
    SLICE_X123Y84        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][3]/Q
                         net (fo=8, routed)           0.235     0.393    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][3]
    SLICE_X117Y79        LUT4 (Prop_lut4_I1_O)        0.045     0.438 r  u_cpu/u_exe_stage/u_mul/mem_data[144]_i_10/O
                         net (fo=1, routed)           0.000     0.438    u_cpu/u_exe_stage/u_mul/mem_data[144]_i_10_n_0
    SLICE_X117Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.501 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_4/O[3]
                         net (fo=1, routed)           0.274     0.775    u_cpu/u_exe_stage/u_mul/exe_mulResult[3]
    SLICE_X118Y79        LUT5 (Prop_lut5_I0_O)        0.110     0.885 r  u_cpu/u_exe_stage/u_mul/mem_data[145]_i_3/O
                         net (fo=2, routed)           0.585     1.470    u_cpu/u_exe_stage/u_div/mem_data_reg[145]_0
    SLICE_X125Y57        LUT6 (Prop_lut6_I5_O)        0.045     1.515 r  u_cpu/u_exe_stage/u_div/mem_data[145]_i_1/O
                         net (fo=1, routed)           0.000     1.515    u_cpu/u_mem_stage/exe_to_id_bus[3]
    SLICE_X125Y57        FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.934    -0.217    u_cpu/u_mem_stage/cpu_clk
    SLICE_X125Y57        FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[145]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/u_mem_stage/mem_data_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.422ns (26.911%)  route 1.146ns (73.089%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y85        LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/G
    SLICE_X123Y85        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/Q
                         net (fo=5, routed)           0.186     0.344    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][5]
    SLICE_X117Y80        LUT6 (Prop_lut6_I3_O)        0.045     0.389 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_12/O
                         net (fo=1, routed)           0.000     0.389    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_12_n_0
    SLICE_X117Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.455 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_3/O[2]
                         net (fo=1, routed)           0.284     0.739    u_cpu/u_exe_stage/u_mul/exe_mulResult[6]
    SLICE_X116Y80        LUT5 (Prop_lut5_I4_O)        0.108     0.847 r  u_cpu/u_exe_stage/u_mul/mem_data[148]_i_3/O
                         net (fo=2, routed)           0.676     1.523    u_cpu/u_exe_stage/u_div/mem_data_reg[148]
    SLICE_X125Y61        LUT6 (Prop_lut6_I5_O)        0.045     1.568 r  u_cpu/u_exe_stage/u_div/mem_data[148]_i_1/O
                         net (fo=1, routed)           0.000     1.568    u_cpu/u_mem_stage/exe_to_id_bus[6]
    SLICE_X125Y61        FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.933    -0.218    u_cpu/u_mem_stage/cpu_clk
    SLICE_X125Y61        FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[148]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/u_mem_stage/mem_data_reg[161]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.641ns (37.907%)  route 1.050ns (62.093%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y85        LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/G
    SLICE_X123Y85        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/Q
                         net (fo=5, routed)           0.186     0.344    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][5]
    SLICE_X117Y80        LUT6 (Prop_lut6_I3_O)        0.045     0.389 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_12/O
                         net (fo=1, routed)           0.000     0.389    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_12_n_0
    SLICE_X117Y80        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.504 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.504    u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_3_n_0
    SLICE_X117Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.543 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.543    u_cpu/u_exe_stage/u_mul/mem_data_reg[151]_i_3_n_0
    SLICE_X117Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.582 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[157]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.582    u_cpu/u_exe_stage/u_mul/mem_data_reg[157]_i_5_n_0
    SLICE_X117Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.672 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[161]_i_5/O[3]
                         net (fo=1, routed)           0.281     0.952    u_cpu/u_exe_stage/u_mul/exe_mulResult[19]
    SLICE_X116Y82        LUT5 (Prop_lut5_I4_O)        0.110     1.062 r  u_cpu/u_exe_stage/u_mul/mem_data[161]_i_3/O
                         net (fo=2, routed)           0.584     1.646    u_cpu/u_exe_stage/u_div/mem_data_reg[161]
    SLICE_X126Y66        LUT6 (Prop_lut6_I5_O)        0.045     1.691 r  u_cpu/u_exe_stage/u_div/mem_data[161]_i_1/O
                         net (fo=1, routed)           0.000     1.691    u_cpu/u_mem_stage/exe_to_id_bus[19]
    SLICE_X126Y66        FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.928    -0.223    u_cpu/u_mem_stage/cpu_clk
    SLICE_X126Y66        FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[161]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/u_mem_stage/mem_data_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.833ns  (logic 0.380ns (20.729%)  route 1.453ns (79.271%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y80        LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][3]/G
    SLICE_X122Y80        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][3]/Q
                         net (fo=8, routed)           0.221     0.379    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[1][3]
    SLICE_X117Y80        LUT5 (Prop_lut5_I2_O)        0.045     0.424 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_14/O
                         net (fo=1, routed)           0.000     0.424    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_14_n_0
    SLICE_X117Y80        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.494 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_3/O[0]
                         net (fo=1, routed)           0.555     1.048    u_cpu/u_exe_stage/u_div/result[2]
    SLICE_X124Y65        LUT6 (Prop_lut6_I2_O)        0.107     1.155 r  u_cpu/u_exe_stage/u_div/mem_data[146]_i_1/O
                         net (fo=4, routed)           0.678     1.833    u_cpu/u_mem_stage/exe_to_id_bus[4]
    SLICE_X91Y63         FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.912    -0.239    u_cpu/u_mem_stage/cpu_clk
    SLICE_X91Y63         FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[146]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.336ns (18.343%)  route 1.498ns (81.657%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC22                                              0.000     0.000 f  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    AC22                 IBUF (Prop_ibuf_I_O)         0.293     0.293 f  switch_IBUF[5]_inst/O
                         net (fo=6, routed)           1.498     1.791    u_confreg/switch_IBUF[5]
    SLICE_X57Y63         LUT3 (Prop_lut3_I2_O)        0.043     1.834 r  u_confreg/pseudo_random_23[11]_i_1/O
                         net (fo=1, routed)           0.000     1.834    u_confreg/pseudo_random_23[11]_i_1_n_0
    SLICE_X57Y63         FDRE                                         r  u_confreg/pseudo_random_23_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.921    -0.230    u_confreg/cpu_clk
    SLICE_X57Y63         FDRE                                         r  u_confreg/pseudo_random_23_reg[11]/C

Slack:                    inf
  Source:                 switch[5]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.338ns (18.432%)  route 1.498ns (81.568%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC22                                              0.000     0.000 f  switch[5] (IN)
                         net (fo=0)                   0.000     0.000    switch[5]
    AC22                 IBUF (Prop_ibuf_I_O)         0.293     0.293 f  switch_IBUF[5]_inst/O
                         net (fo=6, routed)           1.498     1.791    u_confreg/switch_IBUF[5]
    SLICE_X57Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.836 r  u_confreg/pseudo_random_23[10]_i_1/O
                         net (fo=1, routed)           0.000     1.836    u_confreg/pseudo_random_23[10]_i_1_n_0
    SLICE_X57Y63         FDRE                                         r  u_confreg/pseudo_random_23_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.921    -0.230    u_confreg/cpu_clk
    SLICE_X57Y63         FDRE                                         r  u_confreg/pseudo_random_23_reg[10]/C

Slack:                    inf
  Source:                 u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/G
                            (positive level-sensitive latch)
  Destination:            u_cpu/u_mem_stage/mem_data_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.457ns (23.773%)  route 1.465ns (76.227%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y85        LDCE                         0.000     0.000 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/G
    SLICE_X123Y85        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/Q
                         net (fo=5, routed)           0.186     0.344    u_cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][5]
    SLICE_X117Y80        LUT6 (Prop_lut6_I3_O)        0.045     0.389 r  u_cpu/u_exe_stage/u_mul/mem_data[146]_i_12/O
                         net (fo=1, routed)           0.000     0.389    u_cpu/u_exe_stage/u_mul/mem_data[146]_i_12_n_0
    SLICE_X117Y80        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.488 r  u_cpu/u_exe_stage/u_mul/mem_data_reg[146]_i_3/O[3]
                         net (fo=1, routed)           0.138     0.625    u_cpu/u_exe_stage/u_mul/exe_mulResult[7]
    SLICE_X116Y80        LUT5 (Prop_lut5_I0_O)        0.110     0.735 r  u_cpu/u_exe_stage/u_mul/mem_data[149]_i_3/O
                         net (fo=1, routed)           0.393     1.128    u_cpu/u_exe_stage/u_div/mem_data_reg[149]
    SLICE_X122Y60        LUT6 (Prop_lut6_I5_O)        0.045     1.173 r  u_cpu/u_exe_stage/u_div/mem_data[149]_i_1/O
                         net (fo=3, routed)           0.749     1.922    u_cpu/u_mem_stage/exe_to_id_bus[7]
    SLICE_X91Y63         FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=5484, routed)        0.912    -0.239    u_cpu/u_mem_stage/cpu_clk
    SLICE_X91Y63         FDRE                                         r  u_cpu/u_mem_stage/mem_data_reg[149]/C





