0.7
2020.1.1
Aug  5 2020
23:19:43
C:/Users/aajos/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/glbl.v,1602790351,verilog,,,,glbl,,,,,,,,
C:/Users/aajos/Documents/GitHub/Lab08/systemverilogcode/an_decoder.sv,1603234795,systemVerilog,,C:/Users/aajos/Documents/GitHub/Lab08/systemverilogcode/an_decoder_test.sv,,an_decoder,,,,,,,,
C:/Users/aajos/Documents/GitHub/Lab08/systemverilogcode/an_decoder_test.sv,1603234907,systemVerilog,,,,an_decoder_test,,,,,,,,
