### XFER: A Novel Design to Achieve Super-Linear Performance on Multiple FPGAs for Real-Time AI (Abstact Only)

@inproceedings{jiang2019XFER,  
&nbsp;&nbsp;&nbsp;&nbsp;title={XFER: A Novel Design to Achieve Super-Linear Performance on Multiple FPGAs for Real-Time AI (Abstact Only)},  
&nbsp;&nbsp;&nbsp;&nbsp;author={Weiwen Jiang, Xinyi Zhang, and others},  
&nbsp;&nbsp;&nbsp;&nbsp;booktitle={Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},  
&nbsp;&nbsp;&nbsp;&nbsp;pages={xxx--xxx},  
&nbsp;&nbsp;&nbsp;&nbsp;year={2019},  
&nbsp;&nbsp;&nbsp;&nbsp;organization={ACM}  
}

We implement Convolutional Neural Networks (CNNs) on ZCU102 FPGA boards, connected by fiber cables (SFP+) via Aurora IP cores.

The implementations are based on Xilinx HLS and Vivado.

In the current repository, we open the base-line design (the single-FPGA implementation on ZCU102).


Contact: jiang.wwen@pitt.edu, xinyizhang@pitt.edu
