// Seed: 2857793661
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    inout id_7
);
  logic id_8;
  assign id_8 = id_4;
  assign id_7 = 1;
endmodule
`timescale 1ps / 1 ps
`define pp_8 0
